Model {
  Name			  "half_band"
  Version		  7.4
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.5"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "UTF-8"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Fri Feb 25 13:35:25 2011"
  Creator		  "mwagner"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mwagner"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Sat Feb 26 12:36:59 2011"
  RTWModifiedTimeStamp	  220547842
  ModelVersionFormat	  "1.%<AutoIncrement:5>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		19
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  12
	  Version		  "1.6.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 66, 40, 946, 670 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
  }
  System {
    Name		    "half_band"
    Location		    [140, 70, 991, 653]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    180
    Block {
      BlockType		      SubSystem
      Name		      "adder_tree"
      SID		      106
      Ports		      [5, 2]
      Position		      [470, 14, 535, 206]
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AttributesFormatString  "latency 2"
      AncestorBlock	      "casper_library_misc/adder_tree"
      LibraryVersion	      "*1.6"
      UserDataPersistent      on
      UserData		      "DataTag0"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "adder_tree"
      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of input"
      "s to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\n"
      "Adder implementation: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of"
      " adders: Causes the first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5)."
      " Overrides Adder implementation\n"
      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
      MaskPromptString	      "Number of Inputs|Add Latency|Adder implementation|Use behavioural HDL for first stage of"
      " adders"
      MaskStyleString	      "edit,edit,popup(Behavioral|Fabric|DSP48),checkbox"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVariables	      "n_inputs=@1;latency=@2;adder_imp=&3;first_stage_hdl=&4;"
      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n "
      "   'adder_imp', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|1|Fabric|off"
      System {
	Name			"adder_tree"
	Location		[42, 163, 951, 833]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	12
	SIDPrevWatermark	10
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  1
	  Position		  [30, 17, 60, 33]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  2
	  Position		  [30, 62, 60, 78]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  3
	  Position		  [30, 102, 60, 118]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din3"
	  SID			  4
	  Position		  [30, 142, 60, 158]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din4"
	  SID			  11
	  Position		  [30, 182, 60, 198]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr1"
	  SID			  5
	  Ports			  [2, 1]
	  Position		  [130, 40, 170, 100]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "23,125,419,344"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233333"
	  " 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on"
	  "');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr2"
	  SID			  12
	  Ports			  [2, 1]
	  Position		  [130, 120, 170, 180]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233333"
	  " 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on"
	  "');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr3"
	  SID			  6
	  Ports			  [2, 1]
	  Position		  [230, 40, 270, 100]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "23,125,419,344"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233333"
	  " 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on"
	  "');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  SID			  8
	  Ports			  [1, 1]
	  Position		  [80, 15, 110, 45]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "2"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,71,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,30,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 0.7"
	  " 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf"
	  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode'"
	  ",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  9
	  Position		  [330, 17, 360, 33]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  SID			  10
	  Position		  [330, 42, 360, 58]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "sync_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "addr1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "addr1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din3"
	  SrcPort		  1
	  DstBlock		  "addr2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din4"
	  SrcPort		  1
	  DstBlock		  "addr2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "addr1"
	  SrcPort		  1
	  DstBlock		  "addr3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "addr2"
	  SrcPort		  1
	  DstBlock		  "addr3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "addr3"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "adder_tree1"
      SID		      107
      Ports		      [5, 2]
      Position		      [470, 244, 535, 436]
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AttributesFormatString  "latency 2"
      AncestorBlock	      "casper_library_misc/adder_tree"
      LibraryVersion	      "*1.6"
      UserDataPersistent      on
      UserData		      "DataTag1"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "adder_tree"
      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of input"
      "s to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\n"
      "Adder implementation: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of"
      " adders: Causes the first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5)."
      " Overrides Adder implementation\n"
      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
      MaskPromptString	      "Number of Inputs|Add Latency|Adder implementation|Use behavioural HDL for first stage of"
      " adders"
      MaskStyleString	      "edit,edit,popup(Behavioral|Fabric|DSP48),checkbox"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVariables	      "n_inputs=@1;latency=@2;adder_imp=&3;first_stage_hdl=&4;"
      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n "
      "   'adder_imp', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|1|Fabric|off"
      System {
	Name			"adder_tree1"
	Location		[42, 163, 951, 833]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	12
	SIDPrevWatermark	12
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  1
	  Position		  [30, 17, 60, 33]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  2
	  Position		  [30, 62, 60, 78]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  3
	  Position		  [30, 102, 60, 118]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din3"
	  SID			  4
	  Position		  [30, 142, 60, 158]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din4"
	  SID			  11
	  Position		  [30, 182, 60, 198]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr1"
	  SID			  5
	  Ports			  [2, 1]
	  Position		  [130, 40, 170, 100]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "23,125,419,344"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233333"
	  " 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on"
	  "');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr2"
	  SID			  12
	  Ports			  [2, 1]
	  Position		  [130, 120, 170, 180]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233333"
	  " 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on"
	  "');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr3"
	  SID			  6
	  Ports			  [2, 1]
	  Position		  [230, 40, 270, 100]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "23,125,419,344"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233333"
	  " 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on"
	  "');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  SID			  8
	  Ports			  [1, 1]
	  Position		  [80, 15, 110, 45]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "2"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,71,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,30,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 0.7"
	  " 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf"
	  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode'"
	  ",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  9
	  Position		  [330, 17, 360, 33]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  SID			  10
	  Position		  [330, 42, 360, 58]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "addr3"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "addr2"
	  SrcPort		  1
	  DstBlock		  "addr3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "addr1"
	  SrcPort		  1
	  DstBlock		  "addr3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din4"
	  SrcPort		  1
	  DstBlock		  "addr2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din3"
	  SrcPort		  1
	  DstBlock		  "addr2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "addr1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "addr1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "sync_delay"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "adder_tree3"
      SID		      178
      Ports		      [5, 2]
      Position		      [470, 469, 535, 661]
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AttributesFormatString  "latency 2"
      AncestorBlock	      "casper_library_misc/adder_tree"
      LibraryVersion	      "*1.6"
      UserDataPersistent      on
      UserData		      "DataTag2"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "adder_tree"
      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of input"
      "s to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\n"
      "Adder implementation: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of"
      " adders: Causes the first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5)."
      " Overrides Adder implementation\n"
      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
      MaskPromptString	      "Number of Inputs|Add Latency|Adder implementation|Use behavioural HDL for first stage of"
      " adders"
      MaskStyleString	      "edit,edit,popup(Behavioral|Fabric|DSP48),checkbox"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVariables	      "n_inputs=@1;latency=@2;adder_imp=&3;first_stage_hdl=&4;"
      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n "
      "   'adder_imp', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|1|Fabric|off"
      System {
	Name			"adder_tree3"
	Location		[42, 163, 951, 833]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	12
	SIDPrevWatermark	12
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  1
	  Position		  [30, 17, 60, 33]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  2
	  Position		  [30, 62, 60, 78]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  3
	  Position		  [30, 102, 60, 118]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din3"
	  SID			  4
	  Position		  [30, 142, 60, 158]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din4"
	  SID			  11
	  Position		  [30, 182, 60, 198]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr1"
	  SID			  5
	  Ports			  [2, 1]
	  Position		  [130, 40, 170, 100]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "23,125,419,344"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233333"
	  " 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on"
	  "');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr2"
	  SID			  12
	  Ports			  [2, 1]
	  Position		  [130, 120, 170, 180]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233333"
	  " 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on"
	  "');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr3"
	  SID			  6
	  Ports			  [2, 1]
	  Position		  [230, 40, 270, 100]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "23,125,419,344"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233333"
	  " 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on"
	  "');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  SID			  8
	  Ports			  [1, 1]
	  Position		  [80, 15, 110, 45]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "2"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,71,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,30,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 0.7"
	  " 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf"
	  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode'"
	  ",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  9
	  Position		  [330, 17, 360, 33]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  SID			  10
	  Position		  [330, 42, 360, 58]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "sync_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "addr1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "addr1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din3"
	  SrcPort		  1
	  DstBlock		  "addr2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din4"
	  SrcPort		  1
	  DstBlock		  "addr2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "addr1"
	  SrcPort		  1
	  DstBlock		  "addr3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "addr2"
	  SrcPort		  1
	  DstBlock		  "addr3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "addr3"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "adder_tree4"
      SID		      179
      Ports		      [5, 2]
      Position		      [485, 704, 550, 896]
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AttributesFormatString  "latency 2"
      AncestorBlock	      "casper_library_misc/adder_tree"
      LibraryVersion	      "*1.6"
      UserDataPersistent      on
      UserData		      "DataTag3"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "adder_tree"
      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of input"
      "s to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\n"
      "Adder implementation: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of"
      " adders: Causes the first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5)."
      " Overrides Adder implementation\n"
      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
      MaskPromptString	      "Number of Inputs|Add Latency|Adder implementation|Use behavioural HDL for first stage of"
      " adders"
      MaskStyleString	      "edit,edit,popup(Behavioral|Fabric|DSP48),checkbox"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVariables	      "n_inputs=@1;latency=@2;adder_imp=&3;first_stage_hdl=&4;"
      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n "
      "   'adder_imp', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|1|Fabric|off"
      System {
	Name			"adder_tree4"
	Location		[42, 163, 951, 833]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	12
	SIDPrevWatermark	12
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  1
	  Position		  [30, 17, 60, 33]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  2
	  Position		  [30, 62, 60, 78]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  3
	  Position		  [30, 102, 60, 118]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din3"
	  SID			  4
	  Position		  [30, 142, 60, 158]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din4"
	  SID			  11
	  Position		  [30, 182, 60, 198]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr1"
	  SID			  5
	  Ports			  [2, 1]
	  Position		  [130, 40, 170, 100]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "23,125,419,344"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233333"
	  " 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on"
	  "');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr2"
	  SID			  12
	  Ports			  [2, 1]
	  Position		  [130, 120, 170, 180]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233333"
	  " 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on"
	  "');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr3"
	  SID			  6
	  Ports			  [2, 1]
	  Position		  [230, 40, 270, 100]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "23,125,419,344"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233333"
	  " 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on"
	  "');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  SID			  8
	  Ports			  [1, 1]
	  Position		  [80, 15, 110, 45]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "2"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,71,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,30,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 0.7"
	  " 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf"
	  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode'"
	  ",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  9
	  Position		  [330, 17, 360, 33]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  SID			  10
	  Position		  [330, 42, 360, 58]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "addr3"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "addr2"
	  SrcPort		  1
	  DstBlock		  "addr3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "addr1"
	  SrcPort		  1
	  DstBlock		  "addr3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din4"
	  SrcPort		  1
	  DstBlock		  "addr2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din3"
	  SrcPort		  1
	  DstBlock		  "addr2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "addr1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "addr1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "sync_delay"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "parallel_fir1"
      SID		      109
      Ports		      [3, 5]
      Position		      [205, 382, 335, 528]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "filter_coeffs"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "filter_coeffs=@1;"
      MaskInitialization      "parallel_fir_init(gcb,'filter_coeffs',filter_coeffs);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"parallel_fir1"
	Location		[219, 120, 933, 629]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  110
	  Position		  [15, 33, 45, 47]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  111
	  Position		  [15, 58, 45, 72]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  SID			  112
	  Position		  [15, 83, 45, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub1"
	  SID			  113
	  Ports			  [2, 1]
	  Position		  [360, 233, 390, 262]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub2"
	  SID			  114
	  Ports			  [2, 1]
	  Position		  [535, 53, 565, 82]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,e139daf6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub3"
	  SID			  115
	  Ports			  [2, 1]
	  Position		  [360, 288, 390, 317]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub4"
	  SID			  116
	  Ports			  [2, 1]
	  Position		  [535, 103, 565, 132]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,e139daf6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub5"
	  SID			  117
	  Ports			  [2, 1]
	  Position		  [450, 173, 480, 202]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub6"
	  SID			  118
	  Ports			  [2, 1]
	  Position		  [450, 228, 480, 257]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  119
	  Ports			  [1, 1]
	  Position		  [430, 372, 465, 388]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "35,16,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.314286 0.428571 0.314286 0.4 0.514286 0.542857 0.571429 0.714286 0.6 0.514286 0.457143 0.571429 0.457143 "
	  "0.514286 0.6 0.714286 0.571429 0.542857 0.514286 0.4 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.812"
	  "5 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  120
	  Ports			  [1, 1]
	  Position		  [430, 402, 465, 418]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "35,16,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.314286 0.428571 0.314286 0.4 0.514286 0.542857 0.571429 0.714286 0.6 0.514286 0.457143 0.571429 0.457143 "
	  "0.514286 0.6 0.714286 0.571429 0.542857 0.514286 0.4 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.812"
	  "5 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  SID			  121
	  Ports			  [1, 2]
	  Position		  [255, 66, 290, 99]
	  AttributesFormatString  "8_7 r/i"
	  LibraryVersion	  "1.6"
	  UserDataPersistent	  on
	  UserData		  "DataTag4"
	  SourceBlock		  "casper_library_misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "8"
	  bin_pt		  "7"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri1"
	  SID			  122
	  Ports			  [1, 2]
	  Position		  [260, 186, 295, 219]
	  AttributesFormatString  "8_7 r/i"
	  LibraryVersion	  "1.6"
	  UserDataPersistent	  on
	  UserData		  "DataTag5"
	  SourceBlock		  "casper_library_misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "8"
	  bin_pt		  "7"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri2"
	  SID			  123
	  Ports			  [1, 2]
	  Position		  [265, 331, 300, 364]
	  AttributesFormatString  "8_7 r/i"
	  LibraryVersion	  "1.6"
	  UserDataPersistent	  on
	  UserData		  "DataTag6"
	  SourceBlock		  "casper_library_misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "8"
	  bin_pt		  "7"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "f0"
	  SID			  124
	  Ports			  [3, 2]
	  Position		  [155, 27, 230, 103]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "8 taps\n4_3 r/i"
	  AncestorBlock		  "casper_library_downconverter/dec_fir"
	  LibraryVersion	  "*1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag7"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "dec_fir"
	  MaskDescription	  "FIR filter which can handle multiple time samples in parallel and decimates down to 1 time sampl"
	  "e.  If coefficients are symmetric, will automatically fold before multiplying."
	  MaskHelp		  "eval('xlWeb(''http://casper.berkeley.edu/wiki/Dec_fir'')')"
	  MaskPromptString	  "Number of Parallel Streams|Coefficients|Bit Width Out|Quantization Behavior|Add Latency|Mult La"
	  "tency|Coefficient bit width|Coefficient binary point|Implement first stage of adder trees after multiplication as b"
	  "ehavioural HDL"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),edit,ed"
	  "it,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVariables		  "n_inputs=@1;coeff=@2;n_bits=@3;quantization=&4;add_latency=@5;mult_latency=@6;coeff_bit_width=@7;"
	  "coeff_bin_pt=@8;adder_tree_hdl=&9;"
	  MaskInitialization	  "dec_fir_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'n_bits', "
	  "n_bits, ...\n    'quantization', quantization, ...\n    'add_latency', add_latency, ...\n    'mult_latency', mult_l"
	  "atency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hd"
	  "l', adder_tree_hdl);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|getfield( getfield( get_param( gcb,'UserData' ), 'parameters'),'coeff')|4|Truncate|1|2|25|24|on"
	  System {
	    Name		    "f0"
	    Location		    [-17, 83, 967, 737]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    23
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      SID		      1
	      Position		      [15, 192, 45, 208]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      2
	      Position		      [15, 92, 45, 108]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      3
	      Position		      [15, 137, 45, 153]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert1"
	      SID		      6
	      Ports		      [1, 1]
	      Position		      [2160, 302, 2190, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert2"
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [2160, 502, 2190, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [60, 190, 90, 220]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,83e6bb61,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0"
	      ".466667 0.666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666"
	      "667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	      "0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col1"
	      SID		      9
	      Ports		      [2, 4]
	      Position		      [400, 54, 500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag8"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.10000000000000000555111512312578|1|2|25|24|on"
	      System {
		Name			"fir_col1"
		Location		[234, 181, 994, 843]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    sg_icon_stat	    "125,28,0,1,white,blue,0,dfe8c7cc,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.3999999761581421');\n"
		    "fprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult1"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register1"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.1"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col2"
	      SID		      10
	      Ports		      [2, 4]
	      Position		      [600, 54, 700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag9"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.20000000000000001110223024625157|1|2|25|24|on"
	      System {
		Name			"fir_col2"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.2"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col3"
	      SID		      11
	      Ports		      [2, 4]
	      Position		      [800, 54, 900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag10"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.29999999999999998889776975374843|1|2|25|24|on"
	      System {
		Name			"fir_col3"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.3"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col4"
	      SID		      12
	      Ports		      [2, 4]
	      Position		      [1000, 54, 1100, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag11"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.40000000000000002220446049250313|1|2|25|24|on"
	      System {
		Name			"fir_col4"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.4"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col5"
	      SID		      20
	      Ports		      [2, 4]
	      Position		      [1200, 54, 1300, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag12"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.5|1|2|25|24|on"
	      System {
		Name			"fir_col5"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.5"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col6"
	      SID		      21
	      Ports		      [2, 4]
	      Position		      [1400, 54, 1500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag13"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.59999999999999997779553950749687|1|2|25|24|on"
	      System {
		Name			"fir_col6"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.6"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col7"
	      SID		      22
	      Ports		      [2, 4]
	      Position		      [1600, 54, 1700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag14"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.69999999999999995559107901499374|1|2|25|24|on"
	      System {
		Name			"fir_col7"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.7"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col8"
	      SID		      23
	      Ports		      [2, 4]
	      Position		      [1800, 54, 1900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag15"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.80000000000000004440892098500626|1|2|25|24|on"
	      System {
		Name			"fir_col8"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.8"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "imag_sum"
	      SID		      13
	      Ports		      [9, 2]
	      Position		      [2000, 454, 2060, 556]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag16"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"imag_sum"
		Location		[321, 293, 1230, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "real_sum"
	      SID		      14
	      Ports		      [9, 2]
	      Position		      [2000, 254, 2060, 356]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag17"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"real_sum"
		Location		[321, 296, 1220, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      15
	      Ports		      [2, 1]
	      Position		      [2220, 402, 2250, 433]
	      LibraryVersion	      "1.6"
	      UserDataPersistent      on
	      UserData		      "DataTag18"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      SID		      16
	      Ports		      [1, 1]
	      Position		      [2100, 302, 2130, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      SID		      17
	      Ports		      [1, 1]
	      Position		      [2100, 502, 2130, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      18
	      Position		      [2100, 252, 2130, 268]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      19
	      Position		      [2280, 402, 2310, 418]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      1
	      DstBlock		      "fir_col2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      2
	      DstBlock		      "fir_col2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      1
	      DstBlock		      "fir_col3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      2
	      DstBlock		      "fir_col3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      1
	      DstBlock		      "fir_col4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      2
	      DstBlock		      "fir_col4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      1
	      DstBlock		      "fir_col5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      2
	      DstBlock		      "fir_col5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      1
	      DstBlock		      "fir_col6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      2
	      DstBlock		      "fir_col6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      1
	      DstBlock		      "fir_col7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      2
	      DstBlock		      "fir_col7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      1
	      DstBlock		      "fir_col8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      2
	      DstBlock		      "fir_col8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      2
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      2
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"real_sum"
		DstPort			1
	      }
	      Branch {
		DstBlock		"imag_sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "f0pf1"
	  SID			  125
	  Ports			  [3, 2]
	  Position		  [155, 147, 230, 223]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "8 taps\n4_3 r/i"
	  AncestorBlock		  "casper_library_downconverter/dec_fir"
	  LibraryVersion	  "*1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag19"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "dec_fir"
	  MaskDescription	  "FIR filter which can handle multiple time samples in parallel and decimates down to 1 time sampl"
	  "e.  If coefficients are symmetric, will automatically fold before multiplying."
	  MaskHelp		  "eval('xlWeb(''http://casper.berkeley.edu/wiki/Dec_fir'')')"
	  MaskPromptString	  "Number of Parallel Streams|Coefficients|Bit Width Out|Quantization Behavior|Add Latency|Mult La"
	  "tency|Coefficient bit width|Coefficient binary point|Implement first stage of adder trees after multiplication as b"
	  "ehavioural HDL"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),edit,ed"
	  "it,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVariables		  "n_inputs=@1;coeff=@2;n_bits=@3;quantization=&4;add_latency=@5;mult_latency=@6;coeff_bit_width=@7;"
	  "coeff_bin_pt=@8;adder_tree_hdl=&9;"
	  MaskInitialization	  "dec_fir_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'n_bits', "
	  "n_bits, ...\n    'quantization', quantization, ...\n    'add_latency', add_latency, ...\n    'mult_latency', mult_l"
	  "atency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hd"
	  "l', adder_tree_hdl);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|getfield( getfield( get_param( gcb,'UserData' ), 'parameters'),'coeff')|4|Truncate|1|2|25|24|on"
	  System {
	    Name		    "f0pf1"
	    Location		    [-17, 83, 967, 737]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    23
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      SID		      1
	      Position		      [15, 192, 45, 208]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      2
	      Position		      [15, 92, 45, 108]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      3
	      Position		      [15, 137, 45, 153]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert1"
	      SID		      6
	      Ports		      [1, 1]
	      Position		      [2160, 302, 2190, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert2"
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [2160, 502, 2190, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [60, 190, 90, 220]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,83e6bb61,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0"
	      ".466667 0.666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666"
	      "667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	      "0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col1"
	      SID		      9
	      Ports		      [2, 4]
	      Position		      [400, 54, 500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag20"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.10000000000000000555111512312578|1|2|25|24|on"
	      System {
		Name			"fir_col1"
		Location		[234, 181, 994, 843]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    sg_icon_stat	    "125,28,0,1,white,blue,0,dfe8c7cc,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.3999999761581421');\n"
		    "fprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult1"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register1"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.1"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col2"
	      SID		      10
	      Ports		      [2, 4]
	      Position		      [600, 54, 700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag21"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.20000000000000001110223024625157|1|2|25|24|on"
	      System {
		Name			"fir_col2"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.2"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col3"
	      SID		      11
	      Ports		      [2, 4]
	      Position		      [800, 54, 900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag22"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.29999999999999998889776975374843|1|2|25|24|on"
	      System {
		Name			"fir_col3"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.3"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col4"
	      SID		      12
	      Ports		      [2, 4]
	      Position		      [1000, 54, 1100, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag23"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.40000000000000002220446049250313|1|2|25|24|on"
	      System {
		Name			"fir_col4"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.4"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col5"
	      SID		      20
	      Ports		      [2, 4]
	      Position		      [1200, 54, 1300, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag24"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.5|1|2|25|24|on"
	      System {
		Name			"fir_col5"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.5"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col6"
	      SID		      21
	      Ports		      [2, 4]
	      Position		      [1400, 54, 1500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag25"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.59999999999999997779553950749687|1|2|25|24|on"
	      System {
		Name			"fir_col6"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.6"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col7"
	      SID		      22
	      Ports		      [2, 4]
	      Position		      [1600, 54, 1700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag26"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.69999999999999995559107901499374|1|2|25|24|on"
	      System {
		Name			"fir_col7"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.7"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col8"
	      SID		      23
	      Ports		      [2, 4]
	      Position		      [1800, 54, 1900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag27"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.80000000000000004440892098500626|1|2|25|24|on"
	      System {
		Name			"fir_col8"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.8"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "imag_sum"
	      SID		      13
	      Ports		      [9, 2]
	      Position		      [2000, 454, 2060, 556]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag28"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"imag_sum"
		Location		[321, 293, 1230, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "real_sum"
	      SID		      14
	      Ports		      [9, 2]
	      Position		      [2000, 254, 2060, 356]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag29"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"real_sum"
		Location		[321, 296, 1220, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      15
	      Ports		      [2, 1]
	      Position		      [2220, 402, 2250, 433]
	      LibraryVersion	      "1.6"
	      UserDataPersistent      on
	      UserData		      "DataTag30"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      SID		      16
	      Ports		      [1, 1]
	      Position		      [2100, 302, 2130, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      SID		      17
	      Ports		      [1, 1]
	      Position		      [2100, 502, 2130, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      18
	      Position		      [2100, 252, 2130, 268]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      19
	      Position		      [2280, 402, 2310, 418]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"imag_sum"
		DstPort			1
	      }
	      Branch {
		DstBlock		"real_sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "convert1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      2
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      2
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      2
	      DstBlock		      "fir_col8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      1
	      DstBlock		      "fir_col8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      2
	      DstBlock		      "fir_col7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      1
	      DstBlock		      "fir_col7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      2
	      DstBlock		      "fir_col6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      1
	      DstBlock		      "fir_col6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      2
	      DstBlock		      "fir_col5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      1
	      DstBlock		      "fir_col5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      2
	      DstBlock		      "fir_col4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      1
	      DstBlock		      "fir_col4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      2
	      DstBlock		      "fir_col3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      1
	      DstBlock		      "fir_col3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      2
	      DstBlock		      "fir_col2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      1
	      DstBlock		      "fir_col2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "f1"
	  SID			  126
	  Ports			  [3, 2]
	  Position		  [160, 292, 235, 368]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "8 taps\n4_3 r/i"
	  AncestorBlock		  "casper_library_downconverter/dec_fir"
	  LibraryVersion	  "*1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag31"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "dec_fir"
	  MaskDescription	  "FIR filter which can handle multiple time samples in parallel and decimates down to 1 time sampl"
	  "e.  If coefficients are symmetric, will automatically fold before multiplying."
	  MaskHelp		  "eval('xlWeb(''http://casper.berkeley.edu/wiki/Dec_fir'')')"
	  MaskPromptString	  "Number of Parallel Streams|Coefficients|Bit Width Out|Quantization Behavior|Add Latency|Mult La"
	  "tency|Coefficient bit width|Coefficient binary point|Implement first stage of adder trees after multiplication as b"
	  "ehavioural HDL"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),edit,ed"
	  "it,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVariables		  "n_inputs=@1;coeff=@2;n_bits=@3;quantization=&4;add_latency=@5;mult_latency=@6;coeff_bit_width=@7;"
	  "coeff_bin_pt=@8;adder_tree_hdl=&9;"
	  MaskInitialization	  "dec_fir_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'n_bits', "
	  "n_bits, ...\n    'quantization', quantization, ...\n    'add_latency', add_latency, ...\n    'mult_latency', mult_l"
	  "atency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hd"
	  "l', adder_tree_hdl);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|getfield( getfield( get_param( gcb,'UserData' ), 'parameters'),'coeff')|4|Truncate|1|2|25|24|on"
	  System {
	    Name		    "f1"
	    Location		    [-17, 83, 967, 737]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    23
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      SID		      1
	      Position		      [15, 192, 45, 208]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      2
	      Position		      [15, 92, 45, 108]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      3
	      Position		      [15, 137, 45, 153]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert1"
	      SID		      6
	      Ports		      [1, 1]
	      Position		      [2160, 302, 2190, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert2"
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [2160, 502, 2190, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [60, 190, 90, 220]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,83e6bb61,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0"
	      ".466667 0.666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666"
	      "667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	      "0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col1"
	      SID		      9
	      Ports		      [2, 4]
	      Position		      [400, 54, 500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag32"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.10000000000000000555111512312578|1|2|25|24|on"
	      System {
		Name			"fir_col1"
		Location		[234, 181, 994, 843]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    sg_icon_stat	    "125,28,0,1,white,blue,0,dfe8c7cc,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.3999999761581421');\n"
		    "fprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult1"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register1"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.1"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col2"
	      SID		      10
	      Ports		      [2, 4]
	      Position		      [600, 54, 700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag33"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.20000000000000001110223024625157|1|2|25|24|on"
	      System {
		Name			"fir_col2"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.2"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col3"
	      SID		      11
	      Ports		      [2, 4]
	      Position		      [800, 54, 900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag34"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.29999999999999998889776975374843|1|2|25|24|on"
	      System {
		Name			"fir_col3"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.3"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col4"
	      SID		      12
	      Ports		      [2, 4]
	      Position		      [1000, 54, 1100, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag35"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.40000000000000002220446049250313|1|2|25|24|on"
	      System {
		Name			"fir_col4"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.4"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col5"
	      SID		      20
	      Ports		      [2, 4]
	      Position		      [1200, 54, 1300, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag36"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.5|1|2|25|24|on"
	      System {
		Name			"fir_col5"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.5"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col6"
	      SID		      21
	      Ports		      [2, 4]
	      Position		      [1400, 54, 1500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag37"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.59999999999999997779553950749687|1|2|25|24|on"
	      System {
		Name			"fir_col6"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.6"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col7"
	      SID		      22
	      Ports		      [2, 4]
	      Position		      [1600, 54, 1700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag38"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.69999999999999995559107901499374|1|2|25|24|on"
	      System {
		Name			"fir_col7"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.7"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col8"
	      SID		      23
	      Ports		      [2, 4]
	      Position		      [1800, 54, 1900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag39"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.80000000000000004440892098500626|1|2|25|24|on"
	      System {
		Name			"fir_col8"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.8"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "imag_sum"
	      SID		      13
	      Ports		      [9, 2]
	      Position		      [2000, 454, 2060, 556]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag40"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"imag_sum"
		Location		[321, 293, 1230, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "real_sum"
	      SID		      14
	      Ports		      [9, 2]
	      Position		      [2000, 254, 2060, 356]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag41"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"real_sum"
		Location		[321, 296, 1220, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      15
	      Ports		      [2, 1]
	      Position		      [2220, 402, 2250, 433]
	      LibraryVersion	      "1.6"
	      UserDataPersistent      on
	      UserData		      "DataTag42"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      SID		      16
	      Ports		      [1, 1]
	      Position		      [2100, 302, 2130, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      SID		      17
	      Ports		      [1, 1]
	      Position		      [2100, 502, 2130, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      18
	      Position		      [2100, 252, 2130, 268]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      19
	      Position		      [2280, 402, 2310, 418]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      1
	      DstBlock		      "fir_col2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      2
	      DstBlock		      "fir_col2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      1
	      DstBlock		      "fir_col3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      2
	      DstBlock		      "fir_col3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      1
	      DstBlock		      "fir_col4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      2
	      DstBlock		      "fir_col4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      1
	      DstBlock		      "fir_col5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      2
	      DstBlock		      "fir_col5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      1
	      DstBlock		      "fir_col6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      2
	      DstBlock		      "fir_col6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      1
	      DstBlock		      "fir_col7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      2
	      DstBlock		      "fir_col7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      1
	      DstBlock		      "fir_col8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      2
	      DstBlock		      "fir_col8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      2
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      2
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"real_sum"
		DstPort			1
	      }
	      Branch {
		DstBlock		"imag_sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  127
	  Position		  [325, 28, 355, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y0r"
	  SID			  128
	  Position		  [655, 63, 685, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y0i"
	  SID			  129
	  Position		  [655, 113, 685, 127]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y1r"
	  SID			  130
	  Position		  [625, 183, 655, 197]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y1i"
	  SID			  131
	  Position		  [625, 238, 655, 252]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [80, 0]
	  Branch {
	    DstBlock		    "f0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      DstBlock		      "f0pf1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "f1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "f0"
	  SrcPort		  1
	  Points		  [75, 0]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    DstBlock		    "f0"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      DstBlock		      "f0pf1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "f1"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "f0"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      DstBlock		      "f0pf1"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "f1"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "f0"
	  SrcPort		  2
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "f0pf1"
	  SrcPort		  2
	  DstBlock		  "c_to_ri1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "f1"
	  SrcPort		  2
	  DstBlock		  "c_to_ri2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  1
	  Points		  [15, 0; 0, 45]
	  DstBlock		  "AddSub1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri2"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [5, 0; 0, -85]
	    DstBlock		    "AddSub1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  2
	  Points		  [30, 0; 0, 85]
	  DstBlock		  "AddSub3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri2"
	  SrcPort		  2
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "AddSub3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  Points		  [90, 0; 0, -15; 35, 0]
	  Branch {
	    DstBlock		    "AddSub2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 120]
	    DstBlock		    "AddSub5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [90, 0; 0, 20; 40, 0]
	  Branch {
	    DstBlock		    "AddSub4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 125]
	    DstBlock		    "AddSub6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [40, 0; 0, -305]
	  DstBlock		  "AddSub2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "AddSub4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub1"
	  SrcPort		  1
	  Points		  [20, 0; 0, -55]
	  DstBlock		  "AddSub5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub3"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "AddSub6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub5"
	  SrcPort		  1
	  DstBlock		  "y1r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub6"
	  SrcPort		  1
	  DstBlock		  "y1i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub4"
	  SrcPort		  1
	  DstBlock		  "y0i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub2"
	  SrcPort		  1
	  DstBlock		  "y0r"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "parallel_fir2"
      SID		      132
      Ports		      [3, 5]
      Position		      [210, 197, 340, 343]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "filter_coeffs"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "filter_coeffs=@1;"
      MaskInitialization      "parallel_fir_init(gcb,'filter_coeffs',filter_coeffs);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"parallel_fir2"
	Location		[219, 120, 933, 629]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  133
	  Position		  [15, 33, 45, 47]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  134
	  Position		  [15, 58, 45, 72]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  SID			  135
	  Position		  [15, 83, 45, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub1"
	  SID			  136
	  Ports			  [2, 1]
	  Position		  [360, 233, 390, 262]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub2"
	  SID			  137
	  Ports			  [2, 1]
	  Position		  [535, 53, 565, 82]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,e139daf6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub3"
	  SID			  138
	  Ports			  [2, 1]
	  Position		  [360, 288, 390, 317]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub4"
	  SID			  139
	  Ports			  [2, 1]
	  Position		  [535, 103, 565, 132]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,e139daf6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub5"
	  SID			  140
	  Ports			  [2, 1]
	  Position		  [450, 173, 480, 202]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub6"
	  SID			  141
	  Ports			  [2, 1]
	  Position		  [450, 228, 480, 257]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  142
	  Ports			  [1, 1]
	  Position		  [430, 372, 465, 388]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "35,16,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.314286 0.428571 0.314286 0.4 0.514286 0.542857 0.571429 0.714286 0.6 0.514286 0.457143 0.571429 0.457143 "
	  "0.514286 0.6 0.714286 0.571429 0.542857 0.514286 0.4 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.812"
	  "5 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  143
	  Ports			  [1, 1]
	  Position		  [430, 402, 465, 418]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "35,16,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.314286 0.428571 0.314286 0.4 0.514286 0.542857 0.571429 0.714286 0.6 0.514286 0.457143 0.571429 0.457143 "
	  "0.514286 0.6 0.714286 0.571429 0.542857 0.514286 0.4 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.812"
	  "5 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  SID			  144
	  Ports			  [1, 2]
	  Position		  [255, 66, 290, 99]
	  AttributesFormatString  "8_7 r/i"
	  LibraryVersion	  "1.6"
	  UserDataPersistent	  on
	  UserData		  "DataTag43"
	  SourceBlock		  "casper_library_misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "8"
	  bin_pt		  "7"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri1"
	  SID			  145
	  Ports			  [1, 2]
	  Position		  [260, 186, 295, 219]
	  AttributesFormatString  "8_7 r/i"
	  LibraryVersion	  "1.6"
	  UserDataPersistent	  on
	  UserData		  "DataTag44"
	  SourceBlock		  "casper_library_misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "8"
	  bin_pt		  "7"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri2"
	  SID			  146
	  Ports			  [1, 2]
	  Position		  [265, 331, 300, 364]
	  AttributesFormatString  "8_7 r/i"
	  LibraryVersion	  "1.6"
	  UserDataPersistent	  on
	  UserData		  "DataTag45"
	  SourceBlock		  "casper_library_misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "8"
	  bin_pt		  "7"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "f0"
	  SID			  147
	  Ports			  [3, 2]
	  Position		  [155, 27, 230, 103]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "8 taps\n4_3 r/i"
	  AncestorBlock		  "casper_library_downconverter/dec_fir"
	  LibraryVersion	  "*1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag46"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "dec_fir"
	  MaskDescription	  "FIR filter which can handle multiple time samples in parallel and decimates down to 1 time sampl"
	  "e.  If coefficients are symmetric, will automatically fold before multiplying."
	  MaskHelp		  "eval('xlWeb(''http://casper.berkeley.edu/wiki/Dec_fir'')')"
	  MaskPromptString	  "Number of Parallel Streams|Coefficients|Bit Width Out|Quantization Behavior|Add Latency|Mult La"
	  "tency|Coefficient bit width|Coefficient binary point|Implement first stage of adder trees after multiplication as b"
	  "ehavioural HDL"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),edit,ed"
	  "it,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVariables		  "n_inputs=@1;coeff=@2;n_bits=@3;quantization=&4;add_latency=@5;mult_latency=@6;coeff_bit_width=@7;"
	  "coeff_bin_pt=@8;adder_tree_hdl=&9;"
	  MaskInitialization	  "dec_fir_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'n_bits', "
	  "n_bits, ...\n    'quantization', quantization, ...\n    'add_latency', add_latency, ...\n    'mult_latency', mult_l"
	  "atency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hd"
	  "l', adder_tree_hdl);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|getfield( getfield( get_param( gcb,'UserData' ), 'parameters'),'coeff')|4|Truncate|1|2|25|24|on"
	  System {
	    Name		    "f0"
	    Location		    [-17, 83, 967, 737]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    23
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      SID		      1
	      Position		      [15, 192, 45, 208]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      2
	      Position		      [15, 92, 45, 108]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      3
	      Position		      [15, 137, 45, 153]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert1"
	      SID		      6
	      Ports		      [1, 1]
	      Position		      [2160, 302, 2190, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert2"
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [2160, 502, 2190, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [60, 190, 90, 220]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,83e6bb61,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0"
	      ".466667 0.666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666"
	      "667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	      "0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col1"
	      SID		      9
	      Ports		      [2, 4]
	      Position		      [400, 54, 500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag47"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.10000000000000000555111512312578|1|2|25|24|on"
	      System {
		Name			"fir_col1"
		Location		[234, 181, 994, 843]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    sg_icon_stat	    "125,28,0,1,white,blue,0,dfe8c7cc,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.3999999761581421');\n"
		    "fprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult1"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register1"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.1"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col2"
	      SID		      10
	      Ports		      [2, 4]
	      Position		      [600, 54, 700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag48"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.20000000000000001110223024625157|1|2|25|24|on"
	      System {
		Name			"fir_col2"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.2"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col3"
	      SID		      11
	      Ports		      [2, 4]
	      Position		      [800, 54, 900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag49"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.29999999999999998889776975374843|1|2|25|24|on"
	      System {
		Name			"fir_col3"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.3"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col4"
	      SID		      12
	      Ports		      [2, 4]
	      Position		      [1000, 54, 1100, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag50"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.40000000000000002220446049250313|1|2|25|24|on"
	      System {
		Name			"fir_col4"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.4"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col5"
	      SID		      20
	      Ports		      [2, 4]
	      Position		      [1200, 54, 1300, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag51"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.5|1|2|25|24|on"
	      System {
		Name			"fir_col5"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.5"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col6"
	      SID		      21
	      Ports		      [2, 4]
	      Position		      [1400, 54, 1500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag52"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.59999999999999997779553950749687|1|2|25|24|on"
	      System {
		Name			"fir_col6"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.6"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col7"
	      SID		      22
	      Ports		      [2, 4]
	      Position		      [1600, 54, 1700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag53"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.69999999999999995559107901499374|1|2|25|24|on"
	      System {
		Name			"fir_col7"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.7"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col8"
	      SID		      23
	      Ports		      [2, 4]
	      Position		      [1800, 54, 1900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag54"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.80000000000000004440892098500626|1|2|25|24|on"
	      System {
		Name			"fir_col8"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.8"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "imag_sum"
	      SID		      13
	      Ports		      [9, 2]
	      Position		      [2000, 454, 2060, 556]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag55"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"imag_sum"
		Location		[321, 293, 1230, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "real_sum"
	      SID		      14
	      Ports		      [9, 2]
	      Position		      [2000, 254, 2060, 356]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag56"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"real_sum"
		Location		[321, 296, 1220, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      15
	      Ports		      [2, 1]
	      Position		      [2220, 402, 2250, 433]
	      LibraryVersion	      "1.6"
	      UserDataPersistent      on
	      UserData		      "DataTag57"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      SID		      16
	      Ports		      [1, 1]
	      Position		      [2100, 302, 2130, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      SID		      17
	      Ports		      [1, 1]
	      Position		      [2100, 502, 2130, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      18
	      Position		      [2100, 252, 2130, 268]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      19
	      Position		      [2280, 402, 2310, 418]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"imag_sum"
		DstPort			1
	      }
	      Branch {
		DstBlock		"real_sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "convert1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      2
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      2
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      2
	      DstBlock		      "fir_col8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      1
	      DstBlock		      "fir_col8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      2
	      DstBlock		      "fir_col7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      1
	      DstBlock		      "fir_col7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      2
	      DstBlock		      "fir_col6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      1
	      DstBlock		      "fir_col6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      2
	      DstBlock		      "fir_col5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      1
	      DstBlock		      "fir_col5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      2
	      DstBlock		      "fir_col4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      1
	      DstBlock		      "fir_col4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      2
	      DstBlock		      "fir_col3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      1
	      DstBlock		      "fir_col3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      2
	      DstBlock		      "fir_col2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      1
	      DstBlock		      "fir_col2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "f0pf1"
	  SID			  148
	  Ports			  [3, 2]
	  Position		  [155, 147, 230, 223]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "8 taps\n4_3 r/i"
	  AncestorBlock		  "casper_library_downconverter/dec_fir"
	  LibraryVersion	  "*1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag58"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "dec_fir"
	  MaskDescription	  "FIR filter which can handle multiple time samples in parallel and decimates down to 1 time sampl"
	  "e.  If coefficients are symmetric, will automatically fold before multiplying."
	  MaskHelp		  "eval('xlWeb(''http://casper.berkeley.edu/wiki/Dec_fir'')')"
	  MaskPromptString	  "Number of Parallel Streams|Coefficients|Bit Width Out|Quantization Behavior|Add Latency|Mult La"
	  "tency|Coefficient bit width|Coefficient binary point|Implement first stage of adder trees after multiplication as b"
	  "ehavioural HDL"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),edit,ed"
	  "it,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVariables		  "n_inputs=@1;coeff=@2;n_bits=@3;quantization=&4;add_latency=@5;mult_latency=@6;coeff_bit_width=@7;"
	  "coeff_bin_pt=@8;adder_tree_hdl=&9;"
	  MaskInitialization	  "dec_fir_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'n_bits', "
	  "n_bits, ...\n    'quantization', quantization, ...\n    'add_latency', add_latency, ...\n    'mult_latency', mult_l"
	  "atency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hd"
	  "l', adder_tree_hdl);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|getfield( getfield( get_param( gcb,'UserData' ), 'parameters'),'coeff')|4|Truncate|1|2|25|24|on"
	  System {
	    Name		    "f0pf1"
	    Location		    [-17, 83, 967, 737]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    23
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      SID		      1
	      Position		      [15, 192, 45, 208]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      2
	      Position		      [15, 92, 45, 108]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      3
	      Position		      [15, 137, 45, 153]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert1"
	      SID		      6
	      Ports		      [1, 1]
	      Position		      [2160, 302, 2190, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert2"
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [2160, 502, 2190, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [60, 190, 90, 220]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,83e6bb61,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0"
	      ".466667 0.666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666"
	      "667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	      "0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col1"
	      SID		      9
	      Ports		      [2, 4]
	      Position		      [400, 54, 500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag59"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.10000000000000000555111512312578|1|2|25|24|on"
	      System {
		Name			"fir_col1"
		Location		[234, 181, 994, 843]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    sg_icon_stat	    "125,28,0,1,white,blue,0,dfe8c7cc,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.3999999761581421');\n"
		    "fprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult1"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register1"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.1"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col2"
	      SID		      10
	      Ports		      [2, 4]
	      Position		      [600, 54, 700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag60"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.20000000000000001110223024625157|1|2|25|24|on"
	      System {
		Name			"fir_col2"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.2"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col3"
	      SID		      11
	      Ports		      [2, 4]
	      Position		      [800, 54, 900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag61"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.29999999999999998889776975374843|1|2|25|24|on"
	      System {
		Name			"fir_col3"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.3"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col4"
	      SID		      12
	      Ports		      [2, 4]
	      Position		      [1000, 54, 1100, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag62"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.40000000000000002220446049250313|1|2|25|24|on"
	      System {
		Name			"fir_col4"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.4"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col5"
	      SID		      20
	      Ports		      [2, 4]
	      Position		      [1200, 54, 1300, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag63"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.5|1|2|25|24|on"
	      System {
		Name			"fir_col5"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.5"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col6"
	      SID		      21
	      Ports		      [2, 4]
	      Position		      [1400, 54, 1500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag64"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.59999999999999997779553950749687|1|2|25|24|on"
	      System {
		Name			"fir_col6"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.6"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col7"
	      SID		      22
	      Ports		      [2, 4]
	      Position		      [1600, 54, 1700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag65"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.69999999999999995559107901499374|1|2|25|24|on"
	      System {
		Name			"fir_col7"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.7"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col8"
	      SID		      23
	      Ports		      [2, 4]
	      Position		      [1800, 54, 1900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag66"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.80000000000000004440892098500626|1|2|25|24|on"
	      System {
		Name			"fir_col8"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.8"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "imag_sum"
	      SID		      13
	      Ports		      [9, 2]
	      Position		      [2000, 454, 2060, 556]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag67"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"imag_sum"
		Location		[321, 293, 1230, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "real_sum"
	      SID		      14
	      Ports		      [9, 2]
	      Position		      [2000, 254, 2060, 356]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag68"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"real_sum"
		Location		[321, 296, 1220, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      15
	      Ports		      [2, 1]
	      Position		      [2220, 402, 2250, 433]
	      LibraryVersion	      "1.6"
	      UserDataPersistent      on
	      UserData		      "DataTag69"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      SID		      16
	      Ports		      [1, 1]
	      Position		      [2100, 302, 2130, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      SID		      17
	      Ports		      [1, 1]
	      Position		      [2100, 502, 2130, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      18
	      Position		      [2100, 252, 2130, 268]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      19
	      Position		      [2280, 402, 2310, 418]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      1
	      DstBlock		      "fir_col2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      2
	      DstBlock		      "fir_col2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      1
	      DstBlock		      "fir_col3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      2
	      DstBlock		      "fir_col3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      1
	      DstBlock		      "fir_col4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      2
	      DstBlock		      "fir_col4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      1
	      DstBlock		      "fir_col5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      2
	      DstBlock		      "fir_col5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      1
	      DstBlock		      "fir_col6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      2
	      DstBlock		      "fir_col6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      1
	      DstBlock		      "fir_col7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      2
	      DstBlock		      "fir_col7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      1
	      DstBlock		      "fir_col8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      2
	      DstBlock		      "fir_col8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      2
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      2
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"real_sum"
		DstPort			1
	      }
	      Branch {
		DstBlock		"imag_sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "f1"
	  SID			  149
	  Ports			  [3, 2]
	  Position		  [160, 292, 235, 368]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "8 taps\n4_3 r/i"
	  AncestorBlock		  "casper_library_downconverter/dec_fir"
	  LibraryVersion	  "*1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag70"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "dec_fir"
	  MaskDescription	  "FIR filter which can handle multiple time samples in parallel and decimates down to 1 time sampl"
	  "e.  If coefficients are symmetric, will automatically fold before multiplying."
	  MaskHelp		  "eval('xlWeb(''http://casper.berkeley.edu/wiki/Dec_fir'')')"
	  MaskPromptString	  "Number of Parallel Streams|Coefficients|Bit Width Out|Quantization Behavior|Add Latency|Mult La"
	  "tency|Coefficient bit width|Coefficient binary point|Implement first stage of adder trees after multiplication as b"
	  "ehavioural HDL"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),edit,ed"
	  "it,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVariables		  "n_inputs=@1;coeff=@2;n_bits=@3;quantization=&4;add_latency=@5;mult_latency=@6;coeff_bit_width=@7;"
	  "coeff_bin_pt=@8;adder_tree_hdl=&9;"
	  MaskInitialization	  "dec_fir_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'n_bits', "
	  "n_bits, ...\n    'quantization', quantization, ...\n    'add_latency', add_latency, ...\n    'mult_latency', mult_l"
	  "atency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hd"
	  "l', adder_tree_hdl);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|getfield( getfield( get_param( gcb,'UserData' ), 'parameters'),'coeff')|4|Truncate|1|2|25|24|on"
	  System {
	    Name		    "f1"
	    Location		    [-17, 83, 967, 737]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    23
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      SID		      1
	      Position		      [15, 192, 45, 208]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      2
	      Position		      [15, 92, 45, 108]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      3
	      Position		      [15, 137, 45, 153]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert1"
	      SID		      6
	      Ports		      [1, 1]
	      Position		      [2160, 302, 2190, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert2"
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [2160, 502, 2190, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [60, 190, 90, 220]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,83e6bb61,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0"
	      ".466667 0.666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666"
	      "667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	      "0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col1"
	      SID		      9
	      Ports		      [2, 4]
	      Position		      [400, 54, 500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag71"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.10000000000000000555111512312578|1|2|25|24|on"
	      System {
		Name			"fir_col1"
		Location		[234, 181, 994, 843]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    sg_icon_stat	    "125,28,0,1,white,blue,0,dfe8c7cc,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.3999999761581421');\n"
		    "fprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult1"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register1"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.1"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col2"
	      SID		      10
	      Ports		      [2, 4]
	      Position		      [600, 54, 700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag72"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.20000000000000001110223024625157|1|2|25|24|on"
	      System {
		Name			"fir_col2"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.2"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col3"
	      SID		      11
	      Ports		      [2, 4]
	      Position		      [800, 54, 900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag73"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.29999999999999998889776975374843|1|2|25|24|on"
	      System {
		Name			"fir_col3"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.3"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col4"
	      SID		      12
	      Ports		      [2, 4]
	      Position		      [1000, 54, 1100, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag74"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.40000000000000002220446049250313|1|2|25|24|on"
	      System {
		Name			"fir_col4"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.4"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col5"
	      SID		      20
	      Ports		      [2, 4]
	      Position		      [1200, 54, 1300, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag75"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.5|1|2|25|24|on"
	      System {
		Name			"fir_col5"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.5"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col6"
	      SID		      21
	      Ports		      [2, 4]
	      Position		      [1400, 54, 1500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag76"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.59999999999999997779553950749687|1|2|25|24|on"
	      System {
		Name			"fir_col6"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.6"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col7"
	      SID		      22
	      Ports		      [2, 4]
	      Position		      [1600, 54, 1700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag77"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.69999999999999995559107901499374|1|2|25|24|on"
	      System {
		Name			"fir_col7"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.7"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col8"
	      SID		      23
	      Ports		      [2, 4]
	      Position		      [1800, 54, 1900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag78"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.80000000000000004440892098500626|1|2|25|24|on"
	      System {
		Name			"fir_col8"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.8"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "imag_sum"
	      SID		      13
	      Ports		      [9, 2]
	      Position		      [2000, 454, 2060, 556]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag79"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"imag_sum"
		Location		[321, 293, 1230, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "real_sum"
	      SID		      14
	      Ports		      [9, 2]
	      Position		      [2000, 254, 2060, 356]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag80"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"real_sum"
		Location		[321, 296, 1220, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      15
	      Ports		      [2, 1]
	      Position		      [2220, 402, 2250, 433]
	      LibraryVersion	      "1.6"
	      UserDataPersistent      on
	      UserData		      "DataTag81"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      SID		      16
	      Ports		      [1, 1]
	      Position		      [2100, 302, 2130, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      SID		      17
	      Ports		      [1, 1]
	      Position		      [2100, 502, 2130, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      18
	      Position		      [2100, 252, 2130, 268]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      19
	      Position		      [2280, 402, 2310, 418]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"imag_sum"
		DstPort			1
	      }
	      Branch {
		DstBlock		"real_sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "convert1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      2
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      2
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      2
	      DstBlock		      "fir_col8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      1
	      DstBlock		      "fir_col8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      2
	      DstBlock		      "fir_col7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      1
	      DstBlock		      "fir_col7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      2
	      DstBlock		      "fir_col6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      1
	      DstBlock		      "fir_col6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      2
	      DstBlock		      "fir_col5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      1
	      DstBlock		      "fir_col5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      2
	      DstBlock		      "fir_col4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      1
	      DstBlock		      "fir_col4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      2
	      DstBlock		      "fir_col3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      1
	      DstBlock		      "fir_col3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      2
	      DstBlock		      "fir_col2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      1
	      DstBlock		      "fir_col2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  150
	  Position		  [325, 28, 355, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y0r"
	  SID			  151
	  Position		  [655, 63, 685, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y0i"
	  SID			  152
	  Position		  [655, 113, 685, 127]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y1r"
	  SID			  153
	  Position		  [625, 183, 655, 197]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y1i"
	  SID			  154
	  Position		  [625, 238, 655, 252]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "AddSub2"
	  SrcPort		  1
	  DstBlock		  "y0r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub4"
	  SrcPort		  1
	  DstBlock		  "y0i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub6"
	  SrcPort		  1
	  DstBlock		  "y1i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub5"
	  SrcPort		  1
	  DstBlock		  "y1r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub3"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "AddSub6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub1"
	  SrcPort		  1
	  Points		  [20, 0; 0, -55]
	  DstBlock		  "AddSub5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "AddSub4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [40, 0; 0, -305]
	  DstBlock		  "AddSub2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [90, 0; 0, 20; 40, 0]
	  Branch {
	    Points		    [0, 125]
	    DstBlock		    "AddSub6"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "AddSub4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  Points		  [90, 0; 0, -15; 35, 0]
	  Branch {
	    Points		    [0, 120]
	    DstBlock		    "AddSub5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "AddSub2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri2"
	  SrcPort		  2
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "AddSub3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  2
	  Points		  [30, 0; 0, 85]
	  DstBlock		  "AddSub3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri2"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0; 0, -85]
	    DstBlock		    "AddSub1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  1
	  Points		  [15, 0; 0, 45]
	  DstBlock		  "AddSub1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "f1"
	  SrcPort		  2
	  DstBlock		  "c_to_ri2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "f0pf1"
	  SrcPort		  2
	  DstBlock		  "c_to_ri1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "f0"
	  SrcPort		  2
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "f1"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "f0pf1"
	      DstPort		      3
	    }
	  }
	  Branch {
	    DstBlock		    "f0"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "f1"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "f0pf1"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "f0"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "f0"
	  SrcPort		  1
	  Points		  [75, 0]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [80, 0]
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "f1"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "f0pf1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "f0"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "parallel_fir3"
      SID		      83
      Ports		      [3, 5]
      Position		      [210, 562, 340, 708]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "filter_coeffs"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "filter_coeffs=@1;"
      MaskInitialization      "parallel_fir_init(gcb,'filter_coeffs',filter_coeffs);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"parallel_fir3"
	Location		[219, 120, 933, 629]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  84
	  Position		  [15, 33, 45, 47]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  85
	  Position		  [15, 58, 45, 72]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  SID			  86
	  Position		  [15, 83, 45, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub1"
	  SID			  87
	  Ports			  [2, 1]
	  Position		  [360, 233, 390, 262]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub2"
	  SID			  88
	  Ports			  [2, 1]
	  Position		  [535, 53, 565, 82]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,e139daf6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub3"
	  SID			  89
	  Ports			  [2, 1]
	  Position		  [360, 288, 390, 317]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub4"
	  SID			  90
	  Ports			  [2, 1]
	  Position		  [535, 103, 565, 132]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,e139daf6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub5"
	  SID			  91
	  Ports			  [2, 1]
	  Position		  [450, 173, 480, 202]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub6"
	  SID			  92
	  Ports			  [2, 1]
	  Position		  [450, 228, 480, 257]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  93
	  Ports			  [1, 1]
	  Position		  [430, 372, 465, 388]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "35,16,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.314286 0.428571 0.314286 0.4 0.514286 0.542857 0.571429 0.714286 0.6 0.514286 0.457143 0.571429 0.457143 "
	  "0.514286 0.6 0.714286 0.571429 0.542857 0.514286 0.4 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.812"
	  "5 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  94
	  Ports			  [1, 1]
	  Position		  [430, 402, 465, 418]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "35,16,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.314286 0.428571 0.314286 0.4 0.514286 0.542857 0.571429 0.714286 0.6 0.514286 0.457143 0.571429 0.457143 "
	  "0.514286 0.6 0.714286 0.571429 0.542857 0.514286 0.4 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.812"
	  "5 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  SID			  95
	  Ports			  [1, 2]
	  Position		  [255, 66, 290, 99]
	  AttributesFormatString  "8_7 r/i"
	  LibraryVersion	  "1.6"
	  UserDataPersistent	  on
	  UserData		  "DataTag82"
	  SourceBlock		  "casper_library_misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "8"
	  bin_pt		  "7"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri1"
	  SID			  96
	  Ports			  [1, 2]
	  Position		  [260, 186, 295, 219]
	  AttributesFormatString  "8_7 r/i"
	  LibraryVersion	  "1.6"
	  UserDataPersistent	  on
	  UserData		  "DataTag83"
	  SourceBlock		  "casper_library_misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "8"
	  bin_pt		  "7"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri2"
	  SID			  97
	  Ports			  [1, 2]
	  Position		  [265, 331, 300, 364]
	  AttributesFormatString  "8_7 r/i"
	  LibraryVersion	  "1.6"
	  UserDataPersistent	  on
	  UserData		  "DataTag84"
	  SourceBlock		  "casper_library_misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "8"
	  bin_pt		  "7"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "f0"
	  SID			  98
	  Ports			  [3, 2]
	  Position		  [155, 27, 230, 103]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "8 taps\n4_3 r/i"
	  AncestorBlock		  "casper_library_downconverter/dec_fir"
	  LibraryVersion	  "*1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag85"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "dec_fir"
	  MaskDescription	  "FIR filter which can handle multiple time samples in parallel and decimates down to 1 time sampl"
	  "e.  If coefficients are symmetric, will automatically fold before multiplying."
	  MaskHelp		  "eval('xlWeb(''http://casper.berkeley.edu/wiki/Dec_fir'')')"
	  MaskPromptString	  "Number of Parallel Streams|Coefficients|Bit Width Out|Quantization Behavior|Add Latency|Mult La"
	  "tency|Coefficient bit width|Coefficient binary point|Implement first stage of adder trees after multiplication as b"
	  "ehavioural HDL"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),edit,ed"
	  "it,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVariables		  "n_inputs=@1;coeff=@2;n_bits=@3;quantization=&4;add_latency=@5;mult_latency=@6;coeff_bit_width=@7;"
	  "coeff_bin_pt=@8;adder_tree_hdl=&9;"
	  MaskInitialization	  "dec_fir_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'n_bits', "
	  "n_bits, ...\n    'quantization', quantization, ...\n    'add_latency', add_latency, ...\n    'mult_latency', mult_l"
	  "atency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hd"
	  "l', adder_tree_hdl);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|getfield( getfield( get_param( gcb,'UserData' ), 'parameters'),'coeff')|4|Truncate|1|2|25|24|on"
	  System {
	    Name		    "f0"
	    Location		    [-17, 83, 967, 737]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    23
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      SID		      1
	      Position		      [15, 192, 45, 208]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      2
	      Position		      [15, 92, 45, 108]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      3
	      Position		      [15, 137, 45, 153]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert1"
	      SID		      6
	      Ports		      [1, 1]
	      Position		      [2160, 302, 2190, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert2"
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [2160, 502, 2190, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [60, 190, 90, 220]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,83e6bb61,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0"
	      ".466667 0.666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666"
	      "667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	      "0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col1"
	      SID		      9
	      Ports		      [2, 4]
	      Position		      [400, 54, 500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag86"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.10000000000000000555111512312578|1|2|25|24|on"
	      System {
		Name			"fir_col1"
		Location		[234, 181, 994, 843]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    sg_icon_stat	    "125,28,0,1,white,blue,0,dfe8c7cc,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.3999999761581421');\n"
		    "fprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult1"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register1"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.1"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col2"
	      SID		      10
	      Ports		      [2, 4]
	      Position		      [600, 54, 700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag87"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.20000000000000001110223024625157|1|2|25|24|on"
	      System {
		Name			"fir_col2"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.2"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col3"
	      SID		      11
	      Ports		      [2, 4]
	      Position		      [800, 54, 900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag88"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.29999999999999998889776975374843|1|2|25|24|on"
	      System {
		Name			"fir_col3"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.3"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col4"
	      SID		      12
	      Ports		      [2, 4]
	      Position		      [1000, 54, 1100, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag89"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.40000000000000002220446049250313|1|2|25|24|on"
	      System {
		Name			"fir_col4"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.4"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col5"
	      SID		      20
	      Ports		      [2, 4]
	      Position		      [1200, 54, 1300, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag90"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.5|1|2|25|24|on"
	      System {
		Name			"fir_col5"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.5"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col6"
	      SID		      21
	      Ports		      [2, 4]
	      Position		      [1400, 54, 1500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag91"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.59999999999999997779553950749687|1|2|25|24|on"
	      System {
		Name			"fir_col6"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.6"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col7"
	      SID		      22
	      Ports		      [2, 4]
	      Position		      [1600, 54, 1700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag92"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.69999999999999995559107901499374|1|2|25|24|on"
	      System {
		Name			"fir_col7"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.7"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col8"
	      SID		      23
	      Ports		      [2, 4]
	      Position		      [1800, 54, 1900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag93"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.80000000000000004440892098500626|1|2|25|24|on"
	      System {
		Name			"fir_col8"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.8"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "imag_sum"
	      SID		      13
	      Ports		      [9, 2]
	      Position		      [2000, 454, 2060, 556]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag94"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"imag_sum"
		Location		[321, 293, 1230, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "real_sum"
	      SID		      14
	      Ports		      [9, 2]
	      Position		      [2000, 254, 2060, 356]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag95"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"real_sum"
		Location		[321, 296, 1220, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      15
	      Ports		      [2, 1]
	      Position		      [2220, 402, 2250, 433]
	      LibraryVersion	      "1.6"
	      UserDataPersistent      on
	      UserData		      "DataTag96"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      SID		      16
	      Ports		      [1, 1]
	      Position		      [2100, 302, 2130, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      SID		      17
	      Ports		      [1, 1]
	      Position		      [2100, 502, 2130, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      18
	      Position		      [2100, 252, 2130, 268]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      19
	      Position		      [2280, 402, 2310, 418]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"imag_sum"
		DstPort			1
	      }
	      Branch {
		DstBlock		"real_sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "convert1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      2
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      2
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      2
	      DstBlock		      "fir_col8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      1
	      DstBlock		      "fir_col8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      2
	      DstBlock		      "fir_col7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      1
	      DstBlock		      "fir_col7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      2
	      DstBlock		      "fir_col6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      1
	      DstBlock		      "fir_col6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      2
	      DstBlock		      "fir_col5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      1
	      DstBlock		      "fir_col5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      2
	      DstBlock		      "fir_col4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      1
	      DstBlock		      "fir_col4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      2
	      DstBlock		      "fir_col3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      1
	      DstBlock		      "fir_col3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      2
	      DstBlock		      "fir_col2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      1
	      DstBlock		      "fir_col2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "f0pf1"
	  SID			  99
	  Ports			  [3, 2]
	  Position		  [155, 147, 230, 223]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "8 taps\n4_3 r/i"
	  AncestorBlock		  "casper_library_downconverter/dec_fir"
	  LibraryVersion	  "*1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag97"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "dec_fir"
	  MaskDescription	  "FIR filter which can handle multiple time samples in parallel and decimates down to 1 time sampl"
	  "e.  If coefficients are symmetric, will automatically fold before multiplying."
	  MaskHelp		  "eval('xlWeb(''http://casper.berkeley.edu/wiki/Dec_fir'')')"
	  MaskPromptString	  "Number of Parallel Streams|Coefficients|Bit Width Out|Quantization Behavior|Add Latency|Mult La"
	  "tency|Coefficient bit width|Coefficient binary point|Implement first stage of adder trees after multiplication as b"
	  "ehavioural HDL"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),edit,ed"
	  "it,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVariables		  "n_inputs=@1;coeff=@2;n_bits=@3;quantization=&4;add_latency=@5;mult_latency=@6;coeff_bit_width=@7;"
	  "coeff_bin_pt=@8;adder_tree_hdl=&9;"
	  MaskInitialization	  "dec_fir_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'n_bits', "
	  "n_bits, ...\n    'quantization', quantization, ...\n    'add_latency', add_latency, ...\n    'mult_latency', mult_l"
	  "atency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hd"
	  "l', adder_tree_hdl);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|getfield( getfield( get_param( gcb,'UserData' ), 'parameters'),'coeff')|4|Truncate|1|2|25|24|on"
	  System {
	    Name		    "f0pf1"
	    Location		    [-17, 83, 967, 737]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    23
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      SID		      1
	      Position		      [15, 192, 45, 208]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      2
	      Position		      [15, 92, 45, 108]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      3
	      Position		      [15, 137, 45, 153]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert1"
	      SID		      6
	      Ports		      [1, 1]
	      Position		      [2160, 302, 2190, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert2"
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [2160, 502, 2190, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [60, 190, 90, 220]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,83e6bb61,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0"
	      ".466667 0.666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666"
	      "667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	      "0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col1"
	      SID		      9
	      Ports		      [2, 4]
	      Position		      [400, 54, 500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag98"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.10000000000000000555111512312578|1|2|25|24|on"
	      System {
		Name			"fir_col1"
		Location		[234, 181, 994, 843]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    sg_icon_stat	    "125,28,0,1,white,blue,0,dfe8c7cc,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.3999999761581421');\n"
		    "fprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult1"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register1"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.1"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col2"
	      SID		      10
	      Ports		      [2, 4]
	      Position		      [600, 54, 700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag99"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.20000000000000001110223024625157|1|2|25|24|on"
	      System {
		Name			"fir_col2"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.2"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col3"
	      SID		      11
	      Ports		      [2, 4]
	      Position		      [800, 54, 900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag100"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.29999999999999998889776975374843|1|2|25|24|on"
	      System {
		Name			"fir_col3"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.3"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col4"
	      SID		      12
	      Ports		      [2, 4]
	      Position		      [1000, 54, 1100, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag101"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.40000000000000002220446049250313|1|2|25|24|on"
	      System {
		Name			"fir_col4"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.4"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col5"
	      SID		      20
	      Ports		      [2, 4]
	      Position		      [1200, 54, 1300, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag102"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.5|1|2|25|24|on"
	      System {
		Name			"fir_col5"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.5"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col6"
	      SID		      21
	      Ports		      [2, 4]
	      Position		      [1400, 54, 1500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag103"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.59999999999999997779553950749687|1|2|25|24|on"
	      System {
		Name			"fir_col6"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.6"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col7"
	      SID		      22
	      Ports		      [2, 4]
	      Position		      [1600, 54, 1700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag104"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.69999999999999995559107901499374|1|2|25|24|on"
	      System {
		Name			"fir_col7"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.7"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col8"
	      SID		      23
	      Ports		      [2, 4]
	      Position		      [1800, 54, 1900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag105"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.80000000000000004440892098500626|1|2|25|24|on"
	      System {
		Name			"fir_col8"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.8"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "imag_sum"
	      SID		      13
	      Ports		      [9, 2]
	      Position		      [2000, 454, 2060, 556]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag106"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"imag_sum"
		Location		[321, 293, 1230, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "real_sum"
	      SID		      14
	      Ports		      [9, 2]
	      Position		      [2000, 254, 2060, 356]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag107"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"real_sum"
		Location		[321, 296, 1220, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      15
	      Ports		      [2, 1]
	      Position		      [2220, 402, 2250, 433]
	      LibraryVersion	      "1.6"
	      UserDataPersistent      on
	      UserData		      "DataTag108"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      SID		      16
	      Ports		      [1, 1]
	      Position		      [2100, 302, 2130, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      SID		      17
	      Ports		      [1, 1]
	      Position		      [2100, 502, 2130, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      18
	      Position		      [2100, 252, 2130, 268]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      19
	      Position		      [2280, 402, 2310, 418]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      1
	      DstBlock		      "fir_col2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      2
	      DstBlock		      "fir_col2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      1
	      DstBlock		      "fir_col3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      2
	      DstBlock		      "fir_col3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      1
	      DstBlock		      "fir_col4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      2
	      DstBlock		      "fir_col4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      1
	      DstBlock		      "fir_col5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      2
	      DstBlock		      "fir_col5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      1
	      DstBlock		      "fir_col6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      2
	      DstBlock		      "fir_col6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      1
	      DstBlock		      "fir_col7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      2
	      DstBlock		      "fir_col7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      1
	      DstBlock		      "fir_col8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      2
	      DstBlock		      "fir_col8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      2
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      2
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"real_sum"
		DstPort			1
	      }
	      Branch {
		DstBlock		"imag_sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "f1"
	  SID			  100
	  Ports			  [3, 2]
	  Position		  [160, 292, 235, 368]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "8 taps\n4_3 r/i"
	  AncestorBlock		  "casper_library_downconverter/dec_fir"
	  LibraryVersion	  "*1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag109"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "dec_fir"
	  MaskDescription	  "FIR filter which can handle multiple time samples in parallel and decimates down to 1 time sampl"
	  "e.  If coefficients are symmetric, will automatically fold before multiplying."
	  MaskHelp		  "eval('xlWeb(''http://casper.berkeley.edu/wiki/Dec_fir'')')"
	  MaskPromptString	  "Number of Parallel Streams|Coefficients|Bit Width Out|Quantization Behavior|Add Latency|Mult La"
	  "tency|Coefficient bit width|Coefficient binary point|Implement first stage of adder trees after multiplication as b"
	  "ehavioural HDL"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),edit,ed"
	  "it,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVariables		  "n_inputs=@1;coeff=@2;n_bits=@3;quantization=&4;add_latency=@5;mult_latency=@6;coeff_bit_width=@7;"
	  "coeff_bin_pt=@8;adder_tree_hdl=&9;"
	  MaskInitialization	  "dec_fir_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'n_bits', "
	  "n_bits, ...\n    'quantization', quantization, ...\n    'add_latency', add_latency, ...\n    'mult_latency', mult_l"
	  "atency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hd"
	  "l', adder_tree_hdl);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|getfield( getfield( get_param( gcb,'UserData' ), 'parameters'),'coeff')|4|Truncate|1|2|25|24|on"
	  System {
	    Name		    "f1"
	    Location		    [-17, 83, 967, 737]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    23
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      SID		      1
	      Position		      [15, 192, 45, 208]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      2
	      Position		      [15, 92, 45, 108]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      3
	      Position		      [15, 137, 45, 153]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert1"
	      SID		      6
	      Ports		      [1, 1]
	      Position		      [2160, 302, 2190, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert2"
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [2160, 502, 2190, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [60, 190, 90, 220]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,83e6bb61,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0"
	      ".466667 0.666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666"
	      "667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	      "0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col1"
	      SID		      9
	      Ports		      [2, 4]
	      Position		      [400, 54, 500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag110"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.10000000000000000555111512312578|1|2|25|24|on"
	      System {
		Name			"fir_col1"
		Location		[234, 181, 994, 843]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    sg_icon_stat	    "125,28,0,1,white,blue,0,dfe8c7cc,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.3999999761581421');\n"
		    "fprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult1"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register1"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.1"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col2"
	      SID		      10
	      Ports		      [2, 4]
	      Position		      [600, 54, 700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag111"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.20000000000000001110223024625157|1|2|25|24|on"
	      System {
		Name			"fir_col2"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.2"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col3"
	      SID		      11
	      Ports		      [2, 4]
	      Position		      [800, 54, 900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag112"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.29999999999999998889776975374843|1|2|25|24|on"
	      System {
		Name			"fir_col3"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.3"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col4"
	      SID		      12
	      Ports		      [2, 4]
	      Position		      [1000, 54, 1100, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag113"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.40000000000000002220446049250313|1|2|25|24|on"
	      System {
		Name			"fir_col4"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.4"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col5"
	      SID		      20
	      Ports		      [2, 4]
	      Position		      [1200, 54, 1300, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag114"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.5|1|2|25|24|on"
	      System {
		Name			"fir_col5"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.5"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col6"
	      SID		      21
	      Ports		      [2, 4]
	      Position		      [1400, 54, 1500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag115"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.59999999999999997779553950749687|1|2|25|24|on"
	      System {
		Name			"fir_col6"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.6"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col7"
	      SID		      22
	      Ports		      [2, 4]
	      Position		      [1600, 54, 1700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag116"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.69999999999999995559107901499374|1|2|25|24|on"
	      System {
		Name			"fir_col7"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.7"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col8"
	      SID		      23
	      Ports		      [2, 4]
	      Position		      [1800, 54, 1900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag117"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.80000000000000004440892098500626|1|2|25|24|on"
	      System {
		Name			"fir_col8"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.8"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "imag_sum"
	      SID		      13
	      Ports		      [9, 2]
	      Position		      [2000, 454, 2060, 556]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag118"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"imag_sum"
		Location		[321, 293, 1230, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "real_sum"
	      SID		      14
	      Ports		      [9, 2]
	      Position		      [2000, 254, 2060, 356]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag119"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"real_sum"
		Location		[321, 296, 1220, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      15
	      Ports		      [2, 1]
	      Position		      [2220, 402, 2250, 433]
	      LibraryVersion	      "1.6"
	      UserDataPersistent      on
	      UserData		      "DataTag120"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      SID		      16
	      Ports		      [1, 1]
	      Position		      [2100, 302, 2130, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      SID		      17
	      Ports		      [1, 1]
	      Position		      [2100, 502, 2130, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      18
	      Position		      [2100, 252, 2130, 268]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      19
	      Position		      [2280, 402, 2310, 418]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"imag_sum"
		DstPort			1
	      }
	      Branch {
		DstBlock		"real_sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "convert1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      2
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      2
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      2
	      DstBlock		      "fir_col8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      1
	      DstBlock		      "fir_col8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      2
	      DstBlock		      "fir_col7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      1
	      DstBlock		      "fir_col7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      2
	      DstBlock		      "fir_col6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      1
	      DstBlock		      "fir_col6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      2
	      DstBlock		      "fir_col5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      1
	      DstBlock		      "fir_col5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      2
	      DstBlock		      "fir_col4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      1
	      DstBlock		      "fir_col4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      2
	      DstBlock		      "fir_col3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      1
	      DstBlock		      "fir_col3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      2
	      DstBlock		      "fir_col2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      1
	      DstBlock		      "fir_col2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  101
	  Position		  [325, 28, 355, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y0r"
	  SID			  103
	  Position		  [655, 63, 685, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y0i"
	  SID			  102
	  Position		  [655, 113, 685, 127]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y1r"
	  SID			  105
	  Position		  [625, 183, 655, 197]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y1i"
	  SID			  104
	  Position		  [625, 238, 655, 252]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "AddSub2"
	  SrcPort		  1
	  DstBlock		  "y0r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub4"
	  SrcPort		  1
	  DstBlock		  "y0i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub6"
	  SrcPort		  1
	  DstBlock		  "y1i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub5"
	  SrcPort		  1
	  DstBlock		  "y1r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub3"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "AddSub6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub1"
	  SrcPort		  1
	  Points		  [20, 0; 0, -55]
	  DstBlock		  "AddSub5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "AddSub4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [40, 0; 0, -305]
	  DstBlock		  "AddSub2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [90, 0; 0, 20; 40, 0]
	  Branch {
	    Points		    [0, 125]
	    DstBlock		    "AddSub6"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "AddSub4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  Points		  [90, 0; 0, -15; 35, 0]
	  Branch {
	    Points		    [0, 120]
	    DstBlock		    "AddSub5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "AddSub2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri2"
	  SrcPort		  2
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "AddSub3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  2
	  Points		  [30, 0; 0, 85]
	  DstBlock		  "AddSub3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri2"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0; 0, -85]
	    DstBlock		    "AddSub1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  1
	  Points		  [15, 0; 0, 45]
	  DstBlock		  "AddSub1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "f1"
	  SrcPort		  2
	  DstBlock		  "c_to_ri2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "f0pf1"
	  SrcPort		  2
	  DstBlock		  "c_to_ri1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "f0"
	  SrcPort		  2
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "f1"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "f0pf1"
	      DstPort		      3
	    }
	  }
	  Branch {
	    DstBlock		    "f0"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "f1"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "f0pf1"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "f0"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "f0"
	  SrcPort		  1
	  Points		  [75, 0]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [80, 0]
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "f1"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "f0pf1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "f0"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "parallel_fir4"
      SID		      155
      Ports		      [3, 5]
      Position		      [210, 22, 340, 168]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "filter_coeffs"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "filter_coeffs=@1;"
      MaskInitialization      "parallel_fir_init(gcb,'filter_coeffs',filter_coeffs);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"parallel_fir4"
	Location		[220, 122, 934, 631]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  156
	  Position		  [15, 33, 45, 47]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  157
	  Position		  [15, 58, 45, 72]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  SID			  158
	  Position		  [15, 83, 45, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub1"
	  SID			  159
	  Ports			  [2, 1]
	  Position		  [360, 233, 390, 262]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub2"
	  SID			  160
	  Ports			  [2, 1]
	  Position		  [535, 53, 565, 82]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,e139daf6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub3"
	  SID			  161
	  Ports			  [2, 1]
	  Position		  [360, 288, 390, 317]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub4"
	  SID			  162
	  Ports			  [2, 1]
	  Position		  [535, 103, 565, 132]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,e139daf6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub5"
	  SID			  163
	  Ports			  [2, 1]
	  Position		  [450, 173, 480, 202]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub6"
	  SID			  164
	  Ports			  [2, 1]
	  Position		  [450, 228, 480, 257]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.7 0.5 0.333333 0.566667 0.333333 0.5 0.7 "
	  "0.9 0.633333 0.566667 0.5 0.233333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931"
	  "034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('"
	  "black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  165
	  Ports			  [1, 1]
	  Position		  [430, 372, 465, 388]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "35,16,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.314286 0.428571 0.314286 0.4 0.514286 0.542857 0.571429 0.714286 0.6 0.514286 0.457143 0.571429 0.457143 "
	  "0.514286 0.6 0.714286 0.571429 0.542857 0.514286 0.4 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.812"
	  "5 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  166
	  Ports			  [1, 1]
	  Position		  [430, 402, 465, 418]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "35,16,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.314286 0.428571 0.314286 0.4 0.514286 0.542857 0.571429 0.714286 0.6 0.514286 0.457143 0.571429 0.457143 "
	  "0.514286 0.6 0.714286 0.571429 0.542857 0.514286 0.4 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.812"
	  "5 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  SID			  167
	  Ports			  [1, 2]
	  Position		  [255, 66, 290, 99]
	  AttributesFormatString  "8_7 r/i"
	  LibraryVersion	  "1.6"
	  UserDataPersistent	  on
	  UserData		  "DataTag121"
	  SourceBlock		  "casper_library_misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "8"
	  bin_pt		  "7"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri1"
	  SID			  168
	  Ports			  [1, 2]
	  Position		  [260, 186, 295, 219]
	  AttributesFormatString  "8_7 r/i"
	  LibraryVersion	  "1.6"
	  UserDataPersistent	  on
	  UserData		  "DataTag122"
	  SourceBlock		  "casper_library_misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "8"
	  bin_pt		  "7"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri2"
	  SID			  169
	  Ports			  [1, 2]
	  Position		  [265, 331, 300, 364]
	  AttributesFormatString  "8_7 r/i"
	  LibraryVersion	  "1.6"
	  UserDataPersistent	  on
	  UserData		  "DataTag123"
	  SourceBlock		  "casper_library_misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "8"
	  bin_pt		  "7"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "f0"
	  SID			  170
	  Ports			  [3, 2]
	  Position		  [155, 27, 230, 103]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "8 taps\n4_3 r/i"
	  AncestorBlock		  "casper_library_downconverter/dec_fir"
	  LibraryVersion	  "*1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag124"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "dec_fir"
	  MaskDescription	  "FIR filter which can handle multiple time samples in parallel and decimates down to 1 time sampl"
	  "e.  If coefficients are symmetric, will automatically fold before multiplying."
	  MaskHelp		  "eval('xlWeb(''http://casper.berkeley.edu/wiki/Dec_fir'')')"
	  MaskPromptString	  "Number of Parallel Streams|Coefficients|Bit Width Out|Quantization Behavior|Add Latency|Mult La"
	  "tency|Coefficient bit width|Coefficient binary point|Implement first stage of adder trees after multiplication as b"
	  "ehavioural HDL"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),edit,ed"
	  "it,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVariables		  "n_inputs=@1;coeff=@2;n_bits=@3;quantization=&4;add_latency=@5;mult_latency=@6;coeff_bit_width=@7;"
	  "coeff_bin_pt=@8;adder_tree_hdl=&9;"
	  MaskInitialization	  "dec_fir_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'n_bits', "
	  "n_bits, ...\n    'quantization', quantization, ...\n    'add_latency', add_latency, ...\n    'mult_latency', mult_l"
	  "atency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hd"
	  "l', adder_tree_hdl);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|getfield( getfield( get_param( gcb,'UserData' ), 'parameters'),'coeff')|4|Truncate|1|2|25|24|on"
	  System {
	    Name		    "f0"
	    Location		    [-17, 83, 967, 737]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    23
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      SID		      1
	      Position		      [15, 192, 45, 208]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      2
	      Position		      [15, 92, 45, 108]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      3
	      Position		      [15, 137, 45, 153]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert1"
	      SID		      6
	      Ports		      [1, 1]
	      Position		      [2160, 302, 2190, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert2"
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [2160, 502, 2190, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [60, 190, 90, 220]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,83e6bb61,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0"
	      ".466667 0.666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666"
	      "667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	      "0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col1"
	      SID		      9
	      Ports		      [2, 4]
	      Position		      [400, 54, 500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag125"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.10000000000000000555111512312578|1|2|25|24|on"
	      System {
		Name			"fir_col1"
		Location		[234, 181, 994, 843]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    sg_icon_stat	    "125,28,0,1,white,blue,0,dfe8c7cc,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.3999999761581421');\n"
		    "fprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult1"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register1"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.1"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col2"
	      SID		      10
	      Ports		      [2, 4]
	      Position		      [600, 54, 700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag126"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.20000000000000001110223024625157|1|2|25|24|on"
	      System {
		Name			"fir_col2"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.2"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col3"
	      SID		      11
	      Ports		      [2, 4]
	      Position		      [800, 54, 900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag127"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.29999999999999998889776975374843|1|2|25|24|on"
	      System {
		Name			"fir_col3"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.3"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col4"
	      SID		      12
	      Ports		      [2, 4]
	      Position		      [1000, 54, 1100, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag128"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.40000000000000002220446049250313|1|2|25|24|on"
	      System {
		Name			"fir_col4"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.4"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col5"
	      SID		      20
	      Ports		      [2, 4]
	      Position		      [1200, 54, 1300, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag129"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.5|1|2|25|24|on"
	      System {
		Name			"fir_col5"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.5"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col6"
	      SID		      21
	      Ports		      [2, 4]
	      Position		      [1400, 54, 1500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag130"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.59999999999999997779553950749687|1|2|25|24|on"
	      System {
		Name			"fir_col6"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.6"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col7"
	      SID		      22
	      Ports		      [2, 4]
	      Position		      [1600, 54, 1700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag131"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.69999999999999995559107901499374|1|2|25|24|on"
	      System {
		Name			"fir_col7"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.7"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col8"
	      SID		      23
	      Ports		      [2, 4]
	      Position		      [1800, 54, 1900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag132"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.80000000000000004440892098500626|1|2|25|24|on"
	      System {
		Name			"fir_col8"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.8"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "imag_sum"
	      SID		      13
	      Ports		      [9, 2]
	      Position		      [2000, 454, 2060, 556]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag133"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"imag_sum"
		Location		[321, 293, 1230, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "real_sum"
	      SID		      14
	      Ports		      [9, 2]
	      Position		      [2000, 254, 2060, 356]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag134"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"real_sum"
		Location		[321, 296, 1220, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      15
	      Ports		      [2, 1]
	      Position		      [2220, 402, 2250, 433]
	      LibraryVersion	      "1.6"
	      UserDataPersistent      on
	      UserData		      "DataTag135"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      SID		      16
	      Ports		      [1, 1]
	      Position		      [2100, 302, 2130, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      SID		      17
	      Ports		      [1, 1]
	      Position		      [2100, 502, 2130, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      18
	      Position		      [2100, 252, 2130, 268]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      19
	      Position		      [2280, 402, 2310, 418]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      1
	      DstBlock		      "fir_col2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      2
	      DstBlock		      "fir_col2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      1
	      DstBlock		      "fir_col3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      2
	      DstBlock		      "fir_col3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      1
	      DstBlock		      "fir_col4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      2
	      DstBlock		      "fir_col4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      1
	      DstBlock		      "fir_col5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      2
	      DstBlock		      "fir_col5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      1
	      DstBlock		      "fir_col6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      2
	      DstBlock		      "fir_col6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      1
	      DstBlock		      "fir_col7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      2
	      DstBlock		      "fir_col7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      1
	      DstBlock		      "fir_col8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      2
	      DstBlock		      "fir_col8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      2
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      2
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"real_sum"
		DstPort			1
	      }
	      Branch {
		DstBlock		"imag_sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "f0pf1"
	  SID			  171
	  Ports			  [3, 2]
	  Position		  [155, 147, 230, 223]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "8 taps\n4_3 r/i"
	  AncestorBlock		  "casper_library_downconverter/dec_fir"
	  LibraryVersion	  "*1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag136"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "dec_fir"
	  MaskDescription	  "FIR filter which can handle multiple time samples in parallel and decimates down to 1 time sampl"
	  "e.  If coefficients are symmetric, will automatically fold before multiplying."
	  MaskHelp		  "eval('xlWeb(''http://casper.berkeley.edu/wiki/Dec_fir'')')"
	  MaskPromptString	  "Number of Parallel Streams|Coefficients|Bit Width Out|Quantization Behavior|Add Latency|Mult La"
	  "tency|Coefficient bit width|Coefficient binary point|Implement first stage of adder trees after multiplication as b"
	  "ehavioural HDL"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),edit,ed"
	  "it,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVariables		  "n_inputs=@1;coeff=@2;n_bits=@3;quantization=&4;add_latency=@5;mult_latency=@6;coeff_bit_width=@7;"
	  "coeff_bin_pt=@8;adder_tree_hdl=&9;"
	  MaskInitialization	  "dec_fir_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'n_bits', "
	  "n_bits, ...\n    'quantization', quantization, ...\n    'add_latency', add_latency, ...\n    'mult_latency', mult_l"
	  "atency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hd"
	  "l', adder_tree_hdl);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|getfield( getfield( get_param( gcb,'UserData' ), 'parameters'),'coeff')|4|Truncate|1|2|25|24|on"
	  System {
	    Name		    "f0pf1"
	    Location		    [-17, 83, 967, 737]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    23
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      SID		      1
	      Position		      [15, 192, 45, 208]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      2
	      Position		      [15, 92, 45, 108]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      3
	      Position		      [15, 137, 45, 153]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert1"
	      SID		      6
	      Ports		      [1, 1]
	      Position		      [2160, 302, 2190, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert2"
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [2160, 502, 2190, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [60, 190, 90, 220]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,83e6bb61,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0"
	      ".466667 0.666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666"
	      "667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	      "0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col1"
	      SID		      9
	      Ports		      [2, 4]
	      Position		      [400, 54, 500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag137"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.10000000000000000555111512312578|1|2|25|24|on"
	      System {
		Name			"fir_col1"
		Location		[234, 181, 994, 843]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    sg_icon_stat	    "125,28,0,1,white,blue,0,dfe8c7cc,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.3999999761581421');\n"
		    "fprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult1"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register1"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.1"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col2"
	      SID		      10
	      Ports		      [2, 4]
	      Position		      [600, 54, 700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag138"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.20000000000000001110223024625157|1|2|25|24|on"
	      System {
		Name			"fir_col2"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.2"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col3"
	      SID		      11
	      Ports		      [2, 4]
	      Position		      [800, 54, 900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag139"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.29999999999999998889776975374843|1|2|25|24|on"
	      System {
		Name			"fir_col3"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.3"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col4"
	      SID		      12
	      Ports		      [2, 4]
	      Position		      [1000, 54, 1100, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag140"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.40000000000000002220446049250313|1|2|25|24|on"
	      System {
		Name			"fir_col4"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.4"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col5"
	      SID		      20
	      Ports		      [2, 4]
	      Position		      [1200, 54, 1300, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag141"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.5|1|2|25|24|on"
	      System {
		Name			"fir_col5"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.5"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col6"
	      SID		      21
	      Ports		      [2, 4]
	      Position		      [1400, 54, 1500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag142"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.59999999999999997779553950749687|1|2|25|24|on"
	      System {
		Name			"fir_col6"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.6"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col7"
	      SID		      22
	      Ports		      [2, 4]
	      Position		      [1600, 54, 1700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag143"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.69999999999999995559107901499374|1|2|25|24|on"
	      System {
		Name			"fir_col7"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.7"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col8"
	      SID		      23
	      Ports		      [2, 4]
	      Position		      [1800, 54, 1900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag144"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.80000000000000004440892098500626|1|2|25|24|on"
	      System {
		Name			"fir_col8"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.8"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "imag_sum"
	      SID		      13
	      Ports		      [9, 2]
	      Position		      [2000, 454, 2060, 556]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag145"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"imag_sum"
		Location		[321, 293, 1230, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "real_sum"
	      SID		      14
	      Ports		      [9, 2]
	      Position		      [2000, 254, 2060, 356]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag146"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"real_sum"
		Location		[321, 296, 1220, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      15
	      Ports		      [2, 1]
	      Position		      [2220, 402, 2250, 433]
	      LibraryVersion	      "1.6"
	      UserDataPersistent      on
	      UserData		      "DataTag147"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      SID		      16
	      Ports		      [1, 1]
	      Position		      [2100, 302, 2130, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      SID		      17
	      Ports		      [1, 1]
	      Position		      [2100, 502, 2130, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      18
	      Position		      [2100, 252, 2130, 268]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      19
	      Position		      [2280, 402, 2310, 418]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"imag_sum"
		DstPort			1
	      }
	      Branch {
		DstBlock		"real_sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "convert1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      2
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      2
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      2
	      DstBlock		      "fir_col8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      1
	      DstBlock		      "fir_col8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      2
	      DstBlock		      "fir_col7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      1
	      DstBlock		      "fir_col7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      2
	      DstBlock		      "fir_col6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      1
	      DstBlock		      "fir_col6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      2
	      DstBlock		      "fir_col5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      1
	      DstBlock		      "fir_col5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      2
	      DstBlock		      "fir_col4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      1
	      DstBlock		      "fir_col4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      2
	      DstBlock		      "fir_col3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      1
	      DstBlock		      "fir_col3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      2
	      DstBlock		      "fir_col2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      1
	      DstBlock		      "fir_col2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "f1"
	  SID			  172
	  Ports			  [3, 2]
	  Position		  [160, 292, 235, 368]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "8 taps\n4_3 r/i"
	  AncestorBlock		  "casper_library_downconverter/dec_fir"
	  LibraryVersion	  "*1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag148"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "dec_fir"
	  MaskDescription	  "FIR filter which can handle multiple time samples in parallel and decimates down to 1 time sampl"
	  "e.  If coefficients are symmetric, will automatically fold before multiplying."
	  MaskHelp		  "eval('xlWeb(''http://casper.berkeley.edu/wiki/Dec_fir'')')"
	  MaskPromptString	  "Number of Parallel Streams|Coefficients|Bit Width Out|Quantization Behavior|Add Latency|Mult La"
	  "tency|Coefficient bit width|Coefficient binary point|Implement first stage of adder trees after multiplication as b"
	  "ehavioural HDL"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),edit,ed"
	  "it,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVariables		  "n_inputs=@1;coeff=@2;n_bits=@3;quantization=&4;add_latency=@5;mult_latency=@6;coeff_bit_width=@7;"
	  "coeff_bin_pt=@8;adder_tree_hdl=&9;"
	  MaskInitialization	  "dec_fir_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'n_bits', "
	  "n_bits, ...\n    'quantization', quantization, ...\n    'add_latency', add_latency, ...\n    'mult_latency', mult_l"
	  "atency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hd"
	  "l', adder_tree_hdl);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|getfield( getfield( get_param( gcb,'UserData' ), 'parameters'),'coeff')|4|Truncate|1|2|25|24|on"
	  System {
	    Name		    "f1"
	    Location		    [-17, 83, 967, 737]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    23
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      SID		      1
	      Position		      [15, 192, 45, 208]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      2
	      Position		      [15, 92, 45, 108]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      3
	      Position		      [15, 137, 45, 153]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert1"
	      SID		      6
	      Ports		      [1, 1]
	      Position		      [2160, 302, 2190, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert2"
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [2160, 502, 2190, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	      " icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [60, 190, 90, 220]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,83e6bb61,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0"
	      ".466667 0.666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666"
	      "667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	      "0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col1"
	      SID		      9
	      Ports		      [2, 4]
	      Position		      [400, 54, 500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag149"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.10000000000000000555111512312578|1|2|25|24|on"
	      System {
		Name			"fir_col1"
		Location		[234, 181, 994, 843]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    sg_icon_stat	    "125,28,0,1,white,blue,0,dfe8c7cc,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.3999999761581421');\n"
		    "fprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult1"
		    DialogParameters {
		    sg_icon_stat	    "50,51,1,1,white,blue,0,d5e45138,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register1"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ef2275f7,right,"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);"
		    "\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0."
		    "311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.125 0.270833 0.5 0."
		    "729167 0.875 0.875 0.8125 0.875 0.875 0.666667 0.875 0.729167 0.5 0.270833 0.125 0.333333 0.125 0.125 0.1875 0.1"
		    "25 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		    "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('outpu"
		    "t',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.1"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col2"
	      SID		      10
	      Ports		      [2, 4]
	      Position		      [600, 54, 700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag150"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.20000000000000001110223024625157|1|2|25|24|on"
	      System {
		Name			"fir_col2"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.2"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col3"
	      SID		      11
	      Ports		      [2, 4]
	      Position		      [800, 54, 900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag151"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.29999999999999998889776975374843|1|2|25|24|on"
	      System {
		Name			"fir_col3"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.3"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col4"
	      SID		      12
	      Ports		      [2, 4]
	      Position		      [1000, 54, 1100, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag152"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.40000000000000002220446049250313|1|2|25|24|on"
	      System {
		Name			"fir_col4"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.4"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col5"
	      SID		      20
	      Ports		      [2, 4]
	      Position		      [1200, 54, 1300, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag153"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.5|1|2|25|24|on"
	      System {
		Name			"fir_col5"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.5"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col6"
	      SID		      21
	      Ports		      [2, 4]
	      Position		      [1400, 54, 1500, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag154"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.59999999999999997779553950749687|1|2|25|24|on"
	      System {
		Name			"fir_col6"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.6"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col7"
	      SID		      22
	      Ports		      [2, 4]
	      Position		      [1600, 54, 1700, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag155"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.69999999999999995559107901499374|1|2|25|24|on"
	      System {
		Name			"fir_col7"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.7"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col8"
	      SID		      23
	      Ports		      [2, 4]
	      Position		      [1800, 54, 1900, 256]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_downconverter/fir_col"
	      LibraryVersion	      "*1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag156"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_col'')')"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult Latency|Coefficient bit width|Coefficient binary p"
	      "oint|Implement first stage of adder trees on output as behavioural HDL"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mult_latency=@4;coeff_bit_width=@5;coeff_bin_pt=@6;add"
	      "er_tree_hdl=&7;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', n_inputs,...\n    'coeff', coeff, ...\n    'mul"
	      "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ..."
	      "\n    'coeff_bin_pt', coeff_bin_pt, ...\n    'adder_tree_hdl', adder_tree_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|0.80000000000000004440892098500626|1|2|25|24|on"
	      System {
		Name			"fir_col8"
		Location		[233, 179, 993, 841]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	18
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  SID			  1
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  SID			  2
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  SID			  9
		  Ports			  [2, 4]
		  Position		  [180, 90, 230, 210]
		  BackgroundColor	  "gray"
		  LibraryVersion	  "1.1"
		  SourceBlock		  "casper_library_downconverter/fir_tap"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "0.8"
		  latency		  "2"
		  coeff_bit_width	  "25"
		  coeff_bin_pt		  "24"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  SID			  13
		  Position		  [350, 82, 380, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  SID			  14
		  Position		  [350, 112, 380, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  SID			  17
		  Position		  [600, 30, 630, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  SID			  18
		  Position		  [600, 130, 630, 150]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "imag_sum"
	      SID		      13
	      Ports		      [9, 2]
	      Position		      [2000, 454, 2060, 556]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag157"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"imag_sum"
		Location		[321, 293, 1230, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "real_sum"
	      SID		      14
	      Ports		      [9, 2]
	      Position		      [2000, 254, 2060, 356]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag158"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      "\nUse behavioural HDL for first stage of adders: Causes the first stage of adders to be absorbed into DSP block"
	      "s if multipliers precede them (Virtex 5).\nUse behavioural HDL for all adders: Causes all adders in all stages "
	      "to be implemented in behavioural HDL (may improve timing).  "
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Use behavioural HDL for first stage of adders|Use behavior"
	      "al HDL for all adders"
	      MaskStyleString	      "edit,edit,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVariables	      "n_inputs=@1;latency=@2;first_stage_hdl=&3;behavioral=&4;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'first_stage_hdl', first_stage_hdl, ...\n    'behavioral', behavioral);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1|off|off"
	      System {
		Name			"real_sum"
		Location		[321, 296, 1220, 963]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	19
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  1
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  2
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  3
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  4
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  5
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  12
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  13
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  14
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  15
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  7
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  8
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  16
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  17
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  18
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  19
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  hw_selection		  "Fabric"
		  pipelined		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,8ff03b5e,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],"
		  "[0.233333 0.35 0.5 0.65 0.766667 0.766667 0.716667 0.766667 0.766667 0.616667 0.766667 0.666667 0.5 0.333333 0.233"
		  "333 0.383333 0.233333 0.233333 0.283333 0.233333 0.233333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmod"
		  "e','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  9
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "3"
		  dbl_ovrd		  "off"
		  reg_retiming		  "on"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0."
		  "666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 "
		  "0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  10
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  11
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      15
	      Ports		      [2, 1]
	      Position		      [2220, 402, 2250, 433]
	      LibraryVersion	      "1.6"
	      UserDataPersistent      on
	      UserData		      "DataTag159"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      SID		      16
	      Ports		      [1, 1]
	      Position		      [2100, 302, 2130, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      SID		      17
	      Ports		      [1, 1]
	      Position		      [2100, 502, 2130, 518]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2518b6df,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0."
	      "433333 0.5 0.6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375"
	      " 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      18
	      Position		      [2100, 252, 2130, 268]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      19
	      Position		      [2280, 402, 2310, 418]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      1
	      DstBlock		      "fir_col2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      2
	      DstBlock		      "fir_col2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      1
	      DstBlock		      "fir_col3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col2"
	      SrcPort		      2
	      DstBlock		      "fir_col3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      1
	      DstBlock		      "fir_col4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col3"
	      SrcPort		      2
	      DstBlock		      "fir_col4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      1
	      DstBlock		      "fir_col5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col4"
	      SrcPort		      2
	      DstBlock		      "fir_col5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      1
	      DstBlock		      "fir_col6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col5"
	      SrcPort		      2
	      DstBlock		      "fir_col6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      1
	      DstBlock		      "fir_col7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col6"
	      SrcPort		      2
	      DstBlock		      "fir_col7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      1
	      DstBlock		      "fir_col8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col7"
	      SrcPort		      2
	      DstBlock		      "fir_col8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      3
	      DstBlock		      "real_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "fir_col8"
	      SrcPort		      4
	      DstBlock		      "imag_sum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      2
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      2
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"real_sum"
		DstPort			1
	      }
	      Branch {
		DstBlock		"imag_sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  173
	  Position		  [325, 28, 355, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y0r"
	  SID			  174
	  Position		  [655, 63, 685, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y0i"
	  SID			  175
	  Position		  [655, 113, 685, 127]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y1r"
	  SID			  176
	  Position		  [625, 183, 655, 197]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y1i"
	  SID			  177
	  Position		  [625, 238, 655, 252]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [80, 0]
	  Branch {
	    DstBlock		    "f0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      DstBlock		      "f0pf1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "f1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "f0"
	  SrcPort		  1
	  Points		  [75, 0]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    DstBlock		    "f0"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      DstBlock		      "f0pf1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "f1"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "f0"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      DstBlock		      "f0pf1"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "f1"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "f0"
	  SrcPort		  2
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "f0pf1"
	  SrcPort		  2
	  DstBlock		  "c_to_ri1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "f1"
	  SrcPort		  2
	  DstBlock		  "c_to_ri2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  1
	  Points		  [15, 0; 0, 45]
	  DstBlock		  "AddSub1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri2"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [5, 0; 0, -85]
	    DstBlock		    "AddSub1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  2
	  Points		  [30, 0; 0, 85]
	  DstBlock		  "AddSub3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri2"
	  SrcPort		  2
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "AddSub3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  Points		  [90, 0; 0, -15; 35, 0]
	  Branch {
	    DstBlock		    "AddSub2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 120]
	    DstBlock		    "AddSub5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [90, 0; 0, 20; 40, 0]
	  Branch {
	    DstBlock		    "AddSub4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 125]
	    DstBlock		    "AddSub6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [40, 0; 0, -305]
	  DstBlock		  "AddSub2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "AddSub4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub1"
	  SrcPort		  1
	  Points		  [20, 0; 0, -55]
	  DstBlock		  "AddSub5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub3"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "AddSub6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub5"
	  SrcPort		  1
	  DstBlock		  "y1r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub6"
	  SrcPort		  1
	  DstBlock		  "y1i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub4"
	  SrcPort		  1
	  DstBlock		  "y0i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub2"
	  SrcPort		  1
	  DstBlock		  "y0r"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "parallel_fir4"
      SrcPort		      2
      Points		      [55, 0; 0, 5]
      DstBlock		      "adder_tree"
      DstPort		      2
    }
    Line {
      SrcBlock		      "parallel_fir2"
      SrcPort		      2
      Points		      [45, 0; 0, -130]
      DstBlock		      "adder_tree"
      DstPort		      3
    }
    Line {
      SrcBlock		      "parallel_fir1"
      SrcPort		      2
      Points		      [60, 0; 0, -275]
      DstBlock		      "adder_tree"
      DstPort		      4
    }
    Line {
      SrcBlock		      "parallel_fir3"
      SrcPort		      2
      Points		      [60, 0; 0, -415]
      DstBlock		      "adder_tree"
      DstPort		      5
    }
    Line {
      SrcBlock		      "parallel_fir4"
      SrcPort		      3
      Points		      [105, 0; 0, 205]
      DstBlock		      "adder_tree1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "parallel_fir2"
      SrcPort		      3
      Points		      [105, 0; 0, 70]
      DstBlock		      "adder_tree1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "parallel_fir1"
      SrcPort		      3
      Points		      [80, 0; 0, -75]
      DstBlock		      "adder_tree1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "parallel_fir3"
      SrcPort		      3
      Points		      [65, 0; 0, -215]
      DstBlock		      "adder_tree1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "parallel_fir4"
      SrcPort		      4
      Points		      [30, 0; 0, 160; 80, 0]
      DstBlock		      "adder_tree3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "parallel_fir2"
      SrcPort		      4
      Points		      [55, 0; 0, 265]
      DstBlock		      "adder_tree3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "parallel_fir1"
      SrcPort		      4
      Points		      [125, 0; 0, 120]
      DstBlock		      "adder_tree3"
      DstPort		      4
    }
    Line {
      SrcBlock		      "parallel_fir3"
      SrcPort		      4
      Points		      [110, 0]
      DstBlock		      "adder_tree3"
      DstPort		      5
    }
    Line {
      SrcBlock		      "parallel_fir4"
      SrcPort		      5
      Points		      [10, 0; 0, 530; 75, 0; 0, 75]
      DstBlock		      "adder_tree4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "parallel_fir2"
      SrcPort		      5
      Points		      [105, 0; 0, 470]
      DstBlock		      "adder_tree4"
      DstPort		      3
    }
    Line {
      SrcBlock		      "parallel_fir1"
      SrcPort		      5
      Points		      [125, 0; 0, 325]
      DstBlock		      "adder_tree4"
      DstPort		      4
    }
    Line {
      SrcBlock		      "parallel_fir3"
      SrcPort		      5
      Points		      [65, 0; 0, 185]
      DstBlock		      "adder_tree4"
      DstPort		      5
    }
    Line {
      SrcBlock		      "parallel_fir4"
      SrcPort		      1
      Points		      [55, 0; 0, -5]
      DstBlock		      "adder_tree"
      DstPort		      1
    }
    Line {
      SrcBlock		      "parallel_fir2"
      SrcPort		      1
      Points		      [110, 0]
      DstBlock		      "adder_tree1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "parallel_fir1"
      SrcPort		      1
      Points		      [110, 0; 0, 90]
      DstBlock		      "adder_tree3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "parallel_fir3"
      SrcPort		      1
      Points		      [105, 0; 0, 145]
      DstBlock		      "adder_tree4"
      DstPort		      1
    }
  }
}
MatData {
  NumRecords		  160
  DataRecord {
    Tag			    DataTag159
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag158
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag157
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag156
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  5[% (.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F>D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag155
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /,610<.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    &9F9F9F9N8_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag154
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"Y+N@4.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    #,S,S,S,^,_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag153
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .<*SP(.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            . _#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag152
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &_JF00.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F=D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag151
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !Y8(  .    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    #,S,S,S,],_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag150
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"2!+@,.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    )J9F9F9F<D_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag149
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'ED=0$.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F;D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag148
    Data		    "  %)30     .    4 <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BO708.    P 8   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"@    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;E]B:71S             '%U86YT:7IA=&EO;@    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O"
    "969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     861D97)?=')E95]H9&P   X   !P P  !@    @    !          4    (     0    P   "
    " !          X    X    !@    @    $          4    (     0    @    !         !     (    ;E]I;G!U=',.    .     8    ("
    "    !@         %    \"     $    !     0         )    \"            !! #@   #@    &    \"     0         !0    @    "
    "!    !0    $         $     4   !C;V5F9@    X   !0    !@    @    &          4    (     0    0    !          D    @ "
    "           \\#\\         0         A         $$ .    .     8    (    !          %    \"     $    &     0         0"
    "    !@   &Y?8FET<P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            @0 X   ! "
    "    !@    @    $          4    (     0    P    !         !     ,    <75A;G1I>F%T:6]N      X   !0    !@    @    $  "
    "        4    (     0   !H    !         !     :    4F]U;F0@(\"AU;F)I87-E9#H@*R\\M($EN9BD        .    0     8    (  "
    "  !          %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %  "
    "  \"     $    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $      "
    "   $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @      "
    "      (0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    <     8    ( "
    "   !@         %    \"     $    (     0         )    0    )J9F9F9F;D_FIF9F9F9R3\\S,S,S,S/3/YJ9F9F9F=D_        X#\\S"
    ",S,S,S/C/V9F9F9F9N8_FIF9F9F9Z3\\.    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "  !! #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !4<G5N8V%T90X    X    !@    @    "
    "&          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $   "
    " !     0         )    \"             ! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
    "          Y0 X    X    !@    @    &          4    (     0    $    !          D    (            .$ .    ,     8    "
    "(    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag147
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag146
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag145
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag144
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  5[% (.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F>D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag143
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /,610<.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    &9F9F9F9N8_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag142
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"Y+N@4.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    #,S,S,S,^,_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag141
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .<*SP(.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            . _#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag140
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &_JF00.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F=D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag139
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !Y8(  .    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    #,S,S,S,],_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag138
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"2!+@,.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    )J9F9F9F<D_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag137
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'ED=0$.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F;D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag136
    Data		    "  %)30     .    4 <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BO708.    P 8   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"@    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;E]B:71S             '%U86YT:7IA=&EO;@    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O"
    "969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     861D97)?=')E95]H9&P   X   !P P  !@    @    !          4    (     0    P   "
    " !          X    X    !@    @    $          4    (     0    @    !         !     (    ;E]I;G!U=',.    .     8    ("
    "    !@         %    \"     $    !     0         )    \"            !! #@   #@    &    \"     0         !0    @    "
    "!    !0    $         $     4   !C;V5F9@    X   !0    !@    @    &          4    (     0    0    !          D    @ "
    "           \\#\\         0         A         $$ .    .     8    (    !          %    \"     $    &     0         0"
    "    !@   &Y?8FET<P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            @0 X   ! "
    "    !@    @    $          4    (     0    P    !         !     ,    <75A;G1I>F%T:6]N      X   !0    !@    @    $  "
    "        4    (     0   !H    !         !     :    4F]U;F0@(\"AU;F)I87-E9#H@*R\\M($EN9BD        .    0     8    (  "
    "  !          %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %  "
    "  \"     $    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $      "
    "   $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @      "
    "      (0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    <     8    ( "
    "   !@         %    \"     $    (     0         )    0    )J9F9F9F;D_FIF9F9F9R3\\S,S,S,S/3/YJ9F9F9F=D_        X#\\S"
    ",S,S,S/C/V9F9F9F9N8_FIF9F9F9Z3\\.    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "  !! #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !4<G5N8V%T90X    X    !@    @    "
    "&          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $   "
    " !     0         )    \"             ! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
    "          Y0 X    X    !@    @    &          4    (     0    $    !          D    (            .$ .    ,     8    "
    "(    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag135
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag134
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag133
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag132
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  5[% (.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F>D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag131
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /,610<.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    &9F9F9F9N8_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag130
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"Y+N@4.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    #,S,S,S,^,_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag129
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .<*SP(.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            . _#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag128
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &_JF00.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F=D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag127
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !Y8(  .    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    #,S,S,S,],_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag126
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"2!+@,.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    )J9F9F9F<D_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag125
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'ED=0$.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F;D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag124
    Data		    "  %)30     .    4 <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BO708.    P 8   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"@    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;E]B:71S             '%U86YT:7IA=&EO;@    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O"
    "969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     861D97)?=')E95]H9&P   X   !P P  !@    @    !          4    (     0    P   "
    " !          X    X    !@    @    $          4    (     0    @    !         !     (    ;E]I;G!U=',.    .     8    ("
    "    !@         %    \"     $    !     0         )    \"            !! #@   #@    &    \"     0         !0    @    "
    "!    !0    $         $     4   !C;V5F9@    X   !0    !@    @    &          4    (     0    0    !          D    @ "
    "           \\#\\         0         A         $$ .    .     8    (    !          %    \"     $    &     0         0"
    "    !@   &Y?8FET<P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            @0 X   ! "
    "    !@    @    $          4    (     0    P    !         !     ,    <75A;G1I>F%T:6]N      X   !0    !@    @    $  "
    "        4    (     0   !H    !         !     :    4F]U;F0@(\"AU;F)I87-E9#H@*R\\M($EN9BD        .    0     8    (  "
    "  !          %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %  "
    "  \"     $    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $      "
    "   $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @      "
    "      (0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    <     8    ( "
    "   !@         %    \"     $    (     0         )    0    )J9F9F9F;D_FIF9F9F9R3\\S,S,S,S/3/YJ9F9F9F=D_        X#\\S"
    ",S,S,S/C/V9F9F9F9N8_FIF9F9F9Z3\\.    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "  !! #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !4<G5N8V%T90X    X    !@    @    "
    "&          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $   "
    " !     0         )    \"             ! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
    "          Y0 X    X    !@    @    &          4    (     0    $    !          D    (            .$ .    ,     8    "
    "(    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag123
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag122
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag121
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag120
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag119
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag118
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag117
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  5[% (.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F>D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag116
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /,610<.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    &9F9F9F9N8_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag115
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"Y+N@4.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    #,S,S,S,^,_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag114
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .<*SP(.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            . _#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag113
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &_JF00.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F=D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag112
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !Y8(  .    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    #,S,S,S,],_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag111
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"2!+@,.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    )J9F9F9F<D_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag110
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'ED=0$.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F;D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag109
    Data		    "  %)30     .    4 <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BO708.    P 8   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"@    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;E]B:71S             '%U86YT:7IA=&EO;@    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O"
    "969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     861D97)?=')E95]H9&P   X   !P P  !@    @    !          4    (     0    P   "
    " !          X    X    !@    @    $          4    (     0    @    !         !     (    ;E]I;G!U=',.    .     8    ("
    "    !@         %    \"     $    !     0         )    \"            !! #@   #@    &    \"     0         !0    @    "
    "!    !0    $         $     4   !C;V5F9@    X   !0    !@    @    &          4    (     0    0    !          D    @ "
    "           \\#\\         0         A         $$ .    .     8    (    !          %    \"     $    &     0         0"
    "    !@   &Y?8FET<P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            @0 X   ! "
    "    !@    @    $          4    (     0    P    !         !     ,    <75A;G1I>F%T:6]N      X   !0    !@    @    $  "
    "        4    (     0   !H    !         !     :    4F]U;F0@(\"AU;F)I87-E9#H@*R\\M($EN9BD        .    0     8    (  "
    "  !          %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %  "
    "  \"     $    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $      "
    "   $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @      "
    "      (0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    <     8    ( "
    "   !@         %    \"     $    (     0         )    0    )J9F9F9F;D_FIF9F9F9R3\\S,S,S,S/3/YJ9F9F9F=D_        X#\\S"
    ",S,S,S/C/V9F9F9F9N8_FIF9F9F9Z3\\.    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "  !! #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !4<G5N8V%T90X    X    !@    @    "
    "&          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $   "
    " !     0         )    \"             ! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
    "          Y0 X    X    !@    @    &          4    (     0    $    !          D    (            .$ .    ,     8    "
    "(    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag108
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag107
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag106
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag105
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  5[% (.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F>D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag104
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /,610<.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    &9F9F9F9N8_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag103
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"Y+N@4.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    #,S,S,S,^,_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag102
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .<*SP(.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            . _#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag101
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &_JF00.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F=D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag100
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !Y8(  .    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    #,S,S,S,],_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag99
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"2!+@,.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    )J9F9F9F<D_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag98
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'ED=0$.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F;D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag97
    Data		    "  %)30     .    4 <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BO708.    P 8   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"@    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;E]B:71S             '%U86YT:7IA=&EO;@    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O"
    "969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     861D97)?=')E95]H9&P   X   !P P  !@    @    !          4    (     0    P   "
    " !          X    X    !@    @    $          4    (     0    @    !         !     (    ;E]I;G!U=',.    .     8    ("
    "    !@         %    \"     $    !     0         )    \"            !! #@   #@    &    \"     0         !0    @    "
    "!    !0    $         $     4   !C;V5F9@    X   !0    !@    @    &          4    (     0    0    !          D    @ "
    "           \\#\\         0         A         $$ .    .     8    (    !          %    \"     $    &     0         0"
    "    !@   &Y?8FET<P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            @0 X   ! "
    "    !@    @    $          4    (     0    P    !         !     ,    <75A;G1I>F%T:6]N      X   !0    !@    @    $  "
    "        4    (     0   !H    !         !     :    4F]U;F0@(\"AU;F)I87-E9#H@*R\\M($EN9BD        .    0     8    (  "
    "  !          %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %  "
    "  \"     $    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $      "
    "   $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @      "
    "      (0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    <     8    ( "
    "   !@         %    \"     $    (     0         )    0    )J9F9F9F;D_FIF9F9F9R3\\S,S,S,S/3/YJ9F9F9F=D_        X#\\S"
    ",S,S,S/C/V9F9F9F9N8_FIF9F9F9Z3\\.    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "  !! #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !4<G5N8V%T90X    X    !@    @    "
    "&          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $   "
    " !     0         )    \"             ! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
    "          Y0 X    X    !@    @    &          4    (     0    $    !          D    (            .$ .    ,     8    "
    "(    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag96
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag95
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag94
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag93
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  5[% (.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F>D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag92
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /,610<.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    &9F9F9F9N8_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag91
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"Y+N@4.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    #,S,S,S,^,_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag90
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .<*SP(.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            . _#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag89
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &_JF00.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F=D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag88
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !Y8(  .    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    #,S,S,S,],_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag87
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"2!+@,.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    )J9F9F9F<D_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag86
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'ED=0$.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F;D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag85
    Data		    "  %)30     .    4 <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BO708.    P 8   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"@    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;E]B:71S             '%U86YT:7IA=&EO;@    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O"
    "969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     861D97)?=')E95]H9&P   X   !P P  !@    @    !          4    (     0    P   "
    " !          X    X    !@    @    $          4    (     0    @    !         !     (    ;E]I;G!U=',.    .     8    ("
    "    !@         %    \"     $    !     0         )    \"            !! #@   #@    &    \"     0         !0    @    "
    "!    !0    $         $     4   !C;V5F9@    X   !0    !@    @    &          4    (     0    0    !          D    @ "
    "           \\#\\         0         A         $$ .    .     8    (    !          %    \"     $    &     0         0"
    "    !@   &Y?8FET<P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            @0 X   ! "
    "    !@    @    $          4    (     0    P    !         !     ,    <75A;G1I>F%T:6]N      X   !0    !@    @    $  "
    "        4    (     0   !H    !         !     :    4F]U;F0@(\"AU;F)I87-E9#H@*R\\M($EN9BD        .    0     8    (  "
    "  !          %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %  "
    "  \"     $    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $      "
    "   $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @      "
    "      (0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    <     8    ( "
    "   !@         %    \"     $    (     0         )    0    )J9F9F9F;D_FIF9F9F9R3\\S,S,S,S/3/YJ9F9F9F=D_        X#\\S"
    ",S,S,S/C/V9F9F9F9N8_FIF9F9F9Z3\\.    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "  !! #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !4<G5N8V%T90X    X    !@    @    "
    "&          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $   "
    " !     0         )    \"             ! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
    "          Y0 X    X    !@    @    &          4    (     0    $    !          D    (            .$ .    ,     8    "
    "(    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag84
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag83
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag82
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag81
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag80
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag79
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag78
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  5[% (.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F>D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag77
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /,610<.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    &9F9F9F9N8_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag76
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"Y+N@4.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    #,S,S,S,^,_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag75
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .<*SP(.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            . _#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag74
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &_JF00.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F=D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag73
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !Y8(  .    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    #,S,S,S,],_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag72
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"2!+@,.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    )J9F9F9F<D_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag71
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'ED=0$.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F;D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag70
    Data		    "  %)30     .    4 <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BO708.    P 8   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"@    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;E]B:71S             '%U86YT:7IA=&EO;@    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O"
    "969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     861D97)?=')E95]H9&P   X   !P P  !@    @    !          4    (     0    P   "
    " !          X    X    !@    @    $          4    (     0    @    !         !     (    ;E]I;G!U=',.    .     8    ("
    "    !@         %    \"     $    !     0         )    \"            !! #@   #@    &    \"     0         !0    @    "
    "!    !0    $         $     4   !C;V5F9@    X   !0    !@    @    &          4    (     0    0    !          D    @ "
    "           \\#\\         0         A         $$ .    .     8    (    !          %    \"     $    &     0         0"
    "    !@   &Y?8FET<P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            @0 X   ! "
    "    !@    @    $          4    (     0    P    !         !     ,    <75A;G1I>F%T:6]N      X   !0    !@    @    $  "
    "        4    (     0   !H    !         !     :    4F]U;F0@(\"AU;F)I87-E9#H@*R\\M($EN9BD        .    0     8    (  "
    "  !          %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %  "
    "  \"     $    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $      "
    "   $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @      "
    "      (0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    <     8    ( "
    "   !@         %    \"     $    (     0         )    0    )J9F9F9F;D_FIF9F9F9R3\\S,S,S,S/3/YJ9F9F9F=D_        X#\\S"
    ",S,S,S/C/V9F9F9F9N8_FIF9F9F9Z3\\.    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "  !! #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !4<G5N8V%T90X    X    !@    @    "
    "&          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $   "
    " !     0         )    \"             ! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
    "          Y0 X    X    !@    @    &          4    (     0    $    !          D    (            .$ .    ,     8    "
    "(    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag69
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag68
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag67
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag66
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  5[% (.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F>D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag65
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /,610<.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    &9F9F9F9N8_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag64
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"Y+N@4.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    #,S,S,S,^,_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag63
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .<*SP(.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            . _#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag62
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &_JF00.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F=D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag61
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !Y8(  .    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    #,S,S,S,],_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag60
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"2!+@,.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    )J9F9F9F<D_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag59
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'ED=0$.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F;D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag58
    Data		    "  %)30     .    4 <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BO708.    P 8   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"@    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;E]B:71S             '%U86YT:7IA=&EO;@    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O"
    "969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     861D97)?=')E95]H9&P   X   !P P  !@    @    !          4    (     0    P   "
    " !          X    X    !@    @    $          4    (     0    @    !         !     (    ;E]I;G!U=',.    .     8    ("
    "    !@         %    \"     $    !     0         )    \"            !! #@   #@    &    \"     0         !0    @    "
    "!    !0    $         $     4   !C;V5F9@    X   !0    !@    @    &          4    (     0    0    !          D    @ "
    "           \\#\\         0         A         $$ .    .     8    (    !          %    \"     $    &     0         0"
    "    !@   &Y?8FET<P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            @0 X   ! "
    "    !@    @    $          4    (     0    P    !         !     ,    <75A;G1I>F%T:6]N      X   !0    !@    @    $  "
    "        4    (     0   !H    !         !     :    4F]U;F0@(\"AU;F)I87-E9#H@*R\\M($EN9BD        .    0     8    (  "
    "  !          %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %  "
    "  \"     $    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $      "
    "   $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @      "
    "      (0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    <     8    ( "
    "   !@         %    \"     $    (     0         )    0    )J9F9F9F;D_FIF9F9F9R3\\S,S,S,S/3/YJ9F9F9F=D_        X#\\S"
    ",S,S,S/C/V9F9F9F9N8_FIF9F9F9Z3\\.    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "  !! #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !4<G5N8V%T90X    X    !@    @    "
    "&          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $   "
    " !     0         )    \"             ! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
    "          Y0 X    X    !@    @    &          4    (     0    $    !          D    (            .$ .    ,     8    "
    "(    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag57
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag56
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag55
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag54
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  5[% (.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F>D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag53
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /,610<.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    &9F9F9F9N8_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag52
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"Y+N@4.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    #,S,S,S,^,_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag51
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .<*SP(.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            . _#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag50
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &_JF00.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F=D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag49
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !Y8(  .    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    #,S,S,S,],_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag48
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"2!+@,.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    )J9F9F9F<D_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag47
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'ED=0$.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F;D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag46
    Data		    "  %)30     .    4 <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BO708.    P 8   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"@    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;E]B:71S             '%U86YT:7IA=&EO;@    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O"
    "969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     861D97)?=')E95]H9&P   X   !P P  !@    @    !          4    (     0    P   "
    " !          X    X    !@    @    $          4    (     0    @    !         !     (    ;E]I;G!U=',.    .     8    ("
    "    !@         %    \"     $    !     0         )    \"            !! #@   #@    &    \"     0         !0    @    "
    "!    !0    $         $     4   !C;V5F9@    X   !0    !@    @    &          4    (     0    0    !          D    @ "
    "           \\#\\         0         A         $$ .    .     8    (    !          %    \"     $    &     0         0"
    "    !@   &Y?8FET<P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            @0 X   ! "
    "    !@    @    $          4    (     0    P    !         !     ,    <75A;G1I>F%T:6]N      X   !0    !@    @    $  "
    "        4    (     0   !H    !         !     :    4F]U;F0@(\"AU;F)I87-E9#H@*R\\M($EN9BD        .    0     8    (  "
    "  !          %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %  "
    "  \"     $    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $      "
    "   $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @      "
    "      (0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    <     8    ( "
    "   !@         %    \"     $    (     0         )    0    )J9F9F9F;D_FIF9F9F9R3\\S,S,S,S/3/YJ9F9F9F=D_        X#\\S"
    ",S,S,S/C/V9F9F9F9N8_FIF9F9F9Z3\\.    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "  !! #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !4<G5N8V%T90X    X    !@    @    "
    "&          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $   "
    " !     0         )    \"             ! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
    "          Y0 X    X    !@    @    &          4    (     0    $    !          D    (            .$ .    ,     8    "
    "(    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag45
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag44
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag43
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag42
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag41
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  5[% (.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F>D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /,610<.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    &9F9F9F9N8_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"Y+N@4.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    #,S,S,S,^,_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .<*SP(.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            . _#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &_JF00.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F=D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !Y8(  .    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    #,S,S,S,],_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"2!+@,.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    )J9F9F9F<D_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'ED=0$.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F;D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    4 <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BO708.    P 8   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"@    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;E]B:71S             '%U86YT:7IA=&EO;@    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O"
    "969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     861D97)?=')E95]H9&P   X   !P P  !@    @    !          4    (     0    P   "
    " !          X    X    !@    @    $          4    (     0    @    !         !     (    ;E]I;G!U=',.    .     8    ("
    "    !@         %    \"     $    !     0         )    \"            !! #@   #@    &    \"     0         !0    @    "
    "!    !0    $         $     4   !C;V5F9@    X   !0    !@    @    &          4    (     0    0    !          D    @ "
    "           \\#\\         0         A         $$ .    .     8    (    !          %    \"     $    &     0         0"
    "    !@   &Y?8FET<P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            @0 X   ! "
    "    !@    @    $          4    (     0    P    !         !     ,    <75A;G1I>F%T:6]N      X   !0    !@    @    $  "
    "        4    (     0   !H    !         !     :    4F]U;F0@(\"AU;F)I87-E9#H@*R\\M($EN9BD        .    0     8    (  "
    "  !          %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %  "
    "  \"     $    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $      "
    "   $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @      "
    "      (0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    <     8    ( "
    "   !@         %    \"     $    (     0         )    0    )J9F9F9F;D_FIF9F9F9R3\\S,S,S,S/3/YJ9F9F9F=D_        X#\\S"
    ",S,S,S/C/V9F9F9F9N8_FIF9F9F9Z3\\.    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "  !! #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !4<G5N8V%T90X    X    !@    @    "
    "&          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $   "
    " !     0         )    \"             ! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
    "          Y0 X    X    !@    @    &          4    (     0    $    !          D    (            .$ .    ,     8    "
    "(    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  5[% (.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F>D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /,610<.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    &9F9F9F9N8_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"Y+N@4.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    #,S,S,S,^,_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .<*SP(.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            . _#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &_JF00.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F=D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !Y8(  .    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    #,S,S,S,],_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"2!+@,.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    )J9F9F9F<D_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'ED=0$.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F;D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    4 <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BO708.    P 8   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"@    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;E]B:71S             '%U86YT:7IA=&EO;@    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O"
    "969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     861D97)?=')E95]H9&P   X   !P P  !@    @    !          4    (     0    P   "
    " !          X    X    !@    @    $          4    (     0    @    !         !     (    ;E]I;G!U=',.    .     8    ("
    "    !@         %    \"     $    !     0         )    \"            !! #@   #@    &    \"     0         !0    @    "
    "!    !0    $         $     4   !C;V5F9@    X   !0    !@    @    &          4    (     0    0    !          D    @ "
    "           \\#\\         0         A         $$ .    .     8    (    !          %    \"     $    &     0         0"
    "    !@   &Y?8FET<P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            @0 X   ! "
    "    !@    @    $          4    (     0    P    !         !     ,    <75A;G1I>F%T:6]N      X   !0    !@    @    $  "
    "        4    (     0   !H    !         !     :    4F]U;F0@(\"AU;F)I87-E9#H@*R\\M($EN9BD        .    0     8    (  "
    "  !          %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %  "
    "  \"     $    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $      "
    "   $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @      "
    "      (0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    <     8    ( "
    "   !@         %    \"     $    (     0         )    0    )J9F9F9F;D_FIF9F9F9R3\\S,S,S,S/3/YJ9F9F9F=D_        X#\\S"
    ",S,S,S/C/V9F9F9F9N8_FIF9F9F9Z3\\.    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "  !! #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !4<G5N8V%T90X    X    !@    @    "
    "&          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $   "
    " !     0         )    \"             ! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
    "          Y0 X    X    !@    @    &          4    (     0    $    !          D    (            .$ .    ,     8    "
    "(    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +MY? <.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            9FER<W1?<W1A9V5?:&1L &)E:&%V:6]R86P        .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8 "
    "   (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  5[% (.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F>D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /,610<.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    &9F9F9F9N8_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"Y+N@4.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    #,S,S,S,^,_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .<*SP(.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            . _#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &_JF00.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F=D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !Y8(  .    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    #,S,S,S,],_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"2!+@,.    L ,  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S     "
    "     !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%"
    "D9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !       "
    "   %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $"
    "    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P"
    "   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X"
    "    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@     "
    "    %    \"     $    !     0         )    \"    )J9F9F9F<D_#@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (           "
    " \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"   "
    "  8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0   "
    " (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    0 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'ED=0$.    L ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"     9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &%D"
    "9&5R7W1R965?:&1L   .    . $   8    (     0         %    \"     $    $     0         .    0     8    (    !        "
    "  %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P "
    "  !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X "
    "   X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"    )J9F9F9F;D_#@   #@    &    \"     8         !0    @    !     0    $"
    "         \"0    @             0 X    X    !@    @    &          4    (     0    $    !          D    (            "
    "\\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            #E #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            X0 X    P    !@    @    $          4    (     0    "
    "(    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    4 <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BO708.    P 8   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"@    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;E]B:71S             '%U86YT:7IA=&EO;@    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O"
    "969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     861D97)?=')E95]H9&P   X   !P P  !@    @    !          4    (     0    P   "
    " !          X    X    !@    @    $          4    (     0    @    !         !     (    ;E]I;G!U=',.    .     8    ("
    "    !@         %    \"     $    !     0         )    \"            !! #@   #@    &    \"     0         !0    @    "
    "!    !0    $         $     4   !C;V5F9@    X   !0    !@    @    &          4    (     0    0    !          D    @ "
    "           \\#\\         0         A         $$ .    .     8    (    !          %    \"     $    &     0         0"
    "    !@   &Y?8FET<P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            @0 X   ! "
    "    !@    @    $          4    (     0    P    !         !     ,    <75A;G1I>F%T:6]N      X   !0    !@    @    $  "
    "        4    (     0   !H    !         !     :    4F]U;F0@(\"AU;F)I87-E9#H@*R\\M($EN9BD        .    0     8    (  "
    "  !          %    \"     $    +     0         0    \"P   &%D9%]L871E;F-Y       .    .     8    (    !@         %  "
    "  \"     $    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $      "
    "   $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @      "
    "      (0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    <     8    ( "
    "   !@         %    \"     $    (     0         )    0    )J9F9F9F;D_FIF9F9F9R3\\S,S,S,S/3/YJ9F9F9F=D_        X#\\S"
    ",S,S,S/C/V9F9F9F9N8_FIF9F9F9Z3\\.    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "  !! #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !4<G5N8V%T90X    X    !@    @    "
    "&          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $   "
    " !     0         )    \"             ! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
    "          Y0 X    X    !@    @    &          4    (     0    $    !          D    (            .$ .    ,     8    "
    "(    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $L6> ,.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8 "
    "   (    !          %    \"     $    &     0         0    !@   $9A8G)I8P  #@   #     &    \"     0         !0    @ "
    "   !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $L6> ,.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8 "
    "   (    !          %    \"     $    &     0         0    !@   $9A8G)I8P  #@   #     &    \"     0         !0    @ "
    "   !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $L6> ,.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8 "
    "   (    !          %    \"     $    &     0         0    !@   $9A8G)I8P  #@   #     &    \"     0         !0    @ "
    "   !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $L6> ,.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8 "
    "   (    !          %    \"     $    &     0         0    !@   $9A8G)I8P  #@   #     &    \"     0         !0    @ "
    "   !     P    $         $  # &]F9@ "
  }
}
