# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_CSA/sim_with_csa.mpf}
# Loading project sim_with_csa
# Compile of testbench_riscV.vhd was successful.
vsim work.testbench_riscV
# vsim work.testbench_riscV 
# Start time: 17:20:44 on Feb 18,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench_riscv(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading ieee.std_logic_textio(body)
# Loading work.stimuli_generator(behavior)
# Loading work.mux2to1_vec(behavior)
# Loading ieee.math_real(body)
# Loading work.memory(behavior)
# Loading work.datapath(structure)
# Loading work.cu(behaviour)
# Loading work.register_pc(rtl)
# Loading work.pcinc(behaviour)
# Loading work.register_vec(rtl)
# Loading work.hazarddetunit(behaviour)
# Loading work.registerfile(behavior)
# Loading work.immgen(behaviour)
# Loading work.mux2to1_std(behavior)
# Loading work.register_std(rtl)
# Loading work.mux4to1(behavior)
# Loading work.alu(structural)
# Loading work.csa_32bit(behavior)
# Loading work.full_a(behavior)
# Loading work.csa_6bit_block(behavior)
# Loading work.rca_6bit(behavior)
# Loading work.mux2_1_6bit(behavior)
# Loading work.alu_cu(behaviour)
# Loading work.branchcomp(behaviour)
# Loading work.forwardunit(behaviour)
# Loading work.output_sink(behavior)
add wave sim:/testbench_riscv/DUT_module/*
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/reg_file
run 300 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Branch_Comp
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 106 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 106 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 110 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 110 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
restart
run 200 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Branch_Comp
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 106 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 106 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 110 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 110 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
restart
run 300 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Branch_Comp
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 106 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 106 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 110 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 110 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
restart
run 200 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Branch_Comp
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 106 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 106 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 110 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 110 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
add wave -position insertpoint \
sim:/testbench_riscv/DUT_module/clk \
sim:/testbench_riscv/DUT_module/rst \
sim:/testbench_riscv/DUT_module/Instruction \
sim:/testbench_riscv/DUT_module/RegWrite_IF \
sim:/testbench_riscv/DUT_module/Rs1_IF \
sim:/testbench_riscv/DUT_module/Rs2_IF \
sim:/testbench_riscv/DUT_module/Rd_IF 
add wave -position insertpoint \
sim:/testbench_riscv/DUT_module/ALUDataA_in \
sim:/testbench_riscv/DUT_module/ALUDataB_in \
sim:/testbench_riscv/DUT_module/ALUCtrl \
sim:/testbench_riscv/DUT_module/ALUData_out \
sim:/testbench_riscv/DUT_module/clk \
sim:/testbench_riscv/DUT_module/rst \
sim:/testbench_riscv/DUT_module/Instruction \
sim:/testbench_riscv/DUT_module/RegWrite_IF \
sim:/testbench_riscv/DUT_module/Rs1_IF \
sim:/testbench_riscv/DUT_module/Rs2_IF \
sim:/testbench_riscv/DUT_module/Rd_IF 
add wave -position insertpoint sim:/testbench_riscv/DUT_module/*
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/reg_file
add wave -position insertpoint  \
sim:/testbench_riscv/Data_mem_module/memory_data
# Compile of testbench_riscV.vhd was successful.
restart
# Loading work.testbench_riscv(behavior)
run 200 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Branch_Comp
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 90 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 90 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 90 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 90 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 94 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 94 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 94 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 94 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
restart
run 150 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Branch_Comp
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 98 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 102 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 106 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 106 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 110 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 110 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
restart
run 150 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Branch_Comp
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 106 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 106 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 106 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 106 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 106 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 106 ns  Iteration: 4  Instance: /testbench_riscv/DUT_module/Register_afile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 110 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 110 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 110 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 110 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/HazardDetectionUnit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 114 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 114 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 118 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 118 ns  Iteration: 3  Instance: /testbench_riscv/DUT_module/Forward_Unit
add wave -position insertpoint  \
sim:/testbench_riscv/clk \
sim:/testbench_riscv/rst
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/reg_file
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/DataMemRead
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/DataMemRead
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/DataMemRead \
sim:/testbench_riscv/DUT_module/DataMemWrite \
sim:/testbench_riscv/DUT_module/DataMemAddr \
sim:/testbench_riscv/DUT_module/DataMemDataIn \
sim:/testbench_riscv/DUT_module/DataMemDataOut
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/clk \
sim:/testbench_riscv/DUT_module/rst \
sim:/testbench_riscv/DUT_module/DataMemRead \
sim:/testbench_riscv/DUT_module/DataMemWrite \
sim:/testbench_riscv/DUT_module/DataMemAddr \
sim:/testbench_riscv/DUT_module/DataMemDataIn \
sim:/testbench_riscv/DUT_module/DataMemDataOut
add wave -position insertpoint  \
sim:/testbench_riscv/DUT_module/Register_afile/data_in \
sim:/testbench_riscv/DUT_module/Register_afile/write_addr \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_A \
sim:/testbench_riscv/DUT_module/Register_afile/data_out_B \
sim:/testbench_riscv/DUT_module/Register_afile/read_A_addr \
sim:/testbench_riscv/DUT_module/Register_afile/read_B_addr \
sim:/testbench_riscv/DUT_module/Register_afile/write_en \
sim:/testbench_riscv/DUT_module/Register_afile/reg_file
add wave -position insertpoint  \
sim:/testbench_riscv/Data_mem_module/memory_data
