{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530996895367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530996895368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 07 22:54:55 2018 " "Processing started: Sat Jul 07 22:54:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530996895368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530996895368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530996895368 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530996895811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-EUSART " "Found design unit 1: UART-EUSART" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896439 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530996896439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-UART_RECEIVE " "Found design unit 1: UART_RX-UART_RECEIVE" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896442 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530996896442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-UART_TRANSMIT " "Found design unit 1: UART_TX-UART_TRANSMIT" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896446 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530996896446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file baudrate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BAUDRATE-BAUD " "Found design unit 1: BAUDRATE-BAUD" {  } { { "BAUDRATE.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/BAUDRATE.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896449 ""} { "Info" "ISGN_ENTITY_NAME" "1 BAUDRATE " "Found entity 1: BAUDRATE" {  } { { "BAUDRATE.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/BAUDRATE.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530996896449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_mods.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file uart_mods.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_MODs " "Found design unit 1: UART_MODs" {  } { { "UART_MODs.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_MODs.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530996896452 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "unsigned UART_MODs.vhdl(30) " "VHDL error at UART_MODs.vhdl(30): object \"unsigned\" is used but not declared" {  } { { "UART_MODs.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_MODs.vhdl" 30 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1530996896453 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530996896599 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 07 22:54:56 2018 " "Processing ended: Sat Jul 07 22:54:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530996896599 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530996896599 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530996896599 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530996896599 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530996895367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530996895368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 07 22:54:55 2018 " "Processing started: Sat Jul 07 22:54:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530996895368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530996895368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530996895368 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530996895811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-EUSART " "Found design unit 1: UART-EUSART" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896439 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530996896439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-UART_RECEIVE " "Found design unit 1: UART_RX-UART_RECEIVE" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896442 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530996896442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-UART_TRANSMIT " "Found design unit 1: UART_TX-UART_TRANSMIT" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896446 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530996896446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file baudrate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BAUDRATE-BAUD " "Found design unit 1: BAUDRATE-BAUD" {  } { { "BAUDRATE.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/BAUDRATE.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896449 ""} { "Info" "ISGN_ENTITY_NAME" "1 BAUDRATE " "Found entity 1: BAUDRATE" {  } { { "BAUDRATE.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/BAUDRATE.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530996896449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_mods.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file uart_mods.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_MODs " "Found design unit 1: UART_MODs" {  } { { "UART_MODs.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_MODs.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996896452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530996896452 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "unsigned UART_MODs.vhdl(30) " "VHDL error at UART_MODs.vhdl(30): object \"unsigned\" is used but not declared" {  } { { "UART_MODs.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_MODs.vhdl" 30 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1530996896453 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530996896599 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 07 22:54:56 2018 " "Processing ended: Sat Jul 07 22:54:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530996896599 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530996896599 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530996896599 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530996896599 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530996897210 ""}
