Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------  -------  -------------      
    <UDEF_clk>           1                1    -9343  -538921            149      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                  11342                     88.168 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          149       -9343    -538921            149




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          149       -9343    -538921            149

Path 21:
   Slack (not met):                         -9343ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2305ps
   - Clock uncertainty:                       150ps
   = Required time:                          4155ps
   - Propagation time:                      11227ps (44.3% logic, 55.7% route, logic stage 4)
   - Delay of the launching clock:           2271ps
   = Slack:                                 -9343ps

   Instance/Pin or Net Name                                        Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                       
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                     -     launch     r               0                                                                             
   clk                                                             Clock net    42          (fanout=348)       2271                     -                                                                             
   RBB_7/CLK                                                       RBB_6L        7   [TILE 0 0, RBB 1 2]          -     r            2271                                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/CQ                                                        RBB_6L        7   [TILE 0 0, RBB 1 2]        800     r            3071     {inst47: $auto$ff.cc:266:slice$1831 (FDR,site=cff)}                     
   counter[2]                                                      Net          30            (fanout=2)       2602                     -                                                                             
   RBB_17/C2                                                       RBB_6L       17  [TILE 0 0, RBB 25 8]          -     r            5673                                                                             
   RBB_17/C                                                        RBB_6L       17  [TILE 0 0, RBB 25 8]       1259     r            6932     {inst19: $abc$3043$lut$aiger3042$132 (LUT,site=clut)}                   
   $techmap3055$abc$3043$lut$aiger3042$137.A[4]                    Net          44            (fanout=1)        586                     -                                                                             
   RBB_17/D5                                                       RBB_6L       17  [TILE 0 0, RBB 25 8]          -     r            7518                                                                             
   RBB_17/D                                                        RBB_6L       17  [TILE 0 0, RBB 25 8]       1091     r            8609     {inst20: $abc$3043$lut$aiger3042$137 (LUT,site=dlut,dluto)}             
   $techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[1]  Net          49            (fanout=2)       2419                     -                                                                             
   RBB_16/D3                                                       RBB_6L       16   [TILE 0 0, RBB 4 6]          -     r           11028                                                                             
   RBB_16/D                                                        RBB_6L       16   [TILE 0 0, RBB 4 6]        945     r           11973     {inst25: $abc$3043$lut$auto$rtlil.cc:2660:NotGate$2207 (LUT,site=dlut)} 
   $abc$3043$auto$rtlil.cc:2660:NotGate$2207                       Net          48            (fanout=1)        646                     -                                                                             
   RBB_15/B6                                                       RBB_6L       15   [TILE 0 0, RBB 7 6]          -     r           12619     {<SR>inst79: $auto$ff.cc:266:slice$1866 (FDRE,site=bff)}                
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_15/CLK                                                      RBB_6L       15   [TILE 0 0, RBB 7 6]        879     r           13498                                                                             
   clk                                                             Clock net    42          (fanout=348)      -2305                     -                                                                             
   clk                                                             CLOCK-PORT    -                     -    capture     r           11193                                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 22:
   Slack (not met):                         -9331ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2305ps
   - Clock uncertainty:                       150ps
   = Required time:                          4155ps
   - Propagation time:                      11215ps (44.2% logic, 55.8% route, logic stage 4)
   - Delay of the launching clock:           2271ps
   = Slack:                                 -9331ps

   Instance/Pin or Net Name                                        Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                       
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                     -     launch     r               0                                                                             
   clk                                                             Clock net    42          (fanout=348)       2271                     -                                                                             
   RBB_7/CLK                                                       RBB_6L        7   [TILE 0 0, RBB 1 2]          -     r            2271                                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/CQ                                                        RBB_6L        7   [TILE 0 0, RBB 1 2]        800     r            3071     {inst47: $auto$ff.cc:266:slice$1831 (FDR,site=cff)}                     
   counter[2]                                                      Net          30            (fanout=2)       2602                     -                                                                             
   RBB_17/C2                                                       RBB_6L       17  [TILE 0 0, RBB 25 8]          -     r            5673                                                                             
   RBB_17/C                                                        RBB_6L       17  [TILE 0 0, RBB 25 8]       1259     r            6932     {inst19: $abc$3043$lut$aiger3042$132 (LUT,site=clut)}                   
   $techmap3055$abc$3043$lut$aiger3042$137.A[4]                    Net          44            (fanout=1)        586                     -                                                                             
   RBB_17/D5                                                       RBB_6L       17  [TILE 0 0, RBB 25 8]          -     r            7518                                                                             
   RBB_17/D                                                        RBB_6L       17  [TILE 0 0, RBB 25 8]       1091     r            8609     {inst20: $abc$3043$lut$aiger3042$137 (LUT,site=dlut,dluto)}             
   $techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[1]  Net          49            (fanout=2)       2419                     -                                                                             
   RBB_16/D3                                                       RBB_6L       16   [TILE 0 0, RBB 4 6]          -     r           11028                                                                             
   RBB_16/D                                                        RBB_6L       16   [TILE 0 0, RBB 4 6]        945     r           11973     {inst25: $abc$3043$lut$auto$rtlil.cc:2660:NotGate$2207 (LUT,site=dlut)} 
   $abc$3043$auto$rtlil.cc:2660:NotGate$2207                       Net          48            (fanout=1)        646                     -                                                                             
   RBB_15/B6                                                       RBB_6L       15   [TILE 0 0, RBB 7 6]          -     r           12619     {<SR>inst77: $auto$ff.cc:266:slice$1864 (FDRE,site=dff)}                
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_15/CLK                                                      RBB_6L       15   [TILE 0 0, RBB 7 6]        867     r           13486                                                                             
   clk                                                             Clock net    42          (fanout=348)      -2305                     -                                                                             
   clk                                                             CLOCK-PORT    -                     -    capture     r           11181                                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 15:
   Slack (not met):                         -9300ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2305ps
   - Clock uncertainty:                       150ps
   = Required time:                          4155ps
   - Propagation time:                      11184ps (41.9% logic, 58.1% route, logic stage 4)
   - Delay of the launching clock:           2271ps
   = Slack:                                 -9300ps

   Instance/Pin or Net Name                                        Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                     -     launch     r               0                                                                              
   clk                                                             Clock net    42          (fanout=348)       2271                     -                                                                              
   RBB_7/CLK                                                       RBB_6L        7   [TILE 0 0, RBB 1 2]          -     r            2271                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/CQ                                                        RBB_6L        7   [TILE 0 0, RBB 1 2]        800     r            3071     {inst47: $auto$ff.cc:266:slice$1831 (FDR,site=cff)}                      
   counter[2]                                                      Net          30            (fanout=2)       2602                     -                                                                              
   RBB_17/C2                                                       RBB_6L       17  [TILE 0 0, RBB 25 8]          -     r            5673                                                                              
   RBB_17/C                                                        RBB_6L       17  [TILE 0 0, RBB 25 8]       1259     r            6932     {inst19: $abc$3043$lut$aiger3042$132 (LUT,site=clut)}                    
   $techmap3055$abc$3043$lut$aiger3042$137.A[4]                    Net          44            (fanout=1)        586                     -                                                                              
   RBB_17/D5                                                       RBB_6L       17  [TILE 0 0, RBB 25 8]          -     r            7518                                                                              
   RBB_17/D                                                        RBB_6L       17  [TILE 0 0, RBB 25 8]       1091     r            8609     {inst20: $abc$3043$lut$aiger3042$137 (LUT,site=dlut,dluto)}              
   $techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[1]  Net          49            (fanout=2)       2090                     -                                                                              
   RBB_7/C3                                                        RBB_6L        7   [TILE 0 0, RBB 1 2]          -     r           10699                                                                              
   RBB_7/CMUX                                                      RBB_6L        7   [TILE 0 0, RBB 1 2]        657     r           11356     {inst24: $abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139 (LUT,site=cluto)} 
   $abc$3043$auto$rtlil.cc:2660:NotGate$2139                       Net          70            (fanout=2)       1216                     -                                                                              
   RBB_15/A6                                                       RBB_6L       15   [TILE 0 0, RBB 7 6]          -     r           12572     {<CE>inst77: $auto$ff.cc:266:slice$1864 (FDRE,site=dff)}                 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_15/CLK                                                      RBB_6L       15   [TILE 0 0, RBB 7 6]        883     r           13455                                                                              
   clk                                                             Clock net    42          (fanout=348)      -2305                     -                                                                              
   clk                                                             CLOCK-PORT    -                     -    capture     r           11150                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













