ARM GAS  /var/folders/20/cstyxln53wn53rr40gj353bh0000gn/T//ccHIa7ly.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"dwt_stm32_delay.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.DWT_Delay_Init,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	DWT_Delay_Init
  19              		.arch armv7-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu softvfp
  25              	DWT_Delay_Init:
  26              	.LFB66:
  27              		.file 1 "Src/st7735/dwt_stm32_delay.c"
   1:Src/st7735/dwt_stm32_delay.c **** #include "st7735/dwt_stm32_delay.h"
   2:Src/st7735/dwt_stm32_delay.c **** 
   3:Src/st7735/dwt_stm32_delay.c **** 
   4:Src/st7735/dwt_stm32_delay.c **** /**
   5:Src/st7735/dwt_stm32_delay.c ****  * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
   6:Src/st7735/dwt_stm32_delay.c ****  * @return Error DWT counter
   7:Src/st7735/dwt_stm32_delay.c ****  *         1: clock cycle counter not started
   8:Src/st7735/dwt_stm32_delay.c ****  *         0: clock cycle counter works
   9:Src/st7735/dwt_stm32_delay.c ****  */
  10:Src/st7735/dwt_stm32_delay.c **** uint32_t DWT_Delay_Init(void) {
  28              		.loc 1 10 31 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  11:Src/st7735/dwt_stm32_delay.c ****   /* Disable TRC */
  12:Src/st7735/dwt_stm32_delay.c ****   CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
  33              		.loc 1 12 3 view .LVU1
  13:Src/st7735/dwt_stm32_delay.c ****   /* Enable TRC */
  14:Src/st7735/dwt_stm32_delay.c ****   CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
  15:Src/st7735/dwt_stm32_delay.c **** 
  16:Src/st7735/dwt_stm32_delay.c ****   /* Disable clock cycle counter */
  17:Src/st7735/dwt_stm32_delay.c ****   DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
  18:Src/st7735/dwt_stm32_delay.c ****   /* Enable  clock cycle counter */
  19:Src/st7735/dwt_stm32_delay.c ****   DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
  20:Src/st7735/dwt_stm32_delay.c **** 
  21:Src/st7735/dwt_stm32_delay.c ****   /* Reset the clock cycle counter value */
  22:Src/st7735/dwt_stm32_delay.c ****   DWT->CYCCNT = 0;
  34              		.loc 1 22 15 is_stmt 0 view .LVU2
  35 0000 0020     		movs	r0, #0
  12:Src/st7735/dwt_stm32_delay.c ****   /* Enable TRC */
ARM GAS  /var/folders/20/cstyxln53wn53rr40gj353bh0000gn/T//ccHIa7ly.s 			page 2


  36              		.loc 1 12 20 view .LVU3
  37 0002 0D4A     		ldr	r2, .L3
  17:Src/st7735/dwt_stm32_delay.c ****   /* Enable  clock cycle counter */
  38              		.loc 1 17 13 view .LVU4
  39 0004 0D4B     		ldr	r3, .L3+4
  12:Src/st7735/dwt_stm32_delay.c ****   /* Enable TRC */
  40              		.loc 1 12 20 view .LVU5
  41 0006 D168     		ldr	r1, [r2, #12]
  42 0008 21F08071 		bic	r1, r1, #16777216
  43 000c D160     		str	r1, [r2, #12]
  14:Src/st7735/dwt_stm32_delay.c **** 
  44              		.loc 1 14 3 is_stmt 1 view .LVU6
  14:Src/st7735/dwt_stm32_delay.c **** 
  45              		.loc 1 14 20 is_stmt 0 view .LVU7
  46 000e D168     		ldr	r1, [r2, #12]
  47 0010 41F08071 		orr	r1, r1, #16777216
  48 0014 D160     		str	r1, [r2, #12]
  17:Src/st7735/dwt_stm32_delay.c ****   /* Enable  clock cycle counter */
  49              		.loc 1 17 3 is_stmt 1 view .LVU8
  17:Src/st7735/dwt_stm32_delay.c ****   /* Enable  clock cycle counter */
  50              		.loc 1 17 13 is_stmt 0 view .LVU9
  51 0016 1A68     		ldr	r2, [r3]
  52 0018 22F00102 		bic	r2, r2, #1
  53 001c 1A60     		str	r2, [r3]
  19:Src/st7735/dwt_stm32_delay.c **** 
  54              		.loc 1 19 3 is_stmt 1 view .LVU10
  19:Src/st7735/dwt_stm32_delay.c **** 
  55              		.loc 1 19 13 is_stmt 0 view .LVU11
  56 001e 1A68     		ldr	r2, [r3]
  57 0020 42F00102 		orr	r2, r2, #1
  58 0024 1A60     		str	r2, [r3]
  59              		.loc 1 22 3 is_stmt 1 view .LVU12
  60              		.loc 1 22 15 is_stmt 0 view .LVU13
  61 0026 5860     		str	r0, [r3, #4]
  23:Src/st7735/dwt_stm32_delay.c **** 
  24:Src/st7735/dwt_stm32_delay.c ****      /* 3 NO OPERATION instructions */
  25:Src/st7735/dwt_stm32_delay.c ****      __ASM volatile ("NOP");
  62              		.loc 1 25 6 is_stmt 1 view .LVU14
  63              		.syntax unified
  64              	@ 25 "Src/st7735/dwt_stm32_delay.c" 1
  65 0028 00BF     		NOP
  66              	@ 0 "" 2
  26:Src/st7735/dwt_stm32_delay.c ****      __ASM volatile ("NOP");
  67              		.loc 1 26 6 view .LVU15
  68              	@ 26 "Src/st7735/dwt_stm32_delay.c" 1
  69 002a 00BF     		NOP
  70              	@ 0 "" 2
  27:Src/st7735/dwt_stm32_delay.c ****   __ASM volatile ("NOP");
  71              		.loc 1 27 3 view .LVU16
  72              	@ 27 "Src/st7735/dwt_stm32_delay.c" 1
  73 002c 00BF     		NOP
  74              	@ 0 "" 2
  28:Src/st7735/dwt_stm32_delay.c **** 
  29:Src/st7735/dwt_stm32_delay.c ****   /* Check if clock cycle counter has started */
  30:Src/st7735/dwt_stm32_delay.c ****      if(DWT->CYCCNT)
  75              		.loc 1 30 6 view .LVU17
  76              		.loc 1 30 12 is_stmt 0 view .LVU18
ARM GAS  /var/folders/20/cstyxln53wn53rr40gj353bh0000gn/T//ccHIa7ly.s 			page 3


  77              		.thumb
  78              		.syntax unified
  79 002e 5868     		ldr	r0, [r3, #4]
  31:Src/st7735/dwt_stm32_delay.c ****      {
  32:Src/st7735/dwt_stm32_delay.c ****        return 0; /*clock cycle counter started*/
  33:Src/st7735/dwt_stm32_delay.c ****      }
  34:Src/st7735/dwt_stm32_delay.c ****      else
  35:Src/st7735/dwt_stm32_delay.c ****   {
  36:Src/st7735/dwt_stm32_delay.c ****     return 1; /*clock cycle counter not started*/
  37:Src/st7735/dwt_stm32_delay.c ****   }
  38:Src/st7735/dwt_stm32_delay.c **** }
  80              		.loc 1 38 1 view .LVU19
  81 0030 B0FA80F0 		clz	r0, r0
  82 0034 4009     		lsrs	r0, r0, #5
  83 0036 7047     		bx	lr
  84              	.L4:
  85              		.align	2
  86              	.L3:
  87 0038 F0ED00E0 		.word	-536810000
  88 003c 001000E0 		.word	-536866816
  89              		.cfi_endproc
  90              	.LFE66:
  92              		.text
  93              	.Letext0:
  94              		.file 2 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/machine/_default_type
  95              		.file 3 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/_stdint.h"
  96              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
  97              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
  98              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /var/folders/20/cstyxln53wn53rr40gj353bh0000gn/T//ccHIa7ly.s 			page 4


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dwt_stm32_delay.c
/var/folders/20/cstyxln53wn53rr40gj353bh0000gn/T//ccHIa7ly.s:16     .text.DWT_Delay_Init:0000000000000000 $t
/var/folders/20/cstyxln53wn53rr40gj353bh0000gn/T//ccHIa7ly.s:25     .text.DWT_Delay_Init:0000000000000000 DWT_Delay_Init
/var/folders/20/cstyxln53wn53rr40gj353bh0000gn/T//ccHIa7ly.s:87     .text.DWT_Delay_Init:0000000000000038 $d

NO UNDEFINED SYMBOLS
