### Simulation Circuit - S-R Flip-Flop

![ Simulation Circuit - S-R Flip-Flop ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp5_a.PNG)

### Truth Table

![ Truth Table ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp5_b.PNG)

### Simulation Circuit - J-K Flip-Flop

![ Simulation Circuit - J-K Flip-Flop ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp5_c.PNG)

### Truth Table

![ Truth Table ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp5_d.PNG)


### Simulation Circuit - D Flip-Flop

![ Simulation Circuit - D Flip-Flop ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp5_e.PNG)

### Truth Table

![ Truth Table ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp5_f.PNG)


