# do Multicycle-IITB-RISC_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /home/jukebox/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Multicycle-IITB-RISC_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:42 on Nov 04,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Multicycle-IITB-RISC_6_1200mv_85c_slow.vo 
# -- Compiling module main
# -- Compiling module hard_block
# 
# Top level modules:
# 	main
# End time: 16:32:42 on Nov 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:42 on Nov 04,2018
# vcom -reportprogress 300 -93 -work work /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# ** Error: /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/Testbench.vhd(103): near ")": syntax error
# ** Error: /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/Testbench.vhd(105): VHDL Compiler exiting
# End time: 16:32:42 on Nov 04,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/jukebox/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./Multicycle-IITB-RISC_run_msim_gate_verilog.do line 10
# /home/jukebox/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/Testbench.vhd}"
# 
# stdin: <EOF>
vsim work.testbench
# vsim work.testbench 
# Start time: 16:32:47 on Nov 04,2018
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/simulation/modelsim/gate_work.testbench' has no architecture.
# Error loading design
# End time: 16:32:47 on Nov 04,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.main
# vsim work.main 
# Start time: 16:32:49 on Nov 04,2018
# Loading work.main
# Loading work.hard_block
# ** Error: (vsim-3033) Multicycle-IITB-RISC_6_1200mv_85c_slow.vo(69): Instantiation of 'cycloneive_routing_wire' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: Multicycle-IITB-RISC_6_1200mv_85c_slow.vo
#         Searched libraries:
#             /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Multicycle-IITB-RISC_6_1200mv_85c_slow.vo(74): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: Multicycle-IITB-RISC_6_1200mv_85c_slow.vo
#         Searched libraries:
#             /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Multicycle-IITB-RISC_6_1200mv_85c_slow.vo(83): Instantiation of 'cycloneive_routing_wire' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: Multicycle-IITB-RISC_6_1200mv_85c_slow.vo
#         Searched libraries:
#             /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Multicycle-IITB-RISC_6_1200mv_85c_slow.vo(88): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: Multicycle-IITB-RISC_6_1200mv_85c_slow.vo
#         Searched libraries:
#             /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/simulation/modelsim/gate_work
# Error loading design
# End time: 16:32:49 on Nov 04,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work {/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:55 on Nov 04,2018
# vcom -reportprogress 300 -work work /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# ** Error: /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/Testbench.vhd(103): near ")": syntax error
# ** Error: /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/Testbench.vhd(105): VHDL Compiler exiting
# End time: 16:33:55 on Nov 04,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work {/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:25 on Nov 04,2018
# vcom -reportprogress 300 -work work /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 16:34:25 on Nov 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 16:34:51 on Nov 04,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behave)
# Loading work.main
# Loading work.hard_block
# ** Error: (vsim-3033) Multicycle-IITB-RISC_6_1200mv_85c_slow.vo(69): Instantiation of 'cycloneive_routing_wire' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: Multicycle-IITB-RISC_6_1200mv_85c_slow.vo
#         Searched libraries:
#             /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Multicycle-IITB-RISC_6_1200mv_85c_slow.vo(74): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: Multicycle-IITB-RISC_6_1200mv_85c_slow.vo
#         Searched libraries:
#             /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Multicycle-IITB-RISC_6_1200mv_85c_slow.vo(83): Instantiation of 'cycloneive_routing_wire' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: Multicycle-IITB-RISC_6_1200mv_85c_slow.vo
#         Searched libraries:
#             /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Multicycle-IITB-RISC_6_1200mv_85c_slow.vo(88): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: Multicycle-IITB-RISC_6_1200mv_85c_slow.vo
#         Searched libraries:
#             /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/simulation/modelsim/gate_work
# Error loading design
# End time: 16:34:51 on Nov 04,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Error opening /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/simulation/modelsim/(vsim-3033) Multicycle-IITB-RISC_6_1200mv_85c_slow.vo
# Path name '/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/simulation/modelsim/(vsim-3033) Multicycle-IITB-RISC_6_1200mv_85c_slow.vo' doesn't exist.
