# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../NP_Fnal.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/sources_1/imports/new/FA.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/sources_1/imports/new/HA.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/new/Instruction_Decoder.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv" \
"../../../../NP_Fnal.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/Desktop/NanoProcessor.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/new/PC.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/Project/Program_ROM/Program_ROM.srcs/sources_1/new/Program_ROM.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../NP_Fnal.srcs/sources_1/new/multiplier_2.vhd" \
"../../../../NP_Fnal.srcs/sim_1/new/TB_NanoProcessor.vhd" \

# Do not sort compile order
nosort
