# -------------------------------------------------------------------------- #
#
# Copyright (C) 2016  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
# Date created = 20:58:17  December 21, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_m_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE75F23I7
set_global_assignment -name TOP_LEVEL_ENTITY top_m
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:58:17  DECEMBER 21, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp

set_location_assignment PIN_T21 -to mclk0
set_location_assignment PIN_L21 -to hrst_n
set_location_assignment PIN_L22 -to gps_pluse
set_location_assignment PIN_C22 -to cspi_sck
set_location_assignment PIN_B21 -to cspi_csn
set_location_assignment PIN_B22 -to cspi_miso
set_location_assignment PIN_C21 -to cspi_mosi
set_location_assignment PIN_E22 -to pspi_csn
set_location_assignment PIN_D21 -to pspi_miso
set_location_assignment PIN_E21 -to pspi_mosi
set_location_assignment PIN_D22 -to pspi_sck

#set_location_assignment PIN_D22 -to pspi_sck
#set_location_assignment PIN_E22 -to pspi_csn
#set_location_assignment PIN_D21 -to pspi_miso
#set_location_assignment PIN_E21 -to pspi_mosi
#set_location_assignment PIN_B21 -to cspi_csn
#set_location_assignment PIN_B22 -to cspi_miso
#set_location_assignment PIN_C21 -to cspi_mosi
#set_location_assignment PIN_C22 -to cspi_sck
set_location_assignment PIN_M1 -to tx_syn
set_location_assignment PIN_AB5 -to rx_a
set_location_assignment PIN_Y1 -to tx_ctrl
set_location_assignment PIN_AA1 -to led1











set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to pspi_miso
set_location_assignment PIN_Y22 -to arm_int_n
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to hrst_n
set_location_assignment PIN_AB9 -to mcu_csn
set_location_assignment PIN_AB8 -to mcu_sck
set_location_assignment PIN_AB7 -to mcu_mosi
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to rx_a
set_location_assignment PIN_K22 -to beep
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name VERILOG_FILE ../src/master_top/tx_ctrl/tx_ctrl_top.v
set_global_assignment -name VERILOG_FILE ../src/master_top/tx_ctrl/tx_ctrl_phy.v
set_global_assignment -name VERILOG_FILE ../src/master_top/tx_ctrl/tx_ctrl_enc.v
set_global_assignment -name VERILOG_FILE ../src/master_top/fx_bc_m.v
set_global_assignment -name VERILOG_FILE ../src/master_top/cspi_inf.v
set_global_assignment -name VERILOG_FILE ../src/master_top/cspi_codec.v
set_global_assignment -name VERILOG_FILE ../src/master_top/cmd_factory.v
set_global_assignment -name VERILOG_FILE ../src/master_top/master_top.v
set_global_assignment -name VERILOG_FILE ../src/repkg_top/repkg_top.v
set_global_assignment -name VERILOG_FILE ../src/fetch_top/fetch_monitor.v
set_global_assignment -name VERILOG_FILE ../src/fetch_top/fetch_rx_inf.v
set_global_assignment -name VERILOG_FILE ../src/fetch_top/fetch_reg.v
set_global_assignment -name VERILOG_FILE ../src/fetch_top/fetch_pkg.v
set_global_assignment -name VERILOG_FILE ../src/fetch_top/fetch_top.v
set_global_assignment -name VERILOG_FILE ../src/fetch_top/fetch_base.v
set_global_assignment -name VERILOG_FILE ../src/commu_m_top/gen_irq_test.v
set_global_assignment -name VERILOG_FILE ../src/commu_m_top/commu_m_push.v
set_global_assignment -name VERILOG_FILE ../src/commu_m_top/commu_m_main.v
set_global_assignment -name VERILOG_FILE ../src/commu_m_top/commu_m_buf.v
set_global_assignment -name VERILOG_FILE ../src/commu_m_top/spi_inf.v
set_global_assignment -name VERILOG_FILE ../src/commu_m_top/commu_m_tp.v
set_global_assignment -name VERILOG_FILE ../src/commu_m_top/commu_m_reg.v
set_global_assignment -name VERILOG_FILE ../src/commu_m_top/commu_m_mux.v
set_global_assignment -name VERILOG_FILE ../src/commu_m_top/commu_m_top.v
set_global_assignment -name VERILOG_FILE ../src/syn_m_top/tx_info_phy.v
set_global_assignment -name VERILOG_FILE ../src/syn_m_top/syn_m_monitor.v
set_global_assignment -name VERILOG_FILE ../src/syn_m_top/mcuspi_inf.v
set_global_assignment -name VERILOG_FILE ../src/syn_m_top/mcuspi_mac.v
set_global_assignment -name VERILOG_FILE ../src/syn_m_top/syn_m_top.v
set_global_assignment -name VERILOG_FILE ../src/syn_m_top/syn_m_sync.v
set_global_assignment -name VERILOG_FILE ../src/syn_m_top/syn_m_main.v
set_global_assignment -name VERILOG_FILE ../src/syn_m_top/syn_m_info.v
set_global_assignment -name VERILOG_FILE ../src/clk_rst_top/pluse_us_gen.v
set_global_assignment -name VERILOG_FILE ../src/clk_rst_top/clk_rst_top.v
set_global_assignment -name VERILOG_FILE ../src/base_ip/edge_det.v
set_global_assignment -name VERILOG_FILE ../src/base_ip/io_filter.v
set_global_assignment -name VERILOG_FILE ../src/led_flash.v
set_global_assignment -name VERILOG_FILE ../ip/ram/ram8x32k.v
set_global_assignment -name VERILOG_FILE ../ip/pll/sgpll.v
set_global_assignment -name VERILOG_FILE ../src/fx_bus_m.v
set_global_assignment -name VERILOG_FILE ../src/top_m.v
set_global_assignment -name SDC_FILE top_m.sdc
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_global_assignment -name VERILOG_FILE ../src/repkg_top/repkg_reg.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name SLD_FILE db/stp1_auto_stripped.stp