{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694032484573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694032484573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  6 17:34:44 2023 " "Processing started: Wed Sep  6 17:34:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694032484573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032484573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAImplementation -c FPGAImplementation " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAImplementation -c FPGAImplementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032484574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694032484844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694032484844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "modules/uart_tx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/uart_tx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032492241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492241 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(58) " "Verilog HDL information at uart_rx.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "modules/uart_rx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/uart_rx.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694032492243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "modules/uart_rx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/uart_rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032492244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tri_state.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tri_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state " "Found entity 1: tri_state" {  } { { "modules/tri_state.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/tri_state.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032492245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fpgaimplementation.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/fpgaimplementation.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAImplementation " "Found entity 1: FPGAImplementation" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032492247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dht11_communication.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dht11_communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11_communication " "Found entity 1: DHT11_communication" {  } { { "modules/DHT11_communication.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/DHT11_communication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032492250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032492251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/conexao_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/conexao_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 conexao_sensor " "Found entity 1: conexao_sensor" {  } { { "modules/conexao_sensor.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/conexao_sensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032492253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dht11_otherimpl.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dht11_otherimpl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11_OtherImpl " "Found entity 1: DHT11_OtherImpl" {  } { { "modules/DHT11_OtherImpl.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/DHT11_OtherImpl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032492255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dht11_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dht11_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11_ctrl " "Found entity 1: dht11_ctrl" {  } { { "modules/dht11_ctrl.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/dht11_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032492257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492257 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sign conexao_sensor.v(50) " "Verilog HDL Implicit Net warning at conexao_sensor.v(50): created implicit net for \"sign\"" {  } { { "modules/conexao_sensor.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/conexao_sensor.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694032492257 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "conexao_sensor.v(50) " "Verilog HDL Instantiation warning at conexao_sensor.v(50): instance has no name" {  } { { "modules/conexao_sensor.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/conexao_sensor.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694032492269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAImplementation " "Elaborating entity \"FPGAImplementation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694032492305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:RECEBE_DADOS " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:RECEBE_DADOS\"" {  } { { "modules/FPGAImplementation.v" "RECEBE_DADOS" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694032492307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(143) " "Verilog HDL assignment warning at uart_rx.v(143): truncated value with size 32 to match size of target (13)" {  } { { "modules/uart_rx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/uart_rx.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694032492308 "|FPGAImplementation|uart_rx:RECEBE_DADOS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conexao_sensor conexao_sensor:inst " "Elaborating entity \"conexao_sensor\" for hierarchy \"conexao_sensor:inst\"" {  } { { "modules/FPGAImplementation.v" "inst" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694032492309 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "response_command conexao_sensor.v(8) " "Output port \"response_command\" at conexao_sensor.v(8) has no driver" {  } { { "modules/conexao_sensor.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/conexao_sensor.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694032492311 "|FPGAImplementation|conexao_sensor:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "response_value conexao_sensor.v(9) " "Output port \"response_value\" at conexao_sensor.v(9) has no driver" {  } { { "modules/conexao_sensor.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/conexao_sensor.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694032492312 "|FPGAImplementation|conexao_sensor:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dados_dht11 conexao_sensor.v(13) " "Output port \"dados_dht11\" at conexao_sensor.v(13) has no driver" {  } { { "modules/conexao_sensor.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/conexao_sensor.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694032492312 "|FPGAImplementation|conexao_sensor:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dadosPodemSerEnviados conexao_sensor.v(7) " "Output port \"dadosPodemSerEnviados\" at conexao_sensor.v(7) has no driver" {  } { { "modules/conexao_sensor.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/conexao_sensor.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694032492312 "|FPGAImplementation|conexao_sensor:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error conexao_sensor.v(10) " "Output port \"error\" at conexao_sensor.v(10) has no driver" {  } { { "modules/conexao_sensor.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/conexao_sensor.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694032492312 "|FPGAImplementation|conexao_sensor:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht11_ctrl conexao_sensor:inst\|dht11_ctrl:comb_3 " "Elaborating entity \"dht11_ctrl\" for hierarchy \"conexao_sensor:inst\|dht11_ctrl:comb_3\"" {  } { { "modules/conexao_sensor.v" "comb_3" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/conexao_sensor.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694032492328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 dht11_ctrl.v(271) " "Verilog HDL assignment warning at dht11_ctrl.v(271): truncated value with size 32 to match size of target (20)" {  } { { "modules/dht11_ctrl.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/dht11_ctrl.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694032492337 "|FPGAImplementation|conexao_sensor:inst|dht11_ctrl:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 dht11_ctrl.v(274) " "Verilog HDL assignment warning at dht11_ctrl.v(274): truncated value with size 32 to match size of target (20)" {  } { { "modules/dht11_ctrl.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/dht11_ctrl.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694032492337 "|FPGAImplementation|conexao_sensor:inst|dht11_ctrl:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:EXIBE_DISPLAY " "Elaborating entity \"decoder\" for hierarchy \"decoder:EXIBE_DISPLAY\"" {  } { { "modules/FPGAImplementation.v" "EXIBE_DISPLAY" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694032492368 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display decoder.v(10) " "Verilog HDL Always Construct warning at decoder.v(10): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694032492369 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] decoder.v(10) " "Inferred latch for \"display\[0\]\" at decoder.v(10)" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492369 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] decoder.v(10) " "Inferred latch for \"display\[1\]\" at decoder.v(10)" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492369 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] decoder.v(10) " "Inferred latch for \"display\[2\]\" at decoder.v(10)" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492369 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] decoder.v(10) " "Inferred latch for \"display\[3\]\" at decoder.v(10)" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492369 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] decoder.v(10) " "Inferred latch for \"display\[4\]\" at decoder.v(10)" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492369 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] decoder.v(10) " "Inferred latch for \"display\[5\]\" at decoder.v(10)" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492369 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] decoder.v(10) " "Inferred latch for \"display\[6\]\" at decoder.v(10)" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032492369 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:ENVIA_DADOS " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:ENVIA_DADOS\"" {  } { { "modules/FPGAImplementation.v" "ENVIA_DADOS" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694032492369 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(95) " "Verilog HDL assignment warning at uart_tx.v(95): truncated value with size 32 to match size of target (13)" {  } { { "modules/uart_tx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/uart_tx.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694032492370 "|FPGAImplementation|uart_tx:ENVIA_DADOS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(116) " "Verilog HDL assignment warning at uart_tx.v(116): truncated value with size 32 to match size of target (13)" {  } { { "modules/uart_tx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/uart_tx.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694032492370 "|FPGAImplementation|uart_tx:ENVIA_DADOS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(125) " "Verilog HDL assignment warning at uart_tx.v(125): truncated value with size 32 to match size of target (3)" {  } { { "modules/uart_tx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/uart_tx.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694032492370 "|FPGAImplementation|uart_tx:ENVIA_DADOS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(146) " "Verilog HDL assignment warning at uart_tx.v(146): truncated value with size 32 to match size of target (13)" {  } { { "modules/uart_tx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/uart_tx.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694032492370 "|FPGAImplementation|uart_tx:ENVIA_DADOS"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:EXIBE_DISPLAY\|display\[1\] " "LATCH primitive \"decoder:EXIBE_DISPLAY\|display\[1\]\" is permanently disabled" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1694032492467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:EXIBE_DISPLAY\|display\[0\] " "LATCH primitive \"decoder:EXIBE_DISPLAY\|display\[0\]\" is permanently disabled" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1694032492467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:EXIBE_DISPLAY\|display\[4\] " "LATCH primitive \"decoder:EXIBE_DISPLAY\|display\[4\]\" is permanently disabled" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1694032492467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:EXIBE_DISPLAY\|display\[5\] " "LATCH primitive \"decoder:EXIBE_DISPLAY\|display\[5\]\" is permanently disabled" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1694032492467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:EXIBE_DISPLAY\|display\[6\] " "LATCH primitive \"decoder:EXIBE_DISPLAY\|display\[6\]\" is permanently disabled" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1694032492467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:EXIBE_DISPLAY\|display\[2\] " "LATCH primitive \"decoder:EXIBE_DISPLAY\|display\[2\]\" is permanently disabled" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1694032492467 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "indicaTransmissao GND " "Pin \"indicaTransmissao\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|indicaTransmissao"} { "Warning" "WMLS_MLS_STUCK_PIN" "bitSerialAtualTX VCC " "Pin \"bitSerialAtualTX\" is stuck at VCC" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|bitSerialAtualTX"} { "Warning" "WMLS_MLS_STUCK_PIN" "bitsEstaoEnviados GND " "Pin \"bitsEstaoEnviados\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|bitsEstaoEnviados"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] GND " "Pin \"display\[0\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] GND " "Pin \"display\[1\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] GND " "Pin \"display\[2\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] GND " "Pin \"display\[3\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[4\] GND " "Pin \"display\[4\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[5\] GND " "Pin \"display\[5\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[6\] GND " "Pin \"display\[6\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error GND " "Pin \"error\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|error"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[0\] GND " "Pin \"dados_dht11\[0\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[1\] GND " "Pin \"dados_dht11\[1\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[2\] GND " "Pin \"dados_dht11\[2\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[3\] GND " "Pin \"dados_dht11\[3\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[4\] GND " "Pin \"dados_dht11\[4\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[5\] GND " "Pin \"dados_dht11\[5\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[6\] GND " "Pin \"dados_dht11\[6\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[7\] GND " "Pin \"dados_dht11\[7\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[8\] GND " "Pin \"dados_dht11\[8\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[9\] GND " "Pin \"dados_dht11\[9\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[10\] GND " "Pin \"dados_dht11\[10\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[11\] GND " "Pin \"dados_dht11\[11\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[12\] GND " "Pin \"dados_dht11\[12\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[13\] GND " "Pin \"dados_dht11\[13\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[14\] GND " "Pin \"dados_dht11\[14\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[15\] GND " "Pin \"dados_dht11\[15\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[16\] GND " "Pin \"dados_dht11\[16\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[17\] GND " "Pin \"dados_dht11\[17\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[18\] GND " "Pin \"dados_dht11\[18\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[19\] GND " "Pin \"dados_dht11\[19\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[20\] GND " "Pin \"dados_dht11\[20\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[21\] GND " "Pin \"dados_dht11\[21\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[22\] GND " "Pin \"dados_dht11\[22\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[23\] GND " "Pin \"dados_dht11\[23\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[24\] GND " "Pin \"dados_dht11\[24\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[25\] GND " "Pin \"dados_dht11\[25\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[26\] GND " "Pin \"dados_dht11\[26\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[27\] GND " "Pin \"dados_dht11\[27\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[28\] GND " "Pin \"dados_dht11\[28\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[29\] GND " "Pin \"dados_dht11\[29\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[30\] GND " "Pin \"dados_dht11\[30\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_dht11\[31\] GND " "Pin \"dados_dht11\[31\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694032492893 "|FPGAImplementation|dados_dht11[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694032492893 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694032492957 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694032493327 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.map.smsg " "Generated suppressed messages file C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032493360 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694032493461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694032493461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694032493533 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694032493533 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1694032493533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694032493533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694032493533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694032493566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  6 17:34:53 2023 " "Processing ended: Wed Sep  6 17:34:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694032493566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694032493566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694032493566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032493566 ""}
