
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.89

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: prescale_reg[9]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: prescale_reg[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.05    0.20    0.42    0.42 ^ prescale_reg[9]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         prescale_reg[9] (net)
                  0.20    0.00    0.42 ^ _616_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.09    0.07    0.49 v _616_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _042_ (net)
                  0.09    0.00    0.49 v prescale_reg[9]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: prescale_reg[14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     4    0.04    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v _315_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.07    0.04    1.24 ^ _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _310_[0] (net)
                  0.07    0.00    1.24 ^ _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.20    0.26    1.51 ^ _622_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _312_[0] (net)
                  0.20    0.00    1.51 ^ _433_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     8    0.07    0.29    0.23    1.73 v _433_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _132_ (net)
                  0.29    0.00    1.73 v _466_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
    10    0.08    0.29    0.49    2.22 v _466_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _163_ (net)
                  0.29    0.00    2.22 v _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.34    2.55 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _185_ (net)
                  0.11    0.00    2.55 v _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.20    2.75 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _186_ (net)
                  0.08    0.00    2.75 v _495_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.29    0.20    2.96 ^ _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.29    0.00    2.96 ^ prescale_reg[14]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.96   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ prescale_reg[14]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.15    5.85   library setup time
                                  5.85   data required time
-----------------------------------------------------------------------------
                                  5.85   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  2.89   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: prescale_reg[14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     4    0.04    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v _315_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.07    0.04    1.24 ^ _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _310_[0] (net)
                  0.07    0.00    1.24 ^ _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.20    0.26    1.51 ^ _622_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _312_[0] (net)
                  0.20    0.00    1.51 ^ _433_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     8    0.07    0.29    0.23    1.73 v _433_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _132_ (net)
                  0.29    0.00    1.73 v _466_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
    10    0.08    0.29    0.49    2.22 v _466_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _163_ (net)
                  0.29    0.00    2.22 v _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.34    2.55 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _185_ (net)
                  0.11    0.00    2.55 v _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.20    2.75 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _186_ (net)
                  0.08    0.00    2.75 v _495_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.29    0.20    2.96 ^ _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.29    0.00    2.96 ^ prescale_reg[14]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.96   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ prescale_reg[14]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.15    5.85   library setup time
                                  5.85   data required time
-----------------------------------------------------------------------------
                                  5.85   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  2.89   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.12e-03   1.97e-03   2.61e-08   1.11e-02  25.0%
Combinational          2.15e-02   1.18e-02   6.59e-08   3.32e-02  75.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.06e-02   1.37e-02   9.20e-08   4.43e-02 100.0%
                          69.0%      31.0%       0.0%
