ARM MP0028
"PodWW PosWR DpCtrldW Rfe DpAddrdR Fre"
Cycle=Rfe DpAddrdR Fre PodWW PosWR DpCtrldW
Relax=[Rfe,DpAddrdR,Fre]
Safe=PosWR PodWW DpCtrldW
Prefetch=0:x=F,0:z=W,1:z=F,1:x=T
Com=Rf Fr
Orig=PodWW PosWR DpCtrldW Rfe DpAddrdR Fre
{
%x0=x; %y0=y; %z0=z;
%z1=z; %x1=x;
}
 P0           | P1              ;
 MOV R0,#1    | LDR R0,[%z1]    ;
 STR R0,[%x0] | EOR R1,R0,R0    ;
 MOV R1,#1    | LDR R2,[R1,%x1] ;
 STR R1,[%y0] |                 ;
 LDR R2,[%y0] |                 ;
 CMP R2,R2    |                 ;
 BNE LC00     |                 ;
 LC00:        |                 ;
 MOV R3,#1    |                 ;
 STR R3,[%z0] |                 ;
exists
(1:R0=1 /\ 1:R2=0)
