/** @defgroup systemcontrol_defines System Control

@brief <b>Defined Constants and Types for the LM4F System Control</b>

@ingroup LM4Fxx_defines

@version 1.0.0

@author @htmlonly &copy; @endhtmlonly 2012 Alexandru Gagniuc <mr.nuke.me@gmail.com>

@date 10 March 2013

LGPL License Terms @ref lgpl_license
 */
/*
 * This file is part of the libopencm3 project.
 *
 * Copyright (C) 2012 Alexandru Gagniuc <mr.nuke.me@gmail.com>
 *
 * This library is free software: you can redistribute it and/or modify
 * it under the terms of the GNU Lesser General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public License
 * along with this library.  If not, see <http://www.gnu.org/licenses/>.
 */

#ifndef LM4F_SYSTEMCONTROL_H
#define LM4F_SYSTEMCONTROL_H

/**@{*/

#include <libopencm3/cm3/common.h>
#include <libopencm3/lm4f/memorymap.h>

#define SYSCTL_DID0			MMIO32(SYSCTL_BASE + 0x000)
#define SYSCTL_DID1			MMIO32(SYSCTL_BASE + 0x004)
#define SYSCTL_PBORCTL			MMIO32(SYSCTL_BASE + 0x030)
#define SYSCTL_LDORCTL			MMIO32(SYSCTL_BASE + 0x034)
#define SYSCTL_RIS			MMIO32(SYSCTL_BASE + 0x050)
#define SYSCTL_IMC			MMIO32(SYSCTL_BASE + 0x054)
#define SYSCTL_MISC			MMIO32(SYSCTL_BASE + 0x058)
#define SYSCTL_RESC			MMIO32(SYSCTL_BASE + 0x05C)
#define SYSCTL_RCC			MMIO32(SYSCTL_BASE + 0x060)
#define SYSCTL_PLLCFG			MMIO32(SYSCTL_BASE + 0x064)
#define SYSCTL_GPIOHBCTL		MMIO32(SYSCTL_BASE + 0x06C)
#define SYSCTL_RCC2			MMIO32(SYSCTL_BASE + 0x070)
#define SYSCTL_MOSCCTL			MMIO32(SYSCTL_BASE + 0x07C)
#define SYSCTL_DSLPCLKCFG		MMIO32(SYSCTL_BASE + 0x144)
#define SYSCTL_SYSPROP			MMIO32(SYSCTL_BASE + 0x14C)
#define SYSCTL_PIOSCCAL			MMIO32(SYSCTL_BASE + 0x150)
#define SYSCTL_PIOSCSTAT		MMIO32(SYSCTL_BASE + 0x154)
#define SYSCTL_PLLFREQ0			MMIO32(SYSCTL_BASE + 0x160)
#define SYSCTL_PLLFREQ1			MMIO32(SYSCTL_BASE + 0x164)
#define SYSCTL_PLLSTAT			MMIO32(SYSCTL_BASE + 0x168)
/* Peripheral present */
#define SYSCTL_PPWD			MMIO32(SYSCTL_BASE + 0x300)
#define SYSCTL_PPTIMER			MMIO32(SYSCTL_BASE + 0x304)
#define SYSCTL_PPGPIO			MMIO32(SYSCTL_BASE + 0x308)
#define SYSCTL_PPDMA			MMIO32(SYSCTL_BASE + 0x30C)
#define SYSCTL_PPHIB			MMIO32(SYSCTL_BASE + 0x314)
#define SYSCTL_PPUART			MMIO32(SYSCTL_BASE + 0x318)
#define SYSCTL_PPSSI			MMIO32(SYSCTL_BASE + 0x31C)
#define SYSCTL_PPI2C			MMIO32(SYSCTL_BASE + 0x320)
#define SYSCTL_PPUSB			MMIO32(SYSCTL_BASE + 0x328)
#define SYSCTL_PPCAN			MMIO32(SYSCTL_BASE + 0x334)
#define SYSCTL_PPADC			MMIO32(SYSCTL_BASE + 0x338)
#define SYSCTL_PPACMP			MMIO32(SYSCTL_BASE + 0x33C)
#define SYSCTL_PPPWM			MMIO32(SYSCTL_BASE + 0x340)
#define SYSCTL_PPQEI			MMIO32(SYSCTL_BASE + 0x344)
#define SYSCTL_PPEEPROM			MMIO32(SYSCTL_BASE + 0x358)
#define SYSCTL_PPWTIMER			MMIO32(SYSCTL_BASE + 0x35C)
/* Peripheral software reset */
#define SYSCTL_SRWD			MMIO32(SYSCTL_BASE + 0x500)
#define SYSCTL_SRTIMER			MMIO32(SYSCTL_BASE + 0x504)
#define SYSCTL_SRGPIO			MMIO32(SYSCTL_BASE + 0x508)
#define SYSCTL_SRDMA			MMIO32(SYSCTL_BASE + 0x50C)
#define SYSCTL_SRHIB			MMIO32(SYSCTL_BASE + 0x514)
#define SYSCTL_SRUART			MMIO32(SYSCTL_BASE + 0x518)
#define SYSCTL_SRSSI			MMIO32(SYSCTL_BASE + 0x51C)
#define SYSCTL_SRI2C			MMIO32(SYSCTL_BASE + 0x520)
#define SYSCTL_SRUSB			MMIO32(SYSCTL_BASE + 0x528)
#define SYSCTL_SRCAN			MMIO32(SYSCTL_BASE + 0x534)
#define SYSCTL_SRADC			MMIO32(SYSCTL_BASE + 0x538)
#define SYSCTL_SRACMP			MMIO32(SYSCTL_BASE + 0x53C)
#define SYSCTL_SRPWM			MMIO32(SYSCTL_BASE + 0x540)
#define SYSCTL_SRQEI			MMIO32(SYSCTL_BASE + 0x544)
#define SYSCTL_SREEPROM			MMIO32(SYSCTL_BASE + 0x558)
#define SYSCTL_SRWTIMER			MMIO32(SYSCTL_BASE + 0x55C)
/* Peripheral run mode clock gating control */
#define SYSCTL_RCGCWD			MMIO32(SYSCTL_BASE + 0x600)
#define SYSCTL_RCGCTIMER		MMIO32(SYSCTL_BASE + 0x604)
#define SYSCTL_RCGCGPIO			MMIO32(SYSCTL_BASE + 0x608)
#define SYSCTL_RCGCDMA			MMIO32(SYSCTL_BASE + 0x60C)
#define SYSCTL_RCGCHIB			MMIO32(SYSCTL_BASE + 0x614)
#define SYSCTL_RCGCUART			MMIO32(SYSCTL_BASE + 0x618)
#define SYSCTL_RCGCSSI			MMIO32(SYSCTL_BASE + 0x61C)
#define SYSCTL_RCGCI2C			MMIO32(SYSCTL_BASE + 0x620)
#define SYSCTL_RCGCUSB			MMIO32(SYSCTL_BASE + 0x628)
#define SYSCTL_RCGCCAN			MMIO32(SYSCTL_BASE + 0x634)
#define SYSCTL_RCGCADC			MMIO32(SYSCTL_BASE + 0x638)
#define SYSCTL_RCGCACMP			MMIO32(SYSCTL_BASE + 0x63C)
#define SYSCTL_RCGCPWM			MMIO32(SYSCTL_BASE + 0x640)
#define SYSCTL_RCGCQEI			MMIO32(SYSCTL_BASE + 0x644)
#define SYSCTL_RCGCEEPROM		MMIO32(SYSCTL_BASE + 0x658)
#define SYSCTL_RCGCWTIMER		MMIO32(SYSCTL_BASE + 0x65C)
/* Peripheral sleep mode clock gating control */
#define SYSCTL_SCGCWD			MMIO32(SYSCTL_BASE + 0x700)
#define SYSCTL_SCGCTIMER		MMIO32(SYSCTL_BASE + 0x704)
#define SYSCTL_SCGCGPIO			MMIO32(SYSCTL_BASE + 0x708)
#define SYSCTL_SCGCDMA			MMIO32(SYSCTL_BASE + 0x70C)
#define SYSCTL_SCGCHIB			MMIO32(SYSCTL_BASE + 0x714)
#define SYSCTL_SCGCUART			MMIO32(SYSCTL_BASE + 0x718)
#define SYSCTL_SCGCSSI			MMIO32(SYSCTL_BASE + 0x71C)
#define SYSCTL_SCGCI2C			MMIO32(SYSCTL_BASE + 0x720)
#define SYSCTL_SCGCUSB			MMIO32(SYSCTL_BASE + 0x728)
#define SYSCTL_SCGCCAN			MMIO32(SYSCTL_BASE + 0x734)
#define SYSCTL_SCGCADC			MMIO32(SYSCTL_BASE + 0x738)
#define SYSCTL_SCGCACMP			MMIO32(SYSCTL_BASE + 0x73C)
#define SYSCTL_SCGCPWM			MMIO32(SYSCTL_BASE + 0x740)
#define SYSCTL_SCGCQEI			MMIO32(SYSCTL_BASE + 0x744)
#define SYSCTL_SCGCEEPROM		MMIO32(SYSCTL_BASE + 0x758)
#define SYSCTL_SCGCWTIMER		MMIO32(SYSCTL_BASE + 0x75C)
/* Peripheral deep-sleep mode clock gating control */
#define SYSCTL_DCGCWD			MMIO32(SYSCTL_BASE + 0x800)
#define SYSCTL_DCGCTIMER		MMIO32(SYSCTL_BASE + 0x804)
#define SYSCTL_DCGCGPIO			MMIO32(SYSCTL_BASE + 0x808)
#define SYSCTL_DCGCDMA			MMIO32(SYSCTL_BASE + 0x80C)
#define SYSCTL_DCGCHIB			MMIO32(SYSCTL_BASE + 0x814)
#define SYSCTL_DCGCUART			MMIO32(SYSCTL_BASE + 0x818)
#define SYSCTL_DCGCSSI			MMIO32(SYSCTL_BASE + 0x81C)
#define SYSCTL_DCGCI2C			MMIO32(SYSCTL_BASE + 0x820)
#define SYSCTL_DCGCUSB			MMIO32(SYSCTL_BASE + 0x828)
#define SYSCTL_DCGCCAN			MMIO32(SYSCTL_BASE + 0x834)
#define SYSCTL_DCGCADC			MMIO32(SYSCTL_BASE + 0x838)
#define SYSCTL_DCGCACMP			MMIO32(SYSCTL_BASE + 0x83C)
#define SYSCTL_DCGCPWM			MMIO32(SYSCTL_BASE + 0x840)
#define SYSCTL_DCGCQEI			MMIO32(SYSCTL_BASE + 0x844)
#define SYSCTL_DCGCEEPROM		MMIO32(SYSCTL_BASE + 0x858)
#define SYSCTL_DCGCWTIMER		MMIO32(SYSCTL_BASE + 0x85C)
/* Peripheral ready */
#define SYSCTL_PRWD			MMIO32(SYSCTL_BASE + 0xA00)
#define SYSCTL_PRTIMER			MMIO32(SYSCTL_BASE + 0xA04)
#define SYSCTL_PRGPIO			MMIO32(SYSCTL_BASE + 0xA08)
#define SYSCTL_PRDMA			MMIO32(SYSCTL_BASE + 0xA0C)
#define SYSCTL_PRHIB			MMIO32(SYSCTL_BASE + 0xA14)
#define SYSCTL_PRUART			MMIO32(SYSCTL_BASE + 0xA18)
#define SYSCTL_PRSSI			MMIO32(SYSCTL_BASE + 0xA1C)
#define SYSCTL_PRI2C			MMIO32(SYSCTL_BASE + 0xA20)
#define SYSCTL_PRUSB			MMIO32(SYSCTL_BASE + 0xA28)
#define SYSCTL_PRCAN			MMIO32(SYSCTL_BASE + 0xA34)
#define SYSCTL_PRADC			MMIO32(SYSCTL_BASE + 0xA38)
#define SYSCTL_PRACMP			MMIO32(SYSCTL_BASE + 0xA3C)
#define SYSCTL_PRPWM			MMIO32(SYSCTL_BASE + 0xA40)
#define SYSCTL_PRQEI			MMIO32(SYSCTL_BASE + 0xA44)
#define SYSCTL_PREEPROM			MMIO32(SYSCTL_BASE + 0xA58)
#define SYSCTL_PRWTIMER			MMIO32(SYSCTL_BASE + 0xA5C)
/* =============================================================================
 * System Control Legacy Registers
 * ---------------------------------------------------------------------------*/
#ifdef LM4F_LEGACY_SYSCTL
#define SYSCTL_DC0			MMIO32(SYSCTL_BASE + 0x008)
#define SYSCTL_DC1			MMIO32(SYSCTL_BASE + 0x010)
#define SYSCTL_DC2			MMIO32(SYSCTL_BASE + 0x014)
#define SYSCTL_DC3			MMIO32(SYSCTL_BASE + 0x018)
#define SYSCTL_DC4			MMIO32(SYSCTL_BASE + 0x01C)
#define SYSCTL_DC5			MMIO32(SYSCTL_BASE + 0x020)
#define SYSCTL_DC6			MMIO32(SYSCTL_BASE + 0x024)
#define SYSCTL_DC7			MMIO32(SYSCTL_BASE + 0x028)
#define SYSCTL_DC8			MMIO32(SYSCTL_BASE + 0x02C)
#define SYSCTL_SRCR0			MMIO32(SYSCTL_BASE + 0x040)
#define SYSCTL_SRCR1			MMIO32(SYSCTL_BASE + 0x044)
#define SYSCTL_SRCR2			MMIO32(SYSCTL_BASE + 0x048)
#define SYSCTL_RCGC0			MMIO32(SYSCTL_BASE + 0x100)
#define SYSCTL_RCGC1			MMIO32(SYSCTL_BASE + 0x104)
#define SYSCTL_RCGC2			MMIO32(SYSCTL_BASE + 0x108)
#define SYSCTL_SCGC0			MMIO32(SYSCTL_BASE + 0x110)
#define SYSCTL_SCGC1			MMIO32(SYSCTL_BASE + 0x114)
#define SYSCTL_SCGC2			MMIO32(SYSCTL_BASE + 0x118)
#define SYSCTL_DCGC0			MMIO32(SYSCTL_BASE + 0x120)
#define SYSCTL_DCGC1			MMIO32(SYSCTL_BASE + 0x124)
#define SYSCTL_DCGC2			MMIO32(SYSCTL_BASE + 0x128)
#define SYSCTL_DC9			MMIO32(SYSCTL_BASE + 0x190)
#define SYSCTL_NVMSTAT			MMIO32(SYSCTL_BASE + 0x1A0)
#endif /* LM4F_LEGACY_SYSCTL */

/* =============================================================================
 * SYSCTL_DID0 values
 * ---------------------------------------------------------------------------*/
/** DID0 version */
#define SYSCTL_DID0_VER_MASK		(7 << 28)
/** Device class */
#define SYSCTL_DID0_CLASS_MASK		(0xFF << 16)
/** Major revision */
#define SYSCTL_DID0_MAJOR_MASK		(0xFF << 8)
/** Minor revision */
#define SYSCTL_DID0_MAJOR_MASK		(0xFF << 8)

/* =============================================================================
 * SYSCTL_DID1 values
 * ---------------------------------------------------------------------------*/
/** DID1 version */
#define SYSCTL_DID1_VER_MASK		(0xF << 28)
/** Family */
#define SYSCTL_DID1_FAM_MASK		(0xF << 24)
/** Part number */
#define SYSCTL_DID1_PARTNO_MASK		(0xFF << 16)
/** Pin count */
#define SYSCTL_DID1_PINCOUNT_MASK	(0x7 << 13)
#define SYSCTL_DID1_PINCOUNT_28P	(0x0 << 13)
#define SYSCTL_DID1_PINCOUNT_48P	(0x1 << 13)
#define SYSCTL_DID1_PINCOUNT_100P	(0x2 << 13)
#define SYSCTL_DID1_PINCOUNT_64P	(0x3 << 13)
#define SYSCTL_DID1_PINCOUNT_144P	(0x4 << 13)
#define SYSCTL_DID1_PINCOUNT_157P	(0x5 << 13)
/** Temperature range */
#define SYSCTL_DID1_TEMP_MASK		(0x7 << 5)
#define SYSCTL_DID1_TEMP_0_70		(0x0 << 5)
#define SYSCTL_DID1_TEMP_M40_85		(0x1 << 5)
#define SYSCTL_DID1_TEMP_M40_105	(0x2 << 5)
/** Package */
#define SYSCTL_DID1_PKG_MASK		(0x3 << 5)
#define SYSCTL_DID1_PKG_SOIC		(0x0 << 5)
#define SYSCTL_DID1_PKG_LQFP		(0x1 << 5)
#define SYSCTL_DID1_PKG_BGA		(0x2 << 5)
/** ROHS compliance */
#define SYSCTL_DID1_ROHS		(1 << 2)
/** Qualification status */
#define SYSCTL_DID1_QUAL_MASK		(3 << 0)

/* =============================================================================
 * SYSCTL_PBORCTL values
 * ---------------------------------------------------------------------------*/
/** BOR interrupt or reset */
#define SYSCTL_PBORCTL_BORIOR		(1 << 1)

/* =============================================================================
 * SYSCTL_RIS values
 * ---------------------------------------------------------------------------*/
/** MOSC Power Up Raw Interrupt Status */
#define SYSCTL_RIS_MOSCPUPRIS		(1 << 8)
/** USB PLL Lock Raw Interrupt Status */
#define SYSCTL_RIS_USBPLLLRIS		(1 << 7)
/** PLL Lock Raw Interrupt Status */
#define SYSCTL_RIS_PLLLRIS		(1 << 6)
/** Main Oscillator Failure Raw Interrupt Status */
#define SYSCTL_RIS_MOFRIS		(1 << 3)
/** Brown-Out Reset Raw Interrupt Status */
#define SYSCTL_RIS_BORRIS		(1 << 1)

/* =============================================================================
 * SYSCTL_IMC values
 * ---------------------------------------------------------------------------*/
/** MOSC Power Up Raw Interrupt Status */
#define SYSCTL_IMC_MOSCPUPIM		(1 << 8)
/** USB PLL Lock Raw Interrupt Status */
#define SYSCTL_IMC_USBPLLLIM		(1 << 7)
/** PLL Lock Raw Interrupt Status */
#define SYSCTL_IMC_PLLLIM		(1 << 6)
/** Main Oscillator Failure Raw Interrupt Status */
#define SYSCTL_IMC_MOFIM		(1 << 3)
/** Brown-Out Reset Raw Interrupt Status */
#define SYSCTL_IMC_BORIM		(1 << 1)

/* =============================================================================
 * SYSCTL_MISC values
 * ---------------------------------------------------------------------------*/
/** MOSC Power Up Raw Interrupt Status */
#define SYSCTL_MISC_MOSCPUPMIS		(1 << 8)
/** USB PLL Lock Raw Interrupt Status */
#define SYSCTL_MISC_USBPLLLMIS		(1 << 7)
/** PLL Lock Raw Interrupt Status */
#define SYSCTL_MISC_PLLLMIS		(1 << 6)
/** Main Oscillator Failure Raw Interrupt Status */
#define SYSCTL_MISC_MOFMIS		(1 << 3)
/** Brown-Out Reset Raw Interrupt Status */
#define SYSCTL_MISC_BORMIS		(1 << 1)

/* =============================================================================
 * SYSCTL_RESC values
 * ---------------------------------------------------------------------------*/
/** MOSC Failure Reset */
#define SYSCTL_RESC_MOSCFAIL		(1 << 18)
/** Watchdog Timer 1 Reset */
#define SYSCTL_RESC_WDT1		(1 << 5)
/** Software Reset */
#define SYSCTL_RESC_SW			(1 << 4)
/** Watchdog Timer 0 Reset */
#define SYSCTL_RESC_WDT0		(1 << 3)
/** Brown-Out Reset */
#define SYSCTL_RESC_BOR			(1 << 2)
/** Power-On Reset */
#define SYSCTL_RESC_POR			(1 << 1)
/** External Reset */
#define SYSCTL_RESC_EXT			(1 << 0)

/* =============================================================================
 * SYSCTL_RCC values
 * ---------------------------------------------------------------------------*/
/** Auto Clock Gating */
#define SYSCTL_RCC_ACG			(1 << 27)
/** System Clock Divisor */
#define SYSCTL_RCC_SYSDIV_MASK		(0xF << 23)
/** Enable System Clock Divider */
#define SYSCTL_RCC_USESYSDIV		(1 << 22)
/** Enable PWM Clock Divisor */
#define SYSCTL_RCC_USEPWMDIV		(1 << 20)
/** PWM Unit Clock Divisor */
#define SYSCTL_RCC_PWMDIV_MASK		(0xF << 17)
#define SYSCTL_RCC_PWMDIV_2		(0x0 << 17)
#define SYSCTL_RCC_PWMDIV_4		(0x1 << 17)
#define SYSCTL_RCC_PWMDIV_8		(0x2 << 17)
#define SYSCTL_RCC_PWMDIV_16		(0x3 << 17)
#define SYSCTL_RCC_PWMDIV_32		(0x4 << 17)
#define SYSCTL_RCC_PWMDIV_64		(0x5 << 17)
/** PLL Power Down */
#define SYSCTL_RCC_PWRDN		(1 << 13)
/** PLL Bypass */
#define SYSCTL_RCC_BYPASS		(1 << 11)
/** Crystal Value */
#define SYSCTL_RCC_XTAL_MASK		(0x1F << 6)
#define SYSCTL_RCC_XTAL_4M		(0x06 << 6)
#define SYSCTL_RCC_XTAL_4M_096		(0x07 << 6)
#define SYSCTL_RCC_XTAL_4M_9152		(0x08 << 6)
#define SYSCTL_RCC_XTAL_5M		(0x09 << 6)
#define SYSCTL_RCC_XTAL_5M_12		(0x0A << 6)
#define SYSCTL_RCC_XTAL_6M		(0x0B << 6)
#define SYSCTL_RCC_XTAL_6M_144		(0x0C << 6)
#define SYSCTL_RCC_XTAL_7M_3728		(0x0D << 6)
#define SYSCTL_RCC_XTAL_8M		(0x0E << 6)
#define SYSCTL_RCC_XTAL_8M_192		(0x0F << 6)
#define SYSCTL_RCC_XTAL_10M		(0x10 << 6)
#define SYSCTL_RCC_XTAL_12M		(0x11 << 6)
#define SYSCTL_RCC_XTAL_12M_288		(0x12 << 6)
#define SYSCTL_RCC_XTAL_13M_56		(0x13 << 6)
#define SYSCTL_RCC_XTAL_14M_31818	(0x14 << 6)
#define SYSCTL_RCC_XTAL_16M		(0x15 << 6)
#define SYSCTL_RCC_XTAL_16M_384		(0x16 << 6)
#define SYSCTL_RCC_XTAL_18M		(0x17 << 6)
#define SYSCTL_RCC_XTAL_20M		(0x18 << 6)
#define SYSCTL_RCC_XTAL_24M		(0x19 << 6)
#define SYSCTL_RCC_XTAL_25M		(0x1A << 6)
/** Oscillator Source */
#define SYSCTL_RCC_OSCSRC_MASK		(0x3 << 4)
#define SYSCTL_RCC_OSCSRC_MOSC		(0x0 << 4)
#define SYSCTL_RCC_OSCSRC_PIOSC		(0x1 << 4)
#define SYSCTL_RCC_OSCSRC_PIOSC_D4	(0x2 << 4)
#define SYSCTL_RCC_OSCSRC_30K		(0x3 << 4)
/** Precision Internal Oscillator Disable */
#define SYSCTL_RCC_IOSCDIS		(1 << 1)
/** Main Oscillator Disable */
#define SYSCTL_RCC_MOSCDIS		(1 << 0)

/* =============================================================================
 * SYSCTL_GPIOHBCTL values
 * ---------------------------------------------------------------------------*/
#define SYSCTL_GPIOHBCTL_PORTQ		(1 << 14)
#define SYSCTL_GPIOHBCTL_PORTP		(1 << 13)
#define SYSCTL_GPIOHBCTL_PORTN		(1 << 12)
#define SYSCTL_GPIOHBCTL_PORTM		(1 << 11)
#define SYSCTL_GPIOHBCTL_PORTL		(1 << 10)
#define SYSCTL_GPIOHBCTL_PORTK		(1 << 9)
#define SYSCTL_GPIOHBCTL_PORTJ		(1 << 8)
#define SYSCTL_GPIOHBCTL_PORTH		(1 << 7)
#define SYSCTL_GPIOHBCTL_PORTG		(1 << 6)
#define SYSCTL_GPIOHBCTL_PORTF		(1 << 5)
#define SYSCTL_GPIOHBCTL_PORTE		(1 << 4)
#define SYSCTL_GPIOHBCTL_PORTD		(1 << 3)
#define SYSCTL_GPIOHBCTL_PORTC		(1 << 2)
#define SYSCTL_GPIOHBCTL_PORTB		(1 << 1)
#define SYSCTL_GPIOHBCTL_PORTA		(1 << 0)

/* =============================================================================
 * SYSCTL_RCC2 values
 * ---------------------------------------------------------------------------*/
/** RCC2 overides RCC */
#define SYSCTL_RCC2_USERCC2		(1 << 31)
/** Divide PLL as 400 MHz vs. 200 MHz */
#define SYSCTL_RCC2_DIV400		(1 << 30)
/** Auto Clock Gating */
#define SYSCTL_RCC2_ACG			(1 << 27)
/** System Clock Divisor 2 */
#define SYSCTL_RCC2_SYSDIV2_MASK	(0x3F << 23)
/** Additional LSB for SYSDIV2 */
#define SYSCTL_RCC2_SYSDIV2LSB		(1 << 22)
/** System clock divisor mask when RCC2_DIV400 is set */
#define SYSCTL_RCC2_SYSDIV400_MASK	(0x7F << 22)
/** Power-Down USB PLL */
#define SYSCTL_RCC2_USBPWRDN		(1 << 14)
/** PLL Power Down 2 */
#define SYSCTL_RCC2_PWRDN2		(1 << 13)
/** PLL Bypass 2 */
#define SYSCTL_RCC2_BYPASS2		(1 << 11)
/** Oscillator Source 2 */
#define SYSCTL_RCC2_OSCSRC2_MASK	(0x7 << 4)
#define SYSCTL_RCC2_OSCSRC2_MOSC	(0x0 << 4)
#define SYSCTL_RCC2_OSCSRC2_PIOSC	(0x1 << 4)
#define SYSCTL_RCC2_OSCSRC2_PIOSC_D4	(0x2 << 4)
#define SYSCTL_RCC2_OSCSRC2_30K		(0x3 << 4)
#define SYSCTL_RCC2_OSCSRC2_32K768	(0x7 << 4)

/* =============================================================================
 * SYSCTL_MOSCCTL values
 * ---------------------------------------------------------------------------*/
/** No Crystal Connected */
#define SYSCTL_MOSCCTL_NOXTAL		(1 << 2)
/** MOSC Failure Action */
#define SYSCTL_MOSCCTL_MOSCIM		(1 << 1)
/** Clock Validation for MOSC */
#define SYSCTL_MOSCCTL_CVAL		(1 << 0)

/* =============================================================================
 * SYSCTL_DSLPCLKCFG values
 * ---------------------------------------------------------------------------*/
/*TODO*/

/* =============================================================================
 * SYSCTL_SYSPROP values
 * ---------------------------------------------------------------------------*/
/** FPU present */
#define SYSCTL_SYSPROP_FPU		(1 << 0)

/* =============================================================================
 * SYSCTL_PIOSCCAL values
 * ---------------------------------------------------------------------------*/
/** Use User Trim Value */
#define SYSCTL_PIOSCCAL_UTEN		(1 << 31)
/** Start calibration */
#define SYSCTL_PIOSCCAL_CAL		(1 << 9)
/** Update trim */
#define SYSCTL_PIOSCCAL_UPDATE		(1 << 8)
/** User Trim Value */
#define SYSCTL_PIOSCCAL_UT_MASK		(0x7F << 0)

/* =============================================================================
 * SYSCTL_PIOSCSTAT values
 * ---------------------------------------------------------------------------*/
/** Default Trim Value */
#define SYSCTL_PIOSCSTAT_DT_MASK	(0x7F << 16)
/** Calibration result */
#define SYSCTL_PIOSCSTAT_RESULT_MASK	(0x3 << 8)
/** Calibration Trim Value */
#define SYSCTL_PIOSCSTAT_CT_MASK	(0x7F << 0)
/* =============================================================================
 * SYSCTL_PLLFREQ0 values
 * ---------------------------------------------------------------------------*/
/** PLL M fractional value */
#define SYSCTL_PLLFREQ0_MFRAC_MASK	(0x3FF << 10)
/** PLL M integer value */
#define SYSCTL_PLLFREQ0_MINT_MASK	(0x3FF << 0)

/* =============================================================================
 * SYSCTL_PLLFREQ1 values
 * ---------------------------------------------------------------------------*/
/** PLL Q value */
#define SYSCTL_PLLFREQ1_Q_MASK		(0x1F << 8)
/** PLL N value */
#define SYSCTL_PLLFREQ1_N_MASK		(0x1F << 0)

/* =============================================================================
 * SYSCTL_PLLSTAT values
 * ---------------------------------------------------------------------------*/
/** PLL lock */
#define SYSCTL_PLLSTAT_LOCK		(1 << 0)

/* =============================================================================
 * Convenience definitions for a readable API
 * ---------------------------------------------------------------------------*/
/**
 * \brief Clock enable definitions
 *
 * The definitions are specified in the form
 * 31:5 register offset from SYSCTL_BASE for the clock register
 * 4:0  bit offset for the given peripheral
 *
 * The names have the form [clock_type]_[periph_type]_[periph_number]
 * Where clock_type is
 *     RCC for run clock
 *     SCC for sleep clock
 *     DCC for deep-sleep clock
 */
typedef enum {
	/*
	 * Run clock control
	 */
	RCC_WD0 = ((u32)&SYSCTL_RCGCWD - SYSCTL_BASE) << 5,
	RCC_WD1,

	RCC_TIMER0 = ((u32)&SYSCTL_RCGCTIMER - SYSCTL_BASE) << 5,
	RCC_TIMER1,
	RCC_TIMER2,
	RCC_TIMER3,
	RCC_TIMER4,
	RCC_TIMER5,

	RCC_GPIOA = ((u32)&SYSCTL_RCGCGPIO - SYSCTL_BASE) << 5,
	RCC_GPIOB,
	RCC_GPIOC,
	RCC_GPIOD,
	RCC_GPIOE,
	RCC_GPIOF,
	RCC_GPIOG,
	RCC_GPIOH,
	RCC_GPIOJ,
	RCC_GPIOK,
	RCC_GPIOL,
	RCC_GPIOM,
	RCC_GPION,
	RCC_GPIOP,
	RCC_GPIOQ,

	RCC_DMA = ((u32)&SYSCTL_RCGCDMA - SYSCTL_BASE) << 5,

	RCC_HIB = ((u32)&SYSCTL_RCGCGPIO - SYSCTL_BASE) << 5,

	RCC_UART0 = ((u32)&SYSCTL_RCGCUART - SYSCTL_BASE) << 5,
	RCC_UART1,
	RCC_UART2,
	RCC_UART3,
	RCC_UART4,
	RCC_UART5,
	RCC_UART6,
	RCC_UART7,

	RCC_SSI0 = ((u32)&SYSCTL_RCGCSSI - SYSCTL_BASE) << 5,
	RCC_SSI1,
	RCC_SSI2,
	RCC_SSI3,

	RCC_I2C0 = ((u32)&SYSCTL_RCGCI2C - SYSCTL_BASE) << 5,
	RCC_I2C1,
	RCC_I2C2,
	RCC_I2C3,
	RCC_I2C4,
	RCC_I2C5,

	RCC_USB0 = ((u32)&SYSCTL_RCGCUSB - SYSCTL_BASE) << 5,

	RCC_CAN0 = ((u32)&SYSCTL_RCGCCAN - SYSCTL_BASE) << 5,
	RCC_CAN1,

	RCC_ADC0 = ((u32)&SYSCTL_RCGCADC - SYSCTL_BASE) << 5,
	RCC_ADC1,

	RCC_ACMP0 = ((u32)&SYSCTL_RCGCACMP - SYSCTL_BASE) << 5,

	RCC_PWM0 = ((u32)&SYSCTL_RCGCPWM - SYSCTL_BASE) << 5,
	RCC_PWM1,

	RCC_QEI0 = ((u32)&SYSCTL_RCGCQEI - SYSCTL_BASE) << 5,
	RCC_QEI1,

	RCC_EEPROM0 = ((u32)&SYSCTL_RCGCEEPROM - SYSCTL_BASE) << 5,

	RCC_WTIMER0 = ((u32)&SYSCTL_RCGCWTIMER - SYSCTL_BASE) << 5,
	RCC_WTIMER1,
	RCC_WTIMER2,
	RCC_WTIMER3,
	RCC_WTIMER4,
	RCC_WTIMER5,


	/*
	 * Sleep clock control
	 */
	SCC_WD0 = ((u32)&SYSCTL_SCGCWD - SYSCTL_BASE) << 5,
	SCC_WD1,

	SCC_TIMER0 = ((u32)&SYSCTL_SCGCTIMER - SYSCTL_BASE) << 5,
	SCC_TIMER1,
	SCC_TIMER2,
	SCC_TIMER3,
	SCC_TIMER4,
	SCC_TIMER5,

	SCC_GPIOA = ((u32)&SYSCTL_SCGCGPIO - SYSCTL_BASE) << 5,
	SCC_GPIOB,
	SCC_GPIOC,
	SCC_GPIOD,
	SCC_GPIOE,
	SCC_GPIOF,
	SCC_GPIOG,
	SCC_GPIOH,
	SCC_GPIOJ,
	SCC_GPIOK,
	SCC_GPIOL,
	SCC_GPIOM,
	SCC_GPION,
	SCC_GPIOP,
	SCC_GPIOQ,

	SCC_DMA = ((u32)&SYSCTL_SCGCDMA - SYSCTL_BASE) << 5,

	SCC_HIB = ((u32)&SYSCTL_SCGCGPIO - SYSCTL_BASE) << 5,

	SCC_UART0 = ((u32)&SYSCTL_SCGCUART - SYSCTL_BASE) << 5,
	SCC_UART1,
	SCC_UART2,
	SCC_UART3,
	SCC_UART4,
	SCC_UART5,
	SCC_UART6,
	SCC_UART7,

	SCC_SSI0 = ((u32)&SYSCTL_SCGCSSI - SYSCTL_BASE) << 5,
	SCC_SSI1,
	SCC_SSI2,
	SCC_SSI3,

	SCC_I2C0 = ((u32)&SYSCTL_SCGCI2C - SYSCTL_BASE) << 5,
	SCC_I2C1,
	SCC_I2C2,
	SCC_I2C3,
	SCC_I2C4,
	SCC_I2C5,

	SCC_USB0 = ((u32)&SYSCTL_SCGCUSB - SYSCTL_BASE) << 5,

	SCC_CAN0 = ((u32)&SYSCTL_SCGCCAN - SYSCTL_BASE) << 5,
	SCC_CAN1,

	SCC_ADC0 = ((u32)&SYSCTL_SCGCADC - SYSCTL_BASE) << 5,
	SCC_ADC1,

	SCC_ACMP0 = ((u32)&SYSCTL_SCGCACMP - SYSCTL_BASE) << 5,

	SCC_PWM0 = ((u32)&SYSCTL_SCGCPWM - SYSCTL_BASE) << 5,
	SCC_PWM1,

	SCC_QEI0 = ((u32)&SYSCTL_SCGCQEI - SYSCTL_BASE) << 5,
	SCC_QEI1,

	SCC_EEPROM0 = ((u32)&SYSCTL_SCGCEEPROM - SYSCTL_BASE) << 5,

	SCC_WTIMER0 = ((u32)&SYSCTL_SCGCWTIMER - SYSCTL_BASE) << 5,
	SCC_WTIMER1,
	SCC_WTIMER2,
	SCC_WTIMER3,
	SCC_WTIMER4,
	SCC_WTIMER5,

	/*
	 * Deep-sleep clock control
	 */
	DCC_WD0 = ((u32)&SYSCTL_DCGCWD - SYSCTL_BASE) << 5,
	DCC_WD1,

	DCC_TIMER0 = ((u32)&SYSCTL_DCGCTIMER - SYSCTL_BASE) << 5,
	DCC_TIMER1,
	DCC_TIMER2,
	DCC_TIMER3,
	DCC_TIMER4,
	DCC_TIMER5,

	DCC_GPIOA = ((u32)&SYSCTL_DCGCGPIO - SYSCTL_BASE) << 5,
	DCC_GPIOB,
	DCC_GPIOC,
	DCC_GPIOD,
	DCC_GPIOE,
	DCC_GPIOF,
	DCC_GPIOG,
	DCC_GPIOH,
	DCC_GPIOJ,
	DCC_GPIOK,
	DCC_GPIOL,
	DCC_GPIOM,
	DCC_GPION,
	DCC_GPIOP,
	DCC_GPIOQ,

	DCC_DMA = ((u32)&SYSCTL_DCGCDMA - SYSCTL_BASE) << 5,

	DCC_HIB = ((u32)&SYSCTL_DCGCGPIO - SYSCTL_BASE) << 5,

	DCC_UART0 = ((u32)&SYSCTL_DCGCUART - SYSCTL_BASE) << 5,
	DCC_UART1,
	DCC_UART2,
	DCC_UART3,
	DCC_UART4,
	DCC_UART5,
	DCC_UART6,
	DCC_UART7,

	DCC_SSI0 = ((u32)&SYSCTL_DCGCSSI - SYSCTL_BASE) << 5,
	DCC_SSI1,
	DCC_SSI2,
	DCC_SSI3,

	DCC_I2C0 = ((u32)&SYSCTL_DCGCI2C - SYSCTL_BASE) << 5,
	DCC_I2C1,
	DCC_I2C2,
	DCC_I2C3,
	DCC_I2C4,
	DCC_I2C5,

	DCC_USB0 = ((u32)&SYSCTL_DCGCUSB - SYSCTL_BASE) << 5,

	DCC_CAN0 = ((u32)&SYSCTL_DCGCCAN - SYSCTL_BASE) << 5,
	DCC_CAN1,

	DCC_ADC0 = ((u32)&SYSCTL_DCGCADC - SYSCTL_BASE) << 5,
	DCC_ADC1,

	DCC_ACMP0 = ((u32)&SYSCTL_DCGCACMP - SYSCTL_BASE) << 5,

	DCC_PWM0 = ((u32)&SYSCTL_DCGCPWM - SYSCTL_BASE) << 5,
	DCC_PWM1,

	DCC_QEI0 = ((u32)&SYSCTL_DCGCQEI - SYSCTL_BASE) << 5,
	DCC_QEI1,

	DCC_EEPROM0 = ((u32)&SYSCTL_DCGCEEPROM - SYSCTL_BASE) << 5,

	DCC_WTIMER0 = ((u32)&SYSCTL_DCGCWTIMER - SYSCTL_BASE) << 5,
	DCC_WTIMER1,
	DCC_WTIMER2,
	DCC_WTIMER3,
	DCC_WTIMER4,
	DCC_WTIMER5,

} clken_t;

/* =============================================================================
 * Function prototypes
 * ---------------------------------------------------------------------------*/
BEGIN_DECLS

void periph_clock_enable(clken_t periph);
void periph_clock_disable(clken_t periph);

END_DECLS

/**@}*/

#endif /* LM4F_SYSTEMCONTROL_H */



