// Seed: 1722674569
module module_0 (
    input logic id_0,
    input logic id_1
    , id_22,
    output id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input logic id_7,
    output id_8
    , id_23,
    inout id_9,
    output id_10,
    input id_11,
    input id_12,
    output id_13,
    output logic id_14,
    input id_15,
    input logic id_16,
    output id_17,
    output logic id_18,
    input id_19,
    input id_20,
    input id_21
);
  defparam id_24.id_25 = 1;
  assign id_23 = {1, 1} == 1;
  type_0 id_26 (
      .id_0(id_8),
      .id_1(1),
      .id_2(1),
      .id_3(""),
      .id_4(1 == 1)
  );
  assign id_9[1] = "" * id_4 + id_3;
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    output logic id_4
);
  logic id_22;
  assign id_9 = 1;
  always @(1) begin
    id_22 = id_19;
  end
endmodule
