verilog work "netgen/par/compteur_timesim.v"
vhdl work "counter_test.vhd"
