git clone --depth 1 --no-tags https://github.com/ee20b117/CAD-for-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729690770
git clone --depth 1 --no-tags https://github.com/AbdulMoizSheikh1/test2_eng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726912653
git clone --depth 1 --no-tags https://github.com/tsirleo/SchemaDefinition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729156023
git clone --depth 1 --no-tags https://github.com/yashk2530/FPU-Design-for-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732465699
git clone --depth 1 --no-tags https://github.com/vishwaskarale83/crypto-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732467345
git clone --depth 1 --no-tags https://github.com/SamanMohseni/MIPSProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731902657
git clone --depth 1 --no-tags https://github.com/fronklp/Connect4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728413554
git clone --depth 1 --no-tags https://github.com/KrawezG/iu4_verilog_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732440365
git clone --depth 1 --no-tags https://github.com/Udit8348/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729290467
git clone --depth 1 --no-tags https://github.com/itsHamdySalem/Multipliers-Mania.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732376243
git clone --depth 1 --no-tags https://github.com/Sameersinghere/100dayschallenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724737130
git clone --depth 1 --no-tags https://github.com/Sara-Gamal1/Adders-Multipliers-Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726476047
git clone --depth 1 --no-tags https://github.com/Deepakvlsi/-100daysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730521512
git clone --depth 1 --no-tags https://github.com/CptCrasher/FinalProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724377478
git clone --depth 1 --no-tags https://github.com/PradhyumnaVA/adld_aat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732418566
git clone --depth 1 --no-tags https://github.com/Russ420/SoCLab-ExtraLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732449369
git clone --depth 1 --no-tags https://github.com/HoraceKuo/SoC-lab_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731550616
git clone --depth 1 --no-tags https://github.com/SamehOssama/CA-8259-PIC-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725201385
git clone --depth 1 --no-tags https://github.com/ibad23/Simon-Says.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724950564
git clone --depth 1 --no-tags https://github.com/dinakaran2805/cs6230.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728375591
git clone --depth 1 --no-tags https://github.com/Deepak42074/100daysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727243055
git clone --depth 1 --no-tags https://github.com/sevenworm7/Hardware_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728671330
git clone --depth 1 --no-tags https://github.com/jsdus/ATM-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729930002
git clone --depth 1 --no-tags https://github.com/MintChocoManju/CA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731573655
git clone --depth 1 --no-tags https://github.com/huangxc6/verilog_oj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725097589
git clone --depth 1 --no-tags https://github.com/miya4649/Live_Audio_KV260_KR260_Template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732256999
git clone --depth 1 --no-tags https://github.com/haziqrohail/Practice_Caraval.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723890785
git clone --depth 1 --no-tags https://github.com/algofoogle/solo-squash-caravel-v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723889276
git clone --depth 1 --no-tags https://github.com/jyotibasm/RTL_Internship_Project_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724538560
git clone --depth 1 --no-tags https://github.com/SamikshaAtiwadkar/booth_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725468242
git clone --depth 1 --no-tags https://github.com/ColdWallet-DescDeHardware/PIN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724849772
git clone --depth 1 --no-tags https://github.com/Jaishivarai/RTL_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725447599
git clone --depth 1 --no-tags https://github.com/TharunSaiBesthaGaddam/OBC_DCT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726086786
git clone --depth 1 --no-tags https://github.com/hxac/verilaor_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725885177
git clone --depth 1 --no-tags https://github.com/yathAg/AES_gf180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727088437
git clone --depth 1 --no-tags https://github.com/TarikMerzkani01/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726689698
git clone --depth 1 --no-tags https://github.com/OmarNehad/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726753705
git clone --depth 1 --no-tags https://github.com/StrafeNDestroy/Verilog-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727525590
git clone --depth 1 --no-tags https://github.com/EthanL929/Cycle-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726359661
git clone --depth 1 --no-tags https://github.com/amendoz1/final_projectV2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728475340
git clone --depth 1 --no-tags https://github.com/nurjahan-shiah/Verilog_DE10_Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728850125
git clone --depth 1 --no-tags https://github.com/Dedorou/TRNG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727912102
git clone --depth 1 --no-tags https://github.com/GU-Student-Projects/CPEN230L_T.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728477635
git clone --depth 1 --no-tags https://github.com/YuJunsang/Logic_design_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726788220
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/Pak-DSP-Caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729743066
git clone --depth 1 --no-tags https://github.com/edwardchang9/2023-FALL-NYCU-SOC-LAB4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728678599
git clone --depth 1 --no-tags https://github.com/paras1009/ANN_IIITD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730100181
git clone --depth 1 --no-tags https://github.com/yyu233/pipelined_risc_alu-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730017539
git clone --depth 1 --no-tags https://github.com/Rahul2o2/CS6320_Project_EE20B105_EE20B098.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729703448
git clone --depth 1 --no-tags https://github.com/Squareless-XD/2023Spring-UCAS-CODlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730310384
git clone --depth 1 --no-tags https://github.com/wakuto/our_first_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727227725
git clone --depth 1 --no-tags https://github.com/Peer2446/PongProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727759785
git clone --depth 1 --no-tags https://github.com/Hema1001/Double-precision-Floating-Point-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729716003
git clone --depth 1 --no-tags https://github.com/john-1109/SoC-Lab-WLOS-Baseline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729621187
git clone --depth 1 --no-tags https://github.com/TGWil/Final-github.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730905040
git clone --depth 1 --no-tags https://github.com/shehab2020556/washing-machine-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731209916
git clone --depth 1 --no-tags https://github.com/BlondInchIk/Some_magic_with_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728389996
git clone --depth 1 --no-tags https://github.com/mmorri22/nd-mips8-efabless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727034626
git clone --depth 1 --no-tags https://github.com/Fap15203/lab-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726096348
git clone --depth 1 --no-tags https://github.com/Invisiphantom/Y86-64-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729097060
git clone --depth 1 --no-tags https://github.com/seanfu56/ca_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724943190
git clone --depth 1 --no-tags https://github.com/lvd0611/motor_step.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728694169
git clone --depth 1 --no-tags https://github.com/chethanpasupulety/COA-LAB-AUTUMN-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728996305
git clone --depth 1 --no-tags https://github.com/Mohanad-Bador/8259A_PIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732471590
git clone --depth 1 --no-tags https://github.com/AhmedWaeI/InterruptController8259A-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732377516
git clone --depth 1 --no-tags https://github.com/Nightmare-ing/fpga-learning-projs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728276671
git clone --depth 1 --no-tags https://github.com/ChenJY455/DD_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724460233
git clone --depth 1 --no-tags https://github.com/islamibr/hdl_problem_solving.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731171007
git clone --depth 1 --no-tags https://github.com/AhmedSamy02/Adders-Multipliers-Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723978956
git clone --depth 1 --no-tags https://github.com/Phan1148/UCLA-ECE216A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728017398
git clone --depth 1 --no-tags https://github.com/Pinigelbard/SPI-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724133983
git clone --depth 1 --no-tags https://github.com/cycalan/CA_lab2_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724578375
git clone --depth 1 --no-tags https://github.com/davkin0203/ECE128-FPGA-Lab-11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724803921
git clone --depth 1 --no-tags https://github.com/lmerinsingh/256-Point-Cascade-FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725453440
git clone --depth 1 --no-tags https://github.com/030525/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725129017
git clone --depth 1 --no-tags https://github.com/Tejashreeh17/RTL_project_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725930709
git clone --depth 1 --no-tags https://github.com/mathis-s/SoomRV-GF180MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726441255
git clone --depth 1 --no-tags https://github.com/melikturker/RV32I_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725713565
git clone --depth 1 --no-tags https://github.com/Jboyrox/AHD_2023_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726660133
git clone --depth 1 --no-tags https://github.com/Zeljko9999/Queue-Stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726567646
git clone --depth 1 --no-tags https://github.com/kinjal3175/Risc-micomios-processor-32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726798364
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_udptool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727498111
git clone --depth 1 --no-tags https://github.com/OmarNehad/Tail-Lights-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726756546
git clone --depth 1 --no-tags https://github.com/Ritvik123487/Black_Jack_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727905636
git clone --depth 1 --no-tags https://github.com/gwjm/CSM152A_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724305950
git clone --depth 1 --no-tags https://github.com/gabrielrochass/Projeto-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728315659
git clone --depth 1 --no-tags https://github.com/Temistat/Checksum-Generation-and-Validation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728363838
git clone --depth 1 --no-tags https://github.com/Selimkhatib/deneme.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728588025
git clone --depth 1 --no-tags https://github.com/Moezarella12/Digital-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726201812
git clone --depth 1 --no-tags https://github.com/bpremika/final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726391694
git clone --depth 1 --no-tags https://github.com/burakalbeni/IC_design_with_openlane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729931997
git clone --depth 1 --no-tags https://github.com/keisuke0821/axi_gb_rotary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729770119
git clone --depth 1 --no-tags https://github.com/YoussefNasser11/Factorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729349056
git clone --depth 1 --no-tags https://github.com/Marcus305/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729636128
git clone --depth 1 --no-tags https://github.com/Xeokj/CSE3016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729548166
git clone --depth 1 --no-tags https://github.com/Dhanush-04/4bit-ALU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729529752
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/2x2_eFPGA_180nm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730247258
git clone --depth 1 --no-tags https://github.com/oreo10baht/HWSYNLAB2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729055717
