\newacronym{fifo}{FIFO}{First-In-First-Out}
\newacronym{lru}{LRU}{Least Recently Used}
\newacronym{lfu}{LFU}{Least Frequently Used}
\newacronym{lfuda}{LFUDA}{Least Frequently Used with Dynamic Aging}
\newacronym[plural=CPUs, firstplural=Central Processing Units]{cpu}{CPU}{Central Processing Unit}
\newacronym{dram}{DRAM}{Dynamic Random Access Memory}
\newacronym{sram}{SRAM}{Static Random Access Memory}
\newacronym{mfu}{MFU}{Most Frequently Used}
\newacronym{sfifo}{SFIFO}{Segemented First-In-First-Out}
\newacronym{mrre}{MRRe}{Most Recently Referenced}
\newacronym{lrre}{LRRe}{Least Recently Referenced}
\newacronym{plru}{PLRU}{Partitioned Least Recently Used}
\newacronym{mru}{MRU}{Most Recently Used}
\newacronym{plrut}{PLRUt}{Pseudo Least Recently Used (Tree-Based)}
\newacronym{lru-k}{LRU-$K$}{Least Recently Used (with $k$ previous references)}
\newacronym{lfu-k}{LFU-$K$}{Least Frequently Used (with $k$ previous references)}
\newacronym{eelru}{EELRU}{Early Eviction Least Recently Used}
\newacronym{wfl}{WFL}{Wood, Fernandez and Long \cite{woodMinimizationDemandPaging1983}}
\newacronym{ubm}{UBM}{Unified Buffer Management \cite{kimLowoverheadHighperformanceUnified2000}}
\newacronym{bplru}{BPLRU}{Basic Pseudo Least Recently Used}
\newacronym{mplru}{MPLRU}{Modified Pseudo Least Recently Used}
\newacronym{tbai}{TBAI}{Two-Block Access Indicators}
\newacronym{mbai}{MBAI}{Multi-Block Access Indicators}
\newacronym{hlru}{HLRU}{History Least Recently Used}
\newacronym{nru}{NRU}{Not Recently Used}
\newacronym{rlr}{RLR}{Reference Locality Replacement}
\newacronym{prl}{PRL}{Profile Reference Locality}
\newacronym{orl}{ORL}{Online Reference Locality}
\newacronym{isa}{ISA}{Instruction Set Architecture}
\newacronym{cots}{COTS}{Commercial Off-The-Shelf}
\newacronym{lacs}{LACS}{Locality-Aware Cost-Sensitive}
\newacronym{noc}{NoC}{Network-on-Chip}
\newacronym{dip}{DIP}{Dynamic Insertion Policy}
\newacronym{bip}{BIP}{Bimodal Insertion Policy}
\newacronym{cmp}{CMP}{Chip Multi-Processors}
\newacronym{aip}{AIP}{Access Interval Predictor}
\newacronym{lvp}{LvP}{Live Time Predictor}
\newacronym{llc}{LLC}{Last Level Cache}
\newacronym[plural=MSHRs, firstplural=Miss Information/Status Holding Registers (MSHRs)]{mshr}{MSHR}{Miss Information/Status Holding Register}
\newacronym{mpki}{MPKI}{Misses per Thousand Instructions}
\newacronym{obl}{OBL}{One Block Lookahead}
\newacronym{spaid}{SPAID}{Speculatively Prefetching Anticipated Interprocedural Dereferences}
\newacronym{ooo}{OoO}{Out-of-Order}
\newacronym{smack}{SMACK}{System Metric for Applciation Cache Knowledge}
\newacronym{dma}{DMA}{Direct Memory Access}
\newacronym{sdram}{SDRAM}{Synchronous Dynamic Random Access Memory}
\newacronym[plural=DSPs. firstplural=Digital Signal Processors]{dsp}{DSP}{Digital Signal Processor}
\newacronym{soc}{SoC}{System-on-Chip}
\newacronym{mpsoc}{MPSoC}{Multi-Processor System-on-Chip}
\newacronym{lirs}{LIRS}{Low Inter-reference Recency Set}
\newacronym{irr}{IRR}{Inter-Reference Recency}
\newacronym{dig}{DIG}{Degree of Inter-reference Gap}
\newacronym{rrip}{RRIP}{Re-reference Interval Prediction}
\newacronym{lru-war}{LRU-WAR}{Least Recently Used with Working Area Restriction}
\newacronym{lru-warlock}{LRU-WARLock}{Least Recently Used with Working Area Restriction with Locking}
\newacronym{ipc}{IPC}{Instruction-per-Cycle}
\newacronym{fpga}{FPGA}{Field Programmable Gate Array}
\newacronym{iss}{ISS}{Instruction Set Simulator}
\newacronym{risc}{RISC}{Reduced Instruction Set Computer}
\newacronym{cisc}{CISC}{Complex Instruction Set Computer}
\newacronym[plural=XPMs, firstplural=Xilinx Parameterized Macros (XPMs)]{xpm}{XPM}{Xilinx Parameterized Macro}
\newacronym{lsu}{LSU}{Load-Store Unit}
\newacronym[plural=BRAMs, firstplural=Block Ram Access Memories]{bram}{BRAM}{Block Random Access Memory}