Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "UnitControl.v" in library work
Compiling verilog file "SyncRAM.v" in library work
Module <UnitControl> compiled
Compiling verilog file "select_writeData.v" in library work
Module <SyncRAM> compiled
Compiling verilog file "Reg_File.v" in library work
Module <select_writeData> compiled
Compiling verilog file "JumpLogic.v" in library work
Module <Reg_File> compiled
Compiling verilog file "InstructionMemory.v" in library work
Module <JumpLogic> compiled
Compiling verilog file "ALU.v" in library work
Module <InstructionMemory> compiled
Compiling verilog file "Main.v" in library work
Module <ALU> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work>.

Analyzing hierarchy for module <InstructionMemory> in library <work>.

Analyzing hierarchy for module <UnitControl> in library <work>.

Analyzing hierarchy for module <Reg_File> in library <work>.

Analyzing hierarchy for module <ALU> in library <work> with parameters.
	ADD = "000"
	AND = "010"
	OR = "011"
	SUB = "001"
	XOR = "100"

Analyzing hierarchy for module <SyncRAM> in library <work>.

Analyzing hierarchy for module <JumpLogic> in library <work>.

Analyzing hierarchy for module <select_writeData> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
WARNING:Xst:863 - "Main.v" line 9: Name conflict (<flags> and <Flags>, renaming flags as flags_rnm0).
Module <Main> is correct for synthesis.
 
Analyzing module <InstructionMemory> in library <work>.
Module <InstructionMemory> is correct for synthesis.
 
Analyzing module <UnitControl> in library <work>.
Module <UnitControl> is correct for synthesis.
 
Analyzing module <Reg_File> in library <work>.
Module <Reg_File> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
	ADD = 3'b000
	AND = 3'b010
	OR = 3'b011
	SUB = 3'b001
	XOR = 3'b100
WARNING:Xst:905 - "ALU.v" line 24: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <MSB>, <result>, <overflow>, <underflow>
Module <ALU> is correct for synthesis.
 
Analyzing module <SyncRAM> in library <work>.
Module <SyncRAM> is correct for synthesis.
 
Analyzing module <JumpLogic> in library <work>.
Module <JumpLogic> is correct for synthesis.
 
Analyzing module <select_writeData> in library <work>.
Module <select_writeData> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <InstructionMemory>.
    Related source file is "InstructionMemory.v".
Unit <InstructionMemory> synthesized.


Synthesizing Unit <UnitControl>.
    Related source file is "UnitControl.v".
Unit <UnitControl> synthesized.


Synthesizing Unit <Reg_File>.
    Related source file is "Reg_File.v".
    Found 4x8-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 4x8-bit dual-port RAM <Mram_registers_ren> for signal <registers>.
    Found 4x8-bit dual-port RAM <Mram_registers_ren_1> for signal <registers>.
    Summary:
	inferred   3 RAM(s).
Unit <Reg_File> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:646 - Signal <underflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <overflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <extra> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MSB<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <$old_overflow_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <$old_underflow_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit xor2 for signal <old_result_7$xor0000> created at line 38.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <SyncRAM>.
    Related source file is "SyncRAM.v".
    Found 256x8-bit single-port RAM <Mram_mem_data> for signal <mem_data>.
    Found 8-bit register for signal <read_data>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <SyncRAM> synthesized.


Synthesizing Unit <JumpLogic>.
    Related source file is "JumpLogic.v".
WARNING:Xst:647 - Input <isjump> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <data_xor>.
Unit <JumpLogic> synthesized.


Synthesizing Unit <select_writeData>.
    Related source file is "select_writeData.v".
    Found 8-bit 4-to-1 multiplexer for signal <write_data>.
    Summary:
	inferred   8 Multiplexer(s).
Unit <select_writeData> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
WARNING:Xst:647 - Input <boton> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btnLEDS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inst_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <is_move> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <is_mem_access> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Inst<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit register for signal <ALU_Flags>.
    Found 8-bit up counter for signal <PC>.
    Found 8-bit comparator less for signal <PC$cmp_lt0000> created at line 90.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x8-bit single-port RAM                             : 1
 4x8-bit dual-port RAM                                 : 3
# Adders/Subtractors                                   : 2
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 2
 3-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Reg_File>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <write_addr>    |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <read_addr1>    |          |
    |     doB            | connected to signal <read_data1>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <write_addr>    |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <read_addr2>    |          |
    |     doB            | connected to signal <read_data2>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers_ren_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <write_addr>    |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <reg_address>   |          |
    |     doB            | connected to signal <registro>      |          |
    -----------------------------------------------------------------------
Unit <Reg_File> synthesized (advanced).

Synthesizing (advanced) Unit <SyncRAM>.
INFO:Xst:3226 - The RAM <Mram_mem_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | no-change                           |          |
    |     clkA           | connected to signal <clk_arduino>   | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to signal <read_data>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <SyncRAM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x8-bit single-port block RAM                       : 1
 4x8-bit dual-port distributed RAM                     : 3
# Adders/Subtractors                                   : 2
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <ram/Mram_mem_data> of sequential type is unconnected in block <Main>.

Optimizing unit <Main> ...

Optimizing unit <ALU> ...
WARNING:Xst:1294 - Latch <alu/_old_overflow_8> is equivalent to a wire in block <Main>.
WARNING:Xst:1294 - Latch <alu/_old_underflow_9> is equivalent to a wire in block <Main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 52

Cell Usage :
# BELS                             : 82
#      GND                         : 1
#      LUT1                        : 8
#      LUT2                        : 9
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 12
#      LUT4                        : 13
#      LUT4_D                      : 4
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 11
#      FDE                         : 3
#      FDRE                        : 8
# RAMS                             : 24
#      RAM16X1D                    : 24
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 3
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                       26  out of   4656     0%  
 Number of Slice Flip Flops:             11  out of   9312     0%  
 Number of 4 input LUTs:                 96  out of   9312     1%  
    Number used as logic:                48
    Number used as RAMs:                 48
 Number of IOs:                          52
 Number of bonded IOBs:                  23  out of    190    12%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 35    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.719ns (Maximum Frequency: 114.686MHz)
   Minimum input arrival time before clock: 2.544ns
   Maximum output required time after clock: 5.203ns
   Maximum combinational path delay: 5.910ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.719ns (frequency: 114.686MHz)
  Total number of paths / destination ports: 8369 / 142
-------------------------------------------------------------------------
Delay:               8.719ns (Levels of Logic = 12)
  Source:            PC_2 (FF)
  Destination:       ALU_Flags_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: PC_2 to ALU_Flags_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.514   0.796  PC_2 (PC_2)
     LUT4:I3->O            1   0.612   0.387  input2_ALU<0>1_SW1 (N9)
     LUT4:I2->O            8   0.612   0.643  I_M/data<7>1 (Inst<7>)
     RAM16X1D:DPRA0->DPO    1   0.612   0.387  RF/Mram_registers_ren1 (read_data2<0>)
     LUT3:I2->O            1   0.612   0.000  alu/Madd__AUX_3_lut<0> (alu/Madd__AUX_3_lut<0>)
     MUXCY:S->O            1   0.404   0.000  alu/Madd__AUX_3_cy<0> (alu/Madd__AUX_3_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  alu/Madd__AUX_3_cy<1> (alu/Madd__AUX_3_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  alu/Madd__AUX_3_cy<2> (alu/Madd__AUX_3_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  alu/Madd__AUX_3_cy<3> (alu/Madd__AUX_3_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  alu/Madd__AUX_3_cy<4> (alu/Madd__AUX_3_cy<4>)
     XORCY:CI->O           2   0.699   0.383  alu/Madd__AUX_3_xor<5> (result<5>)
     LUT4:I3->O            1   0.612   0.360  alu/flags_2_and000028_SW0 (N7)
     LUT4:I3->O            1   0.612   0.000  alu/flags_2_and000028 (flags_rnm0<2>)
     FDE:D                     0.268          ALU_Flags_2
    ----------------------------------------
    Total                      8.719ns (5.763ns logic, 2.956ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              2.544ns (Levels of Logic = 1)
  Source:            isntruction_wenable (PAD)
  Destination:       PC_0 (FF)
  Destination Clock: clk rising

  Data Path: isntruction_wenable to PC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.643  isntruction_wenable_IBUF (isntruction_wenable_IBUF)
     FDRE:R                    0.795          PC_0
    ----------------------------------------
    Total                      2.544ns (1.901ns logic, 0.643ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              5.203ns (Levels of Logic = 1)
  Source:            RF/Mram_registers_ren_18 (RAM)
  Destination:       registro<7> (PAD)
  Source Clock:      clk rising

  Data Path: RF/Mram_registers_ren_18 to registro<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1D:WCLK->DPO    2   1.654   0.380  RF/Mram_registers_ren_18 (LEDS_7_OBUF)
     OBUF:I->O                 3.169          registro_7_OBUF (registro<7>)
    ----------------------------------------
    Total                      5.203ns (4.823ns logic, 0.380ns route)
                                       (92.7% logic, 7.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32 / 16
-------------------------------------------------------------------------
Delay:               5.910ns (Levels of Logic = 3)
  Source:            reg_address<1> (PAD)
  Destination:       registro<7> (PAD)

  Data Path: reg_address<1> to registro<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.643  reg_address_1_IBUF (reg_address_1_IBUF)
     RAM16X1D:DPRA1->DPO    2   0.612   0.380  RF/Mram_registers_ren_12 (LEDS_1_OBUF)
     OBUF:I->O                 3.169          registro_1_OBUF (registro<1>)
    ----------------------------------------
    Total                      5.910ns (4.887ns logic, 1.023ns route)
                                       (82.7% logic, 17.3% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.68 secs
 
--> 

Total memory usage is 212848 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    6 (   0 filtered)

