
PWM_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000095e8  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000610  08009880  08009880  00019880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e90  08009e90  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  08009e90  08009e90  00019e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e98  08009e98  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e98  08009e98  00019e98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009e9c  08009e9c  00019e9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  08009ea0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  24000010  08009eb0  00020010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  24000070  08009f10  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000062c  240000d0  08009f70  000200d0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  240006fc  08009f70  000206fc  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   00024a65  00000000  00000000  000200fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 0000382b  00000000  00000000  00044b63  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00001538  00000000  00000000  00048390  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000013e0  00000000  00000000  000498c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  000381bb  00000000  00000000  0004aca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00012628  00000000  00000000  00082e63  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    00165500  00000000  00000000  0009548b  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  001fa98b  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005a70  00000000  00000000  001faa08  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d0 	.word	0x240000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08009868 	.word	0x08009868

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d4 	.word	0x240000d4
 80002d4:	08009868 	.word	0x08009868

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b972 	b.w	80005d4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9e08      	ldr	r6, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	4688      	mov	r8, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	d14b      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000316:	428a      	cmp	r2, r1
 8000318:	4615      	mov	r5, r2
 800031a:	d967      	bls.n	80003ec <__udivmoddi4+0xe4>
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0720 	rsb	r7, r2, #32
 8000326:	fa01 f302 	lsl.w	r3, r1, r2
 800032a:	fa20 f707 	lsr.w	r7, r0, r7
 800032e:	4095      	lsls	r5, r2
 8000330:	ea47 0803 	orr.w	r8, r7, r3
 8000334:	4094      	lsls	r4, r2
 8000336:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800033a:	0c23      	lsrs	r3, r4, #16
 800033c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000340:	fa1f fc85 	uxth.w	ip, r5
 8000344:	fb0e 8817 	mls	r8, lr, r7, r8
 8000348:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034c:	fb07 f10c 	mul.w	r1, r7, ip
 8000350:	4299      	cmp	r1, r3
 8000352:	d909      	bls.n	8000368 <__udivmoddi4+0x60>
 8000354:	18eb      	adds	r3, r5, r3
 8000356:	f107 30ff 	add.w	r0, r7, #4294967295
 800035a:	f080 811b 	bcs.w	8000594 <__udivmoddi4+0x28c>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 8118 	bls.w	8000594 <__udivmoddi4+0x28c>
 8000364:	3f02      	subs	r7, #2
 8000366:	442b      	add	r3, r5
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000370:	fb0e 3310 	mls	r3, lr, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 fc0c 	mul.w	ip, r0, ip
 800037c:	45a4      	cmp	ip, r4
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x8c>
 8000380:	192c      	adds	r4, r5, r4
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295
 8000386:	f080 8107 	bcs.w	8000598 <__udivmoddi4+0x290>
 800038a:	45a4      	cmp	ip, r4
 800038c:	f240 8104 	bls.w	8000598 <__udivmoddi4+0x290>
 8000390:	3802      	subs	r0, #2
 8000392:	442c      	add	r4, r5
 8000394:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000398:	eba4 040c 	sub.w	r4, r4, ip
 800039c:	2700      	movs	r7, #0
 800039e:	b11e      	cbz	r6, 80003a8 <__udivmoddi4+0xa0>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c6 4300 	strd	r4, r3, [r6]
 80003a8:	4639      	mov	r1, r7
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d909      	bls.n	80003c6 <__udivmoddi4+0xbe>
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	f000 80eb 	beq.w	800058e <__udivmoddi4+0x286>
 80003b8:	2700      	movs	r7, #0
 80003ba:	e9c6 0100 	strd	r0, r1, [r6]
 80003be:	4638      	mov	r0, r7
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	fab3 f783 	clz	r7, r3
 80003ca:	2f00      	cmp	r7, #0
 80003cc:	d147      	bne.n	800045e <__udivmoddi4+0x156>
 80003ce:	428b      	cmp	r3, r1
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xd0>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 80fa 	bhi.w	80005cc <__udivmoddi4+0x2c4>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb61 0303 	sbc.w	r3, r1, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4698      	mov	r8, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d0e0      	beq.n	80003a8 <__udivmoddi4+0xa0>
 80003e6:	e9c6 4800 	strd	r4, r8, [r6]
 80003ea:	e7dd      	b.n	80003a8 <__udivmoddi4+0xa0>
 80003ec:	b902      	cbnz	r2, 80003f0 <__udivmoddi4+0xe8>
 80003ee:	deff      	udf	#255	; 0xff
 80003f0:	fab2 f282 	clz	r2, r2
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f040 808f 	bne.w	8000518 <__udivmoddi4+0x210>
 80003fa:	1b49      	subs	r1, r1, r5
 80003fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000400:	fa1f f885 	uxth.w	r8, r5
 8000404:	2701      	movs	r7, #1
 8000406:	fbb1 fcfe 	udiv	ip, r1, lr
 800040a:	0c23      	lsrs	r3, r4, #16
 800040c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000410:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000414:	fb08 f10c 	mul.w	r1, r8, ip
 8000418:	4299      	cmp	r1, r3
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x124>
 800041c:	18eb      	adds	r3, r5, r3
 800041e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x122>
 8000424:	4299      	cmp	r1, r3
 8000426:	f200 80cd 	bhi.w	80005c4 <__udivmoddi4+0x2bc>
 800042a:	4684      	mov	ip, r0
 800042c:	1a59      	subs	r1, r3, r1
 800042e:	b2a3      	uxth	r3, r4
 8000430:	fbb1 f0fe 	udiv	r0, r1, lr
 8000434:	fb0e 1410 	mls	r4, lr, r0, r1
 8000438:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800043c:	fb08 f800 	mul.w	r8, r8, r0
 8000440:	45a0      	cmp	r8, r4
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x14c>
 8000444:	192c      	adds	r4, r5, r4
 8000446:	f100 33ff 	add.w	r3, r0, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x14a>
 800044c:	45a0      	cmp	r8, r4
 800044e:	f200 80b6 	bhi.w	80005be <__udivmoddi4+0x2b6>
 8000452:	4618      	mov	r0, r3
 8000454:	eba4 0408 	sub.w	r4, r4, r8
 8000458:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800045c:	e79f      	b.n	800039e <__udivmoddi4+0x96>
 800045e:	f1c7 0c20 	rsb	ip, r7, #32
 8000462:	40bb      	lsls	r3, r7
 8000464:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000468:	ea4e 0e03 	orr.w	lr, lr, r3
 800046c:	fa01 f407 	lsl.w	r4, r1, r7
 8000470:	fa20 f50c 	lsr.w	r5, r0, ip
 8000474:	fa21 f30c 	lsr.w	r3, r1, ip
 8000478:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800047c:	4325      	orrs	r5, r4
 800047e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000482:	0c2c      	lsrs	r4, r5, #16
 8000484:	fb08 3319 	mls	r3, r8, r9, r3
 8000488:	fa1f fa8e 	uxth.w	sl, lr
 800048c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000490:	fb09 f40a 	mul.w	r4, r9, sl
 8000494:	429c      	cmp	r4, r3
 8000496:	fa02 f207 	lsl.w	r2, r2, r7
 800049a:	fa00 f107 	lsl.w	r1, r0, r7
 800049e:	d90b      	bls.n	80004b8 <__udivmoddi4+0x1b0>
 80004a0:	eb1e 0303 	adds.w	r3, lr, r3
 80004a4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004a8:	f080 8087 	bcs.w	80005ba <__udivmoddi4+0x2b2>
 80004ac:	429c      	cmp	r4, r3
 80004ae:	f240 8084 	bls.w	80005ba <__udivmoddi4+0x2b2>
 80004b2:	f1a9 0902 	sub.w	r9, r9, #2
 80004b6:	4473      	add	r3, lr
 80004b8:	1b1b      	subs	r3, r3, r4
 80004ba:	b2ad      	uxth	r5, r5
 80004bc:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c0:	fb08 3310 	mls	r3, r8, r0, r3
 80004c4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004c8:	fb00 fa0a 	mul.w	sl, r0, sl
 80004cc:	45a2      	cmp	sl, r4
 80004ce:	d908      	bls.n	80004e2 <__udivmoddi4+0x1da>
 80004d0:	eb1e 0404 	adds.w	r4, lr, r4
 80004d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80004d8:	d26b      	bcs.n	80005b2 <__udivmoddi4+0x2aa>
 80004da:	45a2      	cmp	sl, r4
 80004dc:	d969      	bls.n	80005b2 <__udivmoddi4+0x2aa>
 80004de:	3802      	subs	r0, #2
 80004e0:	4474      	add	r4, lr
 80004e2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004e6:	fba0 8902 	umull	r8, r9, r0, r2
 80004ea:	eba4 040a 	sub.w	r4, r4, sl
 80004ee:	454c      	cmp	r4, r9
 80004f0:	46c2      	mov	sl, r8
 80004f2:	464b      	mov	r3, r9
 80004f4:	d354      	bcc.n	80005a0 <__udivmoddi4+0x298>
 80004f6:	d051      	beq.n	800059c <__udivmoddi4+0x294>
 80004f8:	2e00      	cmp	r6, #0
 80004fa:	d069      	beq.n	80005d0 <__udivmoddi4+0x2c8>
 80004fc:	ebb1 050a 	subs.w	r5, r1, sl
 8000500:	eb64 0403 	sbc.w	r4, r4, r3
 8000504:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000508:	40fd      	lsrs	r5, r7
 800050a:	40fc      	lsrs	r4, r7
 800050c:	ea4c 0505 	orr.w	r5, ip, r5
 8000510:	e9c6 5400 	strd	r5, r4, [r6]
 8000514:	2700      	movs	r7, #0
 8000516:	e747      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000518:	f1c2 0320 	rsb	r3, r2, #32
 800051c:	fa20 f703 	lsr.w	r7, r0, r3
 8000520:	4095      	lsls	r5, r2
 8000522:	fa01 f002 	lsl.w	r0, r1, r2
 8000526:	fa21 f303 	lsr.w	r3, r1, r3
 800052a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800052e:	4338      	orrs	r0, r7
 8000530:	0c01      	lsrs	r1, r0, #16
 8000532:	fbb3 f7fe 	udiv	r7, r3, lr
 8000536:	fa1f f885 	uxth.w	r8, r5
 800053a:	fb0e 3317 	mls	r3, lr, r7, r3
 800053e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000542:	fb07 f308 	mul.w	r3, r7, r8
 8000546:	428b      	cmp	r3, r1
 8000548:	fa04 f402 	lsl.w	r4, r4, r2
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x256>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f107 3cff 	add.w	ip, r7, #4294967295
 8000554:	d22f      	bcs.n	80005b6 <__udivmoddi4+0x2ae>
 8000556:	428b      	cmp	r3, r1
 8000558:	d92d      	bls.n	80005b6 <__udivmoddi4+0x2ae>
 800055a:	3f02      	subs	r7, #2
 800055c:	4429      	add	r1, r5
 800055e:	1acb      	subs	r3, r1, r3
 8000560:	b281      	uxth	r1, r0
 8000562:	fbb3 f0fe 	udiv	r0, r3, lr
 8000566:	fb0e 3310 	mls	r3, lr, r0, r3
 800056a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056e:	fb00 f308 	mul.w	r3, r0, r8
 8000572:	428b      	cmp	r3, r1
 8000574:	d907      	bls.n	8000586 <__udivmoddi4+0x27e>
 8000576:	1869      	adds	r1, r5, r1
 8000578:	f100 3cff 	add.w	ip, r0, #4294967295
 800057c:	d217      	bcs.n	80005ae <__udivmoddi4+0x2a6>
 800057e:	428b      	cmp	r3, r1
 8000580:	d915      	bls.n	80005ae <__udivmoddi4+0x2a6>
 8000582:	3802      	subs	r0, #2
 8000584:	4429      	add	r1, r5
 8000586:	1ac9      	subs	r1, r1, r3
 8000588:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800058c:	e73b      	b.n	8000406 <__udivmoddi4+0xfe>
 800058e:	4637      	mov	r7, r6
 8000590:	4630      	mov	r0, r6
 8000592:	e709      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000594:	4607      	mov	r7, r0
 8000596:	e6e7      	b.n	8000368 <__udivmoddi4+0x60>
 8000598:	4618      	mov	r0, r3
 800059a:	e6fb      	b.n	8000394 <__udivmoddi4+0x8c>
 800059c:	4541      	cmp	r1, r8
 800059e:	d2ab      	bcs.n	80004f8 <__udivmoddi4+0x1f0>
 80005a0:	ebb8 0a02 	subs.w	sl, r8, r2
 80005a4:	eb69 020e 	sbc.w	r2, r9, lr
 80005a8:	3801      	subs	r0, #1
 80005aa:	4613      	mov	r3, r2
 80005ac:	e7a4      	b.n	80004f8 <__udivmoddi4+0x1f0>
 80005ae:	4660      	mov	r0, ip
 80005b0:	e7e9      	b.n	8000586 <__udivmoddi4+0x27e>
 80005b2:	4618      	mov	r0, r3
 80005b4:	e795      	b.n	80004e2 <__udivmoddi4+0x1da>
 80005b6:	4667      	mov	r7, ip
 80005b8:	e7d1      	b.n	800055e <__udivmoddi4+0x256>
 80005ba:	4681      	mov	r9, r0
 80005bc:	e77c      	b.n	80004b8 <__udivmoddi4+0x1b0>
 80005be:	3802      	subs	r0, #2
 80005c0:	442c      	add	r4, r5
 80005c2:	e747      	b.n	8000454 <__udivmoddi4+0x14c>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	442b      	add	r3, r5
 80005ca:	e72f      	b.n	800042c <__udivmoddi4+0x124>
 80005cc:	4638      	mov	r0, r7
 80005ce:	e708      	b.n	80003e2 <__udivmoddi4+0xda>
 80005d0:	4637      	mov	r7, r6
 80005d2:	e6e9      	b.n	80003a8 <__udivmoddi4+0xa0>

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005dc:	2003      	movs	r0, #3
 80005de:	f000 f99b 	bl	8000918 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80005e2:	f001 fec1 	bl	8002368 <HAL_RCC_GetSysClockFreq>
 80005e6:	4601      	mov	r1, r0
 80005e8:	4b13      	ldr	r3, [pc, #76]	; (8000638 <HAL_Init+0x60>)
 80005ea:	699b      	ldr	r3, [r3, #24]
 80005ec:	0a1b      	lsrs	r3, r3, #8
 80005ee:	f003 030f 	and.w	r3, r3, #15
 80005f2:	4a12      	ldr	r2, [pc, #72]	; (800063c <HAL_Init+0x64>)
 80005f4:	5cd3      	ldrb	r3, [r2, r3]
 80005f6:	f003 031f 	and.w	r3, r3, #31
 80005fa:	fa21 f303 	lsr.w	r3, r1, r3
 80005fe:	4a10      	ldr	r2, [pc, #64]	; (8000640 <HAL_Init+0x68>)
 8000600:	6013      	str	r3, [r2, #0]

  /* Update the SystemD2Clock global variable */
  SystemD2Clock = (SystemCoreClock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000602:	4b0f      	ldr	r3, [pc, #60]	; (8000640 <HAL_Init+0x68>)
 8000604:	681a      	ldr	r2, [r3, #0]
 8000606:	4b0c      	ldr	r3, [pc, #48]	; (8000638 <HAL_Init+0x60>)
 8000608:	699b      	ldr	r3, [r3, #24]
 800060a:	f003 030f 	and.w	r3, r3, #15
 800060e:	490b      	ldr	r1, [pc, #44]	; (800063c <HAL_Init+0x64>)
 8000610:	5ccb      	ldrb	r3, [r1, r3]
 8000612:	f003 031f 	and.w	r3, r3, #31
 8000616:	fa22 f303 	lsr.w	r3, r2, r3
 800061a:	4a0a      	ldr	r2, [pc, #40]	; (8000644 <HAL_Init+0x6c>)
 800061c:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800061e:	2000      	movs	r0, #0
 8000620:	f000 f812 	bl	8000648 <HAL_InitTick>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <HAL_Init+0x56>
  {
    return HAL_ERROR;
 800062a:	2301      	movs	r3, #1
 800062c:	e002      	b.n	8000634 <HAL_Init+0x5c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800062e:	f008 fdcb 	bl	80091c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000632:	2300      	movs	r3, #0
}
 8000634:	4618      	mov	r0, r3
 8000636:	bd80      	pop	{r7, pc}
 8000638:	58024400 	.word	0x58024400
 800063c:	08009e80 	.word	0x08009e80
 8000640:	24000008 	.word	0x24000008
 8000644:	2400000c 	.word	0x2400000c

08000648 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000650:	4b15      	ldr	r3, [pc, #84]	; (80006a8 <HAL_InitTick+0x60>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d101      	bne.n	800065c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000658:	2301      	movs	r3, #1
 800065a:	e021      	b.n	80006a0 <HAL_InitTick+0x58>
      return HAL_ERROR;
    }
  }
#else
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800065c:	4b13      	ldr	r3, [pc, #76]	; (80006ac <HAL_InitTick+0x64>)
 800065e:	681a      	ldr	r2, [r3, #0]
 8000660:	4b11      	ldr	r3, [pc, #68]	; (80006a8 <HAL_InitTick+0x60>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	4619      	mov	r1, r3
 8000666:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800066a:	fbb3 f3f1 	udiv	r3, r3, r1
 800066e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000672:	4618      	mov	r0, r3
 8000674:	f000 f983 	bl	800097e <HAL_SYSTICK_Config>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 800067e:	2301      	movs	r3, #1
 8000680:	e00e      	b.n	80006a0 <HAL_InitTick+0x58>
  }
#endif

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	2b0f      	cmp	r3, #15
 8000686:	d80a      	bhi.n	800069e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000688:	2200      	movs	r2, #0
 800068a:	6879      	ldr	r1, [r7, #4]
 800068c:	f04f 30ff 	mov.w	r0, #4294967295
 8000690:	f000 f94d 	bl	800092e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000694:	4a06      	ldr	r2, [pc, #24]	; (80006b0 <HAL_InitTick+0x68>)
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800069a:	2300      	movs	r3, #0
 800069c:	e000      	b.n	80006a0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800069e:	2301      	movs	r3, #1
}
 80006a0:	4618      	mov	r0, r3
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	24000004 	.word	0x24000004
 80006ac:	24000008 	.word	0x24000008
 80006b0:	24000000 	.word	0x24000000

080006b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80006b8:	4b06      	ldr	r3, [pc, #24]	; (80006d4 <HAL_IncTick+0x20>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	461a      	mov	r2, r3
 80006be:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <HAL_IncTick+0x24>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	4413      	add	r3, r2
 80006c4:	4a04      	ldr	r2, [pc, #16]	; (80006d8 <HAL_IncTick+0x24>)
 80006c6:	6013      	str	r3, [r2, #0]
}
 80006c8:	bf00      	nop
 80006ca:	46bd      	mov	sp, r7
 80006cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d0:	4770      	bx	lr
 80006d2:	bf00      	nop
 80006d4:	24000004 	.word	0x24000004
 80006d8:	24000100 	.word	0x24000100

080006dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  return uwTick;
 80006e0:	4b03      	ldr	r3, [pc, #12]	; (80006f0 <HAL_GetTick+0x14>)
 80006e2:	681b      	ldr	r3, [r3, #0]
}
 80006e4:	4618      	mov	r0, r3
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	24000100 	.word	0x24000100

080006f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006fc:	f7ff ffee 	bl	80006dc <HAL_GetTick>
 8000700:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800070c:	d005      	beq.n	800071a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800070e:	4b09      	ldr	r3, [pc, #36]	; (8000734 <HAL_Delay+0x40>)
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	461a      	mov	r2, r3
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	4413      	add	r3, r2
 8000718:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800071a:	bf00      	nop
 800071c:	f7ff ffde 	bl	80006dc <HAL_GetTick>
 8000720:	4602      	mov	r2, r0
 8000722:	68bb      	ldr	r3, [r7, #8]
 8000724:	1ad3      	subs	r3, r2, r3
 8000726:	68fa      	ldr	r2, [r7, #12]
 8000728:	429a      	cmp	r2, r3
 800072a:	d8f7      	bhi.n	800071c <HAL_Delay+0x28>
  {
  }
}
 800072c:	bf00      	nop
 800072e:	3710      	adds	r7, #16
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	24000004 	.word	0x24000004

08000738 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800073c:	4b03      	ldr	r3, [pc, #12]	; (800074c <HAL_GetREVID+0x14>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	0c1b      	lsrs	r3, r3, #16
}
 8000742:	4618      	mov	r0, r3
 8000744:	46bd      	mov	sp, r7
 8000746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074a:	4770      	bx	lr
 800074c:	5c001000 	.word	0x5c001000

08000750 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8000750:	b480      	push	{r7}
 8000752:	b083      	sub	sp, #12
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8000758:	4b06      	ldr	r3, [pc, #24]	; (8000774 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800075a:	685b      	ldr	r3, [r3, #4]
 800075c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8000760:	4904      	ldr	r1, [pc, #16]	; (8000774 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	4313      	orrs	r3, r2
 8000766:	604b      	str	r3, [r1, #4]
}
 8000768:	bf00      	nop
 800076a:	370c      	adds	r7, #12
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr
 8000774:	58000400 	.word	0x58000400

08000778 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000778:	b480      	push	{r7}
 800077a:	b085      	sub	sp, #20
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	f003 0307 	and.w	r3, r3, #7
 8000786:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000788:	4b0b      	ldr	r3, [pc, #44]	; (80007b8 <__NVIC_SetPriorityGrouping+0x40>)
 800078a:	68db      	ldr	r3, [r3, #12]
 800078c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800078e:	68ba      	ldr	r2, [r7, #8]
 8000790:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000794:	4013      	ands	r3, r2
 8000796:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800079c:	68bb      	ldr	r3, [r7, #8]
 800079e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <__NVIC_SetPriorityGrouping+0x44>)
 80007a2:	4313      	orrs	r3, r2
 80007a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007a6:	4a04      	ldr	r2, [pc, #16]	; (80007b8 <__NVIC_SetPriorityGrouping+0x40>)
 80007a8:	68bb      	ldr	r3, [r7, #8]
 80007aa:	60d3      	str	r3, [r2, #12]
}
 80007ac:	bf00      	nop
 80007ae:	3714      	adds	r7, #20
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr
 80007b8:	e000ed00 	.word	0xe000ed00
 80007bc:	05fa0000 	.word	0x05fa0000

080007c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007c4:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <__NVIC_GetPriorityGrouping+0x18>)
 80007c6:	68db      	ldr	r3, [r3, #12]
 80007c8:	0a1b      	lsrs	r3, r3, #8
 80007ca:	f003 0307 	and.w	r3, r3, #7
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr
 80007d8:	e000ed00 	.word	0xe000ed00

080007dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80007e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	db0b      	blt.n	8000806 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007ee:	88fb      	ldrh	r3, [r7, #6]
 80007f0:	f003 021f 	and.w	r2, r3, #31
 80007f4:	4907      	ldr	r1, [pc, #28]	; (8000814 <__NVIC_EnableIRQ+0x38>)
 80007f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007fa:	095b      	lsrs	r3, r3, #5
 80007fc:	2001      	movs	r0, #1
 80007fe:	fa00 f202 	lsl.w	r2, r0, r2
 8000802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000806:	bf00      	nop
 8000808:	370c      	adds	r7, #12
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	e000e100 	.word	0xe000e100

08000818 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	6039      	str	r1, [r7, #0]
 8000822:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000824:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000828:	2b00      	cmp	r3, #0
 800082a:	db0a      	blt.n	8000842 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800082c:	683b      	ldr	r3, [r7, #0]
 800082e:	b2da      	uxtb	r2, r3
 8000830:	490c      	ldr	r1, [pc, #48]	; (8000864 <__NVIC_SetPriority+0x4c>)
 8000832:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000836:	0112      	lsls	r2, r2, #4
 8000838:	b2d2      	uxtb	r2, r2
 800083a:	440b      	add	r3, r1
 800083c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000840:	e00a      	b.n	8000858 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	b2da      	uxtb	r2, r3
 8000846:	4908      	ldr	r1, [pc, #32]	; (8000868 <__NVIC_SetPriority+0x50>)
 8000848:	88fb      	ldrh	r3, [r7, #6]
 800084a:	f003 030f 	and.w	r3, r3, #15
 800084e:	3b04      	subs	r3, #4
 8000850:	0112      	lsls	r2, r2, #4
 8000852:	b2d2      	uxtb	r2, r2
 8000854:	440b      	add	r3, r1
 8000856:	761a      	strb	r2, [r3, #24]
}
 8000858:	bf00      	nop
 800085a:	370c      	adds	r7, #12
 800085c:	46bd      	mov	sp, r7
 800085e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000862:	4770      	bx	lr
 8000864:	e000e100 	.word	0xe000e100
 8000868:	e000ed00 	.word	0xe000ed00

0800086c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800086c:	b480      	push	{r7}
 800086e:	b089      	sub	sp, #36	; 0x24
 8000870:	af00      	add	r7, sp, #0
 8000872:	60f8      	str	r0, [r7, #12]
 8000874:	60b9      	str	r1, [r7, #8]
 8000876:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	f003 0307 	and.w	r3, r3, #7
 800087e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000880:	69fb      	ldr	r3, [r7, #28]
 8000882:	f1c3 0307 	rsb	r3, r3, #7
 8000886:	2b04      	cmp	r3, #4
 8000888:	bf28      	it	cs
 800088a:	2304      	movcs	r3, #4
 800088c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800088e:	69fb      	ldr	r3, [r7, #28]
 8000890:	3304      	adds	r3, #4
 8000892:	2b06      	cmp	r3, #6
 8000894:	d902      	bls.n	800089c <NVIC_EncodePriority+0x30>
 8000896:	69fb      	ldr	r3, [r7, #28]
 8000898:	3b03      	subs	r3, #3
 800089a:	e000      	b.n	800089e <NVIC_EncodePriority+0x32>
 800089c:	2300      	movs	r3, #0
 800089e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008a0:	f04f 32ff 	mov.w	r2, #4294967295
 80008a4:	69bb      	ldr	r3, [r7, #24]
 80008a6:	fa02 f303 	lsl.w	r3, r2, r3
 80008aa:	43da      	mvns	r2, r3
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	401a      	ands	r2, r3
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008b4:	f04f 31ff 	mov.w	r1, #4294967295
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	fa01 f303 	lsl.w	r3, r1, r3
 80008be:	43d9      	mvns	r1, r3
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008c4:	4313      	orrs	r3, r2
         );
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	3724      	adds	r7, #36	; 0x24
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
	...

080008d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	3b01      	subs	r3, #1
 80008e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008e4:	d301      	bcc.n	80008ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008e6:	2301      	movs	r3, #1
 80008e8:	e00f      	b.n	800090a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ea:	4a0a      	ldr	r2, [pc, #40]	; (8000914 <SysTick_Config+0x40>)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	3b01      	subs	r3, #1
 80008f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008f2:	210f      	movs	r1, #15
 80008f4:	f04f 30ff 	mov.w	r0, #4294967295
 80008f8:	f7ff ff8e 	bl	8000818 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008fc:	4b05      	ldr	r3, [pc, #20]	; (8000914 <SysTick_Config+0x40>)
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000902:	4b04      	ldr	r3, [pc, #16]	; (8000914 <SysTick_Config+0x40>)
 8000904:	2207      	movs	r2, #7
 8000906:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000908:	2300      	movs	r3, #0
}
 800090a:	4618      	mov	r0, r3
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	e000e010 	.word	0xe000e010

08000918 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000920:	6878      	ldr	r0, [r7, #4]
 8000922:	f7ff ff29 	bl	8000778 <__NVIC_SetPriorityGrouping>
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}

0800092e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800092e:	b580      	push	{r7, lr}
 8000930:	b086      	sub	sp, #24
 8000932:	af00      	add	r7, sp, #0
 8000934:	4603      	mov	r3, r0
 8000936:	60b9      	str	r1, [r7, #8]
 8000938:	607a      	str	r2, [r7, #4]
 800093a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800093c:	f7ff ff40 	bl	80007c0 <__NVIC_GetPriorityGrouping>
 8000940:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000942:	687a      	ldr	r2, [r7, #4]
 8000944:	68b9      	ldr	r1, [r7, #8]
 8000946:	6978      	ldr	r0, [r7, #20]
 8000948:	f7ff ff90 	bl	800086c <NVIC_EncodePriority>
 800094c:	4602      	mov	r2, r0
 800094e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000952:	4611      	mov	r1, r2
 8000954:	4618      	mov	r0, r3
 8000956:	f7ff ff5f 	bl	8000818 <__NVIC_SetPriority>
}
 800095a:	bf00      	nop
 800095c:	3718      	adds	r7, #24
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}

08000962 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000962:	b580      	push	{r7, lr}
 8000964:	b082      	sub	sp, #8
 8000966:	af00      	add	r7, sp, #0
 8000968:	4603      	mov	r3, r0
 800096a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800096c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff ff33 	bl	80007dc <__NVIC_EnableIRQ>
}
 8000976:	bf00      	nop
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}

0800097e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	b082      	sub	sp, #8
 8000982:	af00      	add	r7, sp, #0
 8000984:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000986:	6878      	ldr	r0, [r7, #4]
 8000988:	f7ff ffa4 	bl	80008d4 <SysTick_Config>
 800098c:	4603      	mov	r3, r0
}
 800098e:	4618      	mov	r0, r3
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
	...

08000998 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	2b04      	cmp	r3, #4
 80009a4:	d106      	bne.n	80009b4 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80009a6:	4b09      	ldr	r3, [pc, #36]	; (80009cc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4a08      	ldr	r2, [pc, #32]	; (80009cc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80009ac:	f043 0304 	orr.w	r3, r3, #4
 80009b0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80009b2:	e005      	b.n	80009c0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80009b4:	4b05      	ldr	r3, [pc, #20]	; (80009cc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a04      	ldr	r2, [pc, #16]	; (80009cc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80009ba:	f023 0304 	bic.w	r3, r3, #4
 80009be:	6013      	str	r3, [r2, #0]
}
 80009c0:	bf00      	nop
 80009c2:	370c      	adds	r7, #12
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr
 80009cc:	e000e010 	.word	0xe000e010

080009d0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d101      	bne.n	80009e2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80009de:	2301      	movs	r3, #1
 80009e0:	e0c6      	b.n	8000b70 <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d102      	bne.n	80009f0 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80009ea:	6878      	ldr	r0, [r7, #4]
 80009ec:	f008 fc06 	bl	80091fc <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	2223      	movs	r2, #35	; 0x23
 80009f4:	655a      	str	r2, [r3, #84]	; 0x54

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009f6:	4b60      	ldr	r3, [pc, #384]	; (8000b78 <HAL_ETH_Init+0x1a8>)
 80009f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80009fc:	4a5e      	ldr	r2, [pc, #376]	; (8000b78 <HAL_ETH_Init+0x1a8>)
 80009fe:	f043 0302 	orr.w	r3, r3, #2
 8000a02:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000a06:	4b5c      	ldr	r3, [pc, #368]	; (8000b78 <HAL_ETH_Init+0x1a8>)
 8000a08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000a0c:	f003 0302 	and.w	r3, r3, #2
 8000a10:	60bb      	str	r3, [r7, #8]
 8000a12:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	7a1b      	ldrb	r3, [r3, #8]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d103      	bne.n	8000a24 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8000a1c:	2000      	movs	r0, #0
 8000a1e:	f7ff fe97 	bl	8000750 <HAL_SYSCFG_ETHInterfaceSelect>
 8000a22:	e003      	b.n	8000a2c <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8000a24:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000a28:	f7ff fe92 	bl	8000750 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	f042 0201 	orr.w	r2, r2, #1
 8000a3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000a42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a44:	f7ff fe4a 	bl	80006dc <HAL_GetTick>
 8000a48:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8000a4a:	e00f      	b.n	8000a6c <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8000a4c:	f7ff fe46 	bl	80006dc <HAL_GetTick>
 8000a50:	4602      	mov	r2, r0
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	1ad3      	subs	r3, r2, r3
 8000a56:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000a5a:	d907      	bls.n	8000a6c <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2204      	movs	r2, #4
 8000a60:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	22e0      	movs	r2, #224	; 0xe0
 8000a66:	655a      	str	r2, [r3, #84]	; 0x54
      /* Return Error */
      return HAL_ERROR;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	e081      	b.n	8000b70 <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d1e6      	bne.n	8000a4c <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 8000a7e:	6878      	ldr	r0, [r7, #4]
 8000a80:	f000 fac0 	bl	8001004 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8000a84:	f001 fde2 	bl	800264c <HAL_RCC_GetHCLKFreq>
 8000a88:	4602      	mov	r2, r0
 8000a8a:	4b3c      	ldr	r3, [pc, #240]	; (8000b7c <HAL_ETH_Init+0x1ac>)
 8000a8c:	fba3 2302 	umull	r2, r3, r3, r2
 8000a90:	0c9a      	lsrs	r2, r3, #18
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	3a01      	subs	r2, #1
 8000a98:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f000 fa13 	bl	8000ec8 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000ab8:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8000abc:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	695b      	ldr	r3, [r3, #20]
 8000ac2:	f003 0303 	and.w	r3, r3, #3
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d007      	beq.n	8000ada <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	2201      	movs	r2, #1
 8000ace:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	22e0      	movs	r2, #224	; 0xe0
 8000ad4:	655a      	str	r2, [r3, #84]	; 0x54
    /* Return Error */
    return HAL_ERROR;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	e04a      	b.n	8000b70 <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	f241 1308 	movw	r3, #4360	; 0x1108
 8000ae2:	4413      	add	r3, r2
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	4b26      	ldr	r3, [pc, #152]	; (8000b80 <HAL_ETH_Init+0x1b0>)
 8000ae8:	4013      	ands	r3, r2
 8000aea:	687a      	ldr	r2, [r7, #4]
 8000aec:	6952      	ldr	r2, [r2, #20]
 8000aee:	0052      	lsls	r2, r2, #1
 8000af0:	6879      	ldr	r1, [r7, #4]
 8000af2:	6809      	ldr	r1, [r1, #0]
 8000af4:	431a      	orrs	r2, r3
 8000af6:	f241 1308 	movw	r3, #4360	; 0x1108
 8000afa:	440b      	add	r3, r1
 8000afc:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8000afe:	6878      	ldr	r0, [r7, #4]
 8000b00:	f000 fad8 	bl	80010b4 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8000b04:	6878      	ldr	r0, [r7, #4]
 8000b06:	f000 fb1c 	bl	8001142 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	3305      	adds	r3, #5
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	021a      	lsls	r2, r3, #8
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	3304      	adds	r3, #4
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	430a      	orrs	r2, r1
 8000b24:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	3303      	adds	r3, #3
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	061a      	lsls	r2, r3, #24
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	3302      	adds	r3, #2
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	041b      	lsls	r3, r3, #16
 8000b3c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	3301      	adds	r3, #1
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8000b48:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8000b56:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8000b58:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2200      	movs	r2, #0
 8000b60:	65da      	str	r2, [r3, #92]	; 0x5c
  heth->gState = HAL_ETH_STATE_READY;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2210      	movs	r2, #16
 8000b66:	655a      	str	r2, [r3, #84]	; 0x54
  heth->RxState = HAL_ETH_STATE_READY;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2210      	movs	r2, #16
 8000b6c:	659a      	str	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8000b6e:	2300      	movs	r3, #0
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3710      	adds	r7, #16
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	58024400 	.word	0x58024400
 8000b7c:	431bde83 	.word	0x431bde83
 8000b80:	ffff8001 	.word	0xffff8001

08000b84 <ETH_SetMACConfig>:
/**
  * @}
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8000b96:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	791b      	ldrb	r3, [r3, #4]
 8000b9c:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 8000b9e:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	7b1b      	ldrb	r3, [r3, #12]
 8000ba4:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8000ba6:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	7b5b      	ldrb	r3, [r3, #13]
 8000bac:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8000bae:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	7b9b      	ldrb	r3, [r3, #14]
 8000bb4:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8000bb6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	7bdb      	ldrb	r3, [r3, #15]
 8000bbc:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8000bbe:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8000bc0:	683a      	ldr	r2, [r7, #0]
 8000bc2:	7c12      	ldrb	r2, [r2, #16]
 8000bc4:	2a00      	cmp	r2, #0
 8000bc6:	d102      	bne.n	8000bce <ETH_SetMACConfig+0x4a>
 8000bc8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000bcc:	e000      	b.n	8000bd0 <ETH_SetMACConfig+0x4c>
 8000bce:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8000bd0:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8000bd2:	683a      	ldr	r2, [r7, #0]
 8000bd4:	7c52      	ldrb	r2, [r2, #17]
 8000bd6:	2a00      	cmp	r2, #0
 8000bd8:	d102      	bne.n	8000be0 <ETH_SetMACConfig+0x5c>
 8000bda:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000bde:	e000      	b.n	8000be2 <ETH_SetMACConfig+0x5e>
 8000be0:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8000be2:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	7c9b      	ldrb	r3, [r3, #18]
 8000be8:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8000bea:	431a      	orrs	r2, r3
                                macconf->Speed |
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8000bf0:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8000bf6:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	7f1b      	ldrb	r3, [r3, #28]
 8000bfc:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 8000bfe:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	7f5b      	ldrb	r3, [r3, #29]
 8000c04:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8000c06:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8000c08:	683a      	ldr	r2, [r7, #0]
 8000c0a:	7f92      	ldrb	r2, [r2, #30]
 8000c0c:	2a00      	cmp	r2, #0
 8000c0e:	d102      	bne.n	8000c16 <ETH_SetMACConfig+0x92>
 8000c10:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c14:	e000      	b.n	8000c18 <ETH_SetMACConfig+0x94>
 8000c16:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8000c18:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	7fdb      	ldrb	r3, [r3, #31]
 8000c1e:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8000c20:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8000c22:	683a      	ldr	r2, [r7, #0]
 8000c24:	f892 2020 	ldrb.w	r2, [r2, #32]
 8000c28:	2a00      	cmp	r2, #0
 8000c2a:	d102      	bne.n	8000c32 <ETH_SetMACConfig+0xae>
 8000c2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c30:	e000      	b.n	8000c34 <ETH_SetMACConfig+0xb0>
 8000c32:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8000c34:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8000c3a:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000c42:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8000c44:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	681a      	ldr	r2, [r3, #0]
 8000c54:	4b56      	ldr	r3, [pc, #344]	; (8000db0 <ETH_SetMACConfig+0x22c>)
 8000c56:	4013      	ands	r3, r2
 8000c58:	687a      	ldr	r2, [r7, #4]
 8000c5a:	6812      	ldr	r2, [r2, #0]
 8000c5c:	68f9      	ldr	r1, [r7, #12]
 8000c5e:	430b      	orrs	r3, r1
 8000c60:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c66:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000c6e:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8000c70:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000c78:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8000c7a:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000c82:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8000c84:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8000c86:	683a      	ldr	r2, [r7, #0]
 8000c88:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8000c8c:	2a00      	cmp	r2, #0
 8000c8e:	d102      	bne.n	8000c96 <ETH_SetMACConfig+0x112>
 8000c90:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000c94:	e000      	b.n	8000c98 <ETH_SetMACConfig+0x114>
 8000c96:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8000c98:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	685a      	ldr	r2, [r3, #4]
 8000ca8:	4b42      	ldr	r3, [pc, #264]	; (8000db4 <ETH_SetMACConfig+0x230>)
 8000caa:	4013      	ands	r3, r2
 8000cac:	687a      	ldr	r2, [r7, #4]
 8000cae:	6812      	ldr	r2, [r2, #0]
 8000cb0:	68f9      	ldr	r1, [r7, #12]
 8000cb2:	430b      	orrs	r3, r1
 8000cb4:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000cbc:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	68da      	ldr	r2, [r3, #12]
 8000ccc:	4b3a      	ldr	r3, [pc, #232]	; (8000db8 <ETH_SetMACConfig+0x234>)
 8000cce:	4013      	ands	r3, r2
 8000cd0:	687a      	ldr	r2, [r7, #4]
 8000cd2:	6812      	ldr	r2, [r2, #0]
 8000cd4:	68f9      	ldr	r1, [r7, #12]
 8000cd6:	430b      	orrs	r3, r1
 8000cd8:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8000ce0:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8000ce6:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8000ce8:	683a      	ldr	r2, [r7, #0]
 8000cea:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8000cee:	2a00      	cmp	r2, #0
 8000cf0:	d101      	bne.n	8000cf6 <ETH_SetMACConfig+0x172>
 8000cf2:	2280      	movs	r2, #128	; 0x80
 8000cf4:	e000      	b.n	8000cf8 <ETH_SetMACConfig+0x174>
 8000cf6:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8000cf8:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000cfe:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8000d00:	4313      	orrs	r3, r2
 8000d02:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000d0a:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8000d0e:	4013      	ands	r3, r2
 8000d10:	687a      	ldr	r2, [r7, #4]
 8000d12:	6812      	ldr	r2, [r2, #0]
 8000d14:	68f9      	ldr	r1, [r7, #12]
 8000d16:	430b      	orrs	r3, r1
 8000d18:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8000d20:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8000d28:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d36:	f023 0103 	bic.w	r1, r3, #3
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	68fa      	ldr	r2, [r7, #12]
 8000d40:	430a      	orrs	r2, r1
 8000d42:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8000d4e:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	430a      	orrs	r2, r1
 8000d5c:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8000d64:	683a      	ldr	r2, [r7, #0]
 8000d66:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8000d6a:	2a00      	cmp	r2, #0
 8000d6c:	d101      	bne.n	8000d72 <ETH_SetMACConfig+0x1ee>
 8000d6e:	2240      	movs	r2, #64	; 0x40
 8000d70:	e000      	b.n	8000d74 <ETH_SetMACConfig+0x1f0>
 8000d72:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8000d74:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8000d7c:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8000d7e:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8000d86:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8000d94:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	68fa      	ldr	r2, [r7, #12]
 8000d9e:	430a      	orrs	r2, r1
 8000da0:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8000da4:	bf00      	nop
 8000da6:	3714      	adds	r7, #20
 8000da8:	46bd      	mov	sp, r7
 8000daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dae:	4770      	bx	lr
 8000db0:	00048083 	.word	0x00048083
 8000db4:	c0f88000 	.word	0xc0f88000
 8000db8:	fffffef0 	.word	0xfffffef0

08000dbc <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	4b38      	ldr	r3, [pc, #224]	; (8000eb4 <ETH_SetDMAConfig+0xf8>)
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	683a      	ldr	r2, [r7, #0]
 8000dd6:	6812      	ldr	r2, [r2, #0]
 8000dd8:	6879      	ldr	r1, [r7, #4]
 8000dda:	6809      	ldr	r1, [r1, #0]
 8000ddc:	431a      	orrs	r2, r3
 8000dde:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8000de2:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	791b      	ldrb	r3, [r3, #4]
 8000de8:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8000dee:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	7b1b      	ldrb	r3, [r3, #12]
 8000df4:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8000df6:	4313      	orrs	r3, r2
 8000df8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	f241 0304 	movw	r3, #4100	; 0x1004
 8000e02:	4413      	add	r3, r2
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	4b2c      	ldr	r3, [pc, #176]	; (8000eb8 <ETH_SetDMAConfig+0xfc>)
 8000e08:	4013      	ands	r3, r2
 8000e0a:	687a      	ldr	r2, [r7, #4]
 8000e0c:	6811      	ldr	r1, [r2, #0]
 8000e0e:	68fa      	ldr	r2, [r7, #12]
 8000e10:	431a      	orrs	r2, r3
 8000e12:	f241 0304 	movw	r3, #4100	; 0x1004
 8000e16:	440b      	add	r3, r1
 8000e18:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	7b5b      	ldrb	r3, [r3, #13]
 8000e1e:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8000e24:	4313      	orrs	r3, r2
 8000e26:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	4b22      	ldr	r3, [pc, #136]	; (8000ebc <ETH_SetDMAConfig+0x100>)
 8000e34:	4013      	ands	r3, r2
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	6811      	ldr	r1, [r2, #0]
 8000e3a:	68fa      	ldr	r2, [r7, #12]
 8000e3c:	431a      	orrs	r2, r3
 8000e3e:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8000e42:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	7d1b      	ldrb	r3, [r3, #20]
 8000e4c:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8000e4e:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	7f5b      	ldrb	r3, [r3, #29]
 8000e54:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8000e56:	4313      	orrs	r3, r2
 8000e58:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	f241 1304 	movw	r3, #4356	; 0x1104
 8000e62:	4413      	add	r3, r2
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	4b16      	ldr	r3, [pc, #88]	; (8000ec0 <ETH_SetDMAConfig+0x104>)
 8000e68:	4013      	ands	r3, r2
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	6811      	ldr	r1, [r2, #0]
 8000e6e:	68fa      	ldr	r2, [r7, #12]
 8000e70:	431a      	orrs	r2, r3
 8000e72:	f241 1304 	movw	r3, #4356	; 0x1104
 8000e76:	440b      	add	r3, r1
 8000e78:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	7f1b      	ldrb	r3, [r3, #28]
 8000e7e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8000e84:	4313      	orrs	r3, r2
 8000e86:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	f241 1308 	movw	r3, #4360	; 0x1108
 8000e90:	4413      	add	r3, r2
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	4b0b      	ldr	r3, [pc, #44]	; (8000ec4 <ETH_SetDMAConfig+0x108>)
 8000e96:	4013      	ands	r3, r2
 8000e98:	687a      	ldr	r2, [r7, #4]
 8000e9a:	6811      	ldr	r1, [r2, #0]
 8000e9c:	68fa      	ldr	r2, [r7, #12]
 8000e9e:	431a      	orrs	r2, r3
 8000ea0:	f241 1308 	movw	r3, #4360	; 0x1108
 8000ea4:	440b      	add	r3, r1
 8000ea6:	601a      	str	r2, [r3, #0]
}
 8000ea8:	bf00      	nop
 8000eaa:	3714      	adds	r7, #20
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	ffff87fd 	.word	0xffff87fd
 8000eb8:	ffff2ffe 	.word	0xffff2ffe
 8000ebc:	fffec000 	.word	0xfffec000
 8000ec0:	ffc0efef 	.word	0xffc0efef
 8000ec4:	7fc0ffff 	.word	0x7fc0ffff

08000ec8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b0a4      	sub	sp, #144	; 0x90
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8000eda:	2300      	movs	r3, #0
 8000edc:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8000eec:	2301      	movs	r3, #1
 8000eee:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8000efe:	2301      	movs	r3, #1
 8000f00:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8000f04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f08:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8000f10:	2300      	movs	r3, #0
 8000f12:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8000f14:	2300      	movs	r3, #0
 8000f16:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8000f20:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8000f24:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8000f26:	2300      	movs	r3, #0
 8000f28:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8000f30:	2301      	movs	r3, #1
 8000f32:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8000f36:	2300      	movs	r3, #0
 8000f38:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8000f42:	2300      	movs	r3, #0
 8000f44:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8000f46:	2300      	movs	r3, #0
 8000f48:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8000f54:	2300      	movs	r3, #0
 8000f56:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8000f60:	2320      	movs	r3, #32
 8000f62:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8000f66:	2301      	movs	r3, #1
 8000f68:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8000f72:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000f76:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8000f78:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f7c:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8000f84:	2302      	movs	r3, #2
 8000f86:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8000f90:	2300      	movs	r3, #0
 8000f92:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8000f96:	2300      	movs	r3, #0
 8000f98:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8000fac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f7ff fde6 	bl	8000b84 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8000fd2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000fd6:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8000fdc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000fe0:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8000fe8:	f44f 7306 	mov.w	r3, #536	; 0x218
 8000fec:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8000fee:	f107 0308 	add.w	r3, r7, #8
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f7ff fee1 	bl	8000dbc <ETH_SetDMAConfig>
}
 8000ffa:	bf00      	nop
 8000ffc:	3790      	adds	r7, #144	; 0x90
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
	...

08001004 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001014:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800101c:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800101e:	f001 fb15 	bl	800264c <HAL_RCC_GetHCLKFreq>
 8001022:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	4a1e      	ldr	r2, [pc, #120]	; (80010a0 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8001028:	4293      	cmp	r3, r2
 800102a:	d908      	bls.n	800103e <ETH_MAC_MDIO_ClkConfig+0x3a>
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	4a1d      	ldr	r2, [pc, #116]	; (80010a4 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d804      	bhi.n	800103e <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	e027      	b.n	800108e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	4a18      	ldr	r2, [pc, #96]	; (80010a4 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d908      	bls.n	8001058 <ETH_MAC_MDIO_ClkConfig+0x54>
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	4a17      	ldr	r2, [pc, #92]	; (80010a8 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d804      	bhi.n	8001058 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001054:	60fb      	str	r3, [r7, #12]
 8001056:	e01a      	b.n	800108e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	4a13      	ldr	r2, [pc, #76]	; (80010a8 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d903      	bls.n	8001068 <ETH_MAC_MDIO_ClkConfig+0x64>
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	4a12      	ldr	r2, [pc, #72]	; (80010ac <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d911      	bls.n	800108c <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	4a10      	ldr	r2, [pc, #64]	; (80010ac <ETH_MAC_MDIO_ClkConfig+0xa8>)
 800106c:	4293      	cmp	r3, r2
 800106e:	d908      	bls.n	8001082 <ETH_MAC_MDIO_ClkConfig+0x7e>
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	4a0f      	ldr	r2, [pc, #60]	; (80010b0 <ETH_MAC_MDIO_ClkConfig+0xac>)
 8001074:	4293      	cmp	r3, r2
 8001076:	d804      	bhi.n	8001082 <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	e005      	b.n	800108e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	e000      	b.n	800108e <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 800108c:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	68fa      	ldr	r2, [r7, #12]
 8001094:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8001098:	bf00      	nop
 800109a:	3710      	adds	r7, #16
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	01312cff 	.word	0x01312cff
 80010a4:	02160ebf 	.word	0x02160ebf
 80010a8:	039386ff 	.word	0x039386ff
 80010ac:	05f5e0ff 	.word	0x05f5e0ff
 80010b0:	08f0d17f 	.word	0x08f0d17f

080010b4 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80010bc:	2300      	movs	r3, #0
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	e01d      	b.n	80010fe <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	68d9      	ldr	r1, [r3, #12]
 80010c6:	68fa      	ldr	r2, [r7, #12]
 80010c8:	4613      	mov	r3, r2
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	4413      	add	r3, r2
 80010ce:	00db      	lsls	r3, r3, #3
 80010d0:	440b      	add	r3, r1
 80010d2:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	2200      	movs	r2, #0
 80010de:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	2200      	movs	r2, #0
 80010e4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	2200      	movs	r2, #0
 80010ea:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80010ec:	68b9      	ldr	r1, [r7, #8]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	68fa      	ldr	r2, [r7, #12]
 80010f2:	3206      	adds	r2, #6
 80010f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	3301      	adds	r3, #1
 80010fc:	60fb      	str	r3, [r7, #12]
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	2b03      	cmp	r3, #3
 8001102:	d9de      	bls.n	80010c2 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2200      	movs	r2, #0
 8001108:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	f241 132c 	movw	r3, #4396	; 0x112c
 8001112:	4413      	add	r3, r2
 8001114:	2203      	movs	r2, #3
 8001116:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	68d9      	ldr	r1, [r3, #12]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	f241 1314 	movw	r3, #4372	; 0x1114
 8001124:	4413      	add	r3, r2
 8001126:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	68da      	ldr	r2, [r3, #12]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8001134:	601a      	str	r2, [r3, #0]
}
 8001136:	bf00      	nop
 8001138:	3714      	adds	r7, #20
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001142:	b480      	push	{r7}
 8001144:	b085      	sub	sp, #20
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800114a:	2300      	movs	r3, #0
 800114c:	60fb      	str	r3, [r7, #12]
 800114e:	e024      	b.n	800119a <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6919      	ldr	r1, [r3, #16]
 8001154:	68fa      	ldr	r2, [r7, #12]
 8001156:	4613      	mov	r3, r2
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	4413      	add	r3, r2
 800115c:	00db      	lsls	r3, r3, #3
 800115e:	440b      	add	r3, r1
 8001160:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	2200      	movs	r2, #0
 800116c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	2200      	movs	r2, #0
 8001178:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	2200      	movs	r2, #0
 800117e:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	2200      	movs	r2, #0
 8001184:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors adresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001186:	68ba      	ldr	r2, [r7, #8]
 8001188:	6879      	ldr	r1, [r7, #4]
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	330a      	adds	r3, #10
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	440b      	add	r3, r1
 8001192:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	3301      	adds	r3, #1
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	2b03      	cmp	r3, #3
 800119e:	d9d7      	bls.n	8001150 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2200      	movs	r2, #0
 80011a4:	63da      	str	r2, [r3, #60]	; 0x3c
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2200      	movs	r2, #0
 80011aa:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2200      	movs	r2, #0
 80011b0:	645a      	str	r2, [r3, #68]	; 0x44
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2200      	movs	r2, #0
 80011b6:	64da      	str	r2, [r3, #76]	; 0x4c
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2200      	movs	r2, #0
 80011bc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	f241 1330 	movw	r3, #4400	; 0x1130
 80011c6:	4413      	add	r3, r2
 80011c8:	2203      	movs	r2, #3
 80011ca:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6919      	ldr	r1, [r3, #16]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	f241 131c 	movw	r3, #4380	; 0x111c
 80011d8:	4413      	add	r3, r2
 80011da:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (((uint32_t)(ETH_RX_DESC_CNT - 1))*sizeof(ETH_DMADescTypeDef)))));
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	691b      	ldr	r3, [r3, #16]
 80011e0:	f503 61d8 	add.w	r1, r3, #1728	; 0x6c0
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	f241 1328 	movw	r3, #4392	; 0x1128
 80011ec:	4413      	add	r3, r2
 80011ee:	6019      	str	r1, [r3, #0]
}
 80011f0:	bf00      	nop
 80011f2:	3714      	adds	r7, #20
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr

080011fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b089      	sub	sp, #36	; 0x24
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001206:	2300      	movs	r3, #0
 8001208:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800120a:	4b89      	ldr	r3, [pc, #548]	; (8001430 <HAL_GPIO_Init+0x234>)
 800120c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800120e:	e194      	b.n	800153a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	2101      	movs	r1, #1
 8001216:	69fb      	ldr	r3, [r7, #28]
 8001218:	fa01 f303 	lsl.w	r3, r1, r3
 800121c:	4013      	ands	r3, r2
 800121e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	2b00      	cmp	r3, #0
 8001224:	f000 8186 	beq.w	8001534 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	2b02      	cmp	r3, #2
 800122e:	d003      	beq.n	8001238 <HAL_GPIO_Init+0x3c>
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	2b12      	cmp	r3, #18
 8001236:	d123      	bne.n	8001280 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	08da      	lsrs	r2, r3, #3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	3208      	adds	r2, #8
 8001240:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001244:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	f003 0307 	and.w	r3, r3, #7
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	220f      	movs	r2, #15
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	43db      	mvns	r3, r3
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	4013      	ands	r3, r2
 800125a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	691a      	ldr	r2, [r3, #16]
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	f003 0307 	and.w	r3, r3, #7
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	4313      	orrs	r3, r2
 8001270:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	08da      	lsrs	r2, r3, #3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	3208      	adds	r2, #8
 800127a:	69b9      	ldr	r1, [r7, #24]
 800127c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	2203      	movs	r2, #3
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	43db      	mvns	r3, r3
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4013      	ands	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f003 0203 	and.w	r2, r3, #3
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	fa02 f303 	lsl.w	r3, r2, r3
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d00b      	beq.n	80012d4 <HAL_GPIO_Init+0xd8>
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	d007      	beq.n	80012d4 <HAL_GPIO_Init+0xd8>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012c8:	2b11      	cmp	r3, #17
 80012ca:	d003      	beq.n	80012d4 <HAL_GPIO_Init+0xd8>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	2b12      	cmp	r3, #18
 80012d2:	d130      	bne.n	8001336 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	2203      	movs	r2, #3
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	43db      	mvns	r3, r3
 80012e6:	69ba      	ldr	r2, [r7, #24]
 80012e8:	4013      	ands	r3, r2
 80012ea:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	68da      	ldr	r2, [r3, #12]
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	fa02 f303 	lsl.w	r3, r2, r3
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	69ba      	ldr	r2, [r7, #24]
 8001302:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800130a:	2201      	movs	r2, #1
 800130c:	69fb      	ldr	r3, [r7, #28]
 800130e:	fa02 f303 	lsl.w	r3, r2, r3
 8001312:	43db      	mvns	r3, r3
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	4013      	ands	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	091b      	lsrs	r3, r3, #4
 8001320:	f003 0201 	and.w	r2, r3, #1
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	fa02 f303 	lsl.w	r3, r2, r3
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	4313      	orrs	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	68db      	ldr	r3, [r3, #12]
 800133a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	2203      	movs	r2, #3
 8001342:	fa02 f303 	lsl.w	r3, r2, r3
 8001346:	43db      	mvns	r3, r3
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	4013      	ands	r3, r2
 800134c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	689a      	ldr	r2, [r3, #8]
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	fa02 f303 	lsl.w	r3, r2, r3
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	4313      	orrs	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	69ba      	ldr	r2, [r7, #24]
 8001364:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800136e:	2b00      	cmp	r3, #0
 8001370:	f000 80e0 	beq.w	8001534 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001374:	4b2f      	ldr	r3, [pc, #188]	; (8001434 <HAL_GPIO_Init+0x238>)
 8001376:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800137a:	4a2e      	ldr	r2, [pc, #184]	; (8001434 <HAL_GPIO_Init+0x238>)
 800137c:	f043 0302 	orr.w	r3, r3, #2
 8001380:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001384:	4b2b      	ldr	r3, [pc, #172]	; (8001434 <HAL_GPIO_Init+0x238>)
 8001386:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800138a:	f003 0302 	and.w	r3, r3, #2
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001392:	4a29      	ldr	r2, [pc, #164]	; (8001438 <HAL_GPIO_Init+0x23c>)
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	089b      	lsrs	r3, r3, #2
 8001398:	3302      	adds	r3, #2
 800139a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800139e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80013a0:	69fb      	ldr	r3, [r7, #28]
 80013a2:	f003 0303 	and.w	r3, r3, #3
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	220f      	movs	r2, #15
 80013aa:	fa02 f303 	lsl.w	r3, r2, r3
 80013ae:	43db      	mvns	r3, r3
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	4013      	ands	r3, r2
 80013b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4a20      	ldr	r2, [pc, #128]	; (800143c <HAL_GPIO_Init+0x240>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d052      	beq.n	8001464 <HAL_GPIO_Init+0x268>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a1f      	ldr	r2, [pc, #124]	; (8001440 <HAL_GPIO_Init+0x244>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d031      	beq.n	800142a <HAL_GPIO_Init+0x22e>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a1e      	ldr	r2, [pc, #120]	; (8001444 <HAL_GPIO_Init+0x248>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d02b      	beq.n	8001426 <HAL_GPIO_Init+0x22a>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4a1d      	ldr	r2, [pc, #116]	; (8001448 <HAL_GPIO_Init+0x24c>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d025      	beq.n	8001422 <HAL_GPIO_Init+0x226>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4a1c      	ldr	r2, [pc, #112]	; (800144c <HAL_GPIO_Init+0x250>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d01f      	beq.n	800141e <HAL_GPIO_Init+0x222>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4a1b      	ldr	r2, [pc, #108]	; (8001450 <HAL_GPIO_Init+0x254>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d019      	beq.n	800141a <HAL_GPIO_Init+0x21e>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4a1a      	ldr	r2, [pc, #104]	; (8001454 <HAL_GPIO_Init+0x258>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d013      	beq.n	8001416 <HAL_GPIO_Init+0x21a>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4a19      	ldr	r2, [pc, #100]	; (8001458 <HAL_GPIO_Init+0x25c>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d00d      	beq.n	8001412 <HAL_GPIO_Init+0x216>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4a18      	ldr	r2, [pc, #96]	; (800145c <HAL_GPIO_Init+0x260>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d007      	beq.n	800140e <HAL_GPIO_Init+0x212>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	4a17      	ldr	r2, [pc, #92]	; (8001460 <HAL_GPIO_Init+0x264>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d101      	bne.n	800140a <HAL_GPIO_Init+0x20e>
 8001406:	2309      	movs	r3, #9
 8001408:	e02d      	b.n	8001466 <HAL_GPIO_Init+0x26a>
 800140a:	230a      	movs	r3, #10
 800140c:	e02b      	b.n	8001466 <HAL_GPIO_Init+0x26a>
 800140e:	2308      	movs	r3, #8
 8001410:	e029      	b.n	8001466 <HAL_GPIO_Init+0x26a>
 8001412:	2307      	movs	r3, #7
 8001414:	e027      	b.n	8001466 <HAL_GPIO_Init+0x26a>
 8001416:	2306      	movs	r3, #6
 8001418:	e025      	b.n	8001466 <HAL_GPIO_Init+0x26a>
 800141a:	2305      	movs	r3, #5
 800141c:	e023      	b.n	8001466 <HAL_GPIO_Init+0x26a>
 800141e:	2304      	movs	r3, #4
 8001420:	e021      	b.n	8001466 <HAL_GPIO_Init+0x26a>
 8001422:	2303      	movs	r3, #3
 8001424:	e01f      	b.n	8001466 <HAL_GPIO_Init+0x26a>
 8001426:	2302      	movs	r3, #2
 8001428:	e01d      	b.n	8001466 <HAL_GPIO_Init+0x26a>
 800142a:	2301      	movs	r3, #1
 800142c:	e01b      	b.n	8001466 <HAL_GPIO_Init+0x26a>
 800142e:	bf00      	nop
 8001430:	58000080 	.word	0x58000080
 8001434:	58024400 	.word	0x58024400
 8001438:	58000400 	.word	0x58000400
 800143c:	58020000 	.word	0x58020000
 8001440:	58020400 	.word	0x58020400
 8001444:	58020800 	.word	0x58020800
 8001448:	58020c00 	.word	0x58020c00
 800144c:	58021000 	.word	0x58021000
 8001450:	58021400 	.word	0x58021400
 8001454:	58021800 	.word	0x58021800
 8001458:	58021c00 	.word	0x58021c00
 800145c:	58022000 	.word	0x58022000
 8001460:	58022400 	.word	0x58022400
 8001464:	2300      	movs	r3, #0
 8001466:	69fa      	ldr	r2, [r7, #28]
 8001468:	f002 0203 	and.w	r2, r2, #3
 800146c:	0092      	lsls	r2, r2, #2
 800146e:	4093      	lsls	r3, r2
 8001470:	69ba      	ldr	r2, [r7, #24]
 8001472:	4313      	orrs	r3, r2
 8001474:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001476:	4938      	ldr	r1, [pc, #224]	; (8001558 <HAL_GPIO_Init+0x35c>)
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	089b      	lsrs	r3, r3, #2
 800147c:	3302      	adds	r3, #2
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	43db      	mvns	r3, r3
 800148e:	69ba      	ldr	r2, [r7, #24]
 8001490:	4013      	ands	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d003      	beq.n	80014a8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	69ba      	ldr	r2, [r7, #24]
 80014ac:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	43db      	mvns	r3, r3
 80014b8:	69ba      	ldr	r2, [r7, #24]
 80014ba:	4013      	ands	r3, r2
 80014bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d003      	beq.n	80014d2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	69ba      	ldr	r2, [r7, #24]
 80014d6:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80014d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	43db      	mvns	r3, r3
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	4013      	ands	r3, r2
 80014e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d003      	beq.n	80014fe <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 80014f6:	69ba      	ldr	r2, [r7, #24]
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	4313      	orrs	r3, r2
 80014fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80014fe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001506:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	43db      	mvns	r3, r3
 8001512:	69ba      	ldr	r2, [r7, #24]
 8001514:	4013      	ands	r3, r2
 8001516:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d003      	beq.n	800152c <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	4313      	orrs	r3, r2
 800152a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800152c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	3301      	adds	r3, #1
 8001538:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	fa22 f303 	lsr.w	r3, r2, r3
 8001544:	2b00      	cmp	r3, #0
 8001546:	f47f ae63 	bne.w	8001210 <HAL_GPIO_Init+0x14>
  }
}
 800154a:	bf00      	nop
 800154c:	3724      	adds	r7, #36	; 0x24
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	58000400 	.word	0x58000400

0800155c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	460b      	mov	r3, r1
 8001566:	807b      	strh	r3, [r7, #2]
 8001568:	4613      	mov	r3, r2
 800156a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800156c:	787b      	ldrb	r3, [r7, #1]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d003      	beq.n	800157a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001572:	887a      	ldrh	r2, [r7, #2]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001578:	e003      	b.n	8001582 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800157a:	887b      	ldrh	r3, [r7, #2]
 800157c:	041a      	lsls	r2, r3, #16
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	619a      	str	r2, [r3, #24]
}
 8001582:	bf00      	nop
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr

0800158e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800158e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001590:	b08f      	sub	sp, #60	; 0x3c
 8001592:	af0a      	add	r7, sp, #40	; 0x28
 8001594:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d101      	bne.n	80015a0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	e116      	b.n	80017ce <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d106      	bne.n	80015c0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2200      	movs	r2, #0
 80015b6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f007 fffa 	bl	80095b4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2203      	movs	r2, #3
 80015c4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d102      	bne.n	80015da <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2200      	movs	r2, #0
 80015d8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4618      	mov	r0, r3
 80015e0:	f006 fc96 	bl	8007f10 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	603b      	str	r3, [r7, #0]
 80015ea:	687e      	ldr	r6, [r7, #4]
 80015ec:	466d      	mov	r5, sp
 80015ee:	f106 0410 	add.w	r4, r6, #16
 80015f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015fe:	e885 0003 	stmia.w	r5, {r0, r1}
 8001602:	1d33      	adds	r3, r6, #4
 8001604:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001606:	6838      	ldr	r0, [r7, #0]
 8001608:	f006 fc20 	bl	8007e4c <USB_CoreInit>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d005      	beq.n	800161e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2202      	movs	r2, #2
 8001616:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e0d7      	b.n	80017ce <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2100      	movs	r1, #0
 8001624:	4618      	mov	r0, r3
 8001626:	f006 fc84 	bl	8007f32 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800162a:	2300      	movs	r3, #0
 800162c:	73fb      	strb	r3, [r7, #15]
 800162e:	e04a      	b.n	80016c6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001630:	7bfa      	ldrb	r2, [r7, #15]
 8001632:	6879      	ldr	r1, [r7, #4]
 8001634:	4613      	mov	r3, r2
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	1a9b      	subs	r3, r3, r2
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	440b      	add	r3, r1
 800163e:	333d      	adds	r3, #61	; 0x3d
 8001640:	2201      	movs	r2, #1
 8001642:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001644:	7bfa      	ldrb	r2, [r7, #15]
 8001646:	6879      	ldr	r1, [r7, #4]
 8001648:	4613      	mov	r3, r2
 800164a:	00db      	lsls	r3, r3, #3
 800164c:	1a9b      	subs	r3, r3, r2
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	440b      	add	r3, r1
 8001652:	333c      	adds	r3, #60	; 0x3c
 8001654:	7bfa      	ldrb	r2, [r7, #15]
 8001656:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001658:	7bfa      	ldrb	r2, [r7, #15]
 800165a:	7bfb      	ldrb	r3, [r7, #15]
 800165c:	b298      	uxth	r0, r3
 800165e:	6879      	ldr	r1, [r7, #4]
 8001660:	4613      	mov	r3, r2
 8001662:	00db      	lsls	r3, r3, #3
 8001664:	1a9b      	subs	r3, r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	440b      	add	r3, r1
 800166a:	3342      	adds	r3, #66	; 0x42
 800166c:	4602      	mov	r2, r0
 800166e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001670:	7bfa      	ldrb	r2, [r7, #15]
 8001672:	6879      	ldr	r1, [r7, #4]
 8001674:	4613      	mov	r3, r2
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	1a9b      	subs	r3, r3, r2
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	440b      	add	r3, r1
 800167e:	333f      	adds	r3, #63	; 0x3f
 8001680:	2200      	movs	r2, #0
 8001682:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001684:	7bfa      	ldrb	r2, [r7, #15]
 8001686:	6879      	ldr	r1, [r7, #4]
 8001688:	4613      	mov	r3, r2
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	1a9b      	subs	r3, r3, r2
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	440b      	add	r3, r1
 8001692:	3344      	adds	r3, #68	; 0x44
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001698:	7bfa      	ldrb	r2, [r7, #15]
 800169a:	6879      	ldr	r1, [r7, #4]
 800169c:	4613      	mov	r3, r2
 800169e:	00db      	lsls	r3, r3, #3
 80016a0:	1a9b      	subs	r3, r3, r2
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	440b      	add	r3, r1
 80016a6:	3348      	adds	r3, #72	; 0x48
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80016ac:	7bfa      	ldrb	r2, [r7, #15]
 80016ae:	6879      	ldr	r1, [r7, #4]
 80016b0:	4613      	mov	r3, r2
 80016b2:	00db      	lsls	r3, r3, #3
 80016b4:	1a9b      	subs	r3, r3, r2
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	440b      	add	r3, r1
 80016ba:	3350      	adds	r3, #80	; 0x50
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016c0:	7bfb      	ldrb	r3, [r7, #15]
 80016c2:	3301      	adds	r3, #1
 80016c4:	73fb      	strb	r3, [r7, #15]
 80016c6:	7bfa      	ldrb	r2, [r7, #15]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d3af      	bcc.n	8001630 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016d0:	2300      	movs	r3, #0
 80016d2:	73fb      	strb	r3, [r7, #15]
 80016d4:	e044      	b.n	8001760 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80016d6:	7bfa      	ldrb	r2, [r7, #15]
 80016d8:	6879      	ldr	r1, [r7, #4]
 80016da:	4613      	mov	r3, r2
 80016dc:	00db      	lsls	r3, r3, #3
 80016de:	1a9b      	subs	r3, r3, r2
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	440b      	add	r3, r1
 80016e4:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80016e8:	2200      	movs	r2, #0
 80016ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80016ec:	7bfa      	ldrb	r2, [r7, #15]
 80016ee:	6879      	ldr	r1, [r7, #4]
 80016f0:	4613      	mov	r3, r2
 80016f2:	00db      	lsls	r3, r3, #3
 80016f4:	1a9b      	subs	r3, r3, r2
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	440b      	add	r3, r1
 80016fa:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80016fe:	7bfa      	ldrb	r2, [r7, #15]
 8001700:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001702:	7bfa      	ldrb	r2, [r7, #15]
 8001704:	6879      	ldr	r1, [r7, #4]
 8001706:	4613      	mov	r3, r2
 8001708:	00db      	lsls	r3, r3, #3
 800170a:	1a9b      	subs	r3, r3, r2
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	440b      	add	r3, r1
 8001710:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001714:	2200      	movs	r2, #0
 8001716:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001718:	7bfa      	ldrb	r2, [r7, #15]
 800171a:	6879      	ldr	r1, [r7, #4]
 800171c:	4613      	mov	r3, r2
 800171e:	00db      	lsls	r3, r3, #3
 8001720:	1a9b      	subs	r3, r3, r2
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	440b      	add	r3, r1
 8001726:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800172e:	7bfa      	ldrb	r2, [r7, #15]
 8001730:	6879      	ldr	r1, [r7, #4]
 8001732:	4613      	mov	r3, r2
 8001734:	00db      	lsls	r3, r3, #3
 8001736:	1a9b      	subs	r3, r3, r2
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	440b      	add	r3, r1
 800173c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001744:	7bfa      	ldrb	r2, [r7, #15]
 8001746:	6879      	ldr	r1, [r7, #4]
 8001748:	4613      	mov	r3, r2
 800174a:	00db      	lsls	r3, r3, #3
 800174c:	1a9b      	subs	r3, r3, r2
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	440b      	add	r3, r1
 8001752:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800175a:	7bfb      	ldrb	r3, [r7, #15]
 800175c:	3301      	adds	r3, #1
 800175e:	73fb      	strb	r3, [r7, #15]
 8001760:	7bfa      	ldrb	r2, [r7, #15]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	429a      	cmp	r2, r3
 8001768:	d3b5      	bcc.n	80016d6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	603b      	str	r3, [r7, #0]
 8001770:	687e      	ldr	r6, [r7, #4]
 8001772:	466d      	mov	r5, sp
 8001774:	f106 0410 	add.w	r4, r6, #16
 8001778:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800177a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800177c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800177e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001780:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001784:	e885 0003 	stmia.w	r5, {r0, r1}
 8001788:	1d33      	adds	r3, r6, #4
 800178a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800178c:	6838      	ldr	r0, [r7, #0]
 800178e:	f006 fbfb 	bl	8007f88 <USB_DevInit>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d005      	beq.n	80017a4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2202      	movs	r2, #2
 800179c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e014      	b.n	80017ce <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2200      	movs	r2, #0
 80017a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2201      	movs	r2, #1
 80017b0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d102      	bne.n	80017c2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80017bc:	6878      	ldr	r0, [r7, #4]
 80017be:	f000 f80b 	bl	80017d8 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4618      	mov	r0, r3
 80017c8:	f006 fdab 	bl	8008322 <USB_DevDisconnect>

  return HAL_OK;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3714      	adds	r7, #20
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080017d8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2201      	movs	r2, #1
 80017ea:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2200      	movs	r2, #0
 80017f2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	699b      	ldr	r3, [r3, #24]
 80017fa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001806:	4b05      	ldr	r3, [pc, #20]	; (800181c <HAL_PCDEx_ActivateLPM+0x44>)
 8001808:	4313      	orrs	r3, r2
 800180a:	68fa      	ldr	r2, [r7, #12]
 800180c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800180e:	2300      	movs	r3, #0
}
 8001810:	4618      	mov	r0, r3
 8001812:	3714      	adds	r7, #20
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr
 800181c:	10000003 	.word	0x10000003

08001820 <HAL_PWREx_ConfigSupply>:
  *            @arg PWR_EXTERNAL_SOURCE_SUPPLY          The LDO regulator is Bypassed.
  *                                                     The Vcore Power Domains are supplied from external source.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  if(!__HAL_PWR_GET_FLAG(PWR_FLAG_SCUEN))
 8001828:	4b18      	ldr	r3, [pc, #96]	; (800188c <HAL_PWREx_ConfigSupply+0x6c>)
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	f003 0304 	and.w	r3, r3, #4
 8001830:	2b04      	cmp	r3, #4
 8001832:	d008      	beq.n	8001846 <HAL_PWREx_ConfigSupply+0x26>
  {
    if((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001834:	4b15      	ldr	r3, [pc, #84]	; (800188c <HAL_PWREx_ConfigSupply+0x6c>)
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	f003 0307 	and.w	r3, r3, #7
 800183c:	687a      	ldr	r2, [r7, #4]
 800183e:	429a      	cmp	r2, r3
 8001840:	d001      	beq.n	8001846 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new regulator config */
      return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e01d      	b.n	8001882 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001846:	4b11      	ldr	r3, [pc, #68]	; (800188c <HAL_PWREx_ConfigSupply+0x6c>)
 8001848:	68db      	ldr	r3, [r3, #12]
 800184a:	f023 0207 	bic.w	r2, r3, #7
 800184e:	490f      	ldr	r1, [pc, #60]	; (800188c <HAL_PWREx_ConfigSupply+0x6c>)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	4313      	orrs	r3, r2
 8001854:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001856:	f7fe ff41 	bl	80006dc <HAL_GetTick>
 800185a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ACTVOSRDY))
 800185c:	e009      	b.n	8001872 <HAL_PWREx_ConfigSupply+0x52>
  {
    if((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY_US)
 800185e:	f7fe ff3d 	bl	80006dc <HAL_GetTick>
 8001862:	4602      	mov	r2, r0
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800186c:	d901      	bls.n	8001872 <HAL_PWREx_ConfigSupply+0x52>
    {
      return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e007      	b.n	8001882 <HAL_PWREx_ConfigSupply+0x62>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ACTVOSRDY))
 8001872:	4b06      	ldr	r3, [pc, #24]	; (800188c <HAL_PWREx_ConfigSupply+0x6c>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800187a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800187e:	d1ee      	bne.n	800185e <HAL_PWREx_ConfigSupply+0x3e>
    }
  }

  return HAL_OK;
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	3710      	adds	r7, #16
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	58024800 	.word	0x58024800

08001890 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief  Enable the USB voltage level detector.
  * @retval None
  */
void HAL_PWREx_EnableUSBVoltageDetector(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT(PWR->CR3, PWR_CR3_USB33DEN);
 8001894:	4b05      	ldr	r3, [pc, #20]	; (80018ac <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	4a04      	ldr	r2, [pc, #16]	; (80018ac <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800189a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800189e:	60d3      	str	r3, [r2, #12]
}
 80018a0:	bf00      	nop
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	58024800 	.word	0x58024800

080018b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b08a      	sub	sp, #40	; 0x28
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d101      	bne.n	80018c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e3a4      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	f000 8087 	beq.w	80019de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018d0:	4b9a      	ldr	r3, [pc, #616]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 80018d2:	691b      	ldr	r3, [r3, #16]
 80018d4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80018d8:	627b      	str	r3, [r7, #36]	; 0x24
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80018da:	4b98      	ldr	r3, [pc, #608]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 80018dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018de:	623b      	str	r3, [r7, #32]
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80018e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e2:	2b10      	cmp	r3, #16
 80018e4:	d007      	beq.n	80018f6 <HAL_RCC_OscConfig+0x46>
 80018e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e8:	2b18      	cmp	r3, #24
 80018ea:	d110      	bne.n	800190e <HAL_RCC_OscConfig+0x5e>
 80018ec:	6a3b      	ldr	r3, [r7, #32]
 80018ee:	f003 0303 	and.w	r3, r3, #3
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d10b      	bne.n	800190e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018f6:	4b91      	ldr	r3, [pc, #580]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d06c      	beq.n	80019dc <HAL_RCC_OscConfig+0x12c>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d168      	bne.n	80019dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e37e      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001916:	d106      	bne.n	8001926 <HAL_RCC_OscConfig+0x76>
 8001918:	4b88      	ldr	r3, [pc, #544]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a87      	ldr	r2, [pc, #540]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 800191e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001922:	6013      	str	r3, [r2, #0]
 8001924:	e02e      	b.n	8001984 <HAL_RCC_OscConfig+0xd4>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d10c      	bne.n	8001948 <HAL_RCC_OscConfig+0x98>
 800192e:	4b83      	ldr	r3, [pc, #524]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a82      	ldr	r2, [pc, #520]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001934:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001938:	6013      	str	r3, [r2, #0]
 800193a:	4b80      	ldr	r3, [pc, #512]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a7f      	ldr	r2, [pc, #508]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001940:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001944:	6013      	str	r3, [r2, #0]
 8001946:	e01d      	b.n	8001984 <HAL_RCC_OscConfig+0xd4>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001950:	d10c      	bne.n	800196c <HAL_RCC_OscConfig+0xbc>
 8001952:	4b7a      	ldr	r3, [pc, #488]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a79      	ldr	r2, [pc, #484]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001958:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800195c:	6013      	str	r3, [r2, #0]
 800195e:	4b77      	ldr	r3, [pc, #476]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a76      	ldr	r2, [pc, #472]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001968:	6013      	str	r3, [r2, #0]
 800196a:	e00b      	b.n	8001984 <HAL_RCC_OscConfig+0xd4>
 800196c:	4b73      	ldr	r3, [pc, #460]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a72      	ldr	r2, [pc, #456]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001972:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001976:	6013      	str	r3, [r2, #0]
 8001978:	4b70      	ldr	r3, [pc, #448]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a6f      	ldr	r2, [pc, #444]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 800197e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001982:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d013      	beq.n	80019b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800198c:	f7fe fea6 	bl	80006dc <HAL_GetTick>
 8001990:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001992:	e008      	b.n	80019a6 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001994:	f7fe fea2 	bl	80006dc <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b64      	cmp	r3, #100	; 0x64
 80019a0:	d901      	bls.n	80019a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e332      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80019a6:	4b65      	ldr	r3, [pc, #404]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d0f0      	beq.n	8001994 <HAL_RCC_OscConfig+0xe4>
 80019b2:	e014      	b.n	80019de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b4:	f7fe fe92 	bl	80006dc <HAL_GetTick>
 80019b8:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80019ba:	e008      	b.n	80019ce <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019bc:	f7fe fe8e 	bl	80006dc <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	2b64      	cmp	r3, #100	; 0x64
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e31e      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80019ce:	4b5b      	ldr	r3, [pc, #364]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d1f0      	bne.n	80019bc <HAL_RCC_OscConfig+0x10c>
 80019da:	e000      	b.n	80019de <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	f000 80b0 	beq.w	8001b4c <HAL_RCC_OscConfig+0x29c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019ec:	4b53      	ldr	r3, [pc, #332]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 80019ee:	691b      	ldr	r3, [r3, #16]
 80019f0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80019f4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80019f6:	4b51      	ldr	r3, [pc, #324]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 80019f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019fa:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80019fc:	69bb      	ldr	r3, [r7, #24]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d007      	beq.n	8001a12 <HAL_RCC_OscConfig+0x162>
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	2b18      	cmp	r3, #24
 8001a06:	d149      	bne.n	8001a9c <HAL_RCC_OscConfig+0x1ec>
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	f003 0303 	and.w	r3, r3, #3
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d144      	bne.n	8001a9c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a12:	4b4a      	ldr	r3, [pc, #296]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0304 	and.w	r3, r3, #4
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d005      	beq.n	8001a2a <HAL_RCC_OscConfig+0x17a>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d101      	bne.n	8001a2a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e2f0      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
      /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001a2a:	4b44      	ldr	r3, [pc, #272]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f023 0219 	bic.w	r2, r3, #25
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	4941      	ldr	r1, [pc, #260]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a3c:	f7fe fe4e 	bl	80006dc <HAL_GetTick>
 8001a40:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a42:	e008      	b.n	8001a56 <HAL_RCC_OscConfig+0x1a6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a44:	f7fe fe4a 	bl	80006dc <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d901      	bls.n	8001a56 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e2da      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a56:	4b39      	ldr	r3, [pc, #228]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0304 	and.w	r3, r3, #4
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d0f0      	beq.n	8001a44 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a62:	f7fe fe69 	bl	8000738 <HAL_GetREVID>
 8001a66:	4602      	mov	r2, r0
 8001a68:	f241 0303 	movw	r3, #4099	; 0x1003
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d80a      	bhi.n	8001a86 <HAL_RCC_OscConfig+0x1d6>
 8001a70:	4b32      	ldr	r3, [pc, #200]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	691b      	ldr	r3, [r3, #16]
 8001a7c:	031b      	lsls	r3, r3, #12
 8001a7e:	492f      	ldr	r1, [pc, #188]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001a80:	4313      	orrs	r3, r2
 8001a82:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a84:	e062      	b.n	8001b4c <HAL_RCC_OscConfig+0x29c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a86:	4b2d      	ldr	r3, [pc, #180]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	061b      	lsls	r3, r3, #24
 8001a94:	4929      	ldr	r1, [pc, #164]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001a96:	4313      	orrs	r3, r2
 8001a98:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a9a:	e057      	b.n	8001b4c <HAL_RCC_OscConfig+0x29c>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d038      	beq.n	8001b16 <HAL_RCC_OscConfig+0x266>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001aa4:	4b25      	ldr	r3, [pc, #148]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f023 0219 	bic.w	r2, r3, #25
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	4922      	ldr	r1, [pc, #136]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab6:	f7fe fe11 	bl	80006dc <HAL_GetTick>
 8001aba:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001abc:	e008      	b.n	8001ad0 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001abe:	f7fe fe0d 	bl	80006dc <HAL_GetTick>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d901      	bls.n	8001ad0 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8001acc:	2303      	movs	r3, #3
 8001ace:	e29d      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ad0:	4b1a      	ldr	r3, [pc, #104]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 0304 	and.w	r3, r3, #4
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d0f0      	beq.n	8001abe <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001adc:	f7fe fe2c 	bl	8000738 <HAL_GetREVID>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	f241 0303 	movw	r3, #4099	; 0x1003
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d80a      	bhi.n	8001b00 <HAL_RCC_OscConfig+0x250>
 8001aea:	4b14      	ldr	r3, [pc, #80]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	031b      	lsls	r3, r3, #12
 8001af8:	4910      	ldr	r1, [pc, #64]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001afa:	4313      	orrs	r3, r2
 8001afc:	604b      	str	r3, [r1, #4]
 8001afe:	e025      	b.n	8001b4c <HAL_RCC_OscConfig+0x29c>
 8001b00:	4b0e      	ldr	r3, [pc, #56]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	691b      	ldr	r3, [r3, #16]
 8001b0c:	061b      	lsls	r3, r3, #24
 8001b0e:	490b      	ldr	r1, [pc, #44]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001b10:	4313      	orrs	r3, r2
 8001b12:	604b      	str	r3, [r1, #4]
 8001b14:	e01a      	b.n	8001b4c <HAL_RCC_OscConfig+0x29c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b16:	4b09      	ldr	r3, [pc, #36]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a08      	ldr	r2, [pc, #32]	; (8001b3c <HAL_RCC_OscConfig+0x28c>)
 8001b1c:	f023 0301 	bic.w	r3, r3, #1
 8001b20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b22:	f7fe fddb 	bl	80006dc <HAL_GetTick>
 8001b26:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b28:	e00a      	b.n	8001b40 <HAL_RCC_OscConfig+0x290>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b2a:	f7fe fdd7 	bl	80006dc <HAL_GetTick>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d903      	bls.n	8001b40 <HAL_RCC_OscConfig+0x290>
          {
            return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e267      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
 8001b3c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b40:	4ba0      	ldr	r3, [pc, #640]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0304 	and.w	r3, r3, #4
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1ee      	bne.n	8001b2a <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0310 	and.w	r3, r3, #16
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	f000 808f 	beq.w	8001c78 <HAL_RCC_OscConfig+0x3c8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b5a:	4b9a      	ldr	r3, [pc, #616]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001b5c:	691b      	ldr	r3, [r3, #16]
 8001b5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001b62:	613b      	str	r3, [r7, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b64:	4b97      	ldr	r3, [pc, #604]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b68:	60fb      	str	r3, [r7, #12]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	2b08      	cmp	r3, #8
 8001b6e:	d007      	beq.n	8001b80 <HAL_RCC_OscConfig+0x2d0>
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	2b18      	cmp	r3, #24
 8001b74:	d12d      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x322>
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	f003 0303 	and.w	r3, r3, #3
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d128      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x322>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b80:	4b90      	ldr	r3, [pc, #576]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d005      	beq.n	8001b98 <HAL_RCC_OscConfig+0x2e8>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	69db      	ldr	r3, [r3, #28]
 8001b90:	2b80      	cmp	r3, #128	; 0x80
 8001b92:	d001      	beq.n	8001b98 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e239      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b98:	f7fe fdce 	bl	8000738 <HAL_GetREVID>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	f241 0303 	movw	r3, #4099	; 0x1003
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d80a      	bhi.n	8001bbc <HAL_RCC_OscConfig+0x30c>
 8001ba6:	4b87      	ldr	r3, [pc, #540]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6a1b      	ldr	r3, [r3, #32]
 8001bb2:	069b      	lsls	r3, r3, #26
 8001bb4:	4983      	ldr	r1, [pc, #524]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001bba:	e05d      	b.n	8001c78 <HAL_RCC_OscConfig+0x3c8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001bbc:	4b81      	ldr	r3, [pc, #516]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6a1b      	ldr	r3, [r3, #32]
 8001bc8:	061b      	lsls	r3, r3, #24
 8001bca:	497e      	ldr	r1, [pc, #504]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001bd0:	e052      	b.n	8001c78 <HAL_RCC_OscConfig+0x3c8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d035      	beq.n	8001c46 <HAL_RCC_OscConfig+0x396>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001bda:	4b7a      	ldr	r3, [pc, #488]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a79      	ldr	r2, [pc, #484]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001be0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001be4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be6:	f7fe fd79 	bl	80006dc <HAL_GetTick>
 8001bea:	61f8      	str	r0, [r7, #28]

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001bec:	e008      	b.n	8001c00 <HAL_RCC_OscConfig+0x350>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001bee:	f7fe fd75 	bl	80006dc <HAL_GetTick>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d901      	bls.n	8001c00 <HAL_RCC_OscConfig+0x350>
          {
            return HAL_TIMEOUT;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	e205      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001c00:	4b70      	ldr	r3, [pc, #448]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d0f0      	beq.n	8001bee <HAL_RCC_OscConfig+0x33e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001c0c:	f7fe fd94 	bl	8000738 <HAL_GetREVID>
 8001c10:	4602      	mov	r2, r0
 8001c12:	f241 0303 	movw	r3, #4099	; 0x1003
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d80a      	bhi.n	8001c30 <HAL_RCC_OscConfig+0x380>
 8001c1a:	4b6a      	ldr	r3, [pc, #424]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6a1b      	ldr	r3, [r3, #32]
 8001c26:	069b      	lsls	r3, r3, #26
 8001c28:	4966      	ldr	r1, [pc, #408]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	604b      	str	r3, [r1, #4]
 8001c2e:	e023      	b.n	8001c78 <HAL_RCC_OscConfig+0x3c8>
 8001c30:	4b64      	ldr	r3, [pc, #400]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6a1b      	ldr	r3, [r3, #32]
 8001c3c:	061b      	lsls	r3, r3, #24
 8001c3e:	4961      	ldr	r1, [pc, #388]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001c40:	4313      	orrs	r3, r2
 8001c42:	60cb      	str	r3, [r1, #12]
 8001c44:	e018      	b.n	8001c78 <HAL_RCC_OscConfig+0x3c8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001c46:	4b5f      	ldr	r3, [pc, #380]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a5e      	ldr	r2, [pc, #376]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001c4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c52:	f7fe fd43 	bl	80006dc <HAL_GetTick>
 8001c56:	61f8      	str	r0, [r7, #28]

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001c58:	e008      	b.n	8001c6c <HAL_RCC_OscConfig+0x3bc>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001c5a:	f7fe fd3f 	bl	80006dc <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d901      	bls.n	8001c6c <HAL_RCC_OscConfig+0x3bc>
          {
            return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e1cf      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001c6c:	4b55      	ldr	r3, [pc, #340]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d1f0      	bne.n	8001c5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0308 	and.w	r3, r3, #8
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d036      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	695b      	ldr	r3, [r3, #20]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d019      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x410>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c8c:	4b4d      	ldr	r3, [pc, #308]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001c8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c90:	4a4c      	ldr	r2, [pc, #304]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001c92:	f043 0301 	orr.w	r3, r3, #1
 8001c96:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c98:	f7fe fd20 	bl	80006dc <HAL_GetTick>
 8001c9c:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x402>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ca0:	f7fe fd1c 	bl	80006dc <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x402>
        {
          return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e1ac      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001cb2:	4b44      	ldr	r3, [pc, #272]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001cb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d0f0      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x3f0>
 8001cbe:	e018      	b.n	8001cf2 <HAL_RCC_OscConfig+0x442>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cc0:	4b40      	ldr	r3, [pc, #256]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001cc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cc4:	4a3f      	ldr	r2, [pc, #252]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001cc6:	f023 0301 	bic.w	r3, r3, #1
 8001cca:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ccc:	f7fe fd06 	bl	80006dc <HAL_GetTick>
 8001cd0:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_OscConfig+0x436>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cd4:	f7fe fd02 	bl	80006dc <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x436>
        {
          return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e192      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001ce6:	4b37      	ldr	r3, [pc, #220]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001ce8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1f0      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x424>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0320 	and.w	r3, r3, #32
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d036      	beq.n	8001d6c <HAL_RCC_OscConfig+0x4bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d019      	beq.n	8001d3a <HAL_RCC_OscConfig+0x48a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001d06:	4b2f      	ldr	r3, [pc, #188]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a2e      	ldr	r2, [pc, #184]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001d0c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d10:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001d12:	f7fe fce3 	bl	80006dc <HAL_GetTick>
 8001d16:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d18:	e008      	b.n	8001d2c <HAL_RCC_OscConfig+0x47c>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001d1a:	f7fe fcdf 	bl	80006dc <HAL_GetTick>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d901      	bls.n	8001d2c <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e16f      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d2c:	4b25      	ldr	r3, [pc, #148]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d0f0      	beq.n	8001d1a <HAL_RCC_OscConfig+0x46a>
 8001d38:	e018      	b.n	8001d6c <HAL_RCC_OscConfig+0x4bc>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d3a:	4b22      	ldr	r3, [pc, #136]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a21      	ldr	r2, [pc, #132]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001d40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001d44:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001d46:	f7fe fcc9 	bl	80006dc <HAL_GetTick>
 8001d4a:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d4c:	e008      	b.n	8001d60 <HAL_RCC_OscConfig+0x4b0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001d4e:	f7fe fcc5 	bl	80006dc <HAL_GetTick>
 8001d52:	4602      	mov	r2, r0
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d901      	bls.n	8001d60 <HAL_RCC_OscConfig+0x4b0>
        {
          return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e155      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d60:	4b18      	ldr	r3, [pc, #96]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d1f0      	bne.n	8001d4e <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	f000 8086 	beq.w	8001e86 <HAL_RCC_OscConfig+0x5d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001d7a:	4b13      	ldr	r3, [pc, #76]	; (8001dc8 <HAL_RCC_OscConfig+0x518>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a12      	ldr	r2, [pc, #72]	; (8001dc8 <HAL_RCC_OscConfig+0x518>)
 8001d80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d84:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001d86:	f7fe fca9 	bl	80006dc <HAL_GetTick>
 8001d8a:	61f8      	str	r0, [r7, #28]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d8c:	e008      	b.n	8001da0 <HAL_RCC_OscConfig+0x4f0>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001d8e:	f7fe fca5 	bl	80006dc <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	2b64      	cmp	r3, #100	; 0x64
 8001d9a:	d901      	bls.n	8001da0 <HAL_RCC_OscConfig+0x4f0>
      {
        return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e135      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001da0:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <HAL_RCC_OscConfig+0x518>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d0f0      	beq.n	8001d8e <HAL_RCC_OscConfig+0x4de>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d10b      	bne.n	8001dcc <HAL_RCC_OscConfig+0x51c>
 8001db4:	4b03      	ldr	r3, [pc, #12]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001db6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001db8:	4a02      	ldr	r2, [pc, #8]	; (8001dc4 <HAL_RCC_OscConfig+0x514>)
 8001dba:	f043 0301 	orr.w	r3, r3, #1
 8001dbe:	6713      	str	r3, [r2, #112]	; 0x70
 8001dc0:	e032      	b.n	8001e28 <HAL_RCC_OscConfig+0x578>
 8001dc2:	bf00      	nop
 8001dc4:	58024400 	.word	0x58024400
 8001dc8:	58024800 	.word	0x58024800
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d10c      	bne.n	8001dee <HAL_RCC_OscConfig+0x53e>
 8001dd4:	4b8f      	ldr	r3, [pc, #572]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dd8:	4a8e      	ldr	r2, [pc, #568]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001dda:	f023 0301 	bic.w	r3, r3, #1
 8001dde:	6713      	str	r3, [r2, #112]	; 0x70
 8001de0:	4b8c      	ldr	r3, [pc, #560]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001de4:	4a8b      	ldr	r2, [pc, #556]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001de6:	f023 0304 	bic.w	r3, r3, #4
 8001dea:	6713      	str	r3, [r2, #112]	; 0x70
 8001dec:	e01c      	b.n	8001e28 <HAL_RCC_OscConfig+0x578>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	2b05      	cmp	r3, #5
 8001df4:	d10c      	bne.n	8001e10 <HAL_RCC_OscConfig+0x560>
 8001df6:	4b87      	ldr	r3, [pc, #540]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001df8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dfa:	4a86      	ldr	r2, [pc, #536]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001dfc:	f043 0304 	orr.w	r3, r3, #4
 8001e00:	6713      	str	r3, [r2, #112]	; 0x70
 8001e02:	4b84      	ldr	r3, [pc, #528]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001e04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e06:	4a83      	ldr	r2, [pc, #524]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001e08:	f043 0301 	orr.w	r3, r3, #1
 8001e0c:	6713      	str	r3, [r2, #112]	; 0x70
 8001e0e:	e00b      	b.n	8001e28 <HAL_RCC_OscConfig+0x578>
 8001e10:	4b80      	ldr	r3, [pc, #512]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e14:	4a7f      	ldr	r2, [pc, #508]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001e16:	f023 0301 	bic.w	r3, r3, #1
 8001e1a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e1c:	4b7d      	ldr	r3, [pc, #500]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001e1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e20:	4a7c      	ldr	r2, [pc, #496]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001e22:	f023 0304 	bic.w	r3, r3, #4
 8001e26:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d015      	beq.n	8001e5c <HAL_RCC_OscConfig+0x5ac>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e30:	f7fe fc54 	bl	80006dc <HAL_GetTick>
 8001e34:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e36:	e00a      	b.n	8001e4e <HAL_RCC_OscConfig+0x59e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e38:	f7fe fc50 	bl	80006dc <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x59e>
        {
          return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e0de      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e4e:	4b71      	ldr	r3, [pc, #452]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001e50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d0ee      	beq.n	8001e38 <HAL_RCC_OscConfig+0x588>
 8001e5a:	e014      	b.n	8001e86 <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e5c:	f7fe fc3e 	bl	80006dc <HAL_GetTick>
 8001e60:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e62:	e00a      	b.n	8001e7a <HAL_RCC_OscConfig+0x5ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e64:	f7fe fc3a 	bl	80006dc <HAL_GetTick>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_OscConfig+0x5ca>
        {
          return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e0c8      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e7a:	4b66      	ldr	r3, [pc, #408]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001e7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d1ee      	bne.n	8001e64 <HAL_RCC_OscConfig+0x5b4>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	f000 80bd 	beq.w	800200a <HAL_RCC_OscConfig+0x75a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001e90:	4b60      	ldr	r3, [pc, #384]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001e98:	2b18      	cmp	r3, #24
 8001e9a:	f000 80b4 	beq.w	8002006 <HAL_RCC_OscConfig+0x756>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea2:	2b02      	cmp	r3, #2
 8001ea4:	f040 8095 	bne.w	8001fd2 <HAL_RCC_OscConfig+0x722>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ea8:	4b5a      	ldr	r3, [pc, #360]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a59      	ldr	r2, [pc, #356]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001eae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001eb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eb4:	f7fe fc12 	bl	80006dc <HAL_GetTick>
 8001eb8:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001eba:	e008      	b.n	8001ece <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ebc:	f7fe fc0e 	bl	80006dc <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e09e      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ece:	4b51      	ldr	r3, [pc, #324]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d1f0      	bne.n	8001ebc <HAL_RCC_OscConfig+0x60c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001eda:	4b4e      	ldr	r3, [pc, #312]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001edc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ede:	4b4e      	ldr	r3, [pc, #312]	; (8002018 <HAL_RCC_OscConfig+0x768>)
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001eea:	0112      	lsls	r2, r2, #4
 8001eec:	430a      	orrs	r2, r1
 8001eee:	4949      	ldr	r1, [pc, #292]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	628b      	str	r3, [r1, #40]	; 0x28
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f02:	3b01      	subs	r3, #1
 8001f04:	025b      	lsls	r3, r3, #9
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	431a      	orrs	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f0e:	3b01      	subs	r3, #1
 8001f10:	041b      	lsls	r3, r3, #16
 8001f12:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001f16:	431a      	orrs	r2, r3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	061b      	lsls	r3, r3, #24
 8001f20:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001f24:	493b      	ldr	r1, [pc, #236]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f26:	4313      	orrs	r3, r2
 8001f28:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8001f2a:	4b3a      	ldr	r3, [pc, #232]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f2e:	4a39      	ldr	r2, [pc, #228]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f30:	f023 0301 	bic.w	r3, r3, #1
 8001f34:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL  PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001f36:	4b37      	ldr	r3, [pc, #220]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f3a:	4b38      	ldr	r3, [pc, #224]	; (800201c <HAL_RCC_OscConfig+0x76c>)
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001f42:	00d2      	lsls	r2, r2, #3
 8001f44:	4933      	ldr	r1, [pc, #204]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f46:	4313      	orrs	r3, r2
 8001f48:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001f4a:	4b32      	ldr	r3, [pc, #200]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4e:	f023 020c 	bic.w	r2, r3, #12
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f56:	492f      	ldr	r1, [pc, #188]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001f5c:	4b2d      	ldr	r3, [pc, #180]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f60:	f023 0202 	bic.w	r2, r3, #2
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f68:	492a      	ldr	r1, [pc, #168]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001f6e:	4b29      	ldr	r3, [pc, #164]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f72:	4a28      	ldr	r2, [pc, #160]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f78:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001f7a:	4b26      	ldr	r3, [pc, #152]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f7e:	4a25      	ldr	r2, [pc, #148]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f84:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001f86:	4b23      	ldr	r3, [pc, #140]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f8a:	4a22      	ldr	r2, [pc, #136]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f90:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8001f92:	4b20      	ldr	r3, [pc, #128]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f96:	4a1f      	ldr	r2, [pc, #124]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001f98:	f043 0301 	orr.w	r3, r3, #1
 8001f9c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f9e:	4b1d      	ldr	r3, [pc, #116]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a1c      	ldr	r2, [pc, #112]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001fa4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001faa:	f7fe fb97 	bl	80006dc <HAL_GetTick>
 8001fae:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001fb0:	e008      	b.n	8001fc4 <HAL_RCC_OscConfig+0x714>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fb2:	f7fe fb93 	bl	80006dc <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d901      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x714>
          {
            return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e023      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001fc4:	4b13      	ldr	r3, [pc, #76]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d0f0      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x702>
 8001fd0:	e01b      	b.n	800200a <HAL_RCC_OscConfig+0x75a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fd2:	4b10      	ldr	r3, [pc, #64]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a0f      	ldr	r2, [pc, #60]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001fd8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001fdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fde:	f7fe fb7d 	bl	80006dc <HAL_GetTick>
 8001fe2:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001fe4:	e008      	b.n	8001ff8 <HAL_RCC_OscConfig+0x748>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fe6:	f7fe fb79 	bl	80006dc <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e009      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ff8:	4b06      	ldr	r3, [pc, #24]	; (8002014 <HAL_RCC_OscConfig+0x764>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d1f0      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x736>
 8002004:	e001      	b.n	800200a <HAL_RCC_OscConfig+0x75a>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e000      	b.n	800200c <HAL_RCC_OscConfig+0x75c>
    }
  }
  return HAL_OK;
 800200a:	2300      	movs	r3, #0
}
 800200c:	4618      	mov	r0, r3
 800200e:	3728      	adds	r7, #40	; 0x28
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	58024400 	.word	0x58024400
 8002018:	fffffc0c 	.word	0xfffffc0c
 800201c:	ffff0007 	.word	0xffff0007

08002020 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d101      	bne.n	8002034 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e18d      	b.n	8002350 <HAL_RCC_ClockConfig+0x330>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002034:	4b8a      	ldr	r3, [pc, #552]	; (8002260 <HAL_RCC_ClockConfig+0x240>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 030f 	and.w	r3, r3, #15
 800203c:	683a      	ldr	r2, [r7, #0]
 800203e:	429a      	cmp	r2, r3
 8002040:	d910      	bls.n	8002064 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002042:	4b87      	ldr	r3, [pc, #540]	; (8002260 <HAL_RCC_ClockConfig+0x240>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f023 020f 	bic.w	r2, r3, #15
 800204a:	4985      	ldr	r1, [pc, #532]	; (8002260 <HAL_RCC_ClockConfig+0x240>)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	4313      	orrs	r3, r2
 8002050:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002052:	4b83      	ldr	r3, [pc, #524]	; (8002260 <HAL_RCC_ClockConfig+0x240>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 030f 	and.w	r3, r3, #15
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	429a      	cmp	r2, r3
 800205e:	d001      	beq.n	8002064 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e175      	b.n	8002350 <HAL_RCC_ClockConfig+0x330>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0304 	and.w	r3, r3, #4
 800206c:	2b00      	cmp	r3, #0
 800206e:	d010      	beq.n	8002092 <HAL_RCC_ClockConfig+0x72>
  {
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	691a      	ldr	r2, [r3, #16]
 8002074:	4b7b      	ldr	r3, [pc, #492]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800207c:	429a      	cmp	r2, r3
 800207e:	d908      	bls.n	8002092 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002080:	4b78      	ldr	r3, [pc, #480]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 8002082:	699b      	ldr	r3, [r3, #24]
 8002084:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	691b      	ldr	r3, [r3, #16]
 800208c:	4975      	ldr	r1, [pc, #468]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 800208e:	4313      	orrs	r3, r2
 8002090:	618b      	str	r3, [r1, #24]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0308 	and.w	r3, r3, #8
 800209a:	2b00      	cmp	r3, #0
 800209c:	d010      	beq.n	80020c0 <HAL_RCC_ClockConfig+0xa0>
  {
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	695a      	ldr	r2, [r3, #20]
 80020a2:	4b70      	ldr	r3, [pc, #448]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 80020a4:	69db      	ldr	r3, [r3, #28]
 80020a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d908      	bls.n	80020c0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80020ae:	4b6d      	ldr	r3, [pc, #436]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 80020b0:	69db      	ldr	r3, [r3, #28]
 80020b2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	695b      	ldr	r3, [r3, #20]
 80020ba:	496a      	ldr	r1, [pc, #424]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 80020bc:	4313      	orrs	r3, r2
 80020be:	61cb      	str	r3, [r1, #28]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0310 	and.w	r3, r3, #16
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d010      	beq.n	80020ee <HAL_RCC_ClockConfig+0xce>
  {
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	699a      	ldr	r2, [r3, #24]
 80020d0:	4b64      	ldr	r3, [pc, #400]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 80020d2:	69db      	ldr	r3, [r3, #28]
 80020d4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80020d8:	429a      	cmp	r2, r3
 80020da:	d908      	bls.n	80020ee <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80020dc:	4b61      	ldr	r3, [pc, #388]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 80020de:	69db      	ldr	r3, [r3, #28]
 80020e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	495e      	ldr	r1, [pc, #376]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 80020ea:	4313      	orrs	r3, r2
 80020ec:	61cb      	str	r3, [r1, #28]
    }
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0320 	and.w	r3, r3, #32
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d010      	beq.n	800211c <HAL_RCC_ClockConfig+0xfc>
  {
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	69da      	ldr	r2, [r3, #28]
 80020fe:	4b59      	ldr	r3, [pc, #356]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 8002100:	6a1b      	ldr	r3, [r3, #32]
 8002102:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002106:	429a      	cmp	r2, r3
 8002108:	d908      	bls.n	800211c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800210a:	4b56      	ldr	r3, [pc, #344]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 800210c:	6a1b      	ldr	r3, [r3, #32]
 800210e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	69db      	ldr	r3, [r3, #28]
 8002116:	4953      	ldr	r1, [pc, #332]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 8002118:	4313      	orrs	r3, r2
 800211a:	620b      	str	r3, [r1, #32]
    }
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d010      	beq.n	800214a <HAL_RCC_ClockConfig+0x12a>
  {
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	68da      	ldr	r2, [r3, #12]
 800212c:	4b4d      	ldr	r3, [pc, #308]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 800212e:	699b      	ldr	r3, [r3, #24]
 8002130:	f003 030f 	and.w	r3, r3, #15
 8002134:	429a      	cmp	r2, r3
 8002136:	d908      	bls.n	800214a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002138:	4b4a      	ldr	r3, [pc, #296]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 800213a:	699b      	ldr	r3, [r3, #24]
 800213c:	f023 020f 	bic.w	r2, r3, #15
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	4947      	ldr	r1, [pc, #284]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 8002146:	4313      	orrs	r3, r2
 8002148:	618b      	str	r3, [r1, #24]
    }
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	2b00      	cmp	r3, #0
 8002154:	d055      	beq.n	8002202 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002156:	4b43      	ldr	r3, [pc, #268]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 8002158:	699b      	ldr	r3, [r3, #24]
 800215a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	4940      	ldr	r1, [pc, #256]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 8002164:	4313      	orrs	r3, r2
 8002166:	618b      	str	r3, [r1, #24]
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	2b02      	cmp	r3, #2
 800216e:	d107      	bne.n	8002180 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002170:	4b3c      	ldr	r3, [pc, #240]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d121      	bne.n	80021c0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e0e7      	b.n	8002350 <HAL_RCC_ClockConfig+0x330>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	2b03      	cmp	r3, #3
 8002186:	d107      	bne.n	8002198 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002188:	4b36      	ldr	r3, [pc, #216]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d115      	bne.n	80021c0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e0db      	b.n	8002350 <HAL_RCC_ClockConfig+0x330>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d107      	bne.n	80021b0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80021a0:	4b30      	ldr	r3, [pc, #192]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d109      	bne.n	80021c0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e0cf      	b.n	8002350 <HAL_RCC_ClockConfig+0x330>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80021b0:	4b2c      	ldr	r3, [pc, #176]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0304 	and.w	r3, r3, #4
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d101      	bne.n	80021c0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e0c7      	b.n	8002350 <HAL_RCC_ClockConfig+0x330>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021c0:	4b28      	ldr	r3, [pc, #160]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 80021c2:	691b      	ldr	r3, [r3, #16]
 80021c4:	f023 0207 	bic.w	r2, r3, #7
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	4925      	ldr	r1, [pc, #148]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021d2:	f7fe fa83 	bl	80006dc <HAL_GetTick>
 80021d6:	60f8      	str	r0, [r7, #12]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021d8:	e00a      	b.n	80021f0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021da:	f7fe fa7f 	bl	80006dc <HAL_GetTick>
 80021de:	4602      	mov	r2, r0
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d901      	bls.n	80021f0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	e0af      	b.n	8002350 <HAL_RCC_ClockConfig+0x330>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021f0:	4b1c      	ldr	r3, [pc, #112]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 80021f2:	691b      	ldr	r3, [r3, #16]
 80021f4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	00db      	lsls	r3, r3, #3
 80021fe:	429a      	cmp	r2, r3
 8002200:	d1eb      	bne.n	80021da <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	2b00      	cmp	r3, #0
 800220c:	d010      	beq.n	8002230 <HAL_RCC_ClockConfig+0x210>
  {
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	68da      	ldr	r2, [r3, #12]
 8002212:	4b14      	ldr	r3, [pc, #80]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	f003 030f 	and.w	r3, r3, #15
 800221a:	429a      	cmp	r2, r3
 800221c:	d208      	bcs.n	8002230 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800221e:	4b11      	ldr	r3, [pc, #68]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	f023 020f 	bic.w	r2, r3, #15
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	490e      	ldr	r1, [pc, #56]	; (8002264 <HAL_RCC_ClockConfig+0x244>)
 800222c:	4313      	orrs	r3, r2
 800222e:	618b      	str	r3, [r1, #24]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002230:	4b0b      	ldr	r3, [pc, #44]	; (8002260 <HAL_RCC_ClockConfig+0x240>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 030f 	and.w	r3, r3, #15
 8002238:	683a      	ldr	r2, [r7, #0]
 800223a:	429a      	cmp	r2, r3
 800223c:	d214      	bcs.n	8002268 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800223e:	4b08      	ldr	r3, [pc, #32]	; (8002260 <HAL_RCC_ClockConfig+0x240>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f023 020f 	bic.w	r2, r3, #15
 8002246:	4906      	ldr	r1, [pc, #24]	; (8002260 <HAL_RCC_ClockConfig+0x240>)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	4313      	orrs	r3, r2
 800224c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800224e:	4b04      	ldr	r3, [pc, #16]	; (8002260 <HAL_RCC_ClockConfig+0x240>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 030f 	and.w	r3, r3, #15
 8002256:	683a      	ldr	r2, [r7, #0]
 8002258:	429a      	cmp	r2, r3
 800225a:	d005      	beq.n	8002268 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e077      	b.n	8002350 <HAL_RCC_ClockConfig+0x330>
 8002260:	52002000 	.word	0x52002000
 8002264:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0304 	and.w	r3, r3, #4
 8002270:	2b00      	cmp	r3, #0
 8002272:	d010      	beq.n	8002296 <HAL_RCC_ClockConfig+0x276>
 {
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	691a      	ldr	r2, [r3, #16]
 8002278:	4b37      	ldr	r3, [pc, #220]	; (8002358 <HAL_RCC_ClockConfig+0x338>)
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002280:	429a      	cmp	r2, r3
 8002282:	d208      	bcs.n	8002296 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002284:	4b34      	ldr	r3, [pc, #208]	; (8002358 <HAL_RCC_ClockConfig+0x338>)
 8002286:	699b      	ldr	r3, [r3, #24]
 8002288:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	691b      	ldr	r3, [r3, #16]
 8002290:	4931      	ldr	r1, [pc, #196]	; (8002358 <HAL_RCC_ClockConfig+0x338>)
 8002292:	4313      	orrs	r3, r2
 8002294:	618b      	str	r3, [r1, #24]
   }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0308 	and.w	r3, r3, #8
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d010      	beq.n	80022c4 <HAL_RCC_ClockConfig+0x2a4>
 {
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	695a      	ldr	r2, [r3, #20]
 80022a6:	4b2c      	ldr	r3, [pc, #176]	; (8002358 <HAL_RCC_ClockConfig+0x338>)
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d208      	bcs.n	80022c4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80022b2:	4b29      	ldr	r3, [pc, #164]	; (8002358 <HAL_RCC_ClockConfig+0x338>)
 80022b4:	69db      	ldr	r3, [r3, #28]
 80022b6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	4926      	ldr	r1, [pc, #152]	; (8002358 <HAL_RCC_ClockConfig+0x338>)
 80022c0:	4313      	orrs	r3, r2
 80022c2:	61cb      	str	r3, [r1, #28]
   }
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 0310 	and.w	r3, r3, #16
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d010      	beq.n	80022f2 <HAL_RCC_ClockConfig+0x2d2>
 {
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	699a      	ldr	r2, [r3, #24]
 80022d4:	4b20      	ldr	r3, [pc, #128]	; (8002358 <HAL_RCC_ClockConfig+0x338>)
 80022d6:	69db      	ldr	r3, [r3, #28]
 80022d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80022dc:	429a      	cmp	r2, r3
 80022de:	d208      	bcs.n	80022f2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80022e0:	4b1d      	ldr	r3, [pc, #116]	; (8002358 <HAL_RCC_ClockConfig+0x338>)
 80022e2:	69db      	ldr	r3, [r3, #28]
 80022e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	699b      	ldr	r3, [r3, #24]
 80022ec:	491a      	ldr	r1, [pc, #104]	; (8002358 <HAL_RCC_ClockConfig+0x338>)
 80022ee:	4313      	orrs	r3, r2
 80022f0:	61cb      	str	r3, [r1, #28]
   }
 }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0320 	and.w	r3, r3, #32
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d010      	beq.n	8002320 <HAL_RCC_ClockConfig+0x300>
 {
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	69da      	ldr	r2, [r3, #28]
 8002302:	4b15      	ldr	r3, [pc, #84]	; (8002358 <HAL_RCC_ClockConfig+0x338>)
 8002304:	6a1b      	ldr	r3, [r3, #32]
 8002306:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800230a:	429a      	cmp	r2, r3
 800230c:	d208      	bcs.n	8002320 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800230e:	4b12      	ldr	r3, [pc, #72]	; (8002358 <HAL_RCC_ClockConfig+0x338>)
 8002310:	6a1b      	ldr	r3, [r3, #32]
 8002312:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69db      	ldr	r3, [r3, #28]
 800231a:	490f      	ldr	r1, [pc, #60]	; (8002358 <HAL_RCC_ClockConfig+0x338>)
 800231c:	4313      	orrs	r3, r2
 800231e:	620b      	str	r3, [r1, #32]
   }
 }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002320:	f000 f822 	bl	8002368 <HAL_RCC_GetSysClockFreq>
 8002324:	4601      	mov	r1, r0
 8002326:	4b0c      	ldr	r3, [pc, #48]	; (8002358 <HAL_RCC_ClockConfig+0x338>)
 8002328:	699b      	ldr	r3, [r3, #24]
 800232a:	0a1b      	lsrs	r3, r3, #8
 800232c:	f003 030f 	and.w	r3, r3, #15
 8002330:	4a0a      	ldr	r2, [pc, #40]	; (800235c <HAL_RCC_ClockConfig+0x33c>)
 8002332:	5cd3      	ldrb	r3, [r2, r3]
 8002334:	f003 031f 	and.w	r3, r3, #31
 8002338:	fa21 f303 	lsr.w	r3, r1, r3
 800233c:	4a08      	ldr	r2, [pc, #32]	; (8002360 <HAL_RCC_ClockConfig+0x340>)
 800233e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8002340:	4b08      	ldr	r3, [pc, #32]	; (8002364 <HAL_RCC_ClockConfig+0x344>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4618      	mov	r0, r3
 8002346:	f7fe f97f 	bl	8000648 <HAL_InitTick>
 800234a:	4603      	mov	r3, r0
 800234c:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 800234e:	7afb      	ldrb	r3, [r7, #11]
}
 8002350:	4618      	mov	r0, r3
 8002352:	3710      	adds	r7, #16
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	58024400 	.word	0x58024400
 800235c:	08009e80 	.word	0x08009e80
 8002360:	24000008 	.word	0x24000008
 8002364:	24000000 	.word	0x24000000

08002368 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002368:	b480      	push	{r7}
 800236a:	b089      	sub	sp, #36	; 0x24
 800236c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800236e:	4baf      	ldr	r3, [pc, #700]	; (800262c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002376:	2b18      	cmp	r3, #24
 8002378:	f200 814e 	bhi.w	8002618 <HAL_RCC_GetSysClockFreq+0x2b0>
 800237c:	a201      	add	r2, pc, #4	; (adr r2, 8002384 <HAL_RCC_GetSysClockFreq+0x1c>)
 800237e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002382:	bf00      	nop
 8002384:	080023e9 	.word	0x080023e9
 8002388:	08002619 	.word	0x08002619
 800238c:	08002619 	.word	0x08002619
 8002390:	08002619 	.word	0x08002619
 8002394:	08002619 	.word	0x08002619
 8002398:	08002619 	.word	0x08002619
 800239c:	08002619 	.word	0x08002619
 80023a0:	08002619 	.word	0x08002619
 80023a4:	0800240f 	.word	0x0800240f
 80023a8:	08002619 	.word	0x08002619
 80023ac:	08002619 	.word	0x08002619
 80023b0:	08002619 	.word	0x08002619
 80023b4:	08002619 	.word	0x08002619
 80023b8:	08002619 	.word	0x08002619
 80023bc:	08002619 	.word	0x08002619
 80023c0:	08002619 	.word	0x08002619
 80023c4:	08002415 	.word	0x08002415
 80023c8:	08002619 	.word	0x08002619
 80023cc:	08002619 	.word	0x08002619
 80023d0:	08002619 	.word	0x08002619
 80023d4:	08002619 	.word	0x08002619
 80023d8:	08002619 	.word	0x08002619
 80023dc:	08002619 	.word	0x08002619
 80023e0:	08002619 	.word	0x08002619
 80023e4:	0800241b 	.word	0x0800241b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80023e8:	4b90      	ldr	r3, [pc, #576]	; (800262c <HAL_RCC_GetSysClockFreq+0x2c4>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0320 	and.w	r3, r3, #32
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d009      	beq.n	8002408 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80023f4:	4b8d      	ldr	r3, [pc, #564]	; (800262c <HAL_RCC_GetSysClockFreq+0x2c4>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	08db      	lsrs	r3, r3, #3
 80023fa:	f003 0303 	and.w	r3, r3, #3
 80023fe:	4a8c      	ldr	r2, [pc, #560]	; (8002630 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8002400:	fa22 f303 	lsr.w	r3, r2, r3
 8002404:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8002406:	e10a      	b.n	800261e <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002408:	4b89      	ldr	r3, [pc, #548]	; (8002630 <HAL_RCC_GetSysClockFreq+0x2c8>)
 800240a:	61bb      	str	r3, [r7, #24]
    break;
 800240c:	e107      	b.n	800261e <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800240e:	4b89      	ldr	r3, [pc, #548]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8002410:	61bb      	str	r3, [r7, #24]
    break;
 8002412:	e104      	b.n	800261e <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002414:	4b88      	ldr	r3, [pc, #544]	; (8002638 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8002416:	61bb      	str	r3, [r7, #24]
    break;
 8002418:	e101      	b.n	800261e <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800241a:	4b84      	ldr	r3, [pc, #528]	; (800262c <HAL_RCC_GetSysClockFreq+0x2c4>)
 800241c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241e:	f003 0303 	and.w	r3, r3, #3
 8002422:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002424:	4b81      	ldr	r3, [pc, #516]	; (800262c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002428:	091b      	lsrs	r3, r3, #4
 800242a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800242e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002430:	4b7e      	ldr	r3, [pc, #504]	; (800262c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800243a:	4b7c      	ldr	r3, [pc, #496]	; (800262c <HAL_RCC_GetSysClockFreq+0x2c4>)
 800243c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800243e:	08db      	lsrs	r3, r3, #3
 8002440:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	fb02 f303 	mul.w	r3, r2, r3
 800244a:	ee07 3a90 	vmov	s15, r3
 800244e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002452:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	2b00      	cmp	r3, #0
 800245a:	f000 80da 	beq.w	8002612 <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	2b01      	cmp	r3, #1
 8002462:	d05a      	beq.n	800251a <HAL_RCC_GetSysClockFreq+0x1b2>
 8002464:	2b01      	cmp	r3, #1
 8002466:	d302      	bcc.n	800246e <HAL_RCC_GetSysClockFreq+0x106>
 8002468:	2b02      	cmp	r3, #2
 800246a:	d078      	beq.n	800255e <HAL_RCC_GetSysClockFreq+0x1f6>
 800246c:	e099      	b.n	80025a2 <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800246e:	4b6f      	ldr	r3, [pc, #444]	; (800262c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0320 	and.w	r3, r3, #32
 8002476:	2b00      	cmp	r3, #0
 8002478:	d02d      	beq.n	80024d6 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800247a:	4b6c      	ldr	r3, [pc, #432]	; (800262c <HAL_RCC_GetSysClockFreq+0x2c4>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	08db      	lsrs	r3, r3, #3
 8002480:	f003 0303 	and.w	r3, r3, #3
 8002484:	4a6a      	ldr	r2, [pc, #424]	; (8002630 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8002486:	fa22 f303 	lsr.w	r3, r2, r3
 800248a:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	ee07 3a90 	vmov	s15, r3
 8002492:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	ee07 3a90 	vmov	s15, r3
 800249c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024a4:	4b61      	ldr	r3, [pc, #388]	; (800262c <HAL_RCC_GetSysClockFreq+0x2c4>)
 80024a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024ac:	ee07 3a90 	vmov	s15, r3
 80024b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024b4:	ed97 6a02 	vldr	s12, [r7, #8]
 80024b8:	eddf 5a60 	vldr	s11, [pc, #384]	; 800263c <HAL_RCC_GetSysClockFreq+0x2d4>
 80024bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80024c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80024c4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80024c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80024cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024d0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80024d4:	e087      	b.n	80025e6 <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	ee07 3a90 	vmov	s15, r3
 80024dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024e0:	eddf 6a57 	vldr	s13, [pc, #348]	; 8002640 <HAL_RCC_GetSysClockFreq+0x2d8>
 80024e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024e8:	4b50      	ldr	r3, [pc, #320]	; (800262c <HAL_RCC_GetSysClockFreq+0x2c4>)
 80024ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024f0:	ee07 3a90 	vmov	s15, r3
 80024f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024f8:	ed97 6a02 	vldr	s12, [r7, #8]
 80024fc:	eddf 5a4f 	vldr	s11, [pc, #316]	; 800263c <HAL_RCC_GetSysClockFreq+0x2d4>
 8002500:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002504:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002508:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800250c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002510:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002514:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002518:	e065      	b.n	80025e6 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	ee07 3a90 	vmov	s15, r3
 8002520:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002524:	eddf 6a47 	vldr	s13, [pc, #284]	; 8002644 <HAL_RCC_GetSysClockFreq+0x2dc>
 8002528:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800252c:	4b3f      	ldr	r3, [pc, #252]	; (800262c <HAL_RCC_GetSysClockFreq+0x2c4>)
 800252e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002530:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002534:	ee07 3a90 	vmov	s15, r3
 8002538:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800253c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002540:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800263c <HAL_RCC_GetSysClockFreq+0x2d4>
 8002544:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002548:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800254c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002550:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002554:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002558:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800255c:	e043      	b.n	80025e6 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	ee07 3a90 	vmov	s15, r3
 8002564:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002568:	eddf 6a37 	vldr	s13, [pc, #220]	; 8002648 <HAL_RCC_GetSysClockFreq+0x2e0>
 800256c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002570:	4b2e      	ldr	r3, [pc, #184]	; (800262c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002574:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002578:	ee07 3a90 	vmov	s15, r3
 800257c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002580:	ed97 6a02 	vldr	s12, [r7, #8]
 8002584:	eddf 5a2d 	vldr	s11, [pc, #180]	; 800263c <HAL_RCC_GetSysClockFreq+0x2d4>
 8002588:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800258c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002590:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002594:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002598:	ee67 7a27 	vmul.f32	s15, s14, s15
 800259c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80025a0:	e021      	b.n	80025e6 <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	ee07 3a90 	vmov	s15, r3
 80025a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025ac:	eddf 6a25 	vldr	s13, [pc, #148]	; 8002644 <HAL_RCC_GetSysClockFreq+0x2dc>
 80025b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025b4:	4b1d      	ldr	r3, [pc, #116]	; (800262c <HAL_RCC_GetSysClockFreq+0x2c4>)
 80025b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025bc:	ee07 3a90 	vmov	s15, r3
 80025c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025c4:	ed97 6a02 	vldr	s12, [r7, #8]
 80025c8:	eddf 5a1c 	vldr	s11, [pc, #112]	; 800263c <HAL_RCC_GetSysClockFreq+0x2d4>
 80025cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025d4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80025d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025e0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80025e4:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80025e6:	4b11      	ldr	r3, [pc, #68]	; (800262c <HAL_RCC_GetSysClockFreq+0x2c4>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ea:	0a5b      	lsrs	r3, r3, #9
 80025ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80025f0:	3301      	adds	r3, #1
 80025f2:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	ee07 3a90 	vmov	s15, r3
 80025fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8002602:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002606:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800260a:	ee17 3a90 	vmov	r3, s15
 800260e:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8002610:	e005      	b.n	800261e <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8002612:	2300      	movs	r3, #0
 8002614:	61bb      	str	r3, [r7, #24]
    break;
 8002616:	e002      	b.n	800261e <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8002618:	4b06      	ldr	r3, [pc, #24]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2cc>)
 800261a:	61bb      	str	r3, [r7, #24]
    break;
 800261c:	bf00      	nop
  }

  return sysclockfreq;
 800261e:	69bb      	ldr	r3, [r7, #24]
}
 8002620:	4618      	mov	r0, r3
 8002622:	3724      	adds	r7, #36	; 0x24
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	58024400 	.word	0x58024400
 8002630:	03d09000 	.word	0x03d09000
 8002634:	003d0900 	.word	0x003d0900
 8002638:	007a1200 	.word	0x007a1200
 800263c:	46000000 	.word	0x46000000
 8002640:	4c742400 	.word	0x4c742400
 8002644:	4a742400 	.word	0x4a742400
 8002648:	4af42400 	.word	0x4af42400

0800264c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  SystemD2Clock = (HAL_RCCEx_GetD1SysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002650:	f001 f9e2 	bl	8003a18 <HAL_RCCEx_GetD1SysClockFreq>
 8002654:	4601      	mov	r1, r0
 8002656:	4b08      	ldr	r3, [pc, #32]	; (8002678 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	f003 030f 	and.w	r3, r3, #15
 800265e:	4a07      	ldr	r2, [pc, #28]	; (800267c <HAL_RCC_GetHCLKFreq+0x30>)
 8002660:	5cd3      	ldrb	r3, [r2, r3]
 8002662:	f003 031f 	and.w	r3, r3, #31
 8002666:	fa21 f303 	lsr.w	r3, r1, r3
 800266a:	4a05      	ldr	r2, [pc, #20]	; (8002680 <HAL_RCC_GetHCLKFreq+0x34>)
 800266c:	6013      	str	r3, [r2, #0]
  return SystemD2Clock;
 800266e:	4b04      	ldr	r3, [pc, #16]	; (8002680 <HAL_RCC_GetHCLKFreq+0x34>)
 8002670:	681b      	ldr	r3, [r3, #0]
}
 8002672:	4618      	mov	r0, r3
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	58024400 	.word	0x58024400
 800267c:	08009e80 	.word	0x08009e80
 8002680:	2400000c 	.word	0x2400000c

08002684 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002688:	f7ff ffe0 	bl	800264c <HAL_RCC_GetHCLKFreq>
 800268c:	4601      	mov	r1, r0
 800268e:	4b06      	ldr	r3, [pc, #24]	; (80026a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002690:	69db      	ldr	r3, [r3, #28]
 8002692:	091b      	lsrs	r3, r3, #4
 8002694:	f003 0307 	and.w	r3, r3, #7
 8002698:	4a04      	ldr	r2, [pc, #16]	; (80026ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800269a:	5cd3      	ldrb	r3, [r2, r3]
 800269c:	f003 031f 	and.w	r3, r3, #31
 80026a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	58024400 	.word	0x58024400
 80026ac:	08009e80 	.word	0x08009e80

080026b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80026b4:	f7ff ffca 	bl	800264c <HAL_RCC_GetHCLKFreq>
 80026b8:	4601      	mov	r1, r0
 80026ba:	4b06      	ldr	r3, [pc, #24]	; (80026d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026bc:	69db      	ldr	r3, [r3, #28]
 80026be:	0a1b      	lsrs	r3, r3, #8
 80026c0:	f003 0307 	and.w	r3, r3, #7
 80026c4:	4a04      	ldr	r2, [pc, #16]	; (80026d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80026c6:	5cd3      	ldrb	r3, [r2, r3]
 80026c8:	f003 031f 	and.w	r3, r3, #31
 80026cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	58024400 	.word	0x58024400
 80026d8:	08009e80 	.word	0x08009e80

080026dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80026e4:	2300      	movs	r3, #0
 80026e6:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80026e8:	2300      	movs	r3, #0
 80026ea:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d03d      	beq.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80026fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002700:	d013      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002702:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002706:	d802      	bhi.n	800270e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002708:	2b00      	cmp	r3, #0
 800270a:	d007      	beq.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x40>
 800270c:	e01f      	b.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x72>
 800270e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002712:	d013      	beq.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002714:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002718:	d01c      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800271a:	e018      	b.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800271c:	4baf      	ldr	r3, [pc, #700]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800271e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002720:	4aae      	ldr	r2, [pc, #696]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002722:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002726:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002728:	e015      	b.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	3304      	adds	r3, #4
 800272e:	2102      	movs	r1, #2
 8002730:	4618      	mov	r0, r3
 8002732:	f001 f98d 	bl	8003a50 <RCCEx_PLL2_Config>
 8002736:	4603      	mov	r3, r0
 8002738:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800273a:	e00c      	b.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3324      	adds	r3, #36	; 0x24
 8002740:	2102      	movs	r1, #2
 8002742:	4618      	mov	r0, r3
 8002744:	f001 fa36 	bl	8003bb4 <RCCEx_PLL3_Config>
 8002748:	4603      	mov	r3, r0
 800274a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800274c:	e003      	b.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	75fb      	strb	r3, [r7, #23]
      break;
 8002752:	e000      	b.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002754:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002756:	7dfb      	ldrb	r3, [r7, #23]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d109      	bne.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800275c:	4b9f      	ldr	r3, [pc, #636]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800275e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002760:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002768:	499c      	ldr	r1, [pc, #624]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800276a:	4313      	orrs	r3, r2
 800276c:	650b      	str	r3, [r1, #80]	; 0x50
 800276e:	e001      	b.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002770:	7dfb      	ldrb	r3, [r7, #23]
 8002772:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800277c:	2b00      	cmp	r3, #0
 800277e:	d03d      	beq.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002784:	2b04      	cmp	r3, #4
 8002786:	d826      	bhi.n	80027d6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8002788:	a201      	add	r2, pc, #4	; (adr r2, 8002790 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 800278a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800278e:	bf00      	nop
 8002790:	080027a5 	.word	0x080027a5
 8002794:	080027b3 	.word	0x080027b3
 8002798:	080027c5 	.word	0x080027c5
 800279c:	080027dd 	.word	0x080027dd
 80027a0:	080027dd 	.word	0x080027dd
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80027a4:	4b8d      	ldr	r3, [pc, #564]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80027a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a8:	4a8c      	ldr	r2, [pc, #560]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80027aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027ae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80027b0:	e015      	b.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	3304      	adds	r3, #4
 80027b6:	2100      	movs	r1, #0
 80027b8:	4618      	mov	r0, r3
 80027ba:	f001 f949 	bl	8003a50 <RCCEx_PLL2_Config>
 80027be:	4603      	mov	r3, r0
 80027c0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80027c2:	e00c      	b.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	3324      	adds	r3, #36	; 0x24
 80027c8:	2100      	movs	r1, #0
 80027ca:	4618      	mov	r0, r3
 80027cc:	f001 f9f2 	bl	8003bb4 <RCCEx_PLL3_Config>
 80027d0:	4603      	mov	r3, r0
 80027d2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80027d4:	e003      	b.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	75fb      	strb	r3, [r7, #23]
      break;
 80027da:	e000      	b.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 80027dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027de:	7dfb      	ldrb	r3, [r7, #23]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d109      	bne.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80027e4:	4b7d      	ldr	r3, [pc, #500]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80027e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027e8:	f023 0207 	bic.w	r2, r3, #7
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027f0:	497a      	ldr	r1, [pc, #488]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80027f2:	4313      	orrs	r3, r2
 80027f4:	650b      	str	r3, [r1, #80]	; 0x50
 80027f6:	e001      	b.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027f8:	7dfb      	ldrb	r3, [r7, #23]
 80027fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002804:	2b00      	cmp	r3, #0
 8002806:	d03e      	beq.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800280c:	2b80      	cmp	r3, #128	; 0x80
 800280e:	d01c      	beq.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8002810:	2b80      	cmp	r3, #128	; 0x80
 8002812:	d804      	bhi.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x142>
 8002814:	2b00      	cmp	r3, #0
 8002816:	d008      	beq.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002818:	2b40      	cmp	r3, #64	; 0x40
 800281a:	d00d      	beq.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800281c:	e01e      	b.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x180>
 800281e:	2bc0      	cmp	r3, #192	; 0xc0
 8002820:	d01f      	beq.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002822:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002826:	d01e      	beq.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002828:	e018      	b.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800282a:	4b6c      	ldr	r3, [pc, #432]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800282c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800282e:	4a6b      	ldr	r2, [pc, #428]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002830:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002834:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002836:	e017      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	3304      	adds	r3, #4
 800283c:	2100      	movs	r1, #0
 800283e:	4618      	mov	r0, r3
 8002840:	f001 f906 	bl	8003a50 <RCCEx_PLL2_Config>
 8002844:	4603      	mov	r3, r0
 8002846:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002848:	e00e      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	3324      	adds	r3, #36	; 0x24
 800284e:	2100      	movs	r1, #0
 8002850:	4618      	mov	r0, r3
 8002852:	f001 f9af 	bl	8003bb4 <RCCEx_PLL3_Config>
 8002856:	4603      	mov	r3, r0
 8002858:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800285a:	e005      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	75fb      	strb	r3, [r7, #23]
      break;
 8002860:	e002      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8002862:	bf00      	nop
 8002864:	e000      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8002866:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002868:	7dfb      	ldrb	r3, [r7, #23]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d109      	bne.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800286e:	4b5b      	ldr	r3, [pc, #364]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002870:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002872:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800287a:	4958      	ldr	r1, [pc, #352]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800287c:	4313      	orrs	r3, r2
 800287e:	650b      	str	r3, [r1, #80]	; 0x50
 8002880:	e001      	b.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002882:	7dfb      	ldrb	r3, [r7, #23]
 8002884:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800288e:	2b00      	cmp	r3, #0
 8002890:	d044      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002898:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800289c:	d01f      	beq.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x202>
 800289e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028a2:	d805      	bhi.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d00a      	beq.n	80028be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80028a8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80028ac:	d00e      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 80028ae:	e01f      	b.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x214>
 80028b0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80028b4:	d01f      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 80028b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80028ba:	d01e      	beq.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80028bc:	e018      	b.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028be:	4b47      	ldr	r3, [pc, #284]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80028c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c2:	4a46      	ldr	r2, [pc, #280]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80028c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028c8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80028ca:	e017      	b.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	3304      	adds	r3, #4
 80028d0:	2100      	movs	r1, #0
 80028d2:	4618      	mov	r0, r3
 80028d4:	f001 f8bc 	bl	8003a50 <RCCEx_PLL2_Config>
 80028d8:	4603      	mov	r3, r0
 80028da:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80028dc:	e00e      	b.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	3324      	adds	r3, #36	; 0x24
 80028e2:	2100      	movs	r1, #0
 80028e4:	4618      	mov	r0, r3
 80028e6:	f001 f965 	bl	8003bb4 <RCCEx_PLL3_Config>
 80028ea:	4603      	mov	r3, r0
 80028ec:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80028ee:	e005      	b.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	75fb      	strb	r3, [r7, #23]
      break;
 80028f4:	e002      	b.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80028f6:	bf00      	nop
 80028f8:	e000      	b.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80028fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80028fc:	7dfb      	ldrb	r3, [r7, #23]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d10a      	bne.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002902:	4b36      	ldr	r3, [pc, #216]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002906:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002910:	4932      	ldr	r1, [pc, #200]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002912:	4313      	orrs	r3, r2
 8002914:	658b      	str	r3, [r1, #88]	; 0x58
 8002916:	e001      	b.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002918:	7dfb      	ldrb	r3, [r7, #23]
 800291a:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002924:	2b00      	cmp	r3, #0
 8002926:	d044      	beq.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800292e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002932:	d01f      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8002934:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002938:	d805      	bhi.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800293a:	2b00      	cmp	r3, #0
 800293c:	d00a      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x278>
 800293e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002942:	d00e      	beq.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002944:	e01f      	b.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8002946:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800294a:	d01f      	beq.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800294c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002950:	d01e      	beq.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002952:	e018      	b.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002954:	4b21      	ldr	r3, [pc, #132]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002958:	4a20      	ldr	r2, [pc, #128]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800295a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800295e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002960:	e017      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	3304      	adds	r3, #4
 8002966:	2100      	movs	r1, #0
 8002968:	4618      	mov	r0, r3
 800296a:	f001 f871 	bl	8003a50 <RCCEx_PLL2_Config>
 800296e:	4603      	mov	r3, r0
 8002970:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8002972:	e00e      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	3324      	adds	r3, #36	; 0x24
 8002978:	2100      	movs	r1, #0
 800297a:	4618      	mov	r0, r3
 800297c:	f001 f91a 	bl	8003bb4 <RCCEx_PLL3_Config>
 8002980:	4603      	mov	r3, r0
 8002982:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002984:	e005      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	75fb      	strb	r3, [r7, #23]
      break;
 800298a:	e002      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 800298c:	bf00      	nop
 800298e:	e000      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8002990:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002992:	7dfb      	ldrb	r3, [r7, #23]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d10a      	bne.n	80029ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002998:	4b10      	ldr	r3, [pc, #64]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800299a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800299c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80029a6:	490d      	ldr	r1, [pc, #52]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	658b      	str	r3, [r1, #88]	; 0x58
 80029ac:	e001      	b.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029ae:	7dfb      	ldrb	r3, [r7, #23]
 80029b0:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d035      	beq.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029c2:	2b10      	cmp	r3, #16
 80029c4:	d00c      	beq.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x304>
 80029c6:	2b10      	cmp	r3, #16
 80029c8:	d802      	bhi.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d01b      	beq.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 80029ce:	e017      	b.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x324>
 80029d0:	2b20      	cmp	r3, #32
 80029d2:	d00c      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x312>
 80029d4:	2b30      	cmp	r3, #48	; 0x30
 80029d6:	d018      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x32e>
 80029d8:	e012      	b.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x324>
 80029da:	bf00      	nop
 80029dc:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029e0:	4baf      	ldr	r3, [pc, #700]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80029e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e4:	4aae      	ldr	r2, [pc, #696]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80029e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029ea:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80029ec:	e00e      	b.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	3304      	adds	r3, #4
 80029f2:	2102      	movs	r1, #2
 80029f4:	4618      	mov	r0, r3
 80029f6:	f001 f82b 	bl	8003a50 <RCCEx_PLL2_Config>
 80029fa:	4603      	mov	r3, r0
 80029fc:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80029fe:	e005      	b.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	75fb      	strb	r3, [r7, #23]
      break;
 8002a04:	e002      	b.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8002a06:	bf00      	nop
 8002a08:	e000      	b.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8002a0a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a0c:	7dfb      	ldrb	r3, [r7, #23]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d109      	bne.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002a12:	4ba3      	ldr	r3, [pc, #652]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a16:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a1e:	49a0      	ldr	r1, [pc, #640]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002a24:	e001      	b.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a26:	7dfb      	ldrb	r3, [r7, #23]
 8002a28:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d042      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a3e:	d01f      	beq.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8002a40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a44:	d805      	bhi.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00a      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x384>
 8002a4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a4e:	d00e      	beq.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x392>
 8002a50:	e01f      	b.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 8002a52:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002a56:	d01f      	beq.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8002a58:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a5c:	d01e      	beq.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8002a5e:	e018      	b.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a60:	4b8f      	ldr	r3, [pc, #572]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a64:	4a8e      	ldr	r2, [pc, #568]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002a66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a6a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002a6c:	e017      	b.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	3304      	adds	r3, #4
 8002a72:	2100      	movs	r1, #0
 8002a74:	4618      	mov	r0, r3
 8002a76:	f000 ffeb 	bl	8003a50 <RCCEx_PLL2_Config>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002a7e:	e00e      	b.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	3324      	adds	r3, #36	; 0x24
 8002a84:	2100      	movs	r1, #0
 8002a86:	4618      	mov	r0, r3
 8002a88:	f001 f894 	bl	8003bb4 <RCCEx_PLL3_Config>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002a90:	e005      	b.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	75fb      	strb	r3, [r7, #23]
      break;
 8002a96:	e002      	b.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8002a98:	bf00      	nop
 8002a9a:	e000      	b.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8002a9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a9e:	7dfb      	ldrb	r3, [r7, #23]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d109      	bne.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002aa4:	4b7e      	ldr	r3, [pc, #504]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002aa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002aa8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ab0:	497b      	ldr	r1, [pc, #492]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	650b      	str	r3, [r1, #80]	; 0x50
 8002ab6:	e001      	b.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ab8:	7dfb      	ldrb	r3, [r7, #23]
 8002aba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d042      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002acc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ad0:	d01b      	beq.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002ad2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ad6:	d805      	bhi.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d022      	beq.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x446>
 8002adc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ae0:	d00a      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002ae2:	e01b      	b.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x440>
 8002ae4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002ae8:	d01d      	beq.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x44a>
 8002aea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002aee:	d01c      	beq.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8002af0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002af4:	d01b      	beq.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x452>
 8002af6:	e011      	b.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	3304      	adds	r3, #4
 8002afc:	2101      	movs	r1, #1
 8002afe:	4618      	mov	r0, r3
 8002b00:	f000 ffa6 	bl	8003a50 <RCCEx_PLL2_Config>
 8002b04:	4603      	mov	r3, r0
 8002b06:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002b08:	e012      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	3324      	adds	r3, #36	; 0x24
 8002b0e:	2101      	movs	r1, #1
 8002b10:	4618      	mov	r0, r3
 8002b12:	f001 f84f 	bl	8003bb4 <RCCEx_PLL3_Config>
 8002b16:	4603      	mov	r3, r0
 8002b18:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002b1a:	e009      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	75fb      	strb	r3, [r7, #23]
      break;
 8002b20:	e006      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8002b22:	bf00      	nop
 8002b24:	e004      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8002b26:	bf00      	nop
 8002b28:	e002      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8002b2a:	bf00      	nop
 8002b2c:	e000      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8002b2e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b30:	7dfb      	ldrb	r3, [r7, #23]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d109      	bne.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002b36:	4b5a      	ldr	r3, [pc, #360]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002b38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b3a:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b42:	4957      	ldr	r1, [pc, #348]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002b44:	4313      	orrs	r3, r2
 8002b46:	650b      	str	r3, [r1, #80]	; 0x50
 8002b48:	e001      	b.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b4a:	7dfb      	ldrb	r3, [r7, #23]
 8002b4c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d044      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002b60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b64:	d01b      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8002b66:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b6a:	d805      	bhi.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d022      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002b70:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b74:	d00a      	beq.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8002b76:	e01b      	b.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 8002b78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b7c:	d01d      	beq.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002b7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b82:	d01c      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 8002b84:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002b88:	d01b      	beq.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002b8a:	e011      	b.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	3304      	adds	r3, #4
 8002b90:	2101      	movs	r1, #1
 8002b92:	4618      	mov	r0, r3
 8002b94:	f000 ff5c 	bl	8003a50 <RCCEx_PLL2_Config>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002b9c:	e012      	b.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	3324      	adds	r3, #36	; 0x24
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f001 f805 	bl	8003bb4 <RCCEx_PLL3_Config>
 8002baa:	4603      	mov	r3, r0
 8002bac:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002bae:	e009      	b.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* HSE,  oscillator is used as source of SPI6 clock */
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	75fb      	strb	r3, [r7, #23]
      break;
 8002bb4:	e006      	b.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8002bb6:	bf00      	nop
 8002bb8:	e004      	b.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8002bba:	bf00      	nop
 8002bbc:	e002      	b.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8002bbe:	bf00      	nop
 8002bc0:	e000      	b.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8002bc2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bc4:	7dfb      	ldrb	r3, [r7, #23]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d10a      	bne.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002bca:	4b35      	ldr	r3, [pc, #212]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bce:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002bd8:	4931      	ldr	r1, [pc, #196]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	658b      	str	r3, [r1, #88]	; 0x58
 8002bde:	e001      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002be0:	7dfb      	ldrb	r3, [r7, #23]
 8002be2:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d02d      	beq.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bf4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002bf8:	d005      	beq.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8002bfa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002bfe:	d009      	beq.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x538>
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d013      	beq.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x550>
 8002c04:	e00f      	b.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c06:	4b26      	ldr	r3, [pc, #152]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c0a:	4a25      	ldr	r2, [pc, #148]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002c0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c10:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002c12:	e00c      	b.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	3304      	adds	r3, #4
 8002c18:	2101      	movs	r1, #1
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f000 ff18 	bl	8003a50 <RCCEx_PLL2_Config>
 8002c20:	4603      	mov	r3, r0
 8002c22:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002c24:	e003      	b.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	75fb      	strb	r3, [r7, #23]
      break;
 8002c2a:	e000      	b.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 8002c2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c2e:	7dfb      	ldrb	r3, [r7, #23]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d109      	bne.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002c34:	4b1a      	ldr	r3, [pc, #104]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002c36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c38:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c40:	4917      	ldr	r1, [pc, #92]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	650b      	str	r3, [r1, #80]	; 0x50
 8002c46:	e001      	b.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c48:	7dfb      	ldrb	r3, [r7, #23]
 8002c4a:	75bb      	strb	r3, [r7, #22]
    }
  }

#endif /*FDCAN1 || FDCAN2*/
  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d035      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c5c:	2b03      	cmp	r3, #3
 8002c5e:	d81b      	bhi.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002c60:	a201      	add	r2, pc, #4	; (adr r2, 8002c68 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 8002c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c66:	bf00      	nop
 8002c68:	08002ca5 	.word	0x08002ca5
 8002c6c:	08002c79 	.word	0x08002c79
 8002c70:	08002c87 	.word	0x08002c87
 8002c74:	08002ca5 	.word	0x08002ca5
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c78:	4b09      	ldr	r3, [pc, #36]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c7c:	4a08      	ldr	r2, [pc, #32]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002c7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c82:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002c84:	e00f      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	3304      	adds	r3, #4
 8002c8a:	2102      	movs	r1, #2
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f000 fedf 	bl	8003a50 <RCCEx_PLL2_Config>
 8002c92:	4603      	mov	r3, r0
 8002c94:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002c96:	e006      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	75fb      	strb	r3, [r7, #23]
      break;
 8002c9c:	e003      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8002c9e:	bf00      	nop
 8002ca0:	58024400 	.word	0x58024400
      break;
 8002ca4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ca6:	7dfb      	ldrb	r3, [r7, #23]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d109      	bne.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002cac:	4bba      	ldr	r3, [pc, #744]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002cae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cb0:	f023 0203 	bic.w	r2, r3, #3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cb8:	49b7      	ldr	r1, [pc, #732]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002cbe:	e001      	b.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cc0:	7dfb      	ldrb	r3, [r7, #23]
 8002cc2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f000 8086 	beq.w	8002dde <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cd2:	4bb2      	ldr	r3, [pc, #712]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4ab1      	ldr	r2, [pc, #708]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8002cd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cdc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002cde:	f7fd fcfd 	bl	80006dc <HAL_GetTick>
 8002ce2:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ce4:	e009      	b.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ce6:	f7fd fcf9 	bl	80006dc <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b64      	cmp	r3, #100	; 0x64
 8002cf2:	d902      	bls.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	75fb      	strb	r3, [r7, #23]
        break;
 8002cf8:	e005      	b.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002cfa:	4ba8      	ldr	r3, [pc, #672]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d0ef      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 8002d06:	7dfb      	ldrb	r3, [r7, #23]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d166      	bne.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002d0c:	4ba2      	ldr	r3, [pc, #648]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002d0e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002d16:	4053      	eors	r3, r2
 8002d18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d013      	beq.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d20:	4b9d      	ldr	r3, [pc, #628]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d28:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d2a:	4b9b      	ldr	r3, [pc, #620]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002d2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d2e:	4a9a      	ldr	r2, [pc, #616]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002d30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d34:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d36:	4b98      	ldr	r3, [pc, #608]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002d38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d3a:	4a97      	ldr	r2, [pc, #604]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002d3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d40:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002d42:	4a95      	ldr	r2, [pc, #596]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source, wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002d4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d52:	d115      	bne.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d54:	f7fd fcc2 	bl	80006dc <HAL_GetTick>
 8002d58:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d5a:	e00b      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d5c:	f7fd fcbe 	bl	80006dc <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d902      	bls.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	75fb      	strb	r3, [r7, #23]
            break;
 8002d72:	e005      	b.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d74:	4b88      	ldr	r3, [pc, #544]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d78:	f003 0302 	and.w	r3, r3, #2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0ed      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 8002d80:	7dfb      	ldrb	r3, [r7, #23]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d126      	bne.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002d8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d90:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002d94:	d10d      	bne.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8002d96:	4b80      	ldr	r3, [pc, #512]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002da4:	0919      	lsrs	r1, r3, #4
 8002da6:	4b7e      	ldr	r3, [pc, #504]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8002da8:	400b      	ands	r3, r1
 8002daa:	497b      	ldr	r1, [pc, #492]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	610b      	str	r3, [r1, #16]
 8002db0:	e005      	b.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8002db2:	4b79      	ldr	r3, [pc, #484]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	4a78      	ldr	r2, [pc, #480]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002db8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002dbc:	6113      	str	r3, [r2, #16]
 8002dbe:	4b76      	ldr	r3, [pc, #472]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002dc0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002dc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dcc:	4972      	ldr	r1, [pc, #456]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	670b      	str	r3, [r1, #112]	; 0x70
 8002dd2:	e004      	b.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002dd4:	7dfb      	ldrb	r3, [r7, #23]
 8002dd6:	75bb      	strb	r3, [r7, #22]
 8002dd8:	e001      	b.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dda:	7dfb      	ldrb	r3, [r7, #23]
 8002ddc:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d07d      	beq.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002dee:	2b28      	cmp	r3, #40	; 0x28
 8002df0:	d866      	bhi.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8002df2:	a201      	add	r2, pc, #4	; (adr r2, 8002df8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8002df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002df8:	08002ec7 	.word	0x08002ec7
 8002dfc:	08002ec1 	.word	0x08002ec1
 8002e00:	08002ec1 	.word	0x08002ec1
 8002e04:	08002ec1 	.word	0x08002ec1
 8002e08:	08002ec1 	.word	0x08002ec1
 8002e0c:	08002ec1 	.word	0x08002ec1
 8002e10:	08002ec1 	.word	0x08002ec1
 8002e14:	08002ec1 	.word	0x08002ec1
 8002e18:	08002e9d 	.word	0x08002e9d
 8002e1c:	08002ec1 	.word	0x08002ec1
 8002e20:	08002ec1 	.word	0x08002ec1
 8002e24:	08002ec1 	.word	0x08002ec1
 8002e28:	08002ec1 	.word	0x08002ec1
 8002e2c:	08002ec1 	.word	0x08002ec1
 8002e30:	08002ec1 	.word	0x08002ec1
 8002e34:	08002ec1 	.word	0x08002ec1
 8002e38:	08002eaf 	.word	0x08002eaf
 8002e3c:	08002ec1 	.word	0x08002ec1
 8002e40:	08002ec1 	.word	0x08002ec1
 8002e44:	08002ec1 	.word	0x08002ec1
 8002e48:	08002ec1 	.word	0x08002ec1
 8002e4c:	08002ec1 	.word	0x08002ec1
 8002e50:	08002ec1 	.word	0x08002ec1
 8002e54:	08002ec1 	.word	0x08002ec1
 8002e58:	08002ec7 	.word	0x08002ec7
 8002e5c:	08002ec1 	.word	0x08002ec1
 8002e60:	08002ec1 	.word	0x08002ec1
 8002e64:	08002ec1 	.word	0x08002ec1
 8002e68:	08002ec1 	.word	0x08002ec1
 8002e6c:	08002ec1 	.word	0x08002ec1
 8002e70:	08002ec1 	.word	0x08002ec1
 8002e74:	08002ec1 	.word	0x08002ec1
 8002e78:	08002ec7 	.word	0x08002ec7
 8002e7c:	08002ec1 	.word	0x08002ec1
 8002e80:	08002ec1 	.word	0x08002ec1
 8002e84:	08002ec1 	.word	0x08002ec1
 8002e88:	08002ec1 	.word	0x08002ec1
 8002e8c:	08002ec1 	.word	0x08002ec1
 8002e90:	08002ec1 	.word	0x08002ec1
 8002e94:	08002ec1 	.word	0x08002ec1
 8002e98:	08002ec7 	.word	0x08002ec7
    case RCC_USART16CLKSOURCE_D2PCLK2: /* D2PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	3304      	adds	r3, #4
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f000 fdd4 	bl	8003a50 <RCCEx_PLL2_Config>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002eac:	e00c      	b.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	3324      	adds	r3, #36	; 0x24
 8002eb2:	2101      	movs	r1, #1
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f000 fe7d 	bl	8003bb4 <RCCEx_PLL3_Config>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002ebe:	e003      	b.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	75fb      	strb	r3, [r7, #23]
      break;
 8002ec4:	e000      	b.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 8002ec6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ec8:	7dfb      	ldrb	r3, [r7, #23]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d109      	bne.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002ece:	4b32      	ldr	r3, [pc, #200]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002ed0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed2:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002eda:	492f      	ldr	r1, [pc, #188]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	654b      	str	r3, [r1, #84]	; 0x54
 8002ee0:	e001      	b.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ee2:	7dfb      	ldrb	r3, [r7, #23]
 8002ee4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d037      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ef6:	2b05      	cmp	r3, #5
 8002ef8:	d820      	bhi.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x860>
 8002efa:	a201      	add	r2, pc, #4	; (adr r2, 8002f00 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8002efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f00:	08002f43 	.word	0x08002f43
 8002f04:	08002f19 	.word	0x08002f19
 8002f08:	08002f2b 	.word	0x08002f2b
 8002f0c:	08002f43 	.word	0x08002f43
 8002f10:	08002f43 	.word	0x08002f43
 8002f14:	08002f43 	.word	0x08002f43
    case RCC_USART234578CLKSOURCE_D2PCLK1: /* D2PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	3304      	adds	r3, #4
 8002f1c:	2101      	movs	r1, #1
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f000 fd96 	bl	8003a50 <RCCEx_PLL2_Config>
 8002f24:	4603      	mov	r3, r0
 8002f26:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8002f28:	e00c      	b.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	3324      	adds	r3, #36	; 0x24
 8002f2e:	2101      	movs	r1, #1
 8002f30:	4618      	mov	r0, r3
 8002f32:	f000 fe3f 	bl	8003bb4 <RCCEx_PLL3_Config>
 8002f36:	4603      	mov	r3, r0
 8002f38:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8002f3a:	e003      	b.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	75fb      	strb	r3, [r7, #23]
      break;
 8002f40:	e000      	b.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 8002f42:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f44:	7dfb      	ldrb	r3, [r7, #23]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d109      	bne.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002f4a:	4b13      	ldr	r3, [pc, #76]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002f4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f4e:	f023 0207 	bic.w	r2, r3, #7
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f56:	4910      	ldr	r1, [pc, #64]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	654b      	str	r3, [r1, #84]	; 0x54
 8002f5c:	e001      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f5e:	7dfb      	ldrb	r3, [r7, #23]
 8002f60:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0304 	and.w	r3, r3, #4
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d040      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f74:	2b05      	cmp	r3, #5
 8002f76:	d827      	bhi.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8002f78:	a201      	add	r2, pc, #4	; (adr r2, 8002f80 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8002f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f7e:	bf00      	nop
 8002f80:	08002fcf 	.word	0x08002fcf
 8002f84:	08002fa5 	.word	0x08002fa5
 8002f88:	08002fb7 	.word	0x08002fb7
 8002f8c:	08002fcf 	.word	0x08002fcf
 8002f90:	08002fcf 	.word	0x08002fcf
 8002f94:	08002fcf 	.word	0x08002fcf
 8002f98:	58024400 	.word	0x58024400
 8002f9c:	58024800 	.word	0x58024800
 8002fa0:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_D3PCLK1: /* D3PCLK1 as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	3304      	adds	r3, #4
 8002fa8:	2101      	movs	r1, #1
 8002faa:	4618      	mov	r0, r3
 8002fac:	f000 fd50 	bl	8003a50 <RCCEx_PLL2_Config>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8002fb4:	e00c      	b.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	3324      	adds	r3, #36	; 0x24
 8002fba:	2101      	movs	r1, #1
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f000 fdf9 	bl	8003bb4 <RCCEx_PLL3_Config>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8002fc6:	e003      	b.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	75fb      	strb	r3, [r7, #23]
      break;
 8002fcc:	e000      	b.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 8002fce:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fd0:	7dfb      	ldrb	r3, [r7, #23]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d10a      	bne.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002fd6:	4bb3      	ldr	r3, [pc, #716]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fda:	f023 0207 	bic.w	r2, r3, #7
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fe4:	49af      	ldr	r1, [pc, #700]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	658b      	str	r3, [r1, #88]	; 0x58
 8002fea:	e001      	b.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fec:	7dfb      	ldrb	r3, [r7, #23]
 8002fee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0320 	and.w	r3, r3, #32
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d044      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003002:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003006:	d01b      	beq.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x964>
 8003008:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800300c:	d805      	bhi.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x93e>
 800300e:	2b00      	cmp	r3, #0
 8003010:	d022      	beq.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 8003012:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003016:	d00a      	beq.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x952>
 8003018:	e01b      	b.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x976>
 800301a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800301e:	d01d      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x980>
 8003020:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003024:	d01c      	beq.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8003026:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800302a:	d01b      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x988>
 800302c:	e011      	b.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	3304      	adds	r3, #4
 8003032:	2100      	movs	r1, #0
 8003034:	4618      	mov	r0, r3
 8003036:	f000 fd0b 	bl	8003a50 <RCCEx_PLL2_Config>
 800303a:	4603      	mov	r3, r0
 800303c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800303e:	e012      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	3324      	adds	r3, #36	; 0x24
 8003044:	2102      	movs	r1, #2
 8003046:	4618      	mov	r0, r3
 8003048:	f000 fdb4 	bl	8003bb4 <RCCEx_PLL3_Config>
 800304c:	4603      	mov	r3, r0
 800304e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003050:	e009      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	75fb      	strb	r3, [r7, #23]
      break;
 8003056:	e006      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8003058:	bf00      	nop
 800305a:	e004      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 800305c:	bf00      	nop
 800305e:	e002      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8003060:	bf00      	nop
 8003062:	e000      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8003064:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003066:	7dfb      	ldrb	r3, [r7, #23]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d10a      	bne.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800306c:	4b8d      	ldr	r3, [pc, #564]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 800306e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003070:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800307a:	498a      	ldr	r1, [pc, #552]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 800307c:	4313      	orrs	r3, r2
 800307e:	654b      	str	r3, [r1, #84]	; 0x54
 8003080:	e001      	b.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003082:	7dfb      	ldrb	r3, [r7, #23]
 8003084:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800308e:	2b00      	cmp	r3, #0
 8003090:	d044      	beq.n	800311c <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003098:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800309c:	d01b      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 800309e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030a2:	d805      	bhi.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d022      	beq.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0xa12>
 80030a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030ac:	d00a      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 80030ae:	e01b      	b.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 80030b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030b4:	d01d      	beq.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 80030b6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80030ba:	d01c      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 80030bc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80030c0:	d01b      	beq.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 80030c2:	e011      	b.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	3304      	adds	r3, #4
 80030c8:	2100      	movs	r1, #0
 80030ca:	4618      	mov	r0, r3
 80030cc:	f000 fcc0 	bl	8003a50 <RCCEx_PLL2_Config>
 80030d0:	4603      	mov	r3, r0
 80030d2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80030d4:	e012      	b.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	3324      	adds	r3, #36	; 0x24
 80030da:	2102      	movs	r1, #2
 80030dc:	4618      	mov	r0, r3
 80030de:	f000 fd69 	bl	8003bb4 <RCCEx_PLL3_Config>
 80030e2:	4603      	mov	r3, r0
 80030e4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80030e6:	e009      	b.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	75fb      	strb	r3, [r7, #23]
      break;
 80030ec:	e006      	b.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80030ee:	bf00      	nop
 80030f0:	e004      	b.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80030f2:	bf00      	nop
 80030f4:	e002      	b.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80030f6:	bf00      	nop
 80030f8:	e000      	b.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80030fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030fc:	7dfb      	ldrb	r3, [r7, #23]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10a      	bne.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003102:	4b68      	ldr	r3, [pc, #416]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8003104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003106:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003110:	4964      	ldr	r1, [pc, #400]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8003112:	4313      	orrs	r3, r2
 8003114:	658b      	str	r3, [r1, #88]	; 0x58
 8003116:	e001      	b.n	800311c <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003118:	7dfb      	ldrb	r3, [r7, #23]
 800311a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003124:	2b00      	cmp	r3, #0
 8003126:	d044      	beq.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800312e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003132:	d01b      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0xa90>
 8003134:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003138:	d805      	bhi.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 800313a:	2b00      	cmp	r3, #0
 800313c:	d022      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800313e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003142:	d00a      	beq.n	800315a <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8003144:	e01b      	b.n	800317e <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 8003146:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800314a:	d01d      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 800314c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003150:	d01c      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0xab0>
 8003152:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003156:	d01b      	beq.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8003158:	e011      	b.n	800317e <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_D3PCLK1:      /* D3PCLK1 as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	3304      	adds	r3, #4
 800315e:	2100      	movs	r1, #0
 8003160:	4618      	mov	r0, r3
 8003162:	f000 fc75 	bl	8003a50 <RCCEx_PLL2_Config>
 8003166:	4603      	mov	r3, r0
 8003168:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800316a:	e012      	b.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	3324      	adds	r3, #36	; 0x24
 8003170:	2102      	movs	r1, #2
 8003172:	4618      	mov	r0, r3
 8003174:	f000 fd1e 	bl	8003bb4 <RCCEx_PLL3_Config>
 8003178:	4603      	mov	r3, r0
 800317a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800317c:	e009      	b.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	75fb      	strb	r3, [r7, #23]
      break;
 8003182:	e006      	b.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8003184:	bf00      	nop
 8003186:	e004      	b.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8003188:	bf00      	nop
 800318a:	e002      	b.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 800318c:	bf00      	nop
 800318e:	e000      	b.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8003190:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003192:	7dfb      	ldrb	r3, [r7, #23]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d10a      	bne.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003198:	4b42      	ldr	r3, [pc, #264]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 800319a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800319c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80031a6:	493f      	ldr	r1, [pc, #252]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	658b      	str	r3, [r1, #88]	; 0x58
 80031ac:	e001      	b.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031ae:	7dfb      	ldrb	r3, [r7, #23]
 80031b0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0308 	and.w	r3, r3, #8
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d01b      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031c8:	d10b      	bne.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	3324      	adds	r3, #36	; 0x24
 80031ce:	2102      	movs	r1, #2
 80031d0:	4618      	mov	r0, r3
 80031d2:	f000 fcef 	bl	8003bb4 <RCCEx_PLL3_Config>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00c      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
        {
          status = HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	75bb      	strb	r3, [r7, #22]
 80031e0:	e009      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
        }
    }

    else
    {
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80031e2:	4b30      	ldr	r3, [pc, #192]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 80031e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031e6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031f0:	492c      	ldr	r1, [pc, #176]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 80031f2:	4313      	orrs	r3, r2
 80031f4:	654b      	str	r3, [r1, #84]	; 0x54
    }

  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0310 	and.w	r3, r3, #16
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d01b      	beq.n	800323a <HAL_RCCEx_PeriphCLKConfig+0xb5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003208:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800320c:	d10b      	bne.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0xb4a>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	3324      	adds	r3, #36	; 0x24
 8003212:	2102      	movs	r1, #2
 8003214:	4618      	mov	r0, r3
 8003216:	f000 fccd 	bl	8003bb4 <RCCEx_PLL3_Config>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00c      	beq.n	800323a <HAL_RCCEx_PeriphCLKConfig+0xb5e>
      {
        status = HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	75bb      	strb	r3, [r7, #22]
 8003224:	e009      	b.n	800323a <HAL_RCCEx_PeriphCLKConfig+0xb5e>
      }
    }

    else
    {
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003226:	4b1f      	ldr	r3, [pc, #124]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8003228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800322a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003234:	491b      	ldr	r1, [pc, #108]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8003236:	4313      	orrs	r3, r2
 8003238:	658b      	str	r3, [r1, #88]	; 0x58
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d032      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xbd0>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800324c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003250:	d00d      	beq.n	800326e <HAL_RCCEx_PeriphCLKConfig+0xb92>
 8003252:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003256:	d016      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8003258:	2b00      	cmp	r3, #0
 800325a:	d111      	bne.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	3304      	adds	r3, #4
 8003260:	2100      	movs	r1, #0
 8003262:	4618      	mov	r0, r3
 8003264:	f000 fbf4 	bl	8003a50 <RCCEx_PLL2_Config>
 8003268:	4603      	mov	r3, r0
 800326a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800326c:	e00c      	b.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0xbac>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	3324      	adds	r3, #36	; 0x24
 8003272:	2102      	movs	r1, #2
 8003274:	4618      	mov	r0, r3
 8003276:	f000 fc9d 	bl	8003bb4 <RCCEx_PLL3_Config>
 800327a:	4603      	mov	r3, r0
 800327c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800327e:	e003      	b.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0xbac>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	75fb      	strb	r3, [r7, #23]
      break;
 8003284:	e000      	b.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0xbac>
      break;
 8003286:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003288:	7dfb      	ldrb	r3, [r7, #23]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d10c      	bne.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800328e:	4b05      	ldr	r3, [pc, #20]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8003290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003292:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800329c:	4901      	ldr	r1, [pc, #4]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	658b      	str	r3, [r1, #88]	; 0x58
 80032a2:	e003      	b.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80032a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032a8:	7dfb      	ldrb	r3, [r7, #23]
 80032aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d02f      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032be:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80032c2:	d00c      	beq.n	80032de <HAL_RCCEx_PeriphCLKConfig+0xc02>
 80032c4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80032c8:	d015      	beq.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 80032ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032ce:	d10f      	bne.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0xc14>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032d0:	4b79      	ldr	r3, [pc, #484]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80032d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d4:	4a78      	ldr	r2, [pc, #480]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80032d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032da:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80032dc:	e00c      	b.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0xc1c>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	3324      	adds	r3, #36	; 0x24
 80032e2:	2101      	movs	r1, #1
 80032e4:	4618      	mov	r0, r3
 80032e6:	f000 fc65 	bl	8003bb4 <RCCEx_PLL3_Config>
 80032ea:	4603      	mov	r3, r0
 80032ec:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80032ee:	e003      	b.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0xc1c>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	75fb      	strb	r3, [r7, #23]
      break;
 80032f4:	e000      	b.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0xc1c>
      break;
 80032f6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032f8:	7dfb      	ldrb	r3, [r7, #23]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d10a      	bne.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0xc38>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032fe:	4b6e      	ldr	r3, [pc, #440]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8003300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003302:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800330c:	496a      	ldr	r1, [pc, #424]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 800330e:	4313      	orrs	r3, r2
 8003310:	654b      	str	r3, [r1, #84]	; 0x54
 8003312:	e001      	b.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003314:	7dfb      	ldrb	r3, [r7, #23]
 8003316:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d029      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003328:	2b00      	cmp	r3, #0
 800332a:	d003      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0xc58>
 800332c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003330:	d007      	beq.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0xc66>
 8003332:	e00f      	b.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0xc78>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003334:	4b60      	ldr	r3, [pc, #384]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8003336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003338:	4a5f      	ldr	r2, [pc, #380]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 800333a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800333e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003340:	e00b      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xc7e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	3304      	adds	r3, #4
 8003346:	2102      	movs	r1, #2
 8003348:	4618      	mov	r0, r3
 800334a:	f000 fb81 	bl	8003a50 <RCCEx_PLL2_Config>
 800334e:	4603      	mov	r3, r0
 8003350:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003352:	e002      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xc7e>

    default:
      ret = HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	75fb      	strb	r3, [r7, #23]
      break;
 8003358:	bf00      	nop
    }

    if(ret == HAL_OK)
 800335a:	7dfb      	ldrb	r3, [r7, #23]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d109      	bne.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0xc98>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003360:	4b55      	ldr	r3, [pc, #340]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8003362:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003364:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800336c:	4952      	ldr	r1, [pc, #328]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 800336e:	4313      	orrs	r3, r2
 8003370:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003372:	e001      	b.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003374:	7dfb      	ldrb	r3, [r7, #23]
 8003376:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d00a      	beq.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	3324      	adds	r3, #36	; 0x24
 8003388:	2102      	movs	r1, #2
 800338a:	4618      	mov	r0, r3
 800338c:	f000 fc12 	bl	8003bb4 <RCCEx_PLL3_Config>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    {
      status=HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d02f      	beq.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0xd2a>
  {

    switch(PeriphClkInit->RngClockSelection)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033ae:	d00c      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0xcee>
 80033b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033b4:	d802      	bhi.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0xce0>
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d011      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0xd02>
 80033ba:	e00d      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0xcfc>
 80033bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033c0:	d00f      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0xd06>
 80033c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80033c6:	d00e      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0xd0a>
 80033c8:	e006      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0xcfc>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033ca:	4b3b      	ldr	r3, [pc, #236]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80033cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ce:	4a3a      	ldr	r2, [pc, #232]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80033d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033d4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80033d6:	e007      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	75fb      	strb	r3, [r7, #23]
      break;
 80033dc:	e004      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
      break;
 80033de:	bf00      	nop
 80033e0:	e002      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
      break;
 80033e2:	bf00      	nop
 80033e4:	e000      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
      break;
 80033e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033e8:	7dfb      	ldrb	r3, [r7, #23]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d109      	bne.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0xd26>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80033ee:	4b32      	ldr	r3, [pc, #200]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80033f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033fa:	492f      	ldr	r1, [pc, #188]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	654b      	str	r3, [r1, #84]	; 0x54
 8003400:	e001      	b.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0xd2a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003402:	7dfb      	ldrb	r3, [r7, #23]
 8003404:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d008      	beq.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0xd48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003412:	4b29      	ldr	r3, [pc, #164]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8003414:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003416:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800341e:	4926      	ldr	r1, [pc, #152]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8003420:	4313      	orrs	r3, r2
 8003422:	650b      	str	r3, [r1, #80]	; 0x50
  }

  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d009      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0xd68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003430:	4b21      	ldr	r3, [pc, #132]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8003432:	691b      	ldr	r3, [r3, #16]
 8003434:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800343e:	491e      	ldr	r1, [pc, #120]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8003440:	4313      	orrs	r3, r2
 8003442:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800344c:	2b00      	cmp	r3, #0
 800344e:	d008      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0xd86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003450:	4b19      	ldr	r3, [pc, #100]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8003452:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003454:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800345c:	4916      	ldr	r1, [pc, #88]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 800345e:	4313      	orrs	r3, r2
 8003460:	650b      	str	r3, [r1, #80]	; 0x50
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00d      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0xdae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800346e:	4b12      	ldr	r3, [pc, #72]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	4a11      	ldr	r2, [pc, #68]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8003474:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003478:	6113      	str	r3, [r2, #16]
 800347a:	4b0f      	ldr	r3, [pc, #60]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 800347c:	691a      	ldr	r2, [r3, #16]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003484:	490c      	ldr	r1, [pc, #48]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8003486:	4313      	orrs	r3, r2
 8003488:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2b00      	cmp	r3, #0
 8003490:	da08      	bge.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003492:	4b09      	ldr	r3, [pc, #36]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8003494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003496:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800349e:	4906      	ldr	r1, [pc, #24]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 80034a4:	7dbb      	ldrb	r3, [r7, #22]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    return HAL_OK;
 80034aa:	2300      	movs	r3, #0
 80034ac:	e000      	b.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0xdd4>
  }
  return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3718      	adds	r7, #24
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	58024400 	.word	0x58024400

080034bc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80034c0:	f7ff f8c4 	bl	800264c <HAL_RCC_GetHCLKFreq>
 80034c4:	4601      	mov	r1, r0
 80034c6:	4b06      	ldr	r3, [pc, #24]	; (80034e0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80034c8:	6a1b      	ldr	r3, [r3, #32]
 80034ca:	091b      	lsrs	r3, r3, #4
 80034cc:	f003 0307 	and.w	r3, r3, #7
 80034d0:	4a04      	ldr	r2, [pc, #16]	; (80034e4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80034d2:	5cd3      	ldrb	r3, [r2, r3]
 80034d4:	f003 031f 	and.w	r3, r3, #31
 80034d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80034dc:	4618      	mov	r0, r3
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	58024400 	.word	0x58024400
 80034e4:	08009e80 	.word	0x08009e80

080034e8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b089      	sub	sp, #36	; 0x24
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80034f0:	4b9d      	ldr	r3, [pc, #628]	; (8003768 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80034f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f4:	f003 0303 	and.w	r3, r3, #3
 80034f8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 80034fa:	4b9b      	ldr	r3, [pc, #620]	; (8003768 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80034fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fe:	0b1b      	lsrs	r3, r3, #12
 8003500:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003504:	617b      	str	r3, [r7, #20]
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 8003506:	4b98      	ldr	r3, [pc, #608]	; (8003768 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350a:	f003 0310 	and.w	r3, r3, #16
 800350e:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8003510:	4b95      	ldr	r3, [pc, #596]	; (8003768 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003512:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003514:	08db      	lsrs	r3, r3, #3
 8003516:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800351a:	693a      	ldr	r2, [r7, #16]
 800351c:	fb02 f303 	mul.w	r3, r2, r3
 8003520:	ee07 3a90 	vmov	s15, r3
 8003524:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003528:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	2b00      	cmp	r3, #0
 8003530:	f000 810a 	beq.w	8003748 <HAL_RCCEx_GetPLL2ClockFreq+0x260>
  {
    switch (pllsource)
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	2b01      	cmp	r3, #1
 8003538:	d05a      	beq.n	80035f0 <HAL_RCCEx_GetPLL2ClockFreq+0x108>
 800353a:	2b01      	cmp	r3, #1
 800353c:	d302      	bcc.n	8003544 <HAL_RCCEx_GetPLL2ClockFreq+0x5c>
 800353e:	2b02      	cmp	r3, #2
 8003540:	d078      	beq.n	8003634 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 8003542:	e099      	b.n	8003678 <HAL_RCCEx_GetPLL2ClockFreq+0x190>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003544:	4b88      	ldr	r3, [pc, #544]	; (8003768 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0320 	and.w	r3, r3, #32
 800354c:	2b00      	cmp	r3, #0
 800354e:	d02d      	beq.n	80035ac <HAL_RCCEx_GetPLL2ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003550:	4b85      	ldr	r3, [pc, #532]	; (8003768 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	08db      	lsrs	r3, r3, #3
 8003556:	f003 0303 	and.w	r3, r3, #3
 800355a:	4a84      	ldr	r2, [pc, #528]	; (800376c <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 800355c:	fa22 f303 	lsr.w	r3, r2, r3
 8003560:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	ee07 3a90 	vmov	s15, r3
 8003568:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	ee07 3a90 	vmov	s15, r3
 8003572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800357a:	4b7b      	ldr	r3, [pc, #492]	; (8003768 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800357c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800357e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003582:	ee07 3a90 	vmov	s15, r3
 8003586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800358a:	ed97 6a03 	vldr	s12, [r7, #12]
 800358e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003770 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8003592:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003596:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800359a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800359e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035a6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80035aa:	e087      	b.n	80036bc <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	ee07 3a90 	vmov	s15, r3
 80035b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035b6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003774 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 80035ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035be:	4b6a      	ldr	r3, [pc, #424]	; (8003768 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80035c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035c6:	ee07 3a90 	vmov	s15, r3
 80035ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80035d2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003770 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80035d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80035e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035ea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80035ee:	e065      	b.n	80036bc <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	ee07 3a90 	vmov	s15, r3
 80035f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035fa:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 80035fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003602:	4b59      	ldr	r3, [pc, #356]	; (8003768 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800360a:	ee07 3a90 	vmov	s15, r3
 800360e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003612:	ed97 6a03 	vldr	s12, [r7, #12]
 8003616:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003770 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 800361a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800361e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003622:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003626:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800362a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800362e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003632:	e043      	b.n	80036bc <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	ee07 3a90 	vmov	s15, r3
 800363a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800363e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800377c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8003642:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003646:	4b48      	ldr	r3, [pc, #288]	; (8003768 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800364a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800364e:	ee07 3a90 	vmov	s15, r3
 8003652:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003656:	ed97 6a03 	vldr	s12, [r7, #12]
 800365a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003770 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 800365e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003662:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003666:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800366a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800366e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003672:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003676:	e021      	b.n	80036bc <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	ee07 3a90 	vmov	s15, r3
 800367e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003682:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8003686:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800368a:	4b37      	ldr	r3, [pc, #220]	; (8003768 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800368c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800368e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003692:	ee07 3a90 	vmov	s15, r3
 8003696:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800369a:	ed97 6a03 	vldr	s12, [r7, #12]
 800369e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003770 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80036a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80036ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036b6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80036ba:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80036bc:	4b2a      	ldr	r3, [pc, #168]	; (8003768 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80036be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c0:	0a5b      	lsrs	r3, r3, #9
 80036c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036c6:	ee07 3a90 	vmov	s15, r3
 80036ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036ce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80036d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80036d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80036da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036e2:	ee17 2a90 	vmov	r2, s15
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80036ea:	4b1f      	ldr	r3, [pc, #124]	; (8003768 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80036ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ee:	0c1b      	lsrs	r3, r3, #16
 80036f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036f4:	ee07 3a90 	vmov	s15, r3
 80036f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036fc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003700:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003704:	edd7 6a07 	vldr	s13, [r7, #28]
 8003708:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800370c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003710:	ee17 2a90 	vmov	r2, s15
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8003718:	4b13      	ldr	r3, [pc, #76]	; (8003768 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800371a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800371c:	0e1b      	lsrs	r3, r3, #24
 800371e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003722:	ee07 3a90 	vmov	s15, r3
 8003726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800372a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800372e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003732:	edd7 6a07 	vldr	s13, [r7, #28]
 8003736:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800373a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800373e:	ee17 2a90 	vmov	r2, s15
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003746:	e008      	b.n	800375a <HAL_RCCEx_GetPLL2ClockFreq+0x272>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	609a      	str	r2, [r3, #8]
}
 800375a:	bf00      	nop
 800375c:	3724      	adds	r7, #36	; 0x24
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	58024400 	.word	0x58024400
 800376c:	03d09000 	.word	0x03d09000
 8003770:	46000000 	.word	0x46000000
 8003774:	4c742400 	.word	0x4c742400
 8003778:	4a742400 	.word	0x4a742400
 800377c:	4af42400 	.word	0x4af42400

08003780 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8003780:	b480      	push	{r7}
 8003782:	b089      	sub	sp, #36	; 0x24
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003788:	4b9d      	ldr	r3, [pc, #628]	; (8003a00 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800378a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800378c:	f003 0303 	and.w	r3, r3, #3
 8003790:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8003792:	4b9b      	ldr	r3, [pc, #620]	; (8003a00 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003796:	0d1b      	lsrs	r3, r3, #20
 8003798:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800379c:	617b      	str	r3, [r7, #20]
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 800379e:	4b98      	ldr	r3, [pc, #608]	; (8003a00 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80037a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037a6:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80037a8:	4b95      	ldr	r3, [pc, #596]	; (8003a00 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80037aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ac:	08db      	lsrs	r3, r3, #3
 80037ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	fb02 f303 	mul.w	r3, r2, r3
 80037b8:	ee07 3a90 	vmov	s15, r3
 80037bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037c0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f000 810a 	beq.w	80039e0 <HAL_RCCEx_GetPLL3ClockFreq+0x260>
  {
    switch (pllsource)
 80037cc:	69bb      	ldr	r3, [r7, #24]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d05a      	beq.n	8003888 <HAL_RCCEx_GetPLL3ClockFreq+0x108>
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d302      	bcc.n	80037dc <HAL_RCCEx_GetPLL3ClockFreq+0x5c>
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d078      	beq.n	80038cc <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 80037da:	e099      	b.n	8003910 <HAL_RCCEx_GetPLL3ClockFreq+0x190>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80037dc:	4b88      	ldr	r3, [pc, #544]	; (8003a00 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0320 	and.w	r3, r3, #32
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d02d      	beq.n	8003844 <HAL_RCCEx_GetPLL3ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80037e8:	4b85      	ldr	r3, [pc, #532]	; (8003a00 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	08db      	lsrs	r3, r3, #3
 80037ee:	f003 0303 	and.w	r3, r3, #3
 80037f2:	4a84      	ldr	r2, [pc, #528]	; (8003a04 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 80037f4:	fa22 f303 	lsr.w	r3, r2, r3
 80037f8:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	ee07 3a90 	vmov	s15, r3
 8003800:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	ee07 3a90 	vmov	s15, r3
 800380a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800380e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003812:	4b7b      	ldr	r3, [pc, #492]	; (8003a00 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003816:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800381a:	ee07 3a90 	vmov	s15, r3
 800381e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003822:	ed97 6a03 	vldr	s12, [r7, #12]
 8003826:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003a08 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 800382a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800382e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003832:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003836:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800383a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800383e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8003842:	e087      	b.n	8003954 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	ee07 3a90 	vmov	s15, r3
 800384a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800384e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003a0c <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8003852:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003856:	4b6a      	ldr	r3, [pc, #424]	; (8003a00 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800385e:	ee07 3a90 	vmov	s15, r3
 8003862:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003866:	ed97 6a03 	vldr	s12, [r7, #12]
 800386a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003a08 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 800386e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003872:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003876:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800387a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800387e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003882:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003886:	e065      	b.n	8003954 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	ee07 3a90 	vmov	s15, r3
 800388e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003892:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003a10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8003896:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800389a:	4b59      	ldr	r3, [pc, #356]	; (8003a00 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800389c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038a2:	ee07 3a90 	vmov	s15, r3
 80038a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80038ae:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003a08 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 80038b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80038be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038c6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80038ca:	e043      	b.n	8003954 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	ee07 3a90 	vmov	s15, r3
 80038d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038d6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003a14 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 80038da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038de:	4b48      	ldr	r3, [pc, #288]	; (8003a00 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80038e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038e6:	ee07 3a90 	vmov	s15, r3
 80038ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80038f2:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003a08 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 80038f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003902:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800390a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800390e:	e021      	b.n	8003954 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	ee07 3a90 	vmov	s15, r3
 8003916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800391a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003a10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 800391e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003922:	4b37      	ldr	r3, [pc, #220]	; (8003a00 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800392a:	ee07 3a90 	vmov	s15, r3
 800392e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003932:	ed97 6a03 	vldr	s12, [r7, #12]
 8003936:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003a08 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 800393a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800393e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003942:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003946:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800394a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800394e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003952:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8003954:	4b2a      	ldr	r3, [pc, #168]	; (8003a00 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003958:	0a5b      	lsrs	r3, r3, #9
 800395a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800395e:	ee07 3a90 	vmov	s15, r3
 8003962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003966:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800396a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800396e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003972:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003976:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800397a:	ee17 2a90 	vmov	r2, s15
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8003982:	4b1f      	ldr	r3, [pc, #124]	; (8003a00 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003986:	0c1b      	lsrs	r3, r3, #16
 8003988:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800398c:	ee07 3a90 	vmov	s15, r3
 8003990:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003994:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003998:	ee37 7a87 	vadd.f32	s14, s15, s14
 800399c:	edd7 6a07 	vldr	s13, [r7, #28]
 80039a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039a8:	ee17 2a90 	vmov	r2, s15
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80039b0:	4b13      	ldr	r3, [pc, #76]	; (8003a00 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80039b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b4:	0e1b      	lsrs	r3, r3, #24
 80039b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039ba:	ee07 3a90 	vmov	s15, r3
 80039be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039c2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80039c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80039ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80039ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039d6:	ee17 2a90 	vmov	r2, s15
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80039de:	e008      	b.n	80039f2 <HAL_RCCEx_GetPLL3ClockFreq+0x272>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	609a      	str	r2, [r3, #8]
}
 80039f2:	bf00      	nop
 80039f4:	3724      	adds	r7, #36	; 0x24
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	58024400 	.word	0x58024400
 8003a04:	03d09000 	.word	0x03d09000
 8003a08:	46000000 	.word	0x46000000
 8003a0c:	4c742400 	.word	0x4c742400
 8003a10:	4a742400 	.word	0x4a742400
 8003a14:	4af42400 	.word	0x4af42400

08003a18 <HAL_RCCEx_GetD1SysClockFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCCEx_GetD1SysClockFreq(void)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003a1c:	f7fe fca4 	bl	8002368 <HAL_RCC_GetSysClockFreq>
 8003a20:	4601      	mov	r1, r0
 8003a22:	4b08      	ldr	r3, [pc, #32]	; (8003a44 <HAL_RCCEx_GetD1SysClockFreq+0x2c>)
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	0a1b      	lsrs	r3, r3, #8
 8003a28:	f003 030f 	and.w	r3, r3, #15
 8003a2c:	4a06      	ldr	r2, [pc, #24]	; (8003a48 <HAL_RCCEx_GetD1SysClockFreq+0x30>)
 8003a2e:	5cd3      	ldrb	r3, [r2, r3]
 8003a30:	f003 031f 	and.w	r3, r3, #31
 8003a34:	fa21 f303 	lsr.w	r3, r1, r3
 8003a38:	4a04      	ldr	r2, [pc, #16]	; (8003a4c <HAL_RCCEx_GetD1SysClockFreq+0x34>)
 8003a3a:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8003a3c:	4b03      	ldr	r3, [pc, #12]	; (8003a4c <HAL_RCCEx_GetD1SysClockFreq+0x34>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	58024400 	.word	0x58024400
 8003a48:	08009e80 	.word	0x08009e80
 8003a4c:	24000008 	.word	0x24000008

08003a50 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003a5e:	4b53      	ldr	r3, [pc, #332]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a62:	f003 0303 	and.w	r3, r3, #3
 8003a66:	2b03      	cmp	r3, #3
 8003a68:	d101      	bne.n	8003a6e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e099      	b.n	8003ba2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003a6e:	4b4f      	ldr	r3, [pc, #316]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a4e      	ldr	r2, [pc, #312]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003a74:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003a78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a7a:	f7fc fe2f 	bl	80006dc <HAL_GetTick>
 8003a7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003a80:	e008      	b.n	8003a94 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003a82:	f7fc fe2b 	bl	80006dc <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d901      	bls.n	8003a94 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e086      	b.n	8003ba2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003a94:	4b45      	ldr	r3, [pc, #276]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d1f0      	bne.n	8003a82 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003aa0:	4b42      	ldr	r3, [pc, #264]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	031b      	lsls	r3, r3, #12
 8003aae:	493f      	ldr	r1, [pc, #252]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	628b      	str	r3, [r1, #40]	; 0x28
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	3b01      	subs	r3, #1
 8003aba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	025b      	lsls	r3, r3, #9
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	431a      	orrs	r2, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	3b01      	subs	r3, #1
 8003ad0:	041b      	lsls	r3, r3, #16
 8003ad2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	3b01      	subs	r3, #1
 8003ade:	061b      	lsls	r3, r3, #24
 8003ae0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003ae4:	4931      	ldr	r1, [pc, #196]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003aea:	4b30      	ldr	r3, [pc, #192]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	695b      	ldr	r3, [r3, #20]
 8003af6:	492d      	ldr	r1, [pc, #180]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003afc:	4b2b      	ldr	r3, [pc, #172]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b00:	f023 0220 	bic.w	r2, r3, #32
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	4928      	ldr	r1, [pc, #160]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003b0e:	4b27      	ldr	r3, [pc, #156]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b12:	4a26      	ldr	r2, [pc, #152]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b14:	f023 0310 	bic.w	r3, r3, #16
 8003b18:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003b1a:	4b24      	ldr	r3, [pc, #144]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b1e:	4b24      	ldr	r3, [pc, #144]	; (8003bb0 <RCCEx_PLL2_Config+0x160>)
 8003b20:	4013      	ands	r3, r2
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	69d2      	ldr	r2, [r2, #28]
 8003b26:	00d2      	lsls	r2, r2, #3
 8003b28:	4920      	ldr	r1, [pc, #128]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003b2e:	4b1f      	ldr	r3, [pc, #124]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b32:	4a1e      	ldr	r2, [pc, #120]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b34:	f043 0310 	orr.w	r3, r3, #16
 8003b38:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d106      	bne.n	8003b4e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003b40:	4b1a      	ldr	r3, [pc, #104]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b44:	4a19      	ldr	r2, [pc, #100]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b46:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003b4a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003b4c:	e00f      	b.n	8003b6e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d106      	bne.n	8003b62 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003b54:	4b15      	ldr	r3, [pc, #84]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b58:	4a14      	ldr	r2, [pc, #80]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b5e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003b60:	e005      	b.n	8003b6e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003b62:	4b12      	ldr	r3, [pc, #72]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b66:	4a11      	ldr	r2, [pc, #68]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b68:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003b6c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003b6e:	4b0f      	ldr	r3, [pc, #60]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a0e      	ldr	r2, [pc, #56]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b74:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b7a:	f7fc fdaf 	bl	80006dc <HAL_GetTick>
 8003b7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003b80:	e008      	b.n	8003b94 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003b82:	f7fc fdab 	bl	80006dc <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d901      	bls.n	8003b94 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003b90:	2303      	movs	r3, #3
 8003b92:	e006      	b.n	8003ba2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003b94:	4b05      	ldr	r3, [pc, #20]	; (8003bac <RCCEx_PLL2_Config+0x15c>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d0f0      	beq.n	8003b82 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3710      	adds	r7, #16
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	58024400 	.word	0x58024400
 8003bb0:	ffff0007 	.word	0xffff0007

08003bb4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003bc2:	4b53      	ldr	r3, [pc, #332]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc6:	f003 0303 	and.w	r3, r3, #3
 8003bca:	2b03      	cmp	r3, #3
 8003bcc:	d101      	bne.n	8003bd2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e099      	b.n	8003d06 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003bd2:	4b4f      	ldr	r3, [pc, #316]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a4e      	ldr	r2, [pc, #312]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003bd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bdc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bde:	f7fc fd7d 	bl	80006dc <HAL_GetTick>
 8003be2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003be4:	e008      	b.n	8003bf8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003be6:	f7fc fd79 	bl	80006dc <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d901      	bls.n	8003bf8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e086      	b.n	8003d06 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003bf8:	4b45      	ldr	r3, [pc, #276]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d1f0      	bne.n	8003be6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003c04:	4b42      	ldr	r3, [pc, #264]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c08:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	051b      	lsls	r3, r3, #20
 8003c12:	493f      	ldr	r1, [pc, #252]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	628b      	str	r3, [r1, #40]	; 0x28
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	3b01      	subs	r3, #1
 8003c28:	025b      	lsls	r3, r3, #9
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	431a      	orrs	r2, r3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	3b01      	subs	r3, #1
 8003c34:	041b      	lsls	r3, r3, #16
 8003c36:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003c3a:	431a      	orrs	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	691b      	ldr	r3, [r3, #16]
 8003c40:	3b01      	subs	r3, #1
 8003c42:	061b      	lsls	r3, r3, #24
 8003c44:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003c48:	4931      	ldr	r1, [pc, #196]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003c4e:	4b30      	ldr	r3, [pc, #192]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c52:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	492d      	ldr	r1, [pc, #180]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003c60:	4b2b      	ldr	r3, [pc, #172]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c64:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	699b      	ldr	r3, [r3, #24]
 8003c6c:	4928      	ldr	r1, [pc, #160]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003c72:	4b27      	ldr	r3, [pc, #156]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c76:	4a26      	ldr	r2, [pc, #152]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003c78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c7c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003c7e:	4b24      	ldr	r3, [pc, #144]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003c80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c82:	4b24      	ldr	r3, [pc, #144]	; (8003d14 <RCCEx_PLL3_Config+0x160>)
 8003c84:	4013      	ands	r3, r2
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	69d2      	ldr	r2, [r2, #28]
 8003c8a:	00d2      	lsls	r2, r2, #3
 8003c8c:	4920      	ldr	r1, [pc, #128]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003c92:	4b1f      	ldr	r3, [pc, #124]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c96:	4a1e      	ldr	r2, [pc, #120]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003c98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c9c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d106      	bne.n	8003cb2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003ca4:	4b1a      	ldr	r3, [pc, #104]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca8:	4a19      	ldr	r2, [pc, #100]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003caa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003cae:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003cb0:	e00f      	b.n	8003cd2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d106      	bne.n	8003cc6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003cb8:	4b15      	ldr	r3, [pc, #84]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cbc:	4a14      	ldr	r2, [pc, #80]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003cbe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003cc2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003cc4:	e005      	b.n	8003cd2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003cc6:	4b12      	ldr	r3, [pc, #72]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cca:	4a11      	ldr	r2, [pc, #68]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003ccc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003cd0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003cd2:	4b0f      	ldr	r3, [pc, #60]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a0e      	ldr	r2, [pc, #56]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003cd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cdc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cde:	f7fc fcfd 	bl	80006dc <HAL_GetTick>
 8003ce2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003ce4:	e008      	b.n	8003cf8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003ce6:	f7fc fcf9 	bl	80006dc <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d901      	bls.n	8003cf8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e006      	b.n	8003d06 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003cf8:	4b05      	ldr	r3, [pc, #20]	; (8003d10 <RCCEx_PLL3_Config+0x15c>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d0f0      	beq.n	8003ce6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8003d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3710      	adds	r7, #16
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	58024400 	.word	0x58024400
 8003d14:	ffff0007 	.word	0xffff0007

08003d18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d101      	bne.n	8003d2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e01d      	b.n	8003d66 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d106      	bne.n	8003d44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f005 fb2a 	bl	8009398 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2202      	movs	r2, #2
 8003d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	3304      	adds	r3, #4
 8003d54:	4619      	mov	r1, r3
 8003d56:	4610      	mov	r0, r2
 8003d58:	f000 fdae 	bl	80048b8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3708      	adds	r7, #8
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
	...

08003d70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b085      	sub	sp, #20
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68da      	ldr	r2, [r3, #12]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f042 0201 	orr.w	r2, r2, #1
 8003d86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	689a      	ldr	r2, [r3, #8]
 8003d8e:	4b0c      	ldr	r3, [pc, #48]	; (8003dc0 <HAL_TIM_Base_Start_IT+0x50>)
 8003d90:	4013      	ands	r3, r2
 8003d92:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2b06      	cmp	r3, #6
 8003d98:	d00b      	beq.n	8003db2 <HAL_TIM_Base_Start_IT+0x42>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003da0:	d007      	beq.n	8003db2 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f042 0201 	orr.w	r2, r2, #1
 8003db0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3714      	adds	r7, #20
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr
 8003dc0:	00010007 	.word	0x00010007

08003dc4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b082      	sub	sp, #8
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e01d      	b.n	8003e12 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d106      	bne.n	8003df0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 f815 	bl	8003e1a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2202      	movs	r2, #2
 8003df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	3304      	adds	r3, #4
 8003e00:	4619      	mov	r1, r3
 8003e02:	4610      	mov	r0, r2
 8003e04:	f000 fd58 	bl	80048b8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3708      	adds	r7, #8
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}

08003e1a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	b083      	sub	sp, #12
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
	...

08003e30 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	6839      	ldr	r1, [r7, #0]
 8003e42:	4618      	mov	r0, r3
 8003e44:	f001 fb0c 	bl	8005460 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a1e      	ldr	r2, [pc, #120]	; (8003ec8 <HAL_TIM_PWM_Start+0x98>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d013      	beq.n	8003e7a <HAL_TIM_PWM_Start+0x4a>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a1d      	ldr	r2, [pc, #116]	; (8003ecc <HAL_TIM_PWM_Start+0x9c>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d00e      	beq.n	8003e7a <HAL_TIM_PWM_Start+0x4a>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a1b      	ldr	r2, [pc, #108]	; (8003ed0 <HAL_TIM_PWM_Start+0xa0>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d009      	beq.n	8003e7a <HAL_TIM_PWM_Start+0x4a>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a1a      	ldr	r2, [pc, #104]	; (8003ed4 <HAL_TIM_PWM_Start+0xa4>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d004      	beq.n	8003e7a <HAL_TIM_PWM_Start+0x4a>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a18      	ldr	r2, [pc, #96]	; (8003ed8 <HAL_TIM_PWM_Start+0xa8>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d101      	bne.n	8003e7e <HAL_TIM_PWM_Start+0x4e>
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e000      	b.n	8003e80 <HAL_TIM_PWM_Start+0x50>
 8003e7e:	2300      	movs	r3, #0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d007      	beq.n	8003e94 <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e92:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	689a      	ldr	r2, [r3, #8]
 8003e9a:	4b10      	ldr	r3, [pc, #64]	; (8003edc <HAL_TIM_PWM_Start+0xac>)
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2b06      	cmp	r3, #6
 8003ea4:	d00b      	beq.n	8003ebe <HAL_TIM_PWM_Start+0x8e>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eac:	d007      	beq.n	8003ebe <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f042 0201 	orr.w	r2, r2, #1
 8003ebc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ebe:	2300      	movs	r3, #0
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3710      	adds	r7, #16
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	40010000 	.word	0x40010000
 8003ecc:	40010400 	.word	0x40010400
 8003ed0:	40014000 	.word	0x40014000
 8003ed4:	40014400 	.word	0x40014400
 8003ed8:	40014800 	.word	0x40014800
 8003edc:	00010007 	.word	0x00010007

08003ee0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d101      	bne.n	8003ef2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e01d      	b.n	8003f2e <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d106      	bne.n	8003f0c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f000 f815 	bl	8003f36 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2202      	movs	r2, #2
 8003f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	3304      	adds	r3, #4
 8003f1c:	4619      	mov	r1, r3
 8003f1e:	4610      	mov	r0, r2
 8003f20:	f000 fcca 	bl	80048b8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3708      	adds	r7, #8
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003f36:	b480      	push	{r7}
 8003f38:	b083      	sub	sp, #12
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003f3e:	bf00      	nop
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
	...

08003f4c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	2b0c      	cmp	r3, #12
 8003f5a:	d841      	bhi.n	8003fe0 <HAL_TIM_IC_Start_IT+0x94>
 8003f5c:	a201      	add	r2, pc, #4	; (adr r2, 8003f64 <HAL_TIM_IC_Start_IT+0x18>)
 8003f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f62:	bf00      	nop
 8003f64:	08003f99 	.word	0x08003f99
 8003f68:	08003fe1 	.word	0x08003fe1
 8003f6c:	08003fe1 	.word	0x08003fe1
 8003f70:	08003fe1 	.word	0x08003fe1
 8003f74:	08003fab 	.word	0x08003fab
 8003f78:	08003fe1 	.word	0x08003fe1
 8003f7c:	08003fe1 	.word	0x08003fe1
 8003f80:	08003fe1 	.word	0x08003fe1
 8003f84:	08003fbd 	.word	0x08003fbd
 8003f88:	08003fe1 	.word	0x08003fe1
 8003f8c:	08003fe1 	.word	0x08003fe1
 8003f90:	08003fe1 	.word	0x08003fe1
 8003f94:	08003fcf 	.word	0x08003fcf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	68da      	ldr	r2, [r3, #12]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f042 0202 	orr.w	r2, r2, #2
 8003fa6:	60da      	str	r2, [r3, #12]
      break;
 8003fa8:	e01b      	b.n	8003fe2 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68da      	ldr	r2, [r3, #12]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f042 0204 	orr.w	r2, r2, #4
 8003fb8:	60da      	str	r2, [r3, #12]
      break;
 8003fba:	e012      	b.n	8003fe2 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	68da      	ldr	r2, [r3, #12]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f042 0208 	orr.w	r2, r2, #8
 8003fca:	60da      	str	r2, [r3, #12]
      break;
 8003fcc:	e009      	b.n	8003fe2 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	68da      	ldr	r2, [r3, #12]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f042 0210 	orr.w	r2, r2, #16
 8003fdc:	60da      	str	r2, [r3, #12]
      break;
 8003fde:	e000      	b.n	8003fe2 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8003fe0:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	6839      	ldr	r1, [r7, #0]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f001 fa38 	bl	8005460 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	689a      	ldr	r2, [r3, #8]
 8003ff6:	4b0b      	ldr	r3, [pc, #44]	; (8004024 <HAL_TIM_IC_Start_IT+0xd8>)
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2b06      	cmp	r3, #6
 8004000:	d00b      	beq.n	800401a <HAL_TIM_IC_Start_IT+0xce>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004008:	d007      	beq.n	800401a <HAL_TIM_IC_Start_IT+0xce>
  {
    __HAL_TIM_ENABLE(htim);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f042 0201 	orr.w	r2, r2, #1
 8004018:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800401a:	2300      	movs	r3, #0
}
 800401c:	4618      	mov	r0, r3
 800401e:	3710      	adds	r7, #16
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	00010007 	.word	0x00010007

08004028 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b082      	sub	sp, #8
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	691b      	ldr	r3, [r3, #16]
 8004036:	f003 0302 	and.w	r3, r3, #2
 800403a:	2b02      	cmp	r3, #2
 800403c:	d122      	bne.n	8004084 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	f003 0302 	and.w	r3, r3, #2
 8004048:	2b02      	cmp	r3, #2
 800404a:	d11b      	bne.n	8004084 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f06f 0202 	mvn.w	r2, #2
 8004054:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2201      	movs	r2, #1
 800405a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	f003 0303 	and.w	r3, r3, #3
 8004066:	2b00      	cmp	r3, #0
 8004068:	d003      	beq.n	8004072 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f004 fe24 	bl	8008cb8 <HAL_TIM_IC_CaptureCallback>
 8004070:	e005      	b.n	800407e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 fc02 	bl	800487c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f000 fc09 	bl	8004890 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	f003 0304 	and.w	r3, r3, #4
 800408e:	2b04      	cmp	r3, #4
 8004090:	d122      	bne.n	80040d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	f003 0304 	and.w	r3, r3, #4
 800409c:	2b04      	cmp	r3, #4
 800409e:	d11b      	bne.n	80040d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f06f 0204 	mvn.w	r2, #4
 80040a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2202      	movs	r2, #2
 80040ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f004 fdfa 	bl	8008cb8 <HAL_TIM_IC_CaptureCallback>
 80040c4:	e005      	b.n	80040d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 fbd8 	bl	800487c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 fbdf 	bl	8004890 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	691b      	ldr	r3, [r3, #16]
 80040de:	f003 0308 	and.w	r3, r3, #8
 80040e2:	2b08      	cmp	r3, #8
 80040e4:	d122      	bne.n	800412c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	f003 0308 	and.w	r3, r3, #8
 80040f0:	2b08      	cmp	r3, #8
 80040f2:	d11b      	bne.n	800412c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f06f 0208 	mvn.w	r2, #8
 80040fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2204      	movs	r2, #4
 8004102:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	69db      	ldr	r3, [r3, #28]
 800410a:	f003 0303 	and.w	r3, r3, #3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d003      	beq.n	800411a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f004 fdd0 	bl	8008cb8 <HAL_TIM_IC_CaptureCallback>
 8004118:	e005      	b.n	8004126 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 fbae 	bl	800487c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f000 fbb5 	bl	8004890 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	691b      	ldr	r3, [r3, #16]
 8004132:	f003 0310 	and.w	r3, r3, #16
 8004136:	2b10      	cmp	r3, #16
 8004138:	d122      	bne.n	8004180 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	f003 0310 	and.w	r3, r3, #16
 8004144:	2b10      	cmp	r3, #16
 8004146:	d11b      	bne.n	8004180 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f06f 0210 	mvn.w	r2, #16
 8004150:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2208      	movs	r2, #8
 8004156:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	69db      	ldr	r3, [r3, #28]
 800415e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004162:	2b00      	cmp	r3, #0
 8004164:	d003      	beq.n	800416e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f004 fda6 	bl	8008cb8 <HAL_TIM_IC_CaptureCallback>
 800416c:	e005      	b.n	800417a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f000 fb84 	bl	800487c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f000 fb8b 	bl	8004890 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b01      	cmp	r3, #1
 800418c:	d10e      	bne.n	80041ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	2b01      	cmp	r3, #1
 800419a:	d107      	bne.n	80041ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f06f 0201 	mvn.w	r2, #1
 80041a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f004 fdcc 	bl	8008d44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041b6:	2b80      	cmp	r3, #128	; 0x80
 80041b8:	d10e      	bne.n	80041d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041c4:	2b80      	cmp	r3, #128	; 0x80
 80041c6:	d107      	bne.n	80041d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80041d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f001 f9d0 	bl	8005578 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041e6:	d10e      	bne.n	8004206 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041f2:	2b80      	cmp	r3, #128	; 0x80
 80041f4:	d107      	bne.n	8004206 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80041fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f001 f9c3 	bl	800558c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	691b      	ldr	r3, [r3, #16]
 800420c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004210:	2b40      	cmp	r3, #64	; 0x40
 8004212:	d10e      	bne.n	8004232 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800421e:	2b40      	cmp	r3, #64	; 0x40
 8004220:	d107      	bne.n	8004232 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800422a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f000 fb39 	bl	80048a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	691b      	ldr	r3, [r3, #16]
 8004238:	f003 0320 	and.w	r3, r3, #32
 800423c:	2b20      	cmp	r3, #32
 800423e:	d10e      	bne.n	800425e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	f003 0320 	and.w	r3, r3, #32
 800424a:	2b20      	cmp	r3, #32
 800424c:	d107      	bne.n	800425e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f06f 0220 	mvn.w	r2, #32
 8004256:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f001 f983 	bl	8005564 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800425e:	bf00      	nop
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}

08004266 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004266:	b580      	push	{r7, lr}
 8004268:	b084      	sub	sp, #16
 800426a:	af00      	add	r7, sp, #0
 800426c:	60f8      	str	r0, [r7, #12]
 800426e:	60b9      	str	r1, [r7, #8]
 8004270:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004278:	2b01      	cmp	r3, #1
 800427a:	d101      	bne.n	8004280 <HAL_TIM_IC_ConfigChannel+0x1a>
 800427c:	2302      	movs	r3, #2
 800427e:	e08a      	b.n	8004396 <HAL_TIM_IC_ConfigChannel+0x130>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2202      	movs	r2, #2
 800428c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d11b      	bne.n	80042ce <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6818      	ldr	r0, [r3, #0]
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	6819      	ldr	r1, [r3, #0]
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	685a      	ldr	r2, [r3, #4]
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	68db      	ldr	r3, [r3, #12]
 80042a6:	f000 ff13 	bl	80050d0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	699a      	ldr	r2, [r3, #24]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f022 020c 	bic.w	r2, r2, #12
 80042b8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	6999      	ldr	r1, [r3, #24]
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	689a      	ldr	r2, [r3, #8]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	430a      	orrs	r2, r1
 80042ca:	619a      	str	r2, [r3, #24]
 80042cc:	e05a      	b.n	8004384 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2b04      	cmp	r3, #4
 80042d2:	d11c      	bne.n	800430e <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6818      	ldr	r0, [r3, #0]
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	6819      	ldr	r1, [r3, #0]
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	685a      	ldr	r2, [r3, #4]
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	f000 ff97 	bl	8005216 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	699a      	ldr	r2, [r3, #24]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80042f6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	6999      	ldr	r1, [r3, #24]
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	021a      	lsls	r2, r3, #8
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	430a      	orrs	r2, r1
 800430a:	619a      	str	r2, [r3, #24]
 800430c:	e03a      	b.n	8004384 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2b08      	cmp	r3, #8
 8004312:	d11b      	bne.n	800434c <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6818      	ldr	r0, [r3, #0]
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	6819      	ldr	r1, [r3, #0]
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	685a      	ldr	r2, [r3, #4]
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	f000 ffe4 	bl	80052f0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	69da      	ldr	r2, [r3, #28]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f022 020c 	bic.w	r2, r2, #12
 8004336:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	69d9      	ldr	r1, [r3, #28]
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	689a      	ldr	r2, [r3, #8]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	430a      	orrs	r2, r1
 8004348:	61da      	str	r2, [r3, #28]
 800434a:	e01b      	b.n	8004384 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6818      	ldr	r0, [r3, #0]
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	6819      	ldr	r1, [r3, #0]
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	685a      	ldr	r2, [r3, #4]
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	f001 f804 	bl	8005368 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	69da      	ldr	r2, [r3, #28]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800436e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	69d9      	ldr	r1, [r3, #28]
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	021a      	lsls	r2, r3, #8
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	430a      	orrs	r2, r1
 8004382:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004394:	2300      	movs	r3, #0
}
 8004396:	4618      	mov	r0, r3
 8004398:	3710      	adds	r7, #16
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
	...

080043a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d101      	bne.n	80043ba <HAL_TIM_PWM_ConfigChannel+0x1a>
 80043b6:	2302      	movs	r3, #2
 80043b8:	e105      	b.n	80045c6 <HAL_TIM_PWM_ConfigChannel+0x226>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2201      	movs	r2, #1
 80043be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2202      	movs	r2, #2
 80043c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2b14      	cmp	r3, #20
 80043ce:	f200 80f0 	bhi.w	80045b2 <HAL_TIM_PWM_ConfigChannel+0x212>
 80043d2:	a201      	add	r2, pc, #4	; (adr r2, 80043d8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80043d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043d8:	0800442d 	.word	0x0800442d
 80043dc:	080045b3 	.word	0x080045b3
 80043e0:	080045b3 	.word	0x080045b3
 80043e4:	080045b3 	.word	0x080045b3
 80043e8:	0800446d 	.word	0x0800446d
 80043ec:	080045b3 	.word	0x080045b3
 80043f0:	080045b3 	.word	0x080045b3
 80043f4:	080045b3 	.word	0x080045b3
 80043f8:	080044af 	.word	0x080044af
 80043fc:	080045b3 	.word	0x080045b3
 8004400:	080045b3 	.word	0x080045b3
 8004404:	080045b3 	.word	0x080045b3
 8004408:	080044ef 	.word	0x080044ef
 800440c:	080045b3 	.word	0x080045b3
 8004410:	080045b3 	.word	0x080045b3
 8004414:	080045b3 	.word	0x080045b3
 8004418:	08004531 	.word	0x08004531
 800441c:	080045b3 	.word	0x080045b3
 8004420:	080045b3 	.word	0x080045b3
 8004424:	080045b3 	.word	0x080045b3
 8004428:	08004571 	.word	0x08004571
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68b9      	ldr	r1, [r7, #8]
 8004432:	4618      	mov	r0, r3
 8004434:	f000 fada 	bl	80049ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	699a      	ldr	r2, [r3, #24]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 0208 	orr.w	r2, r2, #8
 8004446:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	699a      	ldr	r2, [r3, #24]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f022 0204 	bic.w	r2, r2, #4
 8004456:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	6999      	ldr	r1, [r3, #24]
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	691a      	ldr	r2, [r3, #16]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	430a      	orrs	r2, r1
 8004468:	619a      	str	r2, [r3, #24]
      break;
 800446a:	e0a3      	b.n	80045b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68b9      	ldr	r1, [r7, #8]
 8004472:	4618      	mov	r0, r3
 8004474:	f000 fb4a 	bl	8004b0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	699a      	ldr	r2, [r3, #24]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004486:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	699a      	ldr	r2, [r3, #24]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004496:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	6999      	ldr	r1, [r3, #24]
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	691b      	ldr	r3, [r3, #16]
 80044a2:	021a      	lsls	r2, r3, #8
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	430a      	orrs	r2, r1
 80044aa:	619a      	str	r2, [r3, #24]
      break;
 80044ac:	e082      	b.n	80045b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	68b9      	ldr	r1, [r7, #8]
 80044b4:	4618      	mov	r0, r3
 80044b6:	f000 fbb3 	bl	8004c20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	69da      	ldr	r2, [r3, #28]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f042 0208 	orr.w	r2, r2, #8
 80044c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	69da      	ldr	r2, [r3, #28]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f022 0204 	bic.w	r2, r2, #4
 80044d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	69d9      	ldr	r1, [r3, #28]
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	691a      	ldr	r2, [r3, #16]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	430a      	orrs	r2, r1
 80044ea:	61da      	str	r2, [r3, #28]
      break;
 80044ec:	e062      	b.n	80045b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	68b9      	ldr	r1, [r7, #8]
 80044f4:	4618      	mov	r0, r3
 80044f6:	f000 fc19 	bl	8004d2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	69da      	ldr	r2, [r3, #28]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004508:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	69da      	ldr	r2, [r3, #28]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004518:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	69d9      	ldr	r1, [r3, #28]
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	691b      	ldr	r3, [r3, #16]
 8004524:	021a      	lsls	r2, r3, #8
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	430a      	orrs	r2, r1
 800452c:	61da      	str	r2, [r3, #28]
      break;
 800452e:	e041      	b.n	80045b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	68b9      	ldr	r1, [r7, #8]
 8004536:	4618      	mov	r0, r3
 8004538:	f000 fc60 	bl	8004dfc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f042 0208 	orr.w	r2, r2, #8
 800454a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f022 0204 	bic.w	r2, r2, #4
 800455a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	691a      	ldr	r2, [r3, #16]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	430a      	orrs	r2, r1
 800456c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800456e:	e021      	b.n	80045b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68b9      	ldr	r1, [r7, #8]
 8004576:	4618      	mov	r0, r3
 8004578:	f000 fca2 	bl	8004ec0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800458a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800459a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	021a      	lsls	r2, r3, #8
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	430a      	orrs	r2, r1
 80045ae:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80045b0:	e000      	b.n	80045b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 80045b2:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2200      	movs	r2, #0
 80045c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3710      	adds	r7, #16
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop

080045d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d101      	bne.n	80045e8 <HAL_TIM_ConfigClockSource+0x18>
 80045e4:	2302      	movs	r3, #2
 80045e6:	e0b7      	b.n	8004758 <HAL_TIM_ConfigClockSource+0x188>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2202      	movs	r2, #2
 80045f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004600:	68fa      	ldr	r2, [r7, #12]
 8004602:	4b57      	ldr	r3, [pc, #348]	; (8004760 <HAL_TIM_ConfigClockSource+0x190>)
 8004604:	4013      	ands	r3, r2
 8004606:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800460e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2b70      	cmp	r3, #112	; 0x70
 800461e:	d02e      	beq.n	800467e <HAL_TIM_ConfigClockSource+0xae>
 8004620:	2b70      	cmp	r3, #112	; 0x70
 8004622:	d812      	bhi.n	800464a <HAL_TIM_ConfigClockSource+0x7a>
 8004624:	2b30      	cmp	r3, #48	; 0x30
 8004626:	f000 8084 	beq.w	8004732 <HAL_TIM_ConfigClockSource+0x162>
 800462a:	2b30      	cmp	r3, #48	; 0x30
 800462c:	d806      	bhi.n	800463c <HAL_TIM_ConfigClockSource+0x6c>
 800462e:	2b10      	cmp	r3, #16
 8004630:	d07f      	beq.n	8004732 <HAL_TIM_ConfigClockSource+0x162>
 8004632:	2b20      	cmp	r3, #32
 8004634:	d07d      	beq.n	8004732 <HAL_TIM_ConfigClockSource+0x162>
 8004636:	2b00      	cmp	r3, #0
 8004638:	d07b      	beq.n	8004732 <HAL_TIM_ConfigClockSource+0x162>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800463a:	e084      	b.n	8004746 <HAL_TIM_ConfigClockSource+0x176>
  switch (sClockSourceConfig->ClockSource)
 800463c:	2b50      	cmp	r3, #80	; 0x50
 800463e:	d048      	beq.n	80046d2 <HAL_TIM_ConfigClockSource+0x102>
 8004640:	2b60      	cmp	r3, #96	; 0x60
 8004642:	d056      	beq.n	80046f2 <HAL_TIM_ConfigClockSource+0x122>
 8004644:	2b40      	cmp	r3, #64	; 0x40
 8004646:	d064      	beq.n	8004712 <HAL_TIM_ConfigClockSource+0x142>
      break;
 8004648:	e07d      	b.n	8004746 <HAL_TIM_ConfigClockSource+0x176>
  switch (sClockSourceConfig->ClockSource)
 800464a:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800464e:	d070      	beq.n	8004732 <HAL_TIM_ConfigClockSource+0x162>
 8004650:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004654:	d809      	bhi.n	800466a <HAL_TIM_ConfigClockSource+0x9a>
 8004656:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800465a:	d027      	beq.n	80046ac <HAL_TIM_ConfigClockSource+0xdc>
 800465c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004660:	d067      	beq.n	8004732 <HAL_TIM_ConfigClockSource+0x162>
 8004662:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004666:	d06d      	beq.n	8004744 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004668:	e06d      	b.n	8004746 <HAL_TIM_ConfigClockSource+0x176>
  switch (sClockSourceConfig->ClockSource)
 800466a:	4a3e      	ldr	r2, [pc, #248]	; (8004764 <HAL_TIM_ConfigClockSource+0x194>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d060      	beq.n	8004732 <HAL_TIM_ConfigClockSource+0x162>
 8004670:	4a3d      	ldr	r2, [pc, #244]	; (8004768 <HAL_TIM_ConfigClockSource+0x198>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d05d      	beq.n	8004732 <HAL_TIM_ConfigClockSource+0x162>
 8004676:	4a3d      	ldr	r2, [pc, #244]	; (800476c <HAL_TIM_ConfigClockSource+0x19c>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d05a      	beq.n	8004732 <HAL_TIM_ConfigClockSource+0x162>
      break;
 800467c:	e063      	b.n	8004746 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6818      	ldr	r0, [r3, #0]
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	6899      	ldr	r1, [r3, #8]
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	685a      	ldr	r2, [r3, #4]
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	f000 fec7 	bl	8005420 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80046a0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	609a      	str	r2, [r3, #8]
      break;
 80046aa:	e04c      	b.n	8004746 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6818      	ldr	r0, [r3, #0]
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	6899      	ldr	r1, [r3, #8]
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	f000 feb0 	bl	8005420 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	689a      	ldr	r2, [r3, #8]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046ce:	609a      	str	r2, [r3, #8]
      break;
 80046d0:	e039      	b.n	8004746 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6818      	ldr	r0, [r3, #0]
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	6859      	ldr	r1, [r3, #4]
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	461a      	mov	r2, r3
 80046e0:	f000 fd6a 	bl	80051b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2150      	movs	r1, #80	; 0x50
 80046ea:	4618      	mov	r0, r3
 80046ec:	f000 fe7a 	bl	80053e4 <TIM_ITRx_SetConfig>
      break;
 80046f0:	e029      	b.n	8004746 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6818      	ldr	r0, [r3, #0]
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	6859      	ldr	r1, [r3, #4]
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	461a      	mov	r2, r3
 8004700:	f000 fdc6 	bl	8005290 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2160      	movs	r1, #96	; 0x60
 800470a:	4618      	mov	r0, r3
 800470c:	f000 fe6a 	bl	80053e4 <TIM_ITRx_SetConfig>
      break;
 8004710:	e019      	b.n	8004746 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6818      	ldr	r0, [r3, #0]
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	6859      	ldr	r1, [r3, #4]
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	68db      	ldr	r3, [r3, #12]
 800471e:	461a      	mov	r2, r3
 8004720:	f000 fd4a 	bl	80051b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2140      	movs	r1, #64	; 0x40
 800472a:	4618      	mov	r0, r3
 800472c:	f000 fe5a 	bl	80053e4 <TIM_ITRx_SetConfig>
      break;
 8004730:	e009      	b.n	8004746 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4619      	mov	r1, r3
 800473c:	4610      	mov	r0, r2
 800473e:	f000 fe51 	bl	80053e4 <TIM_ITRx_SetConfig>
      break;
 8004742:	e000      	b.n	8004746 <HAL_TIM_ConfigClockSource+0x176>
      break;
 8004744:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2201      	movs	r2, #1
 800474a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	3710      	adds	r7, #16
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	ffceff88 	.word	0xffceff88
 8004764:	00100030 	.word	0x00100030
 8004768:	00100040 	.word	0x00100040
 800476c:	00100020 	.word	0x00100020

08004770 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b082      	sub	sp, #8
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004780:	2b01      	cmp	r3, #1
 8004782:	d101      	bne.n	8004788 <HAL_TIM_SlaveConfigSynchro+0x18>
 8004784:	2302      	movs	r3, #2
 8004786:	e031      	b.n	80047ec <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2202      	movs	r2, #2
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004798:	6839      	ldr	r1, [r7, #0]
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f000 fbf4 	bl	8004f88 <TIM_SlaveTimer_SetConfig>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d009      	beq.n	80047ba <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e018      	b.n	80047ec <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	68da      	ldr	r2, [r3, #12]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047c8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	68da      	ldr	r2, [r3, #12]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80047d8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2201      	movs	r2, #1
 80047de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3708      	adds	r7, #8
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b085      	sub	sp, #20
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80047fe:	2300      	movs	r3, #0
 8004800:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	2b0c      	cmp	r3, #12
 8004806:	d831      	bhi.n	800486c <HAL_TIM_ReadCapturedValue+0x78>
 8004808:	a201      	add	r2, pc, #4	; (adr r2, 8004810 <HAL_TIM_ReadCapturedValue+0x1c>)
 800480a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800480e:	bf00      	nop
 8004810:	08004845 	.word	0x08004845
 8004814:	0800486d 	.word	0x0800486d
 8004818:	0800486d 	.word	0x0800486d
 800481c:	0800486d 	.word	0x0800486d
 8004820:	0800484f 	.word	0x0800484f
 8004824:	0800486d 	.word	0x0800486d
 8004828:	0800486d 	.word	0x0800486d
 800482c:	0800486d 	.word	0x0800486d
 8004830:	08004859 	.word	0x08004859
 8004834:	0800486d 	.word	0x0800486d
 8004838:	0800486d 	.word	0x0800486d
 800483c:	0800486d 	.word	0x0800486d
 8004840:	08004863 	.word	0x08004863
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800484a:	60fb      	str	r3, [r7, #12]

      break;
 800484c:	e00f      	b.n	800486e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004854:	60fb      	str	r3, [r7, #12]

      break;
 8004856:	e00a      	b.n	800486e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800485e:	60fb      	str	r3, [r7, #12]

      break;
 8004860:	e005      	b.n	800486e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004868:	60fb      	str	r3, [r7, #12]

      break;
 800486a:	e000      	b.n	800486e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800486c:	bf00      	nop
  }

  return tmpreg;
 800486e:	68fb      	ldr	r3, [r7, #12]
}
 8004870:	4618      	mov	r0, r3
 8004872:	3714      	adds	r7, #20
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004884:	bf00      	nop
 8004886:	370c      	adds	r7, #12
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr

08004890 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004898:	bf00      	nop
 800489a:	370c      	adds	r7, #12
 800489c:	46bd      	mov	sp, r7
 800489e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a2:	4770      	bx	lr

080048a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b085      	sub	sp, #20
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4a40      	ldr	r2, [pc, #256]	; (80049cc <TIM_Base_SetConfig+0x114>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d013      	beq.n	80048f8 <TIM_Base_SetConfig+0x40>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048d6:	d00f      	beq.n	80048f8 <TIM_Base_SetConfig+0x40>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4a3d      	ldr	r2, [pc, #244]	; (80049d0 <TIM_Base_SetConfig+0x118>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d00b      	beq.n	80048f8 <TIM_Base_SetConfig+0x40>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	4a3c      	ldr	r2, [pc, #240]	; (80049d4 <TIM_Base_SetConfig+0x11c>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d007      	beq.n	80048f8 <TIM_Base_SetConfig+0x40>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	4a3b      	ldr	r2, [pc, #236]	; (80049d8 <TIM_Base_SetConfig+0x120>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d003      	beq.n	80048f8 <TIM_Base_SetConfig+0x40>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	4a3a      	ldr	r2, [pc, #232]	; (80049dc <TIM_Base_SetConfig+0x124>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d108      	bne.n	800490a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	68fa      	ldr	r2, [r7, #12]
 8004906:	4313      	orrs	r3, r2
 8004908:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a2f      	ldr	r2, [pc, #188]	; (80049cc <TIM_Base_SetConfig+0x114>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d01f      	beq.n	8004952 <TIM_Base_SetConfig+0x9a>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004918:	d01b      	beq.n	8004952 <TIM_Base_SetConfig+0x9a>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a2c      	ldr	r2, [pc, #176]	; (80049d0 <TIM_Base_SetConfig+0x118>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d017      	beq.n	8004952 <TIM_Base_SetConfig+0x9a>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a2b      	ldr	r2, [pc, #172]	; (80049d4 <TIM_Base_SetConfig+0x11c>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d013      	beq.n	8004952 <TIM_Base_SetConfig+0x9a>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a2a      	ldr	r2, [pc, #168]	; (80049d8 <TIM_Base_SetConfig+0x120>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d00f      	beq.n	8004952 <TIM_Base_SetConfig+0x9a>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a29      	ldr	r2, [pc, #164]	; (80049dc <TIM_Base_SetConfig+0x124>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d00b      	beq.n	8004952 <TIM_Base_SetConfig+0x9a>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a28      	ldr	r2, [pc, #160]	; (80049e0 <TIM_Base_SetConfig+0x128>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d007      	beq.n	8004952 <TIM_Base_SetConfig+0x9a>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	4a27      	ldr	r2, [pc, #156]	; (80049e4 <TIM_Base_SetConfig+0x12c>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d003      	beq.n	8004952 <TIM_Base_SetConfig+0x9a>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a26      	ldr	r2, [pc, #152]	; (80049e8 <TIM_Base_SetConfig+0x130>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d108      	bne.n	8004964 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004958:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	4313      	orrs	r3, r2
 8004962:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	695b      	ldr	r3, [r3, #20]
 800496e:	4313      	orrs	r3, r2
 8004970:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	689a      	ldr	r2, [r3, #8]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a10      	ldr	r2, [pc, #64]	; (80049cc <TIM_Base_SetConfig+0x114>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d00f      	beq.n	80049b0 <TIM_Base_SetConfig+0xf8>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a12      	ldr	r2, [pc, #72]	; (80049dc <TIM_Base_SetConfig+0x124>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d00b      	beq.n	80049b0 <TIM_Base_SetConfig+0xf8>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a11      	ldr	r2, [pc, #68]	; (80049e0 <TIM_Base_SetConfig+0x128>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d007      	beq.n	80049b0 <TIM_Base_SetConfig+0xf8>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a10      	ldr	r2, [pc, #64]	; (80049e4 <TIM_Base_SetConfig+0x12c>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d003      	beq.n	80049b0 <TIM_Base_SetConfig+0xf8>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a0f      	ldr	r2, [pc, #60]	; (80049e8 <TIM_Base_SetConfig+0x130>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d103      	bne.n	80049b8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	691a      	ldr	r2, [r3, #16]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	615a      	str	r2, [r3, #20]
}
 80049be:	bf00      	nop
 80049c0:	3714      	adds	r7, #20
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	40010000 	.word	0x40010000
 80049d0:	40000400 	.word	0x40000400
 80049d4:	40000800 	.word	0x40000800
 80049d8:	40000c00 	.word	0x40000c00
 80049dc:	40010400 	.word	0x40010400
 80049e0:	40014000 	.word	0x40014000
 80049e4:	40014400 	.word	0x40014400
 80049e8:	40014800 	.word	0x40014800

080049ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b087      	sub	sp, #28
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	f023 0201 	bic.w	r2, r3, #1
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a1b      	ldr	r3, [r3, #32]
 8004a06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	699b      	ldr	r3, [r3, #24]
 8004a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	4b37      	ldr	r3, [pc, #220]	; (8004af4 <TIM_OC1_SetConfig+0x108>)
 8004a18:	4013      	ands	r3, r2
 8004a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f023 0303 	bic.w	r3, r3, #3
 8004a22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	f023 0302 	bic.w	r3, r3, #2
 8004a34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	697a      	ldr	r2, [r7, #20]
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a2d      	ldr	r2, [pc, #180]	; (8004af8 <TIM_OC1_SetConfig+0x10c>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d00f      	beq.n	8004a68 <TIM_OC1_SetConfig+0x7c>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a2c      	ldr	r2, [pc, #176]	; (8004afc <TIM_OC1_SetConfig+0x110>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d00b      	beq.n	8004a68 <TIM_OC1_SetConfig+0x7c>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a2b      	ldr	r2, [pc, #172]	; (8004b00 <TIM_OC1_SetConfig+0x114>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d007      	beq.n	8004a68 <TIM_OC1_SetConfig+0x7c>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a2a      	ldr	r2, [pc, #168]	; (8004b04 <TIM_OC1_SetConfig+0x118>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d003      	beq.n	8004a68 <TIM_OC1_SetConfig+0x7c>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a29      	ldr	r2, [pc, #164]	; (8004b08 <TIM_OC1_SetConfig+0x11c>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d10c      	bne.n	8004a82 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f023 0308 	bic.w	r3, r3, #8
 8004a6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	f023 0304 	bic.w	r3, r3, #4
 8004a80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a1c      	ldr	r2, [pc, #112]	; (8004af8 <TIM_OC1_SetConfig+0x10c>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d00f      	beq.n	8004aaa <TIM_OC1_SetConfig+0xbe>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a1b      	ldr	r2, [pc, #108]	; (8004afc <TIM_OC1_SetConfig+0x110>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d00b      	beq.n	8004aaa <TIM_OC1_SetConfig+0xbe>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a1a      	ldr	r2, [pc, #104]	; (8004b00 <TIM_OC1_SetConfig+0x114>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d007      	beq.n	8004aaa <TIM_OC1_SetConfig+0xbe>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a19      	ldr	r2, [pc, #100]	; (8004b04 <TIM_OC1_SetConfig+0x118>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d003      	beq.n	8004aaa <TIM_OC1_SetConfig+0xbe>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a18      	ldr	r2, [pc, #96]	; (8004b08 <TIM_OC1_SetConfig+0x11c>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d111      	bne.n	8004ace <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ab0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ab8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	695b      	ldr	r3, [r3, #20]
 8004abe:	693a      	ldr	r2, [r7, #16]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	699b      	ldr	r3, [r3, #24]
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	693a      	ldr	r2, [r7, #16]
 8004ad2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	685a      	ldr	r2, [r3, #4]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	697a      	ldr	r2, [r7, #20]
 8004ae6:	621a      	str	r2, [r3, #32]
}
 8004ae8:	bf00      	nop
 8004aea:	371c      	adds	r7, #28
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr
 8004af4:	fffeff8f 	.word	0xfffeff8f
 8004af8:	40010000 	.word	0x40010000
 8004afc:	40010400 	.word	0x40010400
 8004b00:	40014000 	.word	0x40014000
 8004b04:	40014400 	.word	0x40014400
 8004b08:	40014800 	.word	0x40014800

08004b0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b087      	sub	sp, #28
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a1b      	ldr	r3, [r3, #32]
 8004b1a:	f023 0210 	bic.w	r2, r3, #16
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	699b      	ldr	r3, [r3, #24]
 8004b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	4b34      	ldr	r3, [pc, #208]	; (8004c08 <TIM_OC2_SetConfig+0xfc>)
 8004b38:	4013      	ands	r3, r2
 8004b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	021b      	lsls	r3, r3, #8
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	f023 0320 	bic.w	r3, r3, #32
 8004b56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	011b      	lsls	r3, r3, #4
 8004b5e:	697a      	ldr	r2, [r7, #20]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	4a29      	ldr	r2, [pc, #164]	; (8004c0c <TIM_OC2_SetConfig+0x100>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d003      	beq.n	8004b74 <TIM_OC2_SetConfig+0x68>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a28      	ldr	r2, [pc, #160]	; (8004c10 <TIM_OC2_SetConfig+0x104>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d10d      	bne.n	8004b90 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	68db      	ldr	r3, [r3, #12]
 8004b80:	011b      	lsls	r3, r3, #4
 8004b82:	697a      	ldr	r2, [r7, #20]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b8e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	4a1e      	ldr	r2, [pc, #120]	; (8004c0c <TIM_OC2_SetConfig+0x100>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d00f      	beq.n	8004bb8 <TIM_OC2_SetConfig+0xac>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	4a1d      	ldr	r2, [pc, #116]	; (8004c10 <TIM_OC2_SetConfig+0x104>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d00b      	beq.n	8004bb8 <TIM_OC2_SetConfig+0xac>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a1c      	ldr	r2, [pc, #112]	; (8004c14 <TIM_OC2_SetConfig+0x108>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d007      	beq.n	8004bb8 <TIM_OC2_SetConfig+0xac>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a1b      	ldr	r2, [pc, #108]	; (8004c18 <TIM_OC2_SetConfig+0x10c>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d003      	beq.n	8004bb8 <TIM_OC2_SetConfig+0xac>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a1a      	ldr	r2, [pc, #104]	; (8004c1c <TIM_OC2_SetConfig+0x110>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d113      	bne.n	8004be0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004bbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004bc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	695b      	ldr	r3, [r3, #20]
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	693a      	ldr	r2, [r7, #16]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	699b      	ldr	r3, [r3, #24]
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	693a      	ldr	r2, [r7, #16]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	693a      	ldr	r2, [r7, #16]
 8004be4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	685a      	ldr	r2, [r3, #4]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	621a      	str	r2, [r3, #32]
}
 8004bfa:	bf00      	nop
 8004bfc:	371c      	adds	r7, #28
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop
 8004c08:	feff8fff 	.word	0xfeff8fff
 8004c0c:	40010000 	.word	0x40010000
 8004c10:	40010400 	.word	0x40010400
 8004c14:	40014000 	.word	0x40014000
 8004c18:	40014400 	.word	0x40014400
 8004c1c:	40014800 	.word	0x40014800

08004c20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b087      	sub	sp, #28
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a1b      	ldr	r3, [r3, #32]
 8004c2e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a1b      	ldr	r3, [r3, #32]
 8004c3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	69db      	ldr	r3, [r3, #28]
 8004c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f023 0303 	bic.w	r3, r3, #3
 8004c56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	021b      	lsls	r3, r3, #8
 8004c70:	697a      	ldr	r2, [r7, #20]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a27      	ldr	r2, [pc, #156]	; (8004d18 <TIM_OC3_SetConfig+0xf8>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d003      	beq.n	8004c86 <TIM_OC3_SetConfig+0x66>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a26      	ldr	r2, [pc, #152]	; (8004d1c <TIM_OC3_SetConfig+0xfc>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d10d      	bne.n	8004ca2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	021b      	lsls	r3, r3, #8
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ca0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	4a1c      	ldr	r2, [pc, #112]	; (8004d18 <TIM_OC3_SetConfig+0xf8>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d00f      	beq.n	8004cca <TIM_OC3_SetConfig+0xaa>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	4a1b      	ldr	r2, [pc, #108]	; (8004d1c <TIM_OC3_SetConfig+0xfc>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d00b      	beq.n	8004cca <TIM_OC3_SetConfig+0xaa>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	4a1a      	ldr	r2, [pc, #104]	; (8004d20 <TIM_OC3_SetConfig+0x100>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d007      	beq.n	8004cca <TIM_OC3_SetConfig+0xaa>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4a19      	ldr	r2, [pc, #100]	; (8004d24 <TIM_OC3_SetConfig+0x104>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d003      	beq.n	8004cca <TIM_OC3_SetConfig+0xaa>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a18      	ldr	r2, [pc, #96]	; (8004d28 <TIM_OC3_SetConfig+0x108>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d113      	bne.n	8004cf2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004cd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004cd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	695b      	ldr	r3, [r3, #20]
 8004cde:	011b      	lsls	r3, r3, #4
 8004ce0:	693a      	ldr	r2, [r7, #16]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	699b      	ldr	r3, [r3, #24]
 8004cea:	011b      	lsls	r3, r3, #4
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	693a      	ldr	r2, [r7, #16]
 8004cf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	685a      	ldr	r2, [r3, #4]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	697a      	ldr	r2, [r7, #20]
 8004d0a:	621a      	str	r2, [r3, #32]
}
 8004d0c:	bf00      	nop
 8004d0e:	371c      	adds	r7, #28
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr
 8004d18:	40010000 	.word	0x40010000
 8004d1c:	40010400 	.word	0x40010400
 8004d20:	40014000 	.word	0x40014000
 8004d24:	40014400 	.word	0x40014400
 8004d28:	40014800 	.word	0x40014800

08004d2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b087      	sub	sp, #28
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a1b      	ldr	r3, [r3, #32]
 8004d3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a1b      	ldr	r3, [r3, #32]
 8004d46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	69db      	ldr	r3, [r3, #28]
 8004d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	021b      	lsls	r3, r3, #8
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	031b      	lsls	r3, r3, #12
 8004d7e:	693a      	ldr	r2, [r7, #16]
 8004d80:	4313      	orrs	r3, r2
 8004d82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a18      	ldr	r2, [pc, #96]	; (8004de8 <TIM_OC4_SetConfig+0xbc>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d00f      	beq.n	8004dac <TIM_OC4_SetConfig+0x80>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a17      	ldr	r2, [pc, #92]	; (8004dec <TIM_OC4_SetConfig+0xc0>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d00b      	beq.n	8004dac <TIM_OC4_SetConfig+0x80>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a16      	ldr	r2, [pc, #88]	; (8004df0 <TIM_OC4_SetConfig+0xc4>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d007      	beq.n	8004dac <TIM_OC4_SetConfig+0x80>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a15      	ldr	r2, [pc, #84]	; (8004df4 <TIM_OC4_SetConfig+0xc8>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d003      	beq.n	8004dac <TIM_OC4_SetConfig+0x80>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a14      	ldr	r2, [pc, #80]	; (8004df8 <TIM_OC4_SetConfig+0xcc>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d109      	bne.n	8004dc0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004db2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	695b      	ldr	r3, [r3, #20]
 8004db8:	019b      	lsls	r3, r3, #6
 8004dba:	697a      	ldr	r2, [r7, #20]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	697a      	ldr	r2, [r7, #20]
 8004dc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	68fa      	ldr	r2, [r7, #12]
 8004dca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	685a      	ldr	r2, [r3, #4]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	693a      	ldr	r2, [r7, #16]
 8004dd8:	621a      	str	r2, [r3, #32]
}
 8004dda:	bf00      	nop
 8004ddc:	371c      	adds	r7, #28
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr
 8004de6:	bf00      	nop
 8004de8:	40010000 	.word	0x40010000
 8004dec:	40010400 	.word	0x40010400
 8004df0:	40014000 	.word	0x40014000
 8004df4:	40014400 	.word	0x40014400
 8004df8:	40014800 	.word	0x40014800

08004dfc <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b087      	sub	sp, #28
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a1b      	ldr	r3, [r3, #32]
 8004e0a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a1b      	ldr	r3, [r3, #32]
 8004e16:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	68fa      	ldr	r2, [r7, #12]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004e3c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	041b      	lsls	r3, r3, #16
 8004e44:	693a      	ldr	r2, [r7, #16]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a17      	ldr	r2, [pc, #92]	; (8004eac <TIM_OC5_SetConfig+0xb0>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d00f      	beq.n	8004e72 <TIM_OC5_SetConfig+0x76>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a16      	ldr	r2, [pc, #88]	; (8004eb0 <TIM_OC5_SetConfig+0xb4>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d00b      	beq.n	8004e72 <TIM_OC5_SetConfig+0x76>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a15      	ldr	r2, [pc, #84]	; (8004eb4 <TIM_OC5_SetConfig+0xb8>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d007      	beq.n	8004e72 <TIM_OC5_SetConfig+0x76>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a14      	ldr	r2, [pc, #80]	; (8004eb8 <TIM_OC5_SetConfig+0xbc>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d003      	beq.n	8004e72 <TIM_OC5_SetConfig+0x76>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a13      	ldr	r2, [pc, #76]	; (8004ebc <TIM_OC5_SetConfig+0xc0>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d109      	bne.n	8004e86 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e78:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	021b      	lsls	r3, r3, #8
 8004e80:	697a      	ldr	r2, [r7, #20]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	697a      	ldr	r2, [r7, #20]
 8004e8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685a      	ldr	r2, [r3, #4]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	621a      	str	r2, [r3, #32]
}
 8004ea0:	bf00      	nop
 8004ea2:	371c      	adds	r7, #28
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr
 8004eac:	40010000 	.word	0x40010000
 8004eb0:	40010400 	.word	0x40010400
 8004eb4:	40014000 	.word	0x40014000
 8004eb8:	40014400 	.word	0x40014400
 8004ebc:	40014800 	.word	0x40014800

08004ec0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b087      	sub	sp, #28
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a1b      	ldr	r3, [r3, #32]
 8004eda:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004eee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	021b      	lsls	r3, r3, #8
 8004ef6:	68fa      	ldr	r2, [r7, #12]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004f02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	051b      	lsls	r3, r3, #20
 8004f0a:	693a      	ldr	r2, [r7, #16]
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	4a18      	ldr	r2, [pc, #96]	; (8004f74 <TIM_OC6_SetConfig+0xb4>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d00f      	beq.n	8004f38 <TIM_OC6_SetConfig+0x78>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4a17      	ldr	r2, [pc, #92]	; (8004f78 <TIM_OC6_SetConfig+0xb8>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d00b      	beq.n	8004f38 <TIM_OC6_SetConfig+0x78>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	4a16      	ldr	r2, [pc, #88]	; (8004f7c <TIM_OC6_SetConfig+0xbc>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d007      	beq.n	8004f38 <TIM_OC6_SetConfig+0x78>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	4a15      	ldr	r2, [pc, #84]	; (8004f80 <TIM_OC6_SetConfig+0xc0>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d003      	beq.n	8004f38 <TIM_OC6_SetConfig+0x78>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	4a14      	ldr	r2, [pc, #80]	; (8004f84 <TIM_OC6_SetConfig+0xc4>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d109      	bne.n	8004f4c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004f3e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	695b      	ldr	r3, [r3, #20]
 8004f44:	029b      	lsls	r3, r3, #10
 8004f46:	697a      	ldr	r2, [r7, #20]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	685a      	ldr	r2, [r3, #4]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	693a      	ldr	r2, [r7, #16]
 8004f64:	621a      	str	r2, [r3, #32]
}
 8004f66:	bf00      	nop
 8004f68:	371c      	adds	r7, #28
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	40010000 	.word	0x40010000
 8004f78:	40010400 	.word	0x40010400
 8004f7c:	40014000 	.word	0x40014000
 8004f80:	40014400 	.word	0x40014400
 8004f84:	40014800 	.word	0x40014800

08004f88 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	4b47      	ldr	r3, [pc, #284]	; (80050bc <TIM_SlaveTimer_SetConfig+0x134>)
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	697a      	ldr	r2, [r7, #20]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004fac:	697a      	ldr	r2, [r7, #20]
 8004fae:	4b44      	ldr	r3, [pc, #272]	; (80050c0 <TIM_SlaveTimer_SetConfig+0x138>)
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	697a      	ldr	r2, [r7, #20]
 8004fc4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	2b60      	cmp	r3, #96	; 0x60
 8004fcc:	d065      	beq.n	800509a <TIM_SlaveTimer_SetConfig+0x112>
 8004fce:	2b60      	cmp	r3, #96	; 0x60
 8004fd0:	d80f      	bhi.n	8004ff2 <TIM_SlaveTimer_SetConfig+0x6a>
 8004fd2:	2b20      	cmp	r3, #32
 8004fd4:	d06b      	beq.n	80050ae <TIM_SlaveTimer_SetConfig+0x126>
 8004fd6:	2b20      	cmp	r3, #32
 8004fd8:	d804      	bhi.n	8004fe4 <TIM_SlaveTimer_SetConfig+0x5c>
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d067      	beq.n	80050ae <TIM_SlaveTimer_SetConfig+0x126>
 8004fde:	2b10      	cmp	r3, #16
 8004fe0:	d065      	beq.n	80050ae <TIM_SlaveTimer_SetConfig+0x126>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8004fe2:	e065      	b.n	80050b0 <TIM_SlaveTimer_SetConfig+0x128>
  switch (sSlaveConfig->InputTrigger)
 8004fe4:	2b40      	cmp	r3, #64	; 0x40
 8004fe6:	d025      	beq.n	8005034 <TIM_SlaveTimer_SetConfig+0xac>
 8004fe8:	2b50      	cmp	r3, #80	; 0x50
 8004fea:	d04c      	beq.n	8005086 <TIM_SlaveTimer_SetConfig+0xfe>
 8004fec:	2b30      	cmp	r3, #48	; 0x30
 8004fee:	d05e      	beq.n	80050ae <TIM_SlaveTimer_SetConfig+0x126>
      break;
 8004ff0:	e05e      	b.n	80050b0 <TIM_SlaveTimer_SetConfig+0x128>
  switch (sSlaveConfig->InputTrigger)
 8004ff2:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004ff6:	d05a      	beq.n	80050ae <TIM_SlaveTimer_SetConfig+0x126>
 8004ff8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004ffc:	d805      	bhi.n	800500a <TIM_SlaveTimer_SetConfig+0x82>
 8004ffe:	2b70      	cmp	r3, #112	; 0x70
 8005000:	d00d      	beq.n	800501e <TIM_SlaveTimer_SetConfig+0x96>
 8005002:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005006:	d052      	beq.n	80050ae <TIM_SlaveTimer_SetConfig+0x126>
      break;
 8005008:	e052      	b.n	80050b0 <TIM_SlaveTimer_SetConfig+0x128>
  switch (sSlaveConfig->InputTrigger)
 800500a:	4a2e      	ldr	r2, [pc, #184]	; (80050c4 <TIM_SlaveTimer_SetConfig+0x13c>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d04e      	beq.n	80050ae <TIM_SlaveTimer_SetConfig+0x126>
 8005010:	4a2d      	ldr	r2, [pc, #180]	; (80050c8 <TIM_SlaveTimer_SetConfig+0x140>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d04b      	beq.n	80050ae <TIM_SlaveTimer_SetConfig+0x126>
 8005016:	4a2d      	ldr	r2, [pc, #180]	; (80050cc <TIM_SlaveTimer_SetConfig+0x144>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d048      	beq.n	80050ae <TIM_SlaveTimer_SetConfig+0x126>
      break;
 800501c:	e048      	b.n	80050b0 <TIM_SlaveTimer_SetConfig+0x128>
      TIM_ETR_SetConfig(htim->Instance,
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6818      	ldr	r0, [r3, #0]
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	68d9      	ldr	r1, [r3, #12]
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	689a      	ldr	r2, [r3, #8]
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	f000 f9f7 	bl	8005420 <TIM_ETR_SetConfig>
      break;
 8005032:	e03d      	b.n	80050b0 <TIM_SlaveTimer_SetConfig+0x128>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2b05      	cmp	r3, #5
 800503a:	d101      	bne.n	8005040 <TIM_SlaveTimer_SetConfig+0xb8>
        return HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	e038      	b.n	80050b2 <TIM_SlaveTimer_SetConfig+0x12a>
      tmpccer = htim->Instance->CCER;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	6a1a      	ldr	r2, [r3, #32]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f022 0201 	bic.w	r2, r2, #1
 8005056:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	699b      	ldr	r3, [r3, #24]
 800505e:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005066:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	691b      	ldr	r3, [r3, #16]
 800506c:	011b      	lsls	r3, r3, #4
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	4313      	orrs	r3, r2
 8005072:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	693a      	ldr	r2, [r7, #16]
 8005082:	621a      	str	r2, [r3, #32]
      break;
 8005084:	e014      	b.n	80050b0 <TIM_SlaveTimer_SetConfig+0x128>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6818      	ldr	r0, [r3, #0]
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	6899      	ldr	r1, [r3, #8]
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	461a      	mov	r2, r3
 8005094:	f000 f890 	bl	80051b8 <TIM_TI1_ConfigInputStage>
      break;
 8005098:	e00a      	b.n	80050b0 <TIM_SlaveTimer_SetConfig+0x128>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6818      	ldr	r0, [r3, #0]
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	6899      	ldr	r1, [r3, #8]
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	691b      	ldr	r3, [r3, #16]
 80050a6:	461a      	mov	r2, r3
 80050a8:	f000 f8f2 	bl	8005290 <TIM_TI2_ConfigInputStage>
      break;
 80050ac:	e000      	b.n	80050b0 <TIM_SlaveTimer_SetConfig+0x128>
      break;
 80050ae:	bf00      	nop
  }
  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3718      	adds	r7, #24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	ffcfff8f 	.word	0xffcfff8f
 80050c0:	fffefff8 	.word	0xfffefff8
 80050c4:	00100030 	.word	0x00100030
 80050c8:	00100040 	.word	0x00100040
 80050cc:	00100020 	.word	0x00100020

080050d0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b087      	sub	sp, #28
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	607a      	str	r2, [r7, #4]
 80050dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6a1b      	ldr	r3, [r3, #32]
 80050e2:	f023 0201 	bic.w	r2, r3, #1
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	699b      	ldr	r3, [r3, #24]
 80050ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6a1b      	ldr	r3, [r3, #32]
 80050f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	4a28      	ldr	r2, [pc, #160]	; (800519c <TIM_TI1_SetConfig+0xcc>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d01b      	beq.n	8005136 <TIM_TI1_SetConfig+0x66>
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005104:	d017      	beq.n	8005136 <TIM_TI1_SetConfig+0x66>
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	4a25      	ldr	r2, [pc, #148]	; (80051a0 <TIM_TI1_SetConfig+0xd0>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d013      	beq.n	8005136 <TIM_TI1_SetConfig+0x66>
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	4a24      	ldr	r2, [pc, #144]	; (80051a4 <TIM_TI1_SetConfig+0xd4>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d00f      	beq.n	8005136 <TIM_TI1_SetConfig+0x66>
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	4a23      	ldr	r2, [pc, #140]	; (80051a8 <TIM_TI1_SetConfig+0xd8>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d00b      	beq.n	8005136 <TIM_TI1_SetConfig+0x66>
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	4a22      	ldr	r2, [pc, #136]	; (80051ac <TIM_TI1_SetConfig+0xdc>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d007      	beq.n	8005136 <TIM_TI1_SetConfig+0x66>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	4a21      	ldr	r2, [pc, #132]	; (80051b0 <TIM_TI1_SetConfig+0xe0>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d003      	beq.n	8005136 <TIM_TI1_SetConfig+0x66>
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	4a20      	ldr	r2, [pc, #128]	; (80051b4 <TIM_TI1_SetConfig+0xe4>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d101      	bne.n	800513a <TIM_TI1_SetConfig+0x6a>
 8005136:	2301      	movs	r3, #1
 8005138:	e000      	b.n	800513c <TIM_TI1_SetConfig+0x6c>
 800513a:	2300      	movs	r3, #0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d008      	beq.n	8005152 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	f023 0303 	bic.w	r3, r3, #3
 8005146:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005148:	697a      	ldr	r2, [r7, #20]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4313      	orrs	r3, r2
 800514e:	617b      	str	r3, [r7, #20]
 8005150:	e003      	b.n	800515a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	f043 0301 	orr.w	r3, r3, #1
 8005158:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005160:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	011b      	lsls	r3, r3, #4
 8005166:	b2db      	uxtb	r3, r3
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	4313      	orrs	r3, r2
 800516c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	f023 030a 	bic.w	r3, r3, #10
 8005174:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	f003 030a 	and.w	r3, r3, #10
 800517c:	693a      	ldr	r2, [r7, #16]
 800517e:	4313      	orrs	r3, r2
 8005180:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	693a      	ldr	r2, [r7, #16]
 800518c:	621a      	str	r2, [r3, #32]
}
 800518e:	bf00      	nop
 8005190:	371c      	adds	r7, #28
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr
 800519a:	bf00      	nop
 800519c:	40010000 	.word	0x40010000
 80051a0:	40000400 	.word	0x40000400
 80051a4:	40000800 	.word	0x40000800
 80051a8:	40000c00 	.word	0x40000c00
 80051ac:	40010400 	.word	0x40010400
 80051b0:	40001800 	.word	0x40001800
 80051b4:	40014000 	.word	0x40014000

080051b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b087      	sub	sp, #28
 80051bc:	af00      	add	r7, sp, #0
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6a1b      	ldr	r3, [r3, #32]
 80051c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6a1b      	ldr	r3, [r3, #32]
 80051ce:	f023 0201 	bic.w	r2, r3, #1
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	699b      	ldr	r3, [r3, #24]
 80051da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	011b      	lsls	r3, r3, #4
 80051e8:	693a      	ldr	r2, [r7, #16]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	f023 030a 	bic.w	r3, r3, #10
 80051f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80051f6:	697a      	ldr	r2, [r7, #20]
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	693a      	ldr	r2, [r7, #16]
 8005202:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	697a      	ldr	r2, [r7, #20]
 8005208:	621a      	str	r2, [r3, #32]
}
 800520a:	bf00      	nop
 800520c:	371c      	adds	r7, #28
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr

08005216 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005216:	b480      	push	{r7}
 8005218:	b087      	sub	sp, #28
 800521a:	af00      	add	r7, sp, #0
 800521c:	60f8      	str	r0, [r7, #12]
 800521e:	60b9      	str	r1, [r7, #8]
 8005220:	607a      	str	r2, [r7, #4]
 8005222:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6a1b      	ldr	r3, [r3, #32]
 8005228:	f023 0210 	bic.w	r2, r3, #16
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6a1b      	ldr	r3, [r3, #32]
 800523a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005242:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	021b      	lsls	r3, r3, #8
 8005248:	697a      	ldr	r2, [r7, #20]
 800524a:	4313      	orrs	r3, r2
 800524c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005254:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	031b      	lsls	r3, r3, #12
 800525a:	b29b      	uxth	r3, r3
 800525c:	697a      	ldr	r2, [r7, #20]
 800525e:	4313      	orrs	r3, r2
 8005260:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005268:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	011b      	lsls	r3, r3, #4
 800526e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005272:	693a      	ldr	r2, [r7, #16]
 8005274:	4313      	orrs	r3, r2
 8005276:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	697a      	ldr	r2, [r7, #20]
 800527c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	693a      	ldr	r2, [r7, #16]
 8005282:	621a      	str	r2, [r3, #32]
}
 8005284:	bf00      	nop
 8005286:	371c      	adds	r7, #28
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005290:	b480      	push	{r7}
 8005292:	b087      	sub	sp, #28
 8005294:	af00      	add	r7, sp, #0
 8005296:	60f8      	str	r0, [r7, #12]
 8005298:	60b9      	str	r1, [r7, #8]
 800529a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6a1b      	ldr	r3, [r3, #32]
 80052a0:	f023 0210 	bic.w	r2, r3, #16
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	699b      	ldr	r3, [r3, #24]
 80052ac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	6a1b      	ldr	r3, [r3, #32]
 80052b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80052ba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	031b      	lsls	r3, r3, #12
 80052c0:	697a      	ldr	r2, [r7, #20]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80052cc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	011b      	lsls	r3, r3, #4
 80052d2:	693a      	ldr	r2, [r7, #16]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	697a      	ldr	r2, [r7, #20]
 80052dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	693a      	ldr	r2, [r7, #16]
 80052e2:	621a      	str	r2, [r3, #32]
}
 80052e4:	bf00      	nop
 80052e6:	371c      	adds	r7, #28
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr

080052f0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b087      	sub	sp, #28
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	607a      	str	r2, [r7, #4]
 80052fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	6a1b      	ldr	r3, [r3, #32]
 8005302:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	69db      	ldr	r3, [r3, #28]
 800530e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6a1b      	ldr	r3, [r3, #32]
 8005314:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	f023 0303 	bic.w	r3, r3, #3
 800531c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800531e:	697a      	ldr	r2, [r7, #20]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4313      	orrs	r3, r2
 8005324:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800532c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	011b      	lsls	r3, r3, #4
 8005332:	b2db      	uxtb	r3, r3
 8005334:	697a      	ldr	r2, [r7, #20]
 8005336:	4313      	orrs	r3, r2
 8005338:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005340:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	021b      	lsls	r3, r3, #8
 8005346:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800534a:	693a      	ldr	r2, [r7, #16]
 800534c:	4313      	orrs	r3, r2
 800534e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	697a      	ldr	r2, [r7, #20]
 8005354:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	621a      	str	r2, [r3, #32]
}
 800535c:	bf00      	nop
 800535e:	371c      	adds	r7, #28
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr

08005368 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005368:	b480      	push	{r7}
 800536a:	b087      	sub	sp, #28
 800536c:	af00      	add	r7, sp, #0
 800536e:	60f8      	str	r0, [r7, #12]
 8005370:	60b9      	str	r1, [r7, #8]
 8005372:	607a      	str	r2, [r7, #4]
 8005374:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6a1b      	ldr	r3, [r3, #32]
 800537a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	69db      	ldr	r3, [r3, #28]
 8005386:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6a1b      	ldr	r3, [r3, #32]
 800538c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005394:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	021b      	lsls	r3, r3, #8
 800539a:	697a      	ldr	r2, [r7, #20]
 800539c:	4313      	orrs	r3, r2
 800539e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80053a6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	031b      	lsls	r3, r3, #12
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	697a      	ldr	r2, [r7, #20]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80053ba:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	031b      	lsls	r3, r3, #12
 80053c0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80053c4:	693a      	ldr	r2, [r7, #16]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	697a      	ldr	r2, [r7, #20]
 80053ce:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	693a      	ldr	r2, [r7, #16]
 80053d4:	621a      	str	r2, [r3, #32]
}
 80053d6:	bf00      	nop
 80053d8:	371c      	adds	r7, #28
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr
	...

080053e4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_ITR7: Internal Trigger 7
  *            @arg TIM_TS_ITR8: Internal Trigger 8
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	4b09      	ldr	r3, [pc, #36]	; (800541c <TIM_ITRx_SetConfig+0x38>)
 80053f8:	4013      	ands	r3, r2
 80053fa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80053fc:	683a      	ldr	r2, [r7, #0]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	4313      	orrs	r3, r2
 8005402:	f043 0307 	orr.w	r3, r3, #7
 8005406:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	609a      	str	r2, [r3, #8]
}
 800540e:	bf00      	nop
 8005410:	3714      	adds	r7, #20
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	ffcfff8f 	.word	0xffcfff8f

08005420 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005420:	b480      	push	{r7}
 8005422:	b087      	sub	sp, #28
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
 800542c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800543a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	021a      	lsls	r2, r3, #8
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	431a      	orrs	r2, r3
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	4313      	orrs	r3, r2
 8005448:	697a      	ldr	r2, [r7, #20]
 800544a:	4313      	orrs	r3, r2
 800544c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	609a      	str	r2, [r3, #8]
}
 8005454:	bf00      	nop
 8005456:	371c      	adds	r7, #28
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005460:	b480      	push	{r7}
 8005462:	b087      	sub	sp, #28
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	f003 031f 	and.w	r3, r3, #31
 8005472:	2201      	movs	r2, #1
 8005474:	fa02 f303 	lsl.w	r3, r2, r3
 8005478:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6a1a      	ldr	r2, [r3, #32]
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	43db      	mvns	r3, r3
 8005482:	401a      	ands	r2, r3
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6a1a      	ldr	r2, [r3, #32]
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	f003 031f 	and.w	r3, r3, #31
 8005492:	6879      	ldr	r1, [r7, #4]
 8005494:	fa01 f303 	lsl.w	r3, r1, r3
 8005498:	431a      	orrs	r2, r3
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	621a      	str	r2, [r3, #32]
}
 800549e:	bf00      	nop
 80054a0:	371c      	adds	r7, #28
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr
	...

080054ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b085      	sub	sp, #20
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d101      	bne.n	80054c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80054c0:	2302      	movs	r3, #2
 80054c2:	e045      	b.n	8005550 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2201      	movs	r2, #1
 80054c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2202      	movs	r2, #2
 80054d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a1c      	ldr	r2, [pc, #112]	; (800555c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d004      	beq.n	80054f8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a1b      	ldr	r2, [pc, #108]	; (8005560 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d108      	bne.n	800550a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80054fe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	68fa      	ldr	r2, [r7, #12]
 8005506:	4313      	orrs	r3, r2
 8005508:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005510:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	4313      	orrs	r3, r2
 800551a:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005522:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	4313      	orrs	r3, r2
 800552c:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68fa      	ldr	r2, [r7, #12]
 8005534:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68ba      	ldr	r2, [r7, #8]
 800553c:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2201      	movs	r2, #1
 8005542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800554e:	2300      	movs	r3, #0
}
 8005550:	4618      	mov	r0, r3
 8005552:	3714      	adds	r7, #20
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr
 800555c:	40010000 	.word	0x40010000
 8005560:	40010400 	.word	0x40010400

08005564 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800556c:	bf00      	nop
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005580:	bf00      	nop
 8005582:	370c      	adds	r7, #12
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr

0800558c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800558c:	b480      	push	{r7}
 800558e:	b083      	sub	sp, #12
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005594:	bf00      	nop
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b082      	sub	sp, #8
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d101      	bne.n	80055b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e042      	b.n	8005638 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d106      	bne.n	80055ca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f003 ffab 	bl	8009520 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2224      	movs	r2, #36	; 0x24
 80055ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f022 0201 	bic.w	r2, r2, #1
 80055e0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 f82c 	bl	8005640 <UART_SetConfig>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d101      	bne.n	80055f2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e022      	b.n	8005638 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d002      	beq.n	8005600 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f002 f99e 	bl	800793c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	685a      	ldr	r2, [r3, #4]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800560e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	689a      	ldr	r2, [r3, #8]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800561e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f042 0201 	orr.w	r2, r2, #1
 800562e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f002 fa25 	bl	8007a80 <UART_CheckIdleState>
 8005636:	4603      	mov	r3, r0
}
 8005638:	4618      	mov	r0, r3
 800563a:	3708      	adds	r7, #8
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}

08005640 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005640:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8005644:	b090      	sub	sp, #64	; 0x40
 8005646:	af00      	add	r7, sp, #0
 8005648:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800564a:	2300      	movs	r3, #0
 800564c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_StatusTypeDef ret               = HAL_OK;
 800564e:	2300      	movs	r3, #0
 8005650:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8005654:	2300      	movs	r3, #0
 8005656:	62fb      	str	r3, [r7, #44]	; 0x2c
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	689a      	ldr	r2, [r3, #8]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	691b      	ldr	r3, [r3, #16]
 8005660:	431a      	orrs	r2, r3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	431a      	orrs	r2, r3
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	69db      	ldr	r3, [r3, #28]
 800566c:	4313      	orrs	r3, r2
 800566e:	63fb      	str	r3, [r7, #60]	; 0x3c
  tmpreg |= (uint32_t)huart->FifoMode;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005674:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005676:	4313      	orrs	r3, r2
 8005678:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	4bc1      	ldr	r3, [pc, #772]	; (8005988 <UART_SetConfig+0x348>)
 8005682:	4013      	ands	r3, r2
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	6812      	ldr	r2, [r2, #0]
 8005688:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800568a:	430b      	orrs	r3, r1
 800568c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	68da      	ldr	r2, [r3, #12]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	430a      	orrs	r2, r1
 80056a2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	699b      	ldr	r3, [r3, #24]
 80056a8:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4ab7      	ldr	r2, [pc, #732]	; (800598c <UART_SetConfig+0x34c>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d004      	beq.n	80056be <UART_SetConfig+0x7e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6a1b      	ldr	r3, [r3, #32]
 80056b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80056ba:	4313      	orrs	r3, r2
 80056bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	689a      	ldr	r2, [r3, #8]
 80056c4:	4bb2      	ldr	r3, [pc, #712]	; (8005990 <UART_SetConfig+0x350>)
 80056c6:	4013      	ands	r3, r2
 80056c8:	687a      	ldr	r2, [r7, #4]
 80056ca:	6812      	ldr	r2, [r2, #0]
 80056cc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80056ce:	430b      	orrs	r3, r1
 80056d0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d8:	f023 010f 	bic.w	r1, r3, #15
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	430a      	orrs	r2, r1
 80056e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4aa9      	ldr	r2, [pc, #676]	; (8005994 <UART_SetConfig+0x354>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d177      	bne.n	80057e2 <UART_SetConfig+0x1a2>
 80056f2:	4ba9      	ldr	r3, [pc, #676]	; (8005998 <UART_SetConfig+0x358>)
 80056f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80056fa:	2b28      	cmp	r3, #40	; 0x28
 80056fc:	d86c      	bhi.n	80057d8 <UART_SetConfig+0x198>
 80056fe:	a201      	add	r2, pc, #4	; (adr r2, 8005704 <UART_SetConfig+0xc4>)
 8005700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005704:	080057a9 	.word	0x080057a9
 8005708:	080057d9 	.word	0x080057d9
 800570c:	080057d9 	.word	0x080057d9
 8005710:	080057d9 	.word	0x080057d9
 8005714:	080057d9 	.word	0x080057d9
 8005718:	080057d9 	.word	0x080057d9
 800571c:	080057d9 	.word	0x080057d9
 8005720:	080057d9 	.word	0x080057d9
 8005724:	080057b1 	.word	0x080057b1
 8005728:	080057d9 	.word	0x080057d9
 800572c:	080057d9 	.word	0x080057d9
 8005730:	080057d9 	.word	0x080057d9
 8005734:	080057d9 	.word	0x080057d9
 8005738:	080057d9 	.word	0x080057d9
 800573c:	080057d9 	.word	0x080057d9
 8005740:	080057d9 	.word	0x080057d9
 8005744:	080057b9 	.word	0x080057b9
 8005748:	080057d9 	.word	0x080057d9
 800574c:	080057d9 	.word	0x080057d9
 8005750:	080057d9 	.word	0x080057d9
 8005754:	080057d9 	.word	0x080057d9
 8005758:	080057d9 	.word	0x080057d9
 800575c:	080057d9 	.word	0x080057d9
 8005760:	080057d9 	.word	0x080057d9
 8005764:	080057c1 	.word	0x080057c1
 8005768:	080057d9 	.word	0x080057d9
 800576c:	080057d9 	.word	0x080057d9
 8005770:	080057d9 	.word	0x080057d9
 8005774:	080057d9 	.word	0x080057d9
 8005778:	080057d9 	.word	0x080057d9
 800577c:	080057d9 	.word	0x080057d9
 8005780:	080057d9 	.word	0x080057d9
 8005784:	080057c9 	.word	0x080057c9
 8005788:	080057d9 	.word	0x080057d9
 800578c:	080057d9 	.word	0x080057d9
 8005790:	080057d9 	.word	0x080057d9
 8005794:	080057d9 	.word	0x080057d9
 8005798:	080057d9 	.word	0x080057d9
 800579c:	080057d9 	.word	0x080057d9
 80057a0:	080057d9 	.word	0x080057d9
 80057a4:	080057d1 	.word	0x080057d1
 80057a8:	2301      	movs	r3, #1
 80057aa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80057ae:	e233      	b.n	8005c18 <UART_SetConfig+0x5d8>
 80057b0:	2304      	movs	r3, #4
 80057b2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80057b6:	e22f      	b.n	8005c18 <UART_SetConfig+0x5d8>
 80057b8:	2308      	movs	r3, #8
 80057ba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80057be:	e22b      	b.n	8005c18 <UART_SetConfig+0x5d8>
 80057c0:	2310      	movs	r3, #16
 80057c2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80057c6:	e227      	b.n	8005c18 <UART_SetConfig+0x5d8>
 80057c8:	2320      	movs	r3, #32
 80057ca:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80057ce:	e223      	b.n	8005c18 <UART_SetConfig+0x5d8>
 80057d0:	2340      	movs	r3, #64	; 0x40
 80057d2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80057d6:	e21f      	b.n	8005c18 <UART_SetConfig+0x5d8>
 80057d8:	2380      	movs	r3, #128	; 0x80
 80057da:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80057de:	bf00      	nop
 80057e0:	e21a      	b.n	8005c18 <UART_SetConfig+0x5d8>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a6d      	ldr	r2, [pc, #436]	; (800599c <UART_SetConfig+0x35c>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d132      	bne.n	8005852 <UART_SetConfig+0x212>
 80057ec:	4b6a      	ldr	r3, [pc, #424]	; (8005998 <UART_SetConfig+0x358>)
 80057ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057f0:	f003 0307 	and.w	r3, r3, #7
 80057f4:	2b05      	cmp	r3, #5
 80057f6:	d827      	bhi.n	8005848 <UART_SetConfig+0x208>
 80057f8:	a201      	add	r2, pc, #4	; (adr r2, 8005800 <UART_SetConfig+0x1c0>)
 80057fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057fe:	bf00      	nop
 8005800:	08005819 	.word	0x08005819
 8005804:	08005821 	.word	0x08005821
 8005808:	08005829 	.word	0x08005829
 800580c:	08005831 	.word	0x08005831
 8005810:	08005839 	.word	0x08005839
 8005814:	08005841 	.word	0x08005841
 8005818:	2300      	movs	r3, #0
 800581a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800581e:	e1fb      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005820:	2304      	movs	r3, #4
 8005822:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005826:	e1f7      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005828:	2308      	movs	r3, #8
 800582a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800582e:	e1f3      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005830:	2310      	movs	r3, #16
 8005832:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005836:	e1ef      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005838:	2320      	movs	r3, #32
 800583a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800583e:	e1eb      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005840:	2340      	movs	r3, #64	; 0x40
 8005842:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005846:	e1e7      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005848:	2380      	movs	r3, #128	; 0x80
 800584a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800584e:	bf00      	nop
 8005850:	e1e2      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a52      	ldr	r2, [pc, #328]	; (80059a0 <UART_SetConfig+0x360>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d132      	bne.n	80058c2 <UART_SetConfig+0x282>
 800585c:	4b4e      	ldr	r3, [pc, #312]	; (8005998 <UART_SetConfig+0x358>)
 800585e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005860:	f003 0307 	and.w	r3, r3, #7
 8005864:	2b05      	cmp	r3, #5
 8005866:	d827      	bhi.n	80058b8 <UART_SetConfig+0x278>
 8005868:	a201      	add	r2, pc, #4	; (adr r2, 8005870 <UART_SetConfig+0x230>)
 800586a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800586e:	bf00      	nop
 8005870:	08005889 	.word	0x08005889
 8005874:	08005891 	.word	0x08005891
 8005878:	08005899 	.word	0x08005899
 800587c:	080058a1 	.word	0x080058a1
 8005880:	080058a9 	.word	0x080058a9
 8005884:	080058b1 	.word	0x080058b1
 8005888:	2300      	movs	r3, #0
 800588a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800588e:	e1c3      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005890:	2304      	movs	r3, #4
 8005892:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005896:	e1bf      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005898:	2308      	movs	r3, #8
 800589a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800589e:	e1bb      	b.n	8005c18 <UART_SetConfig+0x5d8>
 80058a0:	2310      	movs	r3, #16
 80058a2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80058a6:	e1b7      	b.n	8005c18 <UART_SetConfig+0x5d8>
 80058a8:	2320      	movs	r3, #32
 80058aa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80058ae:	e1b3      	b.n	8005c18 <UART_SetConfig+0x5d8>
 80058b0:	2340      	movs	r3, #64	; 0x40
 80058b2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80058b6:	e1af      	b.n	8005c18 <UART_SetConfig+0x5d8>
 80058b8:	2380      	movs	r3, #128	; 0x80
 80058ba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80058be:	bf00      	nop
 80058c0:	e1aa      	b.n	8005c18 <UART_SetConfig+0x5d8>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a37      	ldr	r2, [pc, #220]	; (80059a4 <UART_SetConfig+0x364>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d132      	bne.n	8005932 <UART_SetConfig+0x2f2>
 80058cc:	4b32      	ldr	r3, [pc, #200]	; (8005998 <UART_SetConfig+0x358>)
 80058ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058d0:	f003 0307 	and.w	r3, r3, #7
 80058d4:	2b05      	cmp	r3, #5
 80058d6:	d827      	bhi.n	8005928 <UART_SetConfig+0x2e8>
 80058d8:	a201      	add	r2, pc, #4	; (adr r2, 80058e0 <UART_SetConfig+0x2a0>)
 80058da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058de:	bf00      	nop
 80058e0:	080058f9 	.word	0x080058f9
 80058e4:	08005901 	.word	0x08005901
 80058e8:	08005909 	.word	0x08005909
 80058ec:	08005911 	.word	0x08005911
 80058f0:	08005919 	.word	0x08005919
 80058f4:	08005921 	.word	0x08005921
 80058f8:	2300      	movs	r3, #0
 80058fa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80058fe:	e18b      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005900:	2304      	movs	r3, #4
 8005902:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005906:	e187      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005908:	2308      	movs	r3, #8
 800590a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800590e:	e183      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005910:	2310      	movs	r3, #16
 8005912:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005916:	e17f      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005918:	2320      	movs	r3, #32
 800591a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800591e:	e17b      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005920:	2340      	movs	r3, #64	; 0x40
 8005922:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005926:	e177      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005928:	2380      	movs	r3, #128	; 0x80
 800592a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800592e:	bf00      	nop
 8005930:	e172      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a1c      	ldr	r2, [pc, #112]	; (80059a8 <UART_SetConfig+0x368>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d144      	bne.n	80059c6 <UART_SetConfig+0x386>
 800593c:	4b16      	ldr	r3, [pc, #88]	; (8005998 <UART_SetConfig+0x358>)
 800593e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005940:	f003 0307 	and.w	r3, r3, #7
 8005944:	2b05      	cmp	r3, #5
 8005946:	d839      	bhi.n	80059bc <UART_SetConfig+0x37c>
 8005948:	a201      	add	r2, pc, #4	; (adr r2, 8005950 <UART_SetConfig+0x310>)
 800594a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800594e:	bf00      	nop
 8005950:	08005969 	.word	0x08005969
 8005954:	08005971 	.word	0x08005971
 8005958:	08005979 	.word	0x08005979
 800595c:	08005981 	.word	0x08005981
 8005960:	080059ad 	.word	0x080059ad
 8005964:	080059b5 	.word	0x080059b5
 8005968:	2300      	movs	r3, #0
 800596a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800596e:	e153      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005970:	2304      	movs	r3, #4
 8005972:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005976:	e14f      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005978:	2308      	movs	r3, #8
 800597a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800597e:	e14b      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005980:	2310      	movs	r3, #16
 8005982:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005986:	e147      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005988:	cfff69f3 	.word	0xcfff69f3
 800598c:	58000c00 	.word	0x58000c00
 8005990:	11fff4ff 	.word	0x11fff4ff
 8005994:	40011000 	.word	0x40011000
 8005998:	58024400 	.word	0x58024400
 800599c:	40004400 	.word	0x40004400
 80059a0:	40004800 	.word	0x40004800
 80059a4:	40004c00 	.word	0x40004c00
 80059a8:	40005000 	.word	0x40005000
 80059ac:	2320      	movs	r3, #32
 80059ae:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80059b2:	e131      	b.n	8005c18 <UART_SetConfig+0x5d8>
 80059b4:	2340      	movs	r3, #64	; 0x40
 80059b6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80059ba:	e12d      	b.n	8005c18 <UART_SetConfig+0x5d8>
 80059bc:	2380      	movs	r3, #128	; 0x80
 80059be:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80059c2:	bf00      	nop
 80059c4:	e128      	b.n	8005c18 <UART_SetConfig+0x5d8>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4ac3      	ldr	r2, [pc, #780]	; (8005cd8 <UART_SetConfig+0x698>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d178      	bne.n	8005ac2 <UART_SetConfig+0x482>
 80059d0:	4bc2      	ldr	r3, [pc, #776]	; (8005cdc <UART_SetConfig+0x69c>)
 80059d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059d4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80059d8:	2b28      	cmp	r3, #40	; 0x28
 80059da:	d86d      	bhi.n	8005ab8 <UART_SetConfig+0x478>
 80059dc:	a201      	add	r2, pc, #4	; (adr r2, 80059e4 <UART_SetConfig+0x3a4>)
 80059de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e2:	bf00      	nop
 80059e4:	08005a89 	.word	0x08005a89
 80059e8:	08005ab9 	.word	0x08005ab9
 80059ec:	08005ab9 	.word	0x08005ab9
 80059f0:	08005ab9 	.word	0x08005ab9
 80059f4:	08005ab9 	.word	0x08005ab9
 80059f8:	08005ab9 	.word	0x08005ab9
 80059fc:	08005ab9 	.word	0x08005ab9
 8005a00:	08005ab9 	.word	0x08005ab9
 8005a04:	08005a91 	.word	0x08005a91
 8005a08:	08005ab9 	.word	0x08005ab9
 8005a0c:	08005ab9 	.word	0x08005ab9
 8005a10:	08005ab9 	.word	0x08005ab9
 8005a14:	08005ab9 	.word	0x08005ab9
 8005a18:	08005ab9 	.word	0x08005ab9
 8005a1c:	08005ab9 	.word	0x08005ab9
 8005a20:	08005ab9 	.word	0x08005ab9
 8005a24:	08005a99 	.word	0x08005a99
 8005a28:	08005ab9 	.word	0x08005ab9
 8005a2c:	08005ab9 	.word	0x08005ab9
 8005a30:	08005ab9 	.word	0x08005ab9
 8005a34:	08005ab9 	.word	0x08005ab9
 8005a38:	08005ab9 	.word	0x08005ab9
 8005a3c:	08005ab9 	.word	0x08005ab9
 8005a40:	08005ab9 	.word	0x08005ab9
 8005a44:	08005aa1 	.word	0x08005aa1
 8005a48:	08005ab9 	.word	0x08005ab9
 8005a4c:	08005ab9 	.word	0x08005ab9
 8005a50:	08005ab9 	.word	0x08005ab9
 8005a54:	08005ab9 	.word	0x08005ab9
 8005a58:	08005ab9 	.word	0x08005ab9
 8005a5c:	08005ab9 	.word	0x08005ab9
 8005a60:	08005ab9 	.word	0x08005ab9
 8005a64:	08005aa9 	.word	0x08005aa9
 8005a68:	08005ab9 	.word	0x08005ab9
 8005a6c:	08005ab9 	.word	0x08005ab9
 8005a70:	08005ab9 	.word	0x08005ab9
 8005a74:	08005ab9 	.word	0x08005ab9
 8005a78:	08005ab9 	.word	0x08005ab9
 8005a7c:	08005ab9 	.word	0x08005ab9
 8005a80:	08005ab9 	.word	0x08005ab9
 8005a84:	08005ab1 	.word	0x08005ab1
 8005a88:	2301      	movs	r3, #1
 8005a8a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005a8e:	e0c3      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005a90:	2304      	movs	r3, #4
 8005a92:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005a96:	e0bf      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005a98:	2308      	movs	r3, #8
 8005a9a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005a9e:	e0bb      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005aa0:	2310      	movs	r3, #16
 8005aa2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005aa6:	e0b7      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005aa8:	2320      	movs	r3, #32
 8005aaa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005aae:	e0b3      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005ab0:	2340      	movs	r3, #64	; 0x40
 8005ab2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005ab6:	e0af      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005ab8:	2380      	movs	r3, #128	; 0x80
 8005aba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005abe:	bf00      	nop
 8005ac0:	e0aa      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a86      	ldr	r2, [pc, #536]	; (8005ce0 <UART_SetConfig+0x6a0>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d132      	bne.n	8005b32 <UART_SetConfig+0x4f2>
 8005acc:	4b83      	ldr	r3, [pc, #524]	; (8005cdc <UART_SetConfig+0x69c>)
 8005ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ad0:	f003 0307 	and.w	r3, r3, #7
 8005ad4:	2b05      	cmp	r3, #5
 8005ad6:	d827      	bhi.n	8005b28 <UART_SetConfig+0x4e8>
 8005ad8:	a201      	add	r2, pc, #4	; (adr r2, 8005ae0 <UART_SetConfig+0x4a0>)
 8005ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ade:	bf00      	nop
 8005ae0:	08005af9 	.word	0x08005af9
 8005ae4:	08005b01 	.word	0x08005b01
 8005ae8:	08005b09 	.word	0x08005b09
 8005aec:	08005b11 	.word	0x08005b11
 8005af0:	08005b19 	.word	0x08005b19
 8005af4:	08005b21 	.word	0x08005b21
 8005af8:	2300      	movs	r3, #0
 8005afa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005afe:	e08b      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005b00:	2304      	movs	r3, #4
 8005b02:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005b06:	e087      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005b08:	2308      	movs	r3, #8
 8005b0a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005b0e:	e083      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005b10:	2310      	movs	r3, #16
 8005b12:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005b16:	e07f      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005b18:	2320      	movs	r3, #32
 8005b1a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005b1e:	e07b      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005b20:	2340      	movs	r3, #64	; 0x40
 8005b22:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005b26:	e077      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005b28:	2380      	movs	r3, #128	; 0x80
 8005b2a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005b2e:	bf00      	nop
 8005b30:	e072      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a6b      	ldr	r2, [pc, #428]	; (8005ce4 <UART_SetConfig+0x6a4>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d132      	bne.n	8005ba2 <UART_SetConfig+0x562>
 8005b3c:	4b67      	ldr	r3, [pc, #412]	; (8005cdc <UART_SetConfig+0x69c>)
 8005b3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b40:	f003 0307 	and.w	r3, r3, #7
 8005b44:	2b05      	cmp	r3, #5
 8005b46:	d827      	bhi.n	8005b98 <UART_SetConfig+0x558>
 8005b48:	a201      	add	r2, pc, #4	; (adr r2, 8005b50 <UART_SetConfig+0x510>)
 8005b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b4e:	bf00      	nop
 8005b50:	08005b69 	.word	0x08005b69
 8005b54:	08005b71 	.word	0x08005b71
 8005b58:	08005b79 	.word	0x08005b79
 8005b5c:	08005b81 	.word	0x08005b81
 8005b60:	08005b89 	.word	0x08005b89
 8005b64:	08005b91 	.word	0x08005b91
 8005b68:	2300      	movs	r3, #0
 8005b6a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005b6e:	e053      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005b70:	2304      	movs	r3, #4
 8005b72:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005b76:	e04f      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005b78:	2308      	movs	r3, #8
 8005b7a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005b7e:	e04b      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005b80:	2310      	movs	r3, #16
 8005b82:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005b86:	e047      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005b88:	2320      	movs	r3, #32
 8005b8a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005b8e:	e043      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005b90:	2340      	movs	r3, #64	; 0x40
 8005b92:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005b96:	e03f      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005b98:	2380      	movs	r3, #128	; 0x80
 8005b9a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005b9e:	bf00      	nop
 8005ba0:	e03a      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a50      	ldr	r2, [pc, #320]	; (8005ce8 <UART_SetConfig+0x6a8>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d132      	bne.n	8005c12 <UART_SetConfig+0x5d2>
 8005bac:	4b4b      	ldr	r3, [pc, #300]	; (8005cdc <UART_SetConfig+0x69c>)
 8005bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bb0:	f003 0307 	and.w	r3, r3, #7
 8005bb4:	2b05      	cmp	r3, #5
 8005bb6:	d827      	bhi.n	8005c08 <UART_SetConfig+0x5c8>
 8005bb8:	a201      	add	r2, pc, #4	; (adr r2, 8005bc0 <UART_SetConfig+0x580>)
 8005bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bbe:	bf00      	nop
 8005bc0:	08005bd9 	.word	0x08005bd9
 8005bc4:	08005be1 	.word	0x08005be1
 8005bc8:	08005be9 	.word	0x08005be9
 8005bcc:	08005bf1 	.word	0x08005bf1
 8005bd0:	08005bf9 	.word	0x08005bf9
 8005bd4:	08005c01 	.word	0x08005c01
 8005bd8:	2302      	movs	r3, #2
 8005bda:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005bde:	e01b      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005be0:	2304      	movs	r3, #4
 8005be2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005be6:	e017      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005be8:	2308      	movs	r3, #8
 8005bea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005bee:	e013      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005bf0:	2310      	movs	r3, #16
 8005bf2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005bf6:	e00f      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005bf8:	2320      	movs	r3, #32
 8005bfa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005bfe:	e00b      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005c00:	2340      	movs	r3, #64	; 0x40
 8005c02:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005c06:	e007      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005c08:	2380      	movs	r3, #128	; 0x80
 8005c0a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005c0e:	bf00      	nop
 8005c10:	e002      	b.n	8005c18 <UART_SetConfig+0x5d8>
 8005c12:	2380      	movs	r3, #128	; 0x80
 8005c14:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a32      	ldr	r2, [pc, #200]	; (8005ce8 <UART_SetConfig+0x6a8>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	f040 86f7 	bne.w	8006a12 <UART_SetConfig+0x13d2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005c24:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8005c28:	2b08      	cmp	r3, #8
 8005c2a:	f000 80c0 	beq.w	8005dae <UART_SetConfig+0x76e>
 8005c2e:	2b08      	cmp	r3, #8
 8005c30:	dc04      	bgt.n	8005c3c <UART_SetConfig+0x5fc>
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d00c      	beq.n	8005c50 <UART_SetConfig+0x610>
 8005c36:	2b04      	cmp	r3, #4
 8005c38:	d065      	beq.n	8005d06 <UART_SetConfig+0x6c6>
 8005c3a:	e27a      	b.n	8006132 <UART_SetConfig+0xaf2>
 8005c3c:	2b20      	cmp	r3, #32
 8005c3e:	f000 81b0 	beq.w	8005fa2 <UART_SetConfig+0x962>
 8005c42:	2b40      	cmp	r3, #64	; 0x40
 8005c44:	f000 821e 	beq.w	8006084 <UART_SetConfig+0xa44>
 8005c48:	2b10      	cmp	r3, #16
 8005c4a:	f000 8104 	beq.w	8005e56 <UART_SetConfig+0x816>
 8005c4e:	e270      	b.n	8006132 <UART_SetConfig+0xaf2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        lpuart_ker_ck_pres = (HAL_RCCEx_GetD3PCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8005c50:	f7fd fc34 	bl	80034bc <HAL_RCCEx_GetD3PCLK1Freq>
 8005c54:	4602      	mov	r2, r0
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d04e      	beq.n	8005cfc <UART_SetConfig+0x6bc>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d048      	beq.n	8005cf8 <UART_SetConfig+0x6b8>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6a:	2b02      	cmp	r3, #2
 8005c6c:	d042      	beq.n	8005cf4 <UART_SetConfig+0x6b4>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c72:	2b03      	cmp	r3, #3
 8005c74:	d03c      	beq.n	8005cf0 <UART_SetConfig+0x6b0>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c7a:	2b04      	cmp	r3, #4
 8005c7c:	d036      	beq.n	8005cec <UART_SetConfig+0x6ac>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c82:	2b05      	cmp	r3, #5
 8005c84:	d026      	beq.n	8005cd4 <UART_SetConfig+0x694>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c8a:	2b06      	cmp	r3, #6
 8005c8c:	d020      	beq.n	8005cd0 <UART_SetConfig+0x690>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c92:	2b07      	cmp	r3, #7
 8005c94:	d01a      	beq.n	8005ccc <UART_SetConfig+0x68c>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9a:	2b08      	cmp	r3, #8
 8005c9c:	d014      	beq.n	8005cc8 <UART_SetConfig+0x688>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca2:	2b09      	cmp	r3, #9
 8005ca4:	d00e      	beq.n	8005cc4 <UART_SetConfig+0x684>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005caa:	2b0a      	cmp	r3, #10
 8005cac:	d008      	beq.n	8005cc0 <UART_SetConfig+0x680>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb2:	2b0b      	cmp	r3, #11
 8005cb4:	d102      	bne.n	8005cbc <UART_SetConfig+0x67c>
 8005cb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005cba:	e020      	b.n	8005cfe <UART_SetConfig+0x6be>
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e01e      	b.n	8005cfe <UART_SetConfig+0x6be>
 8005cc0:	2380      	movs	r3, #128	; 0x80
 8005cc2:	e01c      	b.n	8005cfe <UART_SetConfig+0x6be>
 8005cc4:	2340      	movs	r3, #64	; 0x40
 8005cc6:	e01a      	b.n	8005cfe <UART_SetConfig+0x6be>
 8005cc8:	2320      	movs	r3, #32
 8005cca:	e018      	b.n	8005cfe <UART_SetConfig+0x6be>
 8005ccc:	2310      	movs	r3, #16
 8005cce:	e016      	b.n	8005cfe <UART_SetConfig+0x6be>
 8005cd0:	230c      	movs	r3, #12
 8005cd2:	e014      	b.n	8005cfe <UART_SetConfig+0x6be>
 8005cd4:	230a      	movs	r3, #10
 8005cd6:	e012      	b.n	8005cfe <UART_SetConfig+0x6be>
 8005cd8:	40011400 	.word	0x40011400
 8005cdc:	58024400 	.word	0x58024400
 8005ce0:	40007800 	.word	0x40007800
 8005ce4:	40007c00 	.word	0x40007c00
 8005ce8:	58000c00 	.word	0x58000c00
 8005cec:	2308      	movs	r3, #8
 8005cee:	e006      	b.n	8005cfe <UART_SetConfig+0x6be>
 8005cf0:	2306      	movs	r3, #6
 8005cf2:	e004      	b.n	8005cfe <UART_SetConfig+0x6be>
 8005cf4:	2304      	movs	r3, #4
 8005cf6:	e002      	b.n	8005cfe <UART_SetConfig+0x6be>
 8005cf8:	2302      	movs	r3, #2
 8005cfa:	e000      	b.n	8005cfe <UART_SetConfig+0x6be>
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d02:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005d04:	e219      	b.n	800613a <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005d06:	f107 0318 	add.w	r3, r7, #24
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f7fd fbec 	bl	80034e8 <HAL_RCCEx_GetPLL2ClockFreq>
        lpuart_ker_ck_pres = (pll2_clocks.PLL2_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8005d10:	69fa      	ldr	r2, [r7, #28]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d044      	beq.n	8005da4 <UART_SetConfig+0x764>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d03e      	beq.n	8005da0 <UART_SetConfig+0x760>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d26:	2b02      	cmp	r3, #2
 8005d28:	d038      	beq.n	8005d9c <UART_SetConfig+0x75c>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2e:	2b03      	cmp	r3, #3
 8005d30:	d032      	beq.n	8005d98 <UART_SetConfig+0x758>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d36:	2b04      	cmp	r3, #4
 8005d38:	d02c      	beq.n	8005d94 <UART_SetConfig+0x754>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d3e:	2b05      	cmp	r3, #5
 8005d40:	d026      	beq.n	8005d90 <UART_SetConfig+0x750>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d46:	2b06      	cmp	r3, #6
 8005d48:	d020      	beq.n	8005d8c <UART_SetConfig+0x74c>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d4e:	2b07      	cmp	r3, #7
 8005d50:	d01a      	beq.n	8005d88 <UART_SetConfig+0x748>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d56:	2b08      	cmp	r3, #8
 8005d58:	d014      	beq.n	8005d84 <UART_SetConfig+0x744>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d5e:	2b09      	cmp	r3, #9
 8005d60:	d00e      	beq.n	8005d80 <UART_SetConfig+0x740>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d66:	2b0a      	cmp	r3, #10
 8005d68:	d008      	beq.n	8005d7c <UART_SetConfig+0x73c>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d6e:	2b0b      	cmp	r3, #11
 8005d70:	d102      	bne.n	8005d78 <UART_SetConfig+0x738>
 8005d72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d76:	e016      	b.n	8005da6 <UART_SetConfig+0x766>
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e014      	b.n	8005da6 <UART_SetConfig+0x766>
 8005d7c:	2380      	movs	r3, #128	; 0x80
 8005d7e:	e012      	b.n	8005da6 <UART_SetConfig+0x766>
 8005d80:	2340      	movs	r3, #64	; 0x40
 8005d82:	e010      	b.n	8005da6 <UART_SetConfig+0x766>
 8005d84:	2320      	movs	r3, #32
 8005d86:	e00e      	b.n	8005da6 <UART_SetConfig+0x766>
 8005d88:	2310      	movs	r3, #16
 8005d8a:	e00c      	b.n	8005da6 <UART_SetConfig+0x766>
 8005d8c:	230c      	movs	r3, #12
 8005d8e:	e00a      	b.n	8005da6 <UART_SetConfig+0x766>
 8005d90:	230a      	movs	r3, #10
 8005d92:	e008      	b.n	8005da6 <UART_SetConfig+0x766>
 8005d94:	2308      	movs	r3, #8
 8005d96:	e006      	b.n	8005da6 <UART_SetConfig+0x766>
 8005d98:	2306      	movs	r3, #6
 8005d9a:	e004      	b.n	8005da6 <UART_SetConfig+0x766>
 8005d9c:	2304      	movs	r3, #4
 8005d9e:	e002      	b.n	8005da6 <UART_SetConfig+0x766>
 8005da0:	2302      	movs	r3, #2
 8005da2:	e000      	b.n	8005da6 <UART_SetConfig+0x766>
 8005da4:	2301      	movs	r3, #1
 8005da6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005daa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005dac:	e1c5      	b.n	800613a <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005dae:	f107 030c 	add.w	r3, r7, #12
 8005db2:	4618      	mov	r0, r3
 8005db4:	f7fd fce4 	bl	8003780 <HAL_RCCEx_GetPLL3ClockFreq>
        lpuart_ker_ck_pres = (pll3_clocks.PLL3_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d044      	beq.n	8005e4c <UART_SetConfig+0x80c>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d03e      	beq.n	8005e48 <UART_SetConfig+0x808>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dce:	2b02      	cmp	r3, #2
 8005dd0:	d038      	beq.n	8005e44 <UART_SetConfig+0x804>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd6:	2b03      	cmp	r3, #3
 8005dd8:	d032      	beq.n	8005e40 <UART_SetConfig+0x800>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dde:	2b04      	cmp	r3, #4
 8005de0:	d02c      	beq.n	8005e3c <UART_SetConfig+0x7fc>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de6:	2b05      	cmp	r3, #5
 8005de8:	d026      	beq.n	8005e38 <UART_SetConfig+0x7f8>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dee:	2b06      	cmp	r3, #6
 8005df0:	d020      	beq.n	8005e34 <UART_SetConfig+0x7f4>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df6:	2b07      	cmp	r3, #7
 8005df8:	d01a      	beq.n	8005e30 <UART_SetConfig+0x7f0>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfe:	2b08      	cmp	r3, #8
 8005e00:	d014      	beq.n	8005e2c <UART_SetConfig+0x7ec>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e06:	2b09      	cmp	r3, #9
 8005e08:	d00e      	beq.n	8005e28 <UART_SetConfig+0x7e8>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e0e:	2b0a      	cmp	r3, #10
 8005e10:	d008      	beq.n	8005e24 <UART_SetConfig+0x7e4>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e16:	2b0b      	cmp	r3, #11
 8005e18:	d102      	bne.n	8005e20 <UART_SetConfig+0x7e0>
 8005e1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005e1e:	e016      	b.n	8005e4e <UART_SetConfig+0x80e>
 8005e20:	2301      	movs	r3, #1
 8005e22:	e014      	b.n	8005e4e <UART_SetConfig+0x80e>
 8005e24:	2380      	movs	r3, #128	; 0x80
 8005e26:	e012      	b.n	8005e4e <UART_SetConfig+0x80e>
 8005e28:	2340      	movs	r3, #64	; 0x40
 8005e2a:	e010      	b.n	8005e4e <UART_SetConfig+0x80e>
 8005e2c:	2320      	movs	r3, #32
 8005e2e:	e00e      	b.n	8005e4e <UART_SetConfig+0x80e>
 8005e30:	2310      	movs	r3, #16
 8005e32:	e00c      	b.n	8005e4e <UART_SetConfig+0x80e>
 8005e34:	230c      	movs	r3, #12
 8005e36:	e00a      	b.n	8005e4e <UART_SetConfig+0x80e>
 8005e38:	230a      	movs	r3, #10
 8005e3a:	e008      	b.n	8005e4e <UART_SetConfig+0x80e>
 8005e3c:	2308      	movs	r3, #8
 8005e3e:	e006      	b.n	8005e4e <UART_SetConfig+0x80e>
 8005e40:	2306      	movs	r3, #6
 8005e42:	e004      	b.n	8005e4e <UART_SetConfig+0x80e>
 8005e44:	2304      	movs	r3, #4
 8005e46:	e002      	b.n	8005e4e <UART_SetConfig+0x80e>
 8005e48:	2302      	movs	r3, #2
 8005e4a:	e000      	b.n	8005e4e <UART_SetConfig+0x80e>
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e52:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005e54:	e171      	b.n	800613a <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e56:	4b7a      	ldr	r3, [pc, #488]	; (8006040 <UART_SetConfig+0xa00>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f003 0320 	and.w	r3, r3, #32
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d054      	beq.n	8005f0c <UART_SetConfig+0x8cc>
        {
          lpuart_ker_ck_pres = ((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)) / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8005e62:	4b77      	ldr	r3, [pc, #476]	; (8006040 <UART_SetConfig+0xa00>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	08db      	lsrs	r3, r3, #3
 8005e68:	f003 0303 	and.w	r3, r3, #3
 8005e6c:	4a75      	ldr	r2, [pc, #468]	; (8006044 <UART_SetConfig+0xa04>)
 8005e6e:	40da      	lsrs	r2, r3
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d044      	beq.n	8005f02 <UART_SetConfig+0x8c2>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d03e      	beq.n	8005efe <UART_SetConfig+0x8be>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e84:	2b02      	cmp	r3, #2
 8005e86:	d038      	beq.n	8005efa <UART_SetConfig+0x8ba>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e8c:	2b03      	cmp	r3, #3
 8005e8e:	d032      	beq.n	8005ef6 <UART_SetConfig+0x8b6>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e94:	2b04      	cmp	r3, #4
 8005e96:	d02c      	beq.n	8005ef2 <UART_SetConfig+0x8b2>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9c:	2b05      	cmp	r3, #5
 8005e9e:	d026      	beq.n	8005eee <UART_SetConfig+0x8ae>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea4:	2b06      	cmp	r3, #6
 8005ea6:	d020      	beq.n	8005eea <UART_SetConfig+0x8aa>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eac:	2b07      	cmp	r3, #7
 8005eae:	d01a      	beq.n	8005ee6 <UART_SetConfig+0x8a6>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb4:	2b08      	cmp	r3, #8
 8005eb6:	d014      	beq.n	8005ee2 <UART_SetConfig+0x8a2>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ebc:	2b09      	cmp	r3, #9
 8005ebe:	d00e      	beq.n	8005ede <UART_SetConfig+0x89e>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec4:	2b0a      	cmp	r3, #10
 8005ec6:	d008      	beq.n	8005eda <UART_SetConfig+0x89a>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ecc:	2b0b      	cmp	r3, #11
 8005ece:	d102      	bne.n	8005ed6 <UART_SetConfig+0x896>
 8005ed0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005ed4:	e016      	b.n	8005f04 <UART_SetConfig+0x8c4>
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e014      	b.n	8005f04 <UART_SetConfig+0x8c4>
 8005eda:	2380      	movs	r3, #128	; 0x80
 8005edc:	e012      	b.n	8005f04 <UART_SetConfig+0x8c4>
 8005ede:	2340      	movs	r3, #64	; 0x40
 8005ee0:	e010      	b.n	8005f04 <UART_SetConfig+0x8c4>
 8005ee2:	2320      	movs	r3, #32
 8005ee4:	e00e      	b.n	8005f04 <UART_SetConfig+0x8c4>
 8005ee6:	2310      	movs	r3, #16
 8005ee8:	e00c      	b.n	8005f04 <UART_SetConfig+0x8c4>
 8005eea:	230c      	movs	r3, #12
 8005eec:	e00a      	b.n	8005f04 <UART_SetConfig+0x8c4>
 8005eee:	230a      	movs	r3, #10
 8005ef0:	e008      	b.n	8005f04 <UART_SetConfig+0x8c4>
 8005ef2:	2308      	movs	r3, #8
 8005ef4:	e006      	b.n	8005f04 <UART_SetConfig+0x8c4>
 8005ef6:	2306      	movs	r3, #6
 8005ef8:	e004      	b.n	8005f04 <UART_SetConfig+0x8c4>
 8005efa:	2304      	movs	r3, #4
 8005efc:	e002      	b.n	8005f04 <UART_SetConfig+0x8c4>
 8005efe:	2302      	movs	r3, #2
 8005f00:	e000      	b.n	8005f04 <UART_SetConfig+0x8c4>
 8005f02:	2301      	movs	r3, #1
 8005f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f08:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
        }
        break;
 8005f0a:	e116      	b.n	800613a <UART_SetConfig+0xafa>
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d043      	beq.n	8005f9c <UART_SetConfig+0x95c>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d03d      	beq.n	8005f98 <UART_SetConfig+0x958>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f20:	2b02      	cmp	r3, #2
 8005f22:	d037      	beq.n	8005f94 <UART_SetConfig+0x954>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f28:	2b03      	cmp	r3, #3
 8005f2a:	d031      	beq.n	8005f90 <UART_SetConfig+0x950>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f30:	2b04      	cmp	r3, #4
 8005f32:	d02b      	beq.n	8005f8c <UART_SetConfig+0x94c>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f38:	2b05      	cmp	r3, #5
 8005f3a:	d025      	beq.n	8005f88 <UART_SetConfig+0x948>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f40:	2b06      	cmp	r3, #6
 8005f42:	d01f      	beq.n	8005f84 <UART_SetConfig+0x944>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f48:	2b07      	cmp	r3, #7
 8005f4a:	d019      	beq.n	8005f80 <UART_SetConfig+0x940>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f50:	2b08      	cmp	r3, #8
 8005f52:	d013      	beq.n	8005f7c <UART_SetConfig+0x93c>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f58:	2b09      	cmp	r3, #9
 8005f5a:	d00d      	beq.n	8005f78 <UART_SetConfig+0x938>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f60:	2b0a      	cmp	r3, #10
 8005f62:	d007      	beq.n	8005f74 <UART_SetConfig+0x934>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f68:	2b0b      	cmp	r3, #11
 8005f6a:	d101      	bne.n	8005f70 <UART_SetConfig+0x930>
 8005f6c:	4b36      	ldr	r3, [pc, #216]	; (8006048 <UART_SetConfig+0xa08>)
 8005f6e:	e016      	b.n	8005f9e <UART_SetConfig+0x95e>
 8005f70:	4b34      	ldr	r3, [pc, #208]	; (8006044 <UART_SetConfig+0xa04>)
 8005f72:	e014      	b.n	8005f9e <UART_SetConfig+0x95e>
 8005f74:	4b35      	ldr	r3, [pc, #212]	; (800604c <UART_SetConfig+0xa0c>)
 8005f76:	e012      	b.n	8005f9e <UART_SetConfig+0x95e>
 8005f78:	4b35      	ldr	r3, [pc, #212]	; (8006050 <UART_SetConfig+0xa10>)
 8005f7a:	e010      	b.n	8005f9e <UART_SetConfig+0x95e>
 8005f7c:	4b35      	ldr	r3, [pc, #212]	; (8006054 <UART_SetConfig+0xa14>)
 8005f7e:	e00e      	b.n	8005f9e <UART_SetConfig+0x95e>
 8005f80:	4b35      	ldr	r3, [pc, #212]	; (8006058 <UART_SetConfig+0xa18>)
 8005f82:	e00c      	b.n	8005f9e <UART_SetConfig+0x95e>
 8005f84:	4b35      	ldr	r3, [pc, #212]	; (800605c <UART_SetConfig+0xa1c>)
 8005f86:	e00a      	b.n	8005f9e <UART_SetConfig+0x95e>
 8005f88:	4b35      	ldr	r3, [pc, #212]	; (8006060 <UART_SetConfig+0xa20>)
 8005f8a:	e008      	b.n	8005f9e <UART_SetConfig+0x95e>
 8005f8c:	4b35      	ldr	r3, [pc, #212]	; (8006064 <UART_SetConfig+0xa24>)
 8005f8e:	e006      	b.n	8005f9e <UART_SetConfig+0x95e>
 8005f90:	4b35      	ldr	r3, [pc, #212]	; (8006068 <UART_SetConfig+0xa28>)
 8005f92:	e004      	b.n	8005f9e <UART_SetConfig+0x95e>
 8005f94:	4b35      	ldr	r3, [pc, #212]	; (800606c <UART_SetConfig+0xa2c>)
 8005f96:	e002      	b.n	8005f9e <UART_SetConfig+0x95e>
 8005f98:	4b35      	ldr	r3, [pc, #212]	; (8006070 <UART_SetConfig+0xa30>)
 8005f9a:	e000      	b.n	8005f9e <UART_SetConfig+0x95e>
 8005f9c:	4b29      	ldr	r3, [pc, #164]	; (8006044 <UART_SetConfig+0xa04>)
 8005f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005fa0:	e0cb      	b.n	800613a <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_CSI:
        lpuart_ker_ck_pres = ((uint32_t)CSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d046      	beq.n	8006038 <UART_SetConfig+0x9f8>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d040      	beq.n	8006034 <UART_SetConfig+0x9f4>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fb6:	2b02      	cmp	r3, #2
 8005fb8:	d03a      	beq.n	8006030 <UART_SetConfig+0x9f0>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fbe:	2b03      	cmp	r3, #3
 8005fc0:	d034      	beq.n	800602c <UART_SetConfig+0x9ec>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc6:	2b04      	cmp	r3, #4
 8005fc8:	d02e      	beq.n	8006028 <UART_SetConfig+0x9e8>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fce:	2b05      	cmp	r3, #5
 8005fd0:	d028      	beq.n	8006024 <UART_SetConfig+0x9e4>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd6:	2b06      	cmp	r3, #6
 8005fd8:	d022      	beq.n	8006020 <UART_SetConfig+0x9e0>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fde:	2b07      	cmp	r3, #7
 8005fe0:	d01c      	beq.n	800601c <UART_SetConfig+0x9dc>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe6:	2b08      	cmp	r3, #8
 8005fe8:	d016      	beq.n	8006018 <UART_SetConfig+0x9d8>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fee:	2b09      	cmp	r3, #9
 8005ff0:	d00f      	beq.n	8006012 <UART_SetConfig+0x9d2>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff6:	2b0a      	cmp	r3, #10
 8005ff8:	d008      	beq.n	800600c <UART_SetConfig+0x9cc>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ffe:	2b0b      	cmp	r3, #11
 8006000:	d102      	bne.n	8006008 <UART_SetConfig+0x9c8>
 8006002:	f643 5309 	movw	r3, #15625	; 0x3d09
 8006006:	e018      	b.n	800603a <UART_SetConfig+0x9fa>
 8006008:	4b13      	ldr	r3, [pc, #76]	; (8006058 <UART_SetConfig+0xa18>)
 800600a:	e016      	b.n	800603a <UART_SetConfig+0x9fa>
 800600c:	f647 2312 	movw	r3, #31250	; 0x7a12
 8006010:	e013      	b.n	800603a <UART_SetConfig+0x9fa>
 8006012:	f24f 4324 	movw	r3, #62500	; 0xf424
 8006016:	e010      	b.n	800603a <UART_SetConfig+0x9fa>
 8006018:	4b16      	ldr	r3, [pc, #88]	; (8006074 <UART_SetConfig+0xa34>)
 800601a:	e00e      	b.n	800603a <UART_SetConfig+0x9fa>
 800601c:	4b0a      	ldr	r3, [pc, #40]	; (8006048 <UART_SetConfig+0xa08>)
 800601e:	e00c      	b.n	800603a <UART_SetConfig+0x9fa>
 8006020:	4b15      	ldr	r3, [pc, #84]	; (8006078 <UART_SetConfig+0xa38>)
 8006022:	e00a      	b.n	800603a <UART_SetConfig+0x9fa>
 8006024:	4b15      	ldr	r3, [pc, #84]	; (800607c <UART_SetConfig+0xa3c>)
 8006026:	e008      	b.n	800603a <UART_SetConfig+0x9fa>
 8006028:	4b08      	ldr	r3, [pc, #32]	; (800604c <UART_SetConfig+0xa0c>)
 800602a:	e006      	b.n	800603a <UART_SetConfig+0x9fa>
 800602c:	4b14      	ldr	r3, [pc, #80]	; (8006080 <UART_SetConfig+0xa40>)
 800602e:	e004      	b.n	800603a <UART_SetConfig+0x9fa>
 8006030:	4b07      	ldr	r3, [pc, #28]	; (8006050 <UART_SetConfig+0xa10>)
 8006032:	e002      	b.n	800603a <UART_SetConfig+0x9fa>
 8006034:	4b07      	ldr	r3, [pc, #28]	; (8006054 <UART_SetConfig+0xa14>)
 8006036:	e000      	b.n	800603a <UART_SetConfig+0x9fa>
 8006038:	4b07      	ldr	r3, [pc, #28]	; (8006058 <UART_SetConfig+0xa18>)
 800603a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800603c:	e07d      	b.n	800613a <UART_SetConfig+0xafa>
 800603e:	bf00      	nop
 8006040:	58024400 	.word	0x58024400
 8006044:	03d09000 	.word	0x03d09000
 8006048:	0003d090 	.word	0x0003d090
 800604c:	0007a120 	.word	0x0007a120
 8006050:	000f4240 	.word	0x000f4240
 8006054:	001e8480 	.word	0x001e8480
 8006058:	003d0900 	.word	0x003d0900
 800605c:	00516155 	.word	0x00516155
 8006060:	0061a800 	.word	0x0061a800
 8006064:	007a1200 	.word	0x007a1200
 8006068:	00a2c2aa 	.word	0x00a2c2aa
 800606c:	00f42400 	.word	0x00f42400
 8006070:	01e84800 	.word	0x01e84800
 8006074:	0001e848 	.word	0x0001e848
 8006078:	00051615 	.word	0x00051615
 800607c:	00061a80 	.word	0x00061a80
 8006080:	000a2c2a 	.word	0x000a2c2a
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006088:	2b00      	cmp	r3, #0
 800608a:	d04e      	beq.n	800612a <UART_SetConfig+0xaea>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006090:	2b01      	cmp	r3, #1
 8006092:	d047      	beq.n	8006124 <UART_SetConfig+0xae4>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006098:	2b02      	cmp	r3, #2
 800609a:	d040      	beq.n	800611e <UART_SetConfig+0xade>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060a0:	2b03      	cmp	r3, #3
 80060a2:	d039      	beq.n	8006118 <UART_SetConfig+0xad8>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060a8:	2b04      	cmp	r3, #4
 80060aa:	d032      	beq.n	8006112 <UART_SetConfig+0xad2>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b0:	2b05      	cmp	r3, #5
 80060b2:	d02b      	beq.n	800610c <UART_SetConfig+0xacc>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b8:	2b06      	cmp	r3, #6
 80060ba:	d024      	beq.n	8006106 <UART_SetConfig+0xac6>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c0:	2b07      	cmp	r3, #7
 80060c2:	d01d      	beq.n	8006100 <UART_SetConfig+0xac0>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c8:	2b08      	cmp	r3, #8
 80060ca:	d016      	beq.n	80060fa <UART_SetConfig+0xaba>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d0:	2b09      	cmp	r3, #9
 80060d2:	d00f      	beq.n	80060f4 <UART_SetConfig+0xab4>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d8:	2b0a      	cmp	r3, #10
 80060da:	d008      	beq.n	80060ee <UART_SetConfig+0xaae>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e0:	2b0b      	cmp	r3, #11
 80060e2:	d101      	bne.n	80060e8 <UART_SetConfig+0xaa8>
 80060e4:	2380      	movs	r3, #128	; 0x80
 80060e6:	e022      	b.n	800612e <UART_SetConfig+0xaee>
 80060e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060ec:	e01f      	b.n	800612e <UART_SetConfig+0xaee>
 80060ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80060f2:	e01c      	b.n	800612e <UART_SetConfig+0xaee>
 80060f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80060f8:	e019      	b.n	800612e <UART_SetConfig+0xaee>
 80060fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80060fe:	e016      	b.n	800612e <UART_SetConfig+0xaee>
 8006100:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006104:	e013      	b.n	800612e <UART_SetConfig+0xaee>
 8006106:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800610a:	e010      	b.n	800612e <UART_SetConfig+0xaee>
 800610c:	f640 43cc 	movw	r3, #3276	; 0xccc
 8006110:	e00d      	b.n	800612e <UART_SetConfig+0xaee>
 8006112:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006116:	e00a      	b.n	800612e <UART_SetConfig+0xaee>
 8006118:	f241 5355 	movw	r3, #5461	; 0x1555
 800611c:	e007      	b.n	800612e <UART_SetConfig+0xaee>
 800611e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006122:	e004      	b.n	800612e <UART_SetConfig+0xaee>
 8006124:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006128:	e001      	b.n	800612e <UART_SetConfig+0xaee>
 800612a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800612e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006130:	e003      	b.n	800613a <UART_SetConfig+0xafa>
      default:
        ret = HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 8006138:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800613a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800613c:	2b00      	cmp	r3, #0
 800613e:	f001 83e8 	beq.w	8007912 <UART_SetConfig+0x22d2>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	685a      	ldr	r2, [r3, #4]
 8006146:	4613      	mov	r3, r2
 8006148:	005b      	lsls	r3, r3, #1
 800614a:	4413      	add	r3, r2
 800614c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800614e:	429a      	cmp	r2, r3
 8006150:	d305      	bcc.n	800615e <UART_SetConfig+0xb1e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006158:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800615a:	429a      	cmp	r2, r3
 800615c:	d904      	bls.n	8006168 <UART_SetConfig+0xb28>
      {
        ret = HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006164:	f001 bbd5 	b.w	8007912 <UART_SetConfig+0x22d2>
      }
      else
      {
        switch (clocksource)
 8006168:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800616c:	2b08      	cmp	r3, #8
 800616e:	f000 8154 	beq.w	800641a <UART_SetConfig+0xdda>
 8006172:	2b08      	cmp	r3, #8
 8006174:	dc06      	bgt.n	8006184 <UART_SetConfig+0xb44>
 8006176:	2b02      	cmp	r3, #2
 8006178:	d00f      	beq.n	800619a <UART_SetConfig+0xb5a>
 800617a:	2b04      	cmp	r3, #4
 800617c:	f000 80ac 	beq.w	80062d8 <UART_SetConfig+0xc98>
 8006180:	f000 bc30 	b.w	80069e4 <UART_SetConfig+0x13a4>
 8006184:	2b20      	cmp	r3, #32
 8006186:	f000 832d 	beq.w	80067e4 <UART_SetConfig+0x11a4>
 800618a:	2b40      	cmp	r3, #64	; 0x40
 800618c:	f000 83a5 	beq.w	80068da <UART_SetConfig+0x129a>
 8006190:	2b10      	cmp	r3, #16
 8006192:	f000 81e3 	beq.w	800655c <UART_SetConfig+0xf1c>
 8006196:	f000 bc25 	b.w	80069e4 <UART_SetConfig+0x13a4>
        {
          case UART_CLOCKSOURCE_D3PCLK1:
            pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800619a:	f7fd f98f 	bl	80034bc <HAL_RCCEx_GetD3PCLK1Freq>
 800619e:	62b8      	str	r0, [r7, #40]	; 0x28
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80061a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061a2:	4618      	mov	r0, r3
 80061a4:	f04f 0100 	mov.w	r1, #0
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d067      	beq.n	8006280 <UART_SetConfig+0xc40>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d05e      	beq.n	8006276 <UART_SetConfig+0xc36>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061bc:	2b02      	cmp	r3, #2
 80061be:	d055      	beq.n	800626c <UART_SetConfig+0xc2c>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c4:	2b03      	cmp	r3, #3
 80061c6:	d04c      	beq.n	8006262 <UART_SetConfig+0xc22>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061cc:	2b04      	cmp	r3, #4
 80061ce:	d043      	beq.n	8006258 <UART_SetConfig+0xc18>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d4:	2b05      	cmp	r3, #5
 80061d6:	d03a      	beq.n	800624e <UART_SetConfig+0xc0e>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061dc:	2b06      	cmp	r3, #6
 80061de:	d031      	beq.n	8006244 <UART_SetConfig+0xc04>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e4:	2b07      	cmp	r3, #7
 80061e6:	d028      	beq.n	800623a <UART_SetConfig+0xbfa>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ec:	2b08      	cmp	r3, #8
 80061ee:	d01f      	beq.n	8006230 <UART_SetConfig+0xbf0>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f4:	2b09      	cmp	r3, #9
 80061f6:	d016      	beq.n	8006226 <UART_SetConfig+0xbe6>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061fc:	2b0a      	cmp	r3, #10
 80061fe:	d00d      	beq.n	800621c <UART_SetConfig+0xbdc>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006204:	2b0b      	cmp	r3, #11
 8006206:	d104      	bne.n	8006212 <UART_SetConfig+0xbd2>
 8006208:	f44f 7380 	mov.w	r3, #256	; 0x100
 800620c:	f04f 0400 	mov.w	r4, #0
 8006210:	e03a      	b.n	8006288 <UART_SetConfig+0xc48>
 8006212:	f04f 0301 	mov.w	r3, #1
 8006216:	f04f 0400 	mov.w	r4, #0
 800621a:	e035      	b.n	8006288 <UART_SetConfig+0xc48>
 800621c:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006220:	f04f 0400 	mov.w	r4, #0
 8006224:	e030      	b.n	8006288 <UART_SetConfig+0xc48>
 8006226:	f04f 0340 	mov.w	r3, #64	; 0x40
 800622a:	f04f 0400 	mov.w	r4, #0
 800622e:	e02b      	b.n	8006288 <UART_SetConfig+0xc48>
 8006230:	f04f 0320 	mov.w	r3, #32
 8006234:	f04f 0400 	mov.w	r4, #0
 8006238:	e026      	b.n	8006288 <UART_SetConfig+0xc48>
 800623a:	f04f 0310 	mov.w	r3, #16
 800623e:	f04f 0400 	mov.w	r4, #0
 8006242:	e021      	b.n	8006288 <UART_SetConfig+0xc48>
 8006244:	f04f 030c 	mov.w	r3, #12
 8006248:	f04f 0400 	mov.w	r4, #0
 800624c:	e01c      	b.n	8006288 <UART_SetConfig+0xc48>
 800624e:	f04f 030a 	mov.w	r3, #10
 8006252:	f04f 0400 	mov.w	r4, #0
 8006256:	e017      	b.n	8006288 <UART_SetConfig+0xc48>
 8006258:	f04f 0308 	mov.w	r3, #8
 800625c:	f04f 0400 	mov.w	r4, #0
 8006260:	e012      	b.n	8006288 <UART_SetConfig+0xc48>
 8006262:	f04f 0306 	mov.w	r3, #6
 8006266:	f04f 0400 	mov.w	r4, #0
 800626a:	e00d      	b.n	8006288 <UART_SetConfig+0xc48>
 800626c:	f04f 0304 	mov.w	r3, #4
 8006270:	f04f 0400 	mov.w	r4, #0
 8006274:	e008      	b.n	8006288 <UART_SetConfig+0xc48>
 8006276:	f04f 0302 	mov.w	r3, #2
 800627a:	f04f 0400 	mov.w	r4, #0
 800627e:	e003      	b.n	8006288 <UART_SetConfig+0xc48>
 8006280:	f04f 0301 	mov.w	r3, #1
 8006284:	f04f 0400 	mov.w	r4, #0
 8006288:	461a      	mov	r2, r3
 800628a:	4623      	mov	r3, r4
 800628c:	f7fa f824 	bl	80002d8 <__aeabi_uldivmod>
 8006290:	4603      	mov	r3, r0
 8006292:	460c      	mov	r4, r1
 8006294:	4619      	mov	r1, r3
 8006296:	4622      	mov	r2, r4
 8006298:	f04f 0300 	mov.w	r3, #0
 800629c:	f04f 0400 	mov.w	r4, #0
 80062a0:	0214      	lsls	r4, r2, #8
 80062a2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80062a6:	020b      	lsls	r3, r1, #8
 80062a8:	687a      	ldr	r2, [r7, #4]
 80062aa:	6852      	ldr	r2, [r2, #4]
 80062ac:	0852      	lsrs	r2, r2, #1
 80062ae:	4611      	mov	r1, r2
 80062b0:	f04f 0200 	mov.w	r2, #0
 80062b4:	eb13 0b01 	adds.w	fp, r3, r1
 80062b8:	eb44 0c02 	adc.w	ip, r4, r2
 80062bc:	4658      	mov	r0, fp
 80062be:	4661      	mov	r1, ip
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	f04f 0400 	mov.w	r4, #0
 80062c8:	461a      	mov	r2, r3
 80062ca:	4623      	mov	r3, r4
 80062cc:	f7fa f804 	bl	80002d8 <__aeabi_uldivmod>
 80062d0:	4603      	mov	r3, r0
 80062d2:	460c      	mov	r4, r1
 80062d4:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 80062d6:	e389      	b.n	80069ec <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_PLL2:
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062d8:	f107 0318 	add.w	r3, r7, #24
 80062dc:	4618      	mov	r0, r3
 80062de:	f7fd f903 	bl	80034e8 <HAL_RCCEx_GetPLL2ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	4618      	mov	r0, r3
 80062e6:	f04f 0100 	mov.w	r1, #0
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d067      	beq.n	80063c2 <UART_SetConfig+0xd82>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d05e      	beq.n	80063b8 <UART_SetConfig+0xd78>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062fe:	2b02      	cmp	r3, #2
 8006300:	d055      	beq.n	80063ae <UART_SetConfig+0xd6e>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006306:	2b03      	cmp	r3, #3
 8006308:	d04c      	beq.n	80063a4 <UART_SetConfig+0xd64>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800630e:	2b04      	cmp	r3, #4
 8006310:	d043      	beq.n	800639a <UART_SetConfig+0xd5a>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006316:	2b05      	cmp	r3, #5
 8006318:	d03a      	beq.n	8006390 <UART_SetConfig+0xd50>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631e:	2b06      	cmp	r3, #6
 8006320:	d031      	beq.n	8006386 <UART_SetConfig+0xd46>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006326:	2b07      	cmp	r3, #7
 8006328:	d028      	beq.n	800637c <UART_SetConfig+0xd3c>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800632e:	2b08      	cmp	r3, #8
 8006330:	d01f      	beq.n	8006372 <UART_SetConfig+0xd32>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006336:	2b09      	cmp	r3, #9
 8006338:	d016      	beq.n	8006368 <UART_SetConfig+0xd28>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800633e:	2b0a      	cmp	r3, #10
 8006340:	d00d      	beq.n	800635e <UART_SetConfig+0xd1e>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006346:	2b0b      	cmp	r3, #11
 8006348:	d104      	bne.n	8006354 <UART_SetConfig+0xd14>
 800634a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800634e:	f04f 0400 	mov.w	r4, #0
 8006352:	e03a      	b.n	80063ca <UART_SetConfig+0xd8a>
 8006354:	f04f 0301 	mov.w	r3, #1
 8006358:	f04f 0400 	mov.w	r4, #0
 800635c:	e035      	b.n	80063ca <UART_SetConfig+0xd8a>
 800635e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006362:	f04f 0400 	mov.w	r4, #0
 8006366:	e030      	b.n	80063ca <UART_SetConfig+0xd8a>
 8006368:	f04f 0340 	mov.w	r3, #64	; 0x40
 800636c:	f04f 0400 	mov.w	r4, #0
 8006370:	e02b      	b.n	80063ca <UART_SetConfig+0xd8a>
 8006372:	f04f 0320 	mov.w	r3, #32
 8006376:	f04f 0400 	mov.w	r4, #0
 800637a:	e026      	b.n	80063ca <UART_SetConfig+0xd8a>
 800637c:	f04f 0310 	mov.w	r3, #16
 8006380:	f04f 0400 	mov.w	r4, #0
 8006384:	e021      	b.n	80063ca <UART_SetConfig+0xd8a>
 8006386:	f04f 030c 	mov.w	r3, #12
 800638a:	f04f 0400 	mov.w	r4, #0
 800638e:	e01c      	b.n	80063ca <UART_SetConfig+0xd8a>
 8006390:	f04f 030a 	mov.w	r3, #10
 8006394:	f04f 0400 	mov.w	r4, #0
 8006398:	e017      	b.n	80063ca <UART_SetConfig+0xd8a>
 800639a:	f04f 0308 	mov.w	r3, #8
 800639e:	f04f 0400 	mov.w	r4, #0
 80063a2:	e012      	b.n	80063ca <UART_SetConfig+0xd8a>
 80063a4:	f04f 0306 	mov.w	r3, #6
 80063a8:	f04f 0400 	mov.w	r4, #0
 80063ac:	e00d      	b.n	80063ca <UART_SetConfig+0xd8a>
 80063ae:	f04f 0304 	mov.w	r3, #4
 80063b2:	f04f 0400 	mov.w	r4, #0
 80063b6:	e008      	b.n	80063ca <UART_SetConfig+0xd8a>
 80063b8:	f04f 0302 	mov.w	r3, #2
 80063bc:	f04f 0400 	mov.w	r4, #0
 80063c0:	e003      	b.n	80063ca <UART_SetConfig+0xd8a>
 80063c2:	f04f 0301 	mov.w	r3, #1
 80063c6:	f04f 0400 	mov.w	r4, #0
 80063ca:	461a      	mov	r2, r3
 80063cc:	4623      	mov	r3, r4
 80063ce:	f7f9 ff83 	bl	80002d8 <__aeabi_uldivmod>
 80063d2:	4603      	mov	r3, r0
 80063d4:	460c      	mov	r4, r1
 80063d6:	4619      	mov	r1, r3
 80063d8:	4622      	mov	r2, r4
 80063da:	f04f 0300 	mov.w	r3, #0
 80063de:	f04f 0400 	mov.w	r4, #0
 80063e2:	0214      	lsls	r4, r2, #8
 80063e4:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80063e8:	020b      	lsls	r3, r1, #8
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	6852      	ldr	r2, [r2, #4]
 80063ee:	0852      	lsrs	r2, r2, #1
 80063f0:	4611      	mov	r1, r2
 80063f2:	f04f 0200 	mov.w	r2, #0
 80063f6:	eb13 0b01 	adds.w	fp, r3, r1
 80063fa:	eb44 0c02 	adc.w	ip, r4, r2
 80063fe:	4658      	mov	r0, fp
 8006400:	4661      	mov	r1, ip
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	f04f 0400 	mov.w	r4, #0
 800640a:	461a      	mov	r2, r3
 800640c:	4623      	mov	r3, r4
 800640e:	f7f9 ff63 	bl	80002d8 <__aeabi_uldivmod>
 8006412:	4603      	mov	r3, r0
 8006414:	460c      	mov	r4, r1
 8006416:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8006418:	e2e8      	b.n	80069ec <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_PLL3:
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800641a:	f107 030c 	add.w	r3, r7, #12
 800641e:	4618      	mov	r0, r3
 8006420:	f7fd f9ae 	bl	8003780 <HAL_RCCEx_GetPLL3ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	4618      	mov	r0, r3
 8006428:	f04f 0100 	mov.w	r1, #0
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006430:	2b00      	cmp	r3, #0
 8006432:	d067      	beq.n	8006504 <UART_SetConfig+0xec4>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006438:	2b01      	cmp	r3, #1
 800643a:	d05e      	beq.n	80064fa <UART_SetConfig+0xeba>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006440:	2b02      	cmp	r3, #2
 8006442:	d055      	beq.n	80064f0 <UART_SetConfig+0xeb0>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006448:	2b03      	cmp	r3, #3
 800644a:	d04c      	beq.n	80064e6 <UART_SetConfig+0xea6>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006450:	2b04      	cmp	r3, #4
 8006452:	d043      	beq.n	80064dc <UART_SetConfig+0xe9c>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006458:	2b05      	cmp	r3, #5
 800645a:	d03a      	beq.n	80064d2 <UART_SetConfig+0xe92>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006460:	2b06      	cmp	r3, #6
 8006462:	d031      	beq.n	80064c8 <UART_SetConfig+0xe88>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006468:	2b07      	cmp	r3, #7
 800646a:	d028      	beq.n	80064be <UART_SetConfig+0xe7e>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006470:	2b08      	cmp	r3, #8
 8006472:	d01f      	beq.n	80064b4 <UART_SetConfig+0xe74>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006478:	2b09      	cmp	r3, #9
 800647a:	d016      	beq.n	80064aa <UART_SetConfig+0xe6a>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006480:	2b0a      	cmp	r3, #10
 8006482:	d00d      	beq.n	80064a0 <UART_SetConfig+0xe60>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006488:	2b0b      	cmp	r3, #11
 800648a:	d104      	bne.n	8006496 <UART_SetConfig+0xe56>
 800648c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006490:	f04f 0400 	mov.w	r4, #0
 8006494:	e03a      	b.n	800650c <UART_SetConfig+0xecc>
 8006496:	f04f 0301 	mov.w	r3, #1
 800649a:	f04f 0400 	mov.w	r4, #0
 800649e:	e035      	b.n	800650c <UART_SetConfig+0xecc>
 80064a0:	f04f 0380 	mov.w	r3, #128	; 0x80
 80064a4:	f04f 0400 	mov.w	r4, #0
 80064a8:	e030      	b.n	800650c <UART_SetConfig+0xecc>
 80064aa:	f04f 0340 	mov.w	r3, #64	; 0x40
 80064ae:	f04f 0400 	mov.w	r4, #0
 80064b2:	e02b      	b.n	800650c <UART_SetConfig+0xecc>
 80064b4:	f04f 0320 	mov.w	r3, #32
 80064b8:	f04f 0400 	mov.w	r4, #0
 80064bc:	e026      	b.n	800650c <UART_SetConfig+0xecc>
 80064be:	f04f 0310 	mov.w	r3, #16
 80064c2:	f04f 0400 	mov.w	r4, #0
 80064c6:	e021      	b.n	800650c <UART_SetConfig+0xecc>
 80064c8:	f04f 030c 	mov.w	r3, #12
 80064cc:	f04f 0400 	mov.w	r4, #0
 80064d0:	e01c      	b.n	800650c <UART_SetConfig+0xecc>
 80064d2:	f04f 030a 	mov.w	r3, #10
 80064d6:	f04f 0400 	mov.w	r4, #0
 80064da:	e017      	b.n	800650c <UART_SetConfig+0xecc>
 80064dc:	f04f 0308 	mov.w	r3, #8
 80064e0:	f04f 0400 	mov.w	r4, #0
 80064e4:	e012      	b.n	800650c <UART_SetConfig+0xecc>
 80064e6:	f04f 0306 	mov.w	r3, #6
 80064ea:	f04f 0400 	mov.w	r4, #0
 80064ee:	e00d      	b.n	800650c <UART_SetConfig+0xecc>
 80064f0:	f04f 0304 	mov.w	r3, #4
 80064f4:	f04f 0400 	mov.w	r4, #0
 80064f8:	e008      	b.n	800650c <UART_SetConfig+0xecc>
 80064fa:	f04f 0302 	mov.w	r3, #2
 80064fe:	f04f 0400 	mov.w	r4, #0
 8006502:	e003      	b.n	800650c <UART_SetConfig+0xecc>
 8006504:	f04f 0301 	mov.w	r3, #1
 8006508:	f04f 0400 	mov.w	r4, #0
 800650c:	461a      	mov	r2, r3
 800650e:	4623      	mov	r3, r4
 8006510:	f7f9 fee2 	bl	80002d8 <__aeabi_uldivmod>
 8006514:	4603      	mov	r3, r0
 8006516:	460c      	mov	r4, r1
 8006518:	4619      	mov	r1, r3
 800651a:	4622      	mov	r2, r4
 800651c:	f04f 0300 	mov.w	r3, #0
 8006520:	f04f 0400 	mov.w	r4, #0
 8006524:	0214      	lsls	r4, r2, #8
 8006526:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800652a:	020b      	lsls	r3, r1, #8
 800652c:	687a      	ldr	r2, [r7, #4]
 800652e:	6852      	ldr	r2, [r2, #4]
 8006530:	0852      	lsrs	r2, r2, #1
 8006532:	4611      	mov	r1, r2
 8006534:	f04f 0200 	mov.w	r2, #0
 8006538:	eb13 0b01 	adds.w	fp, r3, r1
 800653c:	eb44 0c02 	adc.w	ip, r4, r2
 8006540:	4658      	mov	r0, fp
 8006542:	4661      	mov	r1, ip
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	f04f 0400 	mov.w	r4, #0
 800654c:	461a      	mov	r2, r3
 800654e:	4623      	mov	r3, r4
 8006550:	f7f9 fec2 	bl	80002d8 <__aeabi_uldivmod>
 8006554:	4603      	mov	r3, r0
 8006556:	460c      	mov	r4, r1
 8006558:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800655a:	e247      	b.n	80069ec <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_HSI:
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800655c:	4b96      	ldr	r3, [pc, #600]	; (80067b8 <UART_SetConfig+0x1178>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 0320 	and.w	r3, r3, #32
 8006564:	2b00      	cmp	r3, #0
 8006566:	f000 80a3 	beq.w	80066b0 <UART_SetConfig+0x1070>
            {
              usartdiv = (uint32_t)(UART_DIV_LPUART((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800656a:	4b93      	ldr	r3, [pc, #588]	; (80067b8 <UART_SetConfig+0x1178>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	08db      	lsrs	r3, r3, #3
 8006570:	f003 0303 	and.w	r3, r3, #3
 8006574:	4a91      	ldr	r2, [pc, #580]	; (80067bc <UART_SetConfig+0x117c>)
 8006576:	fa22 f303 	lsr.w	r3, r2, r3
 800657a:	4618      	mov	r0, r3
 800657c:	f04f 0100 	mov.w	r1, #0
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006584:	2b00      	cmp	r3, #0
 8006586:	d067      	beq.n	8006658 <UART_SetConfig+0x1018>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800658c:	2b01      	cmp	r3, #1
 800658e:	d05e      	beq.n	800664e <UART_SetConfig+0x100e>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006594:	2b02      	cmp	r3, #2
 8006596:	d055      	beq.n	8006644 <UART_SetConfig+0x1004>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659c:	2b03      	cmp	r3, #3
 800659e:	d04c      	beq.n	800663a <UART_SetConfig+0xffa>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065a4:	2b04      	cmp	r3, #4
 80065a6:	d043      	beq.n	8006630 <UART_SetConfig+0xff0>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ac:	2b05      	cmp	r3, #5
 80065ae:	d03a      	beq.n	8006626 <UART_SetConfig+0xfe6>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b4:	2b06      	cmp	r3, #6
 80065b6:	d031      	beq.n	800661c <UART_SetConfig+0xfdc>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065bc:	2b07      	cmp	r3, #7
 80065be:	d028      	beq.n	8006612 <UART_SetConfig+0xfd2>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c4:	2b08      	cmp	r3, #8
 80065c6:	d01f      	beq.n	8006608 <UART_SetConfig+0xfc8>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065cc:	2b09      	cmp	r3, #9
 80065ce:	d016      	beq.n	80065fe <UART_SetConfig+0xfbe>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d4:	2b0a      	cmp	r3, #10
 80065d6:	d00d      	beq.n	80065f4 <UART_SetConfig+0xfb4>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065dc:	2b0b      	cmp	r3, #11
 80065de:	d104      	bne.n	80065ea <UART_SetConfig+0xfaa>
 80065e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80065e4:	f04f 0400 	mov.w	r4, #0
 80065e8:	e03a      	b.n	8006660 <UART_SetConfig+0x1020>
 80065ea:	f04f 0301 	mov.w	r3, #1
 80065ee:	f04f 0400 	mov.w	r4, #0
 80065f2:	e035      	b.n	8006660 <UART_SetConfig+0x1020>
 80065f4:	f04f 0380 	mov.w	r3, #128	; 0x80
 80065f8:	f04f 0400 	mov.w	r4, #0
 80065fc:	e030      	b.n	8006660 <UART_SetConfig+0x1020>
 80065fe:	f04f 0340 	mov.w	r3, #64	; 0x40
 8006602:	f04f 0400 	mov.w	r4, #0
 8006606:	e02b      	b.n	8006660 <UART_SetConfig+0x1020>
 8006608:	f04f 0320 	mov.w	r3, #32
 800660c:	f04f 0400 	mov.w	r4, #0
 8006610:	e026      	b.n	8006660 <UART_SetConfig+0x1020>
 8006612:	f04f 0310 	mov.w	r3, #16
 8006616:	f04f 0400 	mov.w	r4, #0
 800661a:	e021      	b.n	8006660 <UART_SetConfig+0x1020>
 800661c:	f04f 030c 	mov.w	r3, #12
 8006620:	f04f 0400 	mov.w	r4, #0
 8006624:	e01c      	b.n	8006660 <UART_SetConfig+0x1020>
 8006626:	f04f 030a 	mov.w	r3, #10
 800662a:	f04f 0400 	mov.w	r4, #0
 800662e:	e017      	b.n	8006660 <UART_SetConfig+0x1020>
 8006630:	f04f 0308 	mov.w	r3, #8
 8006634:	f04f 0400 	mov.w	r4, #0
 8006638:	e012      	b.n	8006660 <UART_SetConfig+0x1020>
 800663a:	f04f 0306 	mov.w	r3, #6
 800663e:	f04f 0400 	mov.w	r4, #0
 8006642:	e00d      	b.n	8006660 <UART_SetConfig+0x1020>
 8006644:	f04f 0304 	mov.w	r3, #4
 8006648:	f04f 0400 	mov.w	r4, #0
 800664c:	e008      	b.n	8006660 <UART_SetConfig+0x1020>
 800664e:	f04f 0302 	mov.w	r3, #2
 8006652:	f04f 0400 	mov.w	r4, #0
 8006656:	e003      	b.n	8006660 <UART_SetConfig+0x1020>
 8006658:	f04f 0301 	mov.w	r3, #1
 800665c:	f04f 0400 	mov.w	r4, #0
 8006660:	461a      	mov	r2, r3
 8006662:	4623      	mov	r3, r4
 8006664:	f7f9 fe38 	bl	80002d8 <__aeabi_uldivmod>
 8006668:	4603      	mov	r3, r0
 800666a:	460c      	mov	r4, r1
 800666c:	4619      	mov	r1, r3
 800666e:	4622      	mov	r2, r4
 8006670:	f04f 0300 	mov.w	r3, #0
 8006674:	f04f 0400 	mov.w	r4, #0
 8006678:	0214      	lsls	r4, r2, #8
 800667a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800667e:	020b      	lsls	r3, r1, #8
 8006680:	687a      	ldr	r2, [r7, #4]
 8006682:	6852      	ldr	r2, [r2, #4]
 8006684:	0852      	lsrs	r2, r2, #1
 8006686:	4611      	mov	r1, r2
 8006688:	f04f 0200 	mov.w	r2, #0
 800668c:	eb13 0b01 	adds.w	fp, r3, r1
 8006690:	eb44 0c02 	adc.w	ip, r4, r2
 8006694:	4658      	mov	r0, fp
 8006696:	4661      	mov	r1, ip
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	f04f 0400 	mov.w	r4, #0
 80066a0:	461a      	mov	r2, r3
 80066a2:	4623      	mov	r3, r4
 80066a4:	f7f9 fe18 	bl	80002d8 <__aeabi_uldivmod>
 80066a8:	4603      	mov	r3, r0
 80066aa:	460c      	mov	r4, r1
 80066ac:	637b      	str	r3, [r7, #52]	; 0x34
            }
            else
            {
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
            }
            break;
 80066ae:	e19d      	b.n	80069ec <UART_SetConfig+0x13ac>
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d05b      	beq.n	8006770 <UART_SetConfig+0x1130>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d053      	beq.n	8006768 <UART_SetConfig+0x1128>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c4:	2b02      	cmp	r3, #2
 80066c6:	d04b      	beq.n	8006760 <UART_SetConfig+0x1120>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066cc:	2b03      	cmp	r3, #3
 80066ce:	d043      	beq.n	8006758 <UART_SetConfig+0x1118>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d4:	2b04      	cmp	r3, #4
 80066d6:	d03b      	beq.n	8006750 <UART_SetConfig+0x1110>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066dc:	2b05      	cmp	r3, #5
 80066de:	d033      	beq.n	8006748 <UART_SetConfig+0x1108>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e4:	2b06      	cmp	r3, #6
 80066e6:	d02b      	beq.n	8006740 <UART_SetConfig+0x1100>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ec:	2b07      	cmp	r3, #7
 80066ee:	d023      	beq.n	8006738 <UART_SetConfig+0x10f8>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f4:	2b08      	cmp	r3, #8
 80066f6:	d01b      	beq.n	8006730 <UART_SetConfig+0x10f0>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fc:	2b09      	cmp	r3, #9
 80066fe:	d013      	beq.n	8006728 <UART_SetConfig+0x10e8>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006704:	2b0a      	cmp	r3, #10
 8006706:	d00b      	beq.n	8006720 <UART_SetConfig+0x10e0>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800670c:	2b0b      	cmp	r3, #11
 800670e:	d103      	bne.n	8006718 <UART_SetConfig+0x10d8>
 8006710:	4b2a      	ldr	r3, [pc, #168]	; (80067bc <UART_SetConfig+0x117c>)
 8006712:	f04f 0400 	mov.w	r4, #0
 8006716:	e02e      	b.n	8006776 <UART_SetConfig+0x1136>
 8006718:	4b29      	ldr	r3, [pc, #164]	; (80067c0 <UART_SetConfig+0x1180>)
 800671a:	f04f 0403 	mov.w	r4, #3
 800671e:	e02a      	b.n	8006776 <UART_SetConfig+0x1136>
 8006720:	4b28      	ldr	r3, [pc, #160]	; (80067c4 <UART_SetConfig+0x1184>)
 8006722:	f04f 0400 	mov.w	r4, #0
 8006726:	e026      	b.n	8006776 <UART_SetConfig+0x1136>
 8006728:	4b27      	ldr	r3, [pc, #156]	; (80067c8 <UART_SetConfig+0x1188>)
 800672a:	f04f 0400 	mov.w	r4, #0
 800672e:	e022      	b.n	8006776 <UART_SetConfig+0x1136>
 8006730:	4b26      	ldr	r3, [pc, #152]	; (80067cc <UART_SetConfig+0x118c>)
 8006732:	f04f 0400 	mov.w	r4, #0
 8006736:	e01e      	b.n	8006776 <UART_SetConfig+0x1136>
 8006738:	4b25      	ldr	r3, [pc, #148]	; (80067d0 <UART_SetConfig+0x1190>)
 800673a:	f04f 0400 	mov.w	r4, #0
 800673e:	e01a      	b.n	8006776 <UART_SetConfig+0x1136>
 8006740:	a419      	add	r4, pc, #100	; (adr r4, 80067a8 <UART_SetConfig+0x1168>)
 8006742:	e9d4 3400 	ldrd	r3, r4, [r4]
 8006746:	e016      	b.n	8006776 <UART_SetConfig+0x1136>
 8006748:	4b22      	ldr	r3, [pc, #136]	; (80067d4 <UART_SetConfig+0x1194>)
 800674a:	f04f 0400 	mov.w	r4, #0
 800674e:	e012      	b.n	8006776 <UART_SetConfig+0x1136>
 8006750:	4b21      	ldr	r3, [pc, #132]	; (80067d8 <UART_SetConfig+0x1198>)
 8006752:	f04f 0400 	mov.w	r4, #0
 8006756:	e00e      	b.n	8006776 <UART_SetConfig+0x1136>
 8006758:	a415      	add	r4, pc, #84	; (adr r4, 80067b0 <UART_SetConfig+0x1170>)
 800675a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800675e:	e00a      	b.n	8006776 <UART_SetConfig+0x1136>
 8006760:	4b1e      	ldr	r3, [pc, #120]	; (80067dc <UART_SetConfig+0x119c>)
 8006762:	f04f 0400 	mov.w	r4, #0
 8006766:	e006      	b.n	8006776 <UART_SetConfig+0x1136>
 8006768:	4b1d      	ldr	r3, [pc, #116]	; (80067e0 <UART_SetConfig+0x11a0>)
 800676a:	f04f 0401 	mov.w	r4, #1
 800676e:	e002      	b.n	8006776 <UART_SetConfig+0x1136>
 8006770:	4b13      	ldr	r3, [pc, #76]	; (80067c0 <UART_SetConfig+0x1180>)
 8006772:	f04f 0403 	mov.w	r4, #3
 8006776:	687a      	ldr	r2, [r7, #4]
 8006778:	6852      	ldr	r2, [r2, #4]
 800677a:	0852      	lsrs	r2, r2, #1
 800677c:	4611      	mov	r1, r2
 800677e:	f04f 0200 	mov.w	r2, #0
 8006782:	eb13 0b01 	adds.w	fp, r3, r1
 8006786:	eb44 0c02 	adc.w	ip, r4, r2
 800678a:	4658      	mov	r0, fp
 800678c:	4661      	mov	r1, ip
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	f04f 0400 	mov.w	r4, #0
 8006796:	461a      	mov	r2, r3
 8006798:	4623      	mov	r3, r4
 800679a:	f7f9 fd9d 	bl	80002d8 <__aeabi_uldivmod>
 800679e:	4603      	mov	r3, r0
 80067a0:	460c      	mov	r4, r1
 80067a2:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 80067a4:	e122      	b.n	80069ec <UART_SetConfig+0x13ac>
 80067a6:	bf00      	nop
 80067a8:	51615500 	.word	0x51615500
 80067ac:	00000000 	.word	0x00000000
 80067b0:	a2c2aa00 	.word	0xa2c2aa00
 80067b4:	00000000 	.word	0x00000000
 80067b8:	58024400 	.word	0x58024400
 80067bc:	03d09000 	.word	0x03d09000
 80067c0:	d0900000 	.word	0xd0900000
 80067c4:	07a12000 	.word	0x07a12000
 80067c8:	0f424000 	.word	0x0f424000
 80067cc:	1e848000 	.word	0x1e848000
 80067d0:	3d090000 	.word	0x3d090000
 80067d4:	61a80000 	.word	0x61a80000
 80067d8:	7a120000 	.word	0x7a120000
 80067dc:	f4240000 	.word	0xf4240000
 80067e0:	e8480000 	.word	0xe8480000
          case UART_CLOCKSOURCE_CSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d05b      	beq.n	80068a4 <UART_SetConfig+0x1264>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f0:	2b01      	cmp	r3, #1
 80067f2:	d053      	beq.n	800689c <UART_SetConfig+0x125c>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f8:	2b02      	cmp	r3, #2
 80067fa:	d04b      	beq.n	8006894 <UART_SetConfig+0x1254>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006800:	2b03      	cmp	r3, #3
 8006802:	d043      	beq.n	800688c <UART_SetConfig+0x124c>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006808:	2b04      	cmp	r3, #4
 800680a:	d03b      	beq.n	8006884 <UART_SetConfig+0x1244>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006810:	2b05      	cmp	r3, #5
 8006812:	d033      	beq.n	800687c <UART_SetConfig+0x123c>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006818:	2b06      	cmp	r3, #6
 800681a:	d02b      	beq.n	8006874 <UART_SetConfig+0x1234>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006820:	2b07      	cmp	r3, #7
 8006822:	d023      	beq.n	800686c <UART_SetConfig+0x122c>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006828:	2b08      	cmp	r3, #8
 800682a:	d01b      	beq.n	8006864 <UART_SetConfig+0x1224>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006830:	2b09      	cmp	r3, #9
 8006832:	d013      	beq.n	800685c <UART_SetConfig+0x121c>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006838:	2b0a      	cmp	r3, #10
 800683a:	d00b      	beq.n	8006854 <UART_SetConfig+0x1214>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006840:	2b0b      	cmp	r3, #11
 8006842:	d103      	bne.n	800684c <UART_SetConfig+0x120c>
 8006844:	4bc0      	ldr	r3, [pc, #768]	; (8006b48 <UART_SetConfig+0x1508>)
 8006846:	f04f 0400 	mov.w	r4, #0
 800684a:	e02e      	b.n	80068aa <UART_SetConfig+0x126a>
 800684c:	4bbf      	ldr	r3, [pc, #764]	; (8006b4c <UART_SetConfig+0x150c>)
 800684e:	f04f 0400 	mov.w	r4, #0
 8006852:	e02a      	b.n	80068aa <UART_SetConfig+0x126a>
 8006854:	4bbe      	ldr	r3, [pc, #760]	; (8006b50 <UART_SetConfig+0x1510>)
 8006856:	f04f 0400 	mov.w	r4, #0
 800685a:	e026      	b.n	80068aa <UART_SetConfig+0x126a>
 800685c:	4bbd      	ldr	r3, [pc, #756]	; (8006b54 <UART_SetConfig+0x1514>)
 800685e:	f04f 0400 	mov.w	r4, #0
 8006862:	e022      	b.n	80068aa <UART_SetConfig+0x126a>
 8006864:	4bbc      	ldr	r3, [pc, #752]	; (8006b58 <UART_SetConfig+0x1518>)
 8006866:	f04f 0400 	mov.w	r4, #0
 800686a:	e01e      	b.n	80068aa <UART_SetConfig+0x126a>
 800686c:	4bbb      	ldr	r3, [pc, #748]	; (8006b5c <UART_SetConfig+0x151c>)
 800686e:	f04f 0400 	mov.w	r4, #0
 8006872:	e01a      	b.n	80068aa <UART_SetConfig+0x126a>
 8006874:	a4b0      	add	r4, pc, #704	; (adr r4, 8006b38 <UART_SetConfig+0x14f8>)
 8006876:	e9d4 3400 	ldrd	r3, r4, [r4]
 800687a:	e016      	b.n	80068aa <UART_SetConfig+0x126a>
 800687c:	4bb8      	ldr	r3, [pc, #736]	; (8006b60 <UART_SetConfig+0x1520>)
 800687e:	f04f 0400 	mov.w	r4, #0
 8006882:	e012      	b.n	80068aa <UART_SetConfig+0x126a>
 8006884:	4bb7      	ldr	r3, [pc, #732]	; (8006b64 <UART_SetConfig+0x1524>)
 8006886:	f04f 0400 	mov.w	r4, #0
 800688a:	e00e      	b.n	80068aa <UART_SetConfig+0x126a>
 800688c:	a4ac      	add	r4, pc, #688	; (adr r4, 8006b40 <UART_SetConfig+0x1500>)
 800688e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8006892:	e00a      	b.n	80068aa <UART_SetConfig+0x126a>
 8006894:	4bb4      	ldr	r3, [pc, #720]	; (8006b68 <UART_SetConfig+0x1528>)
 8006896:	f04f 0400 	mov.w	r4, #0
 800689a:	e006      	b.n	80068aa <UART_SetConfig+0x126a>
 800689c:	4bb3      	ldr	r3, [pc, #716]	; (8006b6c <UART_SetConfig+0x152c>)
 800689e:	f04f 0400 	mov.w	r4, #0
 80068a2:	e002      	b.n	80068aa <UART_SetConfig+0x126a>
 80068a4:	4ba9      	ldr	r3, [pc, #676]	; (8006b4c <UART_SetConfig+0x150c>)
 80068a6:	f04f 0400 	mov.w	r4, #0
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	6852      	ldr	r2, [r2, #4]
 80068ae:	0852      	lsrs	r2, r2, #1
 80068b0:	4611      	mov	r1, r2
 80068b2:	f04f 0200 	mov.w	r2, #0
 80068b6:	eb13 0b01 	adds.w	fp, r3, r1
 80068ba:	eb44 0c02 	adc.w	ip, r4, r2
 80068be:	4658      	mov	r0, fp
 80068c0:	4661      	mov	r1, ip
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	f04f 0400 	mov.w	r4, #0
 80068ca:	461a      	mov	r2, r3
 80068cc:	4623      	mov	r3, r4
 80068ce:	f7f9 fd03 	bl	80002d8 <__aeabi_uldivmod>
 80068d2:	4603      	mov	r3, r0
 80068d4:	460c      	mov	r4, r1
 80068d6:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 80068d8:	e088      	b.n	80069ec <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d064      	beq.n	80069ac <UART_SetConfig+0x136c>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d05b      	beq.n	80069a2 <UART_SetConfig+0x1362>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ee:	2b02      	cmp	r3, #2
 80068f0:	d052      	beq.n	8006998 <UART_SetConfig+0x1358>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068f6:	2b03      	cmp	r3, #3
 80068f8:	d04a      	beq.n	8006990 <UART_SetConfig+0x1350>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068fe:	2b04      	cmp	r3, #4
 8006900:	d041      	beq.n	8006986 <UART_SetConfig+0x1346>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006906:	2b05      	cmp	r3, #5
 8006908:	d039      	beq.n	800697e <UART_SetConfig+0x133e>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800690e:	2b06      	cmp	r3, #6
 8006910:	d031      	beq.n	8006976 <UART_SetConfig+0x1336>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006916:	2b07      	cmp	r3, #7
 8006918:	d028      	beq.n	800696c <UART_SetConfig+0x132c>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800691e:	2b08      	cmp	r3, #8
 8006920:	d01f      	beq.n	8006962 <UART_SetConfig+0x1322>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006926:	2b09      	cmp	r3, #9
 8006928:	d016      	beq.n	8006958 <UART_SetConfig+0x1318>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800692e:	2b0a      	cmp	r3, #10
 8006930:	d00d      	beq.n	800694e <UART_SetConfig+0x130e>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006936:	2b0b      	cmp	r3, #11
 8006938:	d104      	bne.n	8006944 <UART_SetConfig+0x1304>
 800693a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800693e:	f04f 0400 	mov.w	r4, #0
 8006942:	e037      	b.n	80069b4 <UART_SetConfig+0x1374>
 8006944:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8006948:	f04f 0400 	mov.w	r4, #0
 800694c:	e032      	b.n	80069b4 <UART_SetConfig+0x1374>
 800694e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006952:	f04f 0400 	mov.w	r4, #0
 8006956:	e02d      	b.n	80069b4 <UART_SetConfig+0x1374>
 8006958:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800695c:	f04f 0400 	mov.w	r4, #0
 8006960:	e028      	b.n	80069b4 <UART_SetConfig+0x1374>
 8006962:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006966:	f04f 0400 	mov.w	r4, #0
 800696a:	e023      	b.n	80069b4 <UART_SetConfig+0x1374>
 800696c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006970:	f04f 0400 	mov.w	r4, #0
 8006974:	e01e      	b.n	80069b4 <UART_SetConfig+0x1374>
 8006976:	4b7e      	ldr	r3, [pc, #504]	; (8006b70 <UART_SetConfig+0x1530>)
 8006978:	f04f 0400 	mov.w	r4, #0
 800697c:	e01a      	b.n	80069b4 <UART_SetConfig+0x1374>
 800697e:	4b7d      	ldr	r3, [pc, #500]	; (8006b74 <UART_SetConfig+0x1534>)
 8006980:	f04f 0400 	mov.w	r4, #0
 8006984:	e016      	b.n	80069b4 <UART_SetConfig+0x1374>
 8006986:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800698a:	f04f 0400 	mov.w	r4, #0
 800698e:	e011      	b.n	80069b4 <UART_SetConfig+0x1374>
 8006990:	4b79      	ldr	r3, [pc, #484]	; (8006b78 <UART_SetConfig+0x1538>)
 8006992:	f04f 0400 	mov.w	r4, #0
 8006996:	e00d      	b.n	80069b4 <UART_SetConfig+0x1374>
 8006998:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800699c:	f04f 0400 	mov.w	r4, #0
 80069a0:	e008      	b.n	80069b4 <UART_SetConfig+0x1374>
 80069a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80069a6:	f04f 0400 	mov.w	r4, #0
 80069aa:	e003      	b.n	80069b4 <UART_SetConfig+0x1374>
 80069ac:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80069b0:	f04f 0400 	mov.w	r4, #0
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	6852      	ldr	r2, [r2, #4]
 80069b8:	0852      	lsrs	r2, r2, #1
 80069ba:	4611      	mov	r1, r2
 80069bc:	f04f 0200 	mov.w	r2, #0
 80069c0:	eb13 0b01 	adds.w	fp, r3, r1
 80069c4:	eb44 0c02 	adc.w	ip, r4, r2
 80069c8:	4658      	mov	r0, fp
 80069ca:	4661      	mov	r1, ip
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	f04f 0400 	mov.w	r4, #0
 80069d4:	461a      	mov	r2, r3
 80069d6:	4623      	mov	r3, r4
 80069d8:	f7f9 fc7e 	bl	80002d8 <__aeabi_uldivmod>
 80069dc:	4603      	mov	r3, r0
 80069de:	460c      	mov	r4, r1
 80069e0:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 80069e2:	e003      	b.n	80069ec <UART_SetConfig+0x13ac>
          default:
            ret = HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            break;
 80069ea:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80069ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80069f2:	d309      	bcc.n	8006a08 <UART_SetConfig+0x13c8>
 80069f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80069fa:	d205      	bcs.n	8006a08 <UART_SetConfig+0x13c8>
        {
          huart->Instance->BRR = usartdiv;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a02:	60da      	str	r2, [r3, #12]
 8006a04:	f000 bf85 	b.w	8007912 <UART_SetConfig+0x22d2>
        }
        else
        {
          ret = HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a0e:	f000 bf80 	b.w	8007912 <UART_SetConfig+0x22d2>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	69db      	ldr	r3, [r3, #28]
 8006a16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a1a:	f040 83da 	bne.w	80071d2 <UART_SetConfig+0x1b92>
  {
    switch (clocksource)
 8006a1e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006a22:	2b40      	cmp	r3, #64	; 0x40
 8006a24:	f200 83b3 	bhi.w	800718e <UART_SetConfig+0x1b4e>
 8006a28:	a201      	add	r2, pc, #4	; (adr r2, 8006a30 <UART_SetConfig+0x13f0>)
 8006a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a2e:	bf00      	nop
 8006a30:	08006b7d 	.word	0x08006b7d
 8006a34:	08006c35 	.word	0x08006c35
 8006a38:	0800718f 	.word	0x0800718f
 8006a3c:	0800718f 	.word	0x0800718f
 8006a40:	08006ced 	.word	0x08006ced
 8006a44:	0800718f 	.word	0x0800718f
 8006a48:	0800718f 	.word	0x0800718f
 8006a4c:	0800718f 	.word	0x0800718f
 8006a50:	08006da9 	.word	0x08006da9
 8006a54:	0800718f 	.word	0x0800718f
 8006a58:	0800718f 	.word	0x0800718f
 8006a5c:	0800718f 	.word	0x0800718f
 8006a60:	0800718f 	.word	0x0800718f
 8006a64:	0800718f 	.word	0x0800718f
 8006a68:	0800718f 	.word	0x0800718f
 8006a6c:	0800718f 	.word	0x0800718f
 8006a70:	08006e65 	.word	0x08006e65
 8006a74:	0800718f 	.word	0x0800718f
 8006a78:	0800718f 	.word	0x0800718f
 8006a7c:	0800718f 	.word	0x0800718f
 8006a80:	0800718f 	.word	0x0800718f
 8006a84:	0800718f 	.word	0x0800718f
 8006a88:	0800718f 	.word	0x0800718f
 8006a8c:	0800718f 	.word	0x0800718f
 8006a90:	0800718f 	.word	0x0800718f
 8006a94:	0800718f 	.word	0x0800718f
 8006a98:	0800718f 	.word	0x0800718f
 8006a9c:	0800718f 	.word	0x0800718f
 8006aa0:	0800718f 	.word	0x0800718f
 8006aa4:	0800718f 	.word	0x0800718f
 8006aa8:	0800718f 	.word	0x0800718f
 8006aac:	0800718f 	.word	0x0800718f
 8006ab0:	08006fd7 	.word	0x08006fd7
 8006ab4:	0800718f 	.word	0x0800718f
 8006ab8:	0800718f 	.word	0x0800718f
 8006abc:	0800718f 	.word	0x0800718f
 8006ac0:	0800718f 	.word	0x0800718f
 8006ac4:	0800718f 	.word	0x0800718f
 8006ac8:	0800718f 	.word	0x0800718f
 8006acc:	0800718f 	.word	0x0800718f
 8006ad0:	0800718f 	.word	0x0800718f
 8006ad4:	0800718f 	.word	0x0800718f
 8006ad8:	0800718f 	.word	0x0800718f
 8006adc:	0800718f 	.word	0x0800718f
 8006ae0:	0800718f 	.word	0x0800718f
 8006ae4:	0800718f 	.word	0x0800718f
 8006ae8:	0800718f 	.word	0x0800718f
 8006aec:	0800718f 	.word	0x0800718f
 8006af0:	0800718f 	.word	0x0800718f
 8006af4:	0800718f 	.word	0x0800718f
 8006af8:	0800718f 	.word	0x0800718f
 8006afc:	0800718f 	.word	0x0800718f
 8006b00:	0800718f 	.word	0x0800718f
 8006b04:	0800718f 	.word	0x0800718f
 8006b08:	0800718f 	.word	0x0800718f
 8006b0c:	0800718f 	.word	0x0800718f
 8006b10:	0800718f 	.word	0x0800718f
 8006b14:	0800718f 	.word	0x0800718f
 8006b18:	0800718f 	.word	0x0800718f
 8006b1c:	0800718f 	.word	0x0800718f
 8006b20:	0800718f 	.word	0x0800718f
 8006b24:	0800718f 	.word	0x0800718f
 8006b28:	0800718f 	.word	0x0800718f
 8006b2c:	0800718f 	.word	0x0800718f
 8006b30:	080070cd 	.word	0x080070cd
 8006b34:	f3af 8000 	nop.w
 8006b38:	05161500 	.word	0x05161500
 8006b3c:	00000000 	.word	0x00000000
 8006b40:	0a2c2a00 	.word	0x0a2c2a00
 8006b44:	00000000 	.word	0x00000000
 8006b48:	003d0900 	.word	0x003d0900
 8006b4c:	3d090000 	.word	0x3d090000
 8006b50:	007a1200 	.word	0x007a1200
 8006b54:	00f42400 	.word	0x00f42400
 8006b58:	01e84800 	.word	0x01e84800
 8006b5c:	03d09000 	.word	0x03d09000
 8006b60:	061a8000 	.word	0x061a8000
 8006b64:	07a12000 	.word	0x07a12000
 8006b68:	0f424000 	.word	0x0f424000
 8006b6c:	1e848000 	.word	0x1e848000
 8006b70:	000aaa00 	.word	0x000aaa00
 8006b74:	000ccc00 	.word	0x000ccc00
 8006b78:	00155500 	.word	0x00155500
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b7c:	f7fb fd82 	bl	8002684 <HAL_RCC_GetPCLK1Freq>
 8006b80:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d044      	beq.n	8006c14 <UART_SetConfig+0x15d4>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d03e      	beq.n	8006c10 <UART_SetConfig+0x15d0>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b96:	2b02      	cmp	r3, #2
 8006b98:	d038      	beq.n	8006c0c <UART_SetConfig+0x15cc>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b9e:	2b03      	cmp	r3, #3
 8006ba0:	d032      	beq.n	8006c08 <UART_SetConfig+0x15c8>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba6:	2b04      	cmp	r3, #4
 8006ba8:	d02c      	beq.n	8006c04 <UART_SetConfig+0x15c4>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bae:	2b05      	cmp	r3, #5
 8006bb0:	d026      	beq.n	8006c00 <UART_SetConfig+0x15c0>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb6:	2b06      	cmp	r3, #6
 8006bb8:	d020      	beq.n	8006bfc <UART_SetConfig+0x15bc>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bbe:	2b07      	cmp	r3, #7
 8006bc0:	d01a      	beq.n	8006bf8 <UART_SetConfig+0x15b8>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc6:	2b08      	cmp	r3, #8
 8006bc8:	d014      	beq.n	8006bf4 <UART_SetConfig+0x15b4>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bce:	2b09      	cmp	r3, #9
 8006bd0:	d00e      	beq.n	8006bf0 <UART_SetConfig+0x15b0>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd6:	2b0a      	cmp	r3, #10
 8006bd8:	d008      	beq.n	8006bec <UART_SetConfig+0x15ac>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bde:	2b0b      	cmp	r3, #11
 8006be0:	d102      	bne.n	8006be8 <UART_SetConfig+0x15a8>
 8006be2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006be6:	e016      	b.n	8006c16 <UART_SetConfig+0x15d6>
 8006be8:	2301      	movs	r3, #1
 8006bea:	e014      	b.n	8006c16 <UART_SetConfig+0x15d6>
 8006bec:	2380      	movs	r3, #128	; 0x80
 8006bee:	e012      	b.n	8006c16 <UART_SetConfig+0x15d6>
 8006bf0:	2340      	movs	r3, #64	; 0x40
 8006bf2:	e010      	b.n	8006c16 <UART_SetConfig+0x15d6>
 8006bf4:	2320      	movs	r3, #32
 8006bf6:	e00e      	b.n	8006c16 <UART_SetConfig+0x15d6>
 8006bf8:	2310      	movs	r3, #16
 8006bfa:	e00c      	b.n	8006c16 <UART_SetConfig+0x15d6>
 8006bfc:	230c      	movs	r3, #12
 8006bfe:	e00a      	b.n	8006c16 <UART_SetConfig+0x15d6>
 8006c00:	230a      	movs	r3, #10
 8006c02:	e008      	b.n	8006c16 <UART_SetConfig+0x15d6>
 8006c04:	2308      	movs	r3, #8
 8006c06:	e006      	b.n	8006c16 <UART_SetConfig+0x15d6>
 8006c08:	2306      	movs	r3, #6
 8006c0a:	e004      	b.n	8006c16 <UART_SetConfig+0x15d6>
 8006c0c:	2304      	movs	r3, #4
 8006c0e:	e002      	b.n	8006c16 <UART_SetConfig+0x15d6>
 8006c10:	2302      	movs	r3, #2
 8006c12:	e000      	b.n	8006c16 <UART_SetConfig+0x15d6>
 8006c14:	2301      	movs	r3, #1
 8006c16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c1c:	005a      	lsls	r2, r3, #1
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	085b      	lsrs	r3, r3, #1
 8006c24:	441a      	add	r2, r3
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006c32:	e2b0      	b.n	8007196 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c34:	f7fb fd3c 	bl	80026b0 <HAL_RCC_GetPCLK2Freq>
 8006c38:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d044      	beq.n	8006ccc <UART_SetConfig+0x168c>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d03e      	beq.n	8006cc8 <UART_SetConfig+0x1688>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c4e:	2b02      	cmp	r3, #2
 8006c50:	d038      	beq.n	8006cc4 <UART_SetConfig+0x1684>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c56:	2b03      	cmp	r3, #3
 8006c58:	d032      	beq.n	8006cc0 <UART_SetConfig+0x1680>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5e:	2b04      	cmp	r3, #4
 8006c60:	d02c      	beq.n	8006cbc <UART_SetConfig+0x167c>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c66:	2b05      	cmp	r3, #5
 8006c68:	d026      	beq.n	8006cb8 <UART_SetConfig+0x1678>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c6e:	2b06      	cmp	r3, #6
 8006c70:	d020      	beq.n	8006cb4 <UART_SetConfig+0x1674>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c76:	2b07      	cmp	r3, #7
 8006c78:	d01a      	beq.n	8006cb0 <UART_SetConfig+0x1670>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c7e:	2b08      	cmp	r3, #8
 8006c80:	d014      	beq.n	8006cac <UART_SetConfig+0x166c>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c86:	2b09      	cmp	r3, #9
 8006c88:	d00e      	beq.n	8006ca8 <UART_SetConfig+0x1668>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c8e:	2b0a      	cmp	r3, #10
 8006c90:	d008      	beq.n	8006ca4 <UART_SetConfig+0x1664>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c96:	2b0b      	cmp	r3, #11
 8006c98:	d102      	bne.n	8006ca0 <UART_SetConfig+0x1660>
 8006c9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006c9e:	e016      	b.n	8006cce <UART_SetConfig+0x168e>
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e014      	b.n	8006cce <UART_SetConfig+0x168e>
 8006ca4:	2380      	movs	r3, #128	; 0x80
 8006ca6:	e012      	b.n	8006cce <UART_SetConfig+0x168e>
 8006ca8:	2340      	movs	r3, #64	; 0x40
 8006caa:	e010      	b.n	8006cce <UART_SetConfig+0x168e>
 8006cac:	2320      	movs	r3, #32
 8006cae:	e00e      	b.n	8006cce <UART_SetConfig+0x168e>
 8006cb0:	2310      	movs	r3, #16
 8006cb2:	e00c      	b.n	8006cce <UART_SetConfig+0x168e>
 8006cb4:	230c      	movs	r3, #12
 8006cb6:	e00a      	b.n	8006cce <UART_SetConfig+0x168e>
 8006cb8:	230a      	movs	r3, #10
 8006cba:	e008      	b.n	8006cce <UART_SetConfig+0x168e>
 8006cbc:	2308      	movs	r3, #8
 8006cbe:	e006      	b.n	8006cce <UART_SetConfig+0x168e>
 8006cc0:	2306      	movs	r3, #6
 8006cc2:	e004      	b.n	8006cce <UART_SetConfig+0x168e>
 8006cc4:	2304      	movs	r3, #4
 8006cc6:	e002      	b.n	8006cce <UART_SetConfig+0x168e>
 8006cc8:	2302      	movs	r3, #2
 8006cca:	e000      	b.n	8006cce <UART_SetConfig+0x168e>
 8006ccc:	2301      	movs	r3, #1
 8006cce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006cd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cd4:	005a      	lsls	r2, r3, #1
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	085b      	lsrs	r3, r3, #1
 8006cdc:	441a      	add	r2, r3
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006cea:	e254      	b.n	8007196 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006cec:	f107 0318 	add.w	r3, r7, #24
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7fc fbf9 	bl	80034e8 <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006cf6:	69fa      	ldr	r2, [r7, #28]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d044      	beq.n	8006d8a <UART_SetConfig+0x174a>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d03e      	beq.n	8006d86 <UART_SetConfig+0x1746>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d0c:	2b02      	cmp	r3, #2
 8006d0e:	d038      	beq.n	8006d82 <UART_SetConfig+0x1742>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d14:	2b03      	cmp	r3, #3
 8006d16:	d032      	beq.n	8006d7e <UART_SetConfig+0x173e>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d1c:	2b04      	cmp	r3, #4
 8006d1e:	d02c      	beq.n	8006d7a <UART_SetConfig+0x173a>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d24:	2b05      	cmp	r3, #5
 8006d26:	d026      	beq.n	8006d76 <UART_SetConfig+0x1736>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d2c:	2b06      	cmp	r3, #6
 8006d2e:	d020      	beq.n	8006d72 <UART_SetConfig+0x1732>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d34:	2b07      	cmp	r3, #7
 8006d36:	d01a      	beq.n	8006d6e <UART_SetConfig+0x172e>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d3c:	2b08      	cmp	r3, #8
 8006d3e:	d014      	beq.n	8006d6a <UART_SetConfig+0x172a>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d44:	2b09      	cmp	r3, #9
 8006d46:	d00e      	beq.n	8006d66 <UART_SetConfig+0x1726>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d4c:	2b0a      	cmp	r3, #10
 8006d4e:	d008      	beq.n	8006d62 <UART_SetConfig+0x1722>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d54:	2b0b      	cmp	r3, #11
 8006d56:	d102      	bne.n	8006d5e <UART_SetConfig+0x171e>
 8006d58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006d5c:	e016      	b.n	8006d8c <UART_SetConfig+0x174c>
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e014      	b.n	8006d8c <UART_SetConfig+0x174c>
 8006d62:	2380      	movs	r3, #128	; 0x80
 8006d64:	e012      	b.n	8006d8c <UART_SetConfig+0x174c>
 8006d66:	2340      	movs	r3, #64	; 0x40
 8006d68:	e010      	b.n	8006d8c <UART_SetConfig+0x174c>
 8006d6a:	2320      	movs	r3, #32
 8006d6c:	e00e      	b.n	8006d8c <UART_SetConfig+0x174c>
 8006d6e:	2310      	movs	r3, #16
 8006d70:	e00c      	b.n	8006d8c <UART_SetConfig+0x174c>
 8006d72:	230c      	movs	r3, #12
 8006d74:	e00a      	b.n	8006d8c <UART_SetConfig+0x174c>
 8006d76:	230a      	movs	r3, #10
 8006d78:	e008      	b.n	8006d8c <UART_SetConfig+0x174c>
 8006d7a:	2308      	movs	r3, #8
 8006d7c:	e006      	b.n	8006d8c <UART_SetConfig+0x174c>
 8006d7e:	2306      	movs	r3, #6
 8006d80:	e004      	b.n	8006d8c <UART_SetConfig+0x174c>
 8006d82:	2304      	movs	r3, #4
 8006d84:	e002      	b.n	8006d8c <UART_SetConfig+0x174c>
 8006d86:	2302      	movs	r3, #2
 8006d88:	e000      	b.n	8006d8c <UART_SetConfig+0x174c>
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d90:	005a      	lsls	r2, r3, #1
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	085b      	lsrs	r3, r3, #1
 8006d98:	441a      	add	r2, r3
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006da6:	e1f6      	b.n	8007196 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006da8:	f107 030c 	add.w	r3, r7, #12
 8006dac:	4618      	mov	r0, r3
 8006dae:	f7fc fce7 	bl	8003780 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006db2:	693a      	ldr	r2, [r7, #16]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d044      	beq.n	8006e46 <UART_SetConfig+0x1806>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	d03e      	beq.n	8006e42 <UART_SetConfig+0x1802>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc8:	2b02      	cmp	r3, #2
 8006dca:	d038      	beq.n	8006e3e <UART_SetConfig+0x17fe>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd0:	2b03      	cmp	r3, #3
 8006dd2:	d032      	beq.n	8006e3a <UART_SetConfig+0x17fa>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd8:	2b04      	cmp	r3, #4
 8006dda:	d02c      	beq.n	8006e36 <UART_SetConfig+0x17f6>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de0:	2b05      	cmp	r3, #5
 8006de2:	d026      	beq.n	8006e32 <UART_SetConfig+0x17f2>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de8:	2b06      	cmp	r3, #6
 8006dea:	d020      	beq.n	8006e2e <UART_SetConfig+0x17ee>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df0:	2b07      	cmp	r3, #7
 8006df2:	d01a      	beq.n	8006e2a <UART_SetConfig+0x17ea>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df8:	2b08      	cmp	r3, #8
 8006dfa:	d014      	beq.n	8006e26 <UART_SetConfig+0x17e6>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e00:	2b09      	cmp	r3, #9
 8006e02:	d00e      	beq.n	8006e22 <UART_SetConfig+0x17e2>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e08:	2b0a      	cmp	r3, #10
 8006e0a:	d008      	beq.n	8006e1e <UART_SetConfig+0x17de>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e10:	2b0b      	cmp	r3, #11
 8006e12:	d102      	bne.n	8006e1a <UART_SetConfig+0x17da>
 8006e14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006e18:	e016      	b.n	8006e48 <UART_SetConfig+0x1808>
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	e014      	b.n	8006e48 <UART_SetConfig+0x1808>
 8006e1e:	2380      	movs	r3, #128	; 0x80
 8006e20:	e012      	b.n	8006e48 <UART_SetConfig+0x1808>
 8006e22:	2340      	movs	r3, #64	; 0x40
 8006e24:	e010      	b.n	8006e48 <UART_SetConfig+0x1808>
 8006e26:	2320      	movs	r3, #32
 8006e28:	e00e      	b.n	8006e48 <UART_SetConfig+0x1808>
 8006e2a:	2310      	movs	r3, #16
 8006e2c:	e00c      	b.n	8006e48 <UART_SetConfig+0x1808>
 8006e2e:	230c      	movs	r3, #12
 8006e30:	e00a      	b.n	8006e48 <UART_SetConfig+0x1808>
 8006e32:	230a      	movs	r3, #10
 8006e34:	e008      	b.n	8006e48 <UART_SetConfig+0x1808>
 8006e36:	2308      	movs	r3, #8
 8006e38:	e006      	b.n	8006e48 <UART_SetConfig+0x1808>
 8006e3a:	2306      	movs	r3, #6
 8006e3c:	e004      	b.n	8006e48 <UART_SetConfig+0x1808>
 8006e3e:	2304      	movs	r3, #4
 8006e40:	e002      	b.n	8006e48 <UART_SetConfig+0x1808>
 8006e42:	2302      	movs	r3, #2
 8006e44:	e000      	b.n	8006e48 <UART_SetConfig+0x1808>
 8006e46:	2301      	movs	r3, #1
 8006e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e4c:	005a      	lsls	r2, r3, #1
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	085b      	lsrs	r3, r3, #1
 8006e54:	441a      	add	r2, r3
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006e62:	e198      	b.n	8007196 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e64:	4b87      	ldr	r3, [pc, #540]	; (8007084 <UART_SetConfig+0x1a44>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f003 0320 	and.w	r3, r3, #32
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d05e      	beq.n	8006f2e <UART_SetConfig+0x18ee>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e70:	4b84      	ldr	r3, [pc, #528]	; (8007084 <UART_SetConfig+0x1a44>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	08db      	lsrs	r3, r3, #3
 8006e76:	f003 0303 	and.w	r3, r3, #3
 8006e7a:	4a83      	ldr	r2, [pc, #524]	; (8007088 <UART_SetConfig+0x1a48>)
 8006e7c:	40da      	lsrs	r2, r3
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d044      	beq.n	8006f10 <UART_SetConfig+0x18d0>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	d03e      	beq.n	8006f0c <UART_SetConfig+0x18cc>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e92:	2b02      	cmp	r3, #2
 8006e94:	d038      	beq.n	8006f08 <UART_SetConfig+0x18c8>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e9a:	2b03      	cmp	r3, #3
 8006e9c:	d032      	beq.n	8006f04 <UART_SetConfig+0x18c4>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea2:	2b04      	cmp	r3, #4
 8006ea4:	d02c      	beq.n	8006f00 <UART_SetConfig+0x18c0>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eaa:	2b05      	cmp	r3, #5
 8006eac:	d026      	beq.n	8006efc <UART_SetConfig+0x18bc>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb2:	2b06      	cmp	r3, #6
 8006eb4:	d020      	beq.n	8006ef8 <UART_SetConfig+0x18b8>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eba:	2b07      	cmp	r3, #7
 8006ebc:	d01a      	beq.n	8006ef4 <UART_SetConfig+0x18b4>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec2:	2b08      	cmp	r3, #8
 8006ec4:	d014      	beq.n	8006ef0 <UART_SetConfig+0x18b0>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eca:	2b09      	cmp	r3, #9
 8006ecc:	d00e      	beq.n	8006eec <UART_SetConfig+0x18ac>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed2:	2b0a      	cmp	r3, #10
 8006ed4:	d008      	beq.n	8006ee8 <UART_SetConfig+0x18a8>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eda:	2b0b      	cmp	r3, #11
 8006edc:	d102      	bne.n	8006ee4 <UART_SetConfig+0x18a4>
 8006ede:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ee2:	e016      	b.n	8006f12 <UART_SetConfig+0x18d2>
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	e014      	b.n	8006f12 <UART_SetConfig+0x18d2>
 8006ee8:	2380      	movs	r3, #128	; 0x80
 8006eea:	e012      	b.n	8006f12 <UART_SetConfig+0x18d2>
 8006eec:	2340      	movs	r3, #64	; 0x40
 8006eee:	e010      	b.n	8006f12 <UART_SetConfig+0x18d2>
 8006ef0:	2320      	movs	r3, #32
 8006ef2:	e00e      	b.n	8006f12 <UART_SetConfig+0x18d2>
 8006ef4:	2310      	movs	r3, #16
 8006ef6:	e00c      	b.n	8006f12 <UART_SetConfig+0x18d2>
 8006ef8:	230c      	movs	r3, #12
 8006efa:	e00a      	b.n	8006f12 <UART_SetConfig+0x18d2>
 8006efc:	230a      	movs	r3, #10
 8006efe:	e008      	b.n	8006f12 <UART_SetConfig+0x18d2>
 8006f00:	2308      	movs	r3, #8
 8006f02:	e006      	b.n	8006f12 <UART_SetConfig+0x18d2>
 8006f04:	2306      	movs	r3, #6
 8006f06:	e004      	b.n	8006f12 <UART_SetConfig+0x18d2>
 8006f08:	2304      	movs	r3, #4
 8006f0a:	e002      	b.n	8006f12 <UART_SetConfig+0x18d2>
 8006f0c:	2302      	movs	r3, #2
 8006f0e:	e000      	b.n	8006f12 <UART_SetConfig+0x18d2>
 8006f10:	2301      	movs	r3, #1
 8006f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f16:	005a      	lsls	r2, r3, #1
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	085b      	lsrs	r3, r3, #1
 8006f1e:	441a      	add	r2, r3
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        }
        break;
 8006f2c:	e133      	b.n	8007196 <UART_SetConfig+0x1b56>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d043      	beq.n	8006fbe <UART_SetConfig+0x197e>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d03d      	beq.n	8006fba <UART_SetConfig+0x197a>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f42:	2b02      	cmp	r3, #2
 8006f44:	d037      	beq.n	8006fb6 <UART_SetConfig+0x1976>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f4a:	2b03      	cmp	r3, #3
 8006f4c:	d031      	beq.n	8006fb2 <UART_SetConfig+0x1972>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f52:	2b04      	cmp	r3, #4
 8006f54:	d02b      	beq.n	8006fae <UART_SetConfig+0x196e>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f5a:	2b05      	cmp	r3, #5
 8006f5c:	d025      	beq.n	8006faa <UART_SetConfig+0x196a>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f62:	2b06      	cmp	r3, #6
 8006f64:	d01f      	beq.n	8006fa6 <UART_SetConfig+0x1966>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f6a:	2b07      	cmp	r3, #7
 8006f6c:	d019      	beq.n	8006fa2 <UART_SetConfig+0x1962>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f72:	2b08      	cmp	r3, #8
 8006f74:	d013      	beq.n	8006f9e <UART_SetConfig+0x195e>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f7a:	2b09      	cmp	r3, #9
 8006f7c:	d00d      	beq.n	8006f9a <UART_SetConfig+0x195a>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f82:	2b0a      	cmp	r3, #10
 8006f84:	d007      	beq.n	8006f96 <UART_SetConfig+0x1956>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f8a:	2b0b      	cmp	r3, #11
 8006f8c:	d101      	bne.n	8006f92 <UART_SetConfig+0x1952>
 8006f8e:	4b3f      	ldr	r3, [pc, #252]	; (800708c <UART_SetConfig+0x1a4c>)
 8006f90:	e016      	b.n	8006fc0 <UART_SetConfig+0x1980>
 8006f92:	4b3f      	ldr	r3, [pc, #252]	; (8007090 <UART_SetConfig+0x1a50>)
 8006f94:	e014      	b.n	8006fc0 <UART_SetConfig+0x1980>
 8006f96:	4b3f      	ldr	r3, [pc, #252]	; (8007094 <UART_SetConfig+0x1a54>)
 8006f98:	e012      	b.n	8006fc0 <UART_SetConfig+0x1980>
 8006f9a:	4b3f      	ldr	r3, [pc, #252]	; (8007098 <UART_SetConfig+0x1a58>)
 8006f9c:	e010      	b.n	8006fc0 <UART_SetConfig+0x1980>
 8006f9e:	4b3f      	ldr	r3, [pc, #252]	; (800709c <UART_SetConfig+0x1a5c>)
 8006fa0:	e00e      	b.n	8006fc0 <UART_SetConfig+0x1980>
 8006fa2:	4b3f      	ldr	r3, [pc, #252]	; (80070a0 <UART_SetConfig+0x1a60>)
 8006fa4:	e00c      	b.n	8006fc0 <UART_SetConfig+0x1980>
 8006fa6:	4b3f      	ldr	r3, [pc, #252]	; (80070a4 <UART_SetConfig+0x1a64>)
 8006fa8:	e00a      	b.n	8006fc0 <UART_SetConfig+0x1980>
 8006faa:	4b3f      	ldr	r3, [pc, #252]	; (80070a8 <UART_SetConfig+0x1a68>)
 8006fac:	e008      	b.n	8006fc0 <UART_SetConfig+0x1980>
 8006fae:	4b3f      	ldr	r3, [pc, #252]	; (80070ac <UART_SetConfig+0x1a6c>)
 8006fb0:	e006      	b.n	8006fc0 <UART_SetConfig+0x1980>
 8006fb2:	4b3f      	ldr	r3, [pc, #252]	; (80070b0 <UART_SetConfig+0x1a70>)
 8006fb4:	e004      	b.n	8006fc0 <UART_SetConfig+0x1980>
 8006fb6:	4b3f      	ldr	r3, [pc, #252]	; (80070b4 <UART_SetConfig+0x1a74>)
 8006fb8:	e002      	b.n	8006fc0 <UART_SetConfig+0x1980>
 8006fba:	4b33      	ldr	r3, [pc, #204]	; (8007088 <UART_SetConfig+0x1a48>)
 8006fbc:	e000      	b.n	8006fc0 <UART_SetConfig+0x1980>
 8006fbe:	4b34      	ldr	r3, [pc, #208]	; (8007090 <UART_SetConfig+0x1a50>)
 8006fc0:	687a      	ldr	r2, [r7, #4]
 8006fc2:	6852      	ldr	r2, [r2, #4]
 8006fc4:	0852      	lsrs	r2, r2, #1
 8006fc6:	441a      	add	r2, r3
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006fd4:	e0df      	b.n	8007196 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d045      	beq.n	800706a <UART_SetConfig+0x1a2a>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d03f      	beq.n	8007066 <UART_SetConfig+0x1a26>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d039      	beq.n	8007062 <UART_SetConfig+0x1a22>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff2:	2b03      	cmp	r3, #3
 8006ff4:	d033      	beq.n	800705e <UART_SetConfig+0x1a1e>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffa:	2b04      	cmp	r3, #4
 8006ffc:	d02d      	beq.n	800705a <UART_SetConfig+0x1a1a>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007002:	2b05      	cmp	r3, #5
 8007004:	d027      	beq.n	8007056 <UART_SetConfig+0x1a16>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800700a:	2b06      	cmp	r3, #6
 800700c:	d021      	beq.n	8007052 <UART_SetConfig+0x1a12>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007012:	2b07      	cmp	r3, #7
 8007014:	d01b      	beq.n	800704e <UART_SetConfig+0x1a0e>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800701a:	2b08      	cmp	r3, #8
 800701c:	d015      	beq.n	800704a <UART_SetConfig+0x1a0a>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007022:	2b09      	cmp	r3, #9
 8007024:	d00f      	beq.n	8007046 <UART_SetConfig+0x1a06>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800702a:	2b0a      	cmp	r3, #10
 800702c:	d008      	beq.n	8007040 <UART_SetConfig+0x1a00>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007032:	2b0b      	cmp	r3, #11
 8007034:	d102      	bne.n	800703c <UART_SetConfig+0x19fc>
 8007036:	f647 2312 	movw	r3, #31250	; 0x7a12
 800703a:	e017      	b.n	800706c <UART_SetConfig+0x1a2c>
 800703c:	4b18      	ldr	r3, [pc, #96]	; (80070a0 <UART_SetConfig+0x1a60>)
 800703e:	e015      	b.n	800706c <UART_SetConfig+0x1a2c>
 8007040:	f24f 4324 	movw	r3, #62500	; 0xf424
 8007044:	e012      	b.n	800706c <UART_SetConfig+0x1a2c>
 8007046:	4b1c      	ldr	r3, [pc, #112]	; (80070b8 <UART_SetConfig+0x1a78>)
 8007048:	e010      	b.n	800706c <UART_SetConfig+0x1a2c>
 800704a:	4b1c      	ldr	r3, [pc, #112]	; (80070bc <UART_SetConfig+0x1a7c>)
 800704c:	e00e      	b.n	800706c <UART_SetConfig+0x1a2c>
 800704e:	4b0f      	ldr	r3, [pc, #60]	; (800708c <UART_SetConfig+0x1a4c>)
 8007050:	e00c      	b.n	800706c <UART_SetConfig+0x1a2c>
 8007052:	4b1b      	ldr	r3, [pc, #108]	; (80070c0 <UART_SetConfig+0x1a80>)
 8007054:	e00a      	b.n	800706c <UART_SetConfig+0x1a2c>
 8007056:	4b1b      	ldr	r3, [pc, #108]	; (80070c4 <UART_SetConfig+0x1a84>)
 8007058:	e008      	b.n	800706c <UART_SetConfig+0x1a2c>
 800705a:	4b0e      	ldr	r3, [pc, #56]	; (8007094 <UART_SetConfig+0x1a54>)
 800705c:	e006      	b.n	800706c <UART_SetConfig+0x1a2c>
 800705e:	4b1a      	ldr	r3, [pc, #104]	; (80070c8 <UART_SetConfig+0x1a88>)
 8007060:	e004      	b.n	800706c <UART_SetConfig+0x1a2c>
 8007062:	4b0d      	ldr	r3, [pc, #52]	; (8007098 <UART_SetConfig+0x1a58>)
 8007064:	e002      	b.n	800706c <UART_SetConfig+0x1a2c>
 8007066:	4b0d      	ldr	r3, [pc, #52]	; (800709c <UART_SetConfig+0x1a5c>)
 8007068:	e000      	b.n	800706c <UART_SetConfig+0x1a2c>
 800706a:	4b0d      	ldr	r3, [pc, #52]	; (80070a0 <UART_SetConfig+0x1a60>)
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	6852      	ldr	r2, [r2, #4]
 8007070:	0852      	lsrs	r2, r2, #1
 8007072:	441a      	add	r2, r3
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	fbb2 f3f3 	udiv	r3, r2, r3
 800707c:	b29b      	uxth	r3, r3
 800707e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007080:	e089      	b.n	8007196 <UART_SetConfig+0x1b56>
 8007082:	bf00      	nop
 8007084:	58024400 	.word	0x58024400
 8007088:	03d09000 	.word	0x03d09000
 800708c:	0007a120 	.word	0x0007a120
 8007090:	07a12000 	.word	0x07a12000
 8007094:	000f4240 	.word	0x000f4240
 8007098:	001e8480 	.word	0x001e8480
 800709c:	003d0900 	.word	0x003d0900
 80070a0:	007a1200 	.word	0x007a1200
 80070a4:	00a2c2aa 	.word	0x00a2c2aa
 80070a8:	00c35000 	.word	0x00c35000
 80070ac:	00f42400 	.word	0x00f42400
 80070b0:	01458554 	.word	0x01458554
 80070b4:	01e84800 	.word	0x01e84800
 80070b8:	0001e848 	.word	0x0001e848
 80070bc:	0003d090 	.word	0x0003d090
 80070c0:	000a2c2a 	.word	0x000a2c2a
 80070c4:	000c3500 	.word	0x000c3500
 80070c8:	00145854 	.word	0x00145854
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d04f      	beq.n	8007174 <UART_SetConfig+0x1b34>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d048      	beq.n	800716e <UART_SetConfig+0x1b2e>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e0:	2b02      	cmp	r3, #2
 80070e2:	d041      	beq.n	8007168 <UART_SetConfig+0x1b28>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e8:	2b03      	cmp	r3, #3
 80070ea:	d03a      	beq.n	8007162 <UART_SetConfig+0x1b22>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f0:	2b04      	cmp	r3, #4
 80070f2:	d033      	beq.n	800715c <UART_SetConfig+0x1b1c>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f8:	2b05      	cmp	r3, #5
 80070fa:	d02c      	beq.n	8007156 <UART_SetConfig+0x1b16>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007100:	2b06      	cmp	r3, #6
 8007102:	d025      	beq.n	8007150 <UART_SetConfig+0x1b10>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007108:	2b07      	cmp	r3, #7
 800710a:	d01e      	beq.n	800714a <UART_SetConfig+0x1b0a>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007110:	2b08      	cmp	r3, #8
 8007112:	d017      	beq.n	8007144 <UART_SetConfig+0x1b04>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007118:	2b09      	cmp	r3, #9
 800711a:	d010      	beq.n	800713e <UART_SetConfig+0x1afe>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007120:	2b0a      	cmp	r3, #10
 8007122:	d009      	beq.n	8007138 <UART_SetConfig+0x1af8>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007128:	2b0b      	cmp	r3, #11
 800712a:	d102      	bne.n	8007132 <UART_SetConfig+0x1af2>
 800712c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007130:	e022      	b.n	8007178 <UART_SetConfig+0x1b38>
 8007132:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007136:	e01f      	b.n	8007178 <UART_SetConfig+0x1b38>
 8007138:	f44f 7300 	mov.w	r3, #512	; 0x200
 800713c:	e01c      	b.n	8007178 <UART_SetConfig+0x1b38>
 800713e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007142:	e019      	b.n	8007178 <UART_SetConfig+0x1b38>
 8007144:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007148:	e016      	b.n	8007178 <UART_SetConfig+0x1b38>
 800714a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800714e:	e013      	b.n	8007178 <UART_SetConfig+0x1b38>
 8007150:	f241 5354 	movw	r3, #5460	; 0x1554
 8007154:	e010      	b.n	8007178 <UART_SetConfig+0x1b38>
 8007156:	f641 1398 	movw	r3, #6552	; 0x1998
 800715a:	e00d      	b.n	8007178 <UART_SetConfig+0x1b38>
 800715c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007160:	e00a      	b.n	8007178 <UART_SetConfig+0x1b38>
 8007162:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 8007166:	e007      	b.n	8007178 <UART_SetConfig+0x1b38>
 8007168:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800716c:	e004      	b.n	8007178 <UART_SetConfig+0x1b38>
 800716e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007172:	e001      	b.n	8007178 <UART_SetConfig+0x1b38>
 8007174:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	6852      	ldr	r2, [r2, #4]
 800717c:	0852      	lsrs	r2, r2, #1
 800717e:	441a      	add	r2, r3
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	fbb2 f3f3 	udiv	r3, r2, r3
 8007188:	b29b      	uxth	r3, r3
 800718a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800718c:	e003      	b.n	8007196 <UART_SetConfig+0x1b56>
      default:
        ret = HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 8007194:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007196:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007198:	2b0f      	cmp	r3, #15
 800719a:	d916      	bls.n	80071ca <UART_SetConfig+0x1b8a>
 800719c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800719e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071a2:	d212      	bcs.n	80071ca <UART_SetConfig+0x1b8a>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	f023 030f 	bic.w	r3, r3, #15
 80071ac:	84fb      	strh	r3, [r7, #38]	; 0x26
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071b0:	085b      	lsrs	r3, r3, #1
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	f003 0307 	and.w	r3, r3, #7
 80071b8:	b29a      	uxth	r2, r3
 80071ba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80071bc:	4313      	orrs	r3, r2
 80071be:	84fb      	strh	r3, [r7, #38]	; 0x26
      huart->Instance->BRR = brrtemp;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80071c6:	60da      	str	r2, [r3, #12]
 80071c8:	e3a3      	b.n	8007912 <UART_SetConfig+0x22d2>
    }
    else
    {
      ret = HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80071d0:	e39f      	b.n	8007912 <UART_SetConfig+0x22d2>
    }
  }
  else
  {
    switch (clocksource)
 80071d2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80071d6:	2b40      	cmp	r3, #64	; 0x40
 80071d8:	f200 8388 	bhi.w	80078ec <UART_SetConfig+0x22ac>
 80071dc:	a201      	add	r2, pc, #4	; (adr r2, 80071e4 <UART_SetConfig+0x1ba4>)
 80071de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071e2:	bf00      	nop
 80071e4:	080072e9 	.word	0x080072e9
 80071e8:	0800739f 	.word	0x0800739f
 80071ec:	080078ed 	.word	0x080078ed
 80071f0:	080078ed 	.word	0x080078ed
 80071f4:	08007455 	.word	0x08007455
 80071f8:	080078ed 	.word	0x080078ed
 80071fc:	080078ed 	.word	0x080078ed
 8007200:	080078ed 	.word	0x080078ed
 8007204:	0800750f 	.word	0x0800750f
 8007208:	080078ed 	.word	0x080078ed
 800720c:	080078ed 	.word	0x080078ed
 8007210:	080078ed 	.word	0x080078ed
 8007214:	080078ed 	.word	0x080078ed
 8007218:	080078ed 	.word	0x080078ed
 800721c:	080078ed 	.word	0x080078ed
 8007220:	080078ed 	.word	0x080078ed
 8007224:	080075c9 	.word	0x080075c9
 8007228:	080078ed 	.word	0x080078ed
 800722c:	080078ed 	.word	0x080078ed
 8007230:	080078ed 	.word	0x080078ed
 8007234:	080078ed 	.word	0x080078ed
 8007238:	080078ed 	.word	0x080078ed
 800723c:	080078ed 	.word	0x080078ed
 8007240:	080078ed 	.word	0x080078ed
 8007244:	080078ed 	.word	0x080078ed
 8007248:	080078ed 	.word	0x080078ed
 800724c:	080078ed 	.word	0x080078ed
 8007250:	080078ed 	.word	0x080078ed
 8007254:	080078ed 	.word	0x080078ed
 8007258:	080078ed 	.word	0x080078ed
 800725c:	080078ed 	.word	0x080078ed
 8007260:	080078ed 	.word	0x080078ed
 8007264:	08007739 	.word	0x08007739
 8007268:	080078ed 	.word	0x080078ed
 800726c:	080078ed 	.word	0x080078ed
 8007270:	080078ed 	.word	0x080078ed
 8007274:	080078ed 	.word	0x080078ed
 8007278:	080078ed 	.word	0x080078ed
 800727c:	080078ed 	.word	0x080078ed
 8007280:	080078ed 	.word	0x080078ed
 8007284:	080078ed 	.word	0x080078ed
 8007288:	080078ed 	.word	0x080078ed
 800728c:	080078ed 	.word	0x080078ed
 8007290:	080078ed 	.word	0x080078ed
 8007294:	080078ed 	.word	0x080078ed
 8007298:	080078ed 	.word	0x080078ed
 800729c:	080078ed 	.word	0x080078ed
 80072a0:	080078ed 	.word	0x080078ed
 80072a4:	080078ed 	.word	0x080078ed
 80072a8:	080078ed 	.word	0x080078ed
 80072ac:	080078ed 	.word	0x080078ed
 80072b0:	080078ed 	.word	0x080078ed
 80072b4:	080078ed 	.word	0x080078ed
 80072b8:	080078ed 	.word	0x080078ed
 80072bc:	080078ed 	.word	0x080078ed
 80072c0:	080078ed 	.word	0x080078ed
 80072c4:	080078ed 	.word	0x080078ed
 80072c8:	080078ed 	.word	0x080078ed
 80072cc:	080078ed 	.word	0x080078ed
 80072d0:	080078ed 	.word	0x080078ed
 80072d4:	080078ed 	.word	0x080078ed
 80072d8:	080078ed 	.word	0x080078ed
 80072dc:	080078ed 	.word	0x080078ed
 80072e0:	080078ed 	.word	0x080078ed
 80072e4:	0800782d 	.word	0x0800782d
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072e8:	f7fb f9cc 	bl	8002684 <HAL_RCC_GetPCLK1Freq>
 80072ec:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d044      	beq.n	8007380 <UART_SetConfig+0x1d40>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d03e      	beq.n	800737c <UART_SetConfig+0x1d3c>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007302:	2b02      	cmp	r3, #2
 8007304:	d038      	beq.n	8007378 <UART_SetConfig+0x1d38>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800730a:	2b03      	cmp	r3, #3
 800730c:	d032      	beq.n	8007374 <UART_SetConfig+0x1d34>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007312:	2b04      	cmp	r3, #4
 8007314:	d02c      	beq.n	8007370 <UART_SetConfig+0x1d30>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731a:	2b05      	cmp	r3, #5
 800731c:	d026      	beq.n	800736c <UART_SetConfig+0x1d2c>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007322:	2b06      	cmp	r3, #6
 8007324:	d020      	beq.n	8007368 <UART_SetConfig+0x1d28>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800732a:	2b07      	cmp	r3, #7
 800732c:	d01a      	beq.n	8007364 <UART_SetConfig+0x1d24>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007332:	2b08      	cmp	r3, #8
 8007334:	d014      	beq.n	8007360 <UART_SetConfig+0x1d20>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800733a:	2b09      	cmp	r3, #9
 800733c:	d00e      	beq.n	800735c <UART_SetConfig+0x1d1c>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007342:	2b0a      	cmp	r3, #10
 8007344:	d008      	beq.n	8007358 <UART_SetConfig+0x1d18>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800734a:	2b0b      	cmp	r3, #11
 800734c:	d102      	bne.n	8007354 <UART_SetConfig+0x1d14>
 800734e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007352:	e016      	b.n	8007382 <UART_SetConfig+0x1d42>
 8007354:	2301      	movs	r3, #1
 8007356:	e014      	b.n	8007382 <UART_SetConfig+0x1d42>
 8007358:	2380      	movs	r3, #128	; 0x80
 800735a:	e012      	b.n	8007382 <UART_SetConfig+0x1d42>
 800735c:	2340      	movs	r3, #64	; 0x40
 800735e:	e010      	b.n	8007382 <UART_SetConfig+0x1d42>
 8007360:	2320      	movs	r3, #32
 8007362:	e00e      	b.n	8007382 <UART_SetConfig+0x1d42>
 8007364:	2310      	movs	r3, #16
 8007366:	e00c      	b.n	8007382 <UART_SetConfig+0x1d42>
 8007368:	230c      	movs	r3, #12
 800736a:	e00a      	b.n	8007382 <UART_SetConfig+0x1d42>
 800736c:	230a      	movs	r3, #10
 800736e:	e008      	b.n	8007382 <UART_SetConfig+0x1d42>
 8007370:	2308      	movs	r3, #8
 8007372:	e006      	b.n	8007382 <UART_SetConfig+0x1d42>
 8007374:	2306      	movs	r3, #6
 8007376:	e004      	b.n	8007382 <UART_SetConfig+0x1d42>
 8007378:	2304      	movs	r3, #4
 800737a:	e002      	b.n	8007382 <UART_SetConfig+0x1d42>
 800737c:	2302      	movs	r3, #2
 800737e:	e000      	b.n	8007382 <UART_SetConfig+0x1d42>
 8007380:	2301      	movs	r3, #1
 8007382:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007384:	fbb2 f2f3 	udiv	r2, r2, r3
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	085b      	lsrs	r3, r3, #1
 800738e:	441a      	add	r2, r3
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	685b      	ldr	r3, [r3, #4]
 8007394:	fbb2 f3f3 	udiv	r3, r2, r3
 8007398:	b29b      	uxth	r3, r3
 800739a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800739c:	e2aa      	b.n	80078f4 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800739e:	f7fb f987 	bl	80026b0 <HAL_RCC_GetPCLK2Freq>
 80073a2:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d044      	beq.n	8007436 <UART_SetConfig+0x1df6>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	d03e      	beq.n	8007432 <UART_SetConfig+0x1df2>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b8:	2b02      	cmp	r3, #2
 80073ba:	d038      	beq.n	800742e <UART_SetConfig+0x1dee>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c0:	2b03      	cmp	r3, #3
 80073c2:	d032      	beq.n	800742a <UART_SetConfig+0x1dea>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c8:	2b04      	cmp	r3, #4
 80073ca:	d02c      	beq.n	8007426 <UART_SetConfig+0x1de6>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d0:	2b05      	cmp	r3, #5
 80073d2:	d026      	beq.n	8007422 <UART_SetConfig+0x1de2>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d8:	2b06      	cmp	r3, #6
 80073da:	d020      	beq.n	800741e <UART_SetConfig+0x1dde>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e0:	2b07      	cmp	r3, #7
 80073e2:	d01a      	beq.n	800741a <UART_SetConfig+0x1dda>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e8:	2b08      	cmp	r3, #8
 80073ea:	d014      	beq.n	8007416 <UART_SetConfig+0x1dd6>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f0:	2b09      	cmp	r3, #9
 80073f2:	d00e      	beq.n	8007412 <UART_SetConfig+0x1dd2>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f8:	2b0a      	cmp	r3, #10
 80073fa:	d008      	beq.n	800740e <UART_SetConfig+0x1dce>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007400:	2b0b      	cmp	r3, #11
 8007402:	d102      	bne.n	800740a <UART_SetConfig+0x1dca>
 8007404:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007408:	e016      	b.n	8007438 <UART_SetConfig+0x1df8>
 800740a:	2301      	movs	r3, #1
 800740c:	e014      	b.n	8007438 <UART_SetConfig+0x1df8>
 800740e:	2380      	movs	r3, #128	; 0x80
 8007410:	e012      	b.n	8007438 <UART_SetConfig+0x1df8>
 8007412:	2340      	movs	r3, #64	; 0x40
 8007414:	e010      	b.n	8007438 <UART_SetConfig+0x1df8>
 8007416:	2320      	movs	r3, #32
 8007418:	e00e      	b.n	8007438 <UART_SetConfig+0x1df8>
 800741a:	2310      	movs	r3, #16
 800741c:	e00c      	b.n	8007438 <UART_SetConfig+0x1df8>
 800741e:	230c      	movs	r3, #12
 8007420:	e00a      	b.n	8007438 <UART_SetConfig+0x1df8>
 8007422:	230a      	movs	r3, #10
 8007424:	e008      	b.n	8007438 <UART_SetConfig+0x1df8>
 8007426:	2308      	movs	r3, #8
 8007428:	e006      	b.n	8007438 <UART_SetConfig+0x1df8>
 800742a:	2306      	movs	r3, #6
 800742c:	e004      	b.n	8007438 <UART_SetConfig+0x1df8>
 800742e:	2304      	movs	r3, #4
 8007430:	e002      	b.n	8007438 <UART_SetConfig+0x1df8>
 8007432:	2302      	movs	r3, #2
 8007434:	e000      	b.n	8007438 <UART_SetConfig+0x1df8>
 8007436:	2301      	movs	r3, #1
 8007438:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800743a:	fbb2 f2f3 	udiv	r2, r2, r3
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	085b      	lsrs	r3, r3, #1
 8007444:	441a      	add	r2, r3
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	fbb2 f3f3 	udiv	r3, r2, r3
 800744e:	b29b      	uxth	r3, r3
 8007450:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007452:	e24f      	b.n	80078f4 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007454:	f107 0318 	add.w	r3, r7, #24
 8007458:	4618      	mov	r0, r3
 800745a:	f7fc f845 	bl	80034e8 <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800745e:	69fa      	ldr	r2, [r7, #28]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007464:	2b00      	cmp	r3, #0
 8007466:	d044      	beq.n	80074f2 <UART_SetConfig+0x1eb2>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800746c:	2b01      	cmp	r3, #1
 800746e:	d03e      	beq.n	80074ee <UART_SetConfig+0x1eae>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007474:	2b02      	cmp	r3, #2
 8007476:	d038      	beq.n	80074ea <UART_SetConfig+0x1eaa>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800747c:	2b03      	cmp	r3, #3
 800747e:	d032      	beq.n	80074e6 <UART_SetConfig+0x1ea6>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007484:	2b04      	cmp	r3, #4
 8007486:	d02c      	beq.n	80074e2 <UART_SetConfig+0x1ea2>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800748c:	2b05      	cmp	r3, #5
 800748e:	d026      	beq.n	80074de <UART_SetConfig+0x1e9e>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007494:	2b06      	cmp	r3, #6
 8007496:	d020      	beq.n	80074da <UART_SetConfig+0x1e9a>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800749c:	2b07      	cmp	r3, #7
 800749e:	d01a      	beq.n	80074d6 <UART_SetConfig+0x1e96>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a4:	2b08      	cmp	r3, #8
 80074a6:	d014      	beq.n	80074d2 <UART_SetConfig+0x1e92>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ac:	2b09      	cmp	r3, #9
 80074ae:	d00e      	beq.n	80074ce <UART_SetConfig+0x1e8e>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b4:	2b0a      	cmp	r3, #10
 80074b6:	d008      	beq.n	80074ca <UART_SetConfig+0x1e8a>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074bc:	2b0b      	cmp	r3, #11
 80074be:	d102      	bne.n	80074c6 <UART_SetConfig+0x1e86>
 80074c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80074c4:	e016      	b.n	80074f4 <UART_SetConfig+0x1eb4>
 80074c6:	2301      	movs	r3, #1
 80074c8:	e014      	b.n	80074f4 <UART_SetConfig+0x1eb4>
 80074ca:	2380      	movs	r3, #128	; 0x80
 80074cc:	e012      	b.n	80074f4 <UART_SetConfig+0x1eb4>
 80074ce:	2340      	movs	r3, #64	; 0x40
 80074d0:	e010      	b.n	80074f4 <UART_SetConfig+0x1eb4>
 80074d2:	2320      	movs	r3, #32
 80074d4:	e00e      	b.n	80074f4 <UART_SetConfig+0x1eb4>
 80074d6:	2310      	movs	r3, #16
 80074d8:	e00c      	b.n	80074f4 <UART_SetConfig+0x1eb4>
 80074da:	230c      	movs	r3, #12
 80074dc:	e00a      	b.n	80074f4 <UART_SetConfig+0x1eb4>
 80074de:	230a      	movs	r3, #10
 80074e0:	e008      	b.n	80074f4 <UART_SetConfig+0x1eb4>
 80074e2:	2308      	movs	r3, #8
 80074e4:	e006      	b.n	80074f4 <UART_SetConfig+0x1eb4>
 80074e6:	2306      	movs	r3, #6
 80074e8:	e004      	b.n	80074f4 <UART_SetConfig+0x1eb4>
 80074ea:	2304      	movs	r3, #4
 80074ec:	e002      	b.n	80074f4 <UART_SetConfig+0x1eb4>
 80074ee:	2302      	movs	r3, #2
 80074f0:	e000      	b.n	80074f4 <UART_SetConfig+0x1eb4>
 80074f2:	2301      	movs	r3, #1
 80074f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	085b      	lsrs	r3, r3, #1
 80074fe:	441a      	add	r2, r3
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	fbb2 f3f3 	udiv	r3, r2, r3
 8007508:	b29b      	uxth	r3, r3
 800750a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800750c:	e1f2      	b.n	80078f4 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800750e:	f107 030c 	add.w	r3, r7, #12
 8007512:	4618      	mov	r0, r3
 8007514:	f7fc f934 	bl	8003780 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007518:	693a      	ldr	r2, [r7, #16]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800751e:	2b00      	cmp	r3, #0
 8007520:	d044      	beq.n	80075ac <UART_SetConfig+0x1f6c>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007526:	2b01      	cmp	r3, #1
 8007528:	d03e      	beq.n	80075a8 <UART_SetConfig+0x1f68>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752e:	2b02      	cmp	r3, #2
 8007530:	d038      	beq.n	80075a4 <UART_SetConfig+0x1f64>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007536:	2b03      	cmp	r3, #3
 8007538:	d032      	beq.n	80075a0 <UART_SetConfig+0x1f60>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800753e:	2b04      	cmp	r3, #4
 8007540:	d02c      	beq.n	800759c <UART_SetConfig+0x1f5c>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007546:	2b05      	cmp	r3, #5
 8007548:	d026      	beq.n	8007598 <UART_SetConfig+0x1f58>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800754e:	2b06      	cmp	r3, #6
 8007550:	d020      	beq.n	8007594 <UART_SetConfig+0x1f54>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007556:	2b07      	cmp	r3, #7
 8007558:	d01a      	beq.n	8007590 <UART_SetConfig+0x1f50>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800755e:	2b08      	cmp	r3, #8
 8007560:	d014      	beq.n	800758c <UART_SetConfig+0x1f4c>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007566:	2b09      	cmp	r3, #9
 8007568:	d00e      	beq.n	8007588 <UART_SetConfig+0x1f48>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800756e:	2b0a      	cmp	r3, #10
 8007570:	d008      	beq.n	8007584 <UART_SetConfig+0x1f44>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007576:	2b0b      	cmp	r3, #11
 8007578:	d102      	bne.n	8007580 <UART_SetConfig+0x1f40>
 800757a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800757e:	e016      	b.n	80075ae <UART_SetConfig+0x1f6e>
 8007580:	2301      	movs	r3, #1
 8007582:	e014      	b.n	80075ae <UART_SetConfig+0x1f6e>
 8007584:	2380      	movs	r3, #128	; 0x80
 8007586:	e012      	b.n	80075ae <UART_SetConfig+0x1f6e>
 8007588:	2340      	movs	r3, #64	; 0x40
 800758a:	e010      	b.n	80075ae <UART_SetConfig+0x1f6e>
 800758c:	2320      	movs	r3, #32
 800758e:	e00e      	b.n	80075ae <UART_SetConfig+0x1f6e>
 8007590:	2310      	movs	r3, #16
 8007592:	e00c      	b.n	80075ae <UART_SetConfig+0x1f6e>
 8007594:	230c      	movs	r3, #12
 8007596:	e00a      	b.n	80075ae <UART_SetConfig+0x1f6e>
 8007598:	230a      	movs	r3, #10
 800759a:	e008      	b.n	80075ae <UART_SetConfig+0x1f6e>
 800759c:	2308      	movs	r3, #8
 800759e:	e006      	b.n	80075ae <UART_SetConfig+0x1f6e>
 80075a0:	2306      	movs	r3, #6
 80075a2:	e004      	b.n	80075ae <UART_SetConfig+0x1f6e>
 80075a4:	2304      	movs	r3, #4
 80075a6:	e002      	b.n	80075ae <UART_SetConfig+0x1f6e>
 80075a8:	2302      	movs	r3, #2
 80075aa:	e000      	b.n	80075ae <UART_SetConfig+0x1f6e>
 80075ac:	2301      	movs	r3, #1
 80075ae:	fbb2 f2f3 	udiv	r2, r2, r3
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	085b      	lsrs	r3, r3, #1
 80075b8:	441a      	add	r2, r3
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	685b      	ldr	r3, [r3, #4]
 80075be:	fbb2 f3f3 	udiv	r3, r2, r3
 80075c2:	b29b      	uxth	r3, r3
 80075c4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80075c6:	e195      	b.n	80078f4 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80075c8:	4b87      	ldr	r3, [pc, #540]	; (80077e8 <UART_SetConfig+0x21a8>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f003 0320 	and.w	r3, r3, #32
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d05d      	beq.n	8007690 <UART_SetConfig+0x2050>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80075d4:	4b84      	ldr	r3, [pc, #528]	; (80077e8 <UART_SetConfig+0x21a8>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	08db      	lsrs	r3, r3, #3
 80075da:	f003 0303 	and.w	r3, r3, #3
 80075de:	4a83      	ldr	r2, [pc, #524]	; (80077ec <UART_SetConfig+0x21ac>)
 80075e0:	40da      	lsrs	r2, r3
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d044      	beq.n	8007674 <UART_SetConfig+0x2034>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	d03e      	beq.n	8007670 <UART_SetConfig+0x2030>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075f6:	2b02      	cmp	r3, #2
 80075f8:	d038      	beq.n	800766c <UART_SetConfig+0x202c>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075fe:	2b03      	cmp	r3, #3
 8007600:	d032      	beq.n	8007668 <UART_SetConfig+0x2028>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007606:	2b04      	cmp	r3, #4
 8007608:	d02c      	beq.n	8007664 <UART_SetConfig+0x2024>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800760e:	2b05      	cmp	r3, #5
 8007610:	d026      	beq.n	8007660 <UART_SetConfig+0x2020>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007616:	2b06      	cmp	r3, #6
 8007618:	d020      	beq.n	800765c <UART_SetConfig+0x201c>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800761e:	2b07      	cmp	r3, #7
 8007620:	d01a      	beq.n	8007658 <UART_SetConfig+0x2018>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007626:	2b08      	cmp	r3, #8
 8007628:	d014      	beq.n	8007654 <UART_SetConfig+0x2014>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800762e:	2b09      	cmp	r3, #9
 8007630:	d00e      	beq.n	8007650 <UART_SetConfig+0x2010>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007636:	2b0a      	cmp	r3, #10
 8007638:	d008      	beq.n	800764c <UART_SetConfig+0x200c>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763e:	2b0b      	cmp	r3, #11
 8007640:	d102      	bne.n	8007648 <UART_SetConfig+0x2008>
 8007642:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007646:	e016      	b.n	8007676 <UART_SetConfig+0x2036>
 8007648:	2301      	movs	r3, #1
 800764a:	e014      	b.n	8007676 <UART_SetConfig+0x2036>
 800764c:	2380      	movs	r3, #128	; 0x80
 800764e:	e012      	b.n	8007676 <UART_SetConfig+0x2036>
 8007650:	2340      	movs	r3, #64	; 0x40
 8007652:	e010      	b.n	8007676 <UART_SetConfig+0x2036>
 8007654:	2320      	movs	r3, #32
 8007656:	e00e      	b.n	8007676 <UART_SetConfig+0x2036>
 8007658:	2310      	movs	r3, #16
 800765a:	e00c      	b.n	8007676 <UART_SetConfig+0x2036>
 800765c:	230c      	movs	r3, #12
 800765e:	e00a      	b.n	8007676 <UART_SetConfig+0x2036>
 8007660:	230a      	movs	r3, #10
 8007662:	e008      	b.n	8007676 <UART_SetConfig+0x2036>
 8007664:	2308      	movs	r3, #8
 8007666:	e006      	b.n	8007676 <UART_SetConfig+0x2036>
 8007668:	2306      	movs	r3, #6
 800766a:	e004      	b.n	8007676 <UART_SetConfig+0x2036>
 800766c:	2304      	movs	r3, #4
 800766e:	e002      	b.n	8007676 <UART_SetConfig+0x2036>
 8007670:	2302      	movs	r3, #2
 8007672:	e000      	b.n	8007676 <UART_SetConfig+0x2036>
 8007674:	2301      	movs	r3, #1
 8007676:	fbb2 f2f3 	udiv	r2, r2, r3
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	685b      	ldr	r3, [r3, #4]
 800767e:	085b      	lsrs	r3, r3, #1
 8007680:	441a      	add	r2, r3
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	fbb2 f3f3 	udiv	r3, r2, r3
 800768a:	b29b      	uxth	r3, r3
 800768c:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        }
        break;
 800768e:	e131      	b.n	80078f4 <UART_SetConfig+0x22b4>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007694:	2b00      	cmp	r3, #0
 8007696:	d043      	beq.n	8007720 <UART_SetConfig+0x20e0>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800769c:	2b01      	cmp	r3, #1
 800769e:	d03d      	beq.n	800771c <UART_SetConfig+0x20dc>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076a4:	2b02      	cmp	r3, #2
 80076a6:	d037      	beq.n	8007718 <UART_SetConfig+0x20d8>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ac:	2b03      	cmp	r3, #3
 80076ae:	d031      	beq.n	8007714 <UART_SetConfig+0x20d4>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076b4:	2b04      	cmp	r3, #4
 80076b6:	d02b      	beq.n	8007710 <UART_SetConfig+0x20d0>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076bc:	2b05      	cmp	r3, #5
 80076be:	d025      	beq.n	800770c <UART_SetConfig+0x20cc>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076c4:	2b06      	cmp	r3, #6
 80076c6:	d01f      	beq.n	8007708 <UART_SetConfig+0x20c8>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076cc:	2b07      	cmp	r3, #7
 80076ce:	d019      	beq.n	8007704 <UART_SetConfig+0x20c4>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076d4:	2b08      	cmp	r3, #8
 80076d6:	d013      	beq.n	8007700 <UART_SetConfig+0x20c0>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076dc:	2b09      	cmp	r3, #9
 80076de:	d00d      	beq.n	80076fc <UART_SetConfig+0x20bc>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076e4:	2b0a      	cmp	r3, #10
 80076e6:	d007      	beq.n	80076f8 <UART_SetConfig+0x20b8>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ec:	2b0b      	cmp	r3, #11
 80076ee:	d101      	bne.n	80076f4 <UART_SetConfig+0x20b4>
 80076f0:	4b3f      	ldr	r3, [pc, #252]	; (80077f0 <UART_SetConfig+0x21b0>)
 80076f2:	e016      	b.n	8007722 <UART_SetConfig+0x20e2>
 80076f4:	4b3d      	ldr	r3, [pc, #244]	; (80077ec <UART_SetConfig+0x21ac>)
 80076f6:	e014      	b.n	8007722 <UART_SetConfig+0x20e2>
 80076f8:	4b3e      	ldr	r3, [pc, #248]	; (80077f4 <UART_SetConfig+0x21b4>)
 80076fa:	e012      	b.n	8007722 <UART_SetConfig+0x20e2>
 80076fc:	4b3e      	ldr	r3, [pc, #248]	; (80077f8 <UART_SetConfig+0x21b8>)
 80076fe:	e010      	b.n	8007722 <UART_SetConfig+0x20e2>
 8007700:	4b3e      	ldr	r3, [pc, #248]	; (80077fc <UART_SetConfig+0x21bc>)
 8007702:	e00e      	b.n	8007722 <UART_SetConfig+0x20e2>
 8007704:	4b3e      	ldr	r3, [pc, #248]	; (8007800 <UART_SetConfig+0x21c0>)
 8007706:	e00c      	b.n	8007722 <UART_SetConfig+0x20e2>
 8007708:	4b3e      	ldr	r3, [pc, #248]	; (8007804 <UART_SetConfig+0x21c4>)
 800770a:	e00a      	b.n	8007722 <UART_SetConfig+0x20e2>
 800770c:	4b3e      	ldr	r3, [pc, #248]	; (8007808 <UART_SetConfig+0x21c8>)
 800770e:	e008      	b.n	8007722 <UART_SetConfig+0x20e2>
 8007710:	4b3e      	ldr	r3, [pc, #248]	; (800780c <UART_SetConfig+0x21cc>)
 8007712:	e006      	b.n	8007722 <UART_SetConfig+0x20e2>
 8007714:	4b3e      	ldr	r3, [pc, #248]	; (8007810 <UART_SetConfig+0x21d0>)
 8007716:	e004      	b.n	8007722 <UART_SetConfig+0x20e2>
 8007718:	4b3e      	ldr	r3, [pc, #248]	; (8007814 <UART_SetConfig+0x21d4>)
 800771a:	e002      	b.n	8007722 <UART_SetConfig+0x20e2>
 800771c:	4b3e      	ldr	r3, [pc, #248]	; (8007818 <UART_SetConfig+0x21d8>)
 800771e:	e000      	b.n	8007722 <UART_SetConfig+0x20e2>
 8007720:	4b32      	ldr	r3, [pc, #200]	; (80077ec <UART_SetConfig+0x21ac>)
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	6852      	ldr	r2, [r2, #4]
 8007726:	0852      	lsrs	r2, r2, #1
 8007728:	441a      	add	r2, r3
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007732:	b29b      	uxth	r3, r3
 8007734:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007736:	e0dd      	b.n	80078f4 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800773c:	2b00      	cmp	r3, #0
 800773e:	d046      	beq.n	80077ce <UART_SetConfig+0x218e>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007744:	2b01      	cmp	r3, #1
 8007746:	d040      	beq.n	80077ca <UART_SetConfig+0x218a>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800774c:	2b02      	cmp	r3, #2
 800774e:	d03a      	beq.n	80077c6 <UART_SetConfig+0x2186>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007754:	2b03      	cmp	r3, #3
 8007756:	d034      	beq.n	80077c2 <UART_SetConfig+0x2182>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800775c:	2b04      	cmp	r3, #4
 800775e:	d02e      	beq.n	80077be <UART_SetConfig+0x217e>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007764:	2b05      	cmp	r3, #5
 8007766:	d028      	beq.n	80077ba <UART_SetConfig+0x217a>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800776c:	2b06      	cmp	r3, #6
 800776e:	d022      	beq.n	80077b6 <UART_SetConfig+0x2176>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007774:	2b07      	cmp	r3, #7
 8007776:	d01c      	beq.n	80077b2 <UART_SetConfig+0x2172>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800777c:	2b08      	cmp	r3, #8
 800777e:	d016      	beq.n	80077ae <UART_SetConfig+0x216e>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007784:	2b09      	cmp	r3, #9
 8007786:	d00f      	beq.n	80077a8 <UART_SetConfig+0x2168>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800778c:	2b0a      	cmp	r3, #10
 800778e:	d008      	beq.n	80077a2 <UART_SetConfig+0x2162>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007794:	2b0b      	cmp	r3, #11
 8007796:	d102      	bne.n	800779e <UART_SetConfig+0x215e>
 8007798:	f643 5309 	movw	r3, #15625	; 0x3d09
 800779c:	e018      	b.n	80077d0 <UART_SetConfig+0x2190>
 800779e:	4b18      	ldr	r3, [pc, #96]	; (8007800 <UART_SetConfig+0x21c0>)
 80077a0:	e016      	b.n	80077d0 <UART_SetConfig+0x2190>
 80077a2:	f647 2312 	movw	r3, #31250	; 0x7a12
 80077a6:	e013      	b.n	80077d0 <UART_SetConfig+0x2190>
 80077a8:	f24f 4324 	movw	r3, #62500	; 0xf424
 80077ac:	e010      	b.n	80077d0 <UART_SetConfig+0x2190>
 80077ae:	4b1b      	ldr	r3, [pc, #108]	; (800781c <UART_SetConfig+0x21dc>)
 80077b0:	e00e      	b.n	80077d0 <UART_SetConfig+0x2190>
 80077b2:	4b0f      	ldr	r3, [pc, #60]	; (80077f0 <UART_SetConfig+0x21b0>)
 80077b4:	e00c      	b.n	80077d0 <UART_SetConfig+0x2190>
 80077b6:	4b1a      	ldr	r3, [pc, #104]	; (8007820 <UART_SetConfig+0x21e0>)
 80077b8:	e00a      	b.n	80077d0 <UART_SetConfig+0x2190>
 80077ba:	4b1a      	ldr	r3, [pc, #104]	; (8007824 <UART_SetConfig+0x21e4>)
 80077bc:	e008      	b.n	80077d0 <UART_SetConfig+0x2190>
 80077be:	4b0d      	ldr	r3, [pc, #52]	; (80077f4 <UART_SetConfig+0x21b4>)
 80077c0:	e006      	b.n	80077d0 <UART_SetConfig+0x2190>
 80077c2:	4b19      	ldr	r3, [pc, #100]	; (8007828 <UART_SetConfig+0x21e8>)
 80077c4:	e004      	b.n	80077d0 <UART_SetConfig+0x2190>
 80077c6:	4b0c      	ldr	r3, [pc, #48]	; (80077f8 <UART_SetConfig+0x21b8>)
 80077c8:	e002      	b.n	80077d0 <UART_SetConfig+0x2190>
 80077ca:	4b0c      	ldr	r3, [pc, #48]	; (80077fc <UART_SetConfig+0x21bc>)
 80077cc:	e000      	b.n	80077d0 <UART_SetConfig+0x2190>
 80077ce:	4b0c      	ldr	r3, [pc, #48]	; (8007800 <UART_SetConfig+0x21c0>)
 80077d0:	687a      	ldr	r2, [r7, #4]
 80077d2:	6852      	ldr	r2, [r2, #4]
 80077d4:	0852      	lsrs	r2, r2, #1
 80077d6:	441a      	add	r2, r3
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	685b      	ldr	r3, [r3, #4]
 80077dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80077e4:	e086      	b.n	80078f4 <UART_SetConfig+0x22b4>
 80077e6:	bf00      	nop
 80077e8:	58024400 	.word	0x58024400
 80077ec:	03d09000 	.word	0x03d09000
 80077f0:	0003d090 	.word	0x0003d090
 80077f4:	0007a120 	.word	0x0007a120
 80077f8:	000f4240 	.word	0x000f4240
 80077fc:	001e8480 	.word	0x001e8480
 8007800:	003d0900 	.word	0x003d0900
 8007804:	00516155 	.word	0x00516155
 8007808:	0061a800 	.word	0x0061a800
 800780c:	007a1200 	.word	0x007a1200
 8007810:	00a2c2aa 	.word	0x00a2c2aa
 8007814:	00f42400 	.word	0x00f42400
 8007818:	01e84800 	.word	0x01e84800
 800781c:	0001e848 	.word	0x0001e848
 8007820:	00051615 	.word	0x00051615
 8007824:	00061a80 	.word	0x00061a80
 8007828:	000a2c2a 	.word	0x000a2c2a
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007830:	2b00      	cmp	r3, #0
 8007832:	d04e      	beq.n	80078d2 <UART_SetConfig+0x2292>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007838:	2b01      	cmp	r3, #1
 800783a:	d047      	beq.n	80078cc <UART_SetConfig+0x228c>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007840:	2b02      	cmp	r3, #2
 8007842:	d040      	beq.n	80078c6 <UART_SetConfig+0x2286>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007848:	2b03      	cmp	r3, #3
 800784a:	d039      	beq.n	80078c0 <UART_SetConfig+0x2280>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007850:	2b04      	cmp	r3, #4
 8007852:	d032      	beq.n	80078ba <UART_SetConfig+0x227a>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007858:	2b05      	cmp	r3, #5
 800785a:	d02b      	beq.n	80078b4 <UART_SetConfig+0x2274>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007860:	2b06      	cmp	r3, #6
 8007862:	d024      	beq.n	80078ae <UART_SetConfig+0x226e>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007868:	2b07      	cmp	r3, #7
 800786a:	d01d      	beq.n	80078a8 <UART_SetConfig+0x2268>
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007870:	2b08      	cmp	r3, #8
 8007872:	d016      	beq.n	80078a2 <UART_SetConfig+0x2262>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007878:	2b09      	cmp	r3, #9
 800787a:	d00f      	beq.n	800789c <UART_SetConfig+0x225c>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007880:	2b0a      	cmp	r3, #10
 8007882:	d008      	beq.n	8007896 <UART_SetConfig+0x2256>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007888:	2b0b      	cmp	r3, #11
 800788a:	d101      	bne.n	8007890 <UART_SetConfig+0x2250>
 800788c:	2380      	movs	r3, #128	; 0x80
 800788e:	e022      	b.n	80078d6 <UART_SetConfig+0x2296>
 8007890:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007894:	e01f      	b.n	80078d6 <UART_SetConfig+0x2296>
 8007896:	f44f 7380 	mov.w	r3, #256	; 0x100
 800789a:	e01c      	b.n	80078d6 <UART_SetConfig+0x2296>
 800789c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80078a0:	e019      	b.n	80078d6 <UART_SetConfig+0x2296>
 80078a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078a6:	e016      	b.n	80078d6 <UART_SetConfig+0x2296>
 80078a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80078ac:	e013      	b.n	80078d6 <UART_SetConfig+0x2296>
 80078ae:	f640 23aa 	movw	r3, #2730	; 0xaaa
 80078b2:	e010      	b.n	80078d6 <UART_SetConfig+0x2296>
 80078b4:	f640 43cc 	movw	r3, #3276	; 0xccc
 80078b8:	e00d      	b.n	80078d6 <UART_SetConfig+0x2296>
 80078ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80078be:	e00a      	b.n	80078d6 <UART_SetConfig+0x2296>
 80078c0:	f241 5355 	movw	r3, #5461	; 0x1555
 80078c4:	e007      	b.n	80078d6 <UART_SetConfig+0x2296>
 80078c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80078ca:	e004      	b.n	80078d6 <UART_SetConfig+0x2296>
 80078cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80078d0:	e001      	b.n	80078d6 <UART_SetConfig+0x2296>
 80078d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80078d6:	687a      	ldr	r2, [r7, #4]
 80078d8:	6852      	ldr	r2, [r2, #4]
 80078da:	0852      	lsrs	r2, r2, #1
 80078dc:	441a      	add	r2, r3
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80078e6:	b29b      	uxth	r3, r3
 80078e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80078ea:	e003      	b.n	80078f4 <UART_SetConfig+0x22b4>
      default:
        ret = HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 80078f2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078f6:	2b0f      	cmp	r3, #15
 80078f8:	d908      	bls.n	800790c <UART_SetConfig+0x22cc>
 80078fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007900:	d204      	bcs.n	800790c <UART_SetConfig+0x22cc>
    {
      huart->Instance->BRR = usartdiv;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007908:	60da      	str	r2, [r3, #12]
 800790a:	e002      	b.n	8007912 <UART_SetConfig+0x22d2>
    }
    else
    {
      ret = HAL_ERROR;
 800790c:	2301      	movs	r3, #1
 800790e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2201      	movs	r2, #1
 8007916:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2201      	movs	r2, #1
 800791e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2200      	movs	r2, #0
 800792c:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800792e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8007932:	4618      	mov	r0, r3
 8007934:	3740      	adds	r7, #64	; 0x40
 8007936:	46bd      	mov	sp, r7
 8007938:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

0800793c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800793c:	b480      	push	{r7}
 800793e:	b083      	sub	sp, #12
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007948:	f003 0301 	and.w	r3, r3, #1
 800794c:	2b00      	cmp	r3, #0
 800794e:	d00a      	beq.n	8007966 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	430a      	orrs	r2, r1
 8007964:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800796a:	f003 0302 	and.w	r3, r3, #2
 800796e:	2b00      	cmp	r3, #0
 8007970:	d00a      	beq.n	8007988 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	430a      	orrs	r2, r1
 8007986:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800798c:	f003 0304 	and.w	r3, r3, #4
 8007990:	2b00      	cmp	r3, #0
 8007992:	d00a      	beq.n	80079aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	430a      	orrs	r2, r1
 80079a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079ae:	f003 0308 	and.w	r3, r3, #8
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d00a      	beq.n	80079cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	430a      	orrs	r2, r1
 80079ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079d0:	f003 0310 	and.w	r3, r3, #16
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d00a      	beq.n	80079ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	430a      	orrs	r2, r1
 80079ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079f2:	f003 0320 	and.w	r3, r3, #32
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d00a      	beq.n	8007a10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	430a      	orrs	r2, r1
 8007a0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d01a      	beq.n	8007a52 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	430a      	orrs	r2, r1
 8007a30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a3a:	d10a      	bne.n	8007a52 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	430a      	orrs	r2, r1
 8007a50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d00a      	beq.n	8007a74 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	430a      	orrs	r2, r1
 8007a72:	605a      	str	r2, [r3, #4]
  }
}
 8007a74:	bf00      	nop
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b086      	sub	sp, #24
 8007a84:	af02      	add	r7, sp, #8
 8007a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007a90:	f7f8 fe24 	bl	80006dc <HAL_GetTick>
 8007a94:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f003 0308 	and.w	r3, r3, #8
 8007aa0:	2b08      	cmp	r3, #8
 8007aa2:	d10e      	bne.n	8007ac2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007aa4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007aa8:	9300      	str	r3, [sp, #0]
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2200      	movs	r2, #0
 8007aae:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f000 f82c 	bl	8007b10 <UART_WaitOnFlagUntilTimeout>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d001      	beq.n	8007ac2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007abe:	2303      	movs	r3, #3
 8007ac0:	e022      	b.n	8007b08 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f003 0304 	and.w	r3, r3, #4
 8007acc:	2b04      	cmp	r3, #4
 8007ace:	d10e      	bne.n	8007aee <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ad0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007ad4:	9300      	str	r3, [sp, #0]
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f000 f816 	bl	8007b10 <UART_WaitOnFlagUntilTimeout>
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d001      	beq.n	8007aee <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007aea:	2303      	movs	r3, #3
 8007aec:	e00c      	b.n	8007b08 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2220      	movs	r2, #32
 8007af2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2220      	movs	r2, #32
 8007afa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2200      	movs	r2, #0
 8007b02:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007b06:	2300      	movs	r3, #0
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	3710      	adds	r7, #16
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}

08007b10 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b084      	sub	sp, #16
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	60f8      	str	r0, [r7, #12]
 8007b18:	60b9      	str	r1, [r7, #8]
 8007b1a:	603b      	str	r3, [r7, #0]
 8007b1c:	4613      	mov	r3, r2
 8007b1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b20:	e062      	b.n	8007be8 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b22:	69bb      	ldr	r3, [r7, #24]
 8007b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b28:	d05e      	beq.n	8007be8 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b2a:	f7f8 fdd7 	bl	80006dc <HAL_GetTick>
 8007b2e:	4602      	mov	r2, r0
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	1ad3      	subs	r3, r2, r3
 8007b34:	69ba      	ldr	r2, [r7, #24]
 8007b36:	429a      	cmp	r2, r3
 8007b38:	d302      	bcc.n	8007b40 <UART_WaitOnFlagUntilTimeout+0x30>
 8007b3a:	69bb      	ldr	r3, [r7, #24]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d11d      	bne.n	8007b7c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	681a      	ldr	r2, [r3, #0]
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007b4e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	689a      	ldr	r2, [r3, #8]
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f022 0201 	bic.w	r2, r2, #1
 8007b5e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2220      	movs	r2, #32
 8007b64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2220      	movs	r2, #32
 8007b6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2200      	movs	r2, #0
 8007b74:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8007b78:	2303      	movs	r3, #3
 8007b7a:	e045      	b.n	8007c08 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f003 0304 	and.w	r3, r3, #4
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d02e      	beq.n	8007be8 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	69db      	ldr	r3, [r3, #28]
 8007b90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b98:	d126      	bne.n	8007be8 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ba2:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007bb2:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	689a      	ldr	r2, [r3, #8]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f022 0201 	bic.w	r2, r2, #1
 8007bc2:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2220      	movs	r2, #32
 8007bc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2220      	movs	r2, #32
 8007bd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2220      	movs	r2, #32
 8007bd8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2200      	movs	r2, #0
 8007be0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
          
          return HAL_TIMEOUT;
 8007be4:	2303      	movs	r3, #3
 8007be6:	e00f      	b.n	8007c08 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	69da      	ldr	r2, [r3, #28]
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	4013      	ands	r3, r2
 8007bf2:	68ba      	ldr	r2, [r7, #8]
 8007bf4:	429a      	cmp	r2, r3
 8007bf6:	bf0c      	ite	eq
 8007bf8:	2301      	moveq	r3, #1
 8007bfa:	2300      	movne	r3, #0
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	461a      	mov	r2, r3
 8007c00:	79fb      	ldrb	r3, [r7, #7]
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d08d      	beq.n	8007b22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c06:	2300      	movs	r3, #0
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3710      	adds	r7, #16
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}

08007c10 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b085      	sub	sp, #20
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007c1e:	2b01      	cmp	r3, #1
 8007c20:	d101      	bne.n	8007c26 <HAL_UARTEx_DisableFifoMode+0x16>
 8007c22:	2302      	movs	r3, #2
 8007c24:	e027      	b.n	8007c76 <HAL_UARTEx_DisableFifoMode+0x66>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2201      	movs	r2, #1
 8007c2a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2224      	movs	r2, #36	; 0x24
 8007c32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f022 0201 	bic.w	r2, r2, #1
 8007c4c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007c54:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	68fa      	ldr	r2, [r7, #12]
 8007c62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2220      	movs	r2, #32
 8007c68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007c74:	2300      	movs	r3, #0
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	3714      	adds	r7, #20
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c80:	4770      	bx	lr

08007c82 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c82:	b580      	push	{r7, lr}
 8007c84:	b084      	sub	sp, #16
 8007c86:	af00      	add	r7, sp, #0
 8007c88:	6078      	str	r0, [r7, #4]
 8007c8a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d101      	bne.n	8007c9a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007c96:	2302      	movs	r3, #2
 8007c98:	e02d      	b.n	8007cf6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2224      	movs	r2, #36	; 0x24
 8007ca6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	681a      	ldr	r2, [r3, #0]
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f022 0201 	bic.w	r2, r2, #1
 8007cc0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	683a      	ldr	r2, [r7, #0]
 8007cd2:	430a      	orrs	r2, r1
 8007cd4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f000 f850 	bl	8007d7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	68fa      	ldr	r2, [r7, #12]
 8007ce2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2220      	movs	r2, #32
 8007ce8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007cf4:	2300      	movs	r3, #0
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3710      	adds	r7, #16
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}

08007cfe <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007cfe:	b580      	push	{r7, lr}
 8007d00:	b084      	sub	sp, #16
 8007d02:	af00      	add	r7, sp, #0
 8007d04:	6078      	str	r0, [r7, #4]
 8007d06:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007d0e:	2b01      	cmp	r3, #1
 8007d10:	d101      	bne.n	8007d16 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007d12:	2302      	movs	r3, #2
 8007d14:	e02d      	b.n	8007d72 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2201      	movs	r2, #1
 8007d1a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2224      	movs	r2, #36	; 0x24
 8007d22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	681a      	ldr	r2, [r3, #0]
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f022 0201 	bic.w	r2, r2, #1
 8007d3c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	683a      	ldr	r2, [r7, #0]
 8007d4e:	430a      	orrs	r2, r1
 8007d50:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f000 f812 	bl	8007d7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	68fa      	ldr	r2, [r7, #12]
 8007d5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2220      	movs	r2, #32
 8007d64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007d70:	2300      	movs	r3, #0
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3710      	adds	r7, #16
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}
	...

08007d7c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b089      	sub	sp, #36	; 0x24
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8007d84:	4a2f      	ldr	r2, [pc, #188]	; (8007e44 <UARTEx_SetNbDataToProcess+0xc8>)
 8007d86:	f107 0314 	add.w	r3, r7, #20
 8007d8a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007d8e:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8007d92:	4a2d      	ldr	r2, [pc, #180]	; (8007e48 <UARTEx_SetNbDataToProcess+0xcc>)
 8007d94:	f107 030c 	add.w	r3, r7, #12
 8007d98:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007d9c:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d108      	bne.n	8007dba <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2201      	movs	r2, #1
 8007dac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2201      	movs	r2, #1
 8007db4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007db8:	e03d      	b.n	8007e36 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007dba:	2308      	movs	r3, #8
 8007dbc:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007dbe:	2308      	movs	r3, #8
 8007dc0:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	689b      	ldr	r3, [r3, #8]
 8007dc8:	0e5b      	lsrs	r3, r3, #25
 8007dca:	b2db      	uxtb	r3, r3
 8007dcc:	f003 0307 	and.w	r3, r3, #7
 8007dd0:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	0f5b      	lsrs	r3, r3, #29
 8007dda:	b2db      	uxtb	r3, r3
 8007ddc:	f003 0307 	and.w	r3, r3, #7
 8007de0:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8007de2:	7fbb      	ldrb	r3, [r7, #30]
 8007de4:	7f3a      	ldrb	r2, [r7, #28]
 8007de6:	f107 0120 	add.w	r1, r7, #32
 8007dea:	440a      	add	r2, r1
 8007dec:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8007df0:	fb02 f303 	mul.w	r3, r2, r3
 8007df4:	7f3a      	ldrb	r2, [r7, #28]
 8007df6:	f107 0120 	add.w	r1, r7, #32
 8007dfa:	440a      	add	r2, r1
 8007dfc:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8007e00:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e04:	b29a      	uxth	r2, r3
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8007e0c:	7ffb      	ldrb	r3, [r7, #31]
 8007e0e:	7f7a      	ldrb	r2, [r7, #29]
 8007e10:	f107 0120 	add.w	r1, r7, #32
 8007e14:	440a      	add	r2, r1
 8007e16:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8007e1a:	fb02 f303 	mul.w	r3, r2, r3
 8007e1e:	7f7a      	ldrb	r2, [r7, #29]
 8007e20:	f107 0120 	add.w	r1, r7, #32
 8007e24:	440a      	add	r2, r1
 8007e26:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8007e2a:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e2e:	b29a      	uxth	r2, r3
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007e36:	bf00      	nop
 8007e38:	3724      	adds	r7, #36	; 0x24
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e40:	4770      	bx	lr
 8007e42:	bf00      	nop
 8007e44:	08009880 	.word	0x08009880
 8007e48:	08009888 	.word	0x08009888

08007e4c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007e4c:	b084      	sub	sp, #16
 8007e4e:	b580      	push	{r7, lr}
 8007e50:	b084      	sub	sp, #16
 8007e52:	af00      	add	r7, sp, #0
 8007e54:	6078      	str	r0, [r7, #4]
 8007e56:	f107 001c 	add.w	r0, r7, #28
 8007e5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e60:	2b01      	cmp	r3, #1
 8007e62:	d120      	bne.n	8007ea6 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e68:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	68da      	ldr	r2, [r3, #12]
 8007e74:	4b25      	ldr	r3, [pc, #148]	; (8007f0c <USB_CoreInit+0xc0>)
 8007e76:	4013      	ands	r3, r2
 8007e78:	687a      	ldr	r2, [r7, #4]
 8007e7a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007e88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d105      	bne.n	8007e9a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f000 fa5a 	bl	8008354 <USB_CoreReset>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	73fb      	strb	r3, [r7, #15]
 8007ea4:	e01a      	b.n	8007edc <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	68db      	ldr	r3, [r3, #12]
 8007eaa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 fa4e 	bl	8008354 <USB_CoreReset>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007ebc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d106      	bne.n	8007ed0 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ec6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	639a      	str	r2, [r3, #56]	; 0x38
 8007ece:	e005      	b.n	8007edc <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ed4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ede:	2b01      	cmp	r3, #1
 8007ee0:	d10b      	bne.n	8007efa <USB_CoreInit+0xae>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	689b      	ldr	r3, [r3, #8]
 8007ee6:	f043 0208 	orr.w	r2, r3, #8
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	f043 0220 	orr.w	r2, r3, #32
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3710      	adds	r7, #16
 8007f00:	46bd      	mov	sp, r7
 8007f02:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007f06:	b004      	add	sp, #16
 8007f08:	4770      	bx	lr
 8007f0a:	bf00      	nop
 8007f0c:	ffbdffbf 	.word	0xffbdffbf

08007f10 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b083      	sub	sp, #12
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	689b      	ldr	r3, [r3, #8]
 8007f1c:	f023 0201 	bic.w	r2, r3, #1
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007f24:	2300      	movs	r3, #0
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	370c      	adds	r7, #12
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr

08007f32 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007f32:	b580      	push	{r7, lr}
 8007f34:	b082      	sub	sp, #8
 8007f36:	af00      	add	r7, sp, #0
 8007f38:	6078      	str	r0, [r7, #4]
 8007f3a:	460b      	mov	r3, r1
 8007f3c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	68db      	ldr	r3, [r3, #12]
 8007f42:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007f4a:	78fb      	ldrb	r3, [r7, #3]
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d106      	bne.n	8007f5e <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	68db      	ldr	r3, [r3, #12]
 8007f54:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	60da      	str	r2, [r3, #12]
 8007f5c:	e00b      	b.n	8007f76 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8007f5e:	78fb      	ldrb	r3, [r7, #3]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d106      	bne.n	8007f72 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	68db      	ldr	r3, [r3, #12]
 8007f68:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	60da      	str	r2, [r3, #12]
 8007f70:	e001      	b.n	8007f76 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	e003      	b.n	8007f7e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007f76:	2032      	movs	r0, #50	; 0x32
 8007f78:	f7f8 fbbc 	bl	80006f4 <HAL_Delay>

  return HAL_OK;
 8007f7c:	2300      	movs	r3, #0
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	3708      	adds	r7, #8
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd80      	pop	{r7, pc}
	...

08007f88 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007f88:	b084      	sub	sp, #16
 8007f8a:	b580      	push	{r7, lr}
 8007f8c:	b086      	sub	sp, #24
 8007f8e:	af00      	add	r7, sp, #0
 8007f90:	6078      	str	r0, [r7, #4]
 8007f92:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007f96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	613b      	str	r3, [r7, #16]
 8007fa6:	e009      	b.n	8007fbc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007fa8:	687a      	ldr	r2, [r7, #4]
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	3340      	adds	r3, #64	; 0x40
 8007fae:	009b      	lsls	r3, r3, #2
 8007fb0:	4413      	add	r3, r2
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	3301      	adds	r3, #1
 8007fba:	613b      	str	r3, [r7, #16]
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	2b0e      	cmp	r3, #14
 8007fc0:	d9f2      	bls.n	8007fa8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007fc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d112      	bne.n	8007fee <USB_DevInit+0x66>
  {
    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fcc:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	601a      	str	r2, [r3, #0]
 8007fec:	e005      	b.n	8007ffa <USB_DevInit+0x72>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ff2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008000:	461a      	mov	r2, r3
 8008002:	2300      	movs	r3, #0
 8008004:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800800c:	4619      	mov	r1, r3
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008014:	461a      	mov	r2, r3
 8008016:	680b      	ldr	r3, [r1, #0]
 8008018:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800801a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800801c:	2b01      	cmp	r3, #1
 800801e:	d10c      	bne.n	800803a <USB_DevInit+0xb2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008022:	2b00      	cmp	r3, #0
 8008024:	d104      	bne.n	8008030 <USB_DevInit+0xa8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008026:	2100      	movs	r1, #0
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f000 f961 	bl	80082f0 <USB_SetDevSpeed>
 800802e:	e008      	b.n	8008042 <USB_DevInit+0xba>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008030:	2101      	movs	r1, #1
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f000 f95c 	bl	80082f0 <USB_SetDevSpeed>
 8008038:	e003      	b.n	8008042 <USB_DevInit+0xba>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800803a:	2103      	movs	r1, #3
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f000 f957 	bl	80082f0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008042:	2110      	movs	r1, #16
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f000 f90b 	bl	8008260 <USB_FlushTxFifo>
 800804a:	4603      	mov	r3, r0
 800804c:	2b00      	cmp	r3, #0
 800804e:	d001      	beq.n	8008054 <USB_DevInit+0xcc>
  {
    ret = HAL_ERROR;
 8008050:	2301      	movs	r3, #1
 8008052:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 f929 	bl	80082ac <USB_FlushRxFifo>
 800805a:	4603      	mov	r3, r0
 800805c:	2b00      	cmp	r3, #0
 800805e:	d001      	beq.n	8008064 <USB_DevInit+0xdc>
  {
    ret = HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800806a:	461a      	mov	r2, r3
 800806c:	2300      	movs	r3, #0
 800806e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008076:	461a      	mov	r2, r3
 8008078:	2300      	movs	r3, #0
 800807a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008082:	461a      	mov	r2, r3
 8008084:	2300      	movs	r3, #0
 8008086:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008088:	2300      	movs	r3, #0
 800808a:	613b      	str	r3, [r7, #16]
 800808c:	e043      	b.n	8008116 <USB_DevInit+0x18e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800808e:	693b      	ldr	r3, [r7, #16]
 8008090:	015a      	lsls	r2, r3, #5
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	4413      	add	r3, r2
 8008096:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80080a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80080a4:	d118      	bne.n	80080d8 <USB_DevInit+0x150>
    {
      if (i == 0U)
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d10a      	bne.n	80080c2 <USB_DevInit+0x13a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	015a      	lsls	r2, r3, #5
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	4413      	add	r3, r2
 80080b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080b8:	461a      	mov	r2, r3
 80080ba:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80080be:	6013      	str	r3, [r2, #0]
 80080c0:	e013      	b.n	80080ea <USB_DevInit+0x162>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	015a      	lsls	r2, r3, #5
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	4413      	add	r3, r2
 80080ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080ce:	461a      	mov	r2, r3
 80080d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80080d4:	6013      	str	r3, [r2, #0]
 80080d6:	e008      	b.n	80080ea <USB_DevInit+0x162>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80080d8:	693b      	ldr	r3, [r7, #16]
 80080da:	015a      	lsls	r2, r3, #5
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	4413      	add	r3, r2
 80080e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080e4:	461a      	mov	r2, r3
 80080e6:	2300      	movs	r3, #0
 80080e8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	015a      	lsls	r2, r3, #5
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	4413      	add	r3, r2
 80080f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080f6:	461a      	mov	r2, r3
 80080f8:	2300      	movs	r3, #0
 80080fa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80080fc:	693b      	ldr	r3, [r7, #16]
 80080fe:	015a      	lsls	r2, r3, #5
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	4413      	add	r3, r2
 8008104:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008108:	461a      	mov	r2, r3
 800810a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800810e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	3301      	adds	r3, #1
 8008114:	613b      	str	r3, [r7, #16]
 8008116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008118:	693a      	ldr	r2, [r7, #16]
 800811a:	429a      	cmp	r2, r3
 800811c:	d3b7      	bcc.n	800808e <USB_DevInit+0x106>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800811e:	2300      	movs	r3, #0
 8008120:	613b      	str	r3, [r7, #16]
 8008122:	e043      	b.n	80081ac <USB_DevInit+0x224>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	015a      	lsls	r2, r3, #5
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	4413      	add	r3, r2
 800812c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008136:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800813a:	d118      	bne.n	800816e <USB_DevInit+0x1e6>
    {
      if (i == 0U)
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d10a      	bne.n	8008158 <USB_DevInit+0x1d0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	015a      	lsls	r2, r3, #5
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	4413      	add	r3, r2
 800814a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800814e:	461a      	mov	r2, r3
 8008150:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008154:	6013      	str	r3, [r2, #0]
 8008156:	e013      	b.n	8008180 <USB_DevInit+0x1f8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	015a      	lsls	r2, r3, #5
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	4413      	add	r3, r2
 8008160:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008164:	461a      	mov	r2, r3
 8008166:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800816a:	6013      	str	r3, [r2, #0]
 800816c:	e008      	b.n	8008180 <USB_DevInit+0x1f8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800816e:	693b      	ldr	r3, [r7, #16]
 8008170:	015a      	lsls	r2, r3, #5
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	4413      	add	r3, r2
 8008176:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800817a:	461a      	mov	r2, r3
 800817c:	2300      	movs	r3, #0
 800817e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	015a      	lsls	r2, r3, #5
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	4413      	add	r3, r2
 8008188:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800818c:	461a      	mov	r2, r3
 800818e:	2300      	movs	r3, #0
 8008190:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	015a      	lsls	r2, r3, #5
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	4413      	add	r3, r2
 800819a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800819e:	461a      	mov	r2, r3
 80081a0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80081a4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	3301      	adds	r3, #1
 80081aa:	613b      	str	r3, [r7, #16]
 80081ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ae:	693a      	ldr	r2, [r7, #16]
 80081b0:	429a      	cmp	r2, r3
 80081b2:	d3b7      	bcc.n	8008124 <USB_DevInit+0x19c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081ba:	691b      	ldr	r3, [r3, #16]
 80081bc:	68fa      	ldr	r2, [r7, #12]
 80081be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80081c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80081c6:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 80081c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	d110      	bne.n	80081f0 <USB_DevInit+0x268>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081d4:	461a      	mov	r2, r3
 80081d6:	4b1e      	ldr	r3, [pc, #120]	; (8008250 <USB_DevInit+0x2c8>)
 80081d8:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081e8:	4619      	mov	r1, r3
 80081ea:	4b1a      	ldr	r3, [pc, #104]	; (8008254 <USB_DevInit+0x2cc>)
 80081ec:	4313      	orrs	r3, r2
 80081ee:	630b      	str	r3, [r1, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2200      	movs	r2, #0
 80081f4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80081fc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80081fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008200:	2b00      	cmp	r3, #0
 8008202:	d105      	bne.n	8008210 <USB_DevInit+0x288>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	699b      	ldr	r3, [r3, #24]
 8008208:	f043 0210 	orr.w	r2, r3, #16
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	699a      	ldr	r2, [r3, #24]
 8008214:	4b10      	ldr	r3, [pc, #64]	; (8008258 <USB_DevInit+0x2d0>)
 8008216:	4313      	orrs	r3, r2
 8008218:	687a      	ldr	r2, [r7, #4]
 800821a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800821c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800821e:	2b00      	cmp	r3, #0
 8008220:	d005      	beq.n	800822e <USB_DevInit+0x2a6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	699b      	ldr	r3, [r3, #24]
 8008226:	f043 0208 	orr.w	r2, r3, #8
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800822e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008230:	2b01      	cmp	r3, #1
 8008232:	d105      	bne.n	8008240 <USB_DevInit+0x2b8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	699a      	ldr	r2, [r3, #24]
 8008238:	4b08      	ldr	r3, [pc, #32]	; (800825c <USB_DevInit+0x2d4>)
 800823a:	4313      	orrs	r3, r2
 800823c:	687a      	ldr	r2, [r7, #4]
 800823e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008240:	7dfb      	ldrb	r3, [r7, #23]
}
 8008242:	4618      	mov	r0, r3
 8008244:	3718      	adds	r7, #24
 8008246:	46bd      	mov	sp, r7
 8008248:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800824c:	b004      	add	sp, #16
 800824e:	4770      	bx	lr
 8008250:	00800100 	.word	0x00800100
 8008254:	00010003 	.word	0x00010003
 8008258:	803c3800 	.word	0x803c3800
 800825c:	40000004 	.word	0x40000004

08008260 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008260:	b480      	push	{r7}
 8008262:	b085      	sub	sp, #20
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
 8008268:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800826a:	2300      	movs	r3, #0
 800826c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	019b      	lsls	r3, r3, #6
 8008272:	f043 0220 	orr.w	r2, r3, #32
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	3301      	adds	r3, #1
 800827e:	60fb      	str	r3, [r7, #12]
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	4a09      	ldr	r2, [pc, #36]	; (80082a8 <USB_FlushTxFifo+0x48>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d901      	bls.n	800828c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008288:	2303      	movs	r3, #3
 800828a:	e006      	b.n	800829a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	691b      	ldr	r3, [r3, #16]
 8008290:	f003 0320 	and.w	r3, r3, #32
 8008294:	2b20      	cmp	r3, #32
 8008296:	d0f0      	beq.n	800827a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008298:	2300      	movs	r3, #0
}
 800829a:	4618      	mov	r0, r3
 800829c:	3714      	adds	r7, #20
 800829e:	46bd      	mov	sp, r7
 80082a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a4:	4770      	bx	lr
 80082a6:	bf00      	nop
 80082a8:	00030d40 	.word	0x00030d40

080082ac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b085      	sub	sp, #20
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80082b4:	2300      	movs	r3, #0
 80082b6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2210      	movs	r2, #16
 80082bc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	3301      	adds	r3, #1
 80082c2:	60fb      	str	r3, [r7, #12]
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	4a09      	ldr	r2, [pc, #36]	; (80082ec <USB_FlushRxFifo+0x40>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d901      	bls.n	80082d0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80082cc:	2303      	movs	r3, #3
 80082ce:	e006      	b.n	80082de <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	691b      	ldr	r3, [r3, #16]
 80082d4:	f003 0310 	and.w	r3, r3, #16
 80082d8:	2b10      	cmp	r3, #16
 80082da:	d0f0      	beq.n	80082be <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80082dc:	2300      	movs	r3, #0
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3714      	adds	r7, #20
 80082e2:	46bd      	mov	sp, r7
 80082e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e8:	4770      	bx	lr
 80082ea:	bf00      	nop
 80082ec:	00030d40 	.word	0x00030d40

080082f0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b085      	sub	sp, #20
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	460b      	mov	r3, r1
 80082fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	78fb      	ldrb	r3, [r7, #3]
 800830a:	68f9      	ldr	r1, [r7, #12]
 800830c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008310:	4313      	orrs	r3, r2
 8008312:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3714      	adds	r7, #20
 800831a:	46bd      	mov	sp, r7
 800831c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008320:	4770      	bx	lr

08008322 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008322:	b580      	push	{r7, lr}
 8008324:	b084      	sub	sp, #16
 8008326:	af00      	add	r7, sp, #0
 8008328:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	68fa      	ldr	r2, [r7, #12]
 8008338:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800833c:	f043 0302 	orr.w	r3, r3, #2
 8008340:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8008342:	2003      	movs	r0, #3
 8008344:	f7f8 f9d6 	bl	80006f4 <HAL_Delay>

  return HAL_OK;
 8008348:	2300      	movs	r3, #0
}
 800834a:	4618      	mov	r0, r3
 800834c:	3710      	adds	r7, #16
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}
	...

08008354 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008354:	b480      	push	{r7}
 8008356:	b085      	sub	sp, #20
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800835c:	2300      	movs	r3, #0
 800835e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	3301      	adds	r3, #1
 8008364:	60fb      	str	r3, [r7, #12]
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	4a13      	ldr	r2, [pc, #76]	; (80083b8 <USB_CoreReset+0x64>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d901      	bls.n	8008372 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800836e:	2303      	movs	r3, #3
 8008370:	e01b      	b.n	80083aa <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	691b      	ldr	r3, [r3, #16]
 8008376:	2b00      	cmp	r3, #0
 8008378:	daf2      	bge.n	8008360 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800837a:	2300      	movs	r3, #0
 800837c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	691b      	ldr	r3, [r3, #16]
 8008382:	f043 0201 	orr.w	r2, r3, #1
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	3301      	adds	r3, #1
 800838e:	60fb      	str	r3, [r7, #12]
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	4a09      	ldr	r2, [pc, #36]	; (80083b8 <USB_CoreReset+0x64>)
 8008394:	4293      	cmp	r3, r2
 8008396:	d901      	bls.n	800839c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008398:	2303      	movs	r3, #3
 800839a:	e006      	b.n	80083aa <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	691b      	ldr	r3, [r3, #16]
 80083a0:	f003 0301 	and.w	r3, r3, #1
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d0f0      	beq.n	800838a <USB_CoreReset+0x36>

  return HAL_OK;
 80083a8:	2300      	movs	r3, #0
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3714      	adds	r7, #20
 80083ae:	46bd      	mov	sp, r7
 80083b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b4:	4770      	bx	lr
 80083b6:	bf00      	nop
 80083b8:	00030d40 	.word	0x00030d40

080083bc <delay_init>:
//��ʼ���ӳٺ���
//��ʹ��ucos��ʱ��,�˺������ʼ��ucos��ʱ�ӽ���
//SYSTICK��ʱ�ӹ̶�ΪHCLKʱ�ӵ�1/8
//SYSCLK:ϵͳʱ��
void delay_init()	 
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	af00      	add	r7, sp, #0

#ifdef OS_CRITICAL_METHOD 	//���OS_CRITICAL_METHOD������,˵��ʹ��ucosII��.
	uint32_t reload;
#endif
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK_DIV8);	//ѡ���ⲿʱ��  HCLK/8
 80083c0:	2000      	movs	r0, #0
 80083c2:	f7f8 fae9 	bl	8000998 <HAL_SYSTICK_CLKSourceConfig>
	fac_us=SystemCoreClock/8000000;	//Ϊϵͳʱ�ӵ�1/8  
 80083c6:	4b0b      	ldr	r3, [pc, #44]	; (80083f4 <delay_init+0x38>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4a0b      	ldr	r2, [pc, #44]	; (80083f8 <delay_init+0x3c>)
 80083cc:	fba2 2303 	umull	r2, r3, r2, r3
 80083d0:	0d5b      	lsrs	r3, r3, #21
 80083d2:	b2da      	uxtb	r2, r3
 80083d4:	4b09      	ldr	r3, [pc, #36]	; (80083fc <delay_init+0x40>)
 80083d6:	701a      	strb	r2, [r3, #0]
	fac_ms=1000/OS_TICKS_PER_SEC;//����ucos������ʱ�����ٵ�λ	   
	SysTick->CTRL|=SysTick_CTRL_TICKINT_Msk;   	//����SYSTICK�ж�
	SysTick->LOAD=reload; 	//ÿ1/OS_TICKS_PER_SEC���ж�һ��	
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk;   	//����SYSTICK    
#else
	fac_ms=(uint16_t)fac_us*1000;//��ucos��,����ÿ��ms��Ҫ��systickʱ����   
 80083d8:	4b08      	ldr	r3, [pc, #32]	; (80083fc <delay_init+0x40>)
 80083da:	781b      	ldrb	r3, [r3, #0]
 80083dc:	b29b      	uxth	r3, r3
 80083de:	461a      	mov	r2, r3
 80083e0:	0152      	lsls	r2, r2, #5
 80083e2:	1ad2      	subs	r2, r2, r3
 80083e4:	0092      	lsls	r2, r2, #2
 80083e6:	4413      	add	r3, r2
 80083e8:	00db      	lsls	r3, r3, #3
 80083ea:	b29a      	uxth	r2, r3
 80083ec:	4b04      	ldr	r3, [pc, #16]	; (8008400 <delay_init+0x44>)
 80083ee:	801a      	strh	r2, [r3, #0]
#endif
}								    
 80083f0:	bf00      	nop
 80083f2:	bd80      	pop	{r7, pc}
 80083f4:	24000008 	.word	0x24000008
 80083f8:	431bde83 	.word	0x431bde83
 80083fc:	240000ec 	.word	0x240000ec
 8008400:	240000ee 	.word	0x240000ee

08008404 <delay_ms>:
//SysTick->LOADΪ24λ�Ĵ���,����,�����ʱΪ:
//nms<=0xffffff*8*1000/SYSCLK
//SYSCLK��λΪHz,nms��λΪms
//��72M������,nms<=1864 
void delay_ms(uint16_t nms)
{	 		  	  
 8008404:	b480      	push	{r7}
 8008406:	b085      	sub	sp, #20
 8008408:	af00      	add	r7, sp, #0
 800840a:	4603      	mov	r3, r0
 800840c:	80fb      	strh	r3, [r7, #6]
	uint32_t temp;		   
	SysTick->LOAD=(uint32_t)nms*fac_ms;//ʱ�����(SysTick->LOADΪ24bit)
 800840e:	88fb      	ldrh	r3, [r7, #6]
 8008410:	4a15      	ldr	r2, [pc, #84]	; (8008468 <delay_ms+0x64>)
 8008412:	8812      	ldrh	r2, [r2, #0]
 8008414:	4611      	mov	r1, r2
 8008416:	4a15      	ldr	r2, [pc, #84]	; (800846c <delay_ms+0x68>)
 8008418:	fb01 f303 	mul.w	r3, r1, r3
 800841c:	6053      	str	r3, [r2, #4]
	SysTick->VAL =0x00;           //��ռ�����
 800841e:	4b13      	ldr	r3, [pc, #76]	; (800846c <delay_ms+0x68>)
 8008420:	2200      	movs	r2, #0
 8008422:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk ;          //��ʼ����  
 8008424:	4b11      	ldr	r3, [pc, #68]	; (800846c <delay_ms+0x68>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a10      	ldr	r2, [pc, #64]	; (800846c <delay_ms+0x68>)
 800842a:	f043 0301 	orr.w	r3, r3, #1
 800842e:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 8008430:	4b0e      	ldr	r3, [pc, #56]	; (800846c <delay_ms+0x68>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	60fb      	str	r3, [r7, #12]
	}
	while(temp&0x01&&!(temp&(1<<16)));//�ȴ�ʱ�䵽��   
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	f003 0301 	and.w	r3, r3, #1
 800843c:	2b00      	cmp	r3, #0
 800843e:	d004      	beq.n	800844a <delay_ms+0x46>
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008446:	2b00      	cmp	r3, #0
 8008448:	d0f2      	beq.n	8008430 <delay_ms+0x2c>
	SysTick->CTRL&=~SysTick_CTRL_ENABLE_Msk;       //�رռ�����
 800844a:	4b08      	ldr	r3, [pc, #32]	; (800846c <delay_ms+0x68>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a07      	ldr	r2, [pc, #28]	; (800846c <delay_ms+0x68>)
 8008450:	f023 0301 	bic.w	r3, r3, #1
 8008454:	6013      	str	r3, [r2, #0]
	SysTick->VAL =0X00;       //��ռ�����	  	    
 8008456:	4b05      	ldr	r3, [pc, #20]	; (800846c <delay_ms+0x68>)
 8008458:	2200      	movs	r2, #0
 800845a:	609a      	str	r2, [r3, #8]
} 
 800845c:	bf00      	nop
 800845e:	3714      	adds	r7, #20
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr
 8008468:	240000ee 	.word	0x240000ee
 800846c:	e000e010 	.word	0xe000e010

08008470 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008474:	f7f8 f8b0 	bl	80005d8 <HAL_Init>
  /* USER CODE BEGIN Init */
float temp1,temp2;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008478:	f000 f83c 	bl	80084f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800847c:	f000 fadc 	bl	8008a38 <MX_GPIO_Init>
  MX_ETH_Init();
 8008480:	f000 f8f2 	bl	8008668 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8008484:	f000 fa5a 	bl	800893c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8008488:	f000 faa4 	bl	80089d4 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM12_Init();
 800848c:	f000 f9d0 	bl	8008830 <MX_TIM12_Init>
  MX_TIM3_Init();
 8008490:	f000 f932 	bl	80086f8 <MX_TIM3_Init>
  MX_TIM13_Init();
 8008494:	f000 fa2e 	bl	80088f4 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim12,TIM_CHANNEL_2);
 8008498:	2104      	movs	r1, #4
 800849a:	4813      	ldr	r0, [pc, #76]	; (80084e8 <main+0x78>)
 800849c:	f7fb fcc8 	bl	8003e30 <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);   //TIM3输入出发使能
 80084a0:	2100      	movs	r1, #0
 80084a2:	4812      	ldr	r0, [pc, #72]	; (80084ec <main+0x7c>)
 80084a4:	f7fb fd52 	bl	8003f4c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 80084a8:	2104      	movs	r1, #4
 80084aa:	4810      	ldr	r0, [pc, #64]	; (80084ec <main+0x7c>)
 80084ac:	f7fb fd4e 	bl	8003f4c <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim13);
 80084b0:	480f      	ldr	r0, [pc, #60]	; (80084f0 <main+0x80>)
 80084b2:	f7fb fc5d 	bl	8003d70 <HAL_TIM_Base_Start_IT>

  delay_init();
 80084b6:	f7ff ff81 	bl	80083bc <delay_init>
  NVIC_Configuration();
 80084ba:	f001 f915 	bl	80096e8 <NVIC_Configuration>
  OLED_Init();
 80084be:	f000 fded 	bl	800909c <OLED_Init>
  OLED_Clear()  	;
 80084c2:	f000 fce9 	bl	8008e98 <OLED_Clear>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //TIM_SetTIM12Changefrequency2(49,99);//10kHz
	  //HAL_Delay(1000);
	  TIM_SetTIM12Changefrequency2(20,99);//10kHz
 80084c6:	2163      	movs	r1, #99	; 0x63
 80084c8:	2014      	movs	r0, #20
 80084ca:	f000 fbe1 	bl	8008c90 <TIM_SetTIM12Changefrequency2>
	  delay_ms(1000);
 80084ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80084d2:	f7ff ff97 	bl	8008404 <delay_ms>
	  TIM_SetTIM12Changefrequency2(80,99);//10kHz
 80084d6:	2163      	movs	r1, #99	; 0x63
 80084d8:	2050      	movs	r0, #80	; 0x50
 80084da:	f000 fbd9 	bl	8008c90 <TIM_SetTIM12Changefrequency2>
	  delay_ms(1000);
 80084de:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80084e2:	f7ff ff8f 	bl	8008404 <delay_ms>
  {
 80084e6:	e7ee      	b.n	80084c6 <main+0x56>
 80084e8:	24000618 	.word	0x24000618
 80084ec:	24000598 	.word	0x24000598
 80084f0:	240005d8 	.word	0x240005d8

080084f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b0cc      	sub	sp, #304	; 0x130
 80084f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80084fa:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80084fe:	224c      	movs	r2, #76	; 0x4c
 8008500:	2100      	movs	r1, #0
 8008502:	4618      	mov	r0, r3
 8008504:	f001 f9a8 	bl	8009858 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008508:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800850c:	2220      	movs	r2, #32
 800850e:	2100      	movs	r1, #0
 8008510:	4618      	mov	r0, r3
 8008512:	f001 f9a1 	bl	8009858 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008516:	f107 0308 	add.w	r3, r7, #8
 800851a:	4618      	mov	r0, r3
 800851c:	23bc      	movs	r3, #188	; 0xbc
 800851e:	461a      	mov	r2, r3
 8008520:	2100      	movs	r1, #0
 8008522:	f001 f999 	bl	8009858 <memset>

  /** Supply configuration update enable 
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8008526:	2002      	movs	r0, #2
 8008528:	f7f9 f97a 	bl	8001820 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800852c:	1d3b      	adds	r3, r7, #4
 800852e:	2200      	movs	r2, #0
 8008530:	601a      	str	r2, [r3, #0]
 8008532:	4b4a      	ldr	r3, [pc, #296]	; (800865c <SystemClock_Config+0x168>)
 8008534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008536:	4a49      	ldr	r2, [pc, #292]	; (800865c <SystemClock_Config+0x168>)
 8008538:	f023 0301 	bic.w	r3, r3, #1
 800853c:	62d3      	str	r3, [r2, #44]	; 0x2c
 800853e:	4b47      	ldr	r3, [pc, #284]	; (800865c <SystemClock_Config+0x168>)
 8008540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008542:	f003 0201 	and.w	r2, r3, #1
 8008546:	1d3b      	adds	r3, r7, #4
 8008548:	601a      	str	r2, [r3, #0]
 800854a:	4b45      	ldr	r3, [pc, #276]	; (8008660 <SystemClock_Config+0x16c>)
 800854c:	699b      	ldr	r3, [r3, #24]
 800854e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8008552:	4a43      	ldr	r2, [pc, #268]	; (8008660 <SystemClock_Config+0x16c>)
 8008554:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008558:	6193      	str	r3, [r2, #24]
 800855a:	4b41      	ldr	r3, [pc, #260]	; (8008660 <SystemClock_Config+0x16c>)
 800855c:	699b      	ldr	r3, [r3, #24]
 800855e:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8008562:	1d3b      	adds	r3, r7, #4
 8008564:	601a      	str	r2, [r3, #0]
 8008566:	1d3b      	adds	r3, r7, #4
 8008568:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800856a:	bf00      	nop
 800856c:	4b3c      	ldr	r3, [pc, #240]	; (8008660 <SystemClock_Config+0x16c>)
 800856e:	699b      	ldr	r3, [r3, #24]
 8008570:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008574:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008578:	d1f8      	bne.n	800856c <SystemClock_Config+0x78>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800857a:	2301      	movs	r3, #1
 800857c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8008580:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8008584:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008588:	2302      	movs	r3, #2
 800858a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800858e:	2302      	movs	r3, #2
 8008590:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8008594:	2301      	movs	r3, #1
 8008596:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 24;
 800859a:	2318      	movs	r3, #24
 800859c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 80085a0:	2302      	movs	r3, #2
 80085a2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80085a6:	2304      	movs	r3, #4
 80085a8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80085ac:	2302      	movs	r3, #2
 80085ae:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80085b2:	230c      	movs	r3, #12
 80085b4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80085b8:	2300      	movs	r3, #0
 80085ba:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80085be:	2300      	movs	r3, #0
 80085c0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80085c4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80085c8:	4618      	mov	r0, r3
 80085ca:	f7f9 f971 	bl	80018b0 <HAL_RCC_OscConfig>
 80085ce:	4603      	mov	r3, r0
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d001      	beq.n	80085d8 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80085d4:	f000 fbd0 	bl	8008d78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80085d8:	233f      	movs	r3, #63	; 0x3f
 80085da:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80085de:	2303      	movs	r3, #3
 80085e0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80085e4:	2300      	movs	r3, #0
 80085e6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80085ea:	2300      	movs	r3, #0
 80085ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80085f0:	2300      	movs	r3, #0
 80085f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80085f6:	2300      	movs	r3, #0
 80085f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80085fc:	2300      	movs	r3, #0
 80085fe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8008602:	2300      	movs	r3, #0
 8008604:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8008608:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800860c:	2101      	movs	r1, #1
 800860e:	4618      	mov	r0, r3
 8008610:	f7f9 fd06 	bl	8002020 <HAL_RCC_ClockConfig>
 8008614:	4603      	mov	r3, r0
 8008616:	2b00      	cmp	r3, #0
 8008618:	d001      	beq.n	800861e <SystemClock_Config+0x12a>
  {
    Error_Handler();
 800861a:	f000 fbad 	bl	8008d78 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USB;
 800861e:	f107 0308 	add.w	r3, r7, #8
 8008622:	4a10      	ldr	r2, [pc, #64]	; (8008664 <SystemClock_Config+0x170>)
 8008624:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8008626:	f107 0308 	add.w	r3, r7, #8
 800862a:	2200      	movs	r2, #0
 800862c:	675a      	str	r2, [r3, #116]	; 0x74
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800862e:	f107 0308 	add.w	r3, r7, #8
 8008632:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008636:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800863a:	f107 0308 	add.w	r3, r7, #8
 800863e:	4618      	mov	r0, r3
 8008640:	f7fa f84c 	bl	80026dc <HAL_RCCEx_PeriphCLKConfig>
 8008644:	4603      	mov	r3, r0
 8008646:	2b00      	cmp	r3, #0
 8008648:	d001      	beq.n	800864e <SystemClock_Config+0x15a>
  {
    Error_Handler();
 800864a:	f000 fb95 	bl	8008d78 <Error_Handler>
  }
  /** Enable USB Voltage detector 
  */
  HAL_PWREx_EnableUSBVoltageDetector();
 800864e:	f7f9 f91f 	bl	8001890 <HAL_PWREx_EnableUSBVoltageDetector>
}
 8008652:	bf00      	nop
 8008654:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}
 800865c:	58000400 	.word	0x58000400
 8008660:	58024800 	.word	0x58024800
 8008664:	00040002 	.word	0x00040002

08008668 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b082      	sub	sp, #8
 800866c:	af00      	add	r7, sp, #0
   uint8_t MACAddr[6] ;

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800866e:	4b1d      	ldr	r3, [pc, #116]	; (80086e4 <MX_ETH_Init+0x7c>)
 8008670:	4a1d      	ldr	r2, [pc, #116]	; (80086e8 <MX_ETH_Init+0x80>)
 8008672:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8008674:	2300      	movs	r3, #0
 8008676:	703b      	strb	r3, [r7, #0]
  MACAddr[1] = 0x80;
 8008678:	2380      	movs	r3, #128	; 0x80
 800867a:	707b      	strb	r3, [r7, #1]
  MACAddr[2] = 0xE1;
 800867c:	23e1      	movs	r3, #225	; 0xe1
 800867e:	70bb      	strb	r3, [r7, #2]
  MACAddr[3] = 0x00;
 8008680:	2300      	movs	r3, #0
 8008682:	70fb      	strb	r3, [r7, #3]
  MACAddr[4] = 0x00;
 8008684:	2300      	movs	r3, #0
 8008686:	713b      	strb	r3, [r7, #4]
  MACAddr[5] = 0x00;
 8008688:	2300      	movs	r3, #0
 800868a:	717b      	strb	r3, [r7, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800868c:	4a15      	ldr	r2, [pc, #84]	; (80086e4 <MX_ETH_Init+0x7c>)
 800868e:	463b      	mov	r3, r7
 8008690:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8008692:	4b14      	ldr	r3, [pc, #80]	; (80086e4 <MX_ETH_Init+0x7c>)
 8008694:	2201      	movs	r2, #1
 8008696:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8008698:	4b12      	ldr	r3, [pc, #72]	; (80086e4 <MX_ETH_Init+0x7c>)
 800869a:	4a14      	ldr	r2, [pc, #80]	; (80086ec <MX_ETH_Init+0x84>)
 800869c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800869e:	4b11      	ldr	r3, [pc, #68]	; (80086e4 <MX_ETH_Init+0x7c>)
 80086a0:	4a13      	ldr	r2, [pc, #76]	; (80086f0 <MX_ETH_Init+0x88>)
 80086a2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80086a4:	4b0f      	ldr	r3, [pc, #60]	; (80086e4 <MX_ETH_Init+0x7c>)
 80086a6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80086aa:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80086ac:	480d      	ldr	r0, [pc, #52]	; (80086e4 <MX_ETH_Init+0x7c>)
 80086ae:	f7f8 f98f 	bl	80009d0 <HAL_ETH_Init>
 80086b2:	4603      	mov	r3, r0
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d001      	beq.n	80086bc <MX_ETH_Init+0x54>
  {
    Error_Handler();
 80086b8:	f000 fb5e 	bl	8008d78 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80086bc:	2234      	movs	r2, #52	; 0x34
 80086be:	2100      	movs	r1, #0
 80086c0:	480c      	ldr	r0, [pc, #48]	; (80086f4 <MX_ETH_Init+0x8c>)
 80086c2:	f001 f8c9 	bl	8009858 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80086c6:	4b0b      	ldr	r3, [pc, #44]	; (80086f4 <MX_ETH_Init+0x8c>)
 80086c8:	2221      	movs	r2, #33	; 0x21
 80086ca:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80086cc:	4b09      	ldr	r3, [pc, #36]	; (80086f4 <MX_ETH_Init+0x8c>)
 80086ce:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80086d2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80086d4:	4b07      	ldr	r3, [pc, #28]	; (80086f4 <MX_ETH_Init+0x8c>)
 80086d6:	2200      	movs	r2, #0
 80086d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80086da:	bf00      	nop
 80086dc:	3708      	adds	r7, #8
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
 80086e2:	bf00      	nop
 80086e4:	24000658 	.word	0x24000658
 80086e8:	40028000 	.word	0x40028000
 80086ec:	24000070 	.word	0x24000070
 80086f0:	24000010 	.word	0x24000010
 80086f4:	240006c8 	.word	0x240006c8

080086f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b090      	sub	sp, #64	; 0x40
 80086fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80086fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008702:	2200      	movs	r2, #0
 8008704:	601a      	str	r2, [r3, #0]
 8008706:	605a      	str	r2, [r3, #4]
 8008708:	609a      	str	r2, [r3, #8]
 800870a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800870c:	f107 031c 	add.w	r3, r7, #28
 8008710:	2200      	movs	r2, #0
 8008712:	601a      	str	r2, [r3, #0]
 8008714:	605a      	str	r2, [r3, #4]
 8008716:	609a      	str	r2, [r3, #8]
 8008718:	60da      	str	r2, [r3, #12]
 800871a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800871c:	f107 0310 	add.w	r3, r7, #16
 8008720:	2200      	movs	r2, #0
 8008722:	601a      	str	r2, [r3, #0]
 8008724:	605a      	str	r2, [r3, #4]
 8008726:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8008728:	463b      	mov	r3, r7
 800872a:	2200      	movs	r2, #0
 800872c:	601a      	str	r2, [r3, #0]
 800872e:	605a      	str	r2, [r3, #4]
 8008730:	609a      	str	r2, [r3, #8]
 8008732:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8008734:	4b3c      	ldr	r3, [pc, #240]	; (8008828 <MX_TIM3_Init+0x130>)
 8008736:	4a3d      	ldr	r2, [pc, #244]	; (800882c <MX_TIM3_Init+0x134>)
 8008738:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 96;
 800873a:	4b3b      	ldr	r3, [pc, #236]	; (8008828 <MX_TIM3_Init+0x130>)
 800873c:	2260      	movs	r2, #96	; 0x60
 800873e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008740:	4b39      	ldr	r3, [pc, #228]	; (8008828 <MX_TIM3_Init+0x130>)
 8008742:	2200      	movs	r2, #0
 8008744:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 8008746:	4b38      	ldr	r3, [pc, #224]	; (8008828 <MX_TIM3_Init+0x130>)
 8008748:	f242 7210 	movw	r2, #10000	; 0x2710
 800874c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800874e:	4b36      	ldr	r3, [pc, #216]	; (8008828 <MX_TIM3_Init+0x130>)
 8008750:	2200      	movs	r2, #0
 8008752:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008754:	4b34      	ldr	r3, [pc, #208]	; (8008828 <MX_TIM3_Init+0x130>)
 8008756:	2200      	movs	r2, #0
 8008758:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800875a:	4833      	ldr	r0, [pc, #204]	; (8008828 <MX_TIM3_Init+0x130>)
 800875c:	f7fb fadc 	bl	8003d18 <HAL_TIM_Base_Init>
 8008760:	4603      	mov	r3, r0
 8008762:	2b00      	cmp	r3, #0
 8008764:	d001      	beq.n	800876a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8008766:	f000 fb07 	bl	8008d78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800876a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800876e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8008770:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008774:	4619      	mov	r1, r3
 8008776:	482c      	ldr	r0, [pc, #176]	; (8008828 <MX_TIM3_Init+0x130>)
 8008778:	f7fb ff2a 	bl	80045d0 <HAL_TIM_ConfigClockSource>
 800877c:	4603      	mov	r3, r0
 800877e:	2b00      	cmp	r3, #0
 8008780:	d001      	beq.n	8008786 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8008782:	f000 faf9 	bl	8008d78 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8008786:	4828      	ldr	r0, [pc, #160]	; (8008828 <MX_TIM3_Init+0x130>)
 8008788:	f7fb fbaa 	bl	8003ee0 <HAL_TIM_IC_Init>
 800878c:	4603      	mov	r3, r0
 800878e:	2b00      	cmp	r3, #0
 8008790:	d001      	beq.n	8008796 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8008792:	f000 faf1 	bl	8008d78 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8008796:	2304      	movs	r3, #4
 8008798:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800879a:	2350      	movs	r3, #80	; 0x50
 800879c:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800879e:	2300      	movs	r3, #0
 80087a0:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 80087a2:	2300      	movs	r3, #0
 80087a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80087a6:	f107 031c 	add.w	r3, r7, #28
 80087aa:	4619      	mov	r1, r3
 80087ac:	481e      	ldr	r0, [pc, #120]	; (8008828 <MX_TIM3_Init+0x130>)
 80087ae:	f7fb ffdf 	bl	8004770 <HAL_TIM_SlaveConfigSynchro>
 80087b2:	4603      	mov	r3, r0
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d001      	beq.n	80087bc <MX_TIM3_Init+0xc4>
  {
    Error_Handler();
 80087b8:	f000 fade 	bl	8008d78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80087bc:	2300      	movs	r3, #0
 80087be:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80087c0:	2300      	movs	r3, #0
 80087c2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80087c4:	f107 0310 	add.w	r3, r7, #16
 80087c8:	4619      	mov	r1, r3
 80087ca:	4817      	ldr	r0, [pc, #92]	; (8008828 <MX_TIM3_Init+0x130>)
 80087cc:	f7fc fe6e 	bl	80054ac <HAL_TIMEx_MasterConfigSynchronization>
 80087d0:	4603      	mov	r3, r0
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d001      	beq.n	80087da <MX_TIM3_Init+0xe2>
  {
    Error_Handler();
 80087d6:	f000 facf 	bl	8008d78 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80087da:	2300      	movs	r3, #0
 80087dc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80087de:	2301      	movs	r3, #1
 80087e0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80087e2:	2300      	movs	r3, #0
 80087e4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80087e6:	2300      	movs	r3, #0
 80087e8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80087ea:	463b      	mov	r3, r7
 80087ec:	2200      	movs	r2, #0
 80087ee:	4619      	mov	r1, r3
 80087f0:	480d      	ldr	r0, [pc, #52]	; (8008828 <MX_TIM3_Init+0x130>)
 80087f2:	f7fb fd38 	bl	8004266 <HAL_TIM_IC_ConfigChannel>
 80087f6:	4603      	mov	r3, r0
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d001      	beq.n	8008800 <MX_TIM3_Init+0x108>
  {
    Error_Handler();
 80087fc:	f000 fabc 	bl	8008d78 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8008800:	2302      	movs	r3, #2
 8008802:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8008804:	2302      	movs	r3, #2
 8008806:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8008808:	463b      	mov	r3, r7
 800880a:	2204      	movs	r2, #4
 800880c:	4619      	mov	r1, r3
 800880e:	4806      	ldr	r0, [pc, #24]	; (8008828 <MX_TIM3_Init+0x130>)
 8008810:	f7fb fd29 	bl	8004266 <HAL_TIM_IC_ConfigChannel>
 8008814:	4603      	mov	r3, r0
 8008816:	2b00      	cmp	r3, #0
 8008818:	d001      	beq.n	800881e <MX_TIM3_Init+0x126>
  {
    Error_Handler();
 800881a:	f000 faad 	bl	8008d78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800881e:	bf00      	nop
 8008820:	3740      	adds	r7, #64	; 0x40
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}
 8008826:	bf00      	nop
 8008828:	24000598 	.word	0x24000598
 800882c:	40000400 	.word	0x40000400

08008830 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b08c      	sub	sp, #48	; 0x30
 8008834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008836:	f107 0320 	add.w	r3, r7, #32
 800883a:	2200      	movs	r2, #0
 800883c:	601a      	str	r2, [r3, #0]
 800883e:	605a      	str	r2, [r3, #4]
 8008840:	609a      	str	r2, [r3, #8]
 8008842:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008844:	1d3b      	adds	r3, r7, #4
 8008846:	2200      	movs	r2, #0
 8008848:	601a      	str	r2, [r3, #0]
 800884a:	605a      	str	r2, [r3, #4]
 800884c:	609a      	str	r2, [r3, #8]
 800884e:	60da      	str	r2, [r3, #12]
 8008850:	611a      	str	r2, [r3, #16]
 8008852:	615a      	str	r2, [r3, #20]
 8008854:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8008856:	4b25      	ldr	r3, [pc, #148]	; (80088ec <MX_TIM12_Init+0xbc>)
 8008858:	4a25      	ldr	r2, [pc, #148]	; (80088f0 <MX_TIM12_Init+0xc0>)
 800885a:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 96;
 800885c:	4b23      	ldr	r3, [pc, #140]	; (80088ec <MX_TIM12_Init+0xbc>)
 800885e:	2260      	movs	r2, #96	; 0x60
 8008860:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008862:	4b22      	ldr	r3, [pc, #136]	; (80088ec <MX_TIM12_Init+0xbc>)
 8008864:	2200      	movs	r2, #0
 8008866:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 99;
 8008868:	4b20      	ldr	r3, [pc, #128]	; (80088ec <MX_TIM12_Init+0xbc>)
 800886a:	2263      	movs	r2, #99	; 0x63
 800886c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800886e:	4b1f      	ldr	r3, [pc, #124]	; (80088ec <MX_TIM12_Init+0xbc>)
 8008870:	2200      	movs	r2, #0
 8008872:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008874:	4b1d      	ldr	r3, [pc, #116]	; (80088ec <MX_TIM12_Init+0xbc>)
 8008876:	2200      	movs	r2, #0
 8008878:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 800887a:	481c      	ldr	r0, [pc, #112]	; (80088ec <MX_TIM12_Init+0xbc>)
 800887c:	f7fb fa4c 	bl	8003d18 <HAL_TIM_Base_Init>
 8008880:	4603      	mov	r3, r0
 8008882:	2b00      	cmp	r3, #0
 8008884:	d001      	beq.n	800888a <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 8008886:	f000 fa77 	bl	8008d78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800888a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800888e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8008890:	f107 0320 	add.w	r3, r7, #32
 8008894:	4619      	mov	r1, r3
 8008896:	4815      	ldr	r0, [pc, #84]	; (80088ec <MX_TIM12_Init+0xbc>)
 8008898:	f7fb fe9a 	bl	80045d0 <HAL_TIM_ConfigClockSource>
 800889c:	4603      	mov	r3, r0
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d001      	beq.n	80088a6 <MX_TIM12_Init+0x76>
  {
    Error_Handler();
 80088a2:	f000 fa69 	bl	8008d78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80088a6:	4811      	ldr	r0, [pc, #68]	; (80088ec <MX_TIM12_Init+0xbc>)
 80088a8:	f7fb fa8c 	bl	8003dc4 <HAL_TIM_PWM_Init>
 80088ac:	4603      	mov	r3, r0
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d001      	beq.n	80088b6 <MX_TIM12_Init+0x86>
  {
    Error_Handler();
 80088b2:	f000 fa61 	bl	8008d78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80088b6:	2360      	movs	r3, #96	; 0x60
 80088b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 49;
 80088ba:	2331      	movs	r3, #49	; 0x31
 80088bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80088be:	2300      	movs	r3, #0
 80088c0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80088c2:	2300      	movs	r3, #0
 80088c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80088c6:	1d3b      	adds	r3, r7, #4
 80088c8:	2204      	movs	r2, #4
 80088ca:	4619      	mov	r1, r3
 80088cc:	4807      	ldr	r0, [pc, #28]	; (80088ec <MX_TIM12_Init+0xbc>)
 80088ce:	f7fb fd67 	bl	80043a0 <HAL_TIM_PWM_ConfigChannel>
 80088d2:	4603      	mov	r3, r0
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d001      	beq.n	80088dc <MX_TIM12_Init+0xac>
  {
    Error_Handler();
 80088d8:	f000 fa4e 	bl	8008d78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80088dc:	4803      	ldr	r0, [pc, #12]	; (80088ec <MX_TIM12_Init+0xbc>)
 80088de:	f000 fde3 	bl	80094a8 <HAL_TIM_MspPostInit>

}
 80088e2:	bf00      	nop
 80088e4:	3730      	adds	r7, #48	; 0x30
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
 80088ea:	bf00      	nop
 80088ec:	24000618 	.word	0x24000618
 80088f0:	40001800 	.word	0x40001800

080088f4 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80088f8:	4b0e      	ldr	r3, [pc, #56]	; (8008934 <MX_TIM13_Init+0x40>)
 80088fa:	4a0f      	ldr	r2, [pc, #60]	; (8008938 <MX_TIM13_Init+0x44>)
 80088fc:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 9600;
 80088fe:	4b0d      	ldr	r3, [pc, #52]	; (8008934 <MX_TIM13_Init+0x40>)
 8008900:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8008904:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008906:	4b0b      	ldr	r3, [pc, #44]	; (8008934 <MX_TIM13_Init+0x40>)
 8008908:	2200      	movs	r2, #0
 800890a:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 4999;
 800890c:	4b09      	ldr	r3, [pc, #36]	; (8008934 <MX_TIM13_Init+0x40>)
 800890e:	f241 3287 	movw	r2, #4999	; 0x1387
 8008912:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008914:	4b07      	ldr	r3, [pc, #28]	; (8008934 <MX_TIM13_Init+0x40>)
 8008916:	2200      	movs	r2, #0
 8008918:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800891a:	4b06      	ldr	r3, [pc, #24]	; (8008934 <MX_TIM13_Init+0x40>)
 800891c:	2200      	movs	r2, #0
 800891e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8008920:	4804      	ldr	r0, [pc, #16]	; (8008934 <MX_TIM13_Init+0x40>)
 8008922:	f7fb f9f9 	bl	8003d18 <HAL_TIM_Base_Init>
 8008926:	4603      	mov	r3, r0
 8008928:	2b00      	cmp	r3, #0
 800892a:	d001      	beq.n	8008930 <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 800892c:	f000 fa24 	bl	8008d78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8008930:	bf00      	nop
 8008932:	bd80      	pop	{r7, pc}
 8008934:	240005d8 	.word	0x240005d8
 8008938:	40001c00 	.word	0x40001c00

0800893c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8008940:	4b22      	ldr	r3, [pc, #136]	; (80089cc <MX_USART3_UART_Init+0x90>)
 8008942:	4a23      	ldr	r2, [pc, #140]	; (80089d0 <MX_USART3_UART_Init+0x94>)
 8008944:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8008946:	4b21      	ldr	r3, [pc, #132]	; (80089cc <MX_USART3_UART_Init+0x90>)
 8008948:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800894c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800894e:	4b1f      	ldr	r3, [pc, #124]	; (80089cc <MX_USART3_UART_Init+0x90>)
 8008950:	2200      	movs	r2, #0
 8008952:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8008954:	4b1d      	ldr	r3, [pc, #116]	; (80089cc <MX_USART3_UART_Init+0x90>)
 8008956:	2200      	movs	r2, #0
 8008958:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800895a:	4b1c      	ldr	r3, [pc, #112]	; (80089cc <MX_USART3_UART_Init+0x90>)
 800895c:	2200      	movs	r2, #0
 800895e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8008960:	4b1a      	ldr	r3, [pc, #104]	; (80089cc <MX_USART3_UART_Init+0x90>)
 8008962:	220c      	movs	r2, #12
 8008964:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008966:	4b19      	ldr	r3, [pc, #100]	; (80089cc <MX_USART3_UART_Init+0x90>)
 8008968:	2200      	movs	r2, #0
 800896a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800896c:	4b17      	ldr	r3, [pc, #92]	; (80089cc <MX_USART3_UART_Init+0x90>)
 800896e:	2200      	movs	r2, #0
 8008970:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008972:	4b16      	ldr	r3, [pc, #88]	; (80089cc <MX_USART3_UART_Init+0x90>)
 8008974:	2200      	movs	r2, #0
 8008976:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8008978:	4b14      	ldr	r3, [pc, #80]	; (80089cc <MX_USART3_UART_Init+0x90>)
 800897a:	2200      	movs	r2, #0
 800897c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800897e:	4b13      	ldr	r3, [pc, #76]	; (80089cc <MX_USART3_UART_Init+0x90>)
 8008980:	2200      	movs	r2, #0
 8008982:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8008984:	4811      	ldr	r0, [pc, #68]	; (80089cc <MX_USART3_UART_Init+0x90>)
 8008986:	f7fc fe0b 	bl	80055a0 <HAL_UART_Init>
 800898a:	4603      	mov	r3, r0
 800898c:	2b00      	cmp	r3, #0
 800898e:	d001      	beq.n	8008994 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8008990:	f000 f9f2 	bl	8008d78 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008994:	2100      	movs	r1, #0
 8008996:	480d      	ldr	r0, [pc, #52]	; (80089cc <MX_USART3_UART_Init+0x90>)
 8008998:	f7ff f973 	bl	8007c82 <HAL_UARTEx_SetTxFifoThreshold>
 800899c:	4603      	mov	r3, r0
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d001      	beq.n	80089a6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80089a2:	f000 f9e9 	bl	8008d78 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80089a6:	2100      	movs	r1, #0
 80089a8:	4808      	ldr	r0, [pc, #32]	; (80089cc <MX_USART3_UART_Init+0x90>)
 80089aa:	f7ff f9a8 	bl	8007cfe <HAL_UARTEx_SetRxFifoThreshold>
 80089ae:	4603      	mov	r3, r0
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d001      	beq.n	80089b8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80089b4:	f000 f9e0 	bl	8008d78 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80089b8:	4804      	ldr	r0, [pc, #16]	; (80089cc <MX_USART3_UART_Init+0x90>)
 80089ba:	f7ff f929 	bl	8007c10 <HAL_UARTEx_DisableFifoMode>
 80089be:	4603      	mov	r3, r0
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d001      	beq.n	80089c8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80089c4:	f000 f9d8 	bl	8008d78 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80089c8:	bf00      	nop
 80089ca:	bd80      	pop	{r7, pc}
 80089cc:	24000104 	.word	0x24000104
 80089d0:	40004800 	.word	0x40004800

080089d4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80089d8:	4b15      	ldr	r3, [pc, #84]	; (8008a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80089da:	4a16      	ldr	r2, [pc, #88]	; (8008a34 <MX_USB_OTG_FS_PCD_Init+0x60>)
 80089dc:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80089de:	4b14      	ldr	r3, [pc, #80]	; (8008a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80089e0:	2209      	movs	r2, #9
 80089e2:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80089e4:	4b12      	ldr	r3, [pc, #72]	; (8008a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80089e6:	2202      	movs	r2, #2
 80089e8:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80089ea:	4b11      	ldr	r3, [pc, #68]	; (8008a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80089ec:	2200      	movs	r2, #0
 80089ee:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80089f0:	4b0f      	ldr	r3, [pc, #60]	; (8008a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80089f2:	2202      	movs	r2, #2
 80089f4:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80089f6:	4b0e      	ldr	r3, [pc, #56]	; (8008a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80089f8:	2201      	movs	r2, #1
 80089fa:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80089fc:	4b0c      	ldr	r3, [pc, #48]	; (8008a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80089fe:	2200      	movs	r2, #0
 8008a00:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008a02:	4b0b      	ldr	r3, [pc, #44]	; (8008a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8008a04:	2200      	movs	r2, #0
 8008a06:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8008a08:	4b09      	ldr	r3, [pc, #36]	; (8008a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8008a0e:	4b08      	ldr	r3, [pc, #32]	; (8008a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8008a10:	2201      	movs	r2, #1
 8008a12:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008a14:	4b06      	ldr	r3, [pc, #24]	; (8008a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8008a16:	2200      	movs	r2, #0
 8008a18:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008a1a:	4805      	ldr	r0, [pc, #20]	; (8008a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8008a1c:	f7f8 fdb7 	bl	800158e <HAL_PCD_Init>
 8008a20:	4603      	mov	r3, r0
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d001      	beq.n	8008a2a <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8008a26:	f000 f9a7 	bl	8008d78 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8008a2a:	bf00      	nop
 8008a2c:	bd80      	pop	{r7, pc}
 8008a2e:	bf00      	nop
 8008a30:	24000190 	.word	0x24000190
 8008a34:	40080000 	.word	0x40080000

08008a38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b08e      	sub	sp, #56	; 0x38
 8008a3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008a42:	2200      	movs	r2, #0
 8008a44:	601a      	str	r2, [r3, #0]
 8008a46:	605a      	str	r2, [r3, #4]
 8008a48:	609a      	str	r2, [r3, #8]
 8008a4a:	60da      	str	r2, [r3, #12]
 8008a4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008a4e:	4b88      	ldr	r3, [pc, #544]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008a50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008a54:	4a86      	ldr	r2, [pc, #536]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008a56:	f043 0304 	orr.w	r3, r3, #4
 8008a5a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8008a5e:	4b84      	ldr	r3, [pc, #528]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008a60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008a64:	f003 0304 	and.w	r3, r3, #4
 8008a68:	623b      	str	r3, [r7, #32]
 8008a6a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8008a6c:	4b80      	ldr	r3, [pc, #512]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008a6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008a72:	4a7f      	ldr	r2, [pc, #508]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008a74:	f043 0320 	orr.w	r3, r3, #32
 8008a78:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8008a7c:	4b7c      	ldr	r3, [pc, #496]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008a7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008a82:	f003 0320 	and.w	r3, r3, #32
 8008a86:	61fb      	str	r3, [r7, #28]
 8008a88:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008a8a:	4b79      	ldr	r3, [pc, #484]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008a8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008a90:	4a77      	ldr	r2, [pc, #476]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008a92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a96:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8008a9a:	4b75      	ldr	r3, [pc, #468]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008a9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008aa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008aa4:	61bb      	str	r3, [r7, #24]
 8008aa6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008aa8:	4b71      	ldr	r3, [pc, #452]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008aaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008aae:	4a70      	ldr	r2, [pc, #448]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008ab0:	f043 0301 	orr.w	r3, r3, #1
 8008ab4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8008ab8:	4b6d      	ldr	r3, [pc, #436]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008aba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008abe:	f003 0301 	and.w	r3, r3, #1
 8008ac2:	617b      	str	r3, [r7, #20]
 8008ac4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008ac6:	4b6a      	ldr	r3, [pc, #424]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008ac8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008acc:	4a68      	ldr	r2, [pc, #416]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008ace:	f043 0302 	orr.w	r3, r3, #2
 8008ad2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8008ad6:	4b66      	ldr	r3, [pc, #408]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008ad8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008adc:	f003 0302 	and.w	r3, r3, #2
 8008ae0:	613b      	str	r3, [r7, #16]
 8008ae2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8008ae4:	4b62      	ldr	r3, [pc, #392]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008ae6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008aea:	4a61      	ldr	r2, [pc, #388]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008aec:	f043 0310 	orr.w	r3, r3, #16
 8008af0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8008af4:	4b5e      	ldr	r3, [pc, #376]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008af6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008afa:	f003 0310 	and.w	r3, r3, #16
 8008afe:	60fb      	str	r3, [r7, #12]
 8008b00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8008b02:	4b5b      	ldr	r3, [pc, #364]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008b04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008b08:	4a59      	ldr	r2, [pc, #356]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008b0a:	f043 0308 	orr.w	r3, r3, #8
 8008b0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8008b12:	4b57      	ldr	r3, [pc, #348]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008b14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008b18:	f003 0308 	and.w	r3, r3, #8
 8008b1c:	60bb      	str	r3, [r7, #8]
 8008b1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8008b20:	4b53      	ldr	r3, [pc, #332]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008b22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008b26:	4a52      	ldr	r2, [pc, #328]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008b28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b2c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8008b30:	4b4f      	ldr	r3, [pc, #316]	; (8008c70 <MX_GPIO_Init+0x238>)
 8008b32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008b36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b3a:	607b      	str	r3, [r7, #4]
 8008b3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, GPIO_PIN_SET);
 8008b3e:	2201      	movs	r2, #1
 8008b40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008b44:	484b      	ldr	r0, [pc, #300]	; (8008c74 <MX_GPIO_Init+0x23c>)
 8008b46:	f7f8 fd09 	bl	800155c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LED3_Pin, GPIO_PIN_RESET);
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	f244 0101 	movw	r1, #16385	; 0x4001
 8008b50:	4849      	ldr	r0, [pc, #292]	; (8008c78 <MX_GPIO_Init+0x240>)
 8008b52:	f7f8 fd03 	bl	800155c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_RES_Pin|OLED_CS_Pin, GPIO_PIN_SET);
 8008b56:	2201      	movs	r2, #1
 8008b58:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8008b5c:	4847      	ldr	r0, [pc, #284]	; (8008c7c <MX_GPIO_Init+0x244>)
 8008b5e:	f7f8 fcfd 	bl	800155c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8008b62:	2200      	movs	r2, #0
 8008b64:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008b68:	4845      	ldr	r0, [pc, #276]	; (8008c80 <MX_GPIO_Init+0x248>)
 8008b6a:	f7f8 fcf7 	bl	800155c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_D1_Pin|OLED_D0_Pin, GPIO_PIN_SET);
 8008b6e:	2201      	movs	r2, #1
 8008b70:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8008b74:	4842      	ldr	r0, [pc, #264]	; (8008c80 <MX_GPIO_Init+0x248>)
 8008b76:	f7f8 fcf1 	bl	800155c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	2102      	movs	r1, #2
 8008b7e:	483f      	ldr	r0, [pc, #252]	; (8008c7c <MX_GPIO_Init+0x244>)
 8008b80:	f7f8 fcec 	bl	800155c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8008b84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008b88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b8e:	2300      	movs	r3, #0
 8008b90:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8008b92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b96:	4619      	mov	r1, r3
 8008b98:	483a      	ldr	r0, [pc, #232]	; (8008c84 <MX_GPIO_Init+0x24c>)
 8008b9a:	f7f8 fb2f 	bl	80011fc <HAL_GPIO_Init>

  /*Configure GPIO pin : OLED_DC_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin;
 8008b9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ba2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008ba4:	2301      	movs	r3, #1
 8008ba6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008bac:	2302      	movs	r3, #2
 8008bae:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 8008bb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008bb4:	4619      	mov	r1, r3
 8008bb6:	482f      	ldr	r0, [pc, #188]	; (8008c74 <MX_GPIO_Init+0x23c>)
 8008bb8:	f7f8 fb20 	bl	80011fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LED3_Pin;
 8008bbc:	f244 0301 	movw	r3, #16385	; 0x4001
 8008bc0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008bca:	2300      	movs	r3, #0
 8008bcc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008bce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008bd2:	4619      	mov	r1, r3
 8008bd4:	4828      	ldr	r0, [pc, #160]	; (8008c78 <MX_GPIO_Init+0x240>)
 8008bd6:	f7f8 fb11 	bl	80011fc <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RES_Pin OLED_CS_Pin */
  GPIO_InitStruct.Pin = OLED_RES_Pin|OLED_CS_Pin;
 8008bda:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8008bde:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008be0:	2301      	movs	r3, #1
 8008be2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008be4:	2300      	movs	r3, #0
 8008be6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008be8:	2302      	movs	r3, #2
 8008bea:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008bec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008bf0:	4619      	mov	r1, r3
 8008bf2:	4822      	ldr	r0, [pc, #136]	; (8008c7c <MX_GPIO_Init+0x244>)
 8008bf4:	f7f8 fb02 	bl	80011fc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8008bf8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008bfc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008bfe:	2301      	movs	r3, #1
 8008c00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c02:	2300      	movs	r3, #0
 8008c04:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008c06:	2300      	movs	r3, #0
 8008c08:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8008c0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c0e:	4619      	mov	r1, r3
 8008c10:	481b      	ldr	r0, [pc, #108]	; (8008c80 <MX_GPIO_Init+0x248>)
 8008c12:	f7f8 faf3 	bl	80011fc <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_D1_Pin OLED_D0_Pin */
  GPIO_InitStruct.Pin = OLED_D1_Pin|OLED_D0_Pin;
 8008c16:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8008c1a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c20:	2300      	movs	r3, #0
 8008c22:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008c24:	2302      	movs	r3, #2
 8008c26:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008c28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c2c:	4619      	mov	r1, r3
 8008c2e:	4814      	ldr	r0, [pc, #80]	; (8008c80 <MX_GPIO_Init+0x248>)
 8008c30:	f7f8 fae4 	bl	80011fc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8008c34:	2380      	movs	r3, #128	; 0x80
 8008c36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8008c38:	4b13      	ldr	r3, [pc, #76]	; (8008c88 <MX_GPIO_Init+0x250>)
 8008c3a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8008c40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c44:	4619      	mov	r1, r3
 8008c46:	4811      	ldr	r0, [pc, #68]	; (8008c8c <MX_GPIO_Init+0x254>)
 8008c48:	f7f8 fad8 	bl	80011fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8008c4c:	2302      	movs	r3, #2
 8008c4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008c50:	2301      	movs	r3, #1
 8008c52:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c54:	2300      	movs	r3, #0
 8008c56:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8008c5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c60:	4619      	mov	r1, r3
 8008c62:	4806      	ldr	r0, [pc, #24]	; (8008c7c <MX_GPIO_Init+0x244>)
 8008c64:	f7f8 faca 	bl	80011fc <HAL_GPIO_Init>

}
 8008c68:	bf00      	nop
 8008c6a:	3738      	adds	r7, #56	; 0x38
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd80      	pop	{r7, pc}
 8008c70:	58024400 	.word	0x58024400
 8008c74:	58021400 	.word	0x58021400
 8008c78:	58020400 	.word	0x58020400
 8008c7c:	58021000 	.word	0x58021000
 8008c80:	58020c00 	.word	0x58020c00
 8008c84:	58020800 	.word	0x58020800
 8008c88:	11110000 	.word	0x11110000
 8008c8c:	58021800 	.word	0x58021800

08008c90 <TIM_SetTIM12Changefrequency2>:
/**
 * TIM12CH2
 * 设置占空�??????????
 */
void TIM_SetTIM12Changefrequency2(uint32_t compare,uint32_t frequency)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b083      	sub	sp, #12
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
 8008c98:	6039      	str	r1, [r7, #0]
	TIM12->CCR2=compare;
 8008c9a:	4a06      	ldr	r2, [pc, #24]	; (8008cb4 <TIM_SetTIM12Changefrequency2+0x24>)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6393      	str	r3, [r2, #56]	; 0x38
	TIM12->ARR=frequency;
 8008ca0:	4a04      	ldr	r2, [pc, #16]	; (8008cb4 <TIM_SetTIM12Changefrequency2+0x24>)
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8008ca6:	bf00      	nop
 8008ca8:	370c      	adds	r7, #12
 8008caa:	46bd      	mov	sp, r7
 8008cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb0:	4770      	bx	lr
 8008cb2:	bf00      	nop
 8008cb4:	40001800 	.word	0x40001800

08008cb8 <HAL_TIM_IC_CaptureCallback>:
	freq = 90000000.0f / tmp1;

}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b082      	sub	sp, #8
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
	//volatile static uint32_t _tmp1 = 0, _tmp2 = 0;
	tmp1;
 8008cc0:	4b1b      	ldr	r3, [pc, #108]	; (8008d30 <HAL_TIM_IC_CaptureCallback+0x78>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
	    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	7f1b      	ldrb	r3, [r3, #28]
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	d121      	bne.n	8008d10 <HAL_TIM_IC_CaptureCallback+0x58>
	    {
	        tmp1 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);//周期
 8008ccc:	2100      	movs	r1, #0
 8008cce:	4819      	ldr	r0, [pc, #100]	; (8008d34 <HAL_TIM_IC_CaptureCallback+0x7c>)
 8008cd0:	f7fb fd90 	bl	80047f4 <HAL_TIM_ReadCapturedValue>
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	4b16      	ldr	r3, [pc, #88]	; (8008d30 <HAL_TIM_IC_CaptureCallback+0x78>)
 8008cd8:	601a      	str	r2, [r3, #0]
	        if(tmp1!=0)
 8008cda:	4b15      	ldr	r3, [pc, #84]	; (8008d30 <HAL_TIM_IC_CaptureCallback+0x78>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d00f      	beq.n	8008d02 <HAL_TIM_IC_CaptureCallback+0x4a>
	        {
	        	freq=tmp1;
 8008ce2:	4b13      	ldr	r3, [pc, #76]	; (8008d30 <HAL_TIM_IC_CaptureCallback+0x78>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	4a14      	ldr	r2, [pc, #80]	; (8008d38 <HAL_TIM_IC_CaptureCallback+0x80>)
 8008ce8:	6013      	str	r3, [r2, #0]
	        	duty=tmp2*100/tmp1;
 8008cea:	4b14      	ldr	r3, [pc, #80]	; (8008d3c <HAL_TIM_IC_CaptureCallback+0x84>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	2264      	movs	r2, #100	; 0x64
 8008cf0:	fb02 f203 	mul.w	r2, r2, r3
 8008cf4:	4b0e      	ldr	r3, [pc, #56]	; (8008d30 <HAL_TIM_IC_CaptureCallback+0x78>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cfc:	4a10      	ldr	r2, [pc, #64]	; (8008d40 <HAL_TIM_IC_CaptureCallback+0x88>)
 8008cfe:	6013      	str	r3, [r2, #0]
	    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
	    {
	        tmp2 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_2);//占空�????????

	    }
}
 8008d00:	e011      	b.n	8008d26 <HAL_TIM_IC_CaptureCallback+0x6e>
	        	duty=0;
 8008d02:	4b0f      	ldr	r3, [pc, #60]	; (8008d40 <HAL_TIM_IC_CaptureCallback+0x88>)
 8008d04:	2200      	movs	r2, #0
 8008d06:	601a      	str	r2, [r3, #0]
	        	freq=0;
 8008d08:	4b0b      	ldr	r3, [pc, #44]	; (8008d38 <HAL_TIM_IC_CaptureCallback+0x80>)
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	601a      	str	r2, [r3, #0]
}
 8008d0e:	e00a      	b.n	8008d26 <HAL_TIM_IC_CaptureCallback+0x6e>
	    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	7f1b      	ldrb	r3, [r3, #28]
 8008d14:	2b02      	cmp	r3, #2
 8008d16:	d106      	bne.n	8008d26 <HAL_TIM_IC_CaptureCallback+0x6e>
	        tmp2 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_2);//占空�????????
 8008d18:	2104      	movs	r1, #4
 8008d1a:	4806      	ldr	r0, [pc, #24]	; (8008d34 <HAL_TIM_IC_CaptureCallback+0x7c>)
 8008d1c:	f7fb fd6a 	bl	80047f4 <HAL_TIM_ReadCapturedValue>
 8008d20:	4602      	mov	r2, r0
 8008d22:	4b06      	ldr	r3, [pc, #24]	; (8008d3c <HAL_TIM_IC_CaptureCallback+0x84>)
 8008d24:	601a      	str	r2, [r3, #0]
}
 8008d26:	bf00      	nop
 8008d28:	3708      	adds	r7, #8
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}
 8008d2e:	bf00      	nop
 8008d30:	240000f8 	.word	0x240000f8
 8008d34:	24000598 	.word	0x24000598
 8008d38:	240000f4 	.word	0x240000f4
 8008d3c:	240000fc 	.word	0x240000fc
 8008d40:	240000f0 	.word	0x240000f0

08008d44 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b084      	sub	sp, #16
 8008d48:	af02      	add	r7, sp, #8
 8008d4a:	6078      	str	r0, [r7, #4]
	if(htim==(&htim13))
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	4a08      	ldr	r2, [pc, #32]	; (8008d70 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8008d50:	4293      	cmp	r3, r2
 8008d52:	d108      	bne.n	8008d66 <HAL_TIM_PeriodElapsedCallback+0x22>
	{
		OLED_ShowNum(64,5,duty,3,16);
 8008d54:	4b07      	ldr	r3, [pc, #28]	; (8008d74 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8008d56:	681a      	ldr	r2, [r3, #0]
 8008d58:	2310      	movs	r3, #16
 8008d5a:	9300      	str	r3, [sp, #0]
 8008d5c:	2303      	movs	r3, #3
 8008d5e:	2105      	movs	r1, #5
 8008d60:	2040      	movs	r0, #64	; 0x40
 8008d62:	f000 f937 	bl	8008fd4 <OLED_ShowNum>
	}
}
 8008d66:	bf00      	nop
 8008d68:	3708      	adds	r7, #8
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}
 8008d6e:	bf00      	nop
 8008d70:	240005d8 	.word	0x240005d8
 8008d74:	240000f0 	.word	0x240000f0

08008d78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8008d7c:	bf00      	nop
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d84:	4770      	bx	lr
	...

08008d88 <OLED_WR_Byte>:
#else
//��SSD1106д��һ���ֽڡ�
//dat:Ҫд�������/����
//cmd:����/�����־ 0,��ʾ����;1,��ʾ����;
void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b084      	sub	sp, #16
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	4603      	mov	r3, r0
 8008d90:	460a      	mov	r2, r1
 8008d92:	71fb      	strb	r3, [r7, #7]
 8008d94:	4613      	mov	r3, r2
 8008d96:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	if(cmd)
 8008d98:	79bb      	ldrb	r3, [r7, #6]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d006      	beq.n	8008dac <OLED_WR_Byte+0x24>
	  {OLED_DC_Set();}
 8008d9e:	2201      	movs	r2, #1
 8008da0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008da4:	4824      	ldr	r0, [pc, #144]	; (8008e38 <OLED_WR_Byte+0xb0>)
 8008da6:	f7f8 fbd9 	bl	800155c <HAL_GPIO_WritePin>
 8008daa:	e005      	b.n	8008db8 <OLED_WR_Byte+0x30>
	else 
	  {OLED_DC_Clr();	}
 8008dac:	2200      	movs	r2, #0
 8008dae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008db2:	4821      	ldr	r0, [pc, #132]	; (8008e38 <OLED_WR_Byte+0xb0>)
 8008db4:	f7f8 fbd2 	bl	800155c <HAL_GPIO_WritePin>
	OLED_CS_Clr();
 8008db8:	2200      	movs	r2, #0
 8008dba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008dbe:	481f      	ldr	r0, [pc, #124]	; (8008e3c <OLED_WR_Byte+0xb4>)
 8008dc0:	f7f8 fbcc 	bl	800155c <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	73fb      	strb	r3, [r7, #15]
 8008dc8:	e022      	b.n	8008e10 <OLED_WR_Byte+0x88>
	{			  
		OLED_SCLK_Clr();
 8008dca:	2200      	movs	r2, #0
 8008dcc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008dd0:	481b      	ldr	r0, [pc, #108]	; (8008e40 <OLED_WR_Byte+0xb8>)
 8008dd2:	f7f8 fbc3 	bl	800155c <HAL_GPIO_WritePin>
		if(dat&0x80)
 8008dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	da06      	bge.n	8008dec <OLED_WR_Byte+0x64>
		   OLED_SDIN_Set();
 8008dde:	2201      	movs	r2, #1
 8008de0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008de4:	4816      	ldr	r0, [pc, #88]	; (8008e40 <OLED_WR_Byte+0xb8>)
 8008de6:	f7f8 fbb9 	bl	800155c <HAL_GPIO_WritePin>
 8008dea:	e005      	b.n	8008df8 <OLED_WR_Byte+0x70>
		else 
		   OLED_SDIN_Clr();
 8008dec:	2200      	movs	r2, #0
 8008dee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008df2:	4813      	ldr	r0, [pc, #76]	; (8008e40 <OLED_WR_Byte+0xb8>)
 8008df4:	f7f8 fbb2 	bl	800155c <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8008df8:	2201      	movs	r2, #1
 8008dfa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008dfe:	4810      	ldr	r0, [pc, #64]	; (8008e40 <OLED_WR_Byte+0xb8>)
 8008e00:	f7f8 fbac 	bl	800155c <HAL_GPIO_WritePin>
		dat<<=1;   
 8008e04:	79fb      	ldrb	r3, [r7, #7]
 8008e06:	005b      	lsls	r3, r3, #1
 8008e08:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8008e0a:	7bfb      	ldrb	r3, [r7, #15]
 8008e0c:	3301      	adds	r3, #1
 8008e0e:	73fb      	strb	r3, [r7, #15]
 8008e10:	7bfb      	ldrb	r3, [r7, #15]
 8008e12:	2b07      	cmp	r3, #7
 8008e14:	d9d9      	bls.n	8008dca <OLED_WR_Byte+0x42>
	}				 		  
	OLED_CS_Set();
 8008e16:	2201      	movs	r2, #1
 8008e18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008e1c:	4807      	ldr	r0, [pc, #28]	; (8008e3c <OLED_WR_Byte+0xb4>)
 8008e1e:	f7f8 fb9d 	bl	800155c <HAL_GPIO_WritePin>
	OLED_DC_Set();   	  
 8008e22:	2201      	movs	r2, #1
 8008e24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008e28:	4803      	ldr	r0, [pc, #12]	; (8008e38 <OLED_WR_Byte+0xb0>)
 8008e2a:	f7f8 fb97 	bl	800155c <HAL_GPIO_WritePin>
} 
 8008e2e:	bf00      	nop
 8008e30:	3710      	adds	r7, #16
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	58021400 	.word	0x58021400
 8008e3c:	58021000 	.word	0x58021000
 8008e40:	58020c00 	.word	0x58020c00

08008e44 <OLED_Set_Pos>:
#endif
	void OLED_Set_Pos(unsigned char x, unsigned char y) 
{ 
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b082      	sub	sp, #8
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	460a      	mov	r2, r1
 8008e4e:	71fb      	strb	r3, [r7, #7]
 8008e50:	4613      	mov	r3, r2
 8008e52:	71bb      	strb	r3, [r7, #6]
	OLED_WR_Byte(0xb0+y,OLED_CMD);
 8008e54:	79bb      	ldrb	r3, [r7, #6]
 8008e56:	3b50      	subs	r3, #80	; 0x50
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	2100      	movs	r1, #0
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	f7ff ff93 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(((x&0xf0)>>4)|0x10,OLED_CMD);
 8008e62:	79fb      	ldrb	r3, [r7, #7]
 8008e64:	091b      	lsrs	r3, r3, #4
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	f043 0310 	orr.w	r3, r3, #16
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	2100      	movs	r1, #0
 8008e70:	4618      	mov	r0, r3
 8008e72:	f7ff ff89 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte((x&0x0f)|0x01,OLED_CMD); 
 8008e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008e7a:	f003 030e 	and.w	r3, r3, #14
 8008e7e:	b25b      	sxtb	r3, r3
 8008e80:	f043 0301 	orr.w	r3, r3, #1
 8008e84:	b25b      	sxtb	r3, r3
 8008e86:	b2db      	uxtb	r3, r3
 8008e88:	2100      	movs	r1, #0
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	f7ff ff7c 	bl	8008d88 <OLED_WR_Byte>
}   	  
 8008e90:	bf00      	nop
 8008e92:	3708      	adds	r7, #8
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}

08008e98 <OLED_Clear>:
	OLED_WR_Byte(0X10,OLED_CMD);  //DCDC OFF
	OLED_WR_Byte(0XAE,OLED_CMD);  //DISPLAY OFF
}		   			 
//��������,������,������Ļ�Ǻ�ɫ��!��û����һ��!!!	  
void OLED_Clear(void)  
{  
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b082      	sub	sp, #8
 8008e9c:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)  
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	71fb      	strb	r3, [r7, #7]
 8008ea2:	e01f      	b.n	8008ee4 <OLED_Clear+0x4c>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //����ҳ��ַ��0~7��
 8008ea4:	79fb      	ldrb	r3, [r7, #7]
 8008ea6:	3b50      	subs	r3, #80	; 0x50
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	2100      	movs	r1, #0
 8008eac:	4618      	mov	r0, r3
 8008eae:	f7ff ff6b 	bl	8008d88 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //������ʾλ�á��е͵�ַ
 8008eb2:	2100      	movs	r1, #0
 8008eb4:	2000      	movs	r0, #0
 8008eb6:	f7ff ff67 	bl	8008d88 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //������ʾλ�á��иߵ�ַ   
 8008eba:	2100      	movs	r1, #0
 8008ebc:	2010      	movs	r0, #16
 8008ebe:	f7ff ff63 	bl	8008d88 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(0,OLED_DATA); 
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	71bb      	strb	r3, [r7, #6]
 8008ec6:	e006      	b.n	8008ed6 <OLED_Clear+0x3e>
 8008ec8:	2101      	movs	r1, #1
 8008eca:	2000      	movs	r0, #0
 8008ecc:	f7ff ff5c 	bl	8008d88 <OLED_WR_Byte>
 8008ed0:	79bb      	ldrb	r3, [r7, #6]
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	71bb      	strb	r3, [r7, #6]
 8008ed6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	daf4      	bge.n	8008ec8 <OLED_Clear+0x30>
	for(i=0;i<8;i++)  
 8008ede:	79fb      	ldrb	r3, [r7, #7]
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	71fb      	strb	r3, [r7, #7]
 8008ee4:	79fb      	ldrb	r3, [r7, #7]
 8008ee6:	2b07      	cmp	r3, #7
 8008ee8:	d9dc      	bls.n	8008ea4 <OLED_Clear+0xc>
	} //������ʾ
}
 8008eea:	bf00      	nop
 8008eec:	3708      	adds	r7, #8
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}
	...

08008ef4 <OLED_ShowChar>:
//x:0~127
//y:0~63
//mode:0,������ʾ;1,������ʾ				 
//size:ѡ������ 16/12 
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr)
{      	
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b084      	sub	sp, #16
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	4603      	mov	r3, r0
 8008efc:	71fb      	strb	r3, [r7, #7]
 8008efe:	460b      	mov	r3, r1
 8008f00:	71bb      	strb	r3, [r7, #6]
 8008f02:	4613      	mov	r3, r2
 8008f04:	717b      	strb	r3, [r7, #5]
	unsigned char c=0,i=0;	
 8008f06:	2300      	movs	r3, #0
 8008f08:	73bb      	strb	r3, [r7, #14]
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	73fb      	strb	r3, [r7, #15]
		c=chr-' ';//�õ�ƫ�ƺ��ֵ			
 8008f0e:	797b      	ldrb	r3, [r7, #5]
 8008f10:	3b20      	subs	r3, #32
 8008f12:	73bb      	strb	r3, [r7, #14]
		if(x>Max_Column-1){x=0;y=y+2;}
 8008f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	da04      	bge.n	8008f26 <OLED_ShowChar+0x32>
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	71fb      	strb	r3, [r7, #7]
 8008f20:	79bb      	ldrb	r3, [r7, #6]
 8008f22:	3302      	adds	r3, #2
 8008f24:	71bb      	strb	r3, [r7, #6]
		if(SIZE ==16)
			{
			OLED_Set_Pos(x,y);	
 8008f26:	79ba      	ldrb	r2, [r7, #6]
 8008f28:	79fb      	ldrb	r3, [r7, #7]
 8008f2a:	4611      	mov	r1, r2
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	f7ff ff89 	bl	8008e44 <OLED_Set_Pos>
			for(i=0;i<8;i++)
 8008f32:	2300      	movs	r3, #0
 8008f34:	73fb      	strb	r3, [r7, #15]
 8008f36:	e00c      	b.n	8008f52 <OLED_ShowChar+0x5e>
			OLED_WR_Byte(F8X16[c*16+i],OLED_DATA);
 8008f38:	7bbb      	ldrb	r3, [r7, #14]
 8008f3a:	011a      	lsls	r2, r3, #4
 8008f3c:	7bfb      	ldrb	r3, [r7, #15]
 8008f3e:	4413      	add	r3, r2
 8008f40:	4a15      	ldr	r2, [pc, #84]	; (8008f98 <OLED_ShowChar+0xa4>)
 8008f42:	5cd3      	ldrb	r3, [r2, r3]
 8008f44:	2101      	movs	r1, #1
 8008f46:	4618      	mov	r0, r3
 8008f48:	f7ff ff1e 	bl	8008d88 <OLED_WR_Byte>
			for(i=0;i<8;i++)
 8008f4c:	7bfb      	ldrb	r3, [r7, #15]
 8008f4e:	3301      	adds	r3, #1
 8008f50:	73fb      	strb	r3, [r7, #15]
 8008f52:	7bfb      	ldrb	r3, [r7, #15]
 8008f54:	2b07      	cmp	r3, #7
 8008f56:	d9ef      	bls.n	8008f38 <OLED_ShowChar+0x44>
			OLED_Set_Pos(x,y+1);
 8008f58:	79bb      	ldrb	r3, [r7, #6]
 8008f5a:	3301      	adds	r3, #1
 8008f5c:	b2da      	uxtb	r2, r3
 8008f5e:	79fb      	ldrb	r3, [r7, #7]
 8008f60:	4611      	mov	r1, r2
 8008f62:	4618      	mov	r0, r3
 8008f64:	f7ff ff6e 	bl	8008e44 <OLED_Set_Pos>
			for(i=0;i<8;i++)
 8008f68:	2300      	movs	r3, #0
 8008f6a:	73fb      	strb	r3, [r7, #15]
 8008f6c:	e00d      	b.n	8008f8a <OLED_ShowChar+0x96>
			OLED_WR_Byte(F8X16[c*16+i+8],OLED_DATA);
 8008f6e:	7bbb      	ldrb	r3, [r7, #14]
 8008f70:	011a      	lsls	r2, r3, #4
 8008f72:	7bfb      	ldrb	r3, [r7, #15]
 8008f74:	4413      	add	r3, r2
 8008f76:	3308      	adds	r3, #8
 8008f78:	4a07      	ldr	r2, [pc, #28]	; (8008f98 <OLED_ShowChar+0xa4>)
 8008f7a:	5cd3      	ldrb	r3, [r2, r3]
 8008f7c:	2101      	movs	r1, #1
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f7ff ff02 	bl	8008d88 <OLED_WR_Byte>
			for(i=0;i<8;i++)
 8008f84:	7bfb      	ldrb	r3, [r7, #15]
 8008f86:	3301      	adds	r3, #1
 8008f88:	73fb      	strb	r3, [r7, #15]
 8008f8a:	7bfb      	ldrb	r3, [r7, #15]
 8008f8c:	2b07      	cmp	r3, #7
 8008f8e:	d9ee      	bls.n	8008f6e <OLED_ShowChar+0x7a>
				OLED_Set_Pos(x,y+1);
				for(i=0;i<6;i++)
				OLED_WR_Byte(F6x8[c][i],OLED_DATA);
				
			}
}
 8008f90:	bf00      	nop
 8008f92:	3710      	adds	r7, #16
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}
 8008f98:	08009890 	.word	0x08009890

08008f9c <oled_pow>:
//m^n����
uint32_t oled_pow(uint8_t m,uint8_t n)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b085      	sub	sp, #20
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	460a      	mov	r2, r1
 8008fa6:	71fb      	strb	r3, [r7, #7]
 8008fa8:	4613      	mov	r3, r2
 8008faa:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8008fac:	2301      	movs	r3, #1
 8008fae:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;    
 8008fb0:	e004      	b.n	8008fbc <oled_pow+0x20>
 8008fb2:	79fa      	ldrb	r2, [r7, #7]
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	fb02 f303 	mul.w	r3, r2, r3
 8008fba:	60fb      	str	r3, [r7, #12]
 8008fbc:	79bb      	ldrb	r3, [r7, #6]
 8008fbe:	1e5a      	subs	r2, r3, #1
 8008fc0:	71ba      	strb	r2, [r7, #6]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d1f5      	bne.n	8008fb2 <oled_pow+0x16>
	return result;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
}				  
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3714      	adds	r7, #20
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd2:	4770      	bx	lr

08008fd4 <OLED_ShowNum>:
//len :���ֵ�λ��
//size:�����С
//mode:ģʽ	0,���ģʽ;1,����ģʽ
//num:��ֵ(0~4294967295);	 		  
void OLED_ShowNum(uint8_t x,uint8_t y,uint32_t num,uint8_t len,uint8_t size)
{         	
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b084      	sub	sp, #16
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	603a      	str	r2, [r7, #0]
 8008fdc:	461a      	mov	r2, r3
 8008fde:	4603      	mov	r3, r0
 8008fe0:	71fb      	strb	r3, [r7, #7]
 8008fe2:	460b      	mov	r3, r1
 8008fe4:	71bb      	strb	r3, [r7, #6]
 8008fe6:	4613      	mov	r3, r2
 8008fe8:	717b      	strb	r3, [r7, #5]
	uint8_t t,temp;
	uint8_t enshow=0;
 8008fea:	2300      	movs	r3, #0
 8008fec:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<len;t++)
 8008fee:	2300      	movs	r3, #0
 8008ff0:	73fb      	strb	r3, [r7, #15]
 8008ff2:	e049      	b.n	8009088 <OLED_ShowNum+0xb4>
	{
		temp=(num/oled_pow(10,len-t-1))%10;
 8008ff4:	797a      	ldrb	r2, [r7, #5]
 8008ff6:	7bfb      	ldrb	r3, [r7, #15]
 8008ff8:	1ad3      	subs	r3, r2, r3
 8008ffa:	b2db      	uxtb	r3, r3
 8008ffc:	3b01      	subs	r3, #1
 8008ffe:	b2db      	uxtb	r3, r3
 8009000:	4619      	mov	r1, r3
 8009002:	200a      	movs	r0, #10
 8009004:	f7ff ffca 	bl	8008f9c <oled_pow>
 8009008:	4602      	mov	r2, r0
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009010:	4b21      	ldr	r3, [pc, #132]	; (8009098 <OLED_ShowNum+0xc4>)
 8009012:	fba3 2301 	umull	r2, r3, r3, r1
 8009016:	08da      	lsrs	r2, r3, #3
 8009018:	4613      	mov	r3, r2
 800901a:	009b      	lsls	r3, r3, #2
 800901c:	4413      	add	r3, r2
 800901e:	005b      	lsls	r3, r3, #1
 8009020:	1aca      	subs	r2, r1, r3
 8009022:	4613      	mov	r3, r2
 8009024:	737b      	strb	r3, [r7, #13]
		if(enshow==0&&t<(len-1))
 8009026:	7bbb      	ldrb	r3, [r7, #14]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d119      	bne.n	8009060 <OLED_ShowNum+0x8c>
 800902c:	7bfa      	ldrb	r2, [r7, #15]
 800902e:	797b      	ldrb	r3, [r7, #5]
 8009030:	3b01      	subs	r3, #1
 8009032:	429a      	cmp	r2, r3
 8009034:	da14      	bge.n	8009060 <OLED_ShowNum+0x8c>
		{
			if(temp==0)
 8009036:	7b7b      	ldrb	r3, [r7, #13]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d10f      	bne.n	800905c <OLED_ShowNum+0x88>
			{
				OLED_ShowChar(x+(size/2)*t,y,' ');
 800903c:	7e3b      	ldrb	r3, [r7, #24]
 800903e:	085b      	lsrs	r3, r3, #1
 8009040:	b2db      	uxtb	r3, r3
 8009042:	7bfa      	ldrb	r2, [r7, #15]
 8009044:	fb12 f303 	smulbb	r3, r2, r3
 8009048:	b2da      	uxtb	r2, r3
 800904a:	79fb      	ldrb	r3, [r7, #7]
 800904c:	4413      	add	r3, r2
 800904e:	b2db      	uxtb	r3, r3
 8009050:	79b9      	ldrb	r1, [r7, #6]
 8009052:	2220      	movs	r2, #32
 8009054:	4618      	mov	r0, r3
 8009056:	f7ff ff4d 	bl	8008ef4 <OLED_ShowChar>
				continue;
 800905a:	e012      	b.n	8009082 <OLED_ShowNum+0xae>
			}else enshow=1; 
 800905c:	2301      	movs	r3, #1
 800905e:	73bb      	strb	r3, [r7, #14]
		 	 
		}
	 	OLED_ShowChar(x+(size/2)*t,y,temp+'0'); 
 8009060:	7e3b      	ldrb	r3, [r7, #24]
 8009062:	085b      	lsrs	r3, r3, #1
 8009064:	b2db      	uxtb	r3, r3
 8009066:	7bfa      	ldrb	r2, [r7, #15]
 8009068:	fb12 f303 	smulbb	r3, r2, r3
 800906c:	b2da      	uxtb	r2, r3
 800906e:	79fb      	ldrb	r3, [r7, #7]
 8009070:	4413      	add	r3, r2
 8009072:	b2d8      	uxtb	r0, r3
 8009074:	7b7b      	ldrb	r3, [r7, #13]
 8009076:	3330      	adds	r3, #48	; 0x30
 8009078:	b2da      	uxtb	r2, r3
 800907a:	79bb      	ldrb	r3, [r7, #6]
 800907c:	4619      	mov	r1, r3
 800907e:	f7ff ff39 	bl	8008ef4 <OLED_ShowChar>
	for(t=0;t<len;t++)
 8009082:	7bfb      	ldrb	r3, [r7, #15]
 8009084:	3301      	adds	r3, #1
 8009086:	73fb      	strb	r3, [r7, #15]
 8009088:	7bfa      	ldrb	r2, [r7, #15]
 800908a:	797b      	ldrb	r3, [r7, #5]
 800908c:	429a      	cmp	r2, r3
 800908e:	d3b1      	bcc.n	8008ff4 <OLED_ShowNum+0x20>
	}
} 
 8009090:	bf00      	nop
 8009092:	3710      	adds	r7, #16
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}
 8009098:	cccccccd 	.word	0xcccccccd

0800909c <OLED_Init>:
} 


//��ʼ��SSD1306					    
void OLED_Init(void)
{ 	
 800909c:	b580      	push	{r7, lr}
 800909e:	af00      	add	r7, sp, #0
 	 



 
  OLED_RST_Set();
 80090a0:	2201      	movs	r2, #1
 80090a2:	2180      	movs	r1, #128	; 0x80
 80090a4:	4847      	ldr	r0, [pc, #284]	; (80091c4 <OLED_Init+0x128>)
 80090a6:	f7f8 fa59 	bl	800155c <HAL_GPIO_WritePin>
	delay_ms(100);
 80090aa:	2064      	movs	r0, #100	; 0x64
 80090ac:	f7ff f9aa 	bl	8008404 <delay_ms>
	OLED_RST_Clr();
 80090b0:	2200      	movs	r2, #0
 80090b2:	2180      	movs	r1, #128	; 0x80
 80090b4:	4843      	ldr	r0, [pc, #268]	; (80091c4 <OLED_Init+0x128>)
 80090b6:	f7f8 fa51 	bl	800155c <HAL_GPIO_WritePin>
	delay_ms(200);
 80090ba:	20c8      	movs	r0, #200	; 0xc8
 80090bc:	f7ff f9a2 	bl	8008404 <delay_ms>
	OLED_RST_Set(); 
 80090c0:	2201      	movs	r2, #1
 80090c2:	2180      	movs	r1, #128	; 0x80
 80090c4:	483f      	ldr	r0, [pc, #252]	; (80091c4 <OLED_Init+0x128>)
 80090c6:	f7f8 fa49 	bl	800155c <HAL_GPIO_WritePin>
					  
	OLED_WR_Byte(0xAE,OLED_CMD);//--turn off oled panel
 80090ca:	2100      	movs	r1, #0
 80090cc:	20ae      	movs	r0, #174	; 0xae
 80090ce:	f7ff fe5b 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);//---set low column address
 80090d2:	2100      	movs	r1, #0
 80090d4:	2000      	movs	r0, #0
 80090d6:	f7ff fe57 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0x10,OLED_CMD);//---set high column address
 80090da:	2100      	movs	r1, #0
 80090dc:	2010      	movs	r0, #16
 80090de:	f7ff fe53 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0x40,OLED_CMD);//--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 80090e2:	2100      	movs	r1, #0
 80090e4:	2040      	movs	r0, #64	; 0x40
 80090e6:	f7ff fe4f 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0x81,OLED_CMD);//--set contrast control register
 80090ea:	2100      	movs	r1, #0
 80090ec:	2081      	movs	r0, #129	; 0x81
 80090ee:	f7ff fe4b 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0xCF,OLED_CMD); // Set SEG Output Current Brightness
 80090f2:	2100      	movs	r1, #0
 80090f4:	20cf      	movs	r0, #207	; 0xcf
 80090f6:	f7ff fe47 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD);//--Set SEG/Column Mapping     0xa0���ҷ��� 0xa1����
 80090fa:	2100      	movs	r1, #0
 80090fc:	20a1      	movs	r0, #161	; 0xa1
 80090fe:	f7ff fe43 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0xC8,OLED_CMD);//Set COM/Row Scan Direction   0xc0���·��� 0xc8����
 8009102:	2100      	movs	r1, #0
 8009104:	20c8      	movs	r0, #200	; 0xc8
 8009106:	f7ff fe3f 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD);//--set normal display
 800910a:	2100      	movs	r1, #0
 800910c:	20a6      	movs	r0, #166	; 0xa6
 800910e:	f7ff fe3b 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD);//--set multiplex ratio(1 to 64)
 8009112:	2100      	movs	r1, #0
 8009114:	20a8      	movs	r0, #168	; 0xa8
 8009116:	f7ff fe37 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0x3f,OLED_CMD);//--1/64 duty
 800911a:	2100      	movs	r1, #0
 800911c:	203f      	movs	r0, #63	; 0x3f
 800911e:	f7ff fe33 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);//-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 8009122:	2100      	movs	r1, #0
 8009124:	20d3      	movs	r0, #211	; 0xd3
 8009126:	f7ff fe2f 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);//-not offset
 800912a:	2100      	movs	r1, #0
 800912c:	2000      	movs	r0, #0
 800912e:	f7ff fe2b 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0xd5,OLED_CMD);//--set display clock divide ratio/oscillator frequency
 8009132:	2100      	movs	r1, #0
 8009134:	20d5      	movs	r0, #213	; 0xd5
 8009136:	f7ff fe27 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0x80,OLED_CMD);//--set divide ratio, Set Clock as 100 Frames/Sec
 800913a:	2100      	movs	r1, #0
 800913c:	2080      	movs	r0, #128	; 0x80
 800913e:	f7ff fe23 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD);//--set pre-charge period
 8009142:	2100      	movs	r1, #0
 8009144:	20d9      	movs	r0, #217	; 0xd9
 8009146:	f7ff fe1f 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0xF1,OLED_CMD);//Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 800914a:	2100      	movs	r1, #0
 800914c:	20f1      	movs	r0, #241	; 0xf1
 800914e:	f7ff fe1b 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD);//--set com pins hardware configuration
 8009152:	2100      	movs	r1, #0
 8009154:	20da      	movs	r0, #218	; 0xda
 8009156:	f7ff fe17 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD);
 800915a:	2100      	movs	r1, #0
 800915c:	2012      	movs	r0, #18
 800915e:	f7ff fe13 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD);//--set vcomh
 8009162:	2100      	movs	r1, #0
 8009164:	20db      	movs	r0, #219	; 0xdb
 8009166:	f7ff fe0f 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0x40,OLED_CMD);//Set VCOM Deselect Level
 800916a:	2100      	movs	r1, #0
 800916c:	2040      	movs	r0, #64	; 0x40
 800916e:	f7ff fe0b 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD);//-Set Page Addressing Mode (0x00/0x01/0x02)
 8009172:	2100      	movs	r1, #0
 8009174:	2020      	movs	r0, #32
 8009176:	f7ff fe07 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD);//
 800917a:	2100      	movs	r1, #0
 800917c:	2002      	movs	r0, #2
 800917e:	f7ff fe03 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0x8D,OLED_CMD);//--set Charge Pump enable/disable
 8009182:	2100      	movs	r1, #0
 8009184:	208d      	movs	r0, #141	; 0x8d
 8009186:	f7ff fdff 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD);//--set(0x10) disable
 800918a:	2100      	movs	r1, #0
 800918c:	2014      	movs	r0, #20
 800918e:	f7ff fdfb 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0xA4,OLED_CMD);// Disable Entire Display On (0xa4/0xa5)
 8009192:	2100      	movs	r1, #0
 8009194:	20a4      	movs	r0, #164	; 0xa4
 8009196:	f7ff fdf7 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD);// Disable Inverse Display On (0xa6/a7) 
 800919a:	2100      	movs	r1, #0
 800919c:	20a6      	movs	r0, #166	; 0xa6
 800919e:	f7ff fdf3 	bl	8008d88 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD);//--turn on oled panel
 80091a2:	2100      	movs	r1, #0
 80091a4:	20af      	movs	r0, #175	; 0xaf
 80091a6:	f7ff fdef 	bl	8008d88 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xAF,OLED_CMD); /*display ON*/ 
 80091aa:	2100      	movs	r1, #0
 80091ac:	20af      	movs	r0, #175	; 0xaf
 80091ae:	f7ff fdeb 	bl	8008d88 <OLED_WR_Byte>
	OLED_Clear();
 80091b2:	f7ff fe71 	bl	8008e98 <OLED_Clear>
	OLED_Set_Pos(0,0); 	
 80091b6:	2100      	movs	r1, #0
 80091b8:	2000      	movs	r0, #0
 80091ba:	f7ff fe43 	bl	8008e44 <OLED_Set_Pos>
}  
 80091be:	bf00      	nop
 80091c0:	bd80      	pop	{r7, pc}
 80091c2:	bf00      	nop
 80091c4:	58021000 	.word	0x58021000

080091c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b083      	sub	sp, #12
 80091cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80091ce:	4b0a      	ldr	r3, [pc, #40]	; (80091f8 <HAL_MspInit+0x30>)
 80091d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80091d4:	4a08      	ldr	r2, [pc, #32]	; (80091f8 <HAL_MspInit+0x30>)
 80091d6:	f043 0302 	orr.w	r3, r3, #2
 80091da:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80091de:	4b06      	ldr	r3, [pc, #24]	; (80091f8 <HAL_MspInit+0x30>)
 80091e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80091e4:	f003 0302 	and.w	r3, r3, #2
 80091e8:	607b      	str	r3, [r7, #4]
 80091ea:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80091ec:	bf00      	nop
 80091ee:	370c      	adds	r7, #12
 80091f0:	46bd      	mov	sp, r7
 80091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f6:	4770      	bx	lr
 80091f8:	58024400 	.word	0x58024400

080091fc <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b08e      	sub	sp, #56	; 0x38
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009204:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009208:	2200      	movs	r2, #0
 800920a:	601a      	str	r2, [r3, #0]
 800920c:	605a      	str	r2, [r3, #4]
 800920e:	609a      	str	r2, [r3, #8]
 8009210:	60da      	str	r2, [r3, #12]
 8009212:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	4a59      	ldr	r2, [pc, #356]	; (8009380 <HAL_ETH_MspInit+0x184>)
 800921a:	4293      	cmp	r3, r2
 800921c:	f040 80ab 	bne.w	8009376 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8009220:	4b58      	ldr	r3, [pc, #352]	; (8009384 <HAL_ETH_MspInit+0x188>)
 8009222:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009226:	4a57      	ldr	r2, [pc, #348]	; (8009384 <HAL_ETH_MspInit+0x188>)
 8009228:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800922c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8009230:	4b54      	ldr	r3, [pc, #336]	; (8009384 <HAL_ETH_MspInit+0x188>)
 8009232:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009236:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800923a:	623b      	str	r3, [r7, #32]
 800923c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800923e:	4b51      	ldr	r3, [pc, #324]	; (8009384 <HAL_ETH_MspInit+0x188>)
 8009240:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009244:	4a4f      	ldr	r2, [pc, #316]	; (8009384 <HAL_ETH_MspInit+0x188>)
 8009246:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800924a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800924e:	4b4d      	ldr	r3, [pc, #308]	; (8009384 <HAL_ETH_MspInit+0x188>)
 8009250:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009254:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009258:	61fb      	str	r3, [r7, #28]
 800925a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800925c:	4b49      	ldr	r3, [pc, #292]	; (8009384 <HAL_ETH_MspInit+0x188>)
 800925e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009262:	4a48      	ldr	r2, [pc, #288]	; (8009384 <HAL_ETH_MspInit+0x188>)
 8009264:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009268:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800926c:	4b45      	ldr	r3, [pc, #276]	; (8009384 <HAL_ETH_MspInit+0x188>)
 800926e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009276:	61bb      	str	r3, [r7, #24]
 8009278:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800927a:	4b42      	ldr	r3, [pc, #264]	; (8009384 <HAL_ETH_MspInit+0x188>)
 800927c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009280:	4a40      	ldr	r2, [pc, #256]	; (8009384 <HAL_ETH_MspInit+0x188>)
 8009282:	f043 0304 	orr.w	r3, r3, #4
 8009286:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800928a:	4b3e      	ldr	r3, [pc, #248]	; (8009384 <HAL_ETH_MspInit+0x188>)
 800928c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009290:	f003 0304 	and.w	r3, r3, #4
 8009294:	617b      	str	r3, [r7, #20]
 8009296:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009298:	4b3a      	ldr	r3, [pc, #232]	; (8009384 <HAL_ETH_MspInit+0x188>)
 800929a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800929e:	4a39      	ldr	r2, [pc, #228]	; (8009384 <HAL_ETH_MspInit+0x188>)
 80092a0:	f043 0301 	orr.w	r3, r3, #1
 80092a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80092a8:	4b36      	ldr	r3, [pc, #216]	; (8009384 <HAL_ETH_MspInit+0x188>)
 80092aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80092ae:	f003 0301 	and.w	r3, r3, #1
 80092b2:	613b      	str	r3, [r7, #16]
 80092b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80092b6:	4b33      	ldr	r3, [pc, #204]	; (8009384 <HAL_ETH_MspInit+0x188>)
 80092b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80092bc:	4a31      	ldr	r2, [pc, #196]	; (8009384 <HAL_ETH_MspInit+0x188>)
 80092be:	f043 0302 	orr.w	r3, r3, #2
 80092c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80092c6:	4b2f      	ldr	r3, [pc, #188]	; (8009384 <HAL_ETH_MspInit+0x188>)
 80092c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80092cc:	f003 0302 	and.w	r3, r3, #2
 80092d0:	60fb      	str	r3, [r7, #12]
 80092d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80092d4:	4b2b      	ldr	r3, [pc, #172]	; (8009384 <HAL_ETH_MspInit+0x188>)
 80092d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80092da:	4a2a      	ldr	r2, [pc, #168]	; (8009384 <HAL_ETH_MspInit+0x188>)
 80092dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092e0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80092e4:	4b27      	ldr	r3, [pc, #156]	; (8009384 <HAL_ETH_MspInit+0x188>)
 80092e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80092ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092ee:	60bb      	str	r3, [r7, #8]
 80092f0:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80092f2:	2332      	movs	r3, #50	; 0x32
 80092f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80092f6:	2302      	movs	r3, #2
 80092f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092fa:	2300      	movs	r3, #0
 80092fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80092fe:	2300      	movs	r3, #0
 8009300:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009302:	230b      	movs	r3, #11
 8009304:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009306:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800930a:	4619      	mov	r1, r3
 800930c:	481e      	ldr	r0, [pc, #120]	; (8009388 <HAL_ETH_MspInit+0x18c>)
 800930e:	f7f7 ff75 	bl	80011fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8009312:	2386      	movs	r3, #134	; 0x86
 8009314:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009316:	2302      	movs	r3, #2
 8009318:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800931a:	2300      	movs	r3, #0
 800931c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800931e:	2300      	movs	r3, #0
 8009320:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009322:	230b      	movs	r3, #11
 8009324:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009326:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800932a:	4619      	mov	r1, r3
 800932c:	4817      	ldr	r0, [pc, #92]	; (800938c <HAL_ETH_MspInit+0x190>)
 800932e:	f7f7 ff65 	bl	80011fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8009332:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009336:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009338:	2302      	movs	r3, #2
 800933a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800933c:	2300      	movs	r3, #0
 800933e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009340:	2300      	movs	r3, #0
 8009342:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009344:	230b      	movs	r3, #11
 8009346:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009348:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800934c:	4619      	mov	r1, r3
 800934e:	4810      	ldr	r0, [pc, #64]	; (8009390 <HAL_ETH_MspInit+0x194>)
 8009350:	f7f7 ff54 	bl	80011fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8009354:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8009358:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800935a:	2302      	movs	r3, #2
 800935c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800935e:	2300      	movs	r3, #0
 8009360:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009362:	2300      	movs	r3, #0
 8009364:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009366:	230b      	movs	r3, #11
 8009368:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800936a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800936e:	4619      	mov	r1, r3
 8009370:	4808      	ldr	r0, [pc, #32]	; (8009394 <HAL_ETH_MspInit+0x198>)
 8009372:	f7f7 ff43 	bl	80011fc <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8009376:	bf00      	nop
 8009378:	3738      	adds	r7, #56	; 0x38
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
 800937e:	bf00      	nop
 8009380:	40028000 	.word	0x40028000
 8009384:	58024400 	.word	0x58024400
 8009388:	58020800 	.word	0x58020800
 800938c:	58020000 	.word	0x58020000
 8009390:	58020400 	.word	0x58020400
 8009394:	58021800 	.word	0x58021800

08009398 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b08c      	sub	sp, #48	; 0x30
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80093a0:	f107 031c 	add.w	r3, r7, #28
 80093a4:	2200      	movs	r2, #0
 80093a6:	601a      	str	r2, [r3, #0]
 80093a8:	605a      	str	r2, [r3, #4]
 80093aa:	609a      	str	r2, [r3, #8]
 80093ac:	60da      	str	r2, [r3, #12]
 80093ae:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a37      	ldr	r2, [pc, #220]	; (8009494 <HAL_TIM_Base_MspInit+0xfc>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d136      	bne.n	8009428 <HAL_TIM_Base_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80093ba:	4b37      	ldr	r3, [pc, #220]	; (8009498 <HAL_TIM_Base_MspInit+0x100>)
 80093bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80093c0:	4a35      	ldr	r2, [pc, #212]	; (8009498 <HAL_TIM_Base_MspInit+0x100>)
 80093c2:	f043 0302 	orr.w	r3, r3, #2
 80093c6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80093ca:	4b33      	ldr	r3, [pc, #204]	; (8009498 <HAL_TIM_Base_MspInit+0x100>)
 80093cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80093d0:	f003 0302 	and.w	r3, r3, #2
 80093d4:	61bb      	str	r3, [r7, #24]
 80093d6:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80093d8:	4b2f      	ldr	r3, [pc, #188]	; (8009498 <HAL_TIM_Base_MspInit+0x100>)
 80093da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80093de:	4a2e      	ldr	r2, [pc, #184]	; (8009498 <HAL_TIM_Base_MspInit+0x100>)
 80093e0:	f043 0301 	orr.w	r3, r3, #1
 80093e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80093e8:	4b2b      	ldr	r3, [pc, #172]	; (8009498 <HAL_TIM_Base_MspInit+0x100>)
 80093ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80093ee:	f003 0301 	and.w	r3, r3, #1
 80093f2:	617b      	str	r3, [r7, #20]
 80093f4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration    
    PA6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80093f6:	2340      	movs	r3, #64	; 0x40
 80093f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80093fa:	2302      	movs	r3, #2
 80093fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093fe:	2300      	movs	r3, #0
 8009400:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009402:	2300      	movs	r3, #0
 8009404:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8009406:	2302      	movs	r3, #2
 8009408:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800940a:	f107 031c 	add.w	r3, r7, #28
 800940e:	4619      	mov	r1, r3
 8009410:	4822      	ldr	r0, [pc, #136]	; (800949c <HAL_TIM_Base_MspInit+0x104>)
 8009412:	f7f7 fef3 	bl	80011fc <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8009416:	2200      	movs	r2, #0
 8009418:	2100      	movs	r1, #0
 800941a:	201d      	movs	r0, #29
 800941c:	f7f7 fa87 	bl	800092e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8009420:	201d      	movs	r0, #29
 8009422:	f7f7 fa9e 	bl	8000962 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8009426:	e030      	b.n	800948a <HAL_TIM_Base_MspInit+0xf2>
  else if(htim_base->Instance==TIM12)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	4a1c      	ldr	r2, [pc, #112]	; (80094a0 <HAL_TIM_Base_MspInit+0x108>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d10f      	bne.n	8009452 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8009432:	4b19      	ldr	r3, [pc, #100]	; (8009498 <HAL_TIM_Base_MspInit+0x100>)
 8009434:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8009438:	4a17      	ldr	r2, [pc, #92]	; (8009498 <HAL_TIM_Base_MspInit+0x100>)
 800943a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800943e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8009442:	4b15      	ldr	r3, [pc, #84]	; (8009498 <HAL_TIM_Base_MspInit+0x100>)
 8009444:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8009448:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800944c:	613b      	str	r3, [r7, #16]
 800944e:	693b      	ldr	r3, [r7, #16]
}
 8009450:	e01b      	b.n	800948a <HAL_TIM_Base_MspInit+0xf2>
  else if(htim_base->Instance==TIM13)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	4a13      	ldr	r2, [pc, #76]	; (80094a4 <HAL_TIM_Base_MspInit+0x10c>)
 8009458:	4293      	cmp	r3, r2
 800945a:	d116      	bne.n	800948a <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800945c:	4b0e      	ldr	r3, [pc, #56]	; (8009498 <HAL_TIM_Base_MspInit+0x100>)
 800945e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8009462:	4a0d      	ldr	r2, [pc, #52]	; (8009498 <HAL_TIM_Base_MspInit+0x100>)
 8009464:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009468:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800946c:	4b0a      	ldr	r3, [pc, #40]	; (8009498 <HAL_TIM_Base_MspInit+0x100>)
 800946e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8009472:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009476:	60fb      	str	r3, [r7, #12]
 8009478:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800947a:	2200      	movs	r2, #0
 800947c:	2100      	movs	r1, #0
 800947e:	202c      	movs	r0, #44	; 0x2c
 8009480:	f7f7 fa55 	bl	800092e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8009484:	202c      	movs	r0, #44	; 0x2c
 8009486:	f7f7 fa6c 	bl	8000962 <HAL_NVIC_EnableIRQ>
}
 800948a:	bf00      	nop
 800948c:	3730      	adds	r7, #48	; 0x30
 800948e:	46bd      	mov	sp, r7
 8009490:	bd80      	pop	{r7, pc}
 8009492:	bf00      	nop
 8009494:	40000400 	.word	0x40000400
 8009498:	58024400 	.word	0x58024400
 800949c:	58020000 	.word	0x58020000
 80094a0:	40001800 	.word	0x40001800
 80094a4:	40001c00 	.word	0x40001c00

080094a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b088      	sub	sp, #32
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80094b0:	f107 030c 	add.w	r3, r7, #12
 80094b4:	2200      	movs	r2, #0
 80094b6:	601a      	str	r2, [r3, #0]
 80094b8:	605a      	str	r2, [r3, #4]
 80094ba:	609a      	str	r2, [r3, #8]
 80094bc:	60da      	str	r2, [r3, #12]
 80094be:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM12)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4a13      	ldr	r2, [pc, #76]	; (8009514 <HAL_TIM_MspPostInit+0x6c>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d11f      	bne.n	800950a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80094ca:	4b13      	ldr	r3, [pc, #76]	; (8009518 <HAL_TIM_MspPostInit+0x70>)
 80094cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80094d0:	4a11      	ldr	r2, [pc, #68]	; (8009518 <HAL_TIM_MspPostInit+0x70>)
 80094d2:	f043 0302 	orr.w	r3, r3, #2
 80094d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80094da:	4b0f      	ldr	r3, [pc, #60]	; (8009518 <HAL_TIM_MspPostInit+0x70>)
 80094dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80094e0:	f003 0302 	and.w	r3, r3, #2
 80094e4:	60bb      	str	r3, [r7, #8]
 80094e6:	68bb      	ldr	r3, [r7, #8]
    /**TIM12 GPIO Configuration    
    PB15     ------> TIM12_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80094e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094ee:	2302      	movs	r3, #2
 80094f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094f2:	2300      	movs	r3, #0
 80094f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80094f6:	2300      	movs	r3, #0
 80094f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 80094fa:	2302      	movs	r3, #2
 80094fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80094fe:	f107 030c 	add.w	r3, r7, #12
 8009502:	4619      	mov	r1, r3
 8009504:	4805      	ldr	r0, [pc, #20]	; (800951c <HAL_TIM_MspPostInit+0x74>)
 8009506:	f7f7 fe79 	bl	80011fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800950a:	bf00      	nop
 800950c:	3720      	adds	r7, #32
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}
 8009512:	bf00      	nop
 8009514:	40001800 	.word	0x40001800
 8009518:	58024400 	.word	0x58024400
 800951c:	58020400 	.word	0x58020400

08009520 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b08a      	sub	sp, #40	; 0x28
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009528:	f107 0314 	add.w	r3, r7, #20
 800952c:	2200      	movs	r2, #0
 800952e:	601a      	str	r2, [r3, #0]
 8009530:	605a      	str	r2, [r3, #4]
 8009532:	609a      	str	r2, [r3, #8]
 8009534:	60da      	str	r2, [r3, #12]
 8009536:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a1a      	ldr	r2, [pc, #104]	; (80095a8 <HAL_UART_MspInit+0x88>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d12e      	bne.n	80095a0 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8009542:	4b1a      	ldr	r3, [pc, #104]	; (80095ac <HAL_UART_MspInit+0x8c>)
 8009544:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8009548:	4a18      	ldr	r2, [pc, #96]	; (80095ac <HAL_UART_MspInit+0x8c>)
 800954a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800954e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8009552:	4b16      	ldr	r3, [pc, #88]	; (80095ac <HAL_UART_MspInit+0x8c>)
 8009554:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8009558:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800955c:	613b      	str	r3, [r7, #16]
 800955e:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009560:	4b12      	ldr	r3, [pc, #72]	; (80095ac <HAL_UART_MspInit+0x8c>)
 8009562:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009566:	4a11      	ldr	r2, [pc, #68]	; (80095ac <HAL_UART_MspInit+0x8c>)
 8009568:	f043 0308 	orr.w	r3, r3, #8
 800956c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009570:	4b0e      	ldr	r3, [pc, #56]	; (80095ac <HAL_UART_MspInit+0x8c>)
 8009572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009576:	f003 0308 	and.w	r3, r3, #8
 800957a:	60fb      	str	r3, [r7, #12]
 800957c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800957e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8009582:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009584:	2302      	movs	r3, #2
 8009586:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009588:	2300      	movs	r3, #0
 800958a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800958c:	2300      	movs	r3, #0
 800958e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8009590:	2307      	movs	r3, #7
 8009592:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009594:	f107 0314 	add.w	r3, r7, #20
 8009598:	4619      	mov	r1, r3
 800959a:	4805      	ldr	r0, [pc, #20]	; (80095b0 <HAL_UART_MspInit+0x90>)
 800959c:	f7f7 fe2e 	bl	80011fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80095a0:	bf00      	nop
 80095a2:	3728      	adds	r7, #40	; 0x28
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}
 80095a8:	40004800 	.word	0x40004800
 80095ac:	58024400 	.word	0x58024400
 80095b0:	58020c00 	.word	0x58020c00

080095b4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b08a      	sub	sp, #40	; 0x28
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80095bc:	f107 0314 	add.w	r3, r7, #20
 80095c0:	2200      	movs	r2, #0
 80095c2:	601a      	str	r2, [r3, #0]
 80095c4:	605a      	str	r2, [r3, #4]
 80095c6:	609a      	str	r2, [r3, #8]
 80095c8:	60da      	str	r2, [r3, #12]
 80095ca:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4a21      	ldr	r2, [pc, #132]	; (8009658 <HAL_PCD_MspInit+0xa4>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d13b      	bne.n	800964e <HAL_PCD_MspInit+0x9a>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80095d6:	4b21      	ldr	r3, [pc, #132]	; (800965c <HAL_PCD_MspInit+0xa8>)
 80095d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80095dc:	4a1f      	ldr	r2, [pc, #124]	; (800965c <HAL_PCD_MspInit+0xa8>)
 80095de:	f043 0301 	orr.w	r3, r3, #1
 80095e2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80095e6:	4b1d      	ldr	r3, [pc, #116]	; (800965c <HAL_PCD_MspInit+0xa8>)
 80095e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80095ec:	f003 0301 	and.w	r3, r3, #1
 80095f0:	613b      	str	r3, [r7, #16]
 80095f2:	693b      	ldr	r3, [r7, #16]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80095f4:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80095f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80095fa:	2302      	movs	r3, #2
 80095fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095fe:	2300      	movs	r3, #0
 8009600:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009602:	2300      	movs	r3, #0
 8009604:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8009606:	230a      	movs	r3, #10
 8009608:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800960a:	f107 0314 	add.w	r3, r7, #20
 800960e:	4619      	mov	r1, r3
 8009610:	4813      	ldr	r0, [pc, #76]	; (8009660 <HAL_PCD_MspInit+0xac>)
 8009612:	f7f7 fdf3 	bl	80011fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8009616:	f44f 7300 	mov.w	r3, #512	; 0x200
 800961a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800961c:	2300      	movs	r3, #0
 800961e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009620:	2300      	movs	r3, #0
 8009622:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009624:	f107 0314 	add.w	r3, r7, #20
 8009628:	4619      	mov	r1, r3
 800962a:	480d      	ldr	r0, [pc, #52]	; (8009660 <HAL_PCD_MspInit+0xac>)
 800962c:	f7f7 fde6 	bl	80011fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009630:	4b0a      	ldr	r3, [pc, #40]	; (800965c <HAL_PCD_MspInit+0xa8>)
 8009632:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009636:	4a09      	ldr	r2, [pc, #36]	; (800965c <HAL_PCD_MspInit+0xa8>)
 8009638:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800963c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8009640:	4b06      	ldr	r3, [pc, #24]	; (800965c <HAL_PCD_MspInit+0xa8>)
 8009642:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009646:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800964a:	60fb      	str	r3, [r7, #12]
 800964c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800964e:	bf00      	nop
 8009650:	3728      	adds	r7, #40	; 0x28
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}
 8009656:	bf00      	nop
 8009658:	40080000 	.word	0x40080000
 800965c:	58024400 	.word	0x58024400
 8009660:	58020000 	.word	0x58020000

08009664 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009664:	b480      	push	{r7}
 8009666:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8009668:	bf00      	nop
 800966a:	46bd      	mov	sp, r7
 800966c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009670:	4770      	bx	lr

08009672 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009672:	b480      	push	{r7}
 8009674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009676:	e7fe      	b.n	8009676 <HardFault_Handler+0x4>

08009678 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009678:	b480      	push	{r7}
 800967a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800967c:	e7fe      	b.n	800967c <MemManage_Handler+0x4>

0800967e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800967e:	b480      	push	{r7}
 8009680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009682:	e7fe      	b.n	8009682 <BusFault_Handler+0x4>

08009684 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009684:	b480      	push	{r7}
 8009686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009688:	e7fe      	b.n	8009688 <UsageFault_Handler+0x4>

0800968a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800968a:	b480      	push	{r7}
 800968c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800968e:	bf00      	nop
 8009690:	46bd      	mov	sp, r7
 8009692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009696:	4770      	bx	lr

08009698 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009698:	b480      	push	{r7}
 800969a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800969c:	bf00      	nop
 800969e:	46bd      	mov	sp, r7
 80096a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a4:	4770      	bx	lr

080096a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80096a6:	b480      	push	{r7}
 80096a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80096aa:	bf00      	nop
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr

080096b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80096b8:	f7f6 fffc 	bl	80006b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80096bc:	bf00      	nop
 80096be:	bd80      	pop	{r7, pc}

080096c0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80096c4:	4802      	ldr	r0, [pc, #8]	; (80096d0 <TIM3_IRQHandler+0x10>)
 80096c6:	f7fa fcaf 	bl	8004028 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80096ca:	bf00      	nop
 80096cc:	bd80      	pop	{r7, pc}
 80096ce:	bf00      	nop
 80096d0:	24000598 	.word	0x24000598

080096d4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 80096d8:	4802      	ldr	r0, [pc, #8]	; (80096e4 <TIM8_UP_TIM13_IRQHandler+0x10>)
 80096da:	f7fa fca5 	bl	8004028 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80096de:	bf00      	nop
 80096e0:	bd80      	pop	{r7, pc}
 80096e2:	bf00      	nop
 80096e4:	240005d8 	.word	0x240005d8

080096e8 <NVIC_Configuration>:
//��Ȩ���У�����ؾ���
//Copyright(C) ����ԭ�� 2009-2019
//All rights reserved
//********************************************************************************  
void NVIC_Configuration(void)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	af00      	add	r7, sp, #0


    HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80096ec:	2005      	movs	r0, #5
 80096ee:	f7f7 f913 	bl	8000918 <HAL_NVIC_SetPriorityGrouping>


}
 80096f2:	bf00      	nop
 80096f4:	bd80      	pop	{r7, pc}
	...

080096f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80096f8:	b480      	push	{r7}
 80096fa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80096fc:	4b29      	ldr	r3, [pc, #164]	; (80097a4 <SystemInit+0xac>)
 80096fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009702:	4a28      	ldr	r2, [pc, #160]	; (80097a4 <SystemInit+0xac>)
 8009704:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009708:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800970c:	4b26      	ldr	r3, [pc, #152]	; (80097a8 <SystemInit+0xb0>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	4a25      	ldr	r2, [pc, #148]	; (80097a8 <SystemInit+0xb0>)
 8009712:	f043 0301 	orr.w	r3, r3, #1
 8009716:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8009718:	4b23      	ldr	r3, [pc, #140]	; (80097a8 <SystemInit+0xb0>)
 800971a:	2200      	movs	r2, #0
 800971c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800971e:	4b22      	ldr	r3, [pc, #136]	; (80097a8 <SystemInit+0xb0>)
 8009720:	681a      	ldr	r2, [r3, #0]
 8009722:	4921      	ldr	r1, [pc, #132]	; (80097a8 <SystemInit+0xb0>)
 8009724:	4b21      	ldr	r3, [pc, #132]	; (80097ac <SystemInit+0xb4>)
 8009726:	4013      	ands	r3, r2
 8009728:	600b      	str	r3, [r1, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800972a:	4b1f      	ldr	r3, [pc, #124]	; (80097a8 <SystemInit+0xb0>)
 800972c:	2200      	movs	r2, #0
 800972e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8009730:	4b1d      	ldr	r3, [pc, #116]	; (80097a8 <SystemInit+0xb0>)
 8009732:	2200      	movs	r2, #0
 8009734:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8009736:	4b1c      	ldr	r3, [pc, #112]	; (80097a8 <SystemInit+0xb0>)
 8009738:	2200      	movs	r2, #0
 800973a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 800973c:	4b1a      	ldr	r3, [pc, #104]	; (80097a8 <SystemInit+0xb0>)
 800973e:	2200      	movs	r2, #0
 8009740:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8009742:	4b19      	ldr	r3, [pc, #100]	; (80097a8 <SystemInit+0xb0>)
 8009744:	2200      	movs	r2, #0
 8009746:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8009748:	4b17      	ldr	r3, [pc, #92]	; (80097a8 <SystemInit+0xb0>)
 800974a:	2200      	movs	r2, #0
 800974c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800974e:	4b16      	ldr	r3, [pc, #88]	; (80097a8 <SystemInit+0xb0>)
 8009750:	2200      	movs	r2, #0
 8009752:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8009754:	4b14      	ldr	r3, [pc, #80]	; (80097a8 <SystemInit+0xb0>)
 8009756:	2200      	movs	r2, #0
 8009758:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800975a:	4b13      	ldr	r3, [pc, #76]	; (80097a8 <SystemInit+0xb0>)
 800975c:	2200      	movs	r2, #0
 800975e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8009760:	4b11      	ldr	r3, [pc, #68]	; (80097a8 <SystemInit+0xb0>)
 8009762:	2200      	movs	r2, #0
 8009764:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8009766:	4b10      	ldr	r3, [pc, #64]	; (80097a8 <SystemInit+0xb0>)
 8009768:	2200      	movs	r2, #0
 800976a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800976c:	4b0e      	ldr	r3, [pc, #56]	; (80097a8 <SystemInit+0xb0>)
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a0d      	ldr	r2, [pc, #52]	; (80097a8 <SystemInit+0xb0>)
 8009772:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009776:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8009778:	4b0b      	ldr	r3, [pc, #44]	; (80097a8 <SystemInit+0xb0>)
 800977a:	2200      	movs	r2, #0
 800977c:	661a      	str	r2, [r3, #96]	; 0x60
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
#endif /* VECT_TAB_SRAM */

#else
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800977e:	4b0c      	ldr	r3, [pc, #48]	; (80097b0 <SystemInit+0xb8>)
 8009780:	681a      	ldr	r2, [r3, #0]
 8009782:	4b0c      	ldr	r3, [pc, #48]	; (80097b4 <SystemInit+0xbc>)
 8009784:	4013      	ands	r3, r2
 8009786:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800978a:	d202      	bcs.n	8009792 <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800978c:	4b0a      	ldr	r3, [pc, #40]	; (80097b8 <SystemInit+0xc0>)
 800978e:	2201      	movs	r2, #1
 8009790:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8009792:	4b04      	ldr	r3, [pc, #16]	; (80097a4 <SystemInit+0xac>)
 8009794:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009798:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800979a:	bf00      	nop
 800979c:	46bd      	mov	sp, r7
 800979e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a2:	4770      	bx	lr
 80097a4:	e000ed00 	.word	0xe000ed00
 80097a8:	58024400 	.word	0x58024400
 80097ac:	eaf6ed7f 	.word	0xeaf6ed7f
 80097b0:	5c001000 	.word	0x5c001000
 80097b4:	ffff0000 	.word	0xffff0000
 80097b8:	51008108 	.word	0x51008108

080097bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80097bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80097f4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80097c0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80097c2:	e003      	b.n	80097cc <LoopCopyDataInit>

080097c4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80097c4:	4b0c      	ldr	r3, [pc, #48]	; (80097f8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80097c6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80097c8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80097ca:	3104      	adds	r1, #4

080097cc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80097cc:	480b      	ldr	r0, [pc, #44]	; (80097fc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80097ce:	4b0c      	ldr	r3, [pc, #48]	; (8009800 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80097d0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80097d2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80097d4:	d3f6      	bcc.n	80097c4 <CopyDataInit>
  ldr  r2, =_sbss
 80097d6:	4a0b      	ldr	r2, [pc, #44]	; (8009804 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80097d8:	e002      	b.n	80097e0 <LoopFillZerobss>

080097da <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80097da:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80097dc:	f842 3b04 	str.w	r3, [r2], #4

080097e0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80097e0:	4b09      	ldr	r3, [pc, #36]	; (8009808 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80097e2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80097e4:	d3f9      	bcc.n	80097da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80097e6:	f7ff ff87 	bl	80096f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80097ea:	f000 f811 	bl	8009810 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80097ee:	f7fe fe3f 	bl	8008470 <main>
  bx  lr    
 80097f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80097f4:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80097f8:	08009ea0 	.word	0x08009ea0
  ldr  r0, =_sdata
 80097fc:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 8009800:	24000010 	.word	0x24000010
  ldr  r2, =_sbss
 8009804:	240000d0 	.word	0x240000d0
  ldr  r3, = _ebss
 8009808:	240006fc 	.word	0x240006fc

0800980c <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800980c:	e7fe      	b.n	800980c <ADC3_IRQHandler>
	...

08009810 <__libc_init_array>:
 8009810:	b570      	push	{r4, r5, r6, lr}
 8009812:	4e0d      	ldr	r6, [pc, #52]	; (8009848 <__libc_init_array+0x38>)
 8009814:	4c0d      	ldr	r4, [pc, #52]	; (800984c <__libc_init_array+0x3c>)
 8009816:	1ba4      	subs	r4, r4, r6
 8009818:	10a4      	asrs	r4, r4, #2
 800981a:	2500      	movs	r5, #0
 800981c:	42a5      	cmp	r5, r4
 800981e:	d109      	bne.n	8009834 <__libc_init_array+0x24>
 8009820:	4e0b      	ldr	r6, [pc, #44]	; (8009850 <__libc_init_array+0x40>)
 8009822:	4c0c      	ldr	r4, [pc, #48]	; (8009854 <__libc_init_array+0x44>)
 8009824:	f000 f820 	bl	8009868 <_init>
 8009828:	1ba4      	subs	r4, r4, r6
 800982a:	10a4      	asrs	r4, r4, #2
 800982c:	2500      	movs	r5, #0
 800982e:	42a5      	cmp	r5, r4
 8009830:	d105      	bne.n	800983e <__libc_init_array+0x2e>
 8009832:	bd70      	pop	{r4, r5, r6, pc}
 8009834:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009838:	4798      	blx	r3
 800983a:	3501      	adds	r5, #1
 800983c:	e7ee      	b.n	800981c <__libc_init_array+0xc>
 800983e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009842:	4798      	blx	r3
 8009844:	3501      	adds	r5, #1
 8009846:	e7f2      	b.n	800982e <__libc_init_array+0x1e>
 8009848:	08009e98 	.word	0x08009e98
 800984c:	08009e98 	.word	0x08009e98
 8009850:	08009e98 	.word	0x08009e98
 8009854:	08009e9c 	.word	0x08009e9c

08009858 <memset>:
 8009858:	4402      	add	r2, r0
 800985a:	4603      	mov	r3, r0
 800985c:	4293      	cmp	r3, r2
 800985e:	d100      	bne.n	8009862 <memset+0xa>
 8009860:	4770      	bx	lr
 8009862:	f803 1b01 	strb.w	r1, [r3], #1
 8009866:	e7f9      	b.n	800985c <memset+0x4>

08009868 <_init>:
 8009868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800986a:	bf00      	nop
 800986c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800986e:	bc08      	pop	{r3}
 8009870:	469e      	mov	lr, r3
 8009872:	4770      	bx	lr

08009874 <_fini>:
 8009874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009876:	bf00      	nop
 8009878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800987a:	bc08      	pop	{r3}
 800987c:	469e      	mov	lr, r3
 800987e:	4770      	bx	lr
