m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C
vI2C_SHIFT_REGISTER
!s110 1588630462
!i10b 1
!s100 jV6kZQjni]:g_?0>ko?=R0
IHTci_O2USfajO8PG9^ZJl3
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog
w1588629877
8D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_shift_register.v
FD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_shift_register.v
L0 1
Z2 OP;L;10.4a;61
r1
!s85 0
31
!s108 1588630462.000000
!s107 D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_shift_register.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_shift_register.v|
!s101 -O0
!i113 1
Z3 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@i2@c_@s@h@i@f@t_@r@e@g@i@s@t@e@r
vI2C_SLAVE_ADDRESS_MATCH
!s110 1591285135
!i10b 1
!s100 bP5Bz]hSmlI^<g`m8dg5h3
IWK<Uh89mB4e]>=SWGhXD=1
R0
R1
w1591285122
Z4 8D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_memory.v
Z5 FD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_memory.v
Z6 L0 10
R2
r1
!s85 0
31
!s108 1591285135.000000
Z7 !s107 D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_memory.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_memory.v|
!s101 -O0
!i113 1
R3
n@i2@c_@s@l@a@v@e_@a@d@d@r@e@s@s_@m@a@t@c@h
vI2C_SLAVE_ADDRESS_UC
Z9 !s110 1591291526
!i10b 1
!s100 dn5WAm<:JiLOhP:nN43b60
I?k0;938hNajJKl:H:Ek^;2
R0
R1
w1591274969
8D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_uc.v
FD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_uc.v
L0 9
R2
r1
!s85 0
31
Z10 !s108 1591291526.000000
!s107 D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_uc.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_uc.v|
!s101 -O0
!i113 1
R3
n@i2@c_@s@l@a@v@e_@a@d@d@r@e@s@s_@u@c
vI2C_SLAVE_MEMORY
R9
!i10b 1
!s100 =f1_D^jgD_H<U46<kc76C2
IZF6@J4lKzYdVO2AghoiY;2
R0
R1
w1591290007
R4
R5
R6
R2
r1
!s85 0
31
R10
R7
R8
!s101 -O0
!i113 1
R3
n@i2@c_@s@l@a@v@e_@m@e@m@o@r@y
vtestbench
!s110 1591291570
!i10b 1
!s100 kAJHdS45T3k`nS7b1Xd;P0
IWcZFF5m0nX^A@BFHldQg03
R0
R1
w1591291568
8D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_slave_memory.v
FD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_slave_memory.v
L0 4
R2
r1
!s85 0
31
!s108 1591291570.000000
!s107 D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_slave_memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_slave_memory.v|
!s101 -O0
!i113 1
R3
