ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB132:
   1:Core/Src/stm32l4xx_hal_msp.c **** 
   2:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32l4xx_hal_msp.c **** /**
   4:Core/Src/stm32l4xx_hal_msp.c ****  ******************************************************************************
   5:Core/Src/stm32l4xx_hal_msp.c ****  * @file         stm32l4xx_hal_msp.c
   6:Core/Src/stm32l4xx_hal_msp.c ****  * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32l4xx_hal_msp.c ****  *               and de-Initialization codes.
   8:Core/Src/stm32l4xx_hal_msp.c ****  ******************************************************************************
   9:Core/Src/stm32l4xx_hal_msp.c ****  * @attention
  10:Core/Src/stm32l4xx_hal_msp.c ****  *
  11:Core/Src/stm32l4xx_hal_msp.c ****  * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32l4xx_hal_msp.c ****  * All rights reserved.
  13:Core/Src/stm32l4xx_hal_msp.c ****  *
  14:Core/Src/stm32l4xx_hal_msp.c ****  * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32l4xx_hal_msp.c ****  * in the root directory of this software component.
  16:Core/Src/stm32l4xx_hal_msp.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32l4xx_hal_msp.c ****  *
  18:Core/Src/stm32l4xx_hal_msp.c ****  ******************************************************************************
  19:Core/Src/stm32l4xx_hal_msp.c ****  */
  20:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32l4xx_hal_msp.c **** 
  22:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l4xx_hal_msp.c **** 
  26:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32l4xx_hal_msp.c **** 
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32l4xx_hal_msp.c **** 
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l4xx_hal_msp.c **** 
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l4xx_hal_msp.c **** 
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32l4xx_hal_msp.c **** 
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** /**
  62:Core/Src/stm32l4xx_hal_msp.c ****  * Initializes the Global MSP.
  63:Core/Src/stm32l4xx_hal_msp.c ****  */
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32l4xx_hal_msp.c **** 
  67:Core/Src/stm32l4xx_hal_msp.c ****     /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32l4xx_hal_msp.c **** 
  69:Core/Src/stm32l4xx_hal_msp.c ****     /* USER CODE END MspInit 0 */
  70:Core/Src/stm32l4xx_hal_msp.c **** 
  71:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 71 5 view .LVU1
  38              	.LBB2:
  39              		.loc 1 71 5 view .LVU2
  40              		.loc 1 71 5 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 1A6E     		ldr	r2, [r3, #96]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 1A66     		str	r2, [r3, #96]
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 3


  45              		.loc 1 71 5 view .LVU4
  46 000c 1A6E     		ldr	r2, [r3, #96]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 71 5 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 71 5 view .LVU6
  72:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 72 5 view .LVU7
  54              	.LBB3:
  55              		.loc 1 72 5 view .LVU8
  56              		.loc 1 72 5 view .LVU9
  57 0016 9A6D     		ldr	r2, [r3, #88]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c 9A65     		str	r2, [r3, #88]
  60              		.loc 1 72 5 view .LVU10
  61 001e 9B6D     		ldr	r3, [r3, #88]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 72 5 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 72 5 view .LVU12
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****     /* System interrupt init*/
  75:Core/Src/stm32l4xx_hal_msp.c **** 
  76:Core/Src/stm32l4xx_hal_msp.c ****     /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32l4xx_hal_msp.c **** 
  78:Core/Src/stm32l4xx_hal_msp.c ****     /* USER CODE END MspInit 1 */
  79:Core/Src/stm32l4xx_hal_msp.c **** }
  68              		.loc 1 79 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE132:
  81              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_I2C_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	HAL_I2C_MspInit:
  89              	.LVL0:
  90              	.LFB133:
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c **** /**
  82:Core/Src/stm32l4xx_hal_msp.c ****  * @brief I2C MSP Initialization
  83:Core/Src/stm32l4xx_hal_msp.c ****  * This function configures the hardware resources used in this example
  84:Core/Src/stm32l4xx_hal_msp.c ****  * @param hi2c: I2C handle pointer
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 4


  85:Core/Src/stm32l4xx_hal_msp.c ****  * @retval None
  86:Core/Src/stm32l4xx_hal_msp.c ****  */
  87:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
  88:Core/Src/stm32l4xx_hal_msp.c **** {
  91              		.loc 1 88 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 168
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 88 1 is_stmt 0 view .LVU15
  96 0000 10B5     		push	{r4, lr}
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 AAB0     		sub	sp, sp, #168
 102              	.LCFI3:
 103              		.cfi_def_cfa_offset 176
 104 0004 0446     		mov	r4, r0
  89:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitTypeDef GPIO_InitStruct = {0};
 105              		.loc 1 89 5 is_stmt 1 view .LVU16
 106              		.loc 1 89 22 is_stmt 0 view .LVU17
 107 0006 0021     		movs	r1, #0
 108 0008 2591     		str	r1, [sp, #148]
 109 000a 2691     		str	r1, [sp, #152]
 110 000c 2791     		str	r1, [sp, #156]
 111 000e 2891     		str	r1, [sp, #160]
 112 0010 2991     		str	r1, [sp, #164]
  90:Core/Src/stm32l4xx_hal_msp.c ****     RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 113              		.loc 1 90 5 is_stmt 1 view .LVU18
 114              		.loc 1 90 30 is_stmt 0 view .LVU19
 115 0012 8822     		movs	r2, #136
 116 0014 03A8     		add	r0, sp, #12
 117              	.LVL1:
 118              		.loc 1 90 30 view .LVU20
 119 0016 FFF7FEFF 		bl	memset
 120              	.LVL2:
  91:Core/Src/stm32l4xx_hal_msp.c ****     if (hi2c->Instance == I2C3)
 121              		.loc 1 91 5 is_stmt 1 view .LVU21
 122              		.loc 1 91 13 is_stmt 0 view .LVU22
 123 001a 2268     		ldr	r2, [r4]
 124              		.loc 1 91 8 view .LVU23
 125 001c 174B     		ldr	r3, .L11
 126 001e 9A42     		cmp	r2, r3
 127 0020 01D0     		beq	.L9
 128              	.LVL3:
 129              	.L5:
  92:Core/Src/stm32l4xx_hal_msp.c ****     {
  93:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN I2C3_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c **** 
  95:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END I2C3_MspInit 0 */
  96:Core/Src/stm32l4xx_hal_msp.c **** 
  97:Core/Src/stm32l4xx_hal_msp.c ****         /** Initializes the peripherals clock
  98:Core/Src/stm32l4xx_hal_msp.c ****          */
  99:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 100:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 101:Core/Src/stm32l4xx_hal_msp.c ****         if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 102:Core/Src/stm32l4xx_hal_msp.c ****         {
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 5


 103:Core/Src/stm32l4xx_hal_msp.c ****             Error_Handler();
 104:Core/Src/stm32l4xx_hal_msp.c ****         }
 105:Core/Src/stm32l4xx_hal_msp.c **** 
 106:Core/Src/stm32l4xx_hal_msp.c ****         __HAL_RCC_GPIOC_CLK_ENABLE();
 107:Core/Src/stm32l4xx_hal_msp.c ****         /**I2C3 GPIO Configuration
 108:Core/Src/stm32l4xx_hal_msp.c ****         PC0     ------> I2C3_SCL
 109:Core/Src/stm32l4xx_hal_msp.c ****         PC1     ------> I2C3_SDA
 110:Core/Src/stm32l4xx_hal_msp.c ****         */
 111:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 112:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 113:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 114:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 115:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 116:Core/Src/stm32l4xx_hal_msp.c ****         HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 118:Core/Src/stm32l4xx_hal_msp.c ****         /* Peripheral clock enable */
 119:Core/Src/stm32l4xx_hal_msp.c ****         __HAL_RCC_I2C3_CLK_ENABLE();
 120:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN I2C3_MspInit 1 */
 121:Core/Src/stm32l4xx_hal_msp.c **** 
 122:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END I2C3_MspInit 1 */
 123:Core/Src/stm32l4xx_hal_msp.c ****     }
 124:Core/Src/stm32l4xx_hal_msp.c **** }
 130              		.loc 1 124 1 view .LVU24
 131 0022 2AB0     		add	sp, sp, #168
 132              	.LCFI4:
 133              		.cfi_remember_state
 134              		.cfi_def_cfa_offset 8
 135              		@ sp needed
 136 0024 10BD     		pop	{r4, pc}
 137              	.LVL4:
 138              	.L9:
 139              	.LCFI5:
 140              		.cfi_restore_state
  99:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 141              		.loc 1 99 9 is_stmt 1 view .LVU25
  99:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 142              		.loc 1 99 44 is_stmt 0 view .LVU26
 143 0026 4FF48073 		mov	r3, #256
 144 002a 0393     		str	r3, [sp, #12]
 100:Core/Src/stm32l4xx_hal_msp.c ****         if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 145              		.loc 1 100 9 is_stmt 1 view .LVU27
 101:Core/Src/stm32l4xx_hal_msp.c ****         {
 146              		.loc 1 101 9 view .LVU28
 101:Core/Src/stm32l4xx_hal_msp.c ****         {
 147              		.loc 1 101 13 is_stmt 0 view .LVU29
 148 002c 03A8     		add	r0, sp, #12
 149 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 150              	.LVL5:
 101:Core/Src/stm32l4xx_hal_msp.c ****         {
 151              		.loc 1 101 12 view .LVU30
 152 0032 00BB     		cbnz	r0, .L10
 153              	.L7:
 106:Core/Src/stm32l4xx_hal_msp.c ****         /**I2C3 GPIO Configuration
 154              		.loc 1 106 9 is_stmt 1 view .LVU31
 155              	.LBB4:
 106:Core/Src/stm32l4xx_hal_msp.c ****         /**I2C3 GPIO Configuration
 156              		.loc 1 106 9 view .LVU32
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 6


 106:Core/Src/stm32l4xx_hal_msp.c ****         /**I2C3 GPIO Configuration
 157              		.loc 1 106 9 view .LVU33
 158 0034 124C     		ldr	r4, .L11+4
 159              	.LVL6:
 106:Core/Src/stm32l4xx_hal_msp.c ****         /**I2C3 GPIO Configuration
 160              		.loc 1 106 9 is_stmt 0 view .LVU34
 161 0036 E36C     		ldr	r3, [r4, #76]
 162 0038 43F00403 		orr	r3, r3, #4
 163 003c E364     		str	r3, [r4, #76]
 106:Core/Src/stm32l4xx_hal_msp.c ****         /**I2C3 GPIO Configuration
 164              		.loc 1 106 9 is_stmt 1 view .LVU35
 165 003e E36C     		ldr	r3, [r4, #76]
 166 0040 03F00403 		and	r3, r3, #4
 167 0044 0193     		str	r3, [sp, #4]
 106:Core/Src/stm32l4xx_hal_msp.c ****         /**I2C3 GPIO Configuration
 168              		.loc 1 106 9 view .LVU36
 169 0046 019B     		ldr	r3, [sp, #4]
 170              	.LBE4:
 106:Core/Src/stm32l4xx_hal_msp.c ****         /**I2C3 GPIO Configuration
 171              		.loc 1 106 9 view .LVU37
 111:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 172              		.loc 1 111 9 view .LVU38
 111:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 173              		.loc 1 111 29 is_stmt 0 view .LVU39
 174 0048 0323     		movs	r3, #3
 175 004a 2593     		str	r3, [sp, #148]
 112:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 176              		.loc 1 112 9 is_stmt 1 view .LVU40
 112:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 177              		.loc 1 112 30 is_stmt 0 view .LVU41
 178 004c 1222     		movs	r2, #18
 179 004e 2692     		str	r2, [sp, #152]
 113:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 180              		.loc 1 113 9 is_stmt 1 view .LVU42
 113:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 181              		.loc 1 113 30 is_stmt 0 view .LVU43
 182 0050 0022     		movs	r2, #0
 183 0052 2792     		str	r2, [sp, #156]
 114:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 184              		.loc 1 114 9 is_stmt 1 view .LVU44
 114:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 185              		.loc 1 114 31 is_stmt 0 view .LVU45
 186 0054 2893     		str	r3, [sp, #160]
 115:Core/Src/stm32l4xx_hal_msp.c ****         HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 187              		.loc 1 115 9 is_stmt 1 view .LVU46
 115:Core/Src/stm32l4xx_hal_msp.c ****         HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 188              		.loc 1 115 35 is_stmt 0 view .LVU47
 189 0056 0423     		movs	r3, #4
 190 0058 2993     		str	r3, [sp, #164]
 116:Core/Src/stm32l4xx_hal_msp.c **** 
 191              		.loc 1 116 9 is_stmt 1 view .LVU48
 192 005a 25A9     		add	r1, sp, #148
 193 005c 0948     		ldr	r0, .L11+8
 194 005e FFF7FEFF 		bl	HAL_GPIO_Init
 195              	.LVL7:
 119:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN I2C3_MspInit 1 */
 196              		.loc 1 119 9 view .LVU49
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 7


 197              	.LBB5:
 119:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN I2C3_MspInit 1 */
 198              		.loc 1 119 9 view .LVU50
 119:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN I2C3_MspInit 1 */
 199              		.loc 1 119 9 view .LVU51
 200 0062 A36D     		ldr	r3, [r4, #88]
 201 0064 43F40003 		orr	r3, r3, #8388608
 202 0068 A365     		str	r3, [r4, #88]
 119:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN I2C3_MspInit 1 */
 203              		.loc 1 119 9 view .LVU52
 204 006a A36D     		ldr	r3, [r4, #88]
 205 006c 03F40003 		and	r3, r3, #8388608
 206 0070 0293     		str	r3, [sp, #8]
 119:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN I2C3_MspInit 1 */
 207              		.loc 1 119 9 view .LVU53
 208 0072 029B     		ldr	r3, [sp, #8]
 209              	.LBE5:
 119:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN I2C3_MspInit 1 */
 210              		.loc 1 119 9 view .LVU54
 211              		.loc 1 124 1 is_stmt 0 view .LVU55
 212 0074 D5E7     		b	.L5
 213              	.LVL8:
 214              	.L10:
 103:Core/Src/stm32l4xx_hal_msp.c ****         }
 215              		.loc 1 103 13 is_stmt 1 view .LVU56
 216 0076 FFF7FEFF 		bl	Error_Handler
 217              	.LVL9:
 218 007a DBE7     		b	.L7
 219              	.L12:
 220              		.align	2
 221              	.L11:
 222 007c 005C0040 		.word	1073765376
 223 0080 00100240 		.word	1073876992
 224 0084 00080048 		.word	1207961600
 225              		.cfi_endproc
 226              	.LFE133:
 228              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 229              		.align	1
 230              		.global	HAL_I2C_MspDeInit
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 235              	HAL_I2C_MspDeInit:
 236              	.LVL10:
 237              	.LFB134:
 125:Core/Src/stm32l4xx_hal_msp.c **** 
 126:Core/Src/stm32l4xx_hal_msp.c **** /**
 127:Core/Src/stm32l4xx_hal_msp.c ****  * @brief I2C MSP De-Initialization
 128:Core/Src/stm32l4xx_hal_msp.c ****  * This function freeze the hardware resources used in this example
 129:Core/Src/stm32l4xx_hal_msp.c ****  * @param hi2c: I2C handle pointer
 130:Core/Src/stm32l4xx_hal_msp.c ****  * @retval None
 131:Core/Src/stm32l4xx_hal_msp.c ****  */
 132:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
 133:Core/Src/stm32l4xx_hal_msp.c **** {
 238              		.loc 1 133 1 view -0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 8


 241              		@ frame_needed = 0, uses_anonymous_args = 0
 134:Core/Src/stm32l4xx_hal_msp.c ****     if (hi2c->Instance == I2C3)
 242              		.loc 1 134 5 view .LVU58
 243              		.loc 1 134 13 is_stmt 0 view .LVU59
 244 0000 0268     		ldr	r2, [r0]
 245              		.loc 1 134 8 view .LVU60
 246 0002 0A4B     		ldr	r3, .L20
 247 0004 9A42     		cmp	r2, r3
 248 0006 00D0     		beq	.L19
 249 0008 7047     		bx	lr
 250              	.L19:
 133:Core/Src/stm32l4xx_hal_msp.c ****     if (hi2c->Instance == I2C3)
 251              		.loc 1 133 1 view .LVU61
 252 000a 10B5     		push	{r4, lr}
 253              	.LCFI6:
 254              		.cfi_def_cfa_offset 8
 255              		.cfi_offset 4, -8
 256              		.cfi_offset 14, -4
 135:Core/Src/stm32l4xx_hal_msp.c ****     {
 136:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN I2C3_MspDeInit 0 */
 137:Core/Src/stm32l4xx_hal_msp.c **** 
 138:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END I2C3_MspDeInit 0 */
 139:Core/Src/stm32l4xx_hal_msp.c ****         /* Peripheral clock disable */
 140:Core/Src/stm32l4xx_hal_msp.c ****         __HAL_RCC_I2C3_CLK_DISABLE();
 257              		.loc 1 140 9 is_stmt 1 view .LVU62
 258 000c 084A     		ldr	r2, .L20+4
 259 000e 936D     		ldr	r3, [r2, #88]
 260 0010 23F40003 		bic	r3, r3, #8388608
 261 0014 9365     		str	r3, [r2, #88]
 141:Core/Src/stm32l4xx_hal_msp.c **** 
 142:Core/Src/stm32l4xx_hal_msp.c ****         /**I2C3 GPIO Configuration
 143:Core/Src/stm32l4xx_hal_msp.c ****         PC0     ------> I2C3_SCL
 144:Core/Src/stm32l4xx_hal_msp.c ****         PC1     ------> I2C3_SDA
 145:Core/Src/stm32l4xx_hal_msp.c ****         */
 146:Core/Src/stm32l4xx_hal_msp.c ****         HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0);
 262              		.loc 1 146 9 view .LVU63
 263 0016 074C     		ldr	r4, .L20+8
 264 0018 0121     		movs	r1, #1
 265 001a 2046     		mov	r0, r4
 266              	.LVL11:
 267              		.loc 1 146 9 is_stmt 0 view .LVU64
 268 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 269              	.LVL12:
 147:Core/Src/stm32l4xx_hal_msp.c **** 
 148:Core/Src/stm32l4xx_hal_msp.c ****         HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1);
 270              		.loc 1 148 9 is_stmt 1 view .LVU65
 271 0020 0221     		movs	r1, #2
 272 0022 2046     		mov	r0, r4
 273 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 274              	.LVL13:
 149:Core/Src/stm32l4xx_hal_msp.c **** 
 150:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN I2C3_MspDeInit 1 */
 151:Core/Src/stm32l4xx_hal_msp.c **** 
 152:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END I2C3_MspDeInit 1 */
 153:Core/Src/stm32l4xx_hal_msp.c ****     }
 154:Core/Src/stm32l4xx_hal_msp.c **** }
 275              		.loc 1 154 1 is_stmt 0 view .LVU66
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 9


 276 0028 10BD     		pop	{r4, pc}
 277              	.L21:
 278 002a 00BF     		.align	2
 279              	.L20:
 280 002c 005C0040 		.word	1073765376
 281 0030 00100240 		.word	1073876992
 282 0034 00080048 		.word	1207961600
 283              		.cfi_endproc
 284              	.LFE134:
 286              		.section	.text.HAL_RNG_MspInit,"ax",%progbits
 287              		.align	1
 288              		.global	HAL_RNG_MspInit
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	HAL_RNG_MspInit:
 294              	.LVL14:
 295              	.LFB135:
 155:Core/Src/stm32l4xx_hal_msp.c **** 
 156:Core/Src/stm32l4xx_hal_msp.c **** /**
 157:Core/Src/stm32l4xx_hal_msp.c ****  * @brief RNG MSP Initialization
 158:Core/Src/stm32l4xx_hal_msp.c ****  * This function configures the hardware resources used in this example
 159:Core/Src/stm32l4xx_hal_msp.c ****  * @param hrng: RNG handle pointer
 160:Core/Src/stm32l4xx_hal_msp.c ****  * @retval None
 161:Core/Src/stm32l4xx_hal_msp.c ****  */
 162:Core/Src/stm32l4xx_hal_msp.c **** void HAL_RNG_MspInit(RNG_HandleTypeDef *hrng)
 163:Core/Src/stm32l4xx_hal_msp.c **** {
 296              		.loc 1 163 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 144
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		.loc 1 163 1 is_stmt 0 view .LVU68
 301 0000 10B5     		push	{r4, lr}
 302              	.LCFI7:
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 4, -8
 305              		.cfi_offset 14, -4
 306 0002 A4B0     		sub	sp, sp, #144
 307              	.LCFI8:
 308              		.cfi_def_cfa_offset 152
 309 0004 0446     		mov	r4, r0
 164:Core/Src/stm32l4xx_hal_msp.c ****     RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 310              		.loc 1 164 5 is_stmt 1 view .LVU69
 311              		.loc 1 164 30 is_stmt 0 view .LVU70
 312 0006 8822     		movs	r2, #136
 313 0008 0021     		movs	r1, #0
 314 000a 02A8     		add	r0, sp, #8
 315              	.LVL15:
 316              		.loc 1 164 30 view .LVU71
 317 000c FFF7FEFF 		bl	memset
 318              	.LVL16:
 165:Core/Src/stm32l4xx_hal_msp.c ****     if (hrng->Instance == RNG)
 319              		.loc 1 165 5 is_stmt 1 view .LVU72
 320              		.loc 1 165 13 is_stmt 0 view .LVU73
 321 0010 2268     		ldr	r2, [r4]
 322              		.loc 1 165 8 view .LVU74
 323 0012 154B     		ldr	r3, .L28
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 10


 324 0014 9A42     		cmp	r2, r3
 325 0016 01D0     		beq	.L26
 326              	.L22:
 166:Core/Src/stm32l4xx_hal_msp.c ****     {
 167:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN RNG_MspInit 0 */
 168:Core/Src/stm32l4xx_hal_msp.c **** 
 169:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END RNG_MspInit 0 */
 170:Core/Src/stm32l4xx_hal_msp.c **** 
 171:Core/Src/stm32l4xx_hal_msp.c ****         /** Initializes the peripherals clock
 172:Core/Src/stm32l4xx_hal_msp.c ****          */
 173:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 174:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 175:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 176:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 177:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 178:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 179:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 180:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 181:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 182:Core/Src/stm32l4xx_hal_msp.c ****         if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 183:Core/Src/stm32l4xx_hal_msp.c ****         {
 184:Core/Src/stm32l4xx_hal_msp.c ****             Error_Handler();
 185:Core/Src/stm32l4xx_hal_msp.c ****         }
 186:Core/Src/stm32l4xx_hal_msp.c **** 
 187:Core/Src/stm32l4xx_hal_msp.c ****         /* Peripheral clock enable */
 188:Core/Src/stm32l4xx_hal_msp.c ****         __HAL_RCC_RNG_CLK_ENABLE();
 189:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN RNG_MspInit 1 */
 190:Core/Src/stm32l4xx_hal_msp.c **** 
 191:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END RNG_MspInit 1 */
 192:Core/Src/stm32l4xx_hal_msp.c ****     }
 193:Core/Src/stm32l4xx_hal_msp.c **** }
 327              		.loc 1 193 1 view .LVU75
 328 0018 24B0     		add	sp, sp, #144
 329              	.LCFI9:
 330              		.cfi_remember_state
 331              		.cfi_def_cfa_offset 8
 332              		@ sp needed
 333 001a 10BD     		pop	{r4, pc}
 334              	.LVL17:
 335              	.L26:
 336              	.LCFI10:
 337              		.cfi_restore_state
 173:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 338              		.loc 1 173 9 is_stmt 1 view .LVU76
 173:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 339              		.loc 1 173 44 is_stmt 0 view .LVU77
 340 001c 4FF48023 		mov	r3, #262144
 341 0020 0293     		str	r3, [sp, #8]
 174:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 342              		.loc 1 174 9 is_stmt 1 view .LVU78
 174:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 343              		.loc 1 174 41 is_stmt 0 view .LVU79
 344 0022 4FF08063 		mov	r3, #67108864
 345 0026 1F93     		str	r3, [sp, #124]
 175:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 346              		.loc 1 175 9 is_stmt 1 view .LVU80
 175:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 11


 347              		.loc 1 175 45 is_stmt 0 view .LVU81
 348 0028 0223     		movs	r3, #2
 349 002a 0393     		str	r3, [sp, #12]
 176:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 350              		.loc 1 176 9 is_stmt 1 view .LVU82
 176:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 351              		.loc 1 176 40 is_stmt 0 view .LVU83
 352 002c 0122     		movs	r2, #1
 353 002e 0492     		str	r2, [sp, #16]
 177:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 354              		.loc 1 177 9 is_stmt 1 view .LVU84
 177:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 355              		.loc 1 177 40 is_stmt 0 view .LVU85
 356 0030 0822     		movs	r2, #8
 357 0032 0592     		str	r2, [sp, #20]
 178:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 358              		.loc 1 178 9 is_stmt 1 view .LVU86
 178:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 359              		.loc 1 178 40 is_stmt 0 view .LVU87
 360 0034 0722     		movs	r2, #7
 361 0036 0692     		str	r2, [sp, #24]
 179:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 362              		.loc 1 179 9 is_stmt 1 view .LVU88
 179:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 363              		.loc 1 179 40 is_stmt 0 view .LVU89
 364 0038 0422     		movs	r2, #4
 365 003a 0792     		str	r2, [sp, #28]
 180:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 366              		.loc 1 180 9 is_stmt 1 view .LVU90
 180:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 367              		.loc 1 180 40 is_stmt 0 view .LVU91
 368 003c 0893     		str	r3, [sp, #32]
 181:Core/Src/stm32l4xx_hal_msp.c ****         if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 369              		.loc 1 181 9 is_stmt 1 view .LVU92
 181:Core/Src/stm32l4xx_hal_msp.c ****         if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 370              		.loc 1 181 47 is_stmt 0 view .LVU93
 371 003e 4FF48013 		mov	r3, #1048576
 372 0042 0993     		str	r3, [sp, #36]
 182:Core/Src/stm32l4xx_hal_msp.c ****         {
 373              		.loc 1 182 9 is_stmt 1 view .LVU94
 182:Core/Src/stm32l4xx_hal_msp.c ****         {
 374              		.loc 1 182 13 is_stmt 0 view .LVU95
 375 0044 02A8     		add	r0, sp, #8
 376 0046 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 377              	.LVL18:
 182:Core/Src/stm32l4xx_hal_msp.c ****         {
 378              		.loc 1 182 12 view .LVU96
 379 004a 50B9     		cbnz	r0, .L27
 380              	.L24:
 188:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN RNG_MspInit 1 */
 381              		.loc 1 188 9 is_stmt 1 view .LVU97
 382              	.LBB6:
 188:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN RNG_MspInit 1 */
 383              		.loc 1 188 9 view .LVU98
 188:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN RNG_MspInit 1 */
 384              		.loc 1 188 9 view .LVU99
 385 004c 074B     		ldr	r3, .L28+4
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 12


 386 004e DA6C     		ldr	r2, [r3, #76]
 387 0050 42F48022 		orr	r2, r2, #262144
 388 0054 DA64     		str	r2, [r3, #76]
 188:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN RNG_MspInit 1 */
 389              		.loc 1 188 9 view .LVU100
 390 0056 DB6C     		ldr	r3, [r3, #76]
 391 0058 03F48023 		and	r3, r3, #262144
 392 005c 0193     		str	r3, [sp, #4]
 188:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN RNG_MspInit 1 */
 393              		.loc 1 188 9 view .LVU101
 394 005e 019B     		ldr	r3, [sp, #4]
 395              	.LBE6:
 188:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN RNG_MspInit 1 */
 396              		.loc 1 188 9 view .LVU102
 397              		.loc 1 193 1 is_stmt 0 view .LVU103
 398 0060 DAE7     		b	.L22
 399              	.L27:
 184:Core/Src/stm32l4xx_hal_msp.c ****         }
 400              		.loc 1 184 13 is_stmt 1 view .LVU104
 401 0062 FFF7FEFF 		bl	Error_Handler
 402              	.LVL19:
 403 0066 F1E7     		b	.L24
 404              	.L29:
 405              		.align	2
 406              	.L28:
 407 0068 00080650 		.word	1342572544
 408 006c 00100240 		.word	1073876992
 409              		.cfi_endproc
 410              	.LFE135:
 412              		.section	.text.HAL_RNG_MspDeInit,"ax",%progbits
 413              		.align	1
 414              		.global	HAL_RNG_MspDeInit
 415              		.syntax unified
 416              		.thumb
 417              		.thumb_func
 419              	HAL_RNG_MspDeInit:
 420              	.LVL20:
 421              	.LFB136:
 194:Core/Src/stm32l4xx_hal_msp.c **** 
 195:Core/Src/stm32l4xx_hal_msp.c **** /**
 196:Core/Src/stm32l4xx_hal_msp.c ****  * @brief RNG MSP De-Initialization
 197:Core/Src/stm32l4xx_hal_msp.c ****  * This function freeze the hardware resources used in this example
 198:Core/Src/stm32l4xx_hal_msp.c ****  * @param hrng: RNG handle pointer
 199:Core/Src/stm32l4xx_hal_msp.c ****  * @retval None
 200:Core/Src/stm32l4xx_hal_msp.c ****  */
 201:Core/Src/stm32l4xx_hal_msp.c **** void HAL_RNG_MspDeInit(RNG_HandleTypeDef *hrng)
 202:Core/Src/stm32l4xx_hal_msp.c **** {
 422              		.loc 1 202 1 view -0
 423              		.cfi_startproc
 424              		@ args = 0, pretend = 0, frame = 0
 425              		@ frame_needed = 0, uses_anonymous_args = 0
 426              		@ link register save eliminated.
 203:Core/Src/stm32l4xx_hal_msp.c ****     if (hrng->Instance == RNG)
 427              		.loc 1 203 5 view .LVU106
 428              		.loc 1 203 13 is_stmt 0 view .LVU107
 429 0000 0268     		ldr	r2, [r0]
 430              		.loc 1 203 8 view .LVU108
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 13


 431 0002 054B     		ldr	r3, .L33
 432 0004 9A42     		cmp	r2, r3
 433 0006 00D0     		beq	.L32
 434              	.L30:
 204:Core/Src/stm32l4xx_hal_msp.c ****     {
 205:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN RNG_MspDeInit 0 */
 206:Core/Src/stm32l4xx_hal_msp.c **** 
 207:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END RNG_MspDeInit 0 */
 208:Core/Src/stm32l4xx_hal_msp.c ****         /* Peripheral clock disable */
 209:Core/Src/stm32l4xx_hal_msp.c ****         __HAL_RCC_RNG_CLK_DISABLE();
 210:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN RNG_MspDeInit 1 */
 211:Core/Src/stm32l4xx_hal_msp.c **** 
 212:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END RNG_MspDeInit 1 */
 213:Core/Src/stm32l4xx_hal_msp.c ****     }
 214:Core/Src/stm32l4xx_hal_msp.c **** }
 435              		.loc 1 214 1 view .LVU109
 436 0008 7047     		bx	lr
 437              	.L32:
 209:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN RNG_MspDeInit 1 */
 438              		.loc 1 209 9 is_stmt 1 view .LVU110
 439 000a 044A     		ldr	r2, .L33+4
 440 000c D36C     		ldr	r3, [r2, #76]
 441 000e 23F48023 		bic	r3, r3, #262144
 442 0012 D364     		str	r3, [r2, #76]
 443              		.loc 1 214 1 is_stmt 0 view .LVU111
 444 0014 F8E7     		b	.L30
 445              	.L34:
 446 0016 00BF     		.align	2
 447              	.L33:
 448 0018 00080650 		.word	1342572544
 449 001c 00100240 		.word	1073876992
 450              		.cfi_endproc
 451              	.LFE136:
 453              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 454              		.align	1
 455              		.global	HAL_TIM_Base_MspInit
 456              		.syntax unified
 457              		.thumb
 458              		.thumb_func
 460              	HAL_TIM_Base_MspInit:
 461              	.LVL21:
 462              	.LFB137:
 215:Core/Src/stm32l4xx_hal_msp.c **** 
 216:Core/Src/stm32l4xx_hal_msp.c **** /**
 217:Core/Src/stm32l4xx_hal_msp.c ****  * @brief TIM_Base MSP Initialization
 218:Core/Src/stm32l4xx_hal_msp.c ****  * This function configures the hardware resources used in this example
 219:Core/Src/stm32l4xx_hal_msp.c ****  * @param htim_base: TIM_Base handle pointer
 220:Core/Src/stm32l4xx_hal_msp.c ****  * @retval None
 221:Core/Src/stm32l4xx_hal_msp.c ****  */
 222:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim_base)
 223:Core/Src/stm32l4xx_hal_msp.c **** {
 463              		.loc 1 223 1 is_stmt 1 view -0
 464              		.cfi_startproc
 465              		@ args = 0, pretend = 0, frame = 8
 466              		@ frame_needed = 0, uses_anonymous_args = 0
 224:Core/Src/stm32l4xx_hal_msp.c ****     if (htim_base->Instance == TIM3)
 467              		.loc 1 224 5 view .LVU113
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 14


 468              		.loc 1 224 18 is_stmt 0 view .LVU114
 469 0000 0268     		ldr	r2, [r0]
 470              		.loc 1 224 8 view .LVU115
 471 0002 0E4B     		ldr	r3, .L42
 472 0004 9A42     		cmp	r2, r3
 473 0006 00D0     		beq	.L41
 474 0008 7047     		bx	lr
 475              	.L41:
 223:Core/Src/stm32l4xx_hal_msp.c ****     if (htim_base->Instance == TIM3)
 476              		.loc 1 223 1 view .LVU116
 477 000a 00B5     		push	{lr}
 478              	.LCFI11:
 479              		.cfi_def_cfa_offset 4
 480              		.cfi_offset 14, -4
 481 000c 83B0     		sub	sp, sp, #12
 482              	.LCFI12:
 483              		.cfi_def_cfa_offset 16
 225:Core/Src/stm32l4xx_hal_msp.c ****     {
 226:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN TIM3_MspInit 0 */
 227:Core/Src/stm32l4xx_hal_msp.c **** 
 228:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END TIM3_MspInit 0 */
 229:Core/Src/stm32l4xx_hal_msp.c ****         /* Peripheral clock enable */
 230:Core/Src/stm32l4xx_hal_msp.c ****         __HAL_RCC_TIM3_CLK_ENABLE();
 484              		.loc 1 230 9 is_stmt 1 view .LVU117
 485              	.LBB7:
 486              		.loc 1 230 9 view .LVU118
 487              		.loc 1 230 9 view .LVU119
 488 000e 03F50333 		add	r3, r3, #134144
 489 0012 9A6D     		ldr	r2, [r3, #88]
 490 0014 42F00202 		orr	r2, r2, #2
 491 0018 9A65     		str	r2, [r3, #88]
 492              		.loc 1 230 9 view .LVU120
 493 001a 9B6D     		ldr	r3, [r3, #88]
 494 001c 03F00203 		and	r3, r3, #2
 495 0020 0193     		str	r3, [sp, #4]
 496              		.loc 1 230 9 view .LVU121
 497 0022 019B     		ldr	r3, [sp, #4]
 498              	.LBE7:
 499              		.loc 1 230 9 view .LVU122
 231:Core/Src/stm32l4xx_hal_msp.c ****         /* TIM3 interrupt Init */
 232:Core/Src/stm32l4xx_hal_msp.c ****         HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 500              		.loc 1 232 9 view .LVU123
 501 0024 0022     		movs	r2, #0
 502 0026 1146     		mov	r1, r2
 503 0028 1D20     		movs	r0, #29
 504              	.LVL22:
 505              		.loc 1 232 9 is_stmt 0 view .LVU124
 506 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 507              	.LVL23:
 233:Core/Src/stm32l4xx_hal_msp.c ****         HAL_NVIC_EnableIRQ(TIM3_IRQn);
 508              		.loc 1 233 9 is_stmt 1 view .LVU125
 509 002e 1D20     		movs	r0, #29
 510 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 511              	.LVL24:
 234:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN TIM3_MspInit 1 */
 235:Core/Src/stm32l4xx_hal_msp.c **** 
 236:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END TIM3_MspInit 1 */
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 15


 237:Core/Src/stm32l4xx_hal_msp.c ****     }
 238:Core/Src/stm32l4xx_hal_msp.c **** }
 512              		.loc 1 238 1 is_stmt 0 view .LVU126
 513 0034 03B0     		add	sp, sp, #12
 514              	.LCFI13:
 515              		.cfi_def_cfa_offset 4
 516              		@ sp needed
 517 0036 5DF804FB 		ldr	pc, [sp], #4
 518              	.L43:
 519 003a 00BF     		.align	2
 520              	.L42:
 521 003c 00040040 		.word	1073742848
 522              		.cfi_endproc
 523              	.LFE137:
 525              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 526              		.align	1
 527              		.global	HAL_TIM_Base_MspDeInit
 528              		.syntax unified
 529              		.thumb
 530              		.thumb_func
 532              	HAL_TIM_Base_MspDeInit:
 533              	.LVL25:
 534              	.LFB138:
 239:Core/Src/stm32l4xx_hal_msp.c **** 
 240:Core/Src/stm32l4xx_hal_msp.c **** /**
 241:Core/Src/stm32l4xx_hal_msp.c ****  * @brief TIM_Base MSP De-Initialization
 242:Core/Src/stm32l4xx_hal_msp.c ****  * This function freeze the hardware resources used in this example
 243:Core/Src/stm32l4xx_hal_msp.c ****  * @param htim_base: TIM_Base handle pointer
 244:Core/Src/stm32l4xx_hal_msp.c ****  * @retval None
 245:Core/Src/stm32l4xx_hal_msp.c ****  */
 246:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim_base)
 247:Core/Src/stm32l4xx_hal_msp.c **** {
 535              		.loc 1 247 1 is_stmt 1 view -0
 536              		.cfi_startproc
 537              		@ args = 0, pretend = 0, frame = 0
 538              		@ frame_needed = 0, uses_anonymous_args = 0
 539              		.loc 1 247 1 is_stmt 0 view .LVU128
 540 0000 08B5     		push	{r3, lr}
 541              	.LCFI14:
 542              		.cfi_def_cfa_offset 8
 543              		.cfi_offset 3, -8
 544              		.cfi_offset 14, -4
 248:Core/Src/stm32l4xx_hal_msp.c ****     if (htim_base->Instance == TIM3)
 545              		.loc 1 248 5 is_stmt 1 view .LVU129
 546              		.loc 1 248 18 is_stmt 0 view .LVU130
 547 0002 0268     		ldr	r2, [r0]
 548              		.loc 1 248 8 view .LVU131
 549 0004 064B     		ldr	r3, .L48
 550 0006 9A42     		cmp	r2, r3
 551 0008 00D0     		beq	.L47
 552              	.LVL26:
 553              	.L44:
 249:Core/Src/stm32l4xx_hal_msp.c ****     {
 250:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN TIM3_MspDeInit 0 */
 251:Core/Src/stm32l4xx_hal_msp.c **** 
 252:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END TIM3_MspDeInit 0 */
 253:Core/Src/stm32l4xx_hal_msp.c ****         /* Peripheral clock disable */
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 16


 254:Core/Src/stm32l4xx_hal_msp.c ****         __HAL_RCC_TIM3_CLK_DISABLE();
 255:Core/Src/stm32l4xx_hal_msp.c **** 
 256:Core/Src/stm32l4xx_hal_msp.c ****         /* TIM3 interrupt DeInit */
 257:Core/Src/stm32l4xx_hal_msp.c ****         HAL_NVIC_DisableIRQ(TIM3_IRQn);
 258:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN TIM3_MspDeInit 1 */
 259:Core/Src/stm32l4xx_hal_msp.c **** 
 260:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END TIM3_MspDeInit 1 */
 261:Core/Src/stm32l4xx_hal_msp.c ****     }
 262:Core/Src/stm32l4xx_hal_msp.c **** }
 554              		.loc 1 262 1 view .LVU132
 555 000a 08BD     		pop	{r3, pc}
 556              	.LVL27:
 557              	.L47:
 254:Core/Src/stm32l4xx_hal_msp.c **** 
 558              		.loc 1 254 9 is_stmt 1 view .LVU133
 559 000c 054A     		ldr	r2, .L48+4
 560 000e 936D     		ldr	r3, [r2, #88]
 561 0010 23F00203 		bic	r3, r3, #2
 562 0014 9365     		str	r3, [r2, #88]
 257:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN TIM3_MspDeInit 1 */
 563              		.loc 1 257 9 view .LVU134
 564 0016 1D20     		movs	r0, #29
 565              	.LVL28:
 257:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN TIM3_MspDeInit 1 */
 566              		.loc 1 257 9 is_stmt 0 view .LVU135
 567 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 568              	.LVL29:
 569              		.loc 1 262 1 view .LVU136
 570 001c F5E7     		b	.L44
 571              	.L49:
 572 001e 00BF     		.align	2
 573              	.L48:
 574 0020 00040040 		.word	1073742848
 575 0024 00100240 		.word	1073876992
 576              		.cfi_endproc
 577              	.LFE138:
 579              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 580              		.align	1
 581              		.global	HAL_UART_MspInit
 582              		.syntax unified
 583              		.thumb
 584              		.thumb_func
 586              	HAL_UART_MspInit:
 587              	.LVL30:
 588              	.LFB139:
 263:Core/Src/stm32l4xx_hal_msp.c **** 
 264:Core/Src/stm32l4xx_hal_msp.c **** /**
 265:Core/Src/stm32l4xx_hal_msp.c ****  * @brief UART MSP Initialization
 266:Core/Src/stm32l4xx_hal_msp.c ****  * This function configures the hardware resources used in this example
 267:Core/Src/stm32l4xx_hal_msp.c ****  * @param huart: UART handle pointer
 268:Core/Src/stm32l4xx_hal_msp.c ****  * @retval None
 269:Core/Src/stm32l4xx_hal_msp.c ****  */
 270:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef *huart)
 271:Core/Src/stm32l4xx_hal_msp.c **** {
 589              		.loc 1 271 1 is_stmt 1 view -0
 590              		.cfi_startproc
 591              		@ args = 0, pretend = 0, frame = 168
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 17


 592              		@ frame_needed = 0, uses_anonymous_args = 0
 593              		.loc 1 271 1 is_stmt 0 view .LVU138
 594 0000 10B5     		push	{r4, lr}
 595              	.LCFI15:
 596              		.cfi_def_cfa_offset 8
 597              		.cfi_offset 4, -8
 598              		.cfi_offset 14, -4
 599 0002 AAB0     		sub	sp, sp, #168
 600              	.LCFI16:
 601              		.cfi_def_cfa_offset 176
 602 0004 0446     		mov	r4, r0
 272:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitTypeDef GPIO_InitStruct = {0};
 603              		.loc 1 272 5 is_stmt 1 view .LVU139
 604              		.loc 1 272 22 is_stmt 0 view .LVU140
 605 0006 0021     		movs	r1, #0
 606 0008 2591     		str	r1, [sp, #148]
 607 000a 2691     		str	r1, [sp, #152]
 608 000c 2791     		str	r1, [sp, #156]
 609 000e 2891     		str	r1, [sp, #160]
 610 0010 2991     		str	r1, [sp, #164]
 273:Core/Src/stm32l4xx_hal_msp.c ****     RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 611              		.loc 1 273 5 is_stmt 1 view .LVU141
 612              		.loc 1 273 30 is_stmt 0 view .LVU142
 613 0012 8822     		movs	r2, #136
 614 0014 03A8     		add	r0, sp, #12
 615              	.LVL31:
 616              		.loc 1 273 30 view .LVU143
 617 0016 FFF7FEFF 		bl	memset
 618              	.LVL32:
 274:Core/Src/stm32l4xx_hal_msp.c ****     if (huart->Instance == USART2)
 619              		.loc 1 274 5 is_stmt 1 view .LVU144
 620              		.loc 1 274 14 is_stmt 0 view .LVU145
 621 001a 2268     		ldr	r2, [r4]
 622              		.loc 1 274 8 view .LVU146
 623 001c 184B     		ldr	r3, .L56
 624 001e 9A42     		cmp	r2, r3
 625 0020 01D0     		beq	.L54
 626              	.L50:
 275:Core/Src/stm32l4xx_hal_msp.c ****     {
 276:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN USART2_MspInit 0 */
 277:Core/Src/stm32l4xx_hal_msp.c **** 
 278:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END USART2_MspInit 0 */
 279:Core/Src/stm32l4xx_hal_msp.c **** 
 280:Core/Src/stm32l4xx_hal_msp.c ****         /** Initializes the peripherals clock
 281:Core/Src/stm32l4xx_hal_msp.c ****          */
 282:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 283:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 284:Core/Src/stm32l4xx_hal_msp.c ****         if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 285:Core/Src/stm32l4xx_hal_msp.c ****         {
 286:Core/Src/stm32l4xx_hal_msp.c ****             Error_Handler();
 287:Core/Src/stm32l4xx_hal_msp.c ****         }
 288:Core/Src/stm32l4xx_hal_msp.c **** 
 289:Core/Src/stm32l4xx_hal_msp.c ****         /* Peripheral clock enable */
 290:Core/Src/stm32l4xx_hal_msp.c ****         __HAL_RCC_USART2_CLK_ENABLE();
 291:Core/Src/stm32l4xx_hal_msp.c **** 
 292:Core/Src/stm32l4xx_hal_msp.c ****         __HAL_RCC_GPIOA_CLK_ENABLE();
 293:Core/Src/stm32l4xx_hal_msp.c ****         /**USART2 GPIO Configuration
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 18


 294:Core/Src/stm32l4xx_hal_msp.c ****         PA2     ------> USART2_TX
 295:Core/Src/stm32l4xx_hal_msp.c ****         PA3     ------> USART2_RX
 296:Core/Src/stm32l4xx_hal_msp.c ****         */
 297:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Pin = USART_TX_Pin | USART_RX_Pin;
 298:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 299:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 300:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 301:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 302:Core/Src/stm32l4xx_hal_msp.c ****         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 303:Core/Src/stm32l4xx_hal_msp.c **** 
 304:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN USART2_MspInit 1 */
 305:Core/Src/stm32l4xx_hal_msp.c **** 
 306:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END USART2_MspInit 1 */
 307:Core/Src/stm32l4xx_hal_msp.c ****     }
 308:Core/Src/stm32l4xx_hal_msp.c **** }
 627              		.loc 1 308 1 view .LVU147
 628 0022 2AB0     		add	sp, sp, #168
 629              	.LCFI17:
 630              		.cfi_remember_state
 631              		.cfi_def_cfa_offset 8
 632              		@ sp needed
 633 0024 10BD     		pop	{r4, pc}
 634              	.LVL33:
 635              	.L54:
 636              	.LCFI18:
 637              		.cfi_restore_state
 282:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 638              		.loc 1 282 9 is_stmt 1 view .LVU148
 282:Core/Src/stm32l4xx_hal_msp.c ****         PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 639              		.loc 1 282 44 is_stmt 0 view .LVU149
 640 0026 0223     		movs	r3, #2
 641 0028 0393     		str	r3, [sp, #12]
 283:Core/Src/stm32l4xx_hal_msp.c ****         if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 642              		.loc 1 283 9 is_stmt 1 view .LVU150
 284:Core/Src/stm32l4xx_hal_msp.c ****         {
 643              		.loc 1 284 9 view .LVU151
 284:Core/Src/stm32l4xx_hal_msp.c ****         {
 644              		.loc 1 284 13 is_stmt 0 view .LVU152
 645 002a 03A8     		add	r0, sp, #12
 646 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 647              	.LVL34:
 284:Core/Src/stm32l4xx_hal_msp.c ****         {
 648              		.loc 1 284 12 view .LVU153
 649 0030 10BB     		cbnz	r0, .L55
 650              	.L52:
 290:Core/Src/stm32l4xx_hal_msp.c **** 
 651              		.loc 1 290 9 is_stmt 1 view .LVU154
 652              	.LBB8:
 290:Core/Src/stm32l4xx_hal_msp.c **** 
 653              		.loc 1 290 9 view .LVU155
 290:Core/Src/stm32l4xx_hal_msp.c **** 
 654              		.loc 1 290 9 view .LVU156
 655 0032 144B     		ldr	r3, .L56+4
 656 0034 9A6D     		ldr	r2, [r3, #88]
 657 0036 42F40032 		orr	r2, r2, #131072
 658 003a 9A65     		str	r2, [r3, #88]
 290:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 19


 659              		.loc 1 290 9 view .LVU157
 660 003c 9A6D     		ldr	r2, [r3, #88]
 661 003e 02F40032 		and	r2, r2, #131072
 662 0042 0192     		str	r2, [sp, #4]
 290:Core/Src/stm32l4xx_hal_msp.c **** 
 663              		.loc 1 290 9 view .LVU158
 664 0044 019A     		ldr	r2, [sp, #4]
 665              	.LBE8:
 290:Core/Src/stm32l4xx_hal_msp.c **** 
 666              		.loc 1 290 9 view .LVU159
 292:Core/Src/stm32l4xx_hal_msp.c ****         /**USART2 GPIO Configuration
 667              		.loc 1 292 9 view .LVU160
 668              	.LBB9:
 292:Core/Src/stm32l4xx_hal_msp.c ****         /**USART2 GPIO Configuration
 669              		.loc 1 292 9 view .LVU161
 292:Core/Src/stm32l4xx_hal_msp.c ****         /**USART2 GPIO Configuration
 670              		.loc 1 292 9 view .LVU162
 671 0046 DA6C     		ldr	r2, [r3, #76]
 672 0048 42F00102 		orr	r2, r2, #1
 673 004c DA64     		str	r2, [r3, #76]
 292:Core/Src/stm32l4xx_hal_msp.c ****         /**USART2 GPIO Configuration
 674              		.loc 1 292 9 view .LVU163
 675 004e DB6C     		ldr	r3, [r3, #76]
 676 0050 03F00103 		and	r3, r3, #1
 677 0054 0293     		str	r3, [sp, #8]
 292:Core/Src/stm32l4xx_hal_msp.c ****         /**USART2 GPIO Configuration
 678              		.loc 1 292 9 view .LVU164
 679 0056 029B     		ldr	r3, [sp, #8]
 680              	.LBE9:
 292:Core/Src/stm32l4xx_hal_msp.c ****         /**USART2 GPIO Configuration
 681              		.loc 1 292 9 view .LVU165
 297:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 682              		.loc 1 297 9 view .LVU166
 297:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 683              		.loc 1 297 29 is_stmt 0 view .LVU167
 684 0058 0C23     		movs	r3, #12
 685 005a 2593     		str	r3, [sp, #148]
 298:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 686              		.loc 1 298 9 is_stmt 1 view .LVU168
 298:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 687              		.loc 1 298 30 is_stmt 0 view .LVU169
 688 005c 0223     		movs	r3, #2
 689 005e 2693     		str	r3, [sp, #152]
 299:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 690              		.loc 1 299 9 is_stmt 1 view .LVU170
 299:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 691              		.loc 1 299 30 is_stmt 0 view .LVU171
 692 0060 0023     		movs	r3, #0
 693 0062 2793     		str	r3, [sp, #156]
 300:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 694              		.loc 1 300 9 is_stmt 1 view .LVU172
 300:Core/Src/stm32l4xx_hal_msp.c ****         GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 695              		.loc 1 300 31 is_stmt 0 view .LVU173
 696 0064 0323     		movs	r3, #3
 697 0066 2893     		str	r3, [sp, #160]
 301:Core/Src/stm32l4xx_hal_msp.c ****         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 698              		.loc 1 301 9 is_stmt 1 view .LVU174
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 20


 301:Core/Src/stm32l4xx_hal_msp.c ****         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 699              		.loc 1 301 35 is_stmt 0 view .LVU175
 700 0068 0723     		movs	r3, #7
 701 006a 2993     		str	r3, [sp, #164]
 302:Core/Src/stm32l4xx_hal_msp.c **** 
 702              		.loc 1 302 9 is_stmt 1 view .LVU176
 703 006c 25A9     		add	r1, sp, #148
 704 006e 4FF09040 		mov	r0, #1207959552
 705 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 706              	.LVL35:
 707              		.loc 1 308 1 is_stmt 0 view .LVU177
 708 0076 D4E7     		b	.L50
 709              	.L55:
 286:Core/Src/stm32l4xx_hal_msp.c ****         }
 710              		.loc 1 286 13 is_stmt 1 view .LVU178
 711 0078 FFF7FEFF 		bl	Error_Handler
 712              	.LVL36:
 713 007c D9E7     		b	.L52
 714              	.L57:
 715 007e 00BF     		.align	2
 716              	.L56:
 717 0080 00440040 		.word	1073759232
 718 0084 00100240 		.word	1073876992
 719              		.cfi_endproc
 720              	.LFE139:
 722              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 723              		.align	1
 724              		.global	HAL_UART_MspDeInit
 725              		.syntax unified
 726              		.thumb
 727              		.thumb_func
 729              	HAL_UART_MspDeInit:
 730              	.LVL37:
 731              	.LFB140:
 309:Core/Src/stm32l4xx_hal_msp.c **** 
 310:Core/Src/stm32l4xx_hal_msp.c **** /**
 311:Core/Src/stm32l4xx_hal_msp.c ****  * @brief UART MSP De-Initialization
 312:Core/Src/stm32l4xx_hal_msp.c ****  * This function freeze the hardware resources used in this example
 313:Core/Src/stm32l4xx_hal_msp.c ****  * @param huart: UART handle pointer
 314:Core/Src/stm32l4xx_hal_msp.c ****  * @retval None
 315:Core/Src/stm32l4xx_hal_msp.c ****  */
 316:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
 317:Core/Src/stm32l4xx_hal_msp.c **** {
 732              		.loc 1 317 1 view -0
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 0
 735              		@ frame_needed = 0, uses_anonymous_args = 0
 736              		.loc 1 317 1 is_stmt 0 view .LVU180
 737 0000 08B5     		push	{r3, lr}
 738              	.LCFI19:
 739              		.cfi_def_cfa_offset 8
 740              		.cfi_offset 3, -8
 741              		.cfi_offset 14, -4
 318:Core/Src/stm32l4xx_hal_msp.c ****     if (huart->Instance == USART2)
 742              		.loc 1 318 5 is_stmt 1 view .LVU181
 743              		.loc 1 318 14 is_stmt 0 view .LVU182
 744 0002 0268     		ldr	r2, [r0]
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 21


 745              		.loc 1 318 8 view .LVU183
 746 0004 074B     		ldr	r3, .L62
 747 0006 9A42     		cmp	r2, r3
 748 0008 00D0     		beq	.L61
 749              	.LVL38:
 750              	.L58:
 319:Core/Src/stm32l4xx_hal_msp.c ****     {
 320:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN USART2_MspDeInit 0 */
 321:Core/Src/stm32l4xx_hal_msp.c **** 
 322:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END USART2_MspDeInit 0 */
 323:Core/Src/stm32l4xx_hal_msp.c ****         /* Peripheral clock disable */
 324:Core/Src/stm32l4xx_hal_msp.c ****         __HAL_RCC_USART2_CLK_DISABLE();
 325:Core/Src/stm32l4xx_hal_msp.c **** 
 326:Core/Src/stm32l4xx_hal_msp.c ****         /**USART2 GPIO Configuration
 327:Core/Src/stm32l4xx_hal_msp.c ****         PA2     ------> USART2_TX
 328:Core/Src/stm32l4xx_hal_msp.c ****         PA3     ------> USART2_RX
 329:Core/Src/stm32l4xx_hal_msp.c ****         */
 330:Core/Src/stm32l4xx_hal_msp.c ****         HAL_GPIO_DeInit(GPIOA, USART_TX_Pin | USART_RX_Pin);
 331:Core/Src/stm32l4xx_hal_msp.c **** 
 332:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE BEGIN USART2_MspDeInit 1 */
 333:Core/Src/stm32l4xx_hal_msp.c **** 
 334:Core/Src/stm32l4xx_hal_msp.c ****         /* USER CODE END USART2_MspDeInit 1 */
 335:Core/Src/stm32l4xx_hal_msp.c ****     }
 336:Core/Src/stm32l4xx_hal_msp.c **** }
 751              		.loc 1 336 1 view .LVU184
 752 000a 08BD     		pop	{r3, pc}
 753              	.LVL39:
 754              	.L61:
 324:Core/Src/stm32l4xx_hal_msp.c **** 
 755              		.loc 1 324 9 is_stmt 1 view .LVU185
 756 000c 064A     		ldr	r2, .L62+4
 757 000e 936D     		ldr	r3, [r2, #88]
 758 0010 23F40033 		bic	r3, r3, #131072
 759 0014 9365     		str	r3, [r2, #88]
 330:Core/Src/stm32l4xx_hal_msp.c **** 
 760              		.loc 1 330 9 view .LVU186
 761 0016 0C21     		movs	r1, #12
 762 0018 4FF09040 		mov	r0, #1207959552
 763              	.LVL40:
 330:Core/Src/stm32l4xx_hal_msp.c **** 
 764              		.loc 1 330 9 is_stmt 0 view .LVU187
 765 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 766              	.LVL41:
 767              		.loc 1 336 1 view .LVU188
 768 0020 F3E7     		b	.L58
 769              	.L63:
 770 0022 00BF     		.align	2
 771              	.L62:
 772 0024 00440040 		.word	1073759232
 773 0028 00100240 		.word	1073876992
 774              		.cfi_endproc
 775              	.LFE140:
 777              		.text
 778              	.Letext0:
 779              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 780              		.file 3 "C:\\ST\\STM32CubeCLT_1.16.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 781              		.file 4 "C:\\ST\\STM32CubeCLT_1.16.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 22


 782              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 783              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 784              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 785              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 786              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 787              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rng.h"
 788              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 789              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 790              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 791              		.file 14 "Core/Inc/main.h"
 792              		.file 15 "<built-in>"
ARM GAS  C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s 			page 23


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_msp.c
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:77     .text.HAL_MspInit:0000002c $d
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:82     .text.HAL_I2C_MspInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:88     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:222    .text.HAL_I2C_MspInit:0000007c $d
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:229    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:235    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:280    .text.HAL_I2C_MspDeInit:0000002c $d
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:287    .text.HAL_RNG_MspInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:293    .text.HAL_RNG_MspInit:00000000 HAL_RNG_MspInit
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:407    .text.HAL_RNG_MspInit:00000068 $d
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:413    .text.HAL_RNG_MspDeInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:419    .text.HAL_RNG_MspDeInit:00000000 HAL_RNG_MspDeInit
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:448    .text.HAL_RNG_MspDeInit:00000018 $d
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:454    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:460    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:521    .text.HAL_TIM_Base_MspInit:0000003c $d
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:526    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:532    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:574    .text.HAL_TIM_Base_MspDeInit:00000020 $d
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:580    .text.HAL_UART_MspInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:586    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:717    .text.HAL_UART_MspInit:00000080 $d
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:723    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:729    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\sagep\AppData\Local\Temp\cc92NF0B.s:772    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
