<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>ChibiOS/HAL: HAL Driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="custom.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">4.0.5</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___h_a_l.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">HAL Driver<div class="ingroups"><a class="el" href="group___i_o.html">HAL</a> &raquo; <a class="el" href="group___h_a_l___n_o_r_m_a_l___d_r_i_v_e_r_s.html">Normal Drivers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Hardware Abstraction Layer.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for HAL Driver:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___h_a_l.png" border="0" alt="" usemap="#group______h__a__l"/>
<map name="group______h__a__l" id="group______h__a__l">
<area shape="rect" id="node2" href="group___h_a_l___n_o_r_m_a_l___d_r_i_v_e_r_s.html" title="HAL Normal Drivers. " alt="" coords="5,5,100,29"/>
</map>
</td></tr></table></center>
</div>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Hardware Abstraction Layer. </p>
<p>The HAL (Hardware Abstraction Layer) driver performs the system initialization and includes the platform support code shared by the other drivers. This driver does contain any API function except for a general initialization function <code><a class="el" href="group___h_a_l.html#gafd89c1650df524d95aef39b8bc38170d" title="HAL initialization. ">halInit()</a></code> that must be invoked before any HAL service can be used, usually the HAL initialization should be performed immediately before the kernel initialization.<br />
 Some HAL driver implementations also offer a custom early clock setup function that can be invoked before the C runtime initialization in order to accelerate the startup time. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaab2ec8cf6631ff44a7df427a176cdf6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaab2ec8cf6631ff44a7df427a176cdf6c">_CHIBIOS_HAL_</a></td></tr>
<tr class="memdesc:gaab2ec8cf6631ff44a7df427a176cdf6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ChibiOS/HAL identification macro.  <a href="#gaab2ec8cf6631ff44a7df427a176cdf6c">More...</a><br /></td></tr>
<tr class="separator:gaab2ec8cf6631ff44a7df427a176cdf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818ebfa6e82e8aa34bd8c9802097f012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga818ebfa6e82e8aa34bd8c9802097f012">CH_HAL_STABLE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga818ebfa6e82e8aa34bd8c9802097f012"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stable release flag.  <a href="#ga818ebfa6e82e8aa34bd8c9802097f012">More...</a><br /></td></tr>
<tr class="separator:ga818ebfa6e82e8aa34bd8c9802097f012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL.  <a href="#gab9381cecf5d8ee734b286623300f5740">More...</a><br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b2e7644734b6b3773a9252ba3dff048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0b2e7644734b6b3773a9252ba3dff048">STM32_0WS_THRESHOLD</a>&#160;&#160;&#160;30000000</td></tr>
<tr class="memdesc:ga0b2e7644734b6b3773a9252ba3dff048"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum frequency thresholds and wait states for flash access.  <a href="#ga0b2e7644734b6b3773a9252ba3dff048">More...</a><br /></td></tr>
<tr class="separator:ga0b2e7644734b6b3773a9252ba3dff048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c9f16468ea7467b0911bdb042b142f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga97c9f16468ea7467b0911bdb042b142f">STM32_PLLM</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gacba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a> &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga97c9f16468ea7467b0911bdb042b142f"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLM field.  <a href="#ga97c9f16468ea7467b0911bdb042b142f">More...</a><br /></td></tr>
<tr class="separator:ga97c9f16468ea7467b0911bdb042b142f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group___h_a_l.html#gacba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a>)</td></tr>
<tr class="memdesc:ga0b32be6543b6d55b0505288f268ddbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLs input clock frequency.  <a href="#ga0b32be6543b6d55b0505288f268ddbe1">More...</a><br /></td></tr>
<tr class="separator:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50581c0af9cad3a47d3a72476236a810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga50581c0af9cad3a47d3a72476236a810">STM32_ACTIVATE_PLL</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga50581c0af9cad3a47d3a72476236a810"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL activation flag.  <a href="#ga50581c0af9cad3a47d3a72476236a810">More...</a><br /></td></tr>
<tr class="separator:ga50581c0af9cad3a47d3a72476236a810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63169967f5d9bffe007dc92f6148da96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga63169967f5d9bffe007dc92f6148da96">STM32_PLLN</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a> &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga63169967f5d9bffe007dc92f6148da96"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLN field.  <a href="#ga63169967f5d9bffe007dc92f6148da96">More...</a><br /></td></tr>
<tr class="separator:ga63169967f5d9bffe007dc92f6148da96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1946fac37c10bb94e6daa17dc4e6138e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga1946fac37c10bb94e6daa17dc4e6138e">STM32_PLLP</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga1946fac37c10bb94e6daa17dc4e6138e"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLP field.  <a href="#ga1946fac37c10bb94e6daa17dc4e6138e">More...</a><br /></td></tr>
<tr class="separator:ga1946fac37c10bb94e6daa17dc4e6138e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c62d05f62b04754eb986ca83d63e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga26c62d05f62b04754eb986ca83d63e7c">STM32_PLLQ</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gadc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a> &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga26c62d05f62b04754eb986ca83d63e7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLQ field.  <a href="#ga26c62d05f62b04754eb986ca83d63e7c">More...</a><br /></td></tr>
<tr class="separator:ga26c62d05f62b04754eb986ca83d63e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad537b9f020ad589c5a1b78f27316f8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group___h_a_l.html#ga42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a>)</td></tr>
<tr class="memdesc:gad537b9f020ad589c5a1b78f27316f8ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL VCO frequency.  <a href="#gad537b9f020ad589c5a1b78f27316f8ef">More...</a><br /></td></tr>
<tr class="separator:gad537b9f020ad589c5a1b78f27316f8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a> / <a class="el" href="group___h_a_l.html#ga0a2a10496ad437bb1bf6bf23892148e4">STM32_PLLP_VALUE</a>)</td></tr>
<tr class="memdesc:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL output clock frequency.  <a href="#ga551b4e93d2b76245c4b912ebfc54f9f3">More...</a><br /></td></tr>
<tr class="separator:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a></td></tr>
<tr class="memdesc:ga81594f71c9bc1c1fde4e5207e5133777"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source.  <a href="#ga81594f71c9bc1c1fde4e5207e5133777">More...</a><br /></td></tr>
<tr class="separator:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918128f20df10ac68bd73605007bccf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td></tr>
<tr class="memdesc:ga918128f20df10ac68bd73605007bccf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB frequency.  <a href="#ga918128f20df10ac68bd73605007bccf1">More...</a><br /></td></tr>
<tr class="separator:ga918128f20df10ac68bd73605007bccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td></tr>
<tr class="memdesc:ga79d8b0164de9c4437da78024b0ed94cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 frequency.  <a href="#ga79d8b0164de9c4437da78024b0ed94cb">More...</a><br /></td></tr>
<tr class="separator:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a19a811dd0dadfed94695a579997cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td></tr>
<tr class="memdesc:ga2a19a811dd0dadfed94695a579997cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 frequency.  <a href="#ga2a19a811dd0dadfed94695a579997cec">More...</a><br /></td></tr>
<tr class="separator:ga2a19a811dd0dadfed94695a579997cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0085c975246931b0437d1ac1517dd991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0085c975246931b0437d1ac1517dd991">STM32_ACTIVATE_PLLI2S</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga0085c975246931b0437d1ac1517dd991"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2S activation flag.  <a href="#ga0085c975246931b0437d1ac1517dd991">More...</a><br /></td></tr>
<tr class="separator:ga0085c975246931b0437d1ac1517dd991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45edcd61a04651439c284de848bfa809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga45edcd61a04651439c284de848bfa809">STM32_PLLI2SN</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gaa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a> &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga45edcd61a04651439c284de848bfa809"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLI2SN field.  <a href="#ga45edcd61a04651439c284de848bfa809">More...</a><br /></td></tr>
<tr class="separator:ga45edcd61a04651439c284de848bfa809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaade70a783a8516086a8211a94393a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaaade70a783a8516086a8211a94393a84">STM32_PLLI2SR</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gaa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a> &lt;&lt; 28)</td></tr>
<tr class="memdesc:gaaade70a783a8516086a8211a94393a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLI2SR field.  <a href="#gaaade70a783a8516086a8211a94393a84">More...</a><br /></td></tr>
<tr class="separator:gaaade70a783a8516086a8211a94393a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408a5ad4e6af6c53ff3ee1a01840dc42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga408a5ad4e6af6c53ff3ee1a01840dc42">STM32_ACTIVATE_PLLSAI</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga408a5ad4e6af6c53ff3ee1a01840dc42"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLSAI activation flag.  <a href="#ga408a5ad4e6af6c53ff3ee1a01840dc42">More...</a><br /></td></tr>
<tr class="separator:ga408a5ad4e6af6c53ff3ee1a01840dc42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f74236e61505d7965975ba00f4cf90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga01f74236e61505d7965975ba00f4cf90">STM32_PLLSAIN</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gadad1367e1eb26c3a6df6a358f44ce98e">STM32_PLLSAIN_VALUE</a> &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga01f74236e61505d7965975ba00f4cf90"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLSAIN field.  <a href="#ga01f74236e61505d7965975ba00f4cf90">More...</a><br /></td></tr>
<tr class="separator:ga01f74236e61505d7965975ba00f4cf90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b08353dfb4dfbbe7e083c89ad02a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gad6b08353dfb4dfbbe7e083c89ad02a66">STM32_PLLSAIQ</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga33922bdd7e2781286b82d9e778c98b3f">STM32_PLLSAIQ_VALUE</a> &lt;&lt; 24)</td></tr>
<tr class="memdesc:gad6b08353dfb4dfbbe7e083c89ad02a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLSAIQ field.  <a href="#gad6b08353dfb4dfbbe7e083c89ad02a66">More...</a><br /></td></tr>
<tr class="separator:gad6b08353dfb4dfbbe7e083c89ad02a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6677bb6942189263c5b626218ec9119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf6677bb6942189263c5b626218ec9119">STM32_PLLSAIR</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga0af6595a246fb86838a9c212d2451f23">STM32_PLLSAIR_VALUE</a> &lt;&lt; 28)</td></tr>
<tr class="memdesc:gaf6677bb6942189263c5b626218ec9119"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLSAIR field.  <a href="#gaf6677bb6942189263c5b626218ec9119">More...</a><br /></td></tr>
<tr class="separator:gaf6677bb6942189263c5b626218ec9119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d88211678e05d307ef77d888dd2ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab7d88211678e05d307ef77d888dd2ee2">STM32_PLLI2SVCO</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group___h_a_l.html#gaa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a>)</td></tr>
<tr class="memdesc:gab7d88211678e05d307ef77d888dd2ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL VCO frequency.  <a href="#gab7d88211678e05d307ef77d888dd2ee2">More...</a><br /></td></tr>
<tr class="separator:gab7d88211678e05d307ef77d888dd2ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c199a0627313131ae245fd4ecdef3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga10c199a0627313131ae245fd4ecdef3a">STM32_PLLI2SCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gab7d88211678e05d307ef77d888dd2ee2">STM32_PLLI2SVCO</a> / <a class="el" href="group___h_a_l.html#gaa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a>)</td></tr>
<tr class="memdesc:ga10c199a0627313131ae245fd4ecdef3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2S output clock frequency.  <a href="#ga10c199a0627313131ae245fd4ecdef3a">More...</a><br /></td></tr>
<tr class="separator:ga10c199a0627313131ae245fd4ecdef3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cdcd3e60626026a78b4a8e70f9d47d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga21cdcd3e60626026a78b4a8e70f9d47d">STM32_MCO1DIVCLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a></td></tr>
<tr class="memdesc:ga21cdcd3e60626026a78b4a8e70f9d47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO1 divider clock.  <a href="#ga21cdcd3e60626026a78b4a8e70f9d47d">More...</a><br /></td></tr>
<tr class="separator:ga21cdcd3e60626026a78b4a8e70f9d47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c1274722d618f3611bba230c730de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga77c1274722d618f3611bba230c730de8">STM32_MCO1CLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga21cdcd3e60626026a78b4a8e70f9d47d">STM32_MCO1DIVCLK</a></td></tr>
<tr class="memdesc:ga77c1274722d618f3611bba230c730de8"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO1 output pin clock.  <a href="#ga77c1274722d618f3611bba230c730de8">More...</a><br /></td></tr>
<tr class="separator:ga77c1274722d618f3611bba230c730de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be0ea978182dca835b72946674a26f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga5be0ea978182dca835b72946674a26f5">STM32_MCO2DIVCLK</a>&#160;&#160;&#160;STM32_HSECLK</td></tr>
<tr class="memdesc:ga5be0ea978182dca835b72946674a26f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO2 divider clock.  <a href="#ga5be0ea978182dca835b72946674a26f5">More...</a><br /></td></tr>
<tr class="separator:ga5be0ea978182dca835b72946674a26f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bb2d37331070df33abe7d5677b1643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga95bb2d37331070df33abe7d5677b1643">STM32_MCO2CLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga5be0ea978182dca835b72946674a26f5">STM32_MCO2DIVCLK</a></td></tr>
<tr class="memdesc:ga95bb2d37331070df33abe7d5677b1643"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO2 output pin clock.  <a href="#ga95bb2d37331070df33abe7d5677b1643">More...</a><br /></td></tr>
<tr class="separator:ga95bb2d37331070df33abe7d5677b1643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8144c2af57de000f8c94863e2caa9a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab8144c2af57de000f8c94863e2caa9a0">STM32_RTCPRE</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gaea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a> &lt;&lt; 16)</td></tr>
<tr class="memdesc:gab8144c2af57de000f8c94863e2caa9a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC HSE divider setting.  <a href="#gab8144c2af57de000f8c94863e2caa9a0">More...</a><br /></td></tr>
<tr class="separator:gab8144c2af57de000f8c94863e2caa9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab238ab776bcb3e1c2fa32d54b0919872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab238ab776bcb3e1c2fa32d54b0919872">STM32_HSEDIVCLK</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group___h_a_l.html#gaea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a>)</td></tr>
<tr class="memdesc:gab238ab776bcb3e1c2fa32d54b0919872"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE divider toward RTC clock.  <a href="#gab238ab776bcb3e1c2fa32d54b0919872">More...</a><br /></td></tr>
<tr class="separator:gab238ab776bcb3e1c2fa32d54b0919872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0fe3df90a74776d29cc824a0e24069b5">STM32_RTCCLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga0fe3df90a74776d29cc824a0e24069b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock.  <a href="#ga0fe3df90a74776d29cc824a0e24069b5">More...</a><br /></td></tr>
<tr class="separator:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51da85c31d935b42e5ab9fda2224005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab51da85c31d935b42e5ab9fda2224005">STM32_PLL48CLK</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a> / <a class="el" href="group___h_a_l.html#gadc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a>)</td></tr>
<tr class="memdesc:gab51da85c31d935b42e5ab9fda2224005"><td class="mdescLeft">&#160;</td><td class="mdescRight">48MHz frequency.  <a href="#gab51da85c31d935b42e5ab9fda2224005">More...</a><br /></td></tr>
<tr class="separator:gab51da85c31d935b42e5ab9fda2224005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d53f5e948e73dc86013349c17f742f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga8d53f5e948e73dc86013349c17f742f3">STM32_TIMCLK1</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 1)</td></tr>
<tr class="memdesc:ga8d53f5e948e73dc86013349c17f742f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock of timers connected to APB1 (Timers 2, 3, 4, 5, 6, 7, 12, 13, 14).  <a href="#ga8d53f5e948e73dc86013349c17f742f3">More...</a><br /></td></tr>
<tr class="separator:ga8d53f5e948e73dc86013349c17f742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacec831f4aa8037c710ab56c7a73686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacacec831f4aa8037c710ab56c7a73686">STM32_TIMCLK2</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 1)</td></tr>
<tr class="memdesc:gacacec831f4aa8037c710ab56c7a73686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock of timers connected to APB2 (Timers 1, 8, 9, 10, 11).  <a href="#gacacec831f4aa8037c710ab56c7a73686">More...</a><br /></td></tr>
<tr class="separator:gacacec831f4aa8037c710ab56c7a73686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash settings.  <a href="#ga59b3885d4e2a3f63cfeb9ae58b6da563">More...</a><br /></td></tr>
<tr class="separator:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ChibiOS/HAL version identification</h2></td></tr>
<tr class="memitem:ga547e7ece8567cec2d2e0c32e961a7e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga547e7ece8567cec2d2e0c32e961a7e03">HAL_VERSION</a>&#160;&#160;&#160;&quot;4.0.5&quot;</td></tr>
<tr class="memdesc:ga547e7ece8567cec2d2e0c32e961a7e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL version string.  <a href="#ga547e7ece8567cec2d2e0c32e961a7e03">More...</a><br /></td></tr>
<tr class="separator:ga547e7ece8567cec2d2e0c32e961a7e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada26aed69e5e7c4e5942b32018d61231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gada26aed69e5e7c4e5942b32018d61231">CH_HAL_MAJOR</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gada26aed69e5e7c4e5942b32018d61231"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL version major number.  <a href="#gada26aed69e5e7c4e5942b32018d61231">More...</a><br /></td></tr>
<tr class="separator:gada26aed69e5e7c4e5942b32018d61231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9b8cdd8f5ea2f1636ee9e16552d3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga2d9b8cdd8f5ea2f1636ee9e16552d3d1">CH_HAL_MINOR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga2d9b8cdd8f5ea2f1636ee9e16552d3d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL version minor number.  <a href="#ga2d9b8cdd8f5ea2f1636ee9e16552d3d1">More...</a><br /></td></tr>
<tr class="separator:ga2d9b8cdd8f5ea2f1636ee9e16552d3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc45d86c2d738c7729c4cb3b4762f62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gadc45d86c2d738c7729c4cb3b4762f62e">CH_HAL_PATCH</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gadc45d86c2d738c7729c4cb3b4762f62e"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL version patch number.  <a href="#gadc45d86c2d738c7729c4cb3b4762f62e">More...</a><br /></td></tr>
<tr class="separator:gadc45d86c2d738c7729c4cb3b4762f62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Return codes</h2></td></tr>
<tr class="memitem:ga817049bb9336ce99a13b736da77c6e63"><td class="memItemLeft" align="right" valign="top"><a id="ga817049bb9336ce99a13b736da77c6e63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_SUCCESS</b>&#160;&#160;&#160;false</td></tr>
<tr class="separator:ga817049bb9336ce99a13b736da77c6e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdcc0974f1f8795a8a6c335f9ffeff37"><td class="memItemLeft" align="right" valign="top"><a id="gabdcc0974f1f8795a8a6c335f9ffeff37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_FAILED</b>&#160;&#160;&#160;true</td></tr>
<tr class="separator:gabdcc0974f1f8795a8a6c335f9ffeff37"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Platform identification macros</h2></td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLATFORM_NAME</b>&#160;&#160;&#160;&quot;STM32F439 High Performance with DSP and FPU&quot;</td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Absolute Maximum Ratings</h2></td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;180000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Absolute maximum system clock.  <a href="#ga39bc63c812ed1405e2c6332bad22a73e">More...</a><br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;168000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Absolute maximum system clock.  <a href="#ga39bc63c812ed1405e2c6332bad22a73e">More...</a><br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;84000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Absolute maximum system clock.  <a href="#ga39bc63c812ed1405e2c6332bad22a73e">More...</a><br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;26000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency.  <a href="#ga7f81c871091f06bf48c8f114f6263858">More...</a><br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;26000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency.  <a href="#ga7f81c871091f06bf48c8f114f6263858">More...</a><br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;26000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency.  <a href="#ga7f81c871091f06bf48c8f114f6263858">More...</a><br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408814c11770f6bb094cd8a8f60910e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga408814c11770f6bb094cd8a8f60910e9">STM32_HSECLK_BYP_MAX</a>&#160;&#160;&#160;50000000</td></tr>
<tr class="memdesc:ga408814c11770f6bb094cd8a8f60910e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency using an external source.  <a href="#ga408814c11770f6bb094cd8a8f60910e9">More...</a><br /></td></tr>
<tr class="separator:ga408814c11770f6bb094cd8a8f60910e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408814c11770f6bb094cd8a8f60910e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga408814c11770f6bb094cd8a8f60910e9">STM32_HSECLK_BYP_MAX</a>&#160;&#160;&#160;50000000</td></tr>
<tr class="memdesc:ga408814c11770f6bb094cd8a8f60910e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency using an external source.  <a href="#ga408814c11770f6bb094cd8a8f60910e9">More...</a><br /></td></tr>
<tr class="separator:ga408814c11770f6bb094cd8a8f60910e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408814c11770f6bb094cd8a8f60910e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga408814c11770f6bb094cd8a8f60910e9">STM32_HSECLK_BYP_MAX</a>&#160;&#160;&#160;50000000</td></tr>
<tr class="memdesc:ga408814c11770f6bb094cd8a8f60910e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency using an external source.  <a href="#ga408814c11770f6bb094cd8a8f60910e9">More...</a><br /></td></tr>
<tr class="separator:ga408814c11770f6bb094cd8a8f60910e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaabcf6716bb0e679b2078a58356f8aba7">STM32_HSECLK_MIN</a>&#160;&#160;&#160;4000000</td></tr>
<tr class="memdesc:gaabcf6716bb0e679b2078a58356f8aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency.  <a href="#gaabcf6716bb0e679b2078a58356f8aba7">More...</a><br /></td></tr>
<tr class="separator:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaabcf6716bb0e679b2078a58356f8aba7">STM32_HSECLK_MIN</a>&#160;&#160;&#160;4000000</td></tr>
<tr class="memdesc:gaabcf6716bb0e679b2078a58356f8aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency.  <a href="#gaabcf6716bb0e679b2078a58356f8aba7">More...</a><br /></td></tr>
<tr class="separator:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaabcf6716bb0e679b2078a58356f8aba7">STM32_HSECLK_MIN</a>&#160;&#160;&#160;4000000</td></tr>
<tr class="memdesc:gaabcf6716bb0e679b2078a58356f8aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency.  <a href="#gaabcf6716bb0e679b2078a58356f8aba7">More...</a><br /></td></tr>
<tr class="separator:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188b528e83d7c43f460678da69885747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga188b528e83d7c43f460678da69885747">STM32_HSECLK_BYP_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga188b528e83d7c43f460678da69885747"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency.  <a href="#ga188b528e83d7c43f460678da69885747">More...</a><br /></td></tr>
<tr class="separator:ga188b528e83d7c43f460678da69885747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188b528e83d7c43f460678da69885747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga188b528e83d7c43f460678da69885747">STM32_HSECLK_BYP_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga188b528e83d7c43f460678da69885747"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency.  <a href="#ga188b528e83d7c43f460678da69885747">More...</a><br /></td></tr>
<tr class="separator:ga188b528e83d7c43f460678da69885747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188b528e83d7c43f460678da69885747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga188b528e83d7c43f460678da69885747">STM32_HSECLK_BYP_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga188b528e83d7c43f460678da69885747"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency.  <a href="#ga188b528e83d7c43f460678da69885747">More...</a><br /></td></tr>
<tr class="separator:ga188b528e83d7c43f460678da69885747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a027752339c87b502e7638a7493f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga90a027752339c87b502e7638a7493f67">STM32_LSECLK_MAX</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:ga90a027752339c87b502e7638a7493f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency.  <a href="#ga90a027752339c87b502e7638a7493f67">More...</a><br /></td></tr>
<tr class="separator:ga90a027752339c87b502e7638a7493f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a027752339c87b502e7638a7493f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga90a027752339c87b502e7638a7493f67">STM32_LSECLK_MAX</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:ga90a027752339c87b502e7638a7493f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency.  <a href="#ga90a027752339c87b502e7638a7493f67">More...</a><br /></td></tr>
<tr class="separator:ga90a027752339c87b502e7638a7493f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a027752339c87b502e7638a7493f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga90a027752339c87b502e7638a7493f67">STM32_LSECLK_MAX</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:ga90a027752339c87b502e7638a7493f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency.  <a href="#ga90a027752339c87b502e7638a7493f67">More...</a><br /></td></tr>
<tr class="separator:ga90a027752339c87b502e7638a7493f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabce3bff9a71ede82f85d5f983ab7a64a">STM32_LSECLK_BYP_MAX</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency.  <a href="#gabce3bff9a71ede82f85d5f983ab7a64a">More...</a><br /></td></tr>
<tr class="separator:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabce3bff9a71ede82f85d5f983ab7a64a">STM32_LSECLK_BYP_MAX</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency.  <a href="#gabce3bff9a71ede82f85d5f983ab7a64a">More...</a><br /></td></tr>
<tr class="separator:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabce3bff9a71ede82f85d5f983ab7a64a">STM32_LSECLK_BYP_MAX</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency.  <a href="#gabce3bff9a71ede82f85d5f983ab7a64a">More...</a><br /></td></tr>
<tr class="separator:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabeb1177abf2f0276e02501c1bef3d14c">STM32_LSECLK_MIN</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gabeb1177abf2f0276e02501c1bef3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum LSE clock frequency.  <a href="#gabeb1177abf2f0276e02501c1bef3d14c">More...</a><br /></td></tr>
<tr class="separator:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabeb1177abf2f0276e02501c1bef3d14c">STM32_LSECLK_MIN</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gabeb1177abf2f0276e02501c1bef3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum LSE clock frequency.  <a href="#gabeb1177abf2f0276e02501c1bef3d14c">More...</a><br /></td></tr>
<tr class="separator:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabeb1177abf2f0276e02501c1bef3d14c">STM32_LSECLK_MIN</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gabeb1177abf2f0276e02501c1bef3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum LSE clock frequency.  <a href="#gabeb1177abf2f0276e02501c1bef3d14c">More...</a><br /></td></tr>
<tr class="separator:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">STM32_PLLIN_MAX</a>&#160;&#160;&#160;2100000</td></tr>
<tr class="memdesc:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency.  <a href="#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">More...</a><br /></td></tr>
<tr class="separator:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">STM32_PLLIN_MAX</a>&#160;&#160;&#160;2100000</td></tr>
<tr class="memdesc:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency.  <a href="#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">More...</a><br /></td></tr>
<tr class="separator:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">STM32_PLLIN_MAX</a>&#160;&#160;&#160;2100000</td></tr>
<tr class="memdesc:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency.  <a href="#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">More...</a><br /></td></tr>
<tr class="separator:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga4556809a4709cae1ea664f6ab024a8b8">STM32_PLLIN_MIN</a>&#160;&#160;&#160;950000</td></tr>
<tr class="memdesc:ga4556809a4709cae1ea664f6ab024a8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs input clock frequency.  <a href="#ga4556809a4709cae1ea664f6ab024a8b8">More...</a><br /></td></tr>
<tr class="separator:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga4556809a4709cae1ea664f6ab024a8b8">STM32_PLLIN_MIN</a>&#160;&#160;&#160;950000</td></tr>
<tr class="memdesc:ga4556809a4709cae1ea664f6ab024a8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs input clock frequency.  <a href="#ga4556809a4709cae1ea664f6ab024a8b8">More...</a><br /></td></tr>
<tr class="separator:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga4556809a4709cae1ea664f6ab024a8b8">STM32_PLLIN_MIN</a>&#160;&#160;&#160;950000</td></tr>
<tr class="memdesc:ga4556809a4709cae1ea664f6ab024a8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs input clock frequency.  <a href="#ga4556809a4709cae1ea664f6ab024a8b8">More...</a><br /></td></tr>
<tr class="separator:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95948d00a5f3219c114769e367711d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga95948d00a5f3219c114769e367711d5d">STM32_PLLVCO_MAX</a>&#160;&#160;&#160;432000000</td></tr>
<tr class="memdesc:ga95948d00a5f3219c114769e367711d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs VCO clock frequency.  <a href="#ga95948d00a5f3219c114769e367711d5d">More...</a><br /></td></tr>
<tr class="separator:ga95948d00a5f3219c114769e367711d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95948d00a5f3219c114769e367711d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga95948d00a5f3219c114769e367711d5d">STM32_PLLVCO_MAX</a>&#160;&#160;&#160;432000000</td></tr>
<tr class="memdesc:ga95948d00a5f3219c114769e367711d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs VCO clock frequency.  <a href="#ga95948d00a5f3219c114769e367711d5d">More...</a><br /></td></tr>
<tr class="separator:ga95948d00a5f3219c114769e367711d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95948d00a5f3219c114769e367711d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga95948d00a5f3219c114769e367711d5d">STM32_PLLVCO_MAX</a>&#160;&#160;&#160;432000000</td></tr>
<tr class="memdesc:ga95948d00a5f3219c114769e367711d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs VCO clock frequency.  <a href="#ga95948d00a5f3219c114769e367711d5d">More...</a><br /></td></tr>
<tr class="separator:ga95948d00a5f3219c114769e367711d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74244627c4eca57339cf858d8e35420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac74244627c4eca57339cf858d8e35420">STM32_PLLVCO_MIN</a>&#160;&#160;&#160;192000000</td></tr>
<tr class="memdesc:gac74244627c4eca57339cf858d8e35420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs VCO clock frequency.  <a href="#gac74244627c4eca57339cf858d8e35420">More...</a><br /></td></tr>
<tr class="separator:gac74244627c4eca57339cf858d8e35420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74244627c4eca57339cf858d8e35420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac74244627c4eca57339cf858d8e35420">STM32_PLLVCO_MIN</a>&#160;&#160;&#160;192000000</td></tr>
<tr class="memdesc:gac74244627c4eca57339cf858d8e35420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs VCO clock frequency.  <a href="#gac74244627c4eca57339cf858d8e35420">More...</a><br /></td></tr>
<tr class="separator:gac74244627c4eca57339cf858d8e35420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74244627c4eca57339cf858d8e35420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac74244627c4eca57339cf858d8e35420">STM32_PLLVCO_MIN</a>&#160;&#160;&#160;192000000</td></tr>
<tr class="memdesc:gac74244627c4eca57339cf858d8e35420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs VCO clock frequency.  <a href="#gac74244627c4eca57339cf858d8e35420">More...</a><br /></td></tr>
<tr class="separator:gac74244627c4eca57339cf858d8e35420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d72768a9926c488eae311ec9df13b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a>&#160;&#160;&#160;180000000</td></tr>
<tr class="memdesc:ga79d72768a9926c488eae311ec9df13b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL output clock frequency.  <a href="#ga79d72768a9926c488eae311ec9df13b9">More...</a><br /></td></tr>
<tr class="separator:ga79d72768a9926c488eae311ec9df13b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d72768a9926c488eae311ec9df13b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a>&#160;&#160;&#160;168000000</td></tr>
<tr class="memdesc:ga79d72768a9926c488eae311ec9df13b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL output clock frequency.  <a href="#ga79d72768a9926c488eae311ec9df13b9">More...</a><br /></td></tr>
<tr class="separator:ga79d72768a9926c488eae311ec9df13b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d72768a9926c488eae311ec9df13b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a>&#160;&#160;&#160;84000000</td></tr>
<tr class="memdesc:ga79d72768a9926c488eae311ec9df13b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL output clock frequency.  <a href="#ga79d72768a9926c488eae311ec9df13b9">More...</a><br /></td></tr>
<tr class="separator:ga79d72768a9926c488eae311ec9df13b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaca3573921a349a7bd2fe4255873cd5e6">STM32_PLLOUT_MIN</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:gaca3573921a349a7bd2fe4255873cd5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLL output clock frequency.  <a href="#gaca3573921a349a7bd2fe4255873cd5e6">More...</a><br /></td></tr>
<tr class="separator:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaca3573921a349a7bd2fe4255873cd5e6">STM32_PLLOUT_MIN</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:gaca3573921a349a7bd2fe4255873cd5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLL output clock frequency.  <a href="#gaca3573921a349a7bd2fe4255873cd5e6">More...</a><br /></td></tr>
<tr class="separator:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaca3573921a349a7bd2fe4255873cd5e6">STM32_PLLOUT_MIN</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:gaca3573921a349a7bd2fe4255873cd5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLL output clock frequency.  <a href="#gaca3573921a349a7bd2fe4255873cd5e6">More...</a><br /></td></tr>
<tr class="separator:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae4828e5c08bf22ef117bc69d76b20cf4">STM32_PCLK1_MAX</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a> /4)</td></tr>
<tr class="memdesc:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB1 clock frequency.  <a href="#gae4828e5c08bf22ef117bc69d76b20cf4">More...</a><br /></td></tr>
<tr class="separator:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae4828e5c08bf22ef117bc69d76b20cf4">STM32_PCLK1_MAX</a>&#160;&#160;&#160;42000000</td></tr>
<tr class="memdesc:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB1 clock frequency.  <a href="#gae4828e5c08bf22ef117bc69d76b20cf4">More...</a><br /></td></tr>
<tr class="separator:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae4828e5c08bf22ef117bc69d76b20cf4">STM32_PCLK1_MAX</a>&#160;&#160;&#160;42000000</td></tr>
<tr class="memdesc:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB1 clock frequency.  <a href="#gae4828e5c08bf22ef117bc69d76b20cf4">More...</a><br /></td></tr>
<tr class="separator:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">STM32_PCLK2_MAX</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a> / 2)</td></tr>
<tr class="memdesc:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB2 clock frequency.  <a href="#gabb4f27c65fb8a5b3271f89adb6ee95bf">More...</a><br /></td></tr>
<tr class="separator:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">STM32_PCLK2_MAX</a>&#160;&#160;&#160;84000000</td></tr>
<tr class="memdesc:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB2 clock frequency.  <a href="#gabb4f27c65fb8a5b3271f89adb6ee95bf">More...</a><br /></td></tr>
<tr class="separator:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">STM32_PCLK2_MAX</a>&#160;&#160;&#160;84000000</td></tr>
<tr class="memdesc:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB2 clock frequency.  <a href="#gabb4f27c65fb8a5b3271f89adb6ee95bf">More...</a><br /></td></tr>
<tr class="separator:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeb9446aadd865bf77b99f686b2cc1e57">STM32_SPII2S_MAX</a>&#160;&#160;&#160;45000000</td></tr>
<tr class="memdesc:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SPI/I2S clock frequency.  <a href="#gaeb9446aadd865bf77b99f686b2cc1e57">More...</a><br /></td></tr>
<tr class="separator:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeb9446aadd865bf77b99f686b2cc1e57">STM32_SPII2S_MAX</a>&#160;&#160;&#160;42000000</td></tr>
<tr class="memdesc:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SPI/I2S clock frequency.  <a href="#gaeb9446aadd865bf77b99f686b2cc1e57">More...</a><br /></td></tr>
<tr class="separator:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeb9446aadd865bf77b99f686b2cc1e57">STM32_SPII2S_MAX</a>&#160;&#160;&#160;42000000</td></tr>
<tr class="memdesc:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SPI/I2S clock frequency.  <a href="#gaeb9446aadd865bf77b99f686b2cc1e57">More...</a><br /></td></tr>
<tr class="separator:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal clock sources</h2></td></tr>
<tr class="memitem:ga65c12bc7160ab579eaeee40ec2915110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="separator:ga65c12bc7160ab579eaeee40ec2915110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90421650b988332462db9a08815efb6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a>&#160;&#160;&#160;32000</td></tr>
<tr class="separator:ga90421650b988332462db9a08815efb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PWR_CR register bits definitions</h2></td></tr>
<tr class="memitem:ga13e5444c23bfbe3cbf675702dbfdd03f"><td class="memItemLeft" align="right" valign="top"><a id="ga13e5444c23bfbe3cbf675702dbfdd03f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_VOS_SCALE3</b>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:ga13e5444c23bfbe3cbf675702dbfdd03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac365b2b4b225bdf0d45460eb81755ac8"><td class="memItemLeft" align="right" valign="top"><a id="gac365b2b4b225bdf0d45460eb81755ac8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_VOS_SCALE2</b>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:gac365b2b4b225bdf0d45460eb81755ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a75da8f124c387becb222dd6ed89ec"><td class="memItemLeft" align="right" valign="top"><a id="ga54a75da8f124c387becb222dd6ed89ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_VOS_SCALE1</b>&#160;&#160;&#160;0x0000C000</td></tr>
<tr class="separator:ga54a75da8f124c387becb222dd6ed89ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a>&#160;&#160;&#160;(0 &lt;&lt; 5)</td></tr>
<tr class="separator:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaee5c37d9dba7c4d35c17b108da866cb0">STM32_PLS_LEV1</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb125df0f25ef8b273134bb9367cd503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeb125df0f25ef8b273134bb9367cd503">STM32_PLS_LEV2</a>&#160;&#160;&#160;(2 &lt;&lt; 5)</td></tr>
<tr class="separator:gaeb125df0f25ef8b273134bb9367cd503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf35ee6978848e96c2a1110dc67f52f5c">STM32_PLS_LEV3</a>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="separator:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga3f9b9816446be77c75b8fcebd4dfe171">STM32_PLS_LEV4</a>&#160;&#160;&#160;(4 &lt;&lt; 5)</td></tr>
<tr class="separator:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga4ef3a377cdc03bf1a4ddae72aed07011">STM32_PLS_LEV5</a>&#160;&#160;&#160;(5 &lt;&lt; 5)</td></tr>
<tr class="separator:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga74f2fbbca20cb011857741e6b5fb26c5">STM32_PLS_LEV6</a>&#160;&#160;&#160;(6 &lt;&lt; 5)</td></tr>
<tr class="separator:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac018edd117f15001f49a546c2ab0b24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac018edd117f15001f49a546c2ab0b24a">STM32_PLS_LEV7</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:gac018edd117f15001f49a546c2ab0b24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_PLLCFGR register bits definitions</h2></td></tr>
<tr class="memitem:gaa6401af54c14a59ff521e0e75688bdeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaa6401af54c14a59ff521e0e75688bdeb">STM32_PLLP_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gaa6401af54c14a59ff521e0e75688bdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bed1c4b29e905eaeaac11ea580f100f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7bed1c4b29e905eaeaac11ea580f100f">STM32_PLLP_DIV2</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:ga7bed1c4b29e905eaeaac11ea580f100f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0995def7207c9fb400579f994d5d6e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0995def7207c9fb400579f994d5d6e49">STM32_PLLP_DIV4</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga0995def7207c9fb400579f994d5d6e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f3e688e43cf9f17457e428c4dc2ad13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7f3e688e43cf9f17457e428c4dc2ad13">STM32_PLLP_DIV6</a>&#160;&#160;&#160;(2 &lt;&lt; 16)</td></tr>
<tr class="separator:ga7f3e688e43cf9f17457e428c4dc2ad13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb823931691e49b0285dc1e621ba1133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabb823931691e49b0285dc1e621ba1133">STM32_PLLP_DIV8</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gabb823931691e49b0285dc1e621ba1133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 22)</td></tr>
<tr class="separator:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64328eed4cc2c355aab176e0beb31b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga64328eed4cc2c355aab176e0beb31b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR register bits definitions</h2></td></tr>
<tr class="memitem:ga4806a8924601d3fd7214f3a2783bc28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga4806a8924601d3fd7214f3a2783bc28c">STM32_SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:ga4806a8924601d3fd7214f3a2783bc28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6a49bf4388f3acf15661252b3bb7547b">STM32_SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">STM32_SW_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968c4857140f1166ab72fc5b64369d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga968c4857140f1166ab72fc5b64369d2f">STM32_HPRE_MASK</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:ga968c4857140f1166ab72fc5b64369d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">STM32_HPRE_DIV2</a>&#160;&#160;&#160;(8 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">STM32_HPRE_DIV4</a>&#160;&#160;&#160;(9 &lt;&lt; 4)</td></tr>
<tr class="separator:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6b23363a848239b048cde5b565e2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaaa6b23363a848239b048cde5b565e2d5">STM32_HPRE_DIV8</a>&#160;&#160;&#160;(10 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaa6b23363a848239b048cde5b565e2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6772439c76981e1c1d23bf97ec3910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaab6772439c76981e1c1d23bf97ec3910">STM32_HPRE_DIV16</a>&#160;&#160;&#160;(11 &lt;&lt; 4)</td></tr>
<tr class="separator:gaab6772439c76981e1c1d23bf97ec3910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga152f3c2eabcc96019194c85bb2f7f2af">STM32_HPRE_DIV64</a>&#160;&#160;&#160;(12 &lt;&lt; 4)</td></tr>
<tr class="separator:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1e82317d266fa344d6787f485e991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6ea1e82317d266fa344d6787f485e991">STM32_HPRE_DIV128</a>&#160;&#160;&#160;(13 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6ea1e82317d266fa344d6787f485e991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7099ae3ddeb74537f4a34f1e36730dbe">STM32_HPRE_DIV256</a>&#160;&#160;&#160;(14 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaac6d223ccd51614bd3c8f354b16e4671">STM32_HPRE_DIV512</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041cc4d2f3fcd72e35e243037a9abf5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga041cc4d2f3fcd72e35e243037a9abf5b">STM32_PPRE1_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 10)</td></tr>
<tr class="separator:ga041cc4d2f3fcd72e35e243037a9abf5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9ece8fc206039d5723f8016adb789d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 10)</td></tr>
<tr class="separator:ga3c9ece8fc206039d5723f8016adb789d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 10)</td></tr>
<tr class="separator:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 10)</td></tr>
<tr class="separator:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b100956dae0246dd9faa0a54010b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab7b100956dae0246dd9faa0a54010b17">STM32_PPRE1_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 10)</td></tr>
<tr class="separator:gab7b100956dae0246dd9faa0a54010b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga750b0ba24dbebb1fac1a3b2330666350">STM32_PPRE1_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 10)</td></tr>
<tr class="separator:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f060a9c04d41d319f2e2d9a82f96c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga1f060a9c04d41d319f2e2d9a82f96c37">STM32_PPRE2_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 13)</td></tr>
<tr class="separator:ga1f060a9c04d41d319f2e2d9a82f96c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9883bc736b03534d09789f13a6026c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 13)</td></tr>
<tr class="separator:ga9883bc736b03534d09789f13a6026c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 13)</td></tr>
<tr class="separator:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c01042fcee21da997473f4f42ba78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaa85c01042fcee21da997473f4f42ba78">STM32_PPRE2_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 13)</td></tr>
<tr class="separator:gaa85c01042fcee21da997473f4f42ba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db040c759cc09cee6261301a952d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0db040c759cc09cee6261301a952d862">STM32_PPRE2_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 13)</td></tr>
<tr class="separator:ga0db040c759cc09cee6261301a952d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf986782e091335aeaf0235635d20353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf986782e091335aeaf0235635d20353d">STM32_PPRE2_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 13)</td></tr>
<tr class="separator:gaf986782e091335aeaf0235635d20353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909ef4741c53a4bd260f6397df5789ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga909ef4741c53a4bd260f6397df5789ec">STM32_RTCPRE_MASK</a>&#160;&#160;&#160;(31 &lt;&lt; 16)</td></tr>
<tr class="separator:ga909ef4741c53a4bd260f6397df5789ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668d903188b95c3a6acea4849c451f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga668d903188b95c3a6acea4849c451f44">STM32_MCO1SEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 21)</td></tr>
<tr class="separator:ga668d903188b95c3a6acea4849c451f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f4edcadf54e0bc4f4e3acd21ef5a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga93f4edcadf54e0bc4f4e3acd21ef5a44">STM32_MCO1SEL_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 21)</td></tr>
<tr class="separator:ga93f4edcadf54e0bc4f4e3acd21ef5a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef68ecde5cfdb2eb63a4e0dc4203dfb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaef68ecde5cfdb2eb63a4e0dc4203dfb0">STM32_MCO1SEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gaef68ecde5cfdb2eb63a4e0dc4203dfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43782ca2d60161f2c1884cdf2edf3a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga43782ca2d60161f2c1884cdf2edf3a02">STM32_MCO1SEL_HSE</a>&#160;&#160;&#160;(2 &lt;&lt; 21)</td></tr>
<tr class="separator:ga43782ca2d60161f2c1884cdf2edf3a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b77bc569d070ffd9edcb8b965495d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga15b77bc569d070ffd9edcb8b965495d1">STM32_MCO1SEL_PLL</a>&#160;&#160;&#160;(3 &lt;&lt; 21)</td></tr>
<tr class="separator:ga15b77bc569d070ffd9edcb8b965495d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab139e7db05f3728d035608d21620e7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab139e7db05f3728d035608d21620e7e6">STM32_I2SSRC_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:gab139e7db05f3728d035608d21620e7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec5ae31fe6f8399980da7b3ed18339f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6ec5ae31fe6f8399980da7b3ed18339f">STM32_I2SSRC_PLLI2S</a>&#160;&#160;&#160;(0 &lt;&lt; 23)</td></tr>
<tr class="separator:ga6ec5ae31fe6f8399980da7b3ed18339f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c77a0b0d7277366278f6394b63ec82b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga9c77a0b0d7277366278f6394b63ec82b">STM32_I2SSRC_CKIN</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga9c77a0b0d7277366278f6394b63ec82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d9aa292fc45538e6618326d44b7f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga51d9aa292fc45538e6618326d44b7f04">STM32_MCO1PRE_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga51d9aa292fc45538e6618326d44b7f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d3cf5f81a9cb3076b962693c5f1139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaa0d3cf5f81a9cb3076b962693c5f1139">STM32_MCO1PRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 24)</td></tr>
<tr class="separator:gaa0d3cf5f81a9cb3076b962693c5f1139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fd32c850363dab843d896ded75b27d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga63fd32c850363dab843d896ded75b27d">STM32_MCO1PRE_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 24)</td></tr>
<tr class="separator:ga63fd32c850363dab843d896ded75b27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2dfe1b51f3a511f4d4efc0050a22356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab2dfe1b51f3a511f4d4efc0050a22356">STM32_MCO1PRE_DIV3</a>&#160;&#160;&#160;(5 &lt;&lt; 24)</td></tr>
<tr class="separator:gab2dfe1b51f3a511f4d4efc0050a22356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7e3d23b5aea69f894795fec19bb48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaca7e3d23b5aea69f894795fec19bb48a">STM32_MCO1PRE_DIV4</a>&#160;&#160;&#160;(6 &lt;&lt; 24)</td></tr>
<tr class="separator:gaca7e3d23b5aea69f894795fec19bb48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d5300d18efcb934276a47dddff56746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga3d5300d18efcb934276a47dddff56746">STM32_MCO1PRE_DIV5</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga3d5300d18efcb934276a47dddff56746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736453f6dc86e14fb381ac0d3e88f1c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga736453f6dc86e14fb381ac0d3e88f1c1">STM32_MCO2PRE_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 27)</td></tr>
<tr class="separator:ga736453f6dc86e14fb381ac0d3e88f1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74c55a516dd0fffffee3bb486f52c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac74c55a516dd0fffffee3bb486f52c0c">STM32_MCO2PRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 27)</td></tr>
<tr class="separator:gac74c55a516dd0fffffee3bb486f52c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5f392ef3174dff531a8d203199081f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaba5f392ef3174dff531a8d203199081f">STM32_MCO2PRE_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 27)</td></tr>
<tr class="separator:gaba5f392ef3174dff531a8d203199081f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e5eafebad884f16c6bf865b07b64b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga04e5eafebad884f16c6bf865b07b64b1">STM32_MCO2PRE_DIV3</a>&#160;&#160;&#160;(5 &lt;&lt; 27)</td></tr>
<tr class="separator:ga04e5eafebad884f16c6bf865b07b64b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c7396d67497e5d84ec949dca248520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf1c7396d67497e5d84ec949dca248520">STM32_MCO2PRE_DIV4</a>&#160;&#160;&#160;(6 &lt;&lt; 27)</td></tr>
<tr class="separator:gaf1c7396d67497e5d84ec949dca248520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107d5b32f212fee69d3be7d7b51c3410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga107d5b32f212fee69d3be7d7b51c3410">STM32_MCO2PRE_DIV5</a>&#160;&#160;&#160;(7 &lt;&lt; 27)</td></tr>
<tr class="separator:ga107d5b32f212fee69d3be7d7b51c3410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad64a30716417496cc5c1fe86e4a3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7ad64a30716417496cc5c1fe86e4a3d4">STM32_MCO2SEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 30)</td></tr>
<tr class="separator:ga7ad64a30716417496cc5c1fe86e4a3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8344cb5f61736b164ad810d886649ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac8344cb5f61736b164ad810d886649ca">STM32_MCO2SEL_SYSCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 30)</td></tr>
<tr class="separator:gac8344cb5f61736b164ad810d886649ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b218eae7fb302bcdc962420ec1b4a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga8b218eae7fb302bcdc962420ec1b4a73">STM32_MCO2SEL_PLLI2S</a>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:ga8b218eae7fb302bcdc962420ec1b4a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6de16b70be0266bc6d76ad2f157e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacc6de16b70be0266bc6d76ad2f157e21">STM32_MCO2SEL_HSE</a>&#160;&#160;&#160;(2 &lt;&lt; 30)</td></tr>
<tr class="separator:gacc6de16b70be0266bc6d76ad2f157e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59c260790f17f130a1b1af980695082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf59c260790f17f130a1b1af980695082">STM32_MCO2SEL_PLL</a>&#160;&#160;&#160;(3 &lt;&lt; 30)</td></tr>
<tr class="separator:gaf59c260790f17f130a1b1af980695082"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_PLLI2SCFGR register bits definitions</h2></td></tr>
<tr class="memitem:gadc76bea9e62a1882b176a1e14292b69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gadc76bea9e62a1882b176a1e14292b69f">STM32_PLLI2SN_MASK</a>&#160;&#160;&#160;(511 &lt;&lt; 6)</td></tr>
<tr class="separator:gadc76bea9e62a1882b176a1e14292b69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4324b18a9b2c5d7ece3d88c3f5097df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf4324b18a9b2c5d7ece3d88c3f5097df">STM32_PLLI2SR_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 28)</td></tr>
<tr class="separator:gaf4324b18a9b2c5d7ece3d88c3f5097df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_BDCR register bits definitions</h2></td></tr>
<tr class="memitem:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga5ab9353b28c9eb66d0713d0d29170550">STM32_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebd50151baf59de1d9185874b85b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacebd50151baf59de1d9185874b85b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5132550f1ca29b308396261787a3700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:gac5132550f1ca29b308396261787a3700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration options</h2></td></tr>
<tr class="memitem:gaffb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaffb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gaffb519ca907542b6bff9104700c0009d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the PWR/RCC initialization in the HAL.  <a href="#gaffb519ca907542b6bff9104700c0009d">More...</a><br /></td></tr>
<tr class="separator:gaffb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the programmable voltage detector.  <a href="#gab70d9b5c3764aac6282d594d8f6a88ec">More...</a><br /></td></tr>
<tr class="separator:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a></td></tr>
<tr class="memdesc:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets voltage level for programmable voltage detector.  <a href="#ga6f4f9c19c6b1a1c3694278a542e3c60d">More...</a><br /></td></tr>
<tr class="separator:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc47be2589d2a861f2a7e94048d7035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga2fc47be2589d2a861f2a7e94048d7035">STM32_BKPRAM_ENABLE</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga2fc47be2589d2a861f2a7e94048d7035"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the backup RAM regulator.  <a href="#ga2fc47be2589d2a861f2a7e94048d7035">More...</a><br /></td></tr>
<tr class="separator:ga2fc47be2589d2a861f2a7e94048d7035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSI clock source.  <a href="#ga2044f0288f2c20b27d6eee1e1a1e6256">More...</a><br /></td></tr>
<tr class="separator:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga02b4e3e6222baab7ee448cbbb2273370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSI clock source.  <a href="#ga02b4e3e6222baab7ee448cbbb2273370">More...</a><br /></td></tr>
<tr class="separator:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSE clock source.  <a href="#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">More...</a><br /></td></tr>
<tr class="separator:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga05b49e91f478558d33b2b862718758fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSE clock source.  <a href="#ga05b49e91f478558d33b2b862718758fa">More...</a><br /></td></tr>
<tr class="separator:ga05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61440cd331858b31458b3ce72abf906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab61440cd331858b31458b3ce72abf906">STM32_CLOCK48_REQUIRED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:gab61440cd331858b31458b3ce72abf906"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB/SDIO clock setting.  <a href="#gab61440cd331858b31458b3ce72abf906">More...</a><br /></td></tr>
<tr class="separator:gab61440cd331858b31458b3ce72abf906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td></tr>
<tr class="memdesc:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock source selection.  <a href="#ga29204b81c265dd6e124fbcf12a2c8d6f">More...</a><br /></td></tr>
<tr class="separator:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a></td></tr>
<tr class="memdesc:ga811cfbd049f0ab00976def9593849d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source for the PLLs.  <a href="#ga811cfbd049f0ab00976def9593849d32">More...</a><br /></td></tr>
<tr class="separator:ga811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba56aaa8c0bd717ad217771ee8300c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gacba56aaa8c0bd717ad217771ee8300c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLM divider value.  <a href="#gacba56aaa8c0bd717ad217771ee8300c2">More...</a><br /></td></tr>
<tr class="separator:gacba56aaa8c0bd717ad217771ee8300c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a8bb439be9c6c643c7ab48f02ee662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a>&#160;&#160;&#160;336</td></tr>
<tr class="memdesc:ga42a8bb439be9c6c643c7ab48f02ee662"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLN multiplier value.  <a href="#ga42a8bb439be9c6c643c7ab48f02ee662">More...</a><br /></td></tr>
<tr class="separator:ga42a8bb439be9c6c643c7ab48f02ee662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2a10496ad437bb1bf6bf23892148e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0a2a10496ad437bb1bf6bf23892148e4">STM32_PLLP_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga0a2a10496ad437bb1bf6bf23892148e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLP divider value.  <a href="#ga0a2a10496ad437bb1bf6bf23892148e4">More...</a><br /></td></tr>
<tr class="separator:ga0a2a10496ad437bb1bf6bf23892148e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gadc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gadc27d1e2fcdedcb56fc15a41e5f43d91"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLQ multiplier value.  <a href="#gadc27d1e2fcdedcb56fc15a41e5f43d91">More...</a><br /></td></tr>
<tr class="separator:gadc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td></tr>
<tr class="memdesc:ga035ea0d8259c0f89306c6a7d344705f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler value.  <a href="#ga035ea0d8259c0f89306c6a7d344705f2">More...</a><br /></td></tr>
<tr class="separator:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a></td></tr>
<tr class="memdesc:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler value.  <a href="#ga5f9c3734d5d06c9ccd5214af5c78c4f8">More...</a><br /></td></tr>
<tr class="separator:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a></td></tr>
<tr class="memdesc:ga3670f3886d02bb3010016bbf0db0db83"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 prescaler value.  <a href="#ga3670f3886d02bb3010016bbf0db0db83">More...</a><br /></td></tr>
<tr class="separator:ga3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a></td></tr>
<tr class="memdesc:ga945eb1f70822303bd0191ef633e5eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock source.  <a href="#ga945eb1f70822303bd0191ef633e5eaca">More...</a><br /></td></tr>
<tr class="separator:ga945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea50a21db71009ebc7951180dc0d29ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaea50a21db71009ebc7951180dc0d29ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC HSE prescaler value.  <a href="#gaea50a21db71009ebc7951180dc0d29ea">More...</a><br /></td></tr>
<tr class="separator:gaea50a21db71009ebc7951180dc0d29ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f4dea2ca69a6afdc2a05593ddb4999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga66f4dea2ca69a6afdc2a05593ddb4999">STM32_MCO1SEL</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga93f4edcadf54e0bc4f4e3acd21ef5a44">STM32_MCO1SEL_HSI</a></td></tr>
<tr class="memdesc:ga66f4dea2ca69a6afdc2a05593ddb4999"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO1 clock source value.  <a href="#ga66f4dea2ca69a6afdc2a05593ddb4999">More...</a><br /></td></tr>
<tr class="separator:ga66f4dea2ca69a6afdc2a05593ddb4999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadb80a063dd3d4975ca3947a18ff995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeadb80a063dd3d4975ca3947a18ff995">STM32_MCO1PRE</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gaa0d3cf5f81a9cb3076b962693c5f1139">STM32_MCO1PRE_DIV1</a></td></tr>
<tr class="memdesc:gaeadb80a063dd3d4975ca3947a18ff995"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO1 prescaler value.  <a href="#gaeadb80a063dd3d4975ca3947a18ff995">More...</a><br /></td></tr>
<tr class="separator:gaeadb80a063dd3d4975ca3947a18ff995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1164056ea271b26c923140f69ace87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gada1164056ea271b26c923140f69ace87">STM32_MCO2SEL</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gac8344cb5f61736b164ad810d886649ca">STM32_MCO2SEL_SYSCLK</a></td></tr>
<tr class="memdesc:gada1164056ea271b26c923140f69ace87"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO2 clock source value.  <a href="#gada1164056ea271b26c923140f69ace87">More...</a><br /></td></tr>
<tr class="separator:gada1164056ea271b26c923140f69ace87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7625378f7bf7e1a50a58739742839619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7625378f7bf7e1a50a58739742839619">STM32_MCO2PRE</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga107d5b32f212fee69d3be7d7b51c3410">STM32_MCO2PRE_DIV5</a></td></tr>
<tr class="memdesc:ga7625378f7bf7e1a50a58739742839619"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO2 prescaler value.  <a href="#ga7625378f7bf7e1a50a58739742839619">More...</a><br /></td></tr>
<tr class="separator:ga7625378f7bf7e1a50a58739742839619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54203015c2973969adee1dd719010d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga54203015c2973969adee1dd719010d3a">STM32_I2SSRC</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga9c77a0b0d7277366278f6394b63ec82b">STM32_I2SSRC_CKIN</a></td></tr>
<tr class="memdesc:ga54203015c2973969adee1dd719010d3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock source.  <a href="#ga54203015c2973969adee1dd719010d3a">More...</a><br /></td></tr>
<tr class="separator:ga54203015c2973969adee1dd719010d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2179285dbf70d5d5a370c3353737813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a>&#160;&#160;&#160;192</td></tr>
<tr class="memdesc:gaa2179285dbf70d5d5a370c3353737813"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2SN multiplier value.  <a href="#gaa2179285dbf70d5d5a370c3353737813">More...</a><br /></td></tr>
<tr class="separator:gaa2179285dbf70d5d5a370c3353737813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6385bafac509e5ef0926a722fc54adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gaa6385bafac509e5ef0926a722fc54adb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2SR multiplier value.  <a href="#gaa6385bafac509e5ef0926a722fc54adb">More...</a><br /></td></tr>
<tr class="separator:gaa6385bafac509e5ef0926a722fc54adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33922bdd7e2781286b82d9e778c98b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga33922bdd7e2781286b82d9e778c98b3f">STM32_PLLSAIQ_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga33922bdd7e2781286b82d9e778c98b3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLSAIQ value.  <a href="#ga33922bdd7e2781286b82d9e778c98b3f">More...</a><br /></td></tr>
<tr class="separator:ga33922bdd7e2781286b82d9e778c98b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad1367e1eb26c3a6df6a358f44ce98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gadad1367e1eb26c3a6df6a358f44ce98e">STM32_PLLSAIN_VALUE</a>&#160;&#160;&#160;120</td></tr>
<tr class="memdesc:gadad1367e1eb26c3a6df6a358f44ce98e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLSAIQ value.  <a href="#gadad1367e1eb26c3a6df6a358f44ce98e">More...</a><br /></td></tr>
<tr class="separator:gadad1367e1eb26c3a6df6a358f44ce98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af6595a246fb86838a9c212d2451f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0af6595a246fb86838a9c212d2451f23">STM32_PLLSAIR_VALUE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga0af6595a246fb86838a9c212d2451f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLSAIQ value.  <a href="#ga0af6595a246fb86838a9c212d2451f23">More...</a><br /></td></tr>
<tr class="separator:ga0af6595a246fb86838a9c212d2451f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
STM32F4xx/STM32F2xx capabilities</h2></td></tr>
<tr class="memitem:ga7a6eae73e4939d26e59263e7c2db9b90"><td class="memItemLeft" align="right" valign="top"><a id="ga7a6eae73e4939d26e59263e7c2db9b90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_HANDLER</b>&#160;&#160;&#160;Vector88</td></tr>
<tr class="separator:ga7a6eae73e4939d26e59263e7c2db9b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbf36326707ec464267df0493791366"><td class="memItemLeft" align="right" valign="top"><a id="ga9fbf36326707ec464267df0493791366"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_NUMBER</b>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga9fbf36326707ec464267df0493791366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1208eea17089173b70faf472a88dd3d"><td class="memItemLeft" align="right" valign="top"><a id="gab1208eea17089173b70faf472a88dd3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gab1208eea17089173b70faf472a88dd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71edded710fc37bc21a31886e1add746"><td class="memItemLeft" align="right" valign="top"><a id="ga71edded710fc37bc21a31886e1add746"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_MSK</b></td></tr>
<tr class="separator:ga71edded710fc37bc21a31886e1add746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43377444c1617389fd821f235dcbb30"><td class="memItemLeft" align="right" valign="top"><a id="gad43377444c1617389fd821f235dcbb30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad43377444c1617389fd821f235dcbb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548f9c7f195691c289796d89744cdd38"><td class="memItemLeft" align="right" valign="top"><a id="ga548f9c7f195691c289796d89744cdd38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga548f9c7f195691c289796d89744cdd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15919ea4a7a31dc58ba99ea34810ebec"><td class="memItemLeft" align="right" valign="top"><a id="ga15919ea4a7a31dc58ba99ea34810ebec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_DMA_MSK</b></td></tr>
<tr class="separator:ga15919ea4a7a31dc58ba99ea34810ebec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca000d0fbf93529aa38a8cb0272c9d"><td class="memItemLeft" align="right" valign="top"><a id="gaafca000d0fbf93529aa38a8cb0272c9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_DMA_CHN</b>&#160;&#160;&#160;0x00001100</td></tr>
<tr class="separator:gaafca000d0fbf93529aa38a8cb0272c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memItemLeft" align="right" valign="top"><a id="gab3de869404ade8e368d79b3c58e1c9d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC3</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7588866df4628b66577f758fe81b6e76"><td class="memItemLeft" align="right" valign="top"><a id="ga7588866df4628b66577f758fe81b6e76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_DMA_MSK</b></td></tr>
<tr class="separator:ga7588866df4628b66577f758fe81b6e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89aad4a9419df350b58f5df05604526"><td class="memItemLeft" align="right" valign="top"><a id="gac89aad4a9419df350b58f5df05604526"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_DMA_CHN</b>&#160;&#160;&#160;0x00000022</td></tr>
<tr class="separator:gac89aad4a9419df350b58f5df05604526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memItemLeft" align="right" valign="top"><a id="gac2c5c3c7170a03474b4ebf4f3406a423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC4</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410165fc089792c6bc93b6ed283e7871"><td class="memItemLeft" align="right" valign="top"><a id="ga410165fc089792c6bc93b6ed283e7871"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDADC1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga410165fc089792c6bc93b6ed283e7871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1fa2a5fa7a25d508c2c324c7fa0636"><td class="memItemLeft" align="right" valign="top"><a id="ga6c1fa2a5fa7a25d508c2c324c7fa0636"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDADC2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga6c1fa2a5fa7a25d508c2c324c7fa0636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf04b0427e726216057cc4f2cf45f61"><td class="memItemLeft" align="right" valign="top"><a id="ga0cf04b0427e726216057cc4f2cf45f61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDADC3</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga0cf04b0427e726216057cc4f2cf45f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memItemLeft" align="right" valign="top"><a id="ga5ee2b7404d0e260f4af0a3f92be071b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memItemLeft" align="right" valign="top"><a id="ga40b27b4f75370cc76a2d6b36c7531e3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085f61b246ab3263225f86401203802c"><td class="memItemLeft" align="right" valign="top"><a id="ga085f61b246ab3263225f86401203802c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CAN_MAX_FILTERS</b>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga085f61b246ab3263225f86401203802c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e556e2ee966c917fb2c76e8ed022b3"><td class="memItemLeft" align="right" valign="top"><a id="ga83e556e2ee966c917fb2c76e8ed022b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC1_CH1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga83e556e2ee966c917fb2c76e8ed022b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b94350ab2ac7aecce8ec31448110934"><td class="memItemLeft" align="right" valign="top"><a id="ga4b94350ab2ac7aecce8ec31448110934"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC1_CH1_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5))</td></tr>
<tr class="separator:ga4b94350ab2ac7aecce8ec31448110934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa7d7ba197c8a5e134155e7260cfb50"><td class="memItemLeft" align="right" valign="top"><a id="ga6fa7d7ba197c8a5e134155e7260cfb50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC1_CH1_DMA_CHN</b>&#160;&#160;&#160;0x00700000</td></tr>
<tr class="separator:ga6fa7d7ba197c8a5e134155e7260cfb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33ed95cd1c291eb807ffbbc2bbbb070"><td class="memItemLeft" align="right" valign="top"><a id="gaf33ed95cd1c291eb807ffbbc2bbbb070"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC1_CH2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaf33ed95cd1c291eb807ffbbc2bbbb070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e49018279b702570cb7d73fc21e3303"><td class="memItemLeft" align="right" valign="top"><a id="ga2e49018279b702570cb7d73fc21e3303"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC1_CH2_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6))</td></tr>
<tr class="separator:ga2e49018279b702570cb7d73fc21e3303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376de1e410f31f20ba7c857b78cec41c"><td class="memItemLeft" align="right" valign="top"><a id="ga376de1e410f31f20ba7c857b78cec41c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC1_CH2_DMA_CHN</b>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:ga376de1e410f31f20ba7c857b78cec41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812746594f41644599dc6cb5f103fa81"><td class="memItemLeft" align="right" valign="top"><a id="ga812746594f41644599dc6cb5f103fa81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC2_CH1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga812746594f41644599dc6cb5f103fa81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2331b5f2a317537d508ba97e57c618d5"><td class="memItemLeft" align="right" valign="top"><a id="ga2331b5f2a317537d508ba97e57c618d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC2_CH2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga2331b5f2a317537d508ba97e57c618d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5809d7497340794caa195dbaa3b16825"><td class="memItemLeft" align="right" valign="top"><a id="ga5809d7497340794caa195dbaa3b16825"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADVANCED_DMA</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga5809d7497340794caa195dbaa3b16825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17407577063a9f30fe4f87d12e2e1ac6"><td class="memItemLeft" align="right" valign="top"><a id="ga17407577063a9f30fe4f87d12e2e1ac6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CACHE_HANDLING</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga17407577063a9f30fe4f87d12e2e1ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memItemLeft" align="right" valign="top"><a id="gaa4f4745d468d39770f1c9e0f7bc14da5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c87569efa50851357d53cff6645048e"><td class="memItemLeft" align="right" valign="top"><a id="ga5c87569efa50851357d53cff6645048e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH0_HANDLER</b>&#160;&#160;&#160;Vector6C</td></tr>
<tr class="separator:ga5c87569efa50851357d53cff6645048e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e24a922c7c186c89274e7bd1884eb06"><td class="memItemLeft" align="right" valign="top"><a id="ga0e24a922c7c186c89274e7bd1884eb06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH1_HANDLER</b>&#160;&#160;&#160;Vector70</td></tr>
<tr class="separator:ga0e24a922c7c186c89274e7bd1884eb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae083a581a3e737c6aef639fd82a4d711"><td class="memItemLeft" align="right" valign="top"><a id="gae083a581a3e737c6aef639fd82a4d711"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH2_HANDLER</b>&#160;&#160;&#160;Vector74</td></tr>
<tr class="separator:gae083a581a3e737c6aef639fd82a4d711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4d89d8eb7be04699ad94c2ef5d97de"><td class="memItemLeft" align="right" valign="top"><a id="ga4d4d89d8eb7be04699ad94c2ef5d97de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH3_HANDLER</b>&#160;&#160;&#160;Vector78</td></tr>
<tr class="separator:ga4d4d89d8eb7be04699ad94c2ef5d97de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34942c92bbf949169acab348d62a648"><td class="memItemLeft" align="right" valign="top"><a id="gaa34942c92bbf949169acab348d62a648"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH4_HANDLER</b>&#160;&#160;&#160;Vector7C</td></tr>
<tr class="separator:gaa34942c92bbf949169acab348d62a648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d19c345488a89b319e738d63cdc1030"><td class="memItemLeft" align="right" valign="top"><a id="ga1d19c345488a89b319e738d63cdc1030"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH5_HANDLER</b>&#160;&#160;&#160;Vector80</td></tr>
<tr class="separator:ga1d19c345488a89b319e738d63cdc1030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35903e28eb6dc88b8419d5537be67a33"><td class="memItemLeft" align="right" valign="top"><a id="ga35903e28eb6dc88b8419d5537be67a33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH6_HANDLER</b>&#160;&#160;&#160;Vector84</td></tr>
<tr class="separator:ga35903e28eb6dc88b8419d5537be67a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9568380622137f26f3baf3ce541b2b49"><td class="memItemLeft" align="right" valign="top"><a id="ga9568380622137f26f3baf3ce541b2b49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH7_HANDLER</b>&#160;&#160;&#160;VectorFC</td></tr>
<tr class="separator:ga9568380622137f26f3baf3ce541b2b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73242184620c1f9279399b3909775b91"><td class="memItemLeft" align="right" valign="top"><a id="ga73242184620c1f9279399b3909775b91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH0_NUMBER</b>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga73242184620c1f9279399b3909775b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf23886a7f01c632f4181b8b2eb3f3d"><td class="memItemLeft" align="right" valign="top"><a id="ga2cf23886a7f01c632f4181b8b2eb3f3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH1_NUMBER</b>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga2cf23886a7f01c632f4181b8b2eb3f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0486dd031b365f9fb17365abae90a1c1"><td class="memItemLeft" align="right" valign="top"><a id="ga0486dd031b365f9fb17365abae90a1c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH2_NUMBER</b>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga0486dd031b365f9fb17365abae90a1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0297e0c9d5eb46b26ceeca1c7158a38"><td class="memItemLeft" align="right" valign="top"><a id="gaa0297e0c9d5eb46b26ceeca1c7158a38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH3_NUMBER</b>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaa0297e0c9d5eb46b26ceeca1c7158a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f4f70eac1cc4c18be7902bc5ea2a84"><td class="memItemLeft" align="right" valign="top"><a id="ga88f4f70eac1cc4c18be7902bc5ea2a84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH4_NUMBER</b>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga88f4f70eac1cc4c18be7902bc5ea2a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7165963b4b2c03842461b88a2e45bd"><td class="memItemLeft" align="right" valign="top"><a id="ga9f7165963b4b2c03842461b88a2e45bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH5_NUMBER</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga9f7165963b4b2c03842461b88a2e45bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada963c4febb08b722ee916336e716683"><td class="memItemLeft" align="right" valign="top"><a id="gada963c4febb08b722ee916336e716683"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH6_NUMBER</b>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gada963c4febb08b722ee916336e716683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b31590d269be996ac38315fdf3a78a"><td class="memItemLeft" align="right" valign="top"><a id="ga48b31590d269be996ac38315fdf3a78a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH7_NUMBER</b>&#160;&#160;&#160;47</td></tr>
<tr class="separator:ga48b31590d269be996ac38315fdf3a78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memItemLeft" align="right" valign="top"><a id="gabbf382c9c2ad7fb7d6e7403a3bf2beb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf05352c76ee0328305451dbc450607eb"><td class="memItemLeft" align="right" valign="top"><a id="gaf05352c76ee0328305451dbc450607eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH0_HANDLER</b>&#160;&#160;&#160;Vector120</td></tr>
<tr class="separator:gaf05352c76ee0328305451dbc450607eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaafe8732e50e22a99a179543ef3c6c"><td class="memItemLeft" align="right" valign="top"><a id="gaeaaafe8732e50e22a99a179543ef3c6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH1_HANDLER</b>&#160;&#160;&#160;Vector124</td></tr>
<tr class="separator:gaeaaafe8732e50e22a99a179543ef3c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e61c9231006be8709a66d879e3cd48"><td class="memItemLeft" align="right" valign="top"><a id="ga83e61c9231006be8709a66d879e3cd48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH2_HANDLER</b>&#160;&#160;&#160;Vector128</td></tr>
<tr class="separator:ga83e61c9231006be8709a66d879e3cd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga123f9b18532f70d4a439fa6100f70f2c"><td class="memItemLeft" align="right" valign="top"><a id="ga123f9b18532f70d4a439fa6100f70f2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH3_HANDLER</b>&#160;&#160;&#160;Vector12C</td></tr>
<tr class="separator:ga123f9b18532f70d4a439fa6100f70f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975baf308e4ccfb42dbb48adac7c8d8f"><td class="memItemLeft" align="right" valign="top"><a id="ga975baf308e4ccfb42dbb48adac7c8d8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH4_HANDLER</b>&#160;&#160;&#160;Vector130</td></tr>
<tr class="separator:ga975baf308e4ccfb42dbb48adac7c8d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2089848e17dd42c7a76fa9c26690f703"><td class="memItemLeft" align="right" valign="top"><a id="ga2089848e17dd42c7a76fa9c26690f703"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH5_HANDLER</b>&#160;&#160;&#160;Vector150</td></tr>
<tr class="separator:ga2089848e17dd42c7a76fa9c26690f703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dcc7b96c1f5e813c14271d7eba1f10d"><td class="memItemLeft" align="right" valign="top"><a id="ga5dcc7b96c1f5e813c14271d7eba1f10d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH6_HANDLER</b>&#160;&#160;&#160;Vector154</td></tr>
<tr class="separator:ga5dcc7b96c1f5e813c14271d7eba1f10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92606b2743c1c0ab5d325e49d66f3686"><td class="memItemLeft" align="right" valign="top"><a id="ga92606b2743c1c0ab5d325e49d66f3686"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH7_HANDLER</b>&#160;&#160;&#160;Vector158</td></tr>
<tr class="separator:ga92606b2743c1c0ab5d325e49d66f3686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4ab87ea53e0dec0cad41855a67e7e9"><td class="memItemLeft" align="right" valign="top"><a id="ga9c4ab87ea53e0dec0cad41855a67e7e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH0_NUMBER</b>&#160;&#160;&#160;56</td></tr>
<tr class="separator:ga9c4ab87ea53e0dec0cad41855a67e7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f78558f4decedc94e7901fa3838e442"><td class="memItemLeft" align="right" valign="top"><a id="ga8f78558f4decedc94e7901fa3838e442"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH1_NUMBER</b>&#160;&#160;&#160;57</td></tr>
<tr class="separator:ga8f78558f4decedc94e7901fa3838e442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427997d57da2325e7d16834f1a9e18d2"><td class="memItemLeft" align="right" valign="top"><a id="ga427997d57da2325e7d16834f1a9e18d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH2_NUMBER</b>&#160;&#160;&#160;58</td></tr>
<tr class="separator:ga427997d57da2325e7d16834f1a9e18d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2057f3812cbdafb6274e61f5f93b404"><td class="memItemLeft" align="right" valign="top"><a id="gae2057f3812cbdafb6274e61f5f93b404"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH3_NUMBER</b>&#160;&#160;&#160;59</td></tr>
<tr class="separator:gae2057f3812cbdafb6274e61f5f93b404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45a52f5b93cd129eec18233ac2aae90"><td class="memItemLeft" align="right" valign="top"><a id="gae45a52f5b93cd129eec18233ac2aae90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH4_NUMBER</b>&#160;&#160;&#160;60</td></tr>
<tr class="separator:gae45a52f5b93cd129eec18233ac2aae90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa813ea728281220c254698a27e92e169"><td class="memItemLeft" align="right" valign="top"><a id="gaa813ea728281220c254698a27e92e169"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH5_NUMBER</b>&#160;&#160;&#160;68</td></tr>
<tr class="separator:gaa813ea728281220c254698a27e92e169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a06dca03779cdfb86da657c28b8dd48"><td class="memItemLeft" align="right" valign="top"><a id="ga3a06dca03779cdfb86da657c28b8dd48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH6_NUMBER</b>&#160;&#160;&#160;69</td></tr>
<tr class="separator:ga3a06dca03779cdfb86da657c28b8dd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0ffc78d28ebc41a8c398937cbd1207"><td class="memItemLeft" align="right" valign="top"><a id="gaee0ffc78d28ebc41a8c398937cbd1207"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH7_NUMBER</b>&#160;&#160;&#160;70</td></tr>
<tr class="separator:gaee0ffc78d28ebc41a8c398937cbd1207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587c3ada668c63f20e960a15add23a0f"><td class="memItemLeft" align="right" valign="top"><a id="ga587c3ada668c63f20e960a15add23a0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ETH</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga587c3ada668c63f20e960a15add23a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4fe26c3298d8b1084b9ee887a8e7a8e"><td class="memItemLeft" align="right" valign="top"><a id="gae4fe26c3298d8b1084b9ee887a8e7a8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ETH_HANDLER</b>&#160;&#160;&#160;Vector134</td></tr>
<tr class="separator:gae4fe26c3298d8b1084b9ee887a8e7a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93772fbb80901e97a690c16963feb8c3"><td class="memItemLeft" align="right" valign="top"><a id="ga93772fbb80901e97a690c16963feb8c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ETH_NUMBER</b>&#160;&#160;&#160;61</td></tr>
<tr class="separator:ga93772fbb80901e97a690c16963feb8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef635dbfdd2761d8ca83e8b346fffb3"><td class="memItemLeft" align="right" valign="top"><a id="gabef635dbfdd2761d8ca83e8b346fffb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_EXTI_NUM_LINES</b>&#160;&#160;&#160;23</td></tr>
<tr class="separator:gabef635dbfdd2761d8ca83e8b346fffb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d8ad4b14ed0c6517f768d3445dbd22"><td class="memItemLeft" align="right" valign="top"><a id="ga89d8ad4b14ed0c6517f768d3445dbd22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_EXTI_IMR_MASK</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga89d8ad4b14ed0c6517f768d3445dbd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e41072d3c01179c395d21024a4f98c"><td class="memItemLeft" align="right" valign="top"><a id="ga89e41072d3c01179c395d21024a4f98c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOA</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga89e41072d3c01179c395d21024a4f98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memItemLeft" align="right" valign="top"><a id="ga569f5f474d9db265489bb5d16c6d86d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOB</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545c4983515bc851e0d64c645922db14"><td class="memItemLeft" align="right" valign="top"><a id="ga545c4983515bc851e0d64c645922db14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOC</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga545c4983515bc851e0d64c645922db14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067361045c6793814ee04a161349d2f8"><td class="memItemLeft" align="right" valign="top"><a id="ga067361045c6793814ee04a161349d2f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOD</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga067361045c6793814ee04a161349d2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memItemLeft" align="right" valign="top"><a id="ga8ba1d20bdc888f7be09a606e64f13f1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOE</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memItemLeft" align="right" valign="top"><a id="ga14bf6f3ce576d85c804bc7ebe492e628"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOH</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memItemLeft" align="right" valign="top"><a id="ga48c63e7b96dc23fd21a44b8427f5c050"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOF</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memItemLeft" align="right" valign="top"><a id="ga181ef17dbaae3c03581dcf291115f5e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOG</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memItemLeft" align="right" valign="top"><a id="gaf23d5e4bea552cd627d39c5a9ff9b381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOI</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcf829dd884e40ece89f7fcbbffec87f"><td class="memItemLeft" align="right" valign="top"><a id="gadcf829dd884e40ece89f7fcbbffec87f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOJ</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gadcf829dd884e40ece89f7fcbbffec87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab49705c57a81452c6d291f7267d017a3"><td class="memItemLeft" align="right" valign="top"><a id="gab49705c57a81452c6d291f7267d017a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOK</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gab49705c57a81452c6d291f7267d017a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3ea40cd076143afeca541d1716a699"><td class="memItemLeft" align="right" valign="top"><a id="ga9b3ea40cd076143afeca541d1716a699"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPIO_EN_MASK</b></td></tr>
<tr class="separator:ga9b3ea40cd076143afeca541d1716a699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memItemLeft" align="right" valign="top"><a id="gaf9b78d5f6742c2883c01203d0c81033c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memItemLeft" align="right" valign="top"><a id="gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_MSK</b></td></tr>
<tr class="separator:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a62c8317fb8afaccfedbe051347e719"><td class="memItemLeft" align="right" valign="top"><a id="ga7a62c8317fb8afaccfedbe051347e719"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00100001</td></tr>
<tr class="separator:ga7a62c8317fb8afaccfedbe051347e719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac379bea085da73baeee21f5dca18a78e"><td class="memItemLeft" align="right" valign="top"><a id="gac379bea085da73baeee21f5dca18a78e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_MSK</b></td></tr>
<tr class="separator:gac379bea085da73baeee21f5dca18a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae747a12c05543c3dac86453c4c0faf6c"><td class="memItemLeft" align="right" valign="top"><a id="gae747a12c05543c3dac86453c4c0faf6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_CHN</b>&#160;&#160;&#160;0x11000000</td></tr>
<tr class="separator:gae747a12c05543c3dac86453c4c0faf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memItemLeft" align="right" valign="top"><a id="ga37b5e7c1acccbdb698f7891866c62d85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memItemLeft" align="right" valign="top"><a id="ga027aa3e63cb3329ebeca6d169e53c25d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memItemLeft" align="right" valign="top"><a id="ga2157ab83a984d5f982e79e1f630f74c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00007700</td></tr>
<tr class="separator:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memItemLeft" align="right" valign="top"><a id="ga3f49cd2843fafa2d314c0b23ebe505c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7)</td></tr>
<tr class="separator:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memItemLeft" align="right" valign="top"><a id="ga03d2a4149fd25cdd9e5cc4401796f144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_CHN</b>&#160;&#160;&#160;0x70000000</td></tr>
<tr class="separator:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e29988ca4e9912527e6e230d94845fe"><td class="memItemLeft" align="right" valign="top"><a id="ga9e29988ca4e9912527e6e230d94845fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C3</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga9e29988ca4e9912527e6e230d94845fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442030b5ca73c1de5fc805a7bb154ba6"><td class="memItemLeft" align="right" valign="top"><a id="ga442030b5ca73c1de5fc805a7bb154ba6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2)</td></tr>
<tr class="separator:ga442030b5ca73c1de5fc805a7bb154ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff983ff1e79b8a8e728c7ab7b2e8c655"><td class="memItemLeft" align="right" valign="top"><a id="gaff983ff1e79b8a8e728c7ab7b2e8c655"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:gaff983ff1e79b8a8e728c7ab7b2e8c655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f2af9d76decaca0fea5fcacec42f21"><td class="memItemLeft" align="right" valign="top"><a id="ga02f2af9d76decaca0fea5fcacec42f21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4)</td></tr>
<tr class="separator:ga02f2af9d76decaca0fea5fcacec42f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedd78077a50085638a94ea604b69739"><td class="memItemLeft" align="right" valign="top"><a id="gafedd78077a50085638a94ea604b69739"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00030000</td></tr>
<tr class="separator:gafedd78077a50085638a94ea604b69739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e4cc55a268d41a6e2c7c9718940982"><td class="memItemLeft" align="right" valign="top"><a id="ga16e4cc55a268d41a6e2c7c9718940982"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C4</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga16e4cc55a268d41a6e2c7c9718940982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memItemLeft" align="right" valign="top"><a id="ga97b77edf0b12b64239d949af4e1bc71d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_RTC</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memItemLeft" align="right" valign="top"><a id="ga23795d4944b3fe5363b8e00d160f5dad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_SUBSECONDS</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f133c33352d6bc30844d4bce9f97b40"><td class="memItemLeft" align="right" valign="top"><a id="ga8f133c33352d6bc30844d4bce9f97b40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_PERIODIC_WAKEUPS</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga8f133c33352d6bc30844d4bce9f97b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461d09e64eb635505dc5b88a400ac338"><td class="memItemLeft" align="right" valign="top"><a id="ga461d09e64eb635505dc5b88a400ac338"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_NUM_ALARMS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga461d09e64eb635505dc5b88a400ac338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5d7db384642867bec184e6a377d704d"><td class="memItemLeft" align="right" valign="top"><a id="gac5d7db384642867bec184e6a377d704d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_INTERRUPTS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gac5d7db384642867bec184e6a377d704d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30017168af7fc40f77935cd27b7b5081"><td class="memItemLeft" align="right" valign="top"><a id="ga30017168af7fc40f77935cd27b7b5081"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDIO</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga30017168af7fc40f77935cd27b7b5081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c9d73599b535befafb7c6b3fd0c6f8"><td class="memItemLeft" align="right" valign="top"><a id="ga39c9d73599b535befafb7c6b3fd0c6f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDC_SDIO_DMA_MSK</b></td></tr>
<tr class="separator:ga39c9d73599b535befafb7c6b3fd0c6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666b3fcfabc1562ea49daaaf903de4ea"><td class="memItemLeft" align="right" valign="top"><a id="ga666b3fcfabc1562ea49daaaf903de4ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDC_SDIO_DMA_CHN</b>&#160;&#160;&#160;0x04004000</td></tr>
<tr class="separator:ga666b3fcfabc1562ea49daaaf903de4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memItemLeft" align="right" valign="top"><a id="ga955d2ca74d5ddc3cdf0803fc0d241263"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbab079fdabbdb0862c8645a329b2ef"><td class="memItemLeft" align="right" valign="top"><a id="gaedbab079fdabbdb0862c8645a329b2ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_SUPPORTS_I2S</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaedbab079fdabbdb0862c8645a329b2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663c3bda637d50d5af455c251795fc01"><td class="memItemLeft" align="right" valign="top"><a id="ga663c3bda637d50d5af455c251795fc01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga663c3bda637d50d5af455c251795fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memItemLeft" align="right" valign="top"><a id="ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000303</td></tr>
<tr class="separator:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memItemLeft" align="right" valign="top"><a id="gaa4abfab19432ae21d2eaf5ef95cda390"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_MSK</b></td></tr>
<tr class="separator:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebccffc66bad32e658bdd39e91f1504a"><td class="memItemLeft" align="right" valign="top"><a id="gaebccffc66bad32e658bdd39e91f1504a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00303000</td></tr>
<tr class="separator:gaebccffc66bad32e658bdd39e91f1504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memItemLeft" align="right" valign="top"><a id="gac7ff43baee0fffd8d1fef19cf6ecb215"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea4e6f2063db683a0116de7f8a01226"><td class="memItemLeft" align="right" valign="top"><a id="ga4ea4e6f2063db683a0116de7f8a01226"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_SUPPORTS_I2S</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga4ea4e6f2063db683a0116de7f8a01226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ef8480897907d0a7879a897f1ded16"><td class="memItemLeft" align="right" valign="top"><a id="ga13ef8480897907d0a7879a897f1ded16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_I2S_FULLDUPLEX</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga13ef8480897907d0a7879a897f1ded16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memItemLeft" align="right" valign="top"><a id="gad683aa4cbe32fc8cdba780cc35ba5562"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3)</td></tr>
<tr class="separator:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memItemLeft" align="right" valign="top"><a id="ga9be22a3e33db62cc63edf43eef3f45cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memItemLeft" align="right" valign="top"><a id="ga220e99f5ed71b0e46fb7f32c4c6948c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4)</td></tr>
<tr class="separator:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memItemLeft" align="right" valign="top"><a id="gaf6ce95d5bc89a6b76c8703fe37a22b04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b316103a0b5a297f1da42d1705eb151"><td class="memItemLeft" align="right" valign="top"><a id="ga1b316103a0b5a297f1da42d1705eb151"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI3</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga1b316103a0b5a297f1da42d1705eb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8883481e32c93cf75e835298ad793685"><td class="memItemLeft" align="right" valign="top"><a id="ga8883481e32c93cf75e835298ad793685"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_SUPPORTS_I2S</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga8883481e32c93cf75e835298ad793685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498bfdb81e26363369d79a73f91838e0"><td class="memItemLeft" align="right" valign="top"><a id="ga498bfdb81e26363369d79a73f91838e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_I2S_FULLDUPLEX</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga498bfdb81e26363369d79a73f91838e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b102f1e4f079d0781681226dc97144"><td class="memItemLeft" align="right" valign="top"><a id="gab8b102f1e4f079d0781681226dc97144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_MSK</b></td></tr>
<tr class="separator:gab8b102f1e4f079d0781681226dc97144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b153a0f6496cb029a61fa172e0b436"><td class="memItemLeft" align="right" valign="top"><a id="ga18b153a0f6496cb029a61fa172e0b436"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga18b153a0f6496cb029a61fa172e0b436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dba2cb110becee61dca6d73693bc328"><td class="memItemLeft" align="right" valign="top"><a id="ga9dba2cb110becee61dca6d73693bc328"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_MSK</b></td></tr>
<tr class="separator:ga9dba2cb110becee61dca6d73693bc328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memItemLeft" align="right" valign="top"><a id="ga35beb58af69ca5fb1ea466adcb84e1ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bae92edb94559d32045c67229c49bbb"><td class="memItemLeft" align="right" valign="top"><a id="ga7bae92edb94559d32045c67229c49bbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI4</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga7bae92edb94559d32045c67229c49bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d1d82262e142e73d1739596ab169e3"><td class="memItemLeft" align="right" valign="top"><a id="ga94d1d82262e142e73d1739596ab169e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI4_SUPPORTS_I2S</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga94d1d82262e142e73d1739596ab169e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4862a4c58feaeb625dc10224a9595b1"><td class="memItemLeft" align="right" valign="top"><a id="gaf4862a4c58feaeb625dc10224a9595b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI4_RX_DMA_MSK</b></td></tr>
<tr class="separator:gaf4862a4c58feaeb625dc10224a9595b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad92fbb623752b33e3cb19eb6040064b"><td class="memItemLeft" align="right" valign="top"><a id="gaad92fbb623752b33e3cb19eb6040064b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI4_RX_DMA_CHN</b>&#160;&#160;&#160;0x00005004</td></tr>
<tr class="separator:gaad92fbb623752b33e3cb19eb6040064b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd1bfa6d7fadda9c5e0bb3070f838dc"><td class="memItemLeft" align="right" valign="top"><a id="ga5dd1bfa6d7fadda9c5e0bb3070f838dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI4_TX_DMA_MSK</b></td></tr>
<tr class="separator:ga5dd1bfa6d7fadda9c5e0bb3070f838dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d4fc149705f8eafee66f079a69f463"><td class="memItemLeft" align="right" valign="top"><a id="ga98d4fc149705f8eafee66f079a69f463"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI4_TX_DMA_CHN</b>&#160;&#160;&#160;0x00050040</td></tr>
<tr class="separator:ga98d4fc149705f8eafee66f079a69f463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad087396a6fe09aa836f879260417caff"><td class="memItemLeft" align="right" valign="top"><a id="gad087396a6fe09aa836f879260417caff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI5</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gad087396a6fe09aa836f879260417caff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264b040b9cdc5a0046feb914101d554f"><td class="memItemLeft" align="right" valign="top"><a id="ga264b040b9cdc5a0046feb914101d554f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI5_SUPPORTS_I2S</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga264b040b9cdc5a0046feb914101d554f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0fadceb721dccfd7c45de482baf66c"><td class="memItemLeft" align="right" valign="top"><a id="ga8c0fadceb721dccfd7c45de482baf66c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI5_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga8c0fadceb721dccfd7c45de482baf66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa60256f76066f69691b5324321f74b51"><td class="memItemLeft" align="right" valign="top"><a id="gaa60256f76066f69691b5324321f74b51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI5_RX_DMA_CHN</b>&#160;&#160;&#160;0x00702000</td></tr>
<tr class="separator:gaa60256f76066f69691b5324321f74b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26aeb3bb05b605e722af256e08b87e51"><td class="memItemLeft" align="right" valign="top"><a id="ga26aeb3bb05b605e722af256e08b87e51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI5_TX_DMA_MSK</b></td></tr>
<tr class="separator:ga26aeb3bb05b605e722af256e08b87e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949ef2b7e9e094181845abb18378bef9"><td class="memItemLeft" align="right" valign="top"><a id="ga949ef2b7e9e094181845abb18378bef9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI5_TX_DMA_CHN</b>&#160;&#160;&#160;0x07020000</td></tr>
<tr class="separator:ga949ef2b7e9e094181845abb18378bef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dbb4b73fccda662f4bec251936e545"><td class="memItemLeft" align="right" valign="top"><a id="ga42dbb4b73fccda662f4bec251936e545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI6</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga42dbb4b73fccda662f4bec251936e545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1cf7958b3df09cb22a5d070a84be86"><td class="memItemLeft" align="right" valign="top"><a id="ga2b1cf7958b3df09cb22a5d070a84be86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI6_SUPPORTS_I2S</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga2b1cf7958b3df09cb22a5d070a84be86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee0edbadecac12c4730e569e4ecc5ab"><td class="memItemLeft" align="right" valign="top"><a id="gabee0edbadecac12c4730e569e4ecc5ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI6_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 6))</td></tr>
<tr class="separator:gabee0edbadecac12c4730e569e4ecc5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e49adca8e036581a0d5649ad951227"><td class="memItemLeft" align="right" valign="top"><a id="gae3e49adca8e036581a0d5649ad951227"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI6_RX_DMA_CHN</b>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:gae3e49adca8e036581a0d5649ad951227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02639407612a3357c8d0f0c77417944"><td class="memItemLeft" align="right" valign="top"><a id="gad02639407612a3357c8d0f0c77417944"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI6_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 5))</td></tr>
<tr class="separator:gad02639407612a3357c8d0f0c77417944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862cb437bbe1448441070ee14868fba8"><td class="memItemLeft" align="right" valign="top"><a id="ga862cb437bbe1448441070ee14868fba8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI6_TX_DMA_CHN</b>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:ga862cb437bbe1448441070ee14868fba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d2075e55f79276f0bcef79baead086"><td class="memItemLeft" align="right" valign="top"><a id="ga24d2075e55f79276f0bcef79baead086"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_MAX_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga24d2075e55f79276f0bcef79baead086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memItemLeft" align="right" valign="top"><a id="ga85e27766aebf7d5ba2bff0b9bb32154a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a977e78d2306e9a92fb9cc67accd90e"><td class="memItemLeft" align="right" valign="top"><a id="ga4a977e78d2306e9a92fb9cc67accd90e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM1_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga4a977e78d2306e9a92fb9cc67accd90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e525dd96364fba315f3b5528965cf5"><td class="memItemLeft" align="right" valign="top"><a id="gac3e525dd96364fba315f3b5528965cf5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM1_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac3e525dd96364fba315f3b5528965cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5730d7617e5221b6664d2794c88a9a49"><td class="memItemLeft" align="right" valign="top"><a id="ga5730d7617e5221b6664d2794c88a9a49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga5730d7617e5221b6664d2794c88a9a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06eb2fc2c2a2c569579e390a5eb779be"><td class="memItemLeft" align="right" valign="top"><a id="ga06eb2fc2c2a2c569579e390a5eb779be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM2_IS_32BITS</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga06eb2fc2c2a2c569579e390a5eb779be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3088eb09381310eeb9612643997372a0"><td class="memItemLeft" align="right" valign="top"><a id="ga3088eb09381310eeb9612643997372a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM2_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga3088eb09381310eeb9612643997372a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memItemLeft" align="right" valign="top"><a id="ga37c28095507d3bf5e1abea3e8dcf3d1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM3</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ba8616c264dbe72c4db07505389edf"><td class="memItemLeft" align="right" valign="top"><a id="gad0ba8616c264dbe72c4db07505389edf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM3_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gad0ba8616c264dbe72c4db07505389edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06cafc0623b3f98161af3d15fb6f85fe"><td class="memItemLeft" align="right" valign="top"><a id="ga06cafc0623b3f98161af3d15fb6f85fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM3_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga06cafc0623b3f98161af3d15fb6f85fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memItemLeft" align="right" valign="top"><a id="ga63f67b9cf04d95e3af4f6373f41e011c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM4</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db730e72e4515e5f14e364c279dabce"><td class="memItemLeft" align="right" valign="top"><a id="ga8db730e72e4515e5f14e364c279dabce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM4_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga8db730e72e4515e5f14e364c279dabce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd3b9497bdfedfe83b7770b879e6420"><td class="memItemLeft" align="right" valign="top"><a id="ga4cd3b9497bdfedfe83b7770b879e6420"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM4_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga4cd3b9497bdfedfe83b7770b879e6420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f37e513c7e70c3d13433baed017117"><td class="memItemLeft" align="right" valign="top"><a id="ga61f37e513c7e70c3d13433baed017117"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM5</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga61f37e513c7e70c3d13433baed017117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c10420704a40cfd5f5c6426d4dc94c"><td class="memItemLeft" align="right" valign="top"><a id="ga40c10420704a40cfd5f5c6426d4dc94c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM5_IS_32BITS</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga40c10420704a40cfd5f5c6426d4dc94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c66c9682a400ed242f9e83383cec8b"><td class="memItemLeft" align="right" valign="top"><a id="ga46c66c9682a400ed242f9e83383cec8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM5_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga46c66c9682a400ed242f9e83383cec8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memItemLeft" align="right" valign="top"><a id="ga0e10e3ca0f1c968236582f0f5da09567"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM6</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47dc13f98ea3e378f2b9b5df7e88d06"><td class="memItemLeft" align="right" valign="top"><a id="gaf47dc13f98ea3e378f2b9b5df7e88d06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM6_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaf47dc13f98ea3e378f2b9b5df7e88d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2fa3d9551a41d18bf20a3e9bc3cf99"><td class="memItemLeft" align="right" valign="top"><a id="ga8c2fa3d9551a41d18bf20a3e9bc3cf99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM6_CHANNELS</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8c2fa3d9551a41d18bf20a3e9bc3cf99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memItemLeft" align="right" valign="top"><a id="gafeb82f5bea9fc2cca899bbb2e1a8f153"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM7</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb897fcc9f3445f5882380a5206ce5d"><td class="memItemLeft" align="right" valign="top"><a id="ga5cb897fcc9f3445f5882380a5206ce5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM7_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga5cb897fcc9f3445f5882380a5206ce5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e06e192ab52fadb9b1154f8472c7822"><td class="memItemLeft" align="right" valign="top"><a id="ga0e06e192ab52fadb9b1154f8472c7822"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM7_CHANNELS</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0e06e192ab52fadb9b1154f8472c7822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ece2e572899caba11b0988732ee9e68"><td class="memItemLeft" align="right" valign="top"><a id="ga6ece2e572899caba11b0988732ee9e68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM8</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga6ece2e572899caba11b0988732ee9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74936d97f98854026eef08d2c624fbde"><td class="memItemLeft" align="right" valign="top"><a id="ga74936d97f98854026eef08d2c624fbde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM8_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga74936d97f98854026eef08d2c624fbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9d330140473f1e3833c4a7941ac5b7"><td class="memItemLeft" align="right" valign="top"><a id="ga0f9d330140473f1e3833c4a7941ac5b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM8_CHANNELS</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga0f9d330140473f1e3833c4a7941ac5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8832314ee03b0f03c2a15bd589bae97"><td class="memItemLeft" align="right" valign="top"><a id="gae8832314ee03b0f03c2a15bd589bae97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM9</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gae8832314ee03b0f03c2a15bd589bae97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4d62e52e902b45fb965e96c210470f"><td class="memItemLeft" align="right" valign="top"><a id="ga7e4d62e52e902b45fb965e96c210470f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM9_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga7e4d62e52e902b45fb965e96c210470f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264d58265ab447a98da2a6e8713517e9"><td class="memItemLeft" align="right" valign="top"><a id="ga264d58265ab447a98da2a6e8713517e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM9_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga264d58265ab447a98da2a6e8713517e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memItemLeft" align="right" valign="top"><a id="gacc6f8e30be1d44c17befd0fb6125d3c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM10</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20cd8e83cbf8c98f78a4c14eaea69b5"><td class="memItemLeft" align="right" valign="top"><a id="gad20cd8e83cbf8c98f78a4c14eaea69b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM10_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gad20cd8e83cbf8c98f78a4c14eaea69b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c085edd246abbf9920469bead47e3a1"><td class="memItemLeft" align="right" valign="top"><a id="ga9c085edd246abbf9920469bead47e3a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM10_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9c085edd246abbf9920469bead47e3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memItemLeft" align="right" valign="top"><a id="ga9e3ea9b2cc270bc3193608ee861689a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM11</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c82bf5974b8a625424d59465321cd13"><td class="memItemLeft" align="right" valign="top"><a id="ga1c82bf5974b8a625424d59465321cd13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM11_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga1c82bf5974b8a625424d59465321cd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b700402472558f694003af8dfa4411"><td class="memItemLeft" align="right" valign="top"><a id="ga65b700402472558f694003af8dfa4411"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM11_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga65b700402472558f694003af8dfa4411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14b5a5586a42484dfc5180018c8c022"><td class="memItemLeft" align="right" valign="top"><a id="gaa14b5a5586a42484dfc5180018c8c022"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM12</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaa14b5a5586a42484dfc5180018c8c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c3dad8cd5f4ef12415a69abde8a4cb"><td class="memItemLeft" align="right" valign="top"><a id="gab6c3dad8cd5f4ef12415a69abde8a4cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM12_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gab6c3dad8cd5f4ef12415a69abde8a4cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba16f1fd96f72dbccfa16464f0c412b"><td class="memItemLeft" align="right" valign="top"><a id="gacba16f1fd96f72dbccfa16464f0c412b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM12_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gacba16f1fd96f72dbccfa16464f0c412b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memItemLeft" align="right" valign="top"><a id="ga96fd4fc4db9e8c2892c81973baf1c0b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM13</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f27f00829af17806bd5e7f793df3869"><td class="memItemLeft" align="right" valign="top"><a id="ga4f27f00829af17806bd5e7f793df3869"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM13_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga4f27f00829af17806bd5e7f793df3869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2aae611e0162ee1c09089f98b529f1"><td class="memItemLeft" align="right" valign="top"><a id="ga2e2aae611e0162ee1c09089f98b529f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM13_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2e2aae611e0162ee1c09089f98b529f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memItemLeft" align="right" valign="top"><a id="ga390de7967c6f92f6864c68e44fbf86f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM14</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d70af1bbdd120a8ab91119f1e043dfd"><td class="memItemLeft" align="right" valign="top"><a id="ga3d70af1bbdd120a8ab91119f1e043dfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM14_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga3d70af1bbdd120a8ab91119f1e043dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d87856d3a3e52b193c31397ab057c61"><td class="memItemLeft" align="right" valign="top"><a id="ga5d87856d3a3e52b193c31397ab057c61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM14_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga5d87856d3a3e52b193c31397ab057c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358eedb54dc26f152d8ca599634fc06"><td class="memItemLeft" align="right" valign="top"><a id="ga5358eedb54dc26f152d8ca599634fc06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM15</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga5358eedb54dc26f152d8ca599634fc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memItemLeft" align="right" valign="top"><a id="ga2d7427e0b4abbb09c7b5cb1c3ce4398a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM16</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784aa9494d9396be6585e00e44e08853"><td class="memItemLeft" align="right" valign="top"><a id="ga784aa9494d9396be6585e00e44e08853"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM17</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga784aa9494d9396be6585e00e44e08853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memItemLeft" align="right" valign="top"><a id="gad98f6a0d8c6011f02804545d9a2d5b09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM18</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274016852d7a478b673dfa3f6dfe5559"><td class="memItemLeft" align="right" valign="top"><a id="ga274016852d7a478b673dfa3f6dfe5559"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM19</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga274016852d7a478b673dfa3f6dfe5559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b764f441f820b9108577a555b170cf"><td class="memItemLeft" align="right" valign="top"><a id="gae0b764f441f820b9108577a555b170cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM20</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gae0b764f441f820b9108577a555b170cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43632480289896c84c5822c902873f0"><td class="memItemLeft" align="right" valign="top"><a id="gaf43632480289896c84c5822c902873f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM21</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaf43632480289896c84c5822c902873f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6cd0193323f953b15a82901b6c9523"><td class="memItemLeft" align="right" valign="top"><a id="ga5a6cd0193323f953b15a82901b6c9523"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM22</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga5a6cd0193323f953b15a82901b6c9523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memItemLeft" align="right" valign="top"><a id="gaaa3705b5dec9aab582103e1990c9a4a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a56c9f5435e7980b5111b685a78779"><td class="memItemLeft" align="right" valign="top"><a id="ga39a56c9f5435e7980b5111b685a78779"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga39a56c9f5435e7980b5111b685a78779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab909f23048f130c70e80b773f54b3805"><td class="memItemLeft" align="right" valign="top"><a id="gab909f23048f130c70e80b773f54b3805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00400400</td></tr>
<tr class="separator:gab909f23048f130c70e80b773f54b3805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memItemLeft" align="right" valign="top"><a id="ga2caebd3a548ec85c73f8a6e24367374d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 7)</td></tr>
<tr class="separator:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memItemLeft" align="right" valign="top"><a id="ga066b3e0d184e42aa4b22cca89ea7db79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_CHN</b>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40928ddc737f15b23a924fc38e306b7"><td class="memItemLeft" align="right" valign="top"><a id="gaf40928ddc737f15b23a924fc38e306b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaf40928ddc737f15b23a924fc38e306b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memItemLeft" align="right" valign="top"><a id="ga34838904e4bf63f0b5f8cb24b512ef19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5)</td></tr>
<tr class="separator:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memItemLeft" align="right" valign="top"><a id="gaee6a53e3f863c0affce6a2a0550c8b51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831d5543d7031b698e3894a87931873e"><td class="memItemLeft" align="right" valign="top"><a id="ga831d5543d7031b698e3894a87931873e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6)</td></tr>
<tr class="separator:ga831d5543d7031b698e3894a87931873e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memItemLeft" align="right" valign="top"><a id="ga61630c4c5692e027a5191d14ccf0ec46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_CHN</b>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a96873b0f6cb24422948d48c64a504"><td class="memItemLeft" align="right" valign="top"><a id="gac9a96873b0f6cb24422948d48c64a504"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART3</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gac9a96873b0f6cb24422948d48c64a504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4631f38326719157de788b0e2560e4ee"><td class="memItemLeft" align="right" valign="top"><a id="ga4631f38326719157de788b0e2560e4ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 1)</td></tr>
<tr class="separator:ga4631f38326719157de788b0e2560e4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b9c02ce01f019c4633b715ef580d12"><td class="memItemLeft" align="right" valign="top"><a id="gac4b9c02ce01f019c4633b715ef580d12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:gac4b9c02ce01f019c4633b715ef580d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memItemLeft" align="right" valign="top"><a id="gae4aaf0f7c2d398f3610139459f3a52ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_MSK</b></td></tr>
<tr class="separator:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memItemLeft" align="right" valign="top"><a id="ga8458f6b7b1e69a3fd95e421c8eb75f71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00074000</td></tr>
<tr class="separator:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45291ff040d8522822a7345b1e8ed7f"><td class="memItemLeft" align="right" valign="top"><a id="gad45291ff040d8522822a7345b1e8ed7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART4</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gad45291ff040d8522822a7345b1e8ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memItemLeft" align="right" valign="top"><a id="ga1ddfaed404af3993a2be4a20d24a45bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2)</td></tr>
<tr class="separator:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3358af975ee36f0018329e9f7a03b229"><td class="memItemLeft" align="right" valign="top"><a id="ga3358af975ee36f0018329e9f7a03b229"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga3358af975ee36f0018329e9f7a03b229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memItemLeft" align="right" valign="top"><a id="ga73253091d2dde782cbe2672e7d9f3d96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4)</td></tr>
<tr class="separator:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d18be0534bf3f48e19342aa05eb340"><td class="memItemLeft" align="right" valign="top"><a id="ga99d18be0534bf3f48e19342aa05eb340"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_CHN</b>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:ga99d18be0534bf3f48e19342aa05eb340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memItemLeft" align="right" valign="top"><a id="gae1e02a2291d9ba6980d72b2e61a1e101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART5</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab128266614662fa05717f9b236284ed6"><td class="memItemLeft" align="right" valign="top"><a id="gab128266614662fa05717f9b236284ed6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 0)</td></tr>
<tr class="separator:gab128266614662fa05717f9b236284ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memItemLeft" align="right" valign="top"><a id="gafdbb74bdb9d807c65b280cc0ad69c05f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memItemLeft" align="right" valign="top"><a id="gae1f4ef7a2e3db0f3f73a3c4838e78bfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7)</td></tr>
<tr class="separator:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memItemLeft" align="right" valign="top"><a id="gad6e99b8e6901f3ccd968cf753d22d53f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_CHN</b>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memItemLeft" align="right" valign="top"><a id="ga42dcfdedbe458da56ad9f6821e56b381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART6</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc52c0fd7808a662b8ffafb42b7a233"><td class="memItemLeft" align="right" valign="top"><a id="ga1cc52c0fd7808a662b8ffafb42b7a233"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga1cc52c0fd7808a662b8ffafb42b7a233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2131e8b6ae1e76632b0c02e61bd3f7e4"><td class="memItemLeft" align="right" valign="top"><a id="ga2131e8b6ae1e76632b0c02e61bd3f7e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000550</td></tr>
<tr class="separator:ga2131e8b6ae1e76632b0c02e61bd3f7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b062a5cfb7ecf7b76827b3848e57b2a"><td class="memItemLeft" align="right" valign="top"><a id="ga0b062a5cfb7ecf7b76827b3848e57b2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_TX_DMA_MSK</b></td></tr>
<tr class="separator:ga0b062a5cfb7ecf7b76827b3848e57b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a8c8c02136d59883832f5e1d6a0a89"><td class="memItemLeft" align="right" valign="top"><a id="ga47a8c8c02136d59883832f5e1d6a0a89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_TX_DMA_CHN</b>&#160;&#160;&#160;0x55000000</td></tr>
<tr class="separator:ga47a8c8c02136d59883832f5e1d6a0a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeef907e9e4ccf56f06bfded210eae939"><td class="memItemLeft" align="right" valign="top"><a id="gaeef907e9e4ccf56f06bfded210eae939"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART7</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaeef907e9e4ccf56f06bfded210eae939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a13dfd9d7f6f7e011e07338bceec536"><td class="memItemLeft" align="right" valign="top"><a id="ga0a13dfd9d7f6f7e011e07338bceec536"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART7_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3)</td></tr>
<tr class="separator:ga0a13dfd9d7f6f7e011e07338bceec536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ac1bcb0e5843b3d8b9eeae943d1ca8"><td class="memItemLeft" align="right" valign="top"><a id="gab9ac1bcb0e5843b3d8b9eeae943d1ca8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART7_RX_DMA_CHN</b>&#160;&#160;&#160;0x00005000</td></tr>
<tr class="separator:gab9ac1bcb0e5843b3d8b9eeae943d1ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ce67a22eb46cfe0c0c0196e110875c"><td class="memItemLeft" align="right" valign="top"><a id="ga20ce67a22eb46cfe0c0c0196e110875c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART7_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 1)</td></tr>
<tr class="separator:ga20ce67a22eb46cfe0c0c0196e110875c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791dffe9237388fafdf4548083bbf356"><td class="memItemLeft" align="right" valign="top"><a id="ga791dffe9237388fafdf4548083bbf356"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART7_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000050</td></tr>
<tr class="separator:ga791dffe9237388fafdf4548083bbf356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb5239bf89f378c6f300f6a02ce9da9"><td class="memItemLeft" align="right" valign="top"><a id="ga2fb5239bf89f378c6f300f6a02ce9da9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART8</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga2fb5239bf89f378c6f300f6a02ce9da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765dd01b152db829f3c74aec77025de4"><td class="memItemLeft" align="right" valign="top"><a id="ga765dd01b152db829f3c74aec77025de4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART8_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6)</td></tr>
<tr class="separator:ga765dd01b152db829f3c74aec77025de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec171a1b0d718508cad9f2ddceed195"><td class="memItemLeft" align="right" valign="top"><a id="gaeec171a1b0d718508cad9f2ddceed195"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART8_RX_DMA_CHN</b>&#160;&#160;&#160;0x05000000</td></tr>
<tr class="separator:gaeec171a1b0d718508cad9f2ddceed195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a3464a115cd7274de08bd0024a1bac"><td class="memItemLeft" align="right" valign="top"><a id="gac1a3464a115cd7274de08bd0024a1bac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART8_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 0)</td></tr>
<tr class="separator:gac1a3464a115cd7274de08bd0024a1bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034afc7489f06d36bf6def87343fb8e5"><td class="memItemLeft" align="right" valign="top"><a id="ga034afc7489f06d36bf6def87343fb8e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART8_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000005</td></tr>
<tr class="separator:ga034afc7489f06d36bf6def87343fb8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc79149ebf3d10a06cbd59319a7b23d7"><td class="memItemLeft" align="right" valign="top"><a id="gabc79149ebf3d10a06cbd59319a7b23d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_LPUART1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gabc79149ebf3d10a06cbd59319a7b23d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memItemLeft" align="right" valign="top"><a id="ga0c7beebedcf64d4d52db6bec006eec3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USB</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memItemLeft" align="right" valign="top"><a id="gab39f1fddd4e5358f152f1bb985a0d08e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2176486794a698378192501db505965"><td class="memItemLeft" align="right" valign="top"><a id="gaa2176486794a698378192501db505965"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaa2176486794a698378192501db505965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d789e131b5baa5329ab6b74fb8cb965"><td class="memItemLeft" align="right" valign="top"><a id="ga0d789e131b5baa5329ab6b74fb8cb965"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_IWDG</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga0d789e131b5baa5329ab6b74fb8cb965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce93a81072d31ec91bcb21ee28cbf0b"><td class="memItemLeft" align="right" valign="top"><a id="ga4ce93a81072d31ec91bcb21ee28cbf0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IWDG_IS_WINDOWED</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga4ce93a81072d31ec91bcb21ee28cbf0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddba2e842f3a35539ea152904e2ae8fc"><td class="memItemLeft" align="right" valign="top"><a id="gaddba2e842f3a35539ea152904e2ae8fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_LTDC</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaddba2e842f3a35539ea152904e2ae8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88bbde0bb5e8e7828774ca5f3c9c8e71"><td class="memItemLeft" align="right" valign="top"><a id="ga88bbde0bb5e8e7828774ca5f3c9c8e71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA2D</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga88bbde0bb5e8e7828774ca5f3c9c8e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4384cee3d48d0d8351ebe997852d2b"><td class="memItemLeft" align="right" valign="top"><a id="ga8f4384cee3d48d0d8351ebe997852d2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_FSMC</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga8f4384cee3d48d0d8351ebe997852d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga571192f4967b37ef24629292da50cb33"><td class="memItemLeft" align="right" valign="top"><a id="ga571192f4967b37ef24629292da50cb33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_FSMC_IS_FMC</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga571192f4967b37ef24629292da50cb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fc1d72be9aeaf9763208fc71f34bbff"><td class="memItemLeft" align="right" valign="top"><a id="ga1fc1d72be9aeaf9763208fc71f34bbff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_FSMC_HANDLER</b>&#160;&#160;&#160;Vector100</td></tr>
<tr class="separator:ga1fc1d72be9aeaf9763208fc71f34bbff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90dd65e929f5722a81f534a8971c7c73"><td class="memItemLeft" align="right" valign="top"><a id="ga90dd65e929f5722a81f534a8971c7c73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_FSMC_NUMBER</b>&#160;&#160;&#160;48</td></tr>
<tr class="separator:ga90dd65e929f5722a81f534a8971c7c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a152ccb3dd0eaddeb1f2a7038a37572"><td class="memItemLeft" align="right" valign="top"><a id="ga3a152ccb3dd0eaddeb1f2a7038a37572"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CRC</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga3a152ccb3dd0eaddeb1f2a7038a37572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c4e7f2ee0d2acabb45327af792dde4"><td class="memItemLeft" align="right" valign="top"><a id="ga28c4e7f2ee0d2acabb45327af792dde4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CRC_PROGRAMMABLE</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga28c4e7f2ee0d2acabb45327af792dde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafd89c1650df524d95aef39b8bc38170d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gafd89c1650df524d95aef39b8bc38170d">halInit</a> (void)</td></tr>
<tr class="memdesc:gafd89c1650df524d95aef39b8bc38170d"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL initialization.  <a href="#gafd89c1650df524d95aef39b8bc38170d">More...</a><br /></td></tr>
<tr class="separator:gafd89c1650df524d95aef39b8bc38170d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c20e7cc2204e118a5c21c5fa04a510a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a">hal_lld_backup_domain_init</a> (void)</td></tr>
<tr class="memdesc:ga7c20e7cc2204e118a5c21c5fa04a510a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the backup domain.  <a href="#ga7c20e7cc2204e118a5c21c5fa04a510a">More...</a><br /></td></tr>
<tr class="separator:ga7c20e7cc2204e118a5c21c5fa04a510a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d5821e5a06754e2ce920c97890d06f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a> (void)</td></tr>
<tr class="memdesc:ga07d5821e5a06754e2ce920c97890d06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low level HAL driver initialization.  <a href="#ga07d5821e5a06754e2ce920c97890d06f">More...</a><br /></td></tr>
<tr class="separator:ga07d5821e5a06754e2ce920c97890d06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init</a> (void)</td></tr>
<tr class="memdesc:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32F2xx clocks and PLL initialization.  <a href="#gacdc37c6e05255d6485d9dfe06cdf82f5">More...</a><br /></td></tr>
<tr class="separator:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaa3cd3e43291e81e795d642b79b6088e6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a></td></tr>
<tr class="memdesc:gaa3cd3e43291e81e795d642b79b6088e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMSIS system core clock variable.  <a href="#gaa3cd3e43291e81e795d642b79b6088e6">More...</a><br /></td></tr>
<tr class="separator:gaa3cd3e43291e81e795d642b79b6088e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaab2ec8cf6631ff44a7df427a176cdf6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab2ec8cf6631ff44a7df427a176cdf6c">&sect;&nbsp;</a></span>_CHIBIOS_HAL_</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CHIBIOS_HAL_</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ChibiOS/HAL identification macro. </p>

<p>Definition at line <a class="el" href="hal_8h_source.html#l00092">92</a> of file <a class="el" href="hal_8h_source.html">hal.h</a>.</p>

</div>
</div>
<a id="ga818ebfa6e82e8aa34bd8c9802097f012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga818ebfa6e82e8aa34bd8c9802097f012">&sect;&nbsp;</a></span>CH_HAL_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_HAL_STABLE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stable release flag. </p>

<p>Definition at line <a class="el" href="hal_8h_source.html#l00097">97</a> of file <a class="el" href="hal_8h_source.html">hal.h</a>.</p>

</div>
</div>
<a id="ga547e7ece8567cec2d2e0c32e961a7e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga547e7ece8567cec2d2e0c32e961a7e03">&sect;&nbsp;</a></span>HAL_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HAL_VERSION&#160;&#160;&#160;&quot;4.0.5&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HAL version string. </p>

<p>Definition at line <a class="el" href="hal_8h_source.html#l00106">106</a> of file <a class="el" href="hal_8h_source.html">hal.h</a>.</p>

</div>
</div>
<a id="gada26aed69e5e7c4e5942b32018d61231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada26aed69e5e7c4e5942b32018d61231">&sect;&nbsp;</a></span>CH_HAL_MAJOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_HAL_MAJOR&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HAL version major number. </p>

<p>Definition at line <a class="el" href="hal_8h_source.html#l00111">111</a> of file <a class="el" href="hal_8h_source.html">hal.h</a>.</p>

</div>
</div>
<a id="ga2d9b8cdd8f5ea2f1636ee9e16552d3d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d9b8cdd8f5ea2f1636ee9e16552d3d1">&sect;&nbsp;</a></span>CH_HAL_MINOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_HAL_MINOR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HAL version minor number. </p>

<p>Definition at line <a class="el" href="hal_8h_source.html#l00116">116</a> of file <a class="el" href="hal_8h_source.html">hal.h</a>.</p>

</div>
</div>
<a id="gadc45d86c2d738c7729c4cb3b4762f62e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc45d86c2d738c7729c4cb3b4762f62e">&sect;&nbsp;</a></span>CH_HAL_PATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_HAL_PATCH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HAL version patch number. </p>

<p>Definition at line <a class="el" href="hal_8h_source.html#l00121">121</a> of file <a class="el" href="hal_8h_source.html">hal.h</a>.</p>

</div>
</div>
<a id="gab9381cecf5d8ee734b286623300f5740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9381cecf5d8ee734b286623300f5740">&sect;&nbsp;</a></span>HAL_IMPLEMENTS_COUNTERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HAL_IMPLEMENTS_COUNTERS&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the support for realtime counters in the HAL. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00055">55</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga39bc63c812ed1405e2c6332bad22a73e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39bc63c812ed1405e2c6332bad22a73e">&sect;&nbsp;</a></span>STM32_SYSCLK_MAX <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SYSCLK_MAX&#160;&#160;&#160;180000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Absolute maximum system clock. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00228">228</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga39bc63c812ed1405e2c6332bad22a73e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39bc63c812ed1405e2c6332bad22a73e">&sect;&nbsp;</a></span>STM32_SYSCLK_MAX <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SYSCLK_MAX&#160;&#160;&#160;168000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Absolute maximum system clock. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00228">228</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga39bc63c812ed1405e2c6332bad22a73e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39bc63c812ed1405e2c6332bad22a73e">&sect;&nbsp;</a></span>STM32_SYSCLK_MAX <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SYSCLK_MAX&#160;&#160;&#160;84000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Absolute maximum system clock. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00228">228</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga7f81c871091f06bf48c8f114f6263858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f81c871091f06bf48c8f114f6263858">&sect;&nbsp;</a></span>STM32_HSECLK_MAX <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_MAX&#160;&#160;&#160;26000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum HSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00229">229</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga7f81c871091f06bf48c8f114f6263858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f81c871091f06bf48c8f114f6263858">&sect;&nbsp;</a></span>STM32_HSECLK_MAX <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_MAX&#160;&#160;&#160;26000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum HSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00229">229</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga7f81c871091f06bf48c8f114f6263858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f81c871091f06bf48c8f114f6263858">&sect;&nbsp;</a></span>STM32_HSECLK_MAX <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_MAX&#160;&#160;&#160;26000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum HSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00229">229</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga408814c11770f6bb094cd8a8f60910e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga408814c11770f6bb094cd8a8f60910e9">&sect;&nbsp;</a></span>STM32_HSECLK_BYP_MAX <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_BYP_MAX&#160;&#160;&#160;50000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum HSE clock frequency using an external source. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00230">230</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga408814c11770f6bb094cd8a8f60910e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga408814c11770f6bb094cd8a8f60910e9">&sect;&nbsp;</a></span>STM32_HSECLK_BYP_MAX <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_BYP_MAX&#160;&#160;&#160;50000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum HSE clock frequency using an external source. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00230">230</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga408814c11770f6bb094cd8a8f60910e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga408814c11770f6bb094cd8a8f60910e9">&sect;&nbsp;</a></span>STM32_HSECLK_BYP_MAX <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_BYP_MAX&#160;&#160;&#160;50000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum HSE clock frequency using an external source. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00230">230</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaabcf6716bb0e679b2078a58356f8aba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabcf6716bb0e679b2078a58356f8aba7">&sect;&nbsp;</a></span>STM32_HSECLK_MIN <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_MIN&#160;&#160;&#160;4000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum HSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00231">231</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaabcf6716bb0e679b2078a58356f8aba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabcf6716bb0e679b2078a58356f8aba7">&sect;&nbsp;</a></span>STM32_HSECLK_MIN <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_MIN&#160;&#160;&#160;4000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum HSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00231">231</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaabcf6716bb0e679b2078a58356f8aba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabcf6716bb0e679b2078a58356f8aba7">&sect;&nbsp;</a></span>STM32_HSECLK_MIN <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_MIN&#160;&#160;&#160;4000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum HSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00231">231</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga188b528e83d7c43f460678da69885747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga188b528e83d7c43f460678da69885747">&sect;&nbsp;</a></span>STM32_HSECLK_BYP_MIN <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_BYP_MIN&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum HSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00232">232</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga188b528e83d7c43f460678da69885747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga188b528e83d7c43f460678da69885747">&sect;&nbsp;</a></span>STM32_HSECLK_BYP_MIN <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_BYP_MIN&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum HSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00232">232</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga188b528e83d7c43f460678da69885747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga188b528e83d7c43f460678da69885747">&sect;&nbsp;</a></span>STM32_HSECLK_BYP_MIN <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_BYP_MIN&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum HSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00232">232</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga90a027752339c87b502e7638a7493f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90a027752339c87b502e7638a7493f67">&sect;&nbsp;</a></span>STM32_LSECLK_MAX <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK_MAX&#160;&#160;&#160;32768</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum LSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00233">233</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga90a027752339c87b502e7638a7493f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90a027752339c87b502e7638a7493f67">&sect;&nbsp;</a></span>STM32_LSECLK_MAX <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK_MAX&#160;&#160;&#160;32768</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum LSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00233">233</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga90a027752339c87b502e7638a7493f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90a027752339c87b502e7638a7493f67">&sect;&nbsp;</a></span>STM32_LSECLK_MAX <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK_MAX&#160;&#160;&#160;32768</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum LSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00233">233</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabce3bff9a71ede82f85d5f983ab7a64a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabce3bff9a71ede82f85d5f983ab7a64a">&sect;&nbsp;</a></span>STM32_LSECLK_BYP_MAX <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK_BYP_MAX&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum LSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00234">234</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabce3bff9a71ede82f85d5f983ab7a64a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabce3bff9a71ede82f85d5f983ab7a64a">&sect;&nbsp;</a></span>STM32_LSECLK_BYP_MAX <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK_BYP_MAX&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum LSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00234">234</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabce3bff9a71ede82f85d5f983ab7a64a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabce3bff9a71ede82f85d5f983ab7a64a">&sect;&nbsp;</a></span>STM32_LSECLK_BYP_MAX <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK_BYP_MAX&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum LSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00234">234</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabeb1177abf2f0276e02501c1bef3d14c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeb1177abf2f0276e02501c1bef3d14c">&sect;&nbsp;</a></span>STM32_LSECLK_MIN <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK_MIN&#160;&#160;&#160;32768</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum LSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00235">235</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabeb1177abf2f0276e02501c1bef3d14c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeb1177abf2f0276e02501c1bef3d14c">&sect;&nbsp;</a></span>STM32_LSECLK_MIN <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK_MIN&#160;&#160;&#160;32768</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum LSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00235">235</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabeb1177abf2f0276e02501c1bef3d14c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeb1177abf2f0276e02501c1bef3d14c">&sect;&nbsp;</a></span>STM32_LSECLK_MIN <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK_MIN&#160;&#160;&#160;32768</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum LSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00235">235</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga47dbb0ce2f64ec0c7f5d3558a05c7d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">&sect;&nbsp;</a></span>STM32_PLLIN_MAX <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLIN_MAX&#160;&#160;&#160;2100000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLLs input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00236">236</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga47dbb0ce2f64ec0c7f5d3558a05c7d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">&sect;&nbsp;</a></span>STM32_PLLIN_MAX <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLIN_MAX&#160;&#160;&#160;2100000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLLs input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00236">236</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga47dbb0ce2f64ec0c7f5d3558a05c7d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">&sect;&nbsp;</a></span>STM32_PLLIN_MAX <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLIN_MAX&#160;&#160;&#160;2100000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLLs input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00236">236</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga4556809a4709cae1ea664f6ab024a8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4556809a4709cae1ea664f6ab024a8b8">&sect;&nbsp;</a></span>STM32_PLLIN_MIN <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLIN_MIN&#160;&#160;&#160;950000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLLs input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00237">237</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga4556809a4709cae1ea664f6ab024a8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4556809a4709cae1ea664f6ab024a8b8">&sect;&nbsp;</a></span>STM32_PLLIN_MIN <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLIN_MIN&#160;&#160;&#160;950000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLLs input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00237">237</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga4556809a4709cae1ea664f6ab024a8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4556809a4709cae1ea664f6ab024a8b8">&sect;&nbsp;</a></span>STM32_PLLIN_MIN <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLIN_MIN&#160;&#160;&#160;950000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLLs input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00237">237</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga95948d00a5f3219c114769e367711d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95948d00a5f3219c114769e367711d5d">&sect;&nbsp;</a></span>STM32_PLLVCO_MAX <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLVCO_MAX&#160;&#160;&#160;432000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLLs VCO clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00238">238</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga95948d00a5f3219c114769e367711d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95948d00a5f3219c114769e367711d5d">&sect;&nbsp;</a></span>STM32_PLLVCO_MAX <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLVCO_MAX&#160;&#160;&#160;432000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLLs VCO clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00238">238</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga95948d00a5f3219c114769e367711d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95948d00a5f3219c114769e367711d5d">&sect;&nbsp;</a></span>STM32_PLLVCO_MAX <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLVCO_MAX&#160;&#160;&#160;432000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLLs VCO clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00238">238</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gac74244627c4eca57339cf858d8e35420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac74244627c4eca57339cf858d8e35420">&sect;&nbsp;</a></span>STM32_PLLVCO_MIN <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLVCO_MIN&#160;&#160;&#160;192000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLLs VCO clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00239">239</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gac74244627c4eca57339cf858d8e35420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac74244627c4eca57339cf858d8e35420">&sect;&nbsp;</a></span>STM32_PLLVCO_MIN <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLVCO_MIN&#160;&#160;&#160;192000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLLs VCO clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00239">239</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gac74244627c4eca57339cf858d8e35420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac74244627c4eca57339cf858d8e35420">&sect;&nbsp;</a></span>STM32_PLLVCO_MIN <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLVCO_MIN&#160;&#160;&#160;192000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLLs VCO clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00239">239</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga79d72768a9926c488eae311ec9df13b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79d72768a9926c488eae311ec9df13b9">&sect;&nbsp;</a></span>STM32_PLLOUT_MAX <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLOUT_MAX&#160;&#160;&#160;180000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLL output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00240">240</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga79d72768a9926c488eae311ec9df13b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79d72768a9926c488eae311ec9df13b9">&sect;&nbsp;</a></span>STM32_PLLOUT_MAX <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLOUT_MAX&#160;&#160;&#160;168000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLL output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00240">240</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga79d72768a9926c488eae311ec9df13b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79d72768a9926c488eae311ec9df13b9">&sect;&nbsp;</a></span>STM32_PLLOUT_MAX <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLOUT_MAX&#160;&#160;&#160;84000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLL output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00240">240</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaca3573921a349a7bd2fe4255873cd5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca3573921a349a7bd2fe4255873cd5e6">&sect;&nbsp;</a></span>STM32_PLLOUT_MIN <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLOUT_MIN&#160;&#160;&#160;24000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLL output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00241">241</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaca3573921a349a7bd2fe4255873cd5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca3573921a349a7bd2fe4255873cd5e6">&sect;&nbsp;</a></span>STM32_PLLOUT_MIN <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLOUT_MIN&#160;&#160;&#160;24000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLL output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00241">241</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaca3573921a349a7bd2fe4255873cd5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca3573921a349a7bd2fe4255873cd5e6">&sect;&nbsp;</a></span>STM32_PLLOUT_MIN <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLOUT_MIN&#160;&#160;&#160;24000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLL output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00241">241</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gae4828e5c08bf22ef117bc69d76b20cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4828e5c08bf22ef117bc69d76b20cf4">&sect;&nbsp;</a></span>STM32_PCLK1_MAX <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK1_MAX&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a> /4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum APB1 clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00242">242</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gae4828e5c08bf22ef117bc69d76b20cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4828e5c08bf22ef117bc69d76b20cf4">&sect;&nbsp;</a></span>STM32_PCLK1_MAX <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK1_MAX&#160;&#160;&#160;42000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum APB1 clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00242">242</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gae4828e5c08bf22ef117bc69d76b20cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4828e5c08bf22ef117bc69d76b20cf4">&sect;&nbsp;</a></span>STM32_PCLK1_MAX <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK1_MAX&#160;&#160;&#160;42000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum APB1 clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00242">242</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabb4f27c65fb8a5b3271f89adb6ee95bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb4f27c65fb8a5b3271f89adb6ee95bf">&sect;&nbsp;</a></span>STM32_PCLK2_MAX <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK2_MAX&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a> / 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum APB2 clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00243">243</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabb4f27c65fb8a5b3271f89adb6ee95bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb4f27c65fb8a5b3271f89adb6ee95bf">&sect;&nbsp;</a></span>STM32_PCLK2_MAX <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK2_MAX&#160;&#160;&#160;84000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum APB2 clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00243">243</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabb4f27c65fb8a5b3271f89adb6ee95bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb4f27c65fb8a5b3271f89adb6ee95bf">&sect;&nbsp;</a></span>STM32_PCLK2_MAX <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK2_MAX&#160;&#160;&#160;84000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum APB2 clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00243">243</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaeb9446aadd865bf77b99f686b2cc1e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb9446aadd865bf77b99f686b2cc1e57">&sect;&nbsp;</a></span>STM32_SPII2S_MAX <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPII2S_MAX&#160;&#160;&#160;45000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum SPI/I2S clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00244">244</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaeb9446aadd865bf77b99f686b2cc1e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb9446aadd865bf77b99f686b2cc1e57">&sect;&nbsp;</a></span>STM32_SPII2S_MAX <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPII2S_MAX&#160;&#160;&#160;42000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum SPI/I2S clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00244">244</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaeb9446aadd865bf77b99f686b2cc1e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb9446aadd865bf77b99f686b2cc1e57">&sect;&nbsp;</a></span>STM32_SPII2S_MAX <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPII2S_MAX&#160;&#160;&#160;42000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum SPI/I2S clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00244">244</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga65c12bc7160ab579eaeee40ec2915110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c12bc7160ab579eaeee40ec2915110">&sect;&nbsp;</a></span>STM32_HSICLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSICLK&#160;&#160;&#160;16000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High speed internal clock. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00292">292</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga90421650b988332462db9a08815efb6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90421650b988332462db9a08815efb6f">&sect;&nbsp;</a></span>STM32_LSICLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSICLK&#160;&#160;&#160;32000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low speed internal clock. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00293">293</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga8a3fb7f63420c5a83de6149a13d6abff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a3fb7f63420c5a83de6149a13d6abff">&sect;&nbsp;</a></span>STM32_PLS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_MASK&#160;&#160;&#160;(7 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLS bits mask. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00303">303</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init()</a>.</p>

</div>
</div>
<a id="ga262a564aa849ae91e77bb83e5f0ca007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga262a564aa849ae91e77bb83e5f0ca007">&sect;&nbsp;</a></span>STM32_PLS_LEV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV0&#160;&#160;&#160;(0 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 0. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00304">304</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaee5c37d9dba7c4d35c17b108da866cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee5c37d9dba7c4d35c17b108da866cb0">&sect;&nbsp;</a></span>STM32_PLS_LEV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV1&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 1. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00305">305</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaeb125df0f25ef8b273134bb9367cd503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb125df0f25ef8b273134bb9367cd503">&sect;&nbsp;</a></span>STM32_PLS_LEV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV2&#160;&#160;&#160;(2 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 2. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00306">306</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaf35ee6978848e96c2a1110dc67f52f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf35ee6978848e96c2a1110dc67f52f5c">&sect;&nbsp;</a></span>STM32_PLS_LEV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV3&#160;&#160;&#160;(3 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 3. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00307">307</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga3f9b9816446be77c75b8fcebd4dfe171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f9b9816446be77c75b8fcebd4dfe171">&sect;&nbsp;</a></span>STM32_PLS_LEV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV4&#160;&#160;&#160;(4 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 4. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00308">308</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga4ef3a377cdc03bf1a4ddae72aed07011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef3a377cdc03bf1a4ddae72aed07011">&sect;&nbsp;</a></span>STM32_PLS_LEV5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV5&#160;&#160;&#160;(5 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 5. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00309">309</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga74f2fbbca20cb011857741e6b5fb26c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74f2fbbca20cb011857741e6b5fb26c5">&sect;&nbsp;</a></span>STM32_PLS_LEV6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV6&#160;&#160;&#160;(6 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 6. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00310">310</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gac018edd117f15001f49a546c2ab0b24a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac018edd117f15001f49a546c2ab0b24a">&sect;&nbsp;</a></span>STM32_PLS_LEV7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV7&#160;&#160;&#160;(7 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 7. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00311">311</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaa6401af54c14a59ff521e0e75688bdeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6401af54c14a59ff521e0e75688bdeb">&sect;&nbsp;</a></span>STM32_PLLP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLP_MASK&#160;&#160;&#160;(3 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLLP mask. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00318">318</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga7bed1c4b29e905eaeaac11ea580f100f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bed1c4b29e905eaeaac11ea580f100f">&sect;&nbsp;</a></span>STM32_PLLP_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLP_DIV2&#160;&#160;&#160;(0 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00319">319</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga0995def7207c9fb400579f994d5d6e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0995def7207c9fb400579f994d5d6e49">&sect;&nbsp;</a></span>STM32_PLLP_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLP_DIV4&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00320">320</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga7f3e688e43cf9f17457e428c4dc2ad13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f3e688e43cf9f17457e428c4dc2ad13">&sect;&nbsp;</a></span>STM32_PLLP_DIV6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLP_DIV6&#160;&#160;&#160;(2 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock divided by 6. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00321">321</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabb823931691e49b0285dc1e621ba1133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb823931691e49b0285dc1e621ba1133">&sect;&nbsp;</a></span>STM32_PLLP_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLP_DIV8&#160;&#160;&#160;(3 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00322">322</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gac8438d5c9b3c6bfd0346e1026b8055fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8438d5c9b3c6bfd0346e1026b8055fc">&sect;&nbsp;</a></span>STM32_PLLSRC_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC_HSI&#160;&#160;&#160;(0 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock source is HSI. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00324">324</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga64328eed4cc2c355aab176e0beb31b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64328eed4cc2c355aab176e0beb31b63">&sect;&nbsp;</a></span>STM32_PLLSRC_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC_HSE&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock source is HSE. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00325">325</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga4806a8924601d3fd7214f3a2783bc28c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4806a8924601d3fd7214f3a2783bc28c">&sect;&nbsp;</a></span>STM32_SW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_MASK&#160;&#160;&#160;(3 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SW mask. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00332">332</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6a49bf4388f3acf15661252b3bb7547b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a49bf4388f3acf15661252b3bb7547b">&sect;&nbsp;</a></span>STM32_SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_HSI&#160;&#160;&#160;(0 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK source is HSI. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00333">333</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab5b581bd1ff4fd48fc8c5f093ca776ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5b581bd1ff4fd48fc8c5f093ca776ca">&sect;&nbsp;</a></span>STM32_SW_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_HSE&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK source is HSE. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00334">334</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga8bc74f08245bf796555d33a86afd9fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bc74f08245bf796555d33a86afd9fc4">&sect;&nbsp;</a></span>STM32_SW_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_PLL&#160;&#160;&#160;(2 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK source is PLL. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00335">335</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga968c4857140f1166ab72fc5b64369d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga968c4857140f1166ab72fc5b64369d2f">&sect;&nbsp;</a></span>STM32_HPRE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_MASK&#160;&#160;&#160;(15 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HPRE mask. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00337">337</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabf2bcd341b2140b7a82ff24b92f6af68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf2bcd341b2140b7a82ff24b92f6af68">&sect;&nbsp;</a></span>STM32_HPRE_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV1&#160;&#160;&#160;(0 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00338">338</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6dfcd5149eb88f1681b4defc77f4d8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dfcd5149eb88f1681b4defc77f4d8b2">&sect;&nbsp;</a></span>STM32_HPRE_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV2&#160;&#160;&#160;(8 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00339">339</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaeb5f7cce4d1b6646f7e48d2784aade1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb5f7cce4d1b6646f7e48d2784aade1c">&sect;&nbsp;</a></span>STM32_HPRE_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV4&#160;&#160;&#160;(9 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00340">340</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaaa6b23363a848239b048cde5b565e2d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa6b23363a848239b048cde5b565e2d5">&sect;&nbsp;</a></span>STM32_HPRE_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV8&#160;&#160;&#160;(10 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00341">341</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaab6772439c76981e1c1d23bf97ec3910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab6772439c76981e1c1d23bf97ec3910">&sect;&nbsp;</a></span>STM32_HPRE_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV16&#160;&#160;&#160;(11 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 16. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00342">342</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga152f3c2eabcc96019194c85bb2f7f2af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga152f3c2eabcc96019194c85bb2f7f2af">&sect;&nbsp;</a></span>STM32_HPRE_DIV64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV64&#160;&#160;&#160;(12 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 64. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00343">343</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6ea1e82317d266fa344d6787f485e991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea1e82317d266fa344d6787f485e991">&sect;&nbsp;</a></span>STM32_HPRE_DIV128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV128&#160;&#160;&#160;(13 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 128. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00344">344</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga7099ae3ddeb74537f4a34f1e36730dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7099ae3ddeb74537f4a34f1e36730dbe">&sect;&nbsp;</a></span>STM32_HPRE_DIV256</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV256&#160;&#160;&#160;(14 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 256. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00345">345</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaac6d223ccd51614bd3c8f354b16e4671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac6d223ccd51614bd3c8f354b16e4671">&sect;&nbsp;</a></span>STM32_HPRE_DIV512</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV512&#160;&#160;&#160;(15 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 512. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00346">346</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga041cc4d2f3fcd72e35e243037a9abf5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga041cc4d2f3fcd72e35e243037a9abf5b">&sect;&nbsp;</a></span>STM32_PPRE1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_MASK&#160;&#160;&#160;(7 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPRE1 mask. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00348">348</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga3c9ece8fc206039d5723f8016adb789d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c9ece8fc206039d5723f8016adb789d">&sect;&nbsp;</a></span>STM32_PPRE1_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV1&#160;&#160;&#160;(0 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00349">349</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gae205bae3cec6b45723d687bc2b7a4e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae205bae3cec6b45723d687bc2b7a4e38">&sect;&nbsp;</a></span>STM32_PPRE1_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV2&#160;&#160;&#160;(4 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00350">350</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga18b34bc52ebebd209fffb01002b2bc98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18b34bc52ebebd209fffb01002b2bc98">&sect;&nbsp;</a></span>STM32_PPRE1_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV4&#160;&#160;&#160;(5 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00351">351</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab7b100956dae0246dd9faa0a54010b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7b100956dae0246dd9faa0a54010b17">&sect;&nbsp;</a></span>STM32_PPRE1_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV8&#160;&#160;&#160;(6 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00352">352</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga750b0ba24dbebb1fac1a3b2330666350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga750b0ba24dbebb1fac1a3b2330666350">&sect;&nbsp;</a></span>STM32_PPRE1_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV16&#160;&#160;&#160;(7 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 16. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00353">353</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga1f060a9c04d41d319f2e2d9a82f96c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f060a9c04d41d319f2e2d9a82f96c37">&sect;&nbsp;</a></span>STM32_PPRE2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_MASK&#160;&#160;&#160;(7 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPRE2 mask. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00355">355</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga9883bc736b03534d09789f13a6026c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9883bc736b03534d09789f13a6026c31">&sect;&nbsp;</a></span>STM32_PPRE2_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV1&#160;&#160;&#160;(0 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00356">356</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga55e0199e60c0551b8fae6b8eb49d6364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55e0199e60c0551b8fae6b8eb49d6364">&sect;&nbsp;</a></span>STM32_PPRE2_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV2&#160;&#160;&#160;(4 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00357">357</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaa85c01042fcee21da997473f4f42ba78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa85c01042fcee21da997473f4f42ba78">&sect;&nbsp;</a></span>STM32_PPRE2_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV4&#160;&#160;&#160;(5 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00358">358</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga0db040c759cc09cee6261301a952d862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0db040c759cc09cee6261301a952d862">&sect;&nbsp;</a></span>STM32_PPRE2_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV8&#160;&#160;&#160;(6 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00359">359</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaf986782e091335aeaf0235635d20353d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf986782e091335aeaf0235635d20353d">&sect;&nbsp;</a></span>STM32_PPRE2_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV16&#160;&#160;&#160;(7 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 16. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00360">360</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga909ef4741c53a4bd260f6397df5789ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga909ef4741c53a4bd260f6397df5789ec">&sect;&nbsp;</a></span>STM32_RTCPRE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCPRE_MASK&#160;&#160;&#160;(31 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTCPRE mask. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00362">362</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga668d903188b95c3a6acea4849c451f44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga668d903188b95c3a6acea4849c451f44">&sect;&nbsp;</a></span>STM32_MCO1SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1SEL_MASK&#160;&#160;&#160;(3 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO1 mask. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00364">364</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga93f4edcadf54e0bc4f4e3acd21ef5a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f4edcadf54e0bc4f4e3acd21ef5a44">&sect;&nbsp;</a></span>STM32_MCO1SEL_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1SEL_HSI&#160;&#160;&#160;(0 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI clock on MCO1 pin. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00365">365</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaef68ecde5cfdb2eb63a4e0dc4203dfb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef68ecde5cfdb2eb63a4e0dc4203dfb0">&sect;&nbsp;</a></span>STM32_MCO1SEL_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1SEL_LSE&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE clock on MCO1 pin. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00366">366</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga43782ca2d60161f2c1884cdf2edf3a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43782ca2d60161f2c1884cdf2edf3a02">&sect;&nbsp;</a></span>STM32_MCO1SEL_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1SEL_HSE&#160;&#160;&#160;(2 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE clock on MCO1 pin. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00367">367</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga15b77bc569d070ffd9edcb8b965495d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15b77bc569d070ffd9edcb8b965495d1">&sect;&nbsp;</a></span>STM32_MCO1SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1SEL_PLL&#160;&#160;&#160;(3 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock on MCO1 pin. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00368">368</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab139e7db05f3728d035608d21620e7e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab139e7db05f3728d035608d21620e7e6">&sect;&nbsp;</a></span>STM32_I2SSRC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2SSRC_MASK&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2CSRC mask. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00370">370</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6ec5ae31fe6f8399980da7b3ed18339f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ec5ae31fe6f8399980da7b3ed18339f">&sect;&nbsp;</a></span>STM32_I2SSRC_PLLI2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2SSRC_PLLI2S&#160;&#160;&#160;(0 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2SSRC is PLLI2S. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00371">371</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga9c77a0b0d7277366278f6394b63ec82b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c77a0b0d7277366278f6394b63ec82b">&sect;&nbsp;</a></span>STM32_I2SSRC_CKIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2SSRC_CKIN&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S_CKIN is PLLI2S. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00372">372</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga51d9aa292fc45538e6618326d44b7f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d9aa292fc45538e6618326d44b7f04">&sect;&nbsp;</a></span>STM32_MCO1PRE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1PRE_MASK&#160;&#160;&#160;(7 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO1PRE mask. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00374">374</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaa0d3cf5f81a9cb3076b962693c5f1139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0d3cf5f81a9cb3076b962693c5f1139">&sect;&nbsp;</a></span>STM32_MCO1PRE_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1PRE_DIV1&#160;&#160;&#160;(0 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO1 divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00375">375</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga63fd32c850363dab843d896ded75b27d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63fd32c850363dab843d896ded75b27d">&sect;&nbsp;</a></span>STM32_MCO1PRE_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1PRE_DIV2&#160;&#160;&#160;(4 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO1 divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00376">376</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab2dfe1b51f3a511f4d4efc0050a22356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2dfe1b51f3a511f4d4efc0050a22356">&sect;&nbsp;</a></span>STM32_MCO1PRE_DIV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1PRE_DIV3&#160;&#160;&#160;(5 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO1 divided by 3. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00377">377</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaca7e3d23b5aea69f894795fec19bb48a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca7e3d23b5aea69f894795fec19bb48a">&sect;&nbsp;</a></span>STM32_MCO1PRE_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1PRE_DIV4&#160;&#160;&#160;(6 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO1 divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00378">378</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga3d5300d18efcb934276a47dddff56746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d5300d18efcb934276a47dddff56746">&sect;&nbsp;</a></span>STM32_MCO1PRE_DIV5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1PRE_DIV5&#160;&#160;&#160;(7 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO1 divided by 5. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00379">379</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga736453f6dc86e14fb381ac0d3e88f1c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga736453f6dc86e14fb381ac0d3e88f1c1">&sect;&nbsp;</a></span>STM32_MCO2PRE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2PRE_MASK&#160;&#160;&#160;(7 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO2PRE mask. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00381">381</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gac74c55a516dd0fffffee3bb486f52c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac74c55a516dd0fffffee3bb486f52c0c">&sect;&nbsp;</a></span>STM32_MCO2PRE_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2PRE_DIV1&#160;&#160;&#160;(0 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO2 divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00382">382</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaba5f392ef3174dff531a8d203199081f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba5f392ef3174dff531a8d203199081f">&sect;&nbsp;</a></span>STM32_MCO2PRE_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2PRE_DIV2&#160;&#160;&#160;(4 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO2 divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00383">383</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga04e5eafebad884f16c6bf865b07b64b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04e5eafebad884f16c6bf865b07b64b1">&sect;&nbsp;</a></span>STM32_MCO2PRE_DIV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2PRE_DIV3&#160;&#160;&#160;(5 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO2 divided by 3. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00384">384</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaf1c7396d67497e5d84ec949dca248520"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1c7396d67497e5d84ec949dca248520">&sect;&nbsp;</a></span>STM32_MCO2PRE_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2PRE_DIV4&#160;&#160;&#160;(6 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO2 divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00385">385</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga107d5b32f212fee69d3be7d7b51c3410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga107d5b32f212fee69d3be7d7b51c3410">&sect;&nbsp;</a></span>STM32_MCO2PRE_DIV5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2PRE_DIV5&#160;&#160;&#160;(7 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO2 divided by 5. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00386">386</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga7ad64a30716417496cc5c1fe86e4a3d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ad64a30716417496cc5c1fe86e4a3d4">&sect;&nbsp;</a></span>STM32_MCO2SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2SEL_MASK&#160;&#160;&#160;(3 &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO2 mask. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00388">388</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gac8344cb5f61736b164ad810d886649ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8344cb5f61736b164ad810d886649ca">&sect;&nbsp;</a></span>STM32_MCO2SEL_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2SEL_SYSCLK&#160;&#160;&#160;(0 &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK clock on MCO2 pin. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00389">389</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga8b218eae7fb302bcdc962420ec1b4a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b218eae7fb302bcdc962420ec1b4a73">&sect;&nbsp;</a></span>STM32_MCO2SEL_PLLI2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2SEL_PLLI2S&#160;&#160;&#160;(1 &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLLI2S clock on MCO2 pin. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00390">390</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gacc6de16b70be0266bc6d76ad2f157e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc6de16b70be0266bc6d76ad2f157e21">&sect;&nbsp;</a></span>STM32_MCO2SEL_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2SEL_HSE&#160;&#160;&#160;(2 &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE clock on MCO2 pin. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00391">391</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaf59c260790f17f130a1b1af980695082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf59c260790f17f130a1b1af980695082">&sect;&nbsp;</a></span>STM32_MCO2SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2SEL_PLL&#160;&#160;&#160;(3 &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock on MCO2 pin. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00392">392</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gadc76bea9e62a1882b176a1e14292b69f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc76bea9e62a1882b176a1e14292b69f">&sect;&nbsp;</a></span>STM32_PLLI2SN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLI2SN_MASK&#160;&#160;&#160;(511 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLLI2SN mask. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00398">398</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaf4324b18a9b2c5d7ece3d88c3f5097df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4324b18a9b2c5d7ece3d88c3f5097df">&sect;&nbsp;</a></span>STM32_PLLI2SR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLI2SR_MASK&#160;&#160;&#160;(7 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLLI2SR mask. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00399">399</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gafd2e1233f00f5b0b087ae661e7bc60c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd2e1233f00f5b0b087ae661e7bc60c0">&sect;&nbsp;</a></span>STM32_RTCSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_MASK&#160;&#160;&#160;(3 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC source mask. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00406">406</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a">hal_lld_backup_domain_init()</a>.</p>

</div>
</div>
<a id="ga5ab9353b28c9eb66d0713d0d29170550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ab9353b28c9eb66d0713d0d29170550">&sect;&nbsp;</a></span>STM32_RTCSEL_NOCLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_NOCLOCK&#160;&#160;&#160;(0 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No RTC source. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00407">407</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gacebd50151baf59de1d9185874b85b709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacebd50151baf59de1d9185874b85b709">&sect;&nbsp;</a></span>STM32_RTCSEL_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_LSE&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC source is LSE. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00408">408</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gac5132550f1ca29b308396261787a3700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5132550f1ca29b308396261787a3700">&sect;&nbsp;</a></span>STM32_RTCSEL_LSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_LSI&#160;&#160;&#160;(2 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC source is LSI. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00409">409</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab364b1de8f49e6c04ae8b7a90360c7e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab364b1de8f49e6c04ae8b7a90360c7e2">&sect;&nbsp;</a></span>STM32_RTCSEL_HSEDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_HSEDIV&#160;&#160;&#160;(3 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC source is HSE divided. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00410">410</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaffb519ca907542b6bff9104700c0009d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffb519ca907542b6bff9104700c0009d">&sect;&nbsp;</a></span>STM32_NO_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_NO_INIT&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the PWR/RCC initialization in the HAL. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00425">425</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab70d9b5c3764aac6282d594d8f6a88ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab70d9b5c3764aac6282d594d8f6a88ec">&sect;&nbsp;</a></span>STM32_PVD_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PVD_ENABLE&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the programmable voltage detector. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00432">432</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6f4f9c19c6b1a1c3694278a542e3c60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f4f9c19c6b1a1c3694278a542e3c60d">&sect;&nbsp;</a></span>STM32_PLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets voltage level for programmable voltage detector. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00439">439</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init()</a>.</p>

</div>
</div>
<a id="ga2fc47be2589d2a861f2a7e94048d7035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fc47be2589d2a861f2a7e94048d7035">&sect;&nbsp;</a></span>STM32_BKPRAM_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_BKPRAM_ENABLE&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the backup RAM regulator. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00446">446</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga2044f0288f2c20b27d6eee1e1a1e6256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2044f0288f2c20b27d6eee1e1a1e6256">&sect;&nbsp;</a></span>STM32_HSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSI_ENABLED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the HSI clock source. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00453">453</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga02b4e3e6222baab7ee448cbbb2273370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02b4e3e6222baab7ee448cbbb2273370">&sect;&nbsp;</a></span>STM32_LSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSI_ENABLED&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the LSI clock source. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00460">460</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">&sect;&nbsp;</a></span>STM32_HSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSE_ENABLED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the HSE clock source. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00467">467</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga05b49e91f478558d33b2b862718758fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05b49e91f478558d33b2b862718758fa">&sect;&nbsp;</a></span>STM32_LSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSE_ENABLED&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the LSE clock source. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00474">474</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab61440cd331858b31458b3ce72abf906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab61440cd331858b31458b3ce72abf906">&sect;&nbsp;</a></span>STM32_CLOCK48_REQUIRED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CLOCK48_REQUIRED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB/SDIO clock setting. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00481">481</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga29204b81c265dd6e124fbcf12a2c8d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29204b81c265dd6e124fbcf12a2c8d6f">&sect;&nbsp;</a></span>STM32_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main clock source selection. </p>
<dl class="section note"><dt>Note</dt><dd>If the selected clock source is not the PLL then the PLL is not initialized and started. </dd>
<dd>
The default value is calculated for a 168MHz system clock from an external 8MHz HSE clock. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00492">492</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga811cfbd049f0ab00976def9593849d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga811cfbd049f0ab00976def9593849d32">&sect;&nbsp;</a></span>STM32_PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock source for the PLLs. </p>
<dl class="section note"><dt>Note</dt><dd>This setting has only effect if the PLL is selected as the system clock source. </dd>
<dd>
The default value is calculated for a 168MHz system clock from an external 8MHz HSE clock. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00504">504</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gacba56aaa8c0bd717ad217771ee8300c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacba56aaa8c0bd717ad217771ee8300c2">&sect;&nbsp;</a></span>STM32_PLLM_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLM_VALUE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLM divider value. </p>
<dl class="section note"><dt>Note</dt><dd>The allowed values are 2..63. </dd>
<dd>
The default value is calculated for a 168MHz system clock from an external 8MHz HSE clock. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00514">514</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga42a8bb439be9c6c643c7ab48f02ee662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42a8bb439be9c6c643c7ab48f02ee662">&sect;&nbsp;</a></span>STM32_PLLN_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLN_VALUE&#160;&#160;&#160;336</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLN multiplier value. </p>
<dl class="section note"><dt>Note</dt><dd>The allowed values are 192..432. </dd>
<dd>
The default value is calculated for a 168MHz system clock from an external 8MHz HSE clock. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00524">524</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga0a2a10496ad437bb1bf6bf23892148e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a2a10496ad437bb1bf6bf23892148e4">&sect;&nbsp;</a></span>STM32_PLLP_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLP_VALUE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLP divider value. </p>
<dl class="section note"><dt>Note</dt><dd>The allowed values are 2, 4, 6, 8. </dd>
<dd>
The default value is calculated for a 168MHz system clock from an external 8MHz HSE clock. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00534">534</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gadc27d1e2fcdedcb56fc15a41e5f43d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc27d1e2fcdedcb56fc15a41e5f43d91">&sect;&nbsp;</a></span>STM32_PLLQ_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLQ_VALUE&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLQ multiplier value. </p>
<dl class="section note"><dt>Note</dt><dd>The allowed values are 2..15. </dd>
<dd>
The default value is calculated for a 168MHz system clock from an external 8MHz HSE clock. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00544">544</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga035ea0d8259c0f89306c6a7d344705f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga035ea0d8259c0f89306c6a7d344705f2">&sect;&nbsp;</a></span>STM32_HPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB prescaler value. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00604">604</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f9c3734d5d06c9ccd5214af5c78c4f8">&sect;&nbsp;</a></span>STM32_PPRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 prescaler value. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00611">611</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga3670f3886d02bb3010016bbf0db0db83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3670f3886d02bb3010016bbf0db0db83">&sect;&nbsp;</a></span>STM32_PPRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 prescaler value. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00618">618</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga945eb1f70822303bd0191ef633e5eaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga945eb1f70822303bd0191ef633e5eaca">&sect;&nbsp;</a></span>STM32_RTCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC clock source. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00625">625</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a">hal_lld_backup_domain_init()</a>.</p>

</div>
</div>
<a id="gaea50a21db71009ebc7951180dc0d29ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea50a21db71009ebc7951180dc0d29ea">&sect;&nbsp;</a></span>STM32_RTCPRE_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCPRE_VALUE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC HSE prescaler value. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00632">632</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga66f4dea2ca69a6afdc2a05593ddb4999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66f4dea2ca69a6afdc2a05593ddb4999">&sect;&nbsp;</a></span>STM32_MCO1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1SEL&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga93f4edcadf54e0bc4f4e3acd21ef5a44">STM32_MCO1SEL_HSI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCO1 clock source value. </p>
<dl class="section note"><dt>Note</dt><dd>The default value outputs HSI clock on MCO1 pin. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00640">640</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaeadb80a063dd3d4975ca3947a18ff995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeadb80a063dd3d4975ca3947a18ff995">&sect;&nbsp;</a></span>STM32_MCO1PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1PRE&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gaa0d3cf5f81a9cb3076b962693c5f1139">STM32_MCO1PRE_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCO1 prescaler value. </p>
<dl class="section note"><dt>Note</dt><dd>The default value outputs HSI clock on MCO1 pin. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00648">648</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gada1164056ea271b26c923140f69ace87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada1164056ea271b26c923140f69ace87">&sect;&nbsp;</a></span>STM32_MCO2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2SEL&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gac8344cb5f61736b164ad810d886649ca">STM32_MCO2SEL_SYSCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCO2 clock source value. </p>
<dl class="section note"><dt>Note</dt><dd>The default value outputs SYSCLK / 5 on MCO2 pin. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00656">656</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga7625378f7bf7e1a50a58739742839619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7625378f7bf7e1a50a58739742839619">&sect;&nbsp;</a></span>STM32_MCO2PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2PRE&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga107d5b32f212fee69d3be7d7b51c3410">STM32_MCO2PRE_DIV5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCO2 prescaler value. </p>
<dl class="section note"><dt>Note</dt><dd>The default value outputs SYSCLK / 5 on MCO2 pin. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00664">664</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga54203015c2973969adee1dd719010d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54203015c2973969adee1dd719010d3a">&sect;&nbsp;</a></span>STM32_I2SSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2SSRC&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga9c77a0b0d7277366278f6394b63ec82b">STM32_I2SSRC_CKIN</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S clock source. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00671">671</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaa2179285dbf70d5d5a370c3353737813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2179285dbf70d5d5a370c3353737813">&sect;&nbsp;</a></span>STM32_PLLI2SN_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLI2SN_VALUE&#160;&#160;&#160;192</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLI2SN multiplier value. </p>
<dl class="section note"><dt>Note</dt><dd>The allowed values are 192..432. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00679">679</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaa6385bafac509e5ef0926a722fc54adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6385bafac509e5ef0926a722fc54adb">&sect;&nbsp;</a></span>STM32_PLLI2SR_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLI2SR_VALUE&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLI2SR multiplier value. </p>
<dl class="section note"><dt>Note</dt><dd>The allowed values are 2..7. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00687">687</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga33922bdd7e2781286b82d9e778c98b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33922bdd7e2781286b82d9e778c98b3f">&sect;&nbsp;</a></span>STM32_PLLSAIQ_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSAIQ_VALUE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLSAIQ value. </p>
<dl class="section note"><dt>Note</dt><dd>The allowed values are 2..15. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00695">695</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gadad1367e1eb26c3a6df6a358f44ce98e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadad1367e1eb26c3a6df6a358f44ce98e">&sect;&nbsp;</a></span>STM32_PLLSAIN_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSAIN_VALUE&#160;&#160;&#160;120</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLSAIQ value. </p>
<dl class="section note"><dt>Note</dt><dd>The allowed values are 49..432. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00703">703</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga0af6595a246fb86838a9c212d2451f23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0af6595a246fb86838a9c212d2451f23">&sect;&nbsp;</a></span>STM32_PLLSAIR_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSAIR_VALUE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLSAIQ value. </p>
<dl class="section note"><dt>Note</dt><dd>The allowed values are 2..7. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00711">711</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga0b2e7644734b6b3773a9252ba3dff048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b2e7644734b6b3773a9252ba3dff048">&sect;&nbsp;</a></span>STM32_0WS_THRESHOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_0WS_THRESHOLD&#160;&#160;&#160;30000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum frequency thresholds and wait states for flash access. </p>
<dl class="section note"><dt>Note</dt><dd>The values are valid for 2.7V to 3.6V supply range. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l00744">744</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga97c9f16468ea7467b0911bdb042b142f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97c9f16468ea7467b0911bdb042b142f">&sect;&nbsp;</a></span>STM32_PLLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLM&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gacba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32_PLLM field. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01032">1032</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga0b32be6543b6d55b0505288f268ddbe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b32be6543b6d55b0505288f268ddbe1">&sect;&nbsp;</a></span>STM32_PLLCLKIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLCLKIN&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group___h_a_l.html#gacba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLs input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01041">1041</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga50581c0af9cad3a47d3a72476236a810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50581c0af9cad3a47d3a72476236a810">&sect;&nbsp;</a></span>STM32_ACTIVATE_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ACTIVATE_PLL&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL activation flag. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01066">1066</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga63169967f5d9bffe007dc92f6148da96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63169967f5d9bffe007dc92f6148da96">&sect;&nbsp;</a></span>STM32_PLLN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLN&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32_PLLN field. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01076">1076</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga1946fac37c10bb94e6daa17dc4e6138e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1946fac37c10bb94e6daa17dc4e6138e">&sect;&nbsp;</a></span>STM32_PLLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLP&#160;&#160;&#160;(0 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32_PLLP field. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01085">1085</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga26c62d05f62b04754eb986ca83d63e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26c62d05f62b04754eb986ca83d63e7c">&sect;&nbsp;</a></span>STM32_PLLQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLQ&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gadc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32_PLLQ field. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01101">1101</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gad537b9f020ad589c5a1b78f27316f8ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad537b9f020ad589c5a1b78f27316f8ef">&sect;&nbsp;</a></span>STM32_PLLVCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLVCO&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group___h_a_l.html#ga42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL VCO frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01109">1109</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga551b4e93d2b76245c4b912ebfc54f9f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga551b4e93d2b76245c4b912ebfc54f9f3">&sect;&nbsp;</a></span>STM32_PLLCLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLCLKOUT&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a> / <a class="el" href="group___h_a_l.html#ga0a2a10496ad437bb1bf6bf23892148e4">STM32_PLLP_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01121">1121</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga81594f71c9bc1c1fde4e5207e5133777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81594f71c9bc1c1fde4e5207e5133777">&sect;&nbsp;</a></span>STM32_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SYSCLK&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System clock source. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01134">1134</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga918128f20df10ac68bd73605007bccf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga918128f20df10ac68bd73605007bccf1">&sect;&nbsp;</a></span>STM32_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HCLK&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01201">1201</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga79d8b0164de9c4437da78024b0ed94cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79d8b0164de9c4437da78024b0ed94cb">&sect;&nbsp;</a></span>STM32_PCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK1&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01233">1233</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p>Referenced by <a class="el" href="group___s_e_r_i_a_l.html#ga1372d57b3f311c90563333c298cb9cc6">usart_init()</a>, and <a class="el" href="group___u_a_r_t.html#gaa60b9897ec88cdba97c66c44f8e0d3a3">usart_start()</a>.</p>

</div>
</div>
<a id="ga2a19a811dd0dadfed94695a579997cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a19a811dd0dadfed94695a579997cec">&sect;&nbsp;</a></span>STM32_PCLK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK2&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01257">1257</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p>Referenced by <a class="el" href="group___s_e_r_i_a_l.html#ga1372d57b3f311c90563333c298cb9cc6">usart_init()</a>, and <a class="el" href="group___u_a_r_t.html#gaa60b9897ec88cdba97c66c44f8e0d3a3">usart_start()</a>.</p>

</div>
</div>
<a id="ga0085c975246931b0437d1ac1517dd991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0085c975246931b0437d1ac1517dd991">&sect;&nbsp;</a></span>STM32_ACTIVATE_PLLI2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ACTIVATE_PLLI2S&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLI2S activation flag. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01284">1284</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga45edcd61a04651439c284de848bfa809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45edcd61a04651439c284de848bfa809">&sect;&nbsp;</a></span>STM32_PLLI2SN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLI2SN&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gaa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32_PLLI2SN field. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01294">1294</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaaade70a783a8516086a8211a94393a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaade70a783a8516086a8211a94393a84">&sect;&nbsp;</a></span>STM32_PLLI2SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLI2SR&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gaa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32_PLLI2SR field. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01304">1304</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga408a5ad4e6af6c53ff3ee1a01840dc42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga408a5ad4e6af6c53ff3ee1a01840dc42">&sect;&nbsp;</a></span>STM32_ACTIVATE_PLLSAI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ACTIVATE_PLLSAI&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLSAI activation flag. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01312">1312</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga01f74236e61505d7965975ba00f4cf90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01f74236e61505d7965975ba00f4cf90">&sect;&nbsp;</a></span>STM32_PLLSAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSAIN&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gadad1367e1eb26c3a6df6a358f44ce98e">STM32_PLLSAIN_VALUE</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32_PLLSAIN field. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01319">1319</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gad6b08353dfb4dfbbe7e083c89ad02a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6b08353dfb4dfbbe7e083c89ad02a66">&sect;&nbsp;</a></span>STM32_PLLSAIQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSAIQ&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga33922bdd7e2781286b82d9e778c98b3f">STM32_PLLSAIQ_VALUE</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32_PLLSAIQ field. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01329">1329</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaf6677bb6942189263c5b626218ec9119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6677bb6942189263c5b626218ec9119">&sect;&nbsp;</a></span>STM32_PLLSAIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSAIR&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga0af6595a246fb86838a9c212d2451f23">STM32_PLLSAIR_VALUE</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32_PLLSAIR field. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01339">1339</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab7d88211678e05d307ef77d888dd2ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7d88211678e05d307ef77d888dd2ee2">&sect;&nbsp;</a></span>STM32_PLLI2SVCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLI2SVCO&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group___h_a_l.html#gaa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL VCO frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01347">1347</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga10c199a0627313131ae245fd4ecdef3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10c199a0627313131ae245fd4ecdef3a">&sect;&nbsp;</a></span>STM32_PLLI2SCLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLI2SCLKOUT&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gab7d88211678e05d307ef77d888dd2ee2">STM32_PLLI2SVCO</a> / <a class="el" href="group___h_a_l.html#gaa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLI2S output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01360">1360</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga21cdcd3e60626026a78b4a8e70f9d47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21cdcd3e60626026a78b4a8e70f9d47d">&sect;&nbsp;</a></span>STM32_MCO1DIVCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1DIVCLK&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCO1 divider clock. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01366">1366</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga77c1274722d618f3611bba230c730de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77c1274722d618f3611bba230c730de8">&sect;&nbsp;</a></span>STM32_MCO1CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1CLK&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga21cdcd3e60626026a78b4a8e70f9d47d">STM32_MCO1DIVCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCO1 output pin clock. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01381">1381</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga5be0ea978182dca835b72946674a26f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5be0ea978182dca835b72946674a26f5">&sect;&nbsp;</a></span>STM32_MCO2DIVCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2DIVCLK&#160;&#160;&#160;STM32_HSECLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCO2 divider clock. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01398">1398</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga95bb2d37331070df33abe7d5677b1643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bb2d37331070df33abe7d5677b1643">&sect;&nbsp;</a></span>STM32_MCO2CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2CLK&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga5be0ea978182dca835b72946674a26f5">STM32_MCO2DIVCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCO2 output pin clock. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01413">1413</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab8144c2af57de000f8c94863e2caa9a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8144c2af57de000f8c94863e2caa9a0">&sect;&nbsp;</a></span>STM32_RTCPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCPRE&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gaea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC HSE divider setting. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01431">1431</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab238ab776bcb3e1c2fa32d54b0919872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab238ab776bcb3e1c2fa32d54b0919872">&sect;&nbsp;</a></span>STM32_HSEDIVCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSEDIVCLK&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group___h_a_l.html#gaea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSE divider toward RTC clock. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01441">1441</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga0fe3df90a74776d29cc824a0e24069b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fe3df90a74776d29cc824a0e24069b5">&sect;&nbsp;</a></span>STM32_RTCCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCCLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC clock. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01450">1450</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab51da85c31d935b42e5ab9fda2224005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab51da85c31d935b42e5ab9fda2224005">&sect;&nbsp;</a></span>STM32_PLL48CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL48CLK&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a> / <a class="el" href="group___h_a_l.html#gadc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>48MHz frequency. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01465">1465</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga8d53f5e948e73dc86013349c17f742f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d53f5e948e73dc86013349c17f742f3">&sect;&nbsp;</a></span>STM32_TIMCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIMCLK1&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock of timers connected to APB1 (Timers 2, 3, 4, 5, 6, 7, 12, 13, 14). </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01475">1475</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gacacec831f4aa8037c710ab56c7a73686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacacec831f4aa8037c710ab56c7a73686">&sect;&nbsp;</a></span>STM32_TIMCLK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIMCLK2&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock of timers connected to APB2 (Timers 1, 8, 9, 10, 11). </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01484">1484</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga59b3885d4e2a3f63cfeb9ae58b6da563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59b3885d4e2a3f63cfeb9ae58b6da563">&sect;&nbsp;</a></span>STM32_FLASHBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_FLASHBITS&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash settings. </p>

<p>Definition at line <a class="el" href="hal__lld_8h_source.html#l01493">1493</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gafd89c1650df524d95aef39b8bc38170d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd89c1650df524d95aef39b8bc38170d">&sect;&nbsp;</a></span>halInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void halInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HAL initialization. </p>
<p>This function invokes the low level initialization code then initializes all the drivers enabled in the HAL. Finally the board-specific initialization is performed by invoking <code>boardInit()</code> (usually defined in <code>board.c</code>).</p>
<dl class="section user"><dt>Function Class:</dt><dd>Initializer, this function just initializes an object and can be invoked before the kernel is initialized. </dd></dl>

<p>Definition at line <a class="el" href="hal_8c_source.html#l00056">56</a> of file <a class="el" href="hal_8c_source.html">hal.c</a>.</p>

<p>References <a class="el" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init()</a>, and <a class="el" href="group___p_a_l.html#ga5a9743283a30e13f2513f5abbcac9f97">palInit</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group___h_a_l_gafd89c1650df524d95aef39b8bc38170d_cgraph.png" border="0" usemap="#group___h_a_l_gafd89c1650df524d95aef39b8bc38170d_cgraph" alt=""/></div>
<map name="group___h_a_l_gafd89c1650df524d95aef39b8bc38170d_cgraph" id="group___h_a_l_gafd89c1650df524d95aef39b8bc38170d_cgraph">
<area shape="rect" id="node2" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f" title="Low level HAL driver initialization. " alt="" coords="104,29,175,53"/>
<area shape="rect" id="node3" href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a" title="Initializes the backup domain. " alt="" coords="223,5,375,29"/>
<area shape="rect" id="node4" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2" title="STM32 DMA helper initialization. " alt="" coords="270,53,327,77"/>
</map>
</div>

</div>
</div>
<a id="ga7c20e7cc2204e118a5c21c5fa04a510a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c20e7cc2204e118a5c21c5fa04a510a">&sect;&nbsp;</a></span>hal_lld_backup_domain_init()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void hal_lld_backup_domain_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initializes the backup domain. </p>
<dl class="section note"><dt>Note</dt><dd>WARNING! Changing clock source impossible without resetting of the whole BKP domain. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8c_source.html#l00054">54</a> of file <a class="el" href="hal__lld_8c_source.html">hal_lld.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32_f4xx___r_c_c.html#ga84908a40e204ae41f9c60bf23c78ad62">rccEnableBKPSRAM</a>, <a class="el" href="group___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>, and <a class="el" href="group___h_a_l.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init()</a>.</p>

</div>
</div>
<a id="ga07d5821e5a06754e2ce920c97890d06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07d5821e5a06754e2ce920c97890d06f">&sect;&nbsp;</a></span>hal_lld_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hal_lld_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low level HAL driver initialization. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Not an API, this function is for internal use only. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8c_source.html#l00114">114</a> of file <a class="el" href="hal__lld_8c_source.html">hal_lld.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit()</a>, <a class="el" href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a">hal_lld_backup_domain_init()</a>, <a class="el" href="group___s_t_m32_f4xx___r_c_c.html#gaf04440822c1098fc73a0a656b21436f2">rccEnablePWRInterface</a>, <a class="el" href="group___s_t_m32_f4xx___r_c_c.html#ga8df359ee65f922b632e93d056f00187b">rccResetAHB1</a>, <a class="el" href="group___s_t_m32_f4xx___r_c_c.html#ga3c55cb56707dd9de6a70fe619723c0ae">rccResetAHB2</a>, <a class="el" href="group___s_t_m32_f4xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>, <a class="el" href="group___s_t_m32_f4xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>, <a class="el" href="group___h_a_l.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>, and <a class="el" href="group___h_a_l.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#gafd89c1650df524d95aef39b8bc38170d">halInit()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group___h_a_l_ga07d5821e5a06754e2ce920c97890d06f_cgraph.png" border="0" usemap="#group___h_a_l_ga07d5821e5a06754e2ce920c97890d06f_cgraph" alt=""/></div>
<map name="group___h_a_l_ga07d5821e5a06754e2ce920c97890d06f_cgraph" id="group___h_a_l_ga07d5821e5a06754e2ce920c97890d06f_cgraph">
<area shape="rect" id="node2" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2" title="STM32 DMA helper initialization. " alt="" coords="171,5,229,29"/>
<area shape="rect" id="node3" href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a" title="Initializes the backup domain. " alt="" coords="124,53,276,77"/>
</map>
</div>

</div>
</div>
<a id="gacdc37c6e05255d6485d9dfe06cdf82f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdc37c6e05255d6485d9dfe06cdf82f5">&sect;&nbsp;</a></span>stm32_clock_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void stm32_clock_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32F2xx clocks and PLL initialization. </p>
<dl class="section note"><dt>Note</dt><dd>All the involved constants come from the file <code>board.h</code>. </dd>
<dd>
This function should be invoked just after the system reset.</dd></dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8c_source.html#l00146">146</a> of file <a class="el" href="hal__lld_8c_source.html">hal_lld.c</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gaa3cd3e43291e81e795d642b79b6088e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3cd3e43291e81e795d642b79b6088e6">&sect;&nbsp;</a></span>SystemCoreClock</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SystemCoreClock = <a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CMSIS system core clock variable. </p>
<dl class="section note"><dt>Note</dt><dd>It is declared in system_stm32f4xx.h. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld_8c_source.html#l00039">39</a> of file <a class="el" href="hal__lld_8c_source.html">hal_lld.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Nov 3 2016 09:43:53 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
