{
  "module_name": "qcom,sa8775p-gcc.h",
  "hash_id": "79e08cc443513ecabd7bdf630671dd2598613b1206ecbdc875b6f28fecca5e74",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,sa8775p-gcc.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_QCOM_GCC_SA8775P_H\n#define _DT_BINDINGS_CLK_QCOM_GCC_SA8775P_H\n\n \n#define GCC_GPLL0\t\t\t\t\t0\n#define GCC_GPLL0_OUT_EVEN\t\t\t\t1\n#define GCC_GPLL1\t\t\t\t\t2\n#define GCC_GPLL4\t\t\t\t\t3\n#define GCC_GPLL5\t\t\t\t\t4\n#define GCC_GPLL7\t\t\t\t\t5\n#define GCC_GPLL9\t\t\t\t\t6\n#define GCC_AGGRE_NOC_QUPV3_AXI_CLK\t\t\t7\n#define GCC_AGGRE_UFS_CARD_AXI_CLK\t\t\t8\n#define GCC_AGGRE_UFS_PHY_AXI_CLK\t\t\t9\n#define GCC_AGGRE_USB2_PRIM_AXI_CLK\t\t\t10\n#define GCC_AGGRE_USB3_PRIM_AXI_CLK\t\t\t11\n#define GCC_AGGRE_USB3_SEC_AXI_CLK\t\t\t12\n#define GCC_AHB2PHY0_CLK\t\t\t\t13\n#define GCC_AHB2PHY2_CLK\t\t\t\t14\n#define GCC_AHB2PHY3_CLK\t\t\t\t15\n#define GCC_BOOT_ROM_AHB_CLK\t\t\t\t16\n#define GCC_CAMERA_AHB_CLK\t\t\t\t17\n#define GCC_CAMERA_HF_AXI_CLK\t\t\t\t18\n#define GCC_CAMERA_SF_AXI_CLK\t\t\t\t19\n#define GCC_CAMERA_THROTTLE_XO_CLK\t\t\t20\n#define GCC_CAMERA_XO_CLK\t\t\t\t21\n#define GCC_CFG_NOC_USB2_PRIM_AXI_CLK\t\t\t22\n#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK\t\t\t23\n#define GCC_CFG_NOC_USB3_SEC_AXI_CLK\t\t\t24\n#define GCC_DDRSS_GPU_AXI_CLK\t\t\t\t25\n#define GCC_DISP1_AHB_CLK\t\t\t\t26\n#define GCC_DISP1_HF_AXI_CLK\t\t\t\t27\n#define GCC_DISP1_XO_CLK\t\t\t\t28\n#define GCC_DISP_AHB_CLK\t\t\t\t29\n#define GCC_DISP_HF_AXI_CLK\t\t\t\t30\n#define GCC_DISP_XO_CLK\t\t\t\t\t31\n#define GCC_EDP_REF_CLKREF_EN\t\t\t\t32\n#define GCC_EMAC0_AXI_CLK\t\t\t\t33\n#define GCC_EMAC0_PHY_AUX_CLK\t\t\t\t34\n#define GCC_EMAC0_PHY_AUX_CLK_SRC\t\t\t35\n#define GCC_EMAC0_PTP_CLK\t\t\t\t36\n#define GCC_EMAC0_PTP_CLK_SRC\t\t\t\t37\n#define GCC_EMAC0_RGMII_CLK\t\t\t\t38\n#define GCC_EMAC0_RGMII_CLK_SRC\t\t\t\t39\n#define GCC_EMAC0_SLV_AHB_CLK\t\t\t\t40\n#define GCC_EMAC1_AXI_CLK\t\t\t\t41\n#define GCC_EMAC1_PHY_AUX_CLK\t\t\t\t42\n#define GCC_EMAC1_PHY_AUX_CLK_SRC\t\t\t43\n#define GCC_EMAC1_PTP_CLK\t\t\t\t44\n#define GCC_EMAC1_PTP_CLK_SRC\t\t\t\t45\n#define GCC_EMAC1_RGMII_CLK\t\t\t\t46\n#define GCC_EMAC1_RGMII_CLK_SRC\t\t\t\t47\n#define GCC_EMAC1_SLV_AHB_CLK\t\t\t\t48\n#define GCC_GP1_CLK\t\t\t\t\t49\n#define GCC_GP1_CLK_SRC\t\t\t\t\t50\n#define GCC_GP2_CLK\t\t\t\t\t51\n#define GCC_GP2_CLK_SRC\t\t\t\t\t52\n#define GCC_GP3_CLK\t\t\t\t\t53\n#define GCC_GP3_CLK_SRC\t\t\t\t\t54\n#define GCC_GP4_CLK\t\t\t\t\t55\n#define GCC_GP4_CLK_SRC\t\t\t\t\t56\n#define GCC_GP5_CLK\t\t\t\t\t57\n#define GCC_GP5_CLK_SRC\t\t\t\t\t58\n#define GCC_GPU_CFG_AHB_CLK\t\t\t\t59\n#define GCC_GPU_GPLL0_CLK_SRC\t\t\t\t60\n#define GCC_GPU_GPLL0_DIV_CLK_SRC\t\t\t61\n#define GCC_GPU_MEMNOC_GFX_CLK\t\t\t\t62\n#define GCC_GPU_SNOC_DVM_GFX_CLK\t\t\t63\n#define GCC_GPU_TCU_THROTTLE_AHB_CLK\t\t\t64\n#define GCC_GPU_TCU_THROTTLE_CLK\t\t\t65\n#define GCC_PCIE_0_AUX_CLK\t\t\t\t66\n#define GCC_PCIE_0_AUX_CLK_SRC\t\t\t\t67\n#define GCC_PCIE_0_CFG_AHB_CLK\t\t\t\t68\n#define GCC_PCIE_0_MSTR_AXI_CLK\t\t\t\t69\n#define GCC_PCIE_0_PHY_AUX_CLK\t\t\t\t70\n#define GCC_PCIE_0_PHY_AUX_CLK_SRC\t\t\t71\n#define GCC_PCIE_0_PHY_RCHNG_CLK\t\t\t72\n#define GCC_PCIE_0_PHY_RCHNG_CLK_SRC\t\t\t73\n#define GCC_PCIE_0_PIPE_CLK\t\t\t\t74\n#define GCC_PCIE_0_PIPE_CLK_SRC\t\t\t\t75\n#define GCC_PCIE_0_PIPE_DIV_CLK_SRC\t\t\t76\n#define GCC_PCIE_0_PIPEDIV2_CLK\t\t\t\t77\n#define GCC_PCIE_0_SLV_AXI_CLK\t\t\t\t78\n#define GCC_PCIE_0_SLV_Q2A_AXI_CLK\t\t\t79\n#define GCC_PCIE_1_AUX_CLK\t\t\t\t80\n#define GCC_PCIE_1_AUX_CLK_SRC\t\t\t\t81\n#define GCC_PCIE_1_CFG_AHB_CLK\t\t\t\t82\n#define GCC_PCIE_1_MSTR_AXI_CLK\t\t\t\t83\n#define GCC_PCIE_1_PHY_AUX_CLK\t\t\t\t84\n#define GCC_PCIE_1_PHY_AUX_CLK_SRC\t\t\t85\n#define GCC_PCIE_1_PHY_RCHNG_CLK\t\t\t86\n#define GCC_PCIE_1_PHY_RCHNG_CLK_SRC\t\t\t87\n#define GCC_PCIE_1_PIPE_CLK\t\t\t\t88\n#define GCC_PCIE_1_PIPE_CLK_SRC\t\t\t\t89\n#define GCC_PCIE_1_PIPE_DIV_CLK_SRC\t\t\t90\n#define GCC_PCIE_1_PIPEDIV2_CLK\t\t\t\t91\n#define GCC_PCIE_1_SLV_AXI_CLK\t\t\t\t92\n#define GCC_PCIE_1_SLV_Q2A_AXI_CLK\t\t\t93\n#define GCC_PCIE_CLKREF_EN\t\t\t\t94\n#define GCC_PCIE_THROTTLE_CFG_CLK\t\t\t95\n#define GCC_PDM2_CLK\t\t\t\t\t96\n#define GCC_PDM2_CLK_SRC\t\t\t\t97\n#define GCC_PDM_AHB_CLK\t\t\t\t\t98\n#define GCC_PDM_XO4_CLK\t\t\t\t\t99\n#define GCC_QMIP_CAMERA_NRT_AHB_CLK\t\t\t100\n#define GCC_QMIP_CAMERA_RT_AHB_CLK\t\t\t101\n#define GCC_QMIP_DISP1_AHB_CLK\t\t\t\t102\n#define GCC_QMIP_DISP1_ROT_AHB_CLK\t\t\t103\n#define GCC_QMIP_DISP_AHB_CLK\t\t\t\t104\n#define GCC_QMIP_DISP_ROT_AHB_CLK\t\t\t105\n#define GCC_QMIP_VIDEO_CVP_AHB_CLK\t\t\t106\n#define GCC_QMIP_VIDEO_VCODEC_AHB_CLK\t\t\t107\n#define GCC_QMIP_VIDEO_VCPU_AHB_CLK\t\t\t108\n#define GCC_QUPV3_WRAP0_CORE_2X_CLK\t\t\t109\n#define GCC_QUPV3_WRAP0_CORE_CLK\t\t\t110\n#define GCC_QUPV3_WRAP0_S0_CLK\t\t\t\t111\n#define GCC_QUPV3_WRAP0_S0_CLK_SRC\t\t\t112\n#define GCC_QUPV3_WRAP0_S1_CLK\t\t\t\t113\n#define GCC_QUPV3_WRAP0_S1_CLK_SRC\t\t\t114\n#define GCC_QUPV3_WRAP0_S2_CLK\t\t\t\t115\n#define GCC_QUPV3_WRAP0_S2_CLK_SRC\t\t\t116\n#define GCC_QUPV3_WRAP0_S3_CLK\t\t\t\t117\n#define GCC_QUPV3_WRAP0_S3_CLK_SRC\t\t\t118\n#define GCC_QUPV3_WRAP0_S4_CLK\t\t\t\t119\n#define GCC_QUPV3_WRAP0_S4_CLK_SRC\t\t\t120\n#define GCC_QUPV3_WRAP0_S5_CLK\t\t\t\t121\n#define GCC_QUPV3_WRAP0_S5_CLK_SRC\t\t\t122\n#define GCC_QUPV3_WRAP0_S6_CLK\t\t\t\t123\n#define GCC_QUPV3_WRAP0_S6_CLK_SRC\t\t\t124\n#define GCC_QUPV3_WRAP1_CORE_2X_CLK\t\t\t125\n#define GCC_QUPV3_WRAP1_CORE_CLK\t\t\t126\n#define GCC_QUPV3_WRAP1_S0_CLK\t\t\t\t127\n#define GCC_QUPV3_WRAP1_S0_CLK_SRC\t\t\t128\n#define GCC_QUPV3_WRAP1_S1_CLK\t\t\t\t129\n#define GCC_QUPV3_WRAP1_S1_CLK_SRC\t\t\t130\n#define GCC_QUPV3_WRAP1_S2_CLK\t\t\t\t131\n#define GCC_QUPV3_WRAP1_S2_CLK_SRC\t\t\t132\n#define GCC_QUPV3_WRAP1_S3_CLK\t\t\t\t133\n#define GCC_QUPV3_WRAP1_S3_CLK_SRC\t\t\t134\n#define GCC_QUPV3_WRAP1_S4_CLK\t\t\t\t135\n#define GCC_QUPV3_WRAP1_S4_CLK_SRC\t\t\t136\n#define GCC_QUPV3_WRAP1_S5_CLK\t\t\t\t137\n#define GCC_QUPV3_WRAP1_S5_CLK_SRC\t\t\t138\n#define GCC_QUPV3_WRAP1_S6_CLK\t\t\t\t139\n#define GCC_QUPV3_WRAP1_S6_CLK_SRC\t\t\t140\n#define GCC_QUPV3_WRAP2_CORE_2X_CLK\t\t\t141\n#define GCC_QUPV3_WRAP2_CORE_CLK\t\t\t142\n#define GCC_QUPV3_WRAP2_S0_CLK\t\t\t\t143\n#define GCC_QUPV3_WRAP2_S0_CLK_SRC\t\t\t144\n#define GCC_QUPV3_WRAP2_S1_CLK\t\t\t\t145\n#define GCC_QUPV3_WRAP2_S1_CLK_SRC\t\t\t146\n#define GCC_QUPV3_WRAP2_S2_CLK\t\t\t\t147\n#define GCC_QUPV3_WRAP2_S2_CLK_SRC\t\t\t148\n#define GCC_QUPV3_WRAP2_S3_CLK\t\t\t\t149\n#define GCC_QUPV3_WRAP2_S3_CLK_SRC\t\t\t150\n#define GCC_QUPV3_WRAP2_S4_CLK\t\t\t\t151\n#define GCC_QUPV3_WRAP2_S4_CLK_SRC\t\t\t152\n#define GCC_QUPV3_WRAP2_S5_CLK\t\t\t\t153\n#define GCC_QUPV3_WRAP2_S5_CLK_SRC\t\t\t154\n#define GCC_QUPV3_WRAP2_S6_CLK\t\t\t\t155\n#define GCC_QUPV3_WRAP2_S6_CLK_SRC\t\t\t156\n#define GCC_QUPV3_WRAP3_CORE_2X_CLK\t\t\t157\n#define GCC_QUPV3_WRAP3_CORE_CLK\t\t\t158\n#define GCC_QUPV3_WRAP3_QSPI_CLK\t\t\t159\n#define GCC_QUPV3_WRAP3_S0_CLK\t\t\t\t160\n#define GCC_QUPV3_WRAP3_S0_CLK_SRC\t\t\t161\n#define GCC_QUPV3_WRAP3_S0_DIV_CLK_SRC\t\t\t162\n#define GCC_QUPV3_WRAP_0_M_AHB_CLK\t\t\t163\n#define GCC_QUPV3_WRAP_0_S_AHB_CLK\t\t\t164\n#define GCC_QUPV3_WRAP_1_M_AHB_CLK\t\t\t165\n#define GCC_QUPV3_WRAP_1_S_AHB_CLK\t\t\t166\n#define GCC_QUPV3_WRAP_2_M_AHB_CLK\t\t\t167\n#define GCC_QUPV3_WRAP_2_S_AHB_CLK\t\t\t168\n#define GCC_QUPV3_WRAP_3_M_AHB_CLK\t\t\t169\n#define GCC_QUPV3_WRAP_3_S_AHB_CLK\t\t\t170\n#define GCC_SDCC1_AHB_CLK\t\t\t\t171\n#define GCC_SDCC1_APPS_CLK\t\t\t\t172\n#define GCC_SDCC1_APPS_CLK_SRC\t\t\t\t173\n#define GCC_SDCC1_ICE_CORE_CLK\t\t\t\t174\n#define GCC_SDCC1_ICE_CORE_CLK_SRC\t\t\t175\n#define GCC_SGMI_CLKREF_EN\t\t\t\t176\n#define GCC_TSCSS_AHB_CLK\t\t\t\t177\n#define GCC_TSCSS_CNTR_CLK_SRC\t\t\t\t178\n#define GCC_TSCSS_ETU_CLK\t\t\t\t179\n#define GCC_TSCSS_GLOBAL_CNTR_CLK\t\t\t180\n#define GCC_UFS_CARD_AHB_CLK\t\t\t\t181\n#define GCC_UFS_CARD_AXI_CLK\t\t\t\t182\n#define GCC_UFS_CARD_AXI_CLK_SRC\t\t\t183\n#define GCC_UFS_CARD_ICE_CORE_CLK\t\t\t184\n#define GCC_UFS_CARD_ICE_CORE_CLK_SRC\t\t\t185\n#define GCC_UFS_CARD_PHY_AUX_CLK\t\t\t186\n#define GCC_UFS_CARD_PHY_AUX_CLK_SRC\t\t\t187\n#define GCC_UFS_CARD_RX_SYMBOL_0_CLK\t\t\t188\n#define GCC_UFS_CARD_RX_SYMBOL_0_CLK_SRC\t\t189\n#define GCC_UFS_CARD_RX_SYMBOL_1_CLK\t\t\t190\n#define GCC_UFS_CARD_RX_SYMBOL_1_CLK_SRC\t\t191\n#define GCC_UFS_CARD_TX_SYMBOL_0_CLK\t\t\t192\n#define GCC_UFS_CARD_TX_SYMBOL_0_CLK_SRC\t\t193\n#define GCC_UFS_CARD_UNIPRO_CORE_CLK\t\t\t194\n#define GCC_UFS_CARD_UNIPRO_CORE_CLK_SRC\t\t195\n#define GCC_UFS_PHY_AHB_CLK\t\t\t\t196\n#define GCC_UFS_PHY_AXI_CLK\t\t\t\t197\n#define GCC_UFS_PHY_AXI_CLK_SRC\t\t\t\t198\n#define GCC_UFS_PHY_ICE_CORE_CLK\t\t\t199\n#define GCC_UFS_PHY_ICE_CORE_CLK_SRC\t\t\t200\n#define GCC_UFS_PHY_PHY_AUX_CLK\t\t\t\t201\n#define GCC_UFS_PHY_PHY_AUX_CLK_SRC\t\t\t202\n#define GCC_UFS_PHY_RX_SYMBOL_0_CLK\t\t\t203\n#define GCC_UFS_PHY_RX_SYMBOL_0_CLK_SRC\t\t\t204\n#define GCC_UFS_PHY_RX_SYMBOL_1_CLK\t\t\t205\n#define GCC_UFS_PHY_RX_SYMBOL_1_CLK_SRC\t\t\t206\n#define GCC_UFS_PHY_TX_SYMBOL_0_CLK\t\t\t207\n#define GCC_UFS_PHY_TX_SYMBOL_0_CLK_SRC\t\t\t208\n#define GCC_UFS_PHY_UNIPRO_CORE_CLK\t\t\t209\n#define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC\t\t\t210\n#define GCC_USB20_MASTER_CLK\t\t\t\t211\n#define GCC_USB20_MASTER_CLK_SRC\t\t\t212\n#define GCC_USB20_MOCK_UTMI_CLK\t\t\t\t213\n#define GCC_USB20_MOCK_UTMI_CLK_SRC\t\t\t214\n#define GCC_USB20_MOCK_UTMI_POSTDIV_CLK_SRC\t\t215\n#define GCC_USB20_SLEEP_CLK\t\t\t\t216\n#define GCC_USB30_PRIM_MASTER_CLK\t\t\t217\n#define GCC_USB30_PRIM_MASTER_CLK_SRC\t\t\t218\n#define GCC_USB30_PRIM_MOCK_UTMI_CLK\t\t\t219\n#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC\t\t220\n#define GCC_USB30_PRIM_MOCK_UTMI_POSTDIV_CLK_SRC\t221\n#define GCC_USB30_PRIM_SLEEP_CLK\t\t\t222\n#define GCC_USB30_SEC_MASTER_CLK\t\t\t223\n#define GCC_USB30_SEC_MASTER_CLK_SRC\t\t\t224\n#define GCC_USB30_SEC_MOCK_UTMI_CLK\t\t\t225\n#define GCC_USB30_SEC_MOCK_UTMI_CLK_SRC\t\t\t226\n#define GCC_USB30_SEC_MOCK_UTMI_POSTDIV_CLK_SRC\t\t227\n#define GCC_USB30_SEC_SLEEP_CLK\t\t\t\t228\n#define GCC_USB3_PRIM_PHY_AUX_CLK\t\t\t229\n#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC\t\t\t230\n#define GCC_USB3_PRIM_PHY_COM_AUX_CLK\t\t\t231\n#define GCC_USB3_PRIM_PHY_PIPE_CLK\t\t\t232\n#define GCC_USB3_PRIM_PHY_PIPE_CLK_SRC\t\t\t233\n#define GCC_USB3_SEC_PHY_AUX_CLK\t\t\t234\n#define GCC_USB3_SEC_PHY_AUX_CLK_SRC\t\t\t235\n#define GCC_USB3_SEC_PHY_COM_AUX_CLK\t\t\t236\n#define GCC_USB3_SEC_PHY_PIPE_CLK\t\t\t237\n#define GCC_USB3_SEC_PHY_PIPE_CLK_SRC\t\t\t238\n#define GCC_USB_CLKREF_EN\t\t\t\t239\n#define GCC_VIDEO_AHB_CLK\t\t\t\t240\n#define GCC_VIDEO_AXI0_CLK\t\t\t\t241\n#define GCC_VIDEO_AXI1_CLK\t\t\t\t242\n#define GCC_VIDEO_XO_CLK\t\t\t\t243\n#define GCC_AGGRE_UFS_PHY_AXI_HW_CTL_CLK\t\t244\n#define GCC_UFS_PHY_AXI_HW_CTL_CLK\t\t\t245\n#define GCC_UFS_PHY_ICE_CORE_HW_CTL_CLK\t\t\t246\n#define GCC_UFS_PHY_PHY_AUX_HW_CTL_CLK\t\t\t247\n#define GCC_UFS_PHY_UNIPRO_CORE_HW_CTL_CLK\t\t248\n\n \n#define GCC_CAMERA_BCR\t\t\t\t\t0\n#define GCC_DISPLAY1_BCR\t\t\t\t1\n#define GCC_DISPLAY_BCR\t\t\t\t\t2\n#define GCC_EMAC0_BCR\t\t\t\t\t3\n#define GCC_EMAC1_BCR\t\t\t\t\t4\n#define GCC_GPU_BCR\t\t\t\t\t5\n#define GCC_MMSS_BCR\t\t\t\t\t6\n#define GCC_PCIE_0_BCR\t\t\t\t\t7\n#define GCC_PCIE_0_LINK_DOWN_BCR\t\t\t8\n#define GCC_PCIE_0_NOCSR_COM_PHY_BCR\t\t\t9\n#define GCC_PCIE_0_PHY_BCR\t\t\t\t10\n#define GCC_PCIE_0_PHY_NOCSR_COM_PHY_BCR\t\t11\n#define GCC_PCIE_1_BCR\t\t\t\t\t12\n#define GCC_PCIE_1_LINK_DOWN_BCR\t\t\t13\n#define GCC_PCIE_1_NOCSR_COM_PHY_BCR\t\t\t14\n#define GCC_PCIE_1_PHY_BCR\t\t\t\t15\n#define GCC_PCIE_1_PHY_NOCSR_COM_PHY_BCR\t\t16\n#define GCC_PDM_BCR\t\t\t\t\t17\n#define GCC_QUPV3_WRAPPER_0_BCR\t\t\t\t18\n#define GCC_QUPV3_WRAPPER_1_BCR\t\t\t\t19\n#define GCC_QUPV3_WRAPPER_2_BCR\t\t\t\t20\n#define GCC_QUPV3_WRAPPER_3_BCR\t\t\t\t21\n#define GCC_SDCC1_BCR\t\t\t\t\t22\n#define GCC_TSCSS_BCR\t\t\t\t\t23\n#define GCC_UFS_CARD_BCR\t\t\t\t24\n#define GCC_UFS_PHY_BCR\t\t\t\t\t25\n#define GCC_USB20_PRIM_BCR\t\t\t\t26\n#define GCC_USB2_PHY_PRIM_BCR\t\t\t\t27\n#define GCC_USB2_PHY_SEC_BCR\t\t\t\t28\n#define GCC_USB30_PRIM_BCR\t\t\t\t29\n#define GCC_USB30_SEC_BCR\t\t\t\t30\n#define GCC_USB3_DP_PHY_PRIM_BCR\t\t\t31\n#define GCC_USB3_DP_PHY_SEC_BCR\t\t\t\t32\n#define GCC_USB3_PHY_PRIM_BCR\t\t\t\t33\n#define GCC_USB3_PHY_SEC_BCR\t\t\t\t34\n#define GCC_USB3_PHY_TERT_BCR\t\t\t\t35\n#define GCC_USB3_UNIPHY_MP0_BCR\t\t\t\t36\n#define GCC_USB3_UNIPHY_MP1_BCR\t\t\t\t37\n#define GCC_USB3PHY_PHY_PRIM_BCR\t\t\t38\n#define GCC_USB3PHY_PHY_SEC_BCR\t\t\t\t39\n#define GCC_USB3UNIPHY_PHY_MP0_BCR\t\t\t40\n#define GCC_USB3UNIPHY_PHY_MP1_BCR\t\t\t41\n#define GCC_USB_PHY_CFG_AHB2PHY_BCR\t\t\t42\n#define GCC_VIDEO_BCR\t\t\t\t\t43\n#define GCC_VIDEO_AXI0_CLK_ARES\t\t\t\t44\n#define GCC_VIDEO_AXI1_CLK_ARES\t\t\t\t45\n\n \n#define PCIE_0_GDSC\t\t\t\t\t0\n#define PCIE_1_GDSC\t\t\t\t\t1\n#define UFS_CARD_GDSC\t\t\t\t\t2\n#define UFS_PHY_GDSC\t\t\t\t\t3\n#define USB20_PRIM_GDSC\t\t\t\t\t4\n#define USB30_PRIM_GDSC\t\t\t\t\t5\n#define USB30_SEC_GDSC\t\t\t\t\t6\n#define EMAC0_GDSC\t\t\t\t\t7\n#define EMAC1_GDSC\t\t\t\t\t8\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}