$date
	Mon Jan  6 20:27:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module pos_edge_tb $end
$var wire 1 ! pos_edge $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ rstn $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 ! pos_edge $end
$var wire 1 $ rstn $end
$var reg 1 % curr_sense $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
1$
0#
0"
0!
$end
#4
0%
0$
#5
1"
#8
1!
1#
1$
#10
0"
#15
0!
1%
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#108
