// Seed: 358027854
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output reg id_2
    , id_23,
    output id_3,
    input id_4,
    output logic id_5,
    output logic id_6,
    output sample,
    input id_8,
    input logic id_9,
    input logic id_10,
    output id_11,
    output id_12,
    input id_13,
    input id_14,
    input id_15,
    output reg id_16,
    input logic id_17,
    input id_18,
    input id_19,
    input id_20,
    input id_21,
    output logic id_22
);
  logic id_24;
  always @((1) or posedge 1) begin
    id_3  <= 1;
    id_16 <= #id_17 id_4;
  end
  always @(posedge id_4 or id_14[1 : 1]) begin
    id_2 <= id_8;
  end
  logic id_25 = 1;
  logic id_26;
  type_38(
      id_11, 1, 1'b0, 1, 1, 1, id_23, 1
  );
  type_1 id_27 (
      .id_0(1'd0),
      .id_1(1 ^ 1)
  );
endmodule
