{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 08:26:30 2021 " "Info: Processing started: Wed Jun 23 08:26:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8dec714 -c 8dec714 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8dec714 -c 8dec714 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[1\] " "Info: Assuming node \"sel\[1\]\" is an undefined clock" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 16 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "phb " "Info: Assuming node \"phb\" is an undefined clock" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 32 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "phb" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[0\] " "Info: Assuming node \"sel\[0\]\" is an undefined clock" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 16 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "exclk " "Info: Assuming node \"exclk\" is an undefined clock" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 26 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "exclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[2\] " "Info: Assuming node \"sel\[2\]\" is an undefined clock" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 16 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "41 " "Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "_~148 " "Info: Detected gated clock \"_~148\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "_~148" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "_~147 " "Info: Detected gated clock \"_~147\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "_~147" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "_~145 " "Info: Detected gated clock \"_~145\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "_~145" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "_~144 " "Info: Detected gated clock \"_~144\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "_~144" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "_~141 " "Info: Detected gated clock \"_~141\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "_~141" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[26\] " "Info: Detected ripple clock \"sdiv\[26\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[24\] " "Info: Detected ripple clock \"sdiv\[24\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[25\] " "Info: Detected ripple clock \"sdiv\[25\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "_~140 " "Info: Detected gated clock \"_~140\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "_~140" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[23\] " "Info: Detected ripple clock \"sdiv\[23\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[22\] " "Info: Detected ripple clock \"sdiv\[22\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[20\] " "Info: Detected ripple clock \"sdiv\[20\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[21\] " "Info: Detected ripple clock \"sdiv\[21\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "_~139 " "Info: Detected gated clock \"_~139\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "_~139" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[19\] " "Info: Detected ripple clock \"sdiv\[19\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[18\] " "Info: Detected ripple clock \"sdiv\[18\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "_~138 " "Info: Detected gated clock \"_~138\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "_~138" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[2\] " "Info: Detected ripple clock \"sdiv\[2\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[0\] " "Info: Detected ripple clock \"sdiv\[0\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[1\] " "Info: Detected ripple clock \"sdiv\[1\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[12\] " "Info: Detected ripple clock \"sdiv\[12\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[9\] " "Info: Detected ripple clock \"sdiv\[9\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[10\] " "Info: Detected ripple clock \"sdiv\[10\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[11\] " "Info: Detected ripple clock \"sdiv\[11\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[8\] " "Info: Detected ripple clock \"sdiv\[8\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[7\] " "Info: Detected ripple clock \"sdiv\[7\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[6\] " "Info: Detected ripple clock \"sdiv\[6\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[3\] " "Info: Detected ripple clock \"sdiv\[3\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[4\] " "Info: Detected ripple clock \"sdiv\[4\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[5\] " "Info: Detected ripple clock \"sdiv\[5\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "_~146 " "Info: Detected gated clock \"_~146\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "_~146" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "_~149 " "Info: Detected gated clock \"_~149\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "_~149" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[14\] " "Info: Detected ripple clock \"sdiv\[14\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "_~137 " "Info: Detected gated clock \"_~137\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "_~137" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "_~136 " "Info: Detected gated clock \"_~136\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "_~136" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "_~135 " "Info: Detected gated clock \"_~135\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "_~135" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[15\] " "Info: Detected ripple clock \"sdiv\[15\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[13\] " "Info: Detected ripple clock \"sdiv\[13\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[16\] " "Info: Detected ripple clock \"sdiv\[16\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdiv\[17\] " "Info: Detected ripple clock \"sdiv\[17\]\" as buffer" {  } { { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdiv\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "_~8 " "Info: Detected gated clock \"_~8\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "_~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[1\] register decp8d9:cntt\|cntn\[8\] register decp8d9:cntt\|cntn\[18\] 158.15 MHz 6.323 ns Internal " "Info: Clock \"sel\[1\]\" has Internal fmax of 158.15 MHz between source register \"decp8d9:cntt\|cntn\[8\]\" and destination register \"decp8d9:cntt\|cntn\[18\]\" (period= 6.323 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.134 ns + Longest register register " "Info: + Longest register to register delay is 5.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decp8d9:cntt\|cntn\[8\] 1 REG LC_X39_Y21_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y21_N2; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.590 ns) 1.363 ns decp8d9:cntt\|_~265 2 COMB LC_X38_Y21_N0 1 " "Info: 2: + IC(0.773 ns) + CELL(0.590 ns) = 1.363 ns; Loc. = LC_X38_Y21_N0; Fanout = 1; COMB Node = 'decp8d9:cntt\|_~265'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 7 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.442 ns) 2.232 ns decp8d9:cntt\|cntn\[12\]~34 3 COMB LC_X38_Y21_N3 9 " "Info: 3: + IC(0.427 ns) + CELL(0.442 ns) = 2.232 ns; Loc. = LC_X38_Y21_N3; Fanout = 9; COMB Node = 'decp8d9:cntt\|cntn\[12\]~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.114 ns) 3.446 ns decp8d9:cntt\|cntn\[24\]~45 4 COMB LC_X41_Y21_N1 3 " "Info: 4: + IC(1.100 ns) + CELL(0.114 ns) = 3.446 ns; Loc. = LC_X41_Y21_N1; Fanout = 3; COMB Node = 'decp8d9:cntt\|cntn\[24\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.867 ns) 5.134 ns decp8d9:cntt\|cntn\[18\] 5 REG LC_X40_Y21_N8 5 " "Info: 5: + IC(0.821 ns) + CELL(0.867 ns) = 5.134 ns; Loc. = LC_X40_Y21_N8; Fanout = 5; REG Node = 'decp8d9:cntt\|cntn\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.013 ns ( 39.21 % ) " "Info: Total cell delay = 2.013 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.121 ns ( 60.79 % ) " "Info: Total interconnect delay = 3.121 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.134 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.134 ns" { decp8d9:cntt|cntn[8] {} decp8d9:cntt|_~265 {} decp8d9:cntt|cntn[12]~34 {} decp8d9:cntt|cntn[24]~45 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.773ns 0.427ns 1.100ns 0.821ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.928 ns - Smallest " "Info: - Smallest clock skew is -0.928 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[1\] destination 13.326 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[1\]\" to destination register is 13.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[1\] 1 CLK PIN_4 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_4; Fanout = 3; CLK Node = 'sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.076 ns) + CELL(0.114 ns) 7.659 ns _~146 2 COMB LC_X39_Y10_N3 1 " "Info: 2: + IC(6.076 ns) + CELL(0.114 ns) = 7.659 ns; Loc. = LC_X39_Y10_N3; Fanout = 1; COMB Node = '_~146'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.190 ns" { sel[1] _~146 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.955 ns _~8 3 COMB LC_X39_Y10_N4 32 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 7.955 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { _~146 _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 13.326 ns decp8d9:cntt\|cntn\[18\] 4 REG LC_X40_Y21_N8 5 " "Info: 4: + IC(4.660 ns) + CELL(0.711 ns) = 13.326 ns; Loc. = LC_X40_Y21_N8; Fanout = 5; REG Node = 'decp8d9:cntt\|cntn\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.408 ns ( 18.07 % ) " "Info: Total cell delay = 2.408 ns ( 18.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.918 ns ( 81.93 % ) " "Info: Total interconnect delay = 10.918 ns ( 81.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.326 ns" { sel[1] _~146 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.326 ns" { sel[1] {} sel[1]~out0 {} _~146 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 6.076ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[1\] source 14.254 ns - Longest register " "Info: - Longest clock path from clock \"sel\[1\]\" to source register is 14.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[1\] 1 CLK PIN_4 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_4; Fanout = 3; CLK Node = 'sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.085 ns) + CELL(0.590 ns) 8.144 ns _~149 2 COMB LC_X39_Y10_N2 1 " "Info: 2: + IC(6.085 ns) + CELL(0.590 ns) = 8.144 ns; Loc. = LC_X39_Y10_N2; Fanout = 1; COMB Node = '_~149'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { sel[1] _~149 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.292 ns) 8.883 ns _~8 3 COMB LC_X39_Y10_N4 32 " "Info: 3: + IC(0.447 ns) + CELL(0.292 ns) = 8.883 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { _~149 _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 14.254 ns decp8d9:cntt\|cntn\[8\] 4 REG LC_X39_Y21_N2 6 " "Info: 4: + IC(4.660 ns) + CELL(0.711 ns) = 14.254 ns; Loc. = LC_X39_Y21_N2; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 21.48 % ) " "Info: Total cell delay = 3.062 ns ( 21.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.192 ns ( 78.52 % ) " "Info: Total interconnect delay = 11.192 ns ( 78.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.254 ns" { sel[1] _~149 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.254 ns" { sel[1] {} sel[1]~out0 {} _~149 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 6.085ns 0.447ns 4.660ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.326 ns" { sel[1] _~146 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.326 ns" { sel[1] {} sel[1]~out0 {} _~146 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 6.076ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.254 ns" { sel[1] _~149 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.254 ns" { sel[1] {} sel[1]~out0 {} _~149 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 6.085ns 0.447ns 4.660ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.134 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.134 ns" { decp8d9:cntt|cntn[8] {} decp8d9:cntt|_~265 {} decp8d9:cntt|cntn[12]~34 {} decp8d9:cntt|cntn[24]~45 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.773ns 0.427ns 1.100ns 0.821ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.326 ns" { sel[1] _~146 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.326 ns" { sel[1] {} sel[1]~out0 {} _~146 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 6.076ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.254 ns" { sel[1] _~149 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.254 ns" { sel[1] {} sel[1]~out0 {} _~149 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 6.085ns 0.447ns 4.660ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register decp8d9:cntt\|cntn\[8\] register decp8d9:cntt\|cntn\[18\] 90.07 MHz 11.102 ns Internal " "Info: Clock \"clk\" has Internal fmax of 90.07 MHz between source register \"decp8d9:cntt\|cntn\[8\]\" and destination register \"decp8d9:cntt\|cntn\[18\]\" (period= 11.102 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.134 ns + Longest register register " "Info: + Longest register to register delay is 5.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decp8d9:cntt\|cntn\[8\] 1 REG LC_X39_Y21_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y21_N2; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.590 ns) 1.363 ns decp8d9:cntt\|_~265 2 COMB LC_X38_Y21_N0 1 " "Info: 2: + IC(0.773 ns) + CELL(0.590 ns) = 1.363 ns; Loc. = LC_X38_Y21_N0; Fanout = 1; COMB Node = 'decp8d9:cntt\|_~265'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 7 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.442 ns) 2.232 ns decp8d9:cntt\|cntn\[12\]~34 3 COMB LC_X38_Y21_N3 9 " "Info: 3: + IC(0.427 ns) + CELL(0.442 ns) = 2.232 ns; Loc. = LC_X38_Y21_N3; Fanout = 9; COMB Node = 'decp8d9:cntt\|cntn\[12\]~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.114 ns) 3.446 ns decp8d9:cntt\|cntn\[24\]~45 4 COMB LC_X41_Y21_N1 3 " "Info: 4: + IC(1.100 ns) + CELL(0.114 ns) = 3.446 ns; Loc. = LC_X41_Y21_N1; Fanout = 3; COMB Node = 'decp8d9:cntt\|cntn\[24\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.867 ns) 5.134 ns decp8d9:cntt\|cntn\[18\] 5 REG LC_X40_Y21_N8 5 " "Info: 5: + IC(0.821 ns) + CELL(0.867 ns) = 5.134 ns; Loc. = LC_X40_Y21_N8; Fanout = 5; REG Node = 'decp8d9:cntt\|cntn\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.013 ns ( 39.21 % ) " "Info: Total cell delay = 2.013 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.121 ns ( 60.79 % ) " "Info: Total interconnect delay = 3.121 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.134 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.134 ns" { decp8d9:cntt|cntn[8] {} decp8d9:cntt|_~265 {} decp8d9:cntt|cntn[12]~34 {} decp8d9:cntt|cntn[24]~45 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.773ns 0.427ns 1.100ns 0.821ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.707 ns - Smallest " "Info: - Smallest clock skew is -5.707 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.111 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 11.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.935 ns) 3.335 ns sdiv\[12\] 2 REG LC_X40_Y10_N3 5 " "Info: 2: + IC(0.931 ns) + CELL(0.935 ns) = 3.335 ns; Loc. = LC_X40_Y10_N3; Fanout = 5; REG Node = 'sdiv\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { clk sdiv[12] } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.114 ns) 4.260 ns _~147 3 COMB LC_X39_Y10_N7 1 " "Info: 3: + IC(0.811 ns) + CELL(0.114 ns) = 4.260 ns; Loc. = LC_X39_Y10_N7; Fanout = 1; COMB Node = '_~147'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { sdiv[12] _~147 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.292 ns) 5.001 ns _~149 4 COMB LC_X39_Y10_N2 1 " "Info: 4: + IC(0.449 ns) + CELL(0.292 ns) = 5.001 ns; Loc. = LC_X39_Y10_N2; Fanout = 1; COMB Node = '_~149'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { _~147 _~149 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.292 ns) 5.740 ns _~8 5 COMB LC_X39_Y10_N4 32 " "Info: 5: + IC(0.447 ns) + CELL(0.292 ns) = 5.740 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { _~149 _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 11.111 ns decp8d9:cntt\|cntn\[18\] 6 REG LC_X40_Y21_N8 5 " "Info: 6: + IC(4.660 ns) + CELL(0.711 ns) = 11.111 ns; Loc. = LC_X40_Y21_N8; Fanout = 5; REG Node = 'decp8d9:cntt\|cntn\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.813 ns ( 34.32 % ) " "Info: Total cell delay = 3.813 ns ( 34.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.298 ns ( 65.68 % ) " "Info: Total interconnect delay = 7.298 ns ( 65.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.111 ns" { clk sdiv[12] _~147 _~149 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.111 ns" { clk {} clk~out0 {} sdiv[12] {} _~147 {} _~149 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 0.931ns 0.811ns 0.449ns 0.447ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.818 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 16.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.935 ns) 3.335 ns sdiv\[25\] 2 REG LC_X40_Y9_N6 4 " "Info: 2: + IC(0.931 ns) + CELL(0.935 ns) = 3.335 ns; Loc. = LC_X40_Y9_N6; Fanout = 4; REG Node = 'sdiv\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { clk sdiv[25] } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.590 ns) 5.187 ns _~141 3 COMB LC_X41_Y6_N2 1 " "Info: 3: + IC(1.262 ns) + CELL(0.590 ns) = 5.187 ns; Loc. = LC_X41_Y6_N2; Fanout = 1; COMB Node = '_~141'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { sdiv[25] _~141 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.292 ns) 6.701 ns _~142 4 COMB LC_X40_Y9_N9 1 " "Info: 4: + IC(1.222 ns) + CELL(0.292 ns) = 6.701 ns; Loc. = LC_X40_Y9_N9; Fanout = 1; COMB Node = '_~142'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { _~141 _~142 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.442 ns) 8.322 ns _~143 5 COMB LC_X39_Y10_N0 27 " "Info: 5: + IC(1.179 ns) + CELL(0.442 ns) = 8.322 ns; Loc. = LC_X39_Y10_N0; Fanout = 27; COMB Node = '_~143'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { _~142 _~143 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.292 ns) 9.725 ns _~145 6 COMB LC_X41_Y10_N2 1 " "Info: 6: + IC(1.111 ns) + CELL(0.292 ns) = 9.725 ns; Loc. = LC_X41_Y10_N2; Fanout = 1; COMB Node = '_~145'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { _~143 _~145 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.292 ns) 11.151 ns _~146 7 COMB LC_X39_Y10_N3 1 " "Info: 7: + IC(1.134 ns) + CELL(0.292 ns) = 11.151 ns; Loc. = LC_X39_Y10_N3; Fanout = 1; COMB Node = '_~146'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { _~145 _~146 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.447 ns _~8 8 COMB LC_X39_Y10_N4 32 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 11.447 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { _~146 _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 16.818 ns decp8d9:cntt\|cntn\[8\] 9 REG LC_X39_Y21_N2 6 " "Info: 9: + IC(4.660 ns) + CELL(0.711 ns) = 16.818 ns; Loc. = LC_X39_Y21_N2; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.137 ns ( 30.54 % ) " "Info: Total cell delay = 5.137 ns ( 30.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.681 ns ( 69.46 % ) " "Info: Total interconnect delay = 11.681 ns ( 69.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.818 ns" { clk sdiv[25] _~141 _~142 _~143 _~145 _~146 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.818 ns" { clk {} clk~out0 {} sdiv[25] {} _~141 {} _~142 {} _~143 {} _~145 {} _~146 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 0.931ns 1.262ns 1.222ns 1.179ns 1.111ns 1.134ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.442ns 0.292ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.111 ns" { clk sdiv[12] _~147 _~149 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.111 ns" { clk {} clk~out0 {} sdiv[12] {} _~147 {} _~149 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 0.931ns 0.811ns 0.449ns 0.447ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.292ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.818 ns" { clk sdiv[25] _~141 _~142 _~143 _~145 _~146 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.818 ns" { clk {} clk~out0 {} sdiv[25] {} _~141 {} _~142 {} _~143 {} _~145 {} _~146 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 0.931ns 1.262ns 1.222ns 1.179ns 1.111ns 1.134ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.442ns 0.292ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.134 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.134 ns" { decp8d9:cntt|cntn[8] {} decp8d9:cntt|_~265 {} decp8d9:cntt|cntn[12]~34 {} decp8d9:cntt|cntn[24]~45 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.773ns 0.427ns 1.100ns 0.821ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.111 ns" { clk sdiv[12] _~147 _~149 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.111 ns" { clk {} clk~out0 {} sdiv[12] {} _~147 {} _~149 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 0.931ns 0.811ns 0.449ns 0.447ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.292ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.818 ns" { clk sdiv[25] _~141 _~142 _~143 _~145 _~146 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.818 ns" { clk {} clk~out0 {} sdiv[25] {} _~141 {} _~142 {} _~143 {} _~145 {} _~146 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 0.931ns 1.262ns 1.222ns 1.179ns 1.111ns 1.134ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.442ns 0.292ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "phb register decp8d9:cntt\|cntn\[8\] register decp8d9:cntt\|cntn\[18\] 185.05 MHz 5.404 ns Internal " "Info: Clock \"phb\" has Internal fmax of 185.05 MHz between source register \"decp8d9:cntt\|cntn\[8\]\" and destination register \"decp8d9:cntt\|cntn\[18\]\" (period= 5.404 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.134 ns + Longest register register " "Info: + Longest register to register delay is 5.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decp8d9:cntt\|cntn\[8\] 1 REG LC_X39_Y21_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y21_N2; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.590 ns) 1.363 ns decp8d9:cntt\|_~265 2 COMB LC_X38_Y21_N0 1 " "Info: 2: + IC(0.773 ns) + CELL(0.590 ns) = 1.363 ns; Loc. = LC_X38_Y21_N0; Fanout = 1; COMB Node = 'decp8d9:cntt\|_~265'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 7 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.442 ns) 2.232 ns decp8d9:cntt\|cntn\[12\]~34 3 COMB LC_X38_Y21_N3 9 " "Info: 3: + IC(0.427 ns) + CELL(0.442 ns) = 2.232 ns; Loc. = LC_X38_Y21_N3; Fanout = 9; COMB Node = 'decp8d9:cntt\|cntn\[12\]~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.114 ns) 3.446 ns decp8d9:cntt\|cntn\[24\]~45 4 COMB LC_X41_Y21_N1 3 " "Info: 4: + IC(1.100 ns) + CELL(0.114 ns) = 3.446 ns; Loc. = LC_X41_Y21_N1; Fanout = 3; COMB Node = 'decp8d9:cntt\|cntn\[24\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.867 ns) 5.134 ns decp8d9:cntt\|cntn\[18\] 5 REG LC_X40_Y21_N8 5 " "Info: 5: + IC(0.821 ns) + CELL(0.867 ns) = 5.134 ns; Loc. = LC_X40_Y21_N8; Fanout = 5; REG Node = 'decp8d9:cntt\|cntn\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.013 ns ( 39.21 % ) " "Info: Total cell delay = 2.013 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.121 ns ( 60.79 % ) " "Info: Total interconnect delay = 3.121 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.134 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.134 ns" { decp8d9:cntt|cntn[8] {} decp8d9:cntt|_~265 {} decp8d9:cntt|cntn[12]~34 {} decp8d9:cntt|cntn[24]~45 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.773ns 0.427ns 1.100ns 0.821ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "phb destination 11.266 ns + Shortest register " "Info: + Shortest clock path from clock \"phb\" to destination register is 11.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns phb 1 CLK PIN_137 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_137; Fanout = 2; CLK Node = 'phb'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phb } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.314 ns) + CELL(0.292 ns) 4.075 ns _~144 2 COMB LC_X41_Y10_N6 1 " "Info: 2: + IC(2.314 ns) + CELL(0.292 ns) = 4.075 ns; Loc. = LC_X41_Y10_N6; Fanout = 1; COMB Node = '_~144'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { phb _~144 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.442 ns) 5.599 ns _~146 3 COMB LC_X39_Y10_N3 1 " "Info: 3: + IC(1.082 ns) + CELL(0.442 ns) = 5.599 ns; Loc. = LC_X39_Y10_N3; Fanout = 1; COMB Node = '_~146'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { _~144 _~146 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.895 ns _~8 4 COMB LC_X39_Y10_N4 32 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.895 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { _~146 _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 11.266 ns decp8d9:cntt\|cntn\[18\] 5 REG LC_X40_Y21_N8 5 " "Info: 5: + IC(4.660 ns) + CELL(0.711 ns) = 11.266 ns; Loc. = LC_X40_Y21_N8; Fanout = 5; REG Node = 'decp8d9:cntt\|cntn\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 26.88 % ) " "Info: Total cell delay = 3.028 ns ( 26.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.238 ns ( 73.12 % ) " "Info: Total interconnect delay = 8.238 ns ( 73.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.266 ns" { phb _~144 _~146 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.266 ns" { phb {} phb~out0 {} _~144 {} _~146 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 2.314ns 1.082ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.292ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "phb source 11.275 ns - Longest register " "Info: - Longest clock path from clock \"phb\" to source register is 11.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns phb 1 CLK PIN_137 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_137; Fanout = 2; CLK Node = 'phb'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phb } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.271 ns) + CELL(0.442 ns) 4.182 ns _~145 2 COMB LC_X41_Y10_N2 1 " "Info: 2: + IC(2.271 ns) + CELL(0.442 ns) = 4.182 ns; Loc. = LC_X41_Y10_N2; Fanout = 1; COMB Node = '_~145'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { phb _~145 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.292 ns) 5.608 ns _~146 3 COMB LC_X39_Y10_N3 1 " "Info: 3: + IC(1.134 ns) + CELL(0.292 ns) = 5.608 ns; Loc. = LC_X39_Y10_N3; Fanout = 1; COMB Node = '_~146'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { _~145 _~146 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.904 ns _~8 4 COMB LC_X39_Y10_N4 32 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.904 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { _~146 _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 11.275 ns decp8d9:cntt\|cntn\[8\] 5 REG LC_X39_Y21_N2 6 " "Info: 5: + IC(4.660 ns) + CELL(0.711 ns) = 11.275 ns; Loc. = LC_X39_Y21_N2; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 26.86 % ) " "Info: Total cell delay = 3.028 ns ( 26.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.247 ns ( 73.14 % ) " "Info: Total interconnect delay = 8.247 ns ( 73.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.275 ns" { phb _~145 _~146 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.275 ns" { phb {} phb~out0 {} _~145 {} _~146 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 2.271ns 1.134ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.266 ns" { phb _~144 _~146 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.266 ns" { phb {} phb~out0 {} _~144 {} _~146 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 2.314ns 1.082ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.292ns 0.442ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.275 ns" { phb _~145 _~146 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.275 ns" { phb {} phb~out0 {} _~145 {} _~146 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 2.271ns 1.134ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.134 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.134 ns" { decp8d9:cntt|cntn[8] {} decp8d9:cntt|_~265 {} decp8d9:cntt|cntn[12]~34 {} decp8d9:cntt|cntn[24]~45 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.773ns 0.427ns 1.100ns 0.821ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.266 ns" { phb _~144 _~146 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.266 ns" { phb {} phb~out0 {} _~144 {} _~146 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 2.314ns 1.082ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.292ns 0.442ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.275 ns" { phb _~145 _~146 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.275 ns" { phb {} phb~out0 {} _~145 {} _~146 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 2.271ns 1.134ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[0\] register decp8d9:cntt\|cntn\[8\] register decp8d9:cntt\|cntn\[18\] 159.82 MHz 6.257 ns Internal " "Info: Clock \"sel\[0\]\" has Internal fmax of 159.82 MHz between source register \"decp8d9:cntt\|cntn\[8\]\" and destination register \"decp8d9:cntt\|cntn\[18\]\" (period= 6.257 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.134 ns + Longest register register " "Info: + Longest register to register delay is 5.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decp8d9:cntt\|cntn\[8\] 1 REG LC_X39_Y21_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y21_N2; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.590 ns) 1.363 ns decp8d9:cntt\|_~265 2 COMB LC_X38_Y21_N0 1 " "Info: 2: + IC(0.773 ns) + CELL(0.590 ns) = 1.363 ns; Loc. = LC_X38_Y21_N0; Fanout = 1; COMB Node = 'decp8d9:cntt\|_~265'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 7 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.442 ns) 2.232 ns decp8d9:cntt\|cntn\[12\]~34 3 COMB LC_X38_Y21_N3 9 " "Info: 3: + IC(0.427 ns) + CELL(0.442 ns) = 2.232 ns; Loc. = LC_X38_Y21_N3; Fanout = 9; COMB Node = 'decp8d9:cntt\|cntn\[12\]~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.114 ns) 3.446 ns decp8d9:cntt\|cntn\[24\]~45 4 COMB LC_X41_Y21_N1 3 " "Info: 4: + IC(1.100 ns) + CELL(0.114 ns) = 3.446 ns; Loc. = LC_X41_Y21_N1; Fanout = 3; COMB Node = 'decp8d9:cntt\|cntn\[24\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.867 ns) 5.134 ns decp8d9:cntt\|cntn\[18\] 5 REG LC_X40_Y21_N8 5 " "Info: 5: + IC(0.821 ns) + CELL(0.867 ns) = 5.134 ns; Loc. = LC_X40_Y21_N8; Fanout = 5; REG Node = 'decp8d9:cntt\|cntn\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.013 ns ( 39.21 % ) " "Info: Total cell delay = 2.013 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.121 ns ( 60.79 % ) " "Info: Total interconnect delay = 3.121 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.134 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.134 ns" { decp8d9:cntt|cntn[8] {} decp8d9:cntt|_~265 {} decp8d9:cntt|cntn[12]~34 {} decp8d9:cntt|cntn[24]~45 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.773ns 0.427ns 1.100ns 0.821ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.862 ns - Smallest " "Info: - Smallest clock skew is -0.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] destination 14.476 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[0\]\" to destination register is 14.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[0\] 1 CLK PIN_3 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 5; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.075 ns) + CELL(0.292 ns) 7.836 ns _~148 2 COMB LC_X39_Y10_N5 1 " "Info: 2: + IC(6.075 ns) + CELL(0.292 ns) = 7.836 ns; Loc. = LC_X39_Y10_N5; Fanout = 1; COMB Node = '_~148'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.367 ns" { sel[0] _~148 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.114 ns) 8.366 ns _~149 3 COMB LC_X39_Y10_N2 1 " "Info: 3: + IC(0.416 ns) + CELL(0.114 ns) = 8.366 ns; Loc. = LC_X39_Y10_N2; Fanout = 1; COMB Node = '_~149'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { _~148 _~149 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.292 ns) 9.105 ns _~8 4 COMB LC_X39_Y10_N4 32 " "Info: 4: + IC(0.447 ns) + CELL(0.292 ns) = 9.105 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { _~149 _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 14.476 ns decp8d9:cntt\|cntn\[18\] 5 REG LC_X40_Y21_N8 5 " "Info: 5: + IC(4.660 ns) + CELL(0.711 ns) = 14.476 ns; Loc. = LC_X40_Y21_N8; Fanout = 5; REG Node = 'decp8d9:cntt\|cntn\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.878 ns ( 19.88 % ) " "Info: Total cell delay = 2.878 ns ( 19.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.598 ns ( 80.12 % ) " "Info: Total interconnect delay = 11.598 ns ( 80.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.476 ns" { sel[0] _~148 _~149 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.476 ns" { sel[0] {} sel[0]~out0 {} _~148 {} _~149 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 6.075ns 0.416ns 0.447ns 4.660ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] source 15.338 ns - Longest register " "Info: - Longest clock path from clock \"sel\[0\]\" to source register is 15.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[0\] 1 CLK PIN_3 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 5; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.088 ns) + CELL(0.590 ns) 8.147 ns _~144 2 COMB LC_X41_Y10_N6 1 " "Info: 2: + IC(6.088 ns) + CELL(0.590 ns) = 8.147 ns; Loc. = LC_X41_Y10_N6; Fanout = 1; COMB Node = '_~144'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.678 ns" { sel[0] _~144 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.442 ns) 9.671 ns _~146 3 COMB LC_X39_Y10_N3 1 " "Info: 3: + IC(1.082 ns) + CELL(0.442 ns) = 9.671 ns; Loc. = LC_X39_Y10_N3; Fanout = 1; COMB Node = '_~146'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { _~144 _~146 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.967 ns _~8 4 COMB LC_X39_Y10_N4 32 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 9.967 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { _~146 _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 15.338 ns decp8d9:cntt\|cntn\[8\] 5 REG LC_X39_Y21_N2 6 " "Info: 5: + IC(4.660 ns) + CELL(0.711 ns) = 15.338 ns; Loc. = LC_X39_Y21_N2; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.326 ns ( 21.68 % ) " "Info: Total cell delay = 3.326 ns ( 21.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.012 ns ( 78.32 % ) " "Info: Total interconnect delay = 12.012 ns ( 78.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.338 ns" { sel[0] _~144 _~146 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.338 ns" { sel[0] {} sel[0]~out0 {} _~144 {} _~146 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 6.088ns 1.082ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.476 ns" { sel[0] _~148 _~149 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.476 ns" { sel[0] {} sel[0]~out0 {} _~148 {} _~149 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 6.075ns 0.416ns 0.447ns 4.660ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.338 ns" { sel[0] _~144 _~146 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.338 ns" { sel[0] {} sel[0]~out0 {} _~144 {} _~146 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 6.088ns 1.082ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.134 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.134 ns" { decp8d9:cntt|cntn[8] {} decp8d9:cntt|_~265 {} decp8d9:cntt|cntn[12]~34 {} decp8d9:cntt|cntn[24]~45 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.773ns 0.427ns 1.100ns 0.821ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.476 ns" { sel[0] _~148 _~149 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.476 ns" { sel[0] {} sel[0]~out0 {} _~148 {} _~149 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 6.075ns 0.416ns 0.447ns 4.660ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.338 ns" { sel[0] _~144 _~146 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.338 ns" { sel[0] {} sel[0]~out0 {} _~144 {} _~146 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 6.088ns 1.082ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "exclk register decp8d9:cntt\|cntn\[8\] register decp8d9:cntt\|cntn\[18\] 185.36 MHz 5.395 ns Internal " "Info: Clock \"exclk\" has Internal fmax of 185.36 MHz between source register \"decp8d9:cntt\|cntn\[8\]\" and destination register \"decp8d9:cntt\|cntn\[18\]\" (period= 5.395 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.134 ns + Longest register register " "Info: + Longest register to register delay is 5.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decp8d9:cntt\|cntn\[8\] 1 REG LC_X39_Y21_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y21_N2; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.590 ns) 1.363 ns decp8d9:cntt\|_~265 2 COMB LC_X38_Y21_N0 1 " "Info: 2: + IC(0.773 ns) + CELL(0.590 ns) = 1.363 ns; Loc. = LC_X38_Y21_N0; Fanout = 1; COMB Node = 'decp8d9:cntt\|_~265'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 7 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.442 ns) 2.232 ns decp8d9:cntt\|cntn\[12\]~34 3 COMB LC_X38_Y21_N3 9 " "Info: 3: + IC(0.427 ns) + CELL(0.442 ns) = 2.232 ns; Loc. = LC_X38_Y21_N3; Fanout = 9; COMB Node = 'decp8d9:cntt\|cntn\[12\]~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.114 ns) 3.446 ns decp8d9:cntt\|cntn\[24\]~45 4 COMB LC_X41_Y21_N1 3 " "Info: 4: + IC(1.100 ns) + CELL(0.114 ns) = 3.446 ns; Loc. = LC_X41_Y21_N1; Fanout = 3; COMB Node = 'decp8d9:cntt\|cntn\[24\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.867 ns) 5.134 ns decp8d9:cntt\|cntn\[18\] 5 REG LC_X40_Y21_N8 5 " "Info: 5: + IC(0.821 ns) + CELL(0.867 ns) = 5.134 ns; Loc. = LC_X40_Y21_N8; Fanout = 5; REG Node = 'decp8d9:cntt\|cntn\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.013 ns ( 39.21 % ) " "Info: Total cell delay = 2.013 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.121 ns ( 60.79 % ) " "Info: Total interconnect delay = 3.121 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.134 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.134 ns" { decp8d9:cntt|cntn[8] {} decp8d9:cntt|_~265 {} decp8d9:cntt|cntn[12]~34 {} decp8d9:cntt|cntn[24]~45 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.773ns 0.427ns 1.100ns 0.821ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "exclk destination 10.068 ns + Shortest register " "Info: + Shortest clock path from clock \"exclk\" to destination register is 10.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns exclk 1 CLK PIN_153 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 2; CLK Node = 'exclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { exclk } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.114 ns) 2.877 ns _~144 2 COMB LC_X41_Y10_N6 1 " "Info: 2: + IC(1.294 ns) + CELL(0.114 ns) = 2.877 ns; Loc. = LC_X41_Y10_N6; Fanout = 1; COMB Node = '_~144'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { exclk _~144 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.442 ns) 4.401 ns _~146 3 COMB LC_X39_Y10_N3 1 " "Info: 3: + IC(1.082 ns) + CELL(0.442 ns) = 4.401 ns; Loc. = LC_X39_Y10_N3; Fanout = 1; COMB Node = '_~146'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { _~144 _~146 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.697 ns _~8 4 COMB LC_X39_Y10_N4 32 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.697 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { _~146 _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 10.068 ns decp8d9:cntt\|cntn\[18\] 5 REG LC_X40_Y21_N8 5 " "Info: 5: + IC(4.660 ns) + CELL(0.711 ns) = 10.068 ns; Loc. = LC_X40_Y21_N8; Fanout = 5; REG Node = 'decp8d9:cntt\|cntn\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 28.31 % ) " "Info: Total cell delay = 2.850 ns ( 28.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.218 ns ( 71.69 % ) " "Info: Total interconnect delay = 7.218 ns ( 71.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.068 ns" { exclk _~144 _~146 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.068 ns" { exclk {} exclk~out0 {} _~144 {} _~146 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 1.294ns 1.082ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "exclk source 10.068 ns - Longest register " "Info: - Longest clock path from clock \"exclk\" to source register is 10.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns exclk 1 CLK PIN_153 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 2; CLK Node = 'exclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { exclk } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.114 ns) 2.877 ns _~144 2 COMB LC_X41_Y10_N6 1 " "Info: 2: + IC(1.294 ns) + CELL(0.114 ns) = 2.877 ns; Loc. = LC_X41_Y10_N6; Fanout = 1; COMB Node = '_~144'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { exclk _~144 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.442 ns) 4.401 ns _~146 3 COMB LC_X39_Y10_N3 1 " "Info: 3: + IC(1.082 ns) + CELL(0.442 ns) = 4.401 ns; Loc. = LC_X39_Y10_N3; Fanout = 1; COMB Node = '_~146'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { _~144 _~146 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.697 ns _~8 4 COMB LC_X39_Y10_N4 32 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.697 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { _~146 _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 10.068 ns decp8d9:cntt\|cntn\[8\] 5 REG LC_X39_Y21_N2 6 " "Info: 5: + IC(4.660 ns) + CELL(0.711 ns) = 10.068 ns; Loc. = LC_X39_Y21_N2; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 28.31 % ) " "Info: Total cell delay = 2.850 ns ( 28.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.218 ns ( 71.69 % ) " "Info: Total interconnect delay = 7.218 ns ( 71.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.068 ns" { exclk _~144 _~146 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.068 ns" { exclk {} exclk~out0 {} _~144 {} _~146 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 1.294ns 1.082ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.068 ns" { exclk _~144 _~146 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.068 ns" { exclk {} exclk~out0 {} _~144 {} _~146 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 1.294ns 1.082ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.068 ns" { exclk _~144 _~146 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.068 ns" { exclk {} exclk~out0 {} _~144 {} _~146 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 1.294ns 1.082ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.134 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.134 ns" { decp8d9:cntt|cntn[8] {} decp8d9:cntt|_~265 {} decp8d9:cntt|cntn[12]~34 {} decp8d9:cntt|cntn[24]~45 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.773ns 0.427ns 1.100ns 0.821ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.068 ns" { exclk _~144 _~146 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.068 ns" { exclk {} exclk~out0 {} _~144 {} _~146 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 1.294ns 1.082ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.068 ns" { exclk _~144 _~146 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.068 ns" { exclk {} exclk~out0 {} _~144 {} _~146 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 1.294ns 1.082ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[2\] register decp8d9:cntt\|cntn\[8\] register decp8d9:cntt\|cntn\[18\] 185.36 MHz 5.395 ns Internal " "Info: Clock \"sel\[2\]\" has Internal fmax of 185.36 MHz between source register \"decp8d9:cntt\|cntn\[8\]\" and destination register \"decp8d9:cntt\|cntn\[18\]\" (period= 5.395 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.134 ns + Longest register register " "Info: + Longest register to register delay is 5.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decp8d9:cntt\|cntn\[8\] 1 REG LC_X39_Y21_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y21_N2; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.590 ns) 1.363 ns decp8d9:cntt\|_~265 2 COMB LC_X38_Y21_N0 1 " "Info: 2: + IC(0.773 ns) + CELL(0.590 ns) = 1.363 ns; Loc. = LC_X38_Y21_N0; Fanout = 1; COMB Node = 'decp8d9:cntt\|_~265'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 7 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.442 ns) 2.232 ns decp8d9:cntt\|cntn\[12\]~34 3 COMB LC_X38_Y21_N3 9 " "Info: 3: + IC(0.427 ns) + CELL(0.442 ns) = 2.232 ns; Loc. = LC_X38_Y21_N3; Fanout = 9; COMB Node = 'decp8d9:cntt\|cntn\[12\]~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.114 ns) 3.446 ns decp8d9:cntt\|cntn\[24\]~45 4 COMB LC_X41_Y21_N1 3 " "Info: 4: + IC(1.100 ns) + CELL(0.114 ns) = 3.446 ns; Loc. = LC_X41_Y21_N1; Fanout = 3; COMB Node = 'decp8d9:cntt\|cntn\[24\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.867 ns) 5.134 ns decp8d9:cntt\|cntn\[18\] 5 REG LC_X40_Y21_N8 5 " "Info: 5: + IC(0.821 ns) + CELL(0.867 ns) = 5.134 ns; Loc. = LC_X40_Y21_N8; Fanout = 5; REG Node = 'decp8d9:cntt\|cntn\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.013 ns ( 39.21 % ) " "Info: Total cell delay = 2.013 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.121 ns ( 60.79 % ) " "Info: Total interconnect delay = 3.121 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.134 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.134 ns" { decp8d9:cntt|cntn[8] {} decp8d9:cntt|_~265 {} decp8d9:cntt|cntn[12]~34 {} decp8d9:cntt|cntn[24]~45 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.773ns 0.427ns 1.100ns 0.821ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[2\] destination 13.349 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[2\]\" to destination register is 13.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[2\] 1 CLK PIN_5 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 2; CLK Node = 'sel\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.067 ns) + CELL(0.442 ns) 7.978 ns _~8 2 COMB LC_X39_Y10_N4 32 " "Info: 2: + IC(6.067 ns) + CELL(0.442 ns) = 7.978 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.509 ns" { sel[2] _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 13.349 ns decp8d9:cntt\|cntn\[18\] 3 REG LC_X40_Y21_N8 5 " "Info: 3: + IC(4.660 ns) + CELL(0.711 ns) = 13.349 ns; Loc. = LC_X40_Y21_N8; Fanout = 5; REG Node = 'decp8d9:cntt\|cntn\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 19.64 % ) " "Info: Total cell delay = 2.622 ns ( 19.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.727 ns ( 80.36 % ) " "Info: Total interconnect delay = 10.727 ns ( 80.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.349 ns" { sel[2] _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.349 ns" { sel[2] {} sel[2]~out0 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 6.067ns 4.660ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[2\] source 13.349 ns - Longest register " "Info: - Longest clock path from clock \"sel\[2\]\" to source register is 13.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[2\] 1 CLK PIN_5 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 2; CLK Node = 'sel\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.067 ns) + CELL(0.442 ns) 7.978 ns _~8 2 COMB LC_X39_Y10_N4 32 " "Info: 2: + IC(6.067 ns) + CELL(0.442 ns) = 7.978 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.509 ns" { sel[2] _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 13.349 ns decp8d9:cntt\|cntn\[8\] 3 REG LC_X39_Y21_N2 6 " "Info: 3: + IC(4.660 ns) + CELL(0.711 ns) = 13.349 ns; Loc. = LC_X39_Y21_N2; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 19.64 % ) " "Info: Total cell delay = 2.622 ns ( 19.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.727 ns ( 80.36 % ) " "Info: Total interconnect delay = 10.727 ns ( 80.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.349 ns" { sel[2] _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.349 ns" { sel[2] {} sel[2]~out0 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 6.067ns 4.660ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.349 ns" { sel[2] _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.349 ns" { sel[2] {} sel[2]~out0 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 6.067ns 4.660ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.349 ns" { sel[2] _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.349 ns" { sel[2] {} sel[2]~out0 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 6.067ns 4.660ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.134 ns" { decp8d9:cntt|cntn[8] decp8d9:cntt|_~265 decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.134 ns" { decp8d9:cntt|cntn[8] {} decp8d9:cntt|_~265 {} decp8d9:cntt|cntn[12]~34 {} decp8d9:cntt|cntn[24]~45 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.773ns 0.427ns 1.100ns 0.821ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.349 ns" { sel[2] _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.349 ns" { sel[2] {} sel[2]~out0 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 6.067ns 4.660ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.349 ns" { sel[2] _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.349 ns" { sel[2] {} sel[2]~out0 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 6.067ns 4.660ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "decp8d9:cntt\|cntn\[4\] decp8d9:cntt\|cntn\[4\] clk 4.66 ns " "Info: Found hold time violation between source  pin or register \"decp8d9:cntt\|cntn\[4\]\" and destination pin or register \"decp8d9:cntt\|cntn\[4\]\" for clock \"clk\" (Hold time is 4.66 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.707 ns + Largest " "Info: + Largest clock skew is 5.707 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.818 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.935 ns) 3.335 ns sdiv\[25\] 2 REG LC_X40_Y9_N6 4 " "Info: 2: + IC(0.931 ns) + CELL(0.935 ns) = 3.335 ns; Loc. = LC_X40_Y9_N6; Fanout = 4; REG Node = 'sdiv\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { clk sdiv[25] } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.590 ns) 5.187 ns _~141 3 COMB LC_X41_Y6_N2 1 " "Info: 3: + IC(1.262 ns) + CELL(0.590 ns) = 5.187 ns; Loc. = LC_X41_Y6_N2; Fanout = 1; COMB Node = '_~141'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { sdiv[25] _~141 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.292 ns) 6.701 ns _~142 4 COMB LC_X40_Y9_N9 1 " "Info: 4: + IC(1.222 ns) + CELL(0.292 ns) = 6.701 ns; Loc. = LC_X40_Y9_N9; Fanout = 1; COMB Node = '_~142'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { _~141 _~142 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.442 ns) 8.322 ns _~143 5 COMB LC_X39_Y10_N0 27 " "Info: 5: + IC(1.179 ns) + CELL(0.442 ns) = 8.322 ns; Loc. = LC_X39_Y10_N0; Fanout = 27; COMB Node = '_~143'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { _~142 _~143 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.292 ns) 9.725 ns _~145 6 COMB LC_X41_Y10_N2 1 " "Info: 6: + IC(1.111 ns) + CELL(0.292 ns) = 9.725 ns; Loc. = LC_X41_Y10_N2; Fanout = 1; COMB Node = '_~145'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { _~143 _~145 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.292 ns) 11.151 ns _~146 7 COMB LC_X39_Y10_N3 1 " "Info: 7: + IC(1.134 ns) + CELL(0.292 ns) = 11.151 ns; Loc. = LC_X39_Y10_N3; Fanout = 1; COMB Node = '_~146'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { _~145 _~146 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.447 ns _~8 8 COMB LC_X39_Y10_N4 32 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 11.447 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { _~146 _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 16.818 ns decp8d9:cntt\|cntn\[4\] 9 REG LC_X39_Y21_N5 6 " "Info: 9: + IC(4.660 ns) + CELL(0.711 ns) = 16.818 ns; Loc. = LC_X39_Y21_N5; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[4] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.137 ns ( 30.54 % ) " "Info: Total cell delay = 5.137 ns ( 30.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.681 ns ( 69.46 % ) " "Info: Total interconnect delay = 11.681 ns ( 69.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.818 ns" { clk sdiv[25] _~141 _~142 _~143 _~145 _~146 _~8 decp8d9:cntt|cntn[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.818 ns" { clk {} clk~out0 {} sdiv[25] {} _~141 {} _~142 {} _~143 {} _~145 {} _~146 {} _~8 {} decp8d9:cntt|cntn[4] {} } { 0.000ns 0.000ns 0.931ns 1.262ns 1.222ns 1.179ns 1.111ns 1.134ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.442ns 0.292ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.111 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 11.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.935 ns) 3.335 ns sdiv\[12\] 2 REG LC_X40_Y10_N3 5 " "Info: 2: + IC(0.931 ns) + CELL(0.935 ns) = 3.335 ns; Loc. = LC_X40_Y10_N3; Fanout = 5; REG Node = 'sdiv\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { clk sdiv[12] } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.114 ns) 4.260 ns _~147 3 COMB LC_X39_Y10_N7 1 " "Info: 3: + IC(0.811 ns) + CELL(0.114 ns) = 4.260 ns; Loc. = LC_X39_Y10_N7; Fanout = 1; COMB Node = '_~147'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { sdiv[12] _~147 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.292 ns) 5.001 ns _~149 4 COMB LC_X39_Y10_N2 1 " "Info: 4: + IC(0.449 ns) + CELL(0.292 ns) = 5.001 ns; Loc. = LC_X39_Y10_N2; Fanout = 1; COMB Node = '_~149'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { _~147 _~149 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.292 ns) 5.740 ns _~8 5 COMB LC_X39_Y10_N4 32 " "Info: 5: + IC(0.447 ns) + CELL(0.292 ns) = 5.740 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { _~149 _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 11.111 ns decp8d9:cntt\|cntn\[4\] 6 REG LC_X39_Y21_N5 6 " "Info: 6: + IC(4.660 ns) + CELL(0.711 ns) = 11.111 ns; Loc. = LC_X39_Y21_N5; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[4] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.813 ns ( 34.32 % ) " "Info: Total cell delay = 3.813 ns ( 34.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.298 ns ( 65.68 % ) " "Info: Total interconnect delay = 7.298 ns ( 65.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.111 ns" { clk sdiv[12] _~147 _~149 _~8 decp8d9:cntt|cntn[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.111 ns" { clk {} clk~out0 {} sdiv[12] {} _~147 {} _~149 {} _~8 {} decp8d9:cntt|cntn[4] {} } { 0.000ns 0.000ns 0.931ns 0.811ns 0.449ns 0.447ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.818 ns" { clk sdiv[25] _~141 _~142 _~143 _~145 _~146 _~8 decp8d9:cntt|cntn[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.818 ns" { clk {} clk~out0 {} sdiv[25] {} _~141 {} _~142 {} _~143 {} _~145 {} _~146 {} _~8 {} decp8d9:cntt|cntn[4] {} } { 0.000ns 0.000ns 0.931ns 1.262ns 1.222ns 1.179ns 1.111ns 1.134ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.442ns 0.292ns 0.292ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.111 ns" { clk sdiv[12] _~147 _~149 _~8 decp8d9:cntt|cntn[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.111 ns" { clk {} clk~out0 {} sdiv[12] {} _~147 {} _~149 {} _~8 {} decp8d9:cntt|cntn[4] {} } { 0.000ns 0.000ns 0.931ns 0.811ns 0.449ns 0.447ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.838 ns - Shortest register register " "Info: - Shortest register to register delay is 0.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decp8d9:cntt\|cntn\[4\] 1 REG LC_X39_Y21_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y21_N5; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decp8d9:cntt|cntn[4] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.309 ns) 0.838 ns decp8d9:cntt\|cntn\[4\] 2 REG LC_X39_Y21_N5 6 " "Info: 2: + IC(0.529 ns) + CELL(0.309 ns) = 0.838 ns; Loc. = LC_X39_Y21_N5; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { decp8d9:cntt|cntn[4] decp8d9:cntt|cntn[4] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 36.87 % ) " "Info: Total cell delay = 0.309 ns ( 36.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.529 ns ( 63.13 % ) " "Info: Total interconnect delay = 0.529 ns ( 63.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { decp8d9:cntt|cntn[4] decp8d9:cntt|cntn[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.838 ns" { decp8d9:cntt|cntn[4] {} decp8d9:cntt|cntn[4] {} } { 0.000ns 0.529ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.818 ns" { clk sdiv[25] _~141 _~142 _~143 _~145 _~146 _~8 decp8d9:cntt|cntn[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.818 ns" { clk {} clk~out0 {} sdiv[25] {} _~141 {} _~142 {} _~143 {} _~145 {} _~146 {} _~8 {} decp8d9:cntt|cntn[4] {} } { 0.000ns 0.000ns 0.931ns 1.262ns 1.222ns 1.179ns 1.111ns 1.134ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.442ns 0.292ns 0.292ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.111 ns" { clk sdiv[12] _~147 _~149 _~8 decp8d9:cntt|cntn[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.111 ns" { clk {} clk~out0 {} sdiv[12] {} _~147 {} _~149 {} _~8 {} decp8d9:cntt|cntn[4] {} } { 0.000ns 0.000ns 0.931ns 0.811ns 0.449ns 0.447ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.292ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { decp8d9:cntt|cntn[4] decp8d9:cntt|cntn[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.838 ns" { decp8d9:cntt|cntn[4] {} decp8d9:cntt|cntn[4] {} } { 0.000ns 0.529ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "decp8d9:cntt\|cntn\[18\] ena exclk 3.878 ns register " "Info: tsu for register \"decp8d9:cntt\|cntn\[18\]\" (data pin = \"ena\", clock pin = \"exclk\") is 3.878 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.909 ns + Longest pin register " "Info: + Longest pin to register delay is 13.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ena 1 PIN PIN_2 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 9; PIN Node = 'ena'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ena } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.948 ns) + CELL(0.590 ns) 11.007 ns decp8d9:cntt\|cntn\[12\]~34 2 COMB LC_X38_Y21_N3 9 " "Info: 2: + IC(8.948 ns) + CELL(0.590 ns) = 11.007 ns; Loc. = LC_X38_Y21_N3; Fanout = 9; COMB Node = 'decp8d9:cntt\|cntn\[12\]~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.538 ns" { ena decp8d9:cntt|cntn[12]~34 } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.114 ns) 12.221 ns decp8d9:cntt\|cntn\[24\]~45 3 COMB LC_X41_Y21_N1 3 " "Info: 3: + IC(1.100 ns) + CELL(0.114 ns) = 12.221 ns; Loc. = LC_X41_Y21_N1; Fanout = 3; COMB Node = 'decp8d9:cntt\|cntn\[24\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.867 ns) 13.909 ns decp8d9:cntt\|cntn\[18\] 4 REG LC_X40_Y21_N8 5 " "Info: 4: + IC(0.821 ns) + CELL(0.867 ns) = 13.909 ns; Loc. = LC_X40_Y21_N8; Fanout = 5; REG Node = 'decp8d9:cntt\|cntn\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.040 ns ( 21.86 % ) " "Info: Total cell delay = 3.040 ns ( 21.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.869 ns ( 78.14 % ) " "Info: Total interconnect delay = 10.869 ns ( 78.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.909 ns" { ena decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.909 ns" { ena {} ena~out0 {} decp8d9:cntt|cntn[12]~34 {} decp8d9:cntt|cntn[24]~45 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 8.948ns 1.100ns 0.821ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "exclk destination 10.068 ns - Shortest register " "Info: - Shortest clock path from clock \"exclk\" to destination register is 10.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns exclk 1 CLK PIN_153 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 2; CLK Node = 'exclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { exclk } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.114 ns) 2.877 ns _~144 2 COMB LC_X41_Y10_N6 1 " "Info: 2: + IC(1.294 ns) + CELL(0.114 ns) = 2.877 ns; Loc. = LC_X41_Y10_N6; Fanout = 1; COMB Node = '_~144'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { exclk _~144 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.442 ns) 4.401 ns _~146 3 COMB LC_X39_Y10_N3 1 " "Info: 3: + IC(1.082 ns) + CELL(0.442 ns) = 4.401 ns; Loc. = LC_X39_Y10_N3; Fanout = 1; COMB Node = '_~146'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { _~144 _~146 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.697 ns _~8 4 COMB LC_X39_Y10_N4 32 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.697 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { _~146 _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 10.068 ns decp8d9:cntt\|cntn\[18\] 5 REG LC_X40_Y21_N8 5 " "Info: 5: + IC(4.660 ns) + CELL(0.711 ns) = 10.068 ns; Loc. = LC_X40_Y21_N8; Fanout = 5; REG Node = 'decp8d9:cntt\|cntn\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 28.31 % ) " "Info: Total cell delay = 2.850 ns ( 28.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.218 ns ( 71.69 % ) " "Info: Total interconnect delay = 7.218 ns ( 71.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.068 ns" { exclk _~144 _~146 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.068 ns" { exclk {} exclk~out0 {} _~144 {} _~146 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 1.294ns 1.082ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.909 ns" { ena decp8d9:cntt|cntn[12]~34 decp8d9:cntt|cntn[24]~45 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.909 ns" { ena {} ena~out0 {} decp8d9:cntt|cntn[12]~34 {} decp8d9:cntt|cntn[24]~45 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 8.948ns 1.100ns 0.821ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.068 ns" { exclk _~144 _~146 _~8 decp8d9:cntt|cntn[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.068 ns" { exclk {} exclk~out0 {} _~144 {} _~146 {} _~8 {} decp8d9:cntt|cntn[18] {} } { 0.000ns 0.000ns 1.294ns 1.082ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segd\[0\] decp8d9:cntt\|cntn\[15\] 32.160 ns register " "Info: tco from clock \"clk\" to destination pin \"segd\[0\]\" through register \"decp8d9:cntt\|cntn\[15\]\" is 32.160 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.818 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 16.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.935 ns) 3.335 ns sdiv\[25\] 2 REG LC_X40_Y9_N6 4 " "Info: 2: + IC(0.931 ns) + CELL(0.935 ns) = 3.335 ns; Loc. = LC_X40_Y9_N6; Fanout = 4; REG Node = 'sdiv\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { clk sdiv[25] } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.590 ns) 5.187 ns _~141 3 COMB LC_X41_Y6_N2 1 " "Info: 3: + IC(1.262 ns) + CELL(0.590 ns) = 5.187 ns; Loc. = LC_X41_Y6_N2; Fanout = 1; COMB Node = '_~141'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { sdiv[25] _~141 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.292 ns) 6.701 ns _~142 4 COMB LC_X40_Y9_N9 1 " "Info: 4: + IC(1.222 ns) + CELL(0.292 ns) = 6.701 ns; Loc. = LC_X40_Y9_N9; Fanout = 1; COMB Node = '_~142'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { _~141 _~142 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.442 ns) 8.322 ns _~143 5 COMB LC_X39_Y10_N0 27 " "Info: 5: + IC(1.179 ns) + CELL(0.442 ns) = 8.322 ns; Loc. = LC_X39_Y10_N0; Fanout = 27; COMB Node = '_~143'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { _~142 _~143 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.292 ns) 9.725 ns _~145 6 COMB LC_X41_Y10_N2 1 " "Info: 6: + IC(1.111 ns) + CELL(0.292 ns) = 9.725 ns; Loc. = LC_X41_Y10_N2; Fanout = 1; COMB Node = '_~145'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { _~143 _~145 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.292 ns) 11.151 ns _~146 7 COMB LC_X39_Y10_N3 1 " "Info: 7: + IC(1.134 ns) + CELL(0.292 ns) = 11.151 ns; Loc. = LC_X39_Y10_N3; Fanout = 1; COMB Node = '_~146'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { _~145 _~146 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.447 ns _~8 8 COMB LC_X39_Y10_N4 32 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 11.447 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { _~146 _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 16.818 ns decp8d9:cntt\|cntn\[15\] 9 REG LC_X41_Y21_N6 4 " "Info: 9: + IC(4.660 ns) + CELL(0.711 ns) = 16.818 ns; Loc. = LC_X41_Y21_N6; Fanout = 4; REG Node = 'decp8d9:cntt\|cntn\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[15] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.137 ns ( 30.54 % ) " "Info: Total cell delay = 5.137 ns ( 30.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.681 ns ( 69.46 % ) " "Info: Total interconnect delay = 11.681 ns ( 69.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.818 ns" { clk sdiv[25] _~141 _~142 _~143 _~145 _~146 _~8 decp8d9:cntt|cntn[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.818 ns" { clk {} clk~out0 {} sdiv[25] {} _~141 {} _~142 {} _~143 {} _~145 {} _~146 {} _~8 {} decp8d9:cntt|cntn[15] {} } { 0.000ns 0.000ns 0.931ns 1.262ns 1.222ns 1.179ns 1.111ns 1.134ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.442ns 0.292ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.118 ns + Longest register pin " "Info: + Longest register to pin delay is 15.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decp8d9:cntt\|cntn\[15\] 1 REG LC_X41_Y21_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X41_Y21_N6; Fanout = 4; REG Node = 'decp8d9:cntt\|cntn\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decp8d9:cntt|cntn[15] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.442 ns) 2.749 ns _~132 2 COMB LC_X39_Y21_N1 1 " "Info: 2: + IC(2.307 ns) + CELL(0.442 ns) = 2.749 ns; Loc. = LC_X39_Y21_N1; Fanout = 1; COMB Node = '_~132'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { decp8d9:cntt|cntn[15] _~132 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.442 ns) 4.279 ns _~133 3 COMB LC_X36_Y21_N9 1 " "Info: 3: + IC(1.088 ns) + CELL(0.442 ns) = 4.279 ns; Loc. = LC_X36_Y21_N9; Fanout = 1; COMB Node = '_~133'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { _~132 _~133 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.292 ns) 6.122 ns _~134 4 COMB LC_X39_Y20_N4 7 " "Info: 4: + IC(1.551 ns) + CELL(0.292 ns) = 6.122 ns; Loc. = LC_X39_Y20_N4; Fanout = 7; COMB Node = '_~134'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { _~133 _~134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.784 ns) + CELL(0.292 ns) 11.198 ns 7segd:sgd\|s\[0\]~45 5 COMB LC_X2_Y22_N8 1 " "Info: 5: + IC(4.784 ns) + CELL(0.292 ns) = 11.198 ns; Loc. = LC_X2_Y22_N8; Fanout = 1; COMB Node = '7segd:sgd\|s\[0\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.076 ns" { _~134 7segd:sgd|s[0]~45 } "NODE_NAME" } } { "7segd.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/7segd.tdf" 3 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(2.124 ns) 15.118 ns segd\[0\] 6 PIN PIN_11 0 " "Info: 6: + IC(1.796 ns) + CELL(2.124 ns) = 15.118 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'segd\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { 7segd:sgd|s[0]~45 segd[0] } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 5 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.592 ns ( 23.76 % ) " "Info: Total cell delay = 3.592 ns ( 23.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.526 ns ( 76.24 % ) " "Info: Total interconnect delay = 11.526 ns ( 76.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.118 ns" { decp8d9:cntt|cntn[15] _~132 _~133 _~134 7segd:sgd|s[0]~45 segd[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.118 ns" { decp8d9:cntt|cntn[15] {} _~132 {} _~133 {} _~134 {} 7segd:sgd|s[0]~45 {} segd[0] {} } { 0.000ns 2.307ns 1.088ns 1.551ns 4.784ns 1.796ns } { 0.000ns 0.442ns 0.442ns 0.292ns 0.292ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.818 ns" { clk sdiv[25] _~141 _~142 _~143 _~145 _~146 _~8 decp8d9:cntt|cntn[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.818 ns" { clk {} clk~out0 {} sdiv[25] {} _~141 {} _~142 {} _~143 {} _~145 {} _~146 {} _~8 {} decp8d9:cntt|cntn[15] {} } { 0.000ns 0.000ns 0.931ns 1.262ns 1.222ns 1.179ns 1.111ns 1.134ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.442ns 0.292ns 0.292ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.118 ns" { decp8d9:cntt|cntn[15] _~132 _~133 _~134 7segd:sgd|s[0]~45 segd[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.118 ns" { decp8d9:cntt|cntn[15] {} _~132 {} _~133 {} _~134 {} 7segd:sgd|s[0]~45 {} segd[0] {} } { 0.000ns 2.307ns 1.088ns 1.551ns 4.784ns 1.796ns } { 0.000ns 0.442ns 0.442ns 0.292ns 0.292ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sel\[2\] pha 16.840 ns Longest " "Info: Longest tpd from source pin \"sel\[2\]\" to destination pin \"pha\" is 16.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[2\] 1 CLK PIN_5 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 2; CLK Node = 'sel\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.177 ns) + CELL(0.292 ns) 11.938 ns pha~5 2 COMB LC_X39_Y10_N8 1 " "Info: 2: + IC(10.177 ns) + CELL(0.292 ns) = 11.938 ns; Loc. = LC_X39_Y10_N8; Fanout = 1; COMB Node = 'pha~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.469 ns" { sel[2] pha~5 } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 17 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.778 ns) + CELL(2.124 ns) 16.840 ns pha 3 PIN PIN_138 0 " "Info: 3: + IC(2.778 ns) + CELL(2.124 ns) = 16.840 ns; Loc. = PIN_138; Fanout = 0; PIN Node = 'pha'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { pha~5 pha } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 17 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.885 ns ( 23.07 % ) " "Info: Total cell delay = 3.885 ns ( 23.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.955 ns ( 76.93 % ) " "Info: Total interconnect delay = 12.955 ns ( 76.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.840 ns" { sel[2] pha~5 pha } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.840 ns" { sel[2] {} sel[2]~out0 {} pha~5 {} pha {} } { 0.000ns 0.000ns 10.177ns 2.778ns } { 0.000ns 1.469ns 0.292ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "decp8d9:cntt\|cntn\[8\] ena clk 5.603 ns register " "Info: th for register \"decp8d9:cntt\|cntn\[8\]\" (data pin = \"ena\", clock pin = \"clk\") is 5.603 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.818 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.935 ns) 3.335 ns sdiv\[25\] 2 REG LC_X40_Y9_N6 4 " "Info: 2: + IC(0.931 ns) + CELL(0.935 ns) = 3.335 ns; Loc. = LC_X40_Y9_N6; Fanout = 4; REG Node = 'sdiv\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { clk sdiv[25] } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.590 ns) 5.187 ns _~141 3 COMB LC_X41_Y6_N2 1 " "Info: 3: + IC(1.262 ns) + CELL(0.590 ns) = 5.187 ns; Loc. = LC_X41_Y6_N2; Fanout = 1; COMB Node = '_~141'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { sdiv[25] _~141 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.292 ns) 6.701 ns _~142 4 COMB LC_X40_Y9_N9 1 " "Info: 4: + IC(1.222 ns) + CELL(0.292 ns) = 6.701 ns; Loc. = LC_X40_Y9_N9; Fanout = 1; COMB Node = '_~142'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { _~141 _~142 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.442 ns) 8.322 ns _~143 5 COMB LC_X39_Y10_N0 27 " "Info: 5: + IC(1.179 ns) + CELL(0.442 ns) = 8.322 ns; Loc. = LC_X39_Y10_N0; Fanout = 27; COMB Node = '_~143'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { _~142 _~143 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.292 ns) 9.725 ns _~145 6 COMB LC_X41_Y10_N2 1 " "Info: 6: + IC(1.111 ns) + CELL(0.292 ns) = 9.725 ns; Loc. = LC_X41_Y10_N2; Fanout = 1; COMB Node = '_~145'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { _~143 _~145 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.292 ns) 11.151 ns _~146 7 COMB LC_X39_Y10_N3 1 " "Info: 7: + IC(1.134 ns) + CELL(0.292 ns) = 11.151 ns; Loc. = LC_X39_Y10_N3; Fanout = 1; COMB Node = '_~146'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { _~145 _~146 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.447 ns _~8 8 COMB LC_X39_Y10_N4 32 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 11.447 ns; Loc. = LC_X39_Y10_N4; Fanout = 32; COMB Node = '_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { _~146 _~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.711 ns) 16.818 ns decp8d9:cntt\|cntn\[8\] 9 REG LC_X39_Y21_N2 6 " "Info: 9: + IC(4.660 ns) + CELL(0.711 ns) = 16.818 ns; Loc. = LC_X39_Y21_N2; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.137 ns ( 30.54 % ) " "Info: Total cell delay = 5.137 ns ( 30.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.681 ns ( 69.46 % ) " "Info: Total interconnect delay = 11.681 ns ( 69.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.818 ns" { clk sdiv[25] _~141 _~142 _~143 _~145 _~146 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.818 ns" { clk {} clk~out0 {} sdiv[25] {} _~141 {} _~142 {} _~143 {} _~145 {} _~146 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 0.931ns 1.262ns 1.222ns 1.179ns 1.111ns 1.134ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.442ns 0.292ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.230 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ena 1 PIN PIN_2 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 9; PIN Node = 'ena'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ena } "NODE_NAME" } } { "8dec714.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/8dec714.tdf" 4 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.023 ns) + CELL(0.738 ns) 11.230 ns decp8d9:cntt\|cntn\[8\] 2 REG LC_X39_Y21_N2 6 " "Info: 2: + IC(9.023 ns) + CELL(0.738 ns) = 11.230 ns; Loc. = LC_X39_Y21_N2; Fanout = 6; REG Node = 'decp8d9:cntt\|cntn\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.761 ns" { ena decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "decp8d9.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-2 8dec714/decp8d9.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.207 ns ( 19.65 % ) " "Info: Total cell delay = 2.207 ns ( 19.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.023 ns ( 80.35 % ) " "Info: Total interconnect delay = 9.023 ns ( 80.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.230 ns" { ena decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.230 ns" { ena {} ena~out0 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 9.023ns } { 0.000ns 1.469ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.818 ns" { clk sdiv[25] _~141 _~142 _~143 _~145 _~146 _~8 decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.818 ns" { clk {} clk~out0 {} sdiv[25] {} _~141 {} _~142 {} _~143 {} _~145 {} _~146 {} _~8 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 0.931ns 1.262ns 1.222ns 1.179ns 1.111ns 1.134ns 0.182ns 4.660ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.442ns 0.292ns 0.292ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.230 ns" { ena decp8d9:cntt|cntn[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.230 ns" { ena {} ena~out0 {} decp8d9:cntt|cntn[8] {} } { 0.000ns 0.000ns 9.023ns } { 0.000ns 1.469ns 0.738ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 23 08:26:32 2021 " "Info: Processing ended: Wed Jun 23 08:26:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
