# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab_cntr.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:03 on May 07,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 22:46:03 on May 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work center_light_testbench 
# Start time: 22:46:03 on May 07,2023
# Loading sv_std.std
# Loading work.center_light_testbench
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.center_light
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./center_light.sv(104)
#    Time: 1250 ps  Iteration: 1  Instance: /center_light_testbench
# Break in Module center_light_testbench at ./center_light.sv line 104
do runlab_cntr.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:39 on May 07,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 22:47:39 on May 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:47:40 on May 07,2023, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work center_light_testbench 
# Start time: 22:47:40 on May 07,2023
# Loading sv_std.std
# Loading work.center_light_testbench
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.center_light
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./center_light.sv(104)
#    Time: 1450 ps  Iteration: 1  Instance: /center_light_testbench
# Break in Module center_light_testbench at ./center_light.sv line 104
# End time: 22:48:10 on May 07,2023, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
