//Design module

module counter_asynchronous(clock,reset,count);
  input clock,reset;
  output reg [3:0]count;
  always @(posedge clock,posedge reset)
  begin
      if(reset)
      begin
          count <= 4'b0000;
      end
      else
      begin
          count <= count+1;
      end
  end
endmodule


//Testbench module

module tb_counter_asynchronous();
  reg clock,reset;
  wire [3:0]count;
  always #5 clock = ~clock;
  counter_asynchronous i_counter_async(clock,reset,count);   //Instantiating the design module inside a testbench module
  initial begin
      $monitor("clock = %0d,reset = %0d,count = %0d",clock,reset,count);
      clock = 0;
      reset = 1;
      #5;
      reset = 0;
      #100;
      $finish();
  end
endmodule
