// Seed: 1530321653
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = id_5;
endmodule
module module_1 (
    input  logic id_0,
    output wire  id_1,
    output logic id_2,
    input  wand  id_3
);
  wire id_5;
  initial begin : LABEL_0
    id_2 <= 1;
  end
  reg id_6;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  function id_7(id_8);
    @(posedge 1) @(id_6) id_8 <= id_0;
  endfunction
endmodule
