<div id="pf2f0" class="pf w0 h0" data-page-no="2f0"><div class="pc pc2f0 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2f0.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">UART_BDL is reset to a non-zero value, so after reset the baud rate generator remains</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">disabled until the first time the receiver or transmitter is enabled; that is, UART_C2[RE]</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">or UART_C2[TE] bits are written to 1.</div><div class="t m0 x9 h7 y1a9 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + h offset</div><div class="t m0 x81 h1d y1156 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y10fa ff2 fs4 fc0 sc0 ls0 ws35b">Read <span class="ve">SBR</span></div><div class="t m0 x8b h7 y11e8 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y5fc ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000100<span class="_ _19a"></span></span></div><div class="t m0 xf5 h9 y20fb ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_BDL field descriptions</span></div><div class="t m0 x12c h10 yede ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x1 h7 y11a9 ff2 fs4 fc0 sc0 ls0">7–0</div><div class="t m0 x12c h7 y11aa ff2 fs4 fc0 sc0 ls0">SBR</div><div class="t m0 x83 h7 y11a9 ff2 fs4 fc0 sc0 ls0 ws0">Baud Rate Modulo Divisor</div><div class="t m0 x83 h7 y20fc ff2 fs4 fc0 sc0 ls0 ws0">These 13 bits in SBR[12:0] are referred to collectively as BR. They set the modulo divide rate for the</div><div class="t m0 x83 h7 y34e6 ff2 fs4 fc0 sc0 ls0 ws0">UART baud rate generator. When BR is cleared, the UART baud rate generator is disabled to reduce</div><div class="t m0 x83 h7 y3ea ff2 fs4 fc0 sc0 ls0 ws0">supply current. When BR is 1 - 8191, the UART baud rate equals BUSCLK/(16×BR).</div><div class="t m0 x9 h1b y428e ff1 fsc fc0 sc0 ls0 ws0">40.2.3<span class="_ _b"> </span>UART Control Register 1 (UART<span class="ff7 ws24e">x</span>_C1)</div><div class="t m0 x9 hf y1d92 ff3 fs5 fc0 sc0 ls0 ws0">This read/write register controls various optional features of the UART system.</div><div class="t m0 x9 h7 y389e ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + h offset</div><div class="t m0 x81 h1d y428f ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y265c ff2 fs4 fc0 sc0 ls0 ws4cb">Read <span class="ve">LOOPS UARTSWAI<span class="_ _23"> </span>RSRC<span class="_ _1bd"> </span>M<span class="_ _45"> </span>WAKE<span class="_ _47"> </span>ILT<span class="_ _9f"> </span>PE<span class="_ _160"> </span>PT</span></div><div class="t m0 x8b h7 y4290 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y4291 ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x1d h9 y4292 ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_C1 field descriptions</span></div><div class="t m0 x12c h10 y409e ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y4293 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x4f h7 y4294 ff2 fs4 fc0 sc0 ls0">LOOPS</div><div class="t m0 x83 h7 y4293 ff2 fs4 fc0 sc0 ls0 ws0">Loop Mode Select</div><div class="t m0 x83 h7 y4295 ff2 fs4 fc0 sc0 ls0 ws0">Selects between loop back modes and normal 2-pin full-duplex modes. When LOOPS is set, the</div><div class="t m0 x83 h7 y4296 ff2 fs4 fc0 sc0 ls0 ws0">transmitter output is internally connected to the receiver input.</div><div class="t m0 x83 h7 y4297 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Normal operation - RxD and TxD use separate pins.</div><div class="t m0 x83 h7 y4298 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input.</div><div class="t m0 x5 h7 y4299 ff2 fs4 fc0 sc0 ls0 ws0">(See RSRC bit.) RxD pin is not used by UART.</div><div class="t m0 x97 h7 y429a ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x33 h7 y4122 ff2 fs4 fc0 sc0 ls0">UARTSWAI</div><div class="t m0 x83 h7 y429a ff2 fs4 fc0 sc0 ls0 ws0">UART Stops in Wait Mode</div><div class="t m0 x83 h7 y429b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>UART clocks continue to run in wait mode so the UART can be the source of an interrupt that wakes</div><div class="t m0 x5 h7 y429c ff2 fs4 fc0 sc0 ls0 ws0">up the CPU.</div><div class="t m0 x83 h7 y1f4b ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>UART clocks freeze while CPU is in wait mode.</div><div class="t m0 x97 h7 y429d ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x95 h7 y1624 ff2 fs4 fc0 sc0 ls0">RSRC</div><div class="t m0 x83 h7 y429d ff2 fs4 fc0 sc0 ls0 ws0">Receiver Source Select</div><div class="t m0 x1b h7 y387a ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">752<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf2f0" data-dest-detail='[752,"XYZ",null,558.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:324.748000px;bottom:623.850000px;width:18.504000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2f0" data-dest-detail='[752,"XYZ",null,273.55,null]'><div class="d m1" style="border-style:none;position:absolute;left:122.493000px;bottom:339.050000px;width:31.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2f0" data-dest-detail='[752,"XYZ",null,181.05,null]'><div class="d m1" style="border-style:none;position:absolute;left:170.249000px;bottom:339.050000px;width:47.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2f0" data-dest-detail='[752,"XYZ",null,120.55,null]'><div class="d m1" style="border-style:none;position:absolute;left:237.251000px;bottom:339.050000px;width:25.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2f1" data-dest-detail='[753,"XYZ",null,604.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:302.251000px;bottom:339.050000px;width:7.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2f1" data-dest-detail='[753,"XYZ",null,555.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:348.747000px;bottom:339.050000px;width:26.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2f1" data-dest-detail='[753,"XYZ",null,505.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:411.497000px;bottom:339.050000px;width:13.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2f1" data-dest-detail='[753,"XYZ",null,424.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:467.997000px;bottom:339.050000px;width:12.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2f1" data-dest-detail='[753,"XYZ",null,342.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:524.249000px;bottom:339.050000px;width:11.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
