{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 19:47:28 2020 " "Info: Processing started: Tue Sep 08 19:47:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TrafficLight.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TrafficLight.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLight " "Info: Found entity 1: TrafficLight" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay-main " "Info: Found design unit 1: delay-main" {  } { { "delay.vhd" "" { Text "F:/VHDL/ClassDesign2/delay.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 delay " "Info: Found entity 1: delay" {  } { { "delay.vhd" "" { Text "F:/VHDL/ClassDesign2/delay.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "24decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 24decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-main " "Info: Found design unit 1: decoder-main" {  } { { "24decoder.vhd" "" { Text "F:/VHDL/ClassDesign2/24decoder.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "24decoder.vhd" "" { Text "F:/VHDL/ClassDesign2/24decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLight " "Info: Elaborating entity \"TrafficLight\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74190 inst37 " "Warning: Block or symbol \"74190\" of instance \"inst37\" overlaps another block or symbol" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 3832 12512 12632 3992 "inst37" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR3 inst16 " "Warning: Block or symbol \"OR3\" of instance \"inst16\" overlaps another block or symbol" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 3920 11816 11864 3984 "inst16" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst1 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:inst1\"" {  } { { "TrafficLight.bdf" "inst1" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4424 11784 11880 4552 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output 24decoder.vhd(26) " "Warning (10492): VHDL Process Statement warning at 24decoder.vhd(26): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "24decoder.vhd" "" { Text "F:/VHDL/ClassDesign2/24decoder.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output 24decoder.vhd(27) " "Warning (10492): VHDL Process Statement warning at 24decoder.vhd(27): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "24decoder.vhd" "" { Text "F:/VHDL/ClassDesign2/24decoder.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output 24decoder.vhd(28) " "Warning (10492): VHDL Process Statement warning at 24decoder.vhd(28): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "24decoder.vhd" "" { Text "F:/VHDL/ClassDesign2/24decoder.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output 24decoder.vhd(29) " "Warning (10492): VHDL Process Statement warning at 24decoder.vhd(29): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "24decoder.vhd" "" { Text "F:/VHDL/ClassDesign2/24decoder.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:inst21 " "Info: Elaborating entity \"74160\" for hierarchy \"74160:inst21\"" {  } { { "TrafficLight.bdf" "inst21" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4400 11640 11760 4584 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:inst21 " "Info: Elaborated megafunction instantiation \"74160:inst21\"" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4400 11640 11760 4584 "inst21" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74190 74190:inst34 " "Info: Elaborating entity \"74190\" for hierarchy \"74190:inst34\"" {  } { { "TrafficLight.bdf" "inst34" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 3832 11600 11720 3992 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74190:inst34 " "Info: Elaborated megafunction instantiation \"74190:inst34\"" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 3832 11600 11720 3992 "inst34" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:inst " "Info: Elaborating entity \"delay\" for hierarchy \"delay:inst\"" {  } { { "TrafficLight.bdf" "inst" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4096 11432 11528 4216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_sig delay.vhd(15) " "Warning (10036): Verilog HDL or VHDL warning at delay.vhd(15): object \"clk_sig\" assigned a value but never read" {  } { { "delay.vhd" "" { Text "F:/VHDL/ClassDesign2/delay.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Info: Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Info: Implemented 41 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 19:47:30 2020 " "Info: Processing ended: Tue Sep 08 19:47:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
