#ifndef __HALVBUHWIO_H__
#define __HALVBUHWIO_H__
/*
===========================================================================
*/
/**
  @file HALvbuHWIO.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    Amberwing [amberwing_v1.0_p3r63.0]

  This file contains HWIO register definitions for the following modules:
    HDMA_VBU_HWK0_DMA_REGS
    PCIE0_VBU_HWK0_PCIE_REGS
    PCIE1_VBU_HWK0_PCIE_REGS
    SATA_VBU_HWK0_SATA_REGS
    SYS_VBU_HWK0_SYSFAB_REGS
    APCS_L3U[0-9]+_HML3_QOS
    APCS_L3U[0-9]+_HML3_CFG

  'Include' filters applied:
  'Exclude' filters applied: RESERVED DUMMY
*/
/*
  ===========================================================================

  Copyright (c) 2016 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: $
  $DateTime: $
  $Author: $

  ===========================================================================
*/

#include <asm/mach/hal/msmhwiobase.h>

/*----------------------------------------------------------------------------
 * MODULE: HDMA_VBU_HWK0_DMA_REGS
 *--------------------------------------------------------------------------*/

#define HDMA_VBU_HWK0_DMA_REGS_REG_BASE                                             (HDMA_VBU_HWK0_DMA_REGS_BASE      + 0x00000000)
#define HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS                                        0x00000000

#define HWIO_HDMA_VBU_HW_VERSION_ADDR                                               (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000000)
#define HWIO_HDMA_VBU_HW_VERSION_OFFS                                               (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000000)
#define HWIO_HDMA_VBU_HW_VERSION_RMSK                                               0xffffffff
#define HWIO_HDMA_VBU_HW_VERSION_IN          \
        in_dword_masked(HWIO_HDMA_VBU_HW_VERSION_ADDR, HWIO_HDMA_VBU_HW_VERSION_RMSK)
#define HWIO_HDMA_VBU_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_HW_VERSION_ADDR, m)
#define HWIO_HDMA_VBU_HW_VERSION_MAJOR_BMSK                                         0xf0000000
#define HWIO_HDMA_VBU_HW_VERSION_MAJOR_SHFT                                               0x1c
#define HWIO_HDMA_VBU_HW_VERSION_MINOR_BMSK                                          0xfff0000
#define HWIO_HDMA_VBU_HW_VERSION_MINOR_SHFT                                               0x10
#define HWIO_HDMA_VBU_HW_VERSION_STEP_BMSK                                              0xffff
#define HWIO_HDMA_VBU_HW_VERSION_STEP_SHFT                                                 0x0

#define HWIO_HDMA_VBU_HW_CORE_ID_ADDR                                               (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000008)
#define HWIO_HDMA_VBU_HW_CORE_ID_OFFS                                               (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000008)
#define HWIO_HDMA_VBU_HW_CORE_ID_RMSK                                               0xffffffff
#define HWIO_HDMA_VBU_HW_CORE_ID_IN          \
        in_dword_masked(HWIO_HDMA_VBU_HW_CORE_ID_ADDR, HWIO_HDMA_VBU_HW_CORE_ID_RMSK)
#define HWIO_HDMA_VBU_HW_CORE_ID_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_HW_CORE_ID_ADDR, m)
#define HWIO_HDMA_VBU_HW_CORE_ID_MAJOR_BMSK                                         0xff000000
#define HWIO_HDMA_VBU_HW_CORE_ID_MAJOR_SHFT                                               0x18
#define HWIO_HDMA_VBU_HW_CORE_ID_MINOR_BMSK                                           0xff0000
#define HWIO_HDMA_VBU_HW_CORE_ID_MINOR_SHFT                                               0x10
#define HWIO_HDMA_VBU_HW_CORE_ID_CONFIG_BMSK                                            0xff00
#define HWIO_HDMA_VBU_HW_CORE_ID_CONFIG_SHFT                                               0x8
#define HWIO_HDMA_VBU_HW_CORE_ID_INSTANCE_BMSK                                            0xff
#define HWIO_HDMA_VBU_HW_CORE_ID_INSTANCE_SHFT                                             0x0

#define HWIO_HDMA_VBU_SEC_CTRL_ADDR                                                 (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000010)
#define HWIO_HDMA_VBU_SEC_CTRL_OFFS                                                 (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000010)
#define HWIO_HDMA_VBU_SEC_CTRL_RMSK                                                        0x3
#define HWIO_HDMA_VBU_SEC_CTRL_IN          \
        in_dword_masked(HWIO_HDMA_VBU_SEC_CTRL_ADDR, HWIO_HDMA_VBU_SEC_CTRL_RMSK)
#define HWIO_HDMA_VBU_SEC_CTRL_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_SEC_CTRL_ADDR, m)
#define HWIO_HDMA_VBU_SEC_CTRL_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_SEC_CTRL_ADDR,v)
#define HWIO_HDMA_VBU_SEC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_SEC_CTRL_ADDR,m,v,HWIO_HDMA_VBU_SEC_CTRL_IN)
#define HWIO_HDMA_VBU_SEC_CTRL_EN_NS_FAULTMGMT_BMSK                                        0x2
#define HWIO_HDMA_VBU_SEC_CTRL_EN_NS_FAULTMGMT_SHFT                                        0x1
#define HWIO_HDMA_VBU_SEC_CTRL_EN_NS_BOOT_BMSK                                             0x1
#define HWIO_HDMA_VBU_SEC_CTRL_EN_NS_BOOT_SHFT                                             0x0

#define HWIO_HDMA_VBU_IHB_CLKON_ADDR                                                (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000020)
#define HWIO_HDMA_VBU_IHB_CLKON_OFFS                                                (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000020)
#define HWIO_HDMA_VBU_IHB_CLKON_RMSK                                                0x80ff00ff
#define HWIO_HDMA_VBU_IHB_CLKON_IN          \
        in_dword_masked(HWIO_HDMA_VBU_IHB_CLKON_ADDR, HWIO_HDMA_VBU_IHB_CLKON_RMSK)
#define HWIO_HDMA_VBU_IHB_CLKON_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_IHB_CLKON_ADDR, m)
#define HWIO_HDMA_VBU_IHB_CLKON_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_IHB_CLKON_ADDR,v)
#define HWIO_HDMA_VBU_IHB_CLKON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_IHB_CLKON_ADDR,m,v,HWIO_HDMA_VBU_IHB_CLKON_IN)
#define HWIO_HDMA_VBU_IHB_CLKON_CLKON_EN_BMSK                                       0x80000000
#define HWIO_HDMA_VBU_IHB_CLKON_CLKON_EN_SHFT                                             0x1f
#define HWIO_HDMA_VBU_IHB_CLKON_DELAY_BMSK                                            0xff0000
#define HWIO_HDMA_VBU_IHB_CLKON_DELAY_SHFT                                                0x10
#define HWIO_HDMA_VBU_IHB_CLKON_HYSTERESIS_BMSK                                           0xff
#define HWIO_HDMA_VBU_IHB_CLKON_HYSTERESIS_SHFT                                            0x0

#define HWIO_HDMA_VBU_OHB_CLKON_ADDR                                                (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000028)
#define HWIO_HDMA_VBU_OHB_CLKON_OFFS                                                (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000028)
#define HWIO_HDMA_VBU_OHB_CLKON_RMSK                                                0x80ff00ff
#define HWIO_HDMA_VBU_OHB_CLKON_IN          \
        in_dword_masked(HWIO_HDMA_VBU_OHB_CLKON_ADDR, HWIO_HDMA_VBU_OHB_CLKON_RMSK)
#define HWIO_HDMA_VBU_OHB_CLKON_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_OHB_CLKON_ADDR, m)
#define HWIO_HDMA_VBU_OHB_CLKON_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_OHB_CLKON_ADDR,v)
#define HWIO_HDMA_VBU_OHB_CLKON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_OHB_CLKON_ADDR,m,v,HWIO_HDMA_VBU_OHB_CLKON_IN)
#define HWIO_HDMA_VBU_OHB_CLKON_CLKON_EN_BMSK                                       0x80000000
#define HWIO_HDMA_VBU_OHB_CLKON_CLKON_EN_SHFT                                             0x1f
#define HWIO_HDMA_VBU_OHB_CLKON_DELAY_BMSK                                            0xff0000
#define HWIO_HDMA_VBU_OHB_CLKON_DELAY_SHFT                                                0x10
#define HWIO_HDMA_VBU_OHB_CLKON_HYSTERESIS_BMSK                                           0xff
#define HWIO_HDMA_VBU_OHB_CLKON_HYSTERESIS_SHFT                                            0x0

#define HWIO_HDMA_VBU_ICN_IPB_n_CLKON_ADDR(n)                                       (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000030 + 0x8 * (n))
#define HWIO_HDMA_VBU_ICN_IPB_n_CLKON_OFFS(n)                                       (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000030 + 0x8 * (n))
#define HWIO_HDMA_VBU_ICN_IPB_n_CLKON_RMSK                                          0x80ff00ff
#define HWIO_HDMA_VBU_ICN_IPB_n_CLKON_MAXn                                                   3
#define HWIO_HDMA_VBU_ICN_IPB_n_CLKON_INI(n)        \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IPB_n_CLKON_ADDR(n), HWIO_HDMA_VBU_ICN_IPB_n_CLKON_RMSK)
#define HWIO_HDMA_VBU_ICN_IPB_n_CLKON_INMI(n,mask)    \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IPB_n_CLKON_ADDR(n), mask)
#define HWIO_HDMA_VBU_ICN_IPB_n_CLKON_OUTI(n,val)    \
        out_dword(HWIO_HDMA_VBU_ICN_IPB_n_CLKON_ADDR(n),val)
#define HWIO_HDMA_VBU_ICN_IPB_n_CLKON_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_HDMA_VBU_ICN_IPB_n_CLKON_ADDR(n),mask,val,HWIO_HDMA_VBU_ICN_IPB_n_CLKON_INI(n))
#define HWIO_HDMA_VBU_ICN_IPB_n_CLKON_CLKON_EN_BMSK                                 0x80000000
#define HWIO_HDMA_VBU_ICN_IPB_n_CLKON_CLKON_EN_SHFT                                       0x1f
#define HWIO_HDMA_VBU_ICN_IPB_n_CLKON_DELAY_BMSK                                      0xff0000
#define HWIO_HDMA_VBU_ICN_IPB_n_CLKON_DELAY_SHFT                                          0x10
#define HWIO_HDMA_VBU_ICN_IPB_n_CLKON_HYSTERESIS_BMSK                                     0xff
#define HWIO_HDMA_VBU_ICN_IPB_n_CLKON_HYSTERESIS_SHFT                                      0x0

#define HWIO_HDMA_VBU_TN_OPB_n_CLKON_ADDR(n)                                        (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000080 + 0x8 * (n))
#define HWIO_HDMA_VBU_TN_OPB_n_CLKON_OFFS(n)                                        (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000080 + 0x8 * (n))
#define HWIO_HDMA_VBU_TN_OPB_n_CLKON_RMSK                                           0x80ff00ff
#define HWIO_HDMA_VBU_TN_OPB_n_CLKON_MAXn                                                    3
#define HWIO_HDMA_VBU_TN_OPB_n_CLKON_INI(n)        \
        in_dword_masked(HWIO_HDMA_VBU_TN_OPB_n_CLKON_ADDR(n), HWIO_HDMA_VBU_TN_OPB_n_CLKON_RMSK)
#define HWIO_HDMA_VBU_TN_OPB_n_CLKON_INMI(n,mask)    \
        in_dword_masked(HWIO_HDMA_VBU_TN_OPB_n_CLKON_ADDR(n), mask)
#define HWIO_HDMA_VBU_TN_OPB_n_CLKON_OUTI(n,val)    \
        out_dword(HWIO_HDMA_VBU_TN_OPB_n_CLKON_ADDR(n),val)
#define HWIO_HDMA_VBU_TN_OPB_n_CLKON_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_HDMA_VBU_TN_OPB_n_CLKON_ADDR(n),mask,val,HWIO_HDMA_VBU_TN_OPB_n_CLKON_INI(n))
#define HWIO_HDMA_VBU_TN_OPB_n_CLKON_CLKON_EN_BMSK                                  0x80000000
#define HWIO_HDMA_VBU_TN_OPB_n_CLKON_CLKON_EN_SHFT                                        0x1f
#define HWIO_HDMA_VBU_TN_OPB_n_CLKON_DELAY_BMSK                                       0xff0000
#define HWIO_HDMA_VBU_TN_OPB_n_CLKON_DELAY_SHFT                                           0x10
#define HWIO_HDMA_VBU_TN_OPB_n_CLKON_HYSTERESIS_BMSK                                      0xff
#define HWIO_HDMA_VBU_TN_OPB_n_CLKON_HYSTERESIS_SHFT                                       0x0

#define HWIO_HDMA_VBU_CGC_CTRL_ADDR                                                 (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x000000c0)
#define HWIO_HDMA_VBU_CGC_CTRL_OFFS                                                 (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x000000c0)
#define HWIO_HDMA_VBU_CGC_CTRL_RMSK                                                      0x1ff
#define HWIO_HDMA_VBU_CGC_CTRL_IN          \
        in_dword_masked(HWIO_HDMA_VBU_CGC_CTRL_ADDR, HWIO_HDMA_VBU_CGC_CTRL_RMSK)
#define HWIO_HDMA_VBU_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_CGC_CTRL_ADDR, m)
#define HWIO_HDMA_VBU_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_CGC_CTRL_ADDR,v)
#define HWIO_HDMA_VBU_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_CGC_CTRL_ADDR,m,v,HWIO_HDMA_VBU_CGC_CTRL_IN)
#define HWIO_HDMA_VBU_CGC_CTRL_HYST_CNT_BMSK                                             0x1f8
#define HWIO_HDMA_VBU_CGC_CTRL_HYST_CNT_SHFT                                               0x3
#define HWIO_HDMA_VBU_CGC_CTRL_SW_CLK_CTRL_BMSK                                            0x4
#define HWIO_HDMA_VBU_CGC_CTRL_SW_CLK_CTRL_SHFT                                            0x2
#define HWIO_HDMA_VBU_CGC_CTRL_SW_CLK_EN_BMSK                                              0x2
#define HWIO_HDMA_VBU_CGC_CTRL_SW_CLK_EN_SHFT                                              0x1
#define HWIO_HDMA_VBU_CGC_CTRL_CLK_DIS_BMSK                                                0x1
#define HWIO_HDMA_VBU_CGC_CTRL_CLK_DIS_SHFT                                                0x0

#define HWIO_HDMA_VBU_ICN_TOKEN_CNT_ADDR                                            (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x000000d0)
#define HWIO_HDMA_VBU_ICN_TOKEN_CNT_OFFS                                            (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x000000d0)
#define HWIO_HDMA_VBU_ICN_TOKEN_CNT_RMSK                                               0x70707
#define HWIO_HDMA_VBU_ICN_TOKEN_CNT_IN          \
        in_dword_masked(HWIO_HDMA_VBU_ICN_TOKEN_CNT_ADDR, HWIO_HDMA_VBU_ICN_TOKEN_CNT_RMSK)
#define HWIO_HDMA_VBU_ICN_TOKEN_CNT_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_ICN_TOKEN_CNT_ADDR, m)
#define HWIO_HDMA_VBU_ICN_TOKEN_CNT_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_ICN_TOKEN_CNT_ADDR,v)
#define HWIO_HDMA_VBU_ICN_TOKEN_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_ICN_TOKEN_CNT_ADDR,m,v,HWIO_HDMA_VBU_ICN_TOKEN_CNT_IN)
#define HWIO_HDMA_VBU_ICN_TOKEN_CNT_ICN_CMD_CH_BMSK                                    0x70000
#define HWIO_HDMA_VBU_ICN_TOKEN_CNT_ICN_CMD_CH_SHFT                                       0x10
#define HWIO_HDMA_VBU_ICN_TOKEN_CNT_ICN_RSLT_CH_BMSK                                     0x700
#define HWIO_HDMA_VBU_ICN_TOKEN_CNT_ICN_RSLT_CH_SHFT                                       0x8
#define HWIO_HDMA_VBU_ICN_TOKEN_CNT_ICN_WDAT_CH_BMSK                                       0x7
#define HWIO_HDMA_VBU_ICN_TOKEN_CNT_ICN_WDAT_CH_SHFT                                       0x0

#define HWIO_HDMA_VBU_TN_TOKEN_CNT_ADDR                                             (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x000000d8)
#define HWIO_HDMA_VBU_TN_TOKEN_CNT_OFFS                                             (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x000000d8)
#define HWIO_HDMA_VBU_TN_TOKEN_CNT_RMSK                                                  0x707
#define HWIO_HDMA_VBU_TN_TOKEN_CNT_IN          \
        in_dword_masked(HWIO_HDMA_VBU_TN_TOKEN_CNT_ADDR, HWIO_HDMA_VBU_TN_TOKEN_CNT_RMSK)
#define HWIO_HDMA_VBU_TN_TOKEN_CNT_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_TN_TOKEN_CNT_ADDR, m)
#define HWIO_HDMA_VBU_TN_TOKEN_CNT_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_TN_TOKEN_CNT_ADDR,v)
#define HWIO_HDMA_VBU_TN_TOKEN_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_TN_TOKEN_CNT_ADDR,m,v,HWIO_HDMA_VBU_TN_TOKEN_CNT_IN)
#define HWIO_HDMA_VBU_TN_TOKEN_CNT_TN_RSLT_CH_BMSK                                       0x700
#define HWIO_HDMA_VBU_TN_TOKEN_CNT_TN_RSLT_CH_SHFT                                         0x8
#define HWIO_HDMA_VBU_TN_TOKEN_CNT_TN_RDAT_CH_BMSK                                         0x7
#define HWIO_HDMA_VBU_TN_TOKEN_CNT_TN_RDAT_CH_SHFT                                         0x0

#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n)                         (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000100 + 0x20 * (n))
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_OFFS(n)                         (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000100 + 0x20 * (n))
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_RMSK                            0xfffff001
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_MAXn                                     3
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_INI(n)        \
        in_dword_masked(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n), HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_RMSK)
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_INMI(n,mask)    \
        in_dword_masked(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n), mask)
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_OUTI(n,val)    \
        out_dword(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n),val)
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n),mask,val,HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_INI(n))
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_START_ADDR_LO_BMSK          0xfffff000
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_START_ADDR_LO_SHFT                 0xc
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_EN_BMSK                            0x1
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_EN_SHFT                            0x0

#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n)                         (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000108 + 0x20 * (n))
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_OFFS(n)                         (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000108 + 0x20 * (n))
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_RMSK                                 0xfff
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_MAXn                                     3
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_INI(n)        \
        in_dword_masked(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n), HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_RMSK)
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_INMI(n,mask)    \
        in_dword_masked(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n), mask)
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_OUTI(n,val)    \
        out_dword(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n),val)
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n),mask,val,HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_INI(n))
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_WIN_START_ADDR_HI_BMSK               0xfff
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_WIN_START_ADDR_HI_SHFT                 0x0

#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n)                           (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000110 + 0x20 * (n))
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_OFFS(n)                           (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000110 + 0x20 * (n))
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_RMSK                              0xfffff000
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_MAXn                                       3
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_INI(n)        \
        in_dword_masked(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n), HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_RMSK)
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_INMI(n,mask)    \
        in_dword_masked(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n), mask)
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_OUTI(n,val)    \
        out_dword(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n),val)
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n),mask,val,HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_INI(n))
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_WIN_END_ADDR_LO_BMSK              0xfffff000
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_WIN_END_ADDR_LO_SHFT                     0xc

#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n)                           (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000118 + 0x20 * (n))
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_OFFS(n)                           (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000118 + 0x20 * (n))
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_RMSK                                   0xfff
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_MAXn                                       3
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_INI(n)        \
        in_dword_masked(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n), HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_RMSK)
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_INMI(n,mask)    \
        in_dword_masked(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n), mask)
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_OUTI(n,val)    \
        out_dword(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n),val)
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n),mask,val,HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_INI(n))
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_WIN_END_ADDR_HI_BMSK                   0xfff
#define HWIO_HDMA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_WIN_END_ADDR_HI_SHFT                     0x0

#define HWIO_HDMA_VBU_ERR_INJ_ADDR                                                  (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000240)
#define HWIO_HDMA_VBU_ERR_INJ_OFFS                                                  (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000240)
#define HWIO_HDMA_VBU_ERR_INJ_RMSK                                                       0xfff
#define HWIO_HDMA_VBU_ERR_INJ_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_ERR_INJ_ADDR,v)
#define HWIO_HDMA_VBU_ERR_INJ_INJ_OB_DECERR_ERR_BMSK                                     0x800
#define HWIO_HDMA_VBU_ERR_INJ_INJ_OB_DECERR_ERR_SHFT                                       0xb
#define HWIO_HDMA_VBU_ERR_INJ_INJ_OB_SLVERR_ERR_BMSK                                     0x400
#define HWIO_HDMA_VBU_ERR_INJ_INJ_OB_SLVERR_ERR_SHFT                                       0xa
#define HWIO_HDMA_VBU_ERR_INJ_INJ_OB_LDREX_OKAY_ERR_BMSK                                 0x200
#define HWIO_HDMA_VBU_ERR_INJ_INJ_OB_LDREX_OKAY_ERR_SHFT                                   0x9
#define HWIO_HDMA_VBU_ERR_INJ_INJ_RXDAT_D1_ERR_BMSK                                      0x100
#define HWIO_HDMA_VBU_ERR_INJ_INJ_RXDAT_D1_ERR_SHFT                                        0x8
#define HWIO_HDMA_VBU_ERR_INJ_INJ_RXCMD_ADDR_ERR_BMSK                                     0x80
#define HWIO_HDMA_VBU_ERR_INJ_INJ_RXCMD_ADDR_ERR_SHFT                                      0x7
#define HWIO_HDMA_VBU_ERR_INJ_INJ_RXCMD_SIZE_ERR_BMSK                                     0x40
#define HWIO_HDMA_VBU_ERR_INJ_INJ_RXCMD_SIZE_ERR_SHFT                                      0x6
#define HWIO_HDMA_VBU_ERR_INJ_INJ_RXCMD_TYPE_ERR_BMSK                                     0x20
#define HWIO_HDMA_VBU_ERR_INJ_INJ_RXCMD_TYPE_ERR_SHFT                                      0x5
#define HWIO_HDMA_VBU_ERR_INJ_INJ_RXCMD_IC_ERR_BMSK                                       0x10
#define HWIO_HDMA_VBU_ERR_INJ_INJ_RXCMD_IC_ERR_SHFT                                        0x4
#define HWIO_HDMA_VBU_ERR_INJ_INJ_RXCMD_OC_ERR_BMSK                                        0x8
#define HWIO_HDMA_VBU_ERR_INJ_INJ_RXCMD_OC_ERR_SHFT                                        0x3
#define HWIO_HDMA_VBU_ERR_INJ_INJ_RXCMD_ENC_ERR_BMSK                                       0x4
#define HWIO_HDMA_VBU_ERR_INJ_INJ_RXCMD_ENC_ERR_SHFT                                       0x2
#define HWIO_HDMA_VBU_ERR_INJ_INJ_LIVELOCK_ERR_BMSK                                        0x2
#define HWIO_HDMA_VBU_ERR_INJ_INJ_LIVELOCK_ERR_SHFT                                        0x1
#define HWIO_HDMA_VBU_ERR_INJ_INJ_CFG_ERR_BMSK                                             0x1
#define HWIO_HDMA_VBU_ERR_INJ_INJ_CFG_ERR_SHFT                                             0x0

#define HWIO_HDMA_VBU_ICN_IHB_STATUS_ADDR                                           (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000300)
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_OFFS                                           (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000300)
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_RMSK                                                 0xff
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_IN          \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IHB_STATUS_ADDR, HWIO_HDMA_VBU_ICN_IHB_STATUS_RMSK)
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IHB_STATUS_ADDR, m)
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_LL_ZLW_RECOVERY_BMSK                                 0x80
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_LL_ZLW_RECOVERY_SHFT                                  0x7
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_1_BMSK                             0x40
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_1_SHFT                              0x6
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_1_BMSK                                0x20
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_1_SHFT                                 0x5
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_1_BMSK                                0x10
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_1_SHFT                                 0x4
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_0_BMSK                              0x8
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_0_SHFT                              0x3
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_0_BMSK                                 0x4
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_0_SHFT                                 0x2
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_0_BMSK                                 0x2
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_0_SHFT                                 0x1
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_IDLE_BMSK                                             0x1
#define HWIO_HDMA_VBU_ICN_IHB_STATUS_IDLE_SHFT                                             0x0

#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_ADDR                                            (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000308)
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_OFFS                                            (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000308)
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_RMSK                                            0xffff0fff
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_IN          \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IHB_CTRL1_ADDR, HWIO_HDMA_VBU_ICN_IHB_CTRL1_RMSK)
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IHB_CTRL1_ADDR, m)
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_ICN_IHB_CTRL1_ADDR,v)
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_ICN_IHB_CTRL1_ADDR,m,v,HWIO_HDMA_VBU_ICN_IHB_CTRL1_IN)
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_LL_CMD_SCALE_BMSK                               0xf0000000
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_LL_CMD_SCALE_SHFT                                     0x1c
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_LL_DAT_SCALE_BMSK                                0xf000000
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_LL_DAT_SCALE_SHFT                                     0x18
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_LL_QUERY_CNT_BMSK                                 0xf00000
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_LL_QUERY_CNT_SHFT                                     0x14
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_BACKOFF_THRESH_BMSK                                0xf0000
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_BACKOFF_THRESH_SHFT                                   0x10
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_BAR_MODE_BMSK                                        0x800
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_BAR_MODE_SHFT                                          0xb
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_HALT_MODE_BMSK                                       0x400
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_HALT_MODE_SHFT                                         0xa
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_CRAWL_MODE_BMSK                                      0x200
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_CRAWL_MODE_SHFT                                        0x9
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_FIFO_MODE_BMSK                                       0x100
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_FIFO_MODE_SHFT                                         0x8
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_DEVICE_NE_OVERRIDE_BMSK                               0x80
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_DEVICE_NE_OVERRIDE_SHFT                                0x7
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_PRI_DIS_BMSK                                          0x40
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_PRI_DIS_SHFT                                           0x6
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_LDREX_GATE_OVERRIDE_BMSK                              0x20
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_LDREX_GATE_OVERRIDE_SHFT                               0x5
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_PMW_PIPELINE_DIS_BMSK                                 0x10
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_PMW_PIPELINE_DIS_SHFT                                  0x4
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_NPW_PIPELINE_EN_BMSK                                   0x8
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_NPW_PIPELINE_EN_SHFT                                   0x3
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_REPLAY_DELAY_DIS_BMSK                                  0x4
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_REPLAY_DELAY_DIS_SHFT                                  0x2
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_IPB_ARB_LAST_OVERRIDE_BMSK                             0x2
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_IPB_ARB_LAST_OVERRIDE_SHFT                             0x1
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_PCI_ORD_MODE_EN_BMSK                                   0x1
#define HWIO_HDMA_VBU_ICN_IHB_CTRL1_PCI_ORD_MODE_EN_SHFT                                   0x0

#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_ADDR                                            (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000310)
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_OFFS                                            (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000310)
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_RMSK                                             0x773ff9f
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_IN          \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IHB_CTRL2_ADDR, HWIO_HDMA_VBU_ICN_IHB_CTRL2_RMSK)
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IHB_CTRL2_ADDR, m)
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_ICN_IHB_CTRL2_ADDR,v)
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_ICN_IHB_CTRL2_ADDR,m,v,HWIO_HDMA_VBU_ICN_IHB_CTRL2_IN)
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_BEACON_SCALE_BMSK                                0x7000000
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_BEACON_SCALE_SHFT                                     0x18
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_BEACON_CNT_BMSK                                   0x700000
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_BEACON_CNT_SHFT                                       0x14
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_BACKOFF_CNT_BMSK                                   0x3ff00
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_BACKOFF_CNT_SHFT                                       0x8
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_BACKOFF_EN_BMSK                                       0x80
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_BACKOFF_EN_SHFT                                        0x7
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_SPARE_3_BMSK                                          0x10
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_SPARE_3_SHFT                                           0x4
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_SPARE_2_BMSK                                           0x8
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_SPARE_2_SHFT                                           0x3
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_ZLW_RECOVER_EN_BMSK                                    0x4
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_ZLW_RECOVER_EN_SHFT                                    0x2
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_PIPE_RTY_WR_DIS_BMSK                                   0x2
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_PIPE_RTY_WR_DIS_SHFT                                   0x1
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_ADDR_ORD_OVERRIDE_BMSK                                 0x1
#define HWIO_HDMA_VBU_ICN_IHB_CTRL2_ADDR_ORD_OVERRIDE_SHFT                                 0x0

#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_ADDR                                      (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000320)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_OFFS                                      (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000320)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_RMSK                                      0xffffffff
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_IN          \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_ADDR, HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_RMSK)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_ADDR, m)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_ADDR,v)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_ADDR,m,v,HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_IN)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_3_BMSK                        0xff000000
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_3_SHFT                              0x18
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_2_BMSK                          0xff0000
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_2_SHFT                              0x10
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_1_BMSK                            0xff00
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_1_SHFT                               0x8
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_0_BMSK                              0xff
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_0_SHFT                               0x0

#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_ADDR                                      (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000328)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_OFFS                                      (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000328)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_RMSK                                      0xffffffff
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_IN          \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_ADDR, HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_RMSK)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_ADDR, m)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_ADDR,v)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_ADDR,m,v,HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_IN)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_7_BMSK                        0xff000000
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_7_SHFT                              0x18
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_6_BMSK                          0xff0000
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_6_SHFT                              0x10
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_5_BMSK                            0xff00
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_5_SHFT                               0x8
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_4_BMSK                              0xff
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_4_SHFT                               0x0

#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_ADDR                                      (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000330)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_OFFS                                      (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000330)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_RMSK                                      0xffffffff
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_IN          \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_ADDR, HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_RMSK)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_ADDR, m)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_ADDR,v)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_ADDR,m,v,HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_IN)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_11_BMSK                       0xff000000
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_11_SHFT                             0x18
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_10_BMSK                         0xff0000
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_10_SHFT                             0x10
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_9_BMSK                            0xff00
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_9_SHFT                               0x8
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_8_BMSK                              0xff
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_8_SHFT                               0x0

#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_ADDR                                      (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000338)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_OFFS                                      (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000338)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_RMSK                                      0xffffffff
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_IN          \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_ADDR, HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_RMSK)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_ADDR, m)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_ADDR,v)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_ADDR,m,v,HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_IN)
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_15_BMSK                       0xff000000
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_15_SHFT                             0x18
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_14_BMSK                         0xff0000
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_14_SHFT                             0x10
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_13_BMSK                           0xff00
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_13_SHFT                              0x8
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_12_BMSK                             0xff
#define HWIO_HDMA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_12_SHFT                              0x0

#define HWIO_HDMA_VBU_ICN_DVM_CTRL_ADDR                                             (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000380)
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_OFFS                                             (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000380)
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_RMSK                                                  0x7ff
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_IN          \
        in_dword_masked(HWIO_HDMA_VBU_ICN_DVM_CTRL_ADDR, HWIO_HDMA_VBU_ICN_DVM_CTRL_RMSK)
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_ICN_DVM_CTRL_ADDR, m)
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_ICN_DVM_CTRL_ADDR,v)
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_ICN_DVM_CTRL_ADDR,m,v,HWIO_HDMA_VBU_ICN_DVM_CTRL_IN)
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_DVM_DIS_BMSK                                          0x400
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_DVM_DIS_SHFT                                            0xa
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_SNP_RSP_OVERRIDE_BMSK                                 0x300
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_SNP_RSP_OVERRIDE_SHFT                                   0x8
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_TLBI_RSP_OVERRIDE_BMSK                                 0xc0
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_TLBI_RSP_OVERRIDE_SHFT                                  0x6
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_TLBSYNC_RSP_OVERRIDE_BMSK                              0x30
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_TLBSYNC_RSP_OVERRIDE_SHFT                               0x4
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_PTTM_SM_RESET_BMSK                                      0x8
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_PTTM_SM_RESET_SHFT                                      0x3
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_TLBS_SM_RESET_BMSK                                      0x4
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_TLBS_SM_RESET_SHFT                                      0x2
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_DVM_SM_RESET_BMSK                                       0x2
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_DVM_SM_RESET_SHFT                                       0x1
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_CRAWL_MODE_BMSK                                         0x1
#define HWIO_HDMA_VBU_ICN_DVM_CTRL_CRAWL_MODE_SHFT                                         0x0

#define HWIO_HDMA_VBU_ICN_IPB_n_STATUS_ADDR(n)                                      (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000400 + 0x10 * (n))
#define HWIO_HDMA_VBU_ICN_IPB_n_STATUS_OFFS(n)                                      (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000400 + 0x10 * (n))
#define HWIO_HDMA_VBU_ICN_IPB_n_STATUS_RMSK                                                0x1
#define HWIO_HDMA_VBU_ICN_IPB_n_STATUS_MAXn                                                  3
#define HWIO_HDMA_VBU_ICN_IPB_n_STATUS_INI(n)        \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IPB_n_STATUS_ADDR(n), HWIO_HDMA_VBU_ICN_IPB_n_STATUS_RMSK)
#define HWIO_HDMA_VBU_ICN_IPB_n_STATUS_INMI(n,mask)    \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IPB_n_STATUS_ADDR(n), mask)
#define HWIO_HDMA_VBU_ICN_IPB_n_STATUS_IDLE_BMSK                                           0x1
#define HWIO_HDMA_VBU_ICN_IPB_n_STATUS_IDLE_SHFT                                           0x0

#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_ADDR(n)                                        (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000500 + 0x10 * (n))
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_OFFS(n)                                        (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000500 + 0x10 * (n))
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_RMSK                                               0xffff
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_MAXn                                                    3
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_INI(n)        \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IPB_n_CTRL_ADDR(n), HWIO_HDMA_VBU_ICN_IPB_n_CTRL_RMSK)
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_INMI(n,mask)    \
        in_dword_masked(HWIO_HDMA_VBU_ICN_IPB_n_CTRL_ADDR(n), mask)
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_OUTI(n,val)    \
        out_dword(HWIO_HDMA_VBU_ICN_IPB_n_CTRL_ADDR(n),val)
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_HDMA_VBU_ICN_IPB_n_CTRL_ADDR(n),mask,val,HWIO_HDMA_VBU_ICN_IPB_n_CTRL_INI(n))
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_POSTED_WRC_REQ_BMSK                                0x8000
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_POSTED_WRC_REQ_SHFT                                   0xf
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_CRAWL_MODE_BMSK                                    0x4000
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_CRAWL_MODE_SHFT                                       0xe
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_AOOORD_ALLOW_BMSK                                  0x2000
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_AOOORD_ALLOW_SHFT                                     0xd
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_AOOOWR_ALLOW_BMSK                                  0x1000
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_AOOOWR_ALLOW_SHFT                                     0xc
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_AOOORD_OPT_EN_BMSK                                  0x800
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_AOOORD_OPT_EN_SHFT                                    0xb
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_AOOOWR_OPT_EN_BMSK                                  0x400
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_AOOOWR_OPT_EN_SHFT                                    0xa
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_DISABLE_RD_INTLV_BMSK                               0x200
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_DISABLE_RD_INTLV_SHFT                                 0x9
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_ZERO_WSTRB_OPT_EN_BMSK                              0x100
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_ZERO_WSTRB_OPT_EN_SHFT                                0x8
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_OLDEST_WAIT_EN_BMSK                                  0x80
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_OLDEST_WAIT_EN_SHFT                                   0x7
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_AEARLYWRRESP_EN_BMSK                                 0x40
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_AEARLYWRRESP_EN_SHFT                                  0x6
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_WR_DATA_HOLD_BMSK                                    0x20
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_WR_DATA_HOLD_SHFT                                     0x5
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_RD_BMSK                               0x10
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_RD_SHFT                                0x4
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_WR_BMSK                                0x8
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_WR_SHFT                                0x3
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_PRIORITY_OVR_EN_BMSK                                  0x4
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_PRIORITY_OVR_EN_SHFT                                  0x2
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_PORT_PRIORITY_BMSK                                    0x3
#define HWIO_HDMA_VBU_ICN_IPB_n_CTRL_PORT_PRIORITY_SHFT                                    0x0

#define HWIO_HDMA_VBU_TN_OHB_STATUS_ADDR                                            (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000600)
#define HWIO_HDMA_VBU_TN_OHB_STATUS_OFFS                                            (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000600)
#define HWIO_HDMA_VBU_TN_OHB_STATUS_RMSK                                                  0x7f
#define HWIO_HDMA_VBU_TN_OHB_STATUS_IN          \
        in_dword_masked(HWIO_HDMA_VBU_TN_OHB_STATUS_ADDR, HWIO_HDMA_VBU_TN_OHB_STATUS_RMSK)
#define HWIO_HDMA_VBU_TN_OHB_STATUS_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_TN_OHB_STATUS_ADDR, m)
#define HWIO_HDMA_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_1_BMSK                              0x40
#define HWIO_HDMA_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_1_SHFT                               0x6
#define HWIO_HDMA_VBU_TN_OHB_STATUS_LL_DATA_STATUS_1_BMSK                                 0x20
#define HWIO_HDMA_VBU_TN_OHB_STATUS_LL_DATA_STATUS_1_SHFT                                  0x5
#define HWIO_HDMA_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_1_BMSK                                 0x10
#define HWIO_HDMA_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_1_SHFT                                  0x4
#define HWIO_HDMA_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_0_BMSK                               0x8
#define HWIO_HDMA_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_0_SHFT                               0x3
#define HWIO_HDMA_VBU_TN_OHB_STATUS_LL_DATA_STATUS_0_BMSK                                  0x4
#define HWIO_HDMA_VBU_TN_OHB_STATUS_LL_DATA_STATUS_0_SHFT                                  0x2
#define HWIO_HDMA_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_0_BMSK                                  0x2
#define HWIO_HDMA_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_0_SHFT                                  0x1
#define HWIO_HDMA_VBU_TN_OHB_STATUS_IDLE_BMSK                                              0x1
#define HWIO_HDMA_VBU_TN_OHB_STATUS_IDLE_SHFT                                              0x0

#define HWIO_HDMA_VBU_TN_OHB_CTRL1_ADDR                                             (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000608)
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_OFFS                                             (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000608)
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_RMSK                                             0xffffffff
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_IN          \
        in_dword_masked(HWIO_HDMA_VBU_TN_OHB_CTRL1_ADDR, HWIO_HDMA_VBU_TN_OHB_CTRL1_RMSK)
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_TN_OHB_CTRL1_ADDR, m)
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_TN_OHB_CTRL1_ADDR,v)
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_TN_OHB_CTRL1_ADDR,m,v,HWIO_HDMA_VBU_TN_OHB_CTRL1_IN)
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_LL_CMD_SCALE_BMSK                                0xf0000000
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_LL_CMD_SCALE_SHFT                                      0x1c
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_LL_DAT_SCALE_BMSK                                 0xf000000
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_LL_DAT_SCALE_SHFT                                      0x18
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_LL_QUERY_CNT_BMSK                                  0xf00000
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_LL_QUERY_CNT_SHFT                                      0x14
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_BACKOFF_THRESH_BMSK                                 0xf0000
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_BACKOFF_THRESH_SHFT                                    0x10
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_FULL_HYST_CNT_BMSK                                   0xf000
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_FULL_HYST_CNT_SHFT                                      0xc
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_PASS_BAD_WRITE_BMSK                                   0x800
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_PASS_BAD_WRITE_SHFT                                     0xb
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_HALT_MODE_BMSK                                        0x400
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_HALT_MODE_SHFT                                          0xa
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_CRAWL_MODE_BMSK                                       0x200
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_CRAWL_MODE_SHFT                                         0x9
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_PCI_NP_THRESH_BMSK                                    0x1e0
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_PCI_NP_THRESH_SHFT                                      0x5
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_BAR_INTERLOCK_MODE_BMSK                                0x10
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_BAR_INTERLOCK_MODE_SHFT                                 0x4
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_PERIPH_ZLW_EN_BMSK                                      0x8
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_PERIPH_ZLW_EN_SHFT                                      0x3
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_WRC_OVERRIDE_BMSK                                       0x4
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_WRC_OVERRIDE_SHFT                                       0x2
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_PIPELINE_DIS_BMSK                                       0x2
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_PIPELINE_DIS_SHFT                                       0x1
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_PCI_ORD_MODE_EN_BMSK                                    0x1
#define HWIO_HDMA_VBU_TN_OHB_CTRL1_PCI_ORD_MODE_EN_SHFT                                    0x0

#define HWIO_HDMA_VBU_TN_OHB_CTRL2_ADDR                                             (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000610)
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_OFFS                                             (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000610)
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_RMSK                                                   0x7f
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_IN          \
        in_dword_masked(HWIO_HDMA_VBU_TN_OHB_CTRL2_ADDR, HWIO_HDMA_VBU_TN_OHB_CTRL2_RMSK)
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_TN_OHB_CTRL2_ADDR, m)
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_TN_OHB_CTRL2_ADDR,v)
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_TN_OHB_CTRL2_ADDR,m,v,HWIO_HDMA_VBU_TN_OHB_CTRL2_IN)
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_SPARE_6_BMSK                                           0x40
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_SPARE_6_SHFT                                            0x6
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_SPARE_5_BMSK                                           0x20
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_SPARE_5_SHFT                                            0x5
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_OTT_ALLOC_MODE_BMSK                                    0x18
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_OTT_ALLOC_MODE_SHFT                                     0x3
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_AORDEREDRD_BMSK                                         0x4
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_AORDEREDRD_SHFT                                         0x2
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_AORDEREDWR_BMSK                                         0x2
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_AORDEREDWR_SHFT                                         0x1
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_ADDR_ORD_OVERRIDE_BMSK                                  0x1
#define HWIO_HDMA_VBU_TN_OHB_CTRL2_ADDR_ORD_OVERRIDE_SHFT                                  0x0

#define HWIO_HDMA_VBU_TN_OPB_n_STATUS_ADDR(n)                                       (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000700 + 0x10 * (n))
#define HWIO_HDMA_VBU_TN_OPB_n_STATUS_OFFS(n)                                       (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000700 + 0x10 * (n))
#define HWIO_HDMA_VBU_TN_OPB_n_STATUS_RMSK                                                 0x1
#define HWIO_HDMA_VBU_TN_OPB_n_STATUS_MAXn                                                   3
#define HWIO_HDMA_VBU_TN_OPB_n_STATUS_INI(n)        \
        in_dword_masked(HWIO_HDMA_VBU_TN_OPB_n_STATUS_ADDR(n), HWIO_HDMA_VBU_TN_OPB_n_STATUS_RMSK)
#define HWIO_HDMA_VBU_TN_OPB_n_STATUS_INMI(n,mask)    \
        in_dword_masked(HWIO_HDMA_VBU_TN_OPB_n_STATUS_ADDR(n), mask)
#define HWIO_HDMA_VBU_TN_OPB_n_STATUS_IDLE_BMSK                                            0x1
#define HWIO_HDMA_VBU_TN_OPB_n_STATUS_IDLE_SHFT                                            0x0

#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_ADDR(n)                                         (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00000800 + 0x10 * (n))
#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_OFFS(n)                                         (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00000800 + 0x10 * (n))
#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_RMSK                                                   0xf
#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_MAXn                                                     3
#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_INI(n)        \
        in_dword_masked(HWIO_HDMA_VBU_TN_OPB_n_CTRL_ADDR(n), HWIO_HDMA_VBU_TN_OPB_n_CTRL_RMSK)
#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_INMI(n,mask)    \
        in_dword_masked(HWIO_HDMA_VBU_TN_OPB_n_CTRL_ADDR(n), mask)
#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_OUTI(n,val)    \
        out_dword(HWIO_HDMA_VBU_TN_OPB_n_CTRL_ADDR(n),val)
#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_HDMA_VBU_TN_OPB_n_CTRL_ADDR(n),mask,val,HWIO_HDMA_VBU_TN_OPB_n_CTRL_INI(n))
#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_CRAWL_MODE_BMSK                                        0x8
#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_CRAWL_MODE_SHFT                                        0x3
#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_ZERO_WSTRB_OPT_EN_BMSK                                 0x4
#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_ZERO_WSTRB_OPT_EN_SHFT                                 0x2
#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_ARDBEATNDXEN_MODE_BMSK                                 0x2
#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_ARDBEATNDXEN_MODE_SHFT                                 0x1
#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_AEARLYWRRESP_EN_BMSK                                   0x1
#define HWIO_HDMA_VBU_TN_OPB_n_CTRL_AEARLYWRRESP_EN_SHFT                                   0x0

#define HWIO_HDMA_VBU_ERR_STATUS_ADDR                                               (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00010000)
#define HWIO_HDMA_VBU_ERR_STATUS_OFFS                                               (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00010000)
#define HWIO_HDMA_VBU_ERR_STATUS_RMSK                                                    0xfff
#define HWIO_HDMA_VBU_ERR_STATUS_IN          \
        in_dword_masked(HWIO_HDMA_VBU_ERR_STATUS_ADDR, HWIO_HDMA_VBU_ERR_STATUS_RMSK)
#define HWIO_HDMA_VBU_ERR_STATUS_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_ERR_STATUS_ADDR, m)
#define HWIO_HDMA_VBU_ERR_STATUS_OB_DECERR_ERR_BMSK                                      0x800
#define HWIO_HDMA_VBU_ERR_STATUS_OB_DECERR_ERR_SHFT                                        0xb
#define HWIO_HDMA_VBU_ERR_STATUS_OB_SLVERR_ERR_BMSK                                      0x400
#define HWIO_HDMA_VBU_ERR_STATUS_OB_SLVERR_ERR_SHFT                                        0xa
#define HWIO_HDMA_VBU_ERR_STATUS_OB_LDREX_OKAY_ERR_BMSK                                  0x200
#define HWIO_HDMA_VBU_ERR_STATUS_OB_LDREX_OKAY_ERR_SHFT                                    0x9
#define HWIO_HDMA_VBU_ERR_STATUS_RXDAT_D1_ERR_BMSK                                       0x100
#define HWIO_HDMA_VBU_ERR_STATUS_RXDAT_D1_ERR_SHFT                                         0x8
#define HWIO_HDMA_VBU_ERR_STATUS_RXCMD_ADDR_ERR_BMSK                                      0x80
#define HWIO_HDMA_VBU_ERR_STATUS_RXCMD_ADDR_ERR_SHFT                                       0x7
#define HWIO_HDMA_VBU_ERR_STATUS_RXCMD_SIZE_ERR_BMSK                                      0x40
#define HWIO_HDMA_VBU_ERR_STATUS_RXCMD_SIZE_ERR_SHFT                                       0x6
#define HWIO_HDMA_VBU_ERR_STATUS_RXCMD_TYPE_ERR_BMSK                                      0x20
#define HWIO_HDMA_VBU_ERR_STATUS_RXCMD_TYPE_ERR_SHFT                                       0x5
#define HWIO_HDMA_VBU_ERR_STATUS_RXCMD_IC_ERR_BMSK                                        0x10
#define HWIO_HDMA_VBU_ERR_STATUS_RXCMD_IC_ERR_SHFT                                         0x4
#define HWIO_HDMA_VBU_ERR_STATUS_RXCMD_OC_ERR_BMSK                                         0x8
#define HWIO_HDMA_VBU_ERR_STATUS_RXCMD_OC_ERR_SHFT                                         0x3
#define HWIO_HDMA_VBU_ERR_STATUS_RXCMD_ENC_ERR_BMSK                                        0x4
#define HWIO_HDMA_VBU_ERR_STATUS_RXCMD_ENC_ERR_SHFT                                        0x2
#define HWIO_HDMA_VBU_ERR_STATUS_LIVELOCK_ERR_BMSK                                         0x2
#define HWIO_HDMA_VBU_ERR_STATUS_LIVELOCK_ERR_SHFT                                         0x1
#define HWIO_HDMA_VBU_ERR_STATUS_CFG_ERR_BMSK                                              0x1
#define HWIO_HDMA_VBU_ERR_STATUS_CFG_ERR_SHFT                                              0x0

#define HWIO_HDMA_VBU_ERR_CLR_ADDR                                                  (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00010008)
#define HWIO_HDMA_VBU_ERR_CLR_OFFS                                                  (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00010008)
#define HWIO_HDMA_VBU_ERR_CLR_RMSK                                                         0x1
#define HWIO_HDMA_VBU_ERR_CLR_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_ERR_CLR_ADDR,v)
#define HWIO_HDMA_VBU_ERR_CLR_CLR_ERR_BMSK                                                 0x1
#define HWIO_HDMA_VBU_ERR_CLR_CLR_ERR_SHFT                                                 0x0

#define HWIO_HDMA_VBU_ERR_CTRL_ADDR                                                 (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00010010)
#define HWIO_HDMA_VBU_ERR_CTRL_OFFS                                                 (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00010010)
#define HWIO_HDMA_VBU_ERR_CTRL_RMSK                                                      0xfff
#define HWIO_HDMA_VBU_ERR_CTRL_IN          \
        in_dword_masked(HWIO_HDMA_VBU_ERR_CTRL_ADDR, HWIO_HDMA_VBU_ERR_CTRL_RMSK)
#define HWIO_HDMA_VBU_ERR_CTRL_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_ERR_CTRL_ADDR, m)
#define HWIO_HDMA_VBU_ERR_CTRL_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_ERR_CTRL_ADDR,v)
#define HWIO_HDMA_VBU_ERR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_ERR_CTRL_ADDR,m,v,HWIO_HDMA_VBU_ERR_CTRL_IN)
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_OB_DECERR_ERR_BMSK                                   0x800
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_OB_DECERR_ERR_SHFT                                     0xb
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_OB_SLVERR_ERR_BMSK                                   0x400
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_OB_SLVERR_ERR_SHFT                                     0xa
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_OB_LDREX_OKAY_ERR_BMSK                               0x200
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_OB_LDREX_OKAY_ERR_SHFT                                 0x9
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_RXDAT_D1_ERR_BMSK                                    0x100
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_RXDAT_D1_ERR_SHFT                                      0x8
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_RXCMD_ADDR_ERR_BMSK                                   0x80
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_RXCMD_ADDR_ERR_SHFT                                    0x7
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_RXCMD_SIZE_ERR_BMSK                                   0x40
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_RXCMD_SIZE_ERR_SHFT                                    0x6
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_RXCMD_TYPE_ERR_BMSK                                   0x20
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_RXCMD_TYPE_ERR_SHFT                                    0x5
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_RXCMD_IC_ERR_BMSK                                     0x10
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_RXCMD_IC_ERR_SHFT                                      0x4
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_RXCMD_OC_ERR_BMSK                                      0x8
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_RXCMD_OC_ERR_SHFT                                      0x3
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_RXCMD_ENC_ERR_BMSK                                     0x4
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_RXCMD_ENC_ERR_SHFT                                     0x2
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_LIVELOCK_ERR_BMSK                                      0x2
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_LIVELOCK_ERR_SHFT                                      0x1
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_CFG_ERR_BMSK                                           0x1
#define HWIO_HDMA_VBU_ERR_CTRL_MASK_CFG_ERR_SHFT                                           0x0

#define HWIO_HDMA_VBU_INT_CTRL_ADDR                                                 (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00010018)
#define HWIO_HDMA_VBU_INT_CTRL_OFFS                                                 (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00010018)
#define HWIO_HDMA_VBU_INT_CTRL_RMSK                                                      0xfff
#define HWIO_HDMA_VBU_INT_CTRL_IN          \
        in_dword_masked(HWIO_HDMA_VBU_INT_CTRL_ADDR, HWIO_HDMA_VBU_INT_CTRL_RMSK)
#define HWIO_HDMA_VBU_INT_CTRL_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_INT_CTRL_ADDR, m)
#define HWIO_HDMA_VBU_INT_CTRL_OUT(v)      \
        out_dword(HWIO_HDMA_VBU_INT_CTRL_ADDR,v)
#define HWIO_HDMA_VBU_INT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HDMA_VBU_INT_CTRL_ADDR,m,v,HWIO_HDMA_VBU_INT_CTRL_IN)
#define HWIO_HDMA_VBU_INT_CTRL_INT_OB_DECERR_ERR_BMSK                                    0x800
#define HWIO_HDMA_VBU_INT_CTRL_INT_OB_DECERR_ERR_SHFT                                      0xb
#define HWIO_HDMA_VBU_INT_CTRL_INT_OB_SLVERR_ERR_BMSK                                    0x400
#define HWIO_HDMA_VBU_INT_CTRL_INT_OB_SLVERR_ERR_SHFT                                      0xa
#define HWIO_HDMA_VBU_INT_CTRL_INT_OB_LDREX_OKAY_ERR_BMSK                                0x200
#define HWIO_HDMA_VBU_INT_CTRL_INT_OB_LDREX_OKAY_ERR_SHFT                                  0x9
#define HWIO_HDMA_VBU_INT_CTRL_INT_RXDAT_D1_ERR_BMSK                                     0x100
#define HWIO_HDMA_VBU_INT_CTRL_INT_RXDAT_D1_ERR_SHFT                                       0x8
#define HWIO_HDMA_VBU_INT_CTRL_INT_RXCMD_ADDR_ERR_BMSK                                    0x80
#define HWIO_HDMA_VBU_INT_CTRL_INT_RXCMD_ADDR_ERR_SHFT                                     0x7
#define HWIO_HDMA_VBU_INT_CTRL_INT_RXCMD_SIZE_ERR_BMSK                                    0x40
#define HWIO_HDMA_VBU_INT_CTRL_INT_RXCMD_SIZE_ERR_SHFT                                     0x6
#define HWIO_HDMA_VBU_INT_CTRL_INT_RXCMD_TYPE_ERR_BMSK                                    0x20
#define HWIO_HDMA_VBU_INT_CTRL_INT_RXCMD_TYPE_ERR_SHFT                                     0x5
#define HWIO_HDMA_VBU_INT_CTRL_INT_RXCMD_IC_ERR_BMSK                                      0x10
#define HWIO_HDMA_VBU_INT_CTRL_INT_RXCMD_IC_ERR_SHFT                                       0x4
#define HWIO_HDMA_VBU_INT_CTRL_INT_RXCMD_OC_ERR_BMSK                                       0x8
#define HWIO_HDMA_VBU_INT_CTRL_INT_RXCMD_OC_ERR_SHFT                                       0x3
#define HWIO_HDMA_VBU_INT_CTRL_INT_RXCMD_ENC_ERR_BMSK                                      0x4
#define HWIO_HDMA_VBU_INT_CTRL_INT_RXCMD_ENC_ERR_SHFT                                      0x2
#define HWIO_HDMA_VBU_INT_CTRL_INT_LIVELOCK_ERR_BMSK                                       0x2
#define HWIO_HDMA_VBU_INT_CTRL_INT_LIVELOCK_ERR_SHFT                                       0x1
#define HWIO_HDMA_VBU_INT_CTRL_INT_CFG_ERR_BMSK                                            0x1
#define HWIO_HDMA_VBU_INT_CTRL_INT_CFG_ERR_SHFT                                            0x0

#define HWIO_HDMA_VBU_ERR_CAP_0_ADDR                                                (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00010030)
#define HWIO_HDMA_VBU_ERR_CAP_0_OFFS                                                (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00010030)
#define HWIO_HDMA_VBU_ERR_CAP_0_RMSK                                                0xffffffff
#define HWIO_HDMA_VBU_ERR_CAP_0_IN          \
        in_dword_masked(HWIO_HDMA_VBU_ERR_CAP_0_ADDR, HWIO_HDMA_VBU_ERR_CAP_0_RMSK)
#define HWIO_HDMA_VBU_ERR_CAP_0_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_ERR_CAP_0_ADDR, m)
#define HWIO_HDMA_VBU_ERR_CAP_0_ERR_ADDR_LO_BMSK                                    0xffffffff
#define HWIO_HDMA_VBU_ERR_CAP_0_ERR_ADDR_LO_SHFT                                           0x0

#define HWIO_HDMA_VBU_ERR_CAP_1_ADDR                                                (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00010038)
#define HWIO_HDMA_VBU_ERR_CAP_1_OFFS                                                (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00010038)
#define HWIO_HDMA_VBU_ERR_CAP_1_RMSK                                                0xffffffff
#define HWIO_HDMA_VBU_ERR_CAP_1_IN          \
        in_dword_masked(HWIO_HDMA_VBU_ERR_CAP_1_ADDR, HWIO_HDMA_VBU_ERR_CAP_1_RMSK)
#define HWIO_HDMA_VBU_ERR_CAP_1_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_ERR_CAP_1_ADDR, m)
#define HWIO_HDMA_VBU_ERR_CAP_1_ERR_SYNDROME_BMSK                                   0xff000000
#define HWIO_HDMA_VBU_ERR_CAP_1_ERR_SYNDROME_SHFT                                         0x18
#define HWIO_HDMA_VBU_ERR_CAP_1_ERR_XFER_SIZE_BMSK                                    0xf00000
#define HWIO_HDMA_VBU_ERR_CAP_1_ERR_XFER_SIZE_SHFT                                        0x14
#define HWIO_HDMA_VBU_ERR_CAP_1_ERR_NONPOSTED_BMSK                                     0x80000
#define HWIO_HDMA_VBU_ERR_CAP_1_ERR_NONPOSTED_SHFT                                        0x13
#define HWIO_HDMA_VBU_ERR_CAP_1_ERR_XFER_TYPE_BMSK                                     0x60000
#define HWIO_HDMA_VBU_ERR_CAP_1_ERR_XFER_TYPE_SHFT                                        0x11
#define HWIO_HDMA_VBU_ERR_CAP_1_ERR_EXCLUSIVE_BMSK                                     0x10000
#define HWIO_HDMA_VBU_ERR_CAP_1_ERR_EXCLUSIVE_SHFT                                        0x10
#define HWIO_HDMA_VBU_ERR_CAP_1_ERR_ADDR_HI_BMSK                                        0xffff
#define HWIO_HDMA_VBU_ERR_CAP_1_ERR_ADDR_HI_SHFT                                           0x0

#define HWIO_HDMA_VBU_ERR_CAP_2_ADDR                                                (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00010040)
#define HWIO_HDMA_VBU_ERR_CAP_2_OFFS                                                (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00010040)
#define HWIO_HDMA_VBU_ERR_CAP_2_RMSK                                                0xffffffff
#define HWIO_HDMA_VBU_ERR_CAP_2_IN          \
        in_dword_masked(HWIO_HDMA_VBU_ERR_CAP_2_ADDR, HWIO_HDMA_VBU_ERR_CAP_2_RMSK)
#define HWIO_HDMA_VBU_ERR_CAP_2_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_ERR_CAP_2_ADDR, m)
#define HWIO_HDMA_VBU_ERR_CAP_2_ERR_CMD_BMSK                                        0xfc000000
#define HWIO_HDMA_VBU_ERR_CAP_2_ERR_CMD_SHFT                                              0x1a
#define HWIO_HDMA_VBU_ERR_CAP_2_ERR_BID_BMSK                                         0x3c00000
#define HWIO_HDMA_VBU_ERR_CAP_2_ERR_BID_SHFT                                              0x16
#define HWIO_HDMA_VBU_ERR_CAP_2_ERR_PID_BMSK                                          0x3f8000
#define HWIO_HDMA_VBU_ERR_CAP_2_ERR_PID_SHFT                                               0xf
#define HWIO_HDMA_VBU_ERR_CAP_2_ERR_MID_BMSK                                            0x7f80
#define HWIO_HDMA_VBU_ERR_CAP_2_ERR_MID_SHFT                                               0x7
#define HWIO_HDMA_VBU_ERR_CAP_2_ERR_TID_BMSK                                              0x7f
#define HWIO_HDMA_VBU_ERR_CAP_2_ERR_TID_SHFT                                               0x0

#define HWIO_HDMA_VBU_ERR_CAP_3_ADDR                                                (HDMA_VBU_HWK0_DMA_REGS_REG_BASE      + 0x00010048)
#define HWIO_HDMA_VBU_ERR_CAP_3_OFFS                                                (HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS + 0x00010048)
#define HWIO_HDMA_VBU_ERR_CAP_3_RMSK                                                0xffffffff
#define HWIO_HDMA_VBU_ERR_CAP_3_IN          \
        in_dword_masked(HWIO_HDMA_VBU_ERR_CAP_3_ADDR, HWIO_HDMA_VBU_ERR_CAP_3_RMSK)
#define HWIO_HDMA_VBU_ERR_CAP_3_INM(m)      \
        in_dword_masked(HWIO_HDMA_VBU_ERR_CAP_3_ADDR, m)
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_VMID_BMSK                                       0xff000000
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_VMID_SHFT                                             0x18
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_INST_BMSK                                         0x800000
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_INST_SHFT                                             0x17
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_PD_BMSK                                           0x400000
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_PD_SHFT                                               0x16
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_INTVAL_BMSK                                       0x300000
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_INTVAL_SHFT                                           0x14
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_SPECRDEN_BMSK                                      0x80000
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_SPECRDEN_SHFT                                         0x13
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_MSS_BMSK                                           0x40000
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_MSS_SHFT                                              0x12
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_PRECISE_BMSK                                       0x20000
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_PRECISE_SHFT                                          0x11
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_PORTMREL_BMSK                                      0x10000
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_PORTMREL_SHFT                                         0x10
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_PRI_BMSK                                            0xc000
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_PRI_SHFT                                               0xe
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_NSPROT_BMSK                                         0x2000
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_NSPROT_SHFT                                            0xd
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_DEVTYPE_BMSK                                        0x1800
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_DEVTYPE_SHFT                                           0xb
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_DEV_BMSK                                             0x400
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_DEV_SHFT                                               0xa
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_IT_BMSK                                              0x200
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_IT_SHFT                                                0x9
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_OT_BMSK                                              0x100
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_OT_SHFT                                                0x8
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_IWT_BMSK                                              0x80
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_IWT_SHFT                                               0x7
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_OWT_BMSK                                              0x40
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_OWT_SHFT                                               0x6
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_IA_BMSK                                               0x20
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_IA_SHFT                                                0x5
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_OA_BMSK                                               0x10
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_OA_SHFT                                                0x4
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_IS_BMSK                                                0x8
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_IS_SHFT                                                0x3
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_OS_BMSK                                                0x4
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_OS_SHFT                                                0x2
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_IC_BMSK                                                0x2
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_IC_SHFT                                                0x1
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_OC_BMSK                                                0x1
#define HWIO_HDMA_VBU_ERR_CAP_3_ERR_OC_SHFT                                                0x0

/*----------------------------------------------------------------------------
 * MODULE: PCIE0_VBU_HWK0_PCIE_REGS
 *--------------------------------------------------------------------------*/

#define PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE                                            (PCIE0_VBU_HWK0_PCIE_REGS_BASE      + 0x00000000)
#define PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS                                       0x00000000

#define HWIO_PCIE0_VBU_HW_VERSION_ADDR                                               (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000000)
#define HWIO_PCIE0_VBU_HW_VERSION_OFFS                                               (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000000)
#define HWIO_PCIE0_VBU_HW_VERSION_RMSK                                               0xffffffff
#define HWIO_PCIE0_VBU_HW_VERSION_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_HW_VERSION_ADDR, HWIO_PCIE0_VBU_HW_VERSION_RMSK)
#define HWIO_PCIE0_VBU_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_HW_VERSION_ADDR, m)
#define HWIO_PCIE0_VBU_HW_VERSION_MAJOR_BMSK                                         0xf0000000
#define HWIO_PCIE0_VBU_HW_VERSION_MAJOR_SHFT                                               0x1c
#define HWIO_PCIE0_VBU_HW_VERSION_MINOR_BMSK                                          0xfff0000
#define HWIO_PCIE0_VBU_HW_VERSION_MINOR_SHFT                                               0x10
#define HWIO_PCIE0_VBU_HW_VERSION_STEP_BMSK                                              0xffff
#define HWIO_PCIE0_VBU_HW_VERSION_STEP_SHFT                                                 0x0

#define HWIO_PCIE0_VBU_HW_CORE_ID_ADDR                                               (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000008)
#define HWIO_PCIE0_VBU_HW_CORE_ID_OFFS                                               (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000008)
#define HWIO_PCIE0_VBU_HW_CORE_ID_RMSK                                               0xffffffff
#define HWIO_PCIE0_VBU_HW_CORE_ID_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_HW_CORE_ID_ADDR, HWIO_PCIE0_VBU_HW_CORE_ID_RMSK)
#define HWIO_PCIE0_VBU_HW_CORE_ID_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_HW_CORE_ID_ADDR, m)
#define HWIO_PCIE0_VBU_HW_CORE_ID_MAJOR_BMSK                                         0xff000000
#define HWIO_PCIE0_VBU_HW_CORE_ID_MAJOR_SHFT                                               0x18
#define HWIO_PCIE0_VBU_HW_CORE_ID_MINOR_BMSK                                           0xff0000
#define HWIO_PCIE0_VBU_HW_CORE_ID_MINOR_SHFT                                               0x10
#define HWIO_PCIE0_VBU_HW_CORE_ID_CONFIG_BMSK                                            0xff00
#define HWIO_PCIE0_VBU_HW_CORE_ID_CONFIG_SHFT                                               0x8
#define HWIO_PCIE0_VBU_HW_CORE_ID_INSTANCE_BMSK                                            0xff
#define HWIO_PCIE0_VBU_HW_CORE_ID_INSTANCE_SHFT                                             0x0

#define HWIO_PCIE0_VBU_SEC_CTRL_ADDR                                                 (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000010)
#define HWIO_PCIE0_VBU_SEC_CTRL_OFFS                                                 (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000010)
#define HWIO_PCIE0_VBU_SEC_CTRL_RMSK                                                        0x3
#define HWIO_PCIE0_VBU_SEC_CTRL_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_SEC_CTRL_ADDR, HWIO_PCIE0_VBU_SEC_CTRL_RMSK)
#define HWIO_PCIE0_VBU_SEC_CTRL_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_SEC_CTRL_ADDR, m)
#define HWIO_PCIE0_VBU_SEC_CTRL_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_SEC_CTRL_ADDR,v)
#define HWIO_PCIE0_VBU_SEC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_SEC_CTRL_ADDR,m,v,HWIO_PCIE0_VBU_SEC_CTRL_IN)
#define HWIO_PCIE0_VBU_SEC_CTRL_EN_NS_FAULTMGMT_BMSK                                        0x2
#define HWIO_PCIE0_VBU_SEC_CTRL_EN_NS_FAULTMGMT_SHFT                                        0x1
#define HWIO_PCIE0_VBU_SEC_CTRL_EN_NS_BOOT_BMSK                                             0x1
#define HWIO_PCIE0_VBU_SEC_CTRL_EN_NS_BOOT_SHFT                                             0x0

#define HWIO_PCIE0_VBU_IHB_CLKON_ADDR                                                (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000020)
#define HWIO_PCIE0_VBU_IHB_CLKON_OFFS                                                (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000020)
#define HWIO_PCIE0_VBU_IHB_CLKON_RMSK                                                0x80ff00ff
#define HWIO_PCIE0_VBU_IHB_CLKON_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_IHB_CLKON_ADDR, HWIO_PCIE0_VBU_IHB_CLKON_RMSK)
#define HWIO_PCIE0_VBU_IHB_CLKON_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_IHB_CLKON_ADDR, m)
#define HWIO_PCIE0_VBU_IHB_CLKON_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_IHB_CLKON_ADDR,v)
#define HWIO_PCIE0_VBU_IHB_CLKON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_IHB_CLKON_ADDR,m,v,HWIO_PCIE0_VBU_IHB_CLKON_IN)
#define HWIO_PCIE0_VBU_IHB_CLKON_CLKON_EN_BMSK                                       0x80000000
#define HWIO_PCIE0_VBU_IHB_CLKON_CLKON_EN_SHFT                                             0x1f
#define HWIO_PCIE0_VBU_IHB_CLKON_DELAY_BMSK                                            0xff0000
#define HWIO_PCIE0_VBU_IHB_CLKON_DELAY_SHFT                                                0x10
#define HWIO_PCIE0_VBU_IHB_CLKON_HYSTERESIS_BMSK                                           0xff
#define HWIO_PCIE0_VBU_IHB_CLKON_HYSTERESIS_SHFT                                            0x0

#define HWIO_PCIE0_VBU_OHB_CLKON_ADDR                                                (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000028)
#define HWIO_PCIE0_VBU_OHB_CLKON_OFFS                                                (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000028)
#define HWIO_PCIE0_VBU_OHB_CLKON_RMSK                                                0x80ff00ff
#define HWIO_PCIE0_VBU_OHB_CLKON_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_OHB_CLKON_ADDR, HWIO_PCIE0_VBU_OHB_CLKON_RMSK)
#define HWIO_PCIE0_VBU_OHB_CLKON_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_OHB_CLKON_ADDR, m)
#define HWIO_PCIE0_VBU_OHB_CLKON_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_OHB_CLKON_ADDR,v)
#define HWIO_PCIE0_VBU_OHB_CLKON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_OHB_CLKON_ADDR,m,v,HWIO_PCIE0_VBU_OHB_CLKON_IN)
#define HWIO_PCIE0_VBU_OHB_CLKON_CLKON_EN_BMSK                                       0x80000000
#define HWIO_PCIE0_VBU_OHB_CLKON_CLKON_EN_SHFT                                             0x1f
#define HWIO_PCIE0_VBU_OHB_CLKON_DELAY_BMSK                                            0xff0000
#define HWIO_PCIE0_VBU_OHB_CLKON_DELAY_SHFT                                                0x10
#define HWIO_PCIE0_VBU_OHB_CLKON_HYSTERESIS_BMSK                                           0xff
#define HWIO_PCIE0_VBU_OHB_CLKON_HYSTERESIS_SHFT                                            0x0

#define HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_ADDR(n)                                       (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000030 + 0x8 * (n))
#define HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_OFFS(n)                                       (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000030 + 0x8 * (n))
#define HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_RMSK                                          0x80ff00ff
#define HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_MAXn                                                   2
#define HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_INI(n)        \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_ADDR(n), HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_RMSK)
#define HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_ADDR(n), mask)
#define HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_OUTI(n,val)    \
        out_dword(HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_ADDR(n),val)
#define HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_ADDR(n),mask,val,HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_INI(n))
#define HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_CLKON_EN_BMSK                                 0x80000000
#define HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_CLKON_EN_SHFT                                       0x1f
#define HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_DELAY_BMSK                                      0xff0000
#define HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_DELAY_SHFT                                          0x10
#define HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_HYSTERESIS_BMSK                                     0xff
#define HWIO_PCIE0_VBU_ICN_IPB_n_CLKON_HYSTERESIS_SHFT                                      0x0

#define HWIO_PCIE0_VBU_TN_OPB_n_CLKON_ADDR(n)                                        (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000080 + 0x8 * (n))
#define HWIO_PCIE0_VBU_TN_OPB_n_CLKON_OFFS(n)                                        (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000080 + 0x8 * (n))
#define HWIO_PCIE0_VBU_TN_OPB_n_CLKON_RMSK                                           0x80ff00ff
#define HWIO_PCIE0_VBU_TN_OPB_n_CLKON_MAXn                                                    5
#define HWIO_PCIE0_VBU_TN_OPB_n_CLKON_INI(n)        \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OPB_n_CLKON_ADDR(n), HWIO_PCIE0_VBU_TN_OPB_n_CLKON_RMSK)
#define HWIO_PCIE0_VBU_TN_OPB_n_CLKON_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OPB_n_CLKON_ADDR(n), mask)
#define HWIO_PCIE0_VBU_TN_OPB_n_CLKON_OUTI(n,val)    \
        out_dword(HWIO_PCIE0_VBU_TN_OPB_n_CLKON_ADDR(n),val)
#define HWIO_PCIE0_VBU_TN_OPB_n_CLKON_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_TN_OPB_n_CLKON_ADDR(n),mask,val,HWIO_PCIE0_VBU_TN_OPB_n_CLKON_INI(n))
#define HWIO_PCIE0_VBU_TN_OPB_n_CLKON_CLKON_EN_BMSK                                  0x80000000
#define HWIO_PCIE0_VBU_TN_OPB_n_CLKON_CLKON_EN_SHFT                                        0x1f
#define HWIO_PCIE0_VBU_TN_OPB_n_CLKON_DELAY_BMSK                                       0xff0000
#define HWIO_PCIE0_VBU_TN_OPB_n_CLKON_DELAY_SHFT                                           0x10
#define HWIO_PCIE0_VBU_TN_OPB_n_CLKON_HYSTERESIS_BMSK                                      0xff
#define HWIO_PCIE0_VBU_TN_OPB_n_CLKON_HYSTERESIS_SHFT                                       0x0

#define HWIO_PCIE0_VBU_CGC_CTRL_ADDR                                                 (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x000000c0)
#define HWIO_PCIE0_VBU_CGC_CTRL_OFFS                                                 (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x000000c0)
#define HWIO_PCIE0_VBU_CGC_CTRL_RMSK                                                      0x1ff
#define HWIO_PCIE0_VBU_CGC_CTRL_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_CGC_CTRL_ADDR, HWIO_PCIE0_VBU_CGC_CTRL_RMSK)
#define HWIO_PCIE0_VBU_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_CGC_CTRL_ADDR, m)
#define HWIO_PCIE0_VBU_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_CGC_CTRL_ADDR,v)
#define HWIO_PCIE0_VBU_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_CGC_CTRL_ADDR,m,v,HWIO_PCIE0_VBU_CGC_CTRL_IN)
#define HWIO_PCIE0_VBU_CGC_CTRL_HYST_CNT_BMSK                                             0x1f8
#define HWIO_PCIE0_VBU_CGC_CTRL_HYST_CNT_SHFT                                               0x3
#define HWIO_PCIE0_VBU_CGC_CTRL_SW_CLK_CTRL_BMSK                                            0x4
#define HWIO_PCIE0_VBU_CGC_CTRL_SW_CLK_CTRL_SHFT                                            0x2
#define HWIO_PCIE0_VBU_CGC_CTRL_SW_CLK_EN_BMSK                                              0x2
#define HWIO_PCIE0_VBU_CGC_CTRL_SW_CLK_EN_SHFT                                              0x1
#define HWIO_PCIE0_VBU_CGC_CTRL_CLK_DIS_BMSK                                                0x1
#define HWIO_PCIE0_VBU_CGC_CTRL_CLK_DIS_SHFT                                                0x0

#define HWIO_PCIE0_VBU_ICN_TOKEN_CNT_ADDR                                            (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x000000d0)
#define HWIO_PCIE0_VBU_ICN_TOKEN_CNT_OFFS                                            (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x000000d0)
#define HWIO_PCIE0_VBU_ICN_TOKEN_CNT_RMSK                                               0x70707
#define HWIO_PCIE0_VBU_ICN_TOKEN_CNT_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_TOKEN_CNT_ADDR, HWIO_PCIE0_VBU_ICN_TOKEN_CNT_RMSK)
#define HWIO_PCIE0_VBU_ICN_TOKEN_CNT_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_TOKEN_CNT_ADDR, m)
#define HWIO_PCIE0_VBU_ICN_TOKEN_CNT_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_ICN_TOKEN_CNT_ADDR,v)
#define HWIO_PCIE0_VBU_ICN_TOKEN_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_ICN_TOKEN_CNT_ADDR,m,v,HWIO_PCIE0_VBU_ICN_TOKEN_CNT_IN)
#define HWIO_PCIE0_VBU_ICN_TOKEN_CNT_ICN_CMD_CH_BMSK                                    0x70000
#define HWIO_PCIE0_VBU_ICN_TOKEN_CNT_ICN_CMD_CH_SHFT                                       0x10
#define HWIO_PCIE0_VBU_ICN_TOKEN_CNT_ICN_RSLT_CH_BMSK                                     0x700
#define HWIO_PCIE0_VBU_ICN_TOKEN_CNT_ICN_RSLT_CH_SHFT                                       0x8
#define HWIO_PCIE0_VBU_ICN_TOKEN_CNT_ICN_WDAT_CH_BMSK                                       0x7
#define HWIO_PCIE0_VBU_ICN_TOKEN_CNT_ICN_WDAT_CH_SHFT                                       0x0

#define HWIO_PCIE0_VBU_TN_TOKEN_CNT_ADDR                                             (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x000000d8)
#define HWIO_PCIE0_VBU_TN_TOKEN_CNT_OFFS                                             (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x000000d8)
#define HWIO_PCIE0_VBU_TN_TOKEN_CNT_RMSK                                                  0x707
#define HWIO_PCIE0_VBU_TN_TOKEN_CNT_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_TN_TOKEN_CNT_ADDR, HWIO_PCIE0_VBU_TN_TOKEN_CNT_RMSK)
#define HWIO_PCIE0_VBU_TN_TOKEN_CNT_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_TN_TOKEN_CNT_ADDR, m)
#define HWIO_PCIE0_VBU_TN_TOKEN_CNT_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_TN_TOKEN_CNT_ADDR,v)
#define HWIO_PCIE0_VBU_TN_TOKEN_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_TN_TOKEN_CNT_ADDR,m,v,HWIO_PCIE0_VBU_TN_TOKEN_CNT_IN)
#define HWIO_PCIE0_VBU_TN_TOKEN_CNT_TN_RSLT_CH_BMSK                                       0x700
#define HWIO_PCIE0_VBU_TN_TOKEN_CNT_TN_RSLT_CH_SHFT                                         0x8
#define HWIO_PCIE0_VBU_TN_TOKEN_CNT_TN_RDAT_CH_BMSK                                         0x7
#define HWIO_PCIE0_VBU_TN_TOKEN_CNT_TN_RDAT_CH_SHFT                                         0x0

#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n)                         (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000100 + 0x20 * (n))
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_OFFS(n)                         (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000100 + 0x20 * (n))
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_RMSK                            0xfffff001
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_MAXn                                     5
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_INI(n)        \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n), HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_RMSK)
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n), mask)
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_OUTI(n,val)    \
        out_dword(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n),val)
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n),mask,val,HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_INI(n))
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_START_ADDR_LO_BMSK          0xfffff000
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_START_ADDR_LO_SHFT                 0xc
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_EN_BMSK                            0x1
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_EN_SHFT                            0x0

#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n)                         (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000108 + 0x20 * (n))
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_OFFS(n)                         (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000108 + 0x20 * (n))
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_RMSK                                 0xfff
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_MAXn                                     5
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_INI(n)        \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n), HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_RMSK)
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n), mask)
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_OUTI(n,val)    \
        out_dword(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n),val)
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n),mask,val,HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_INI(n))
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_WIN_START_ADDR_HI_BMSK               0xfff
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_WIN_START_ADDR_HI_SHFT                 0x0

#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n)                           (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000110 + 0x20 * (n))
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_OFFS(n)                           (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000110 + 0x20 * (n))
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_RMSK                              0xfffff000
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_MAXn                                       5
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_INI(n)        \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n), HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_RMSK)
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n), mask)
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_OUTI(n,val)    \
        out_dword(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n),val)
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n),mask,val,HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_INI(n))
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_WIN_END_ADDR_LO_BMSK              0xfffff000
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_WIN_END_ADDR_LO_SHFT                     0xc

#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n)                           (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000118 + 0x20 * (n))
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_OFFS(n)                           (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000118 + 0x20 * (n))
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_RMSK                                   0xfff
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_MAXn                                       5
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_INI(n)        \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n), HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_RMSK)
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n), mask)
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_OUTI(n,val)    \
        out_dword(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n),val)
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n),mask,val,HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_INI(n))
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_WIN_END_ADDR_HI_BMSK                   0xfff
#define HWIO_PCIE0_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_WIN_END_ADDR_HI_SHFT                     0x0

#define HWIO_PCIE0_VBU_ERR_INJ_ADDR                                                  (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000240)
#define HWIO_PCIE0_VBU_ERR_INJ_OFFS                                                  (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000240)
#define HWIO_PCIE0_VBU_ERR_INJ_RMSK                                                       0xfff
#define HWIO_PCIE0_VBU_ERR_INJ_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_ERR_INJ_ADDR,v)
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_OB_DECERR_ERR_BMSK                                     0x800
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_OB_DECERR_ERR_SHFT                                       0xb
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_OB_SLVERR_ERR_BMSK                                     0x400
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_OB_SLVERR_ERR_SHFT                                       0xa
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_OB_LDREX_OKAY_ERR_BMSK                                 0x200
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_OB_LDREX_OKAY_ERR_SHFT                                   0x9
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_RXDAT_D1_ERR_BMSK                                      0x100
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_RXDAT_D1_ERR_SHFT                                        0x8
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_RXCMD_ADDR_ERR_BMSK                                     0x80
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_RXCMD_ADDR_ERR_SHFT                                      0x7
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_RXCMD_SIZE_ERR_BMSK                                     0x40
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_RXCMD_SIZE_ERR_SHFT                                      0x6
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_RXCMD_TYPE_ERR_BMSK                                     0x20
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_RXCMD_TYPE_ERR_SHFT                                      0x5
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_RXCMD_IC_ERR_BMSK                                       0x10
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_RXCMD_IC_ERR_SHFT                                        0x4
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_RXCMD_OC_ERR_BMSK                                        0x8
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_RXCMD_OC_ERR_SHFT                                        0x3
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_RXCMD_ENC_ERR_BMSK                                       0x4
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_RXCMD_ENC_ERR_SHFT                                       0x2
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_LIVELOCK_ERR_BMSK                                        0x2
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_LIVELOCK_ERR_SHFT                                        0x1
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_CFG_ERR_BMSK                                             0x1
#define HWIO_PCIE0_VBU_ERR_INJ_INJ_CFG_ERR_SHFT                                             0x0

#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_ADDR                                           (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000300)
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_OFFS                                           (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000300)
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_RMSK                                                 0xff
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IHB_STATUS_ADDR, HWIO_PCIE0_VBU_ICN_IHB_STATUS_RMSK)
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IHB_STATUS_ADDR, m)
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_LL_ZLW_RECOVERY_BMSK                                 0x80
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_LL_ZLW_RECOVERY_SHFT                                  0x7
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_1_BMSK                             0x40
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_1_SHFT                              0x6
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_1_BMSK                                0x20
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_1_SHFT                                 0x5
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_1_BMSK                                0x10
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_1_SHFT                                 0x4
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_0_BMSK                              0x8
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_0_SHFT                              0x3
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_0_BMSK                                 0x4
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_0_SHFT                                 0x2
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_0_BMSK                                 0x2
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_0_SHFT                                 0x1
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_IDLE_BMSK                                             0x1
#define HWIO_PCIE0_VBU_ICN_IHB_STATUS_IDLE_SHFT                                             0x0

#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_ADDR                                            (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000308)
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_OFFS                                            (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000308)
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_RMSK                                            0xffff0fff
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IHB_CTRL1_ADDR, HWIO_PCIE0_VBU_ICN_IHB_CTRL1_RMSK)
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IHB_CTRL1_ADDR, m)
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_ICN_IHB_CTRL1_ADDR,v)
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_ICN_IHB_CTRL1_ADDR,m,v,HWIO_PCIE0_VBU_ICN_IHB_CTRL1_IN)
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_LL_CMD_SCALE_BMSK                               0xf0000000
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_LL_CMD_SCALE_SHFT                                     0x1c
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_LL_DAT_SCALE_BMSK                                0xf000000
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_LL_DAT_SCALE_SHFT                                     0x18
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_LL_QUERY_CNT_BMSK                                 0xf00000
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_LL_QUERY_CNT_SHFT                                     0x14
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_BACKOFF_THRESH_BMSK                                0xf0000
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_BACKOFF_THRESH_SHFT                                   0x10
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_BAR_MODE_BMSK                                        0x800
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_BAR_MODE_SHFT                                          0xb
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_HALT_MODE_BMSK                                       0x400
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_HALT_MODE_SHFT                                         0xa
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_CRAWL_MODE_BMSK                                      0x200
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_CRAWL_MODE_SHFT                                        0x9
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_FIFO_MODE_BMSK                                       0x100
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_FIFO_MODE_SHFT                                         0x8
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_DEVICE_NE_OVERRIDE_BMSK                               0x80
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_DEVICE_NE_OVERRIDE_SHFT                                0x7
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_PRI_DIS_BMSK                                          0x40
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_PRI_DIS_SHFT                                           0x6
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_LDREX_GATE_OVERRIDE_BMSK                              0x20
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_LDREX_GATE_OVERRIDE_SHFT                               0x5
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_PMW_PIPELINE_DIS_BMSK                                 0x10
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_PMW_PIPELINE_DIS_SHFT                                  0x4
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_NPW_PIPELINE_EN_BMSK                                   0x8
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_NPW_PIPELINE_EN_SHFT                                   0x3
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_REPLAY_DELAY_DIS_BMSK                                  0x4
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_REPLAY_DELAY_DIS_SHFT                                  0x2
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_IPB_ARB_LAST_OVERRIDE_BMSK                             0x2
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_IPB_ARB_LAST_OVERRIDE_SHFT                             0x1
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_PCI_ORD_MODE_EN_BMSK                                   0x1
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL1_PCI_ORD_MODE_EN_SHFT                                   0x0

#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_ADDR                                            (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000310)
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_OFFS                                            (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000310)
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_RMSK                                             0x773ff9f
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IHB_CTRL2_ADDR, HWIO_PCIE0_VBU_ICN_IHB_CTRL2_RMSK)
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IHB_CTRL2_ADDR, m)
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_ICN_IHB_CTRL2_ADDR,v)
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_ICN_IHB_CTRL2_ADDR,m,v,HWIO_PCIE0_VBU_ICN_IHB_CTRL2_IN)
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_BEACON_SCALE_BMSK                                0x7000000
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_BEACON_SCALE_SHFT                                     0x18
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_BEACON_CNT_BMSK                                   0x700000
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_BEACON_CNT_SHFT                                       0x14
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_BACKOFF_CNT_BMSK                                   0x3ff00
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_BACKOFF_CNT_SHFT                                       0x8
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_BACKOFF_EN_BMSK                                       0x80
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_BACKOFF_EN_SHFT                                        0x7
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_SPARE_3_BMSK                                          0x10
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_SPARE_3_SHFT                                           0x4
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_SPARE_2_BMSK                                           0x8
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_SPARE_2_SHFT                                           0x3
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_ZLW_RECOVER_EN_BMSK                                    0x4
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_ZLW_RECOVER_EN_SHFT                                    0x2
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_PIPE_RTY_WR_DIS_BMSK                                   0x2
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_PIPE_RTY_WR_DIS_SHFT                                   0x1
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_ADDR_ORD_OVERRIDE_BMSK                                 0x1
#define HWIO_PCIE0_VBU_ICN_IHB_CTRL2_ADDR_ORD_OVERRIDE_SHFT                                 0x0

#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_ADDR                                      (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000320)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_OFFS                                      (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000320)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_RMSK                                      0xffffffff
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_ADDR, HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_RMSK)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_ADDR, m)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_ADDR,v)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_ADDR,m,v,HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_IN)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_3_BMSK                        0xff000000
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_3_SHFT                              0x18
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_2_BMSK                          0xff0000
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_2_SHFT                              0x10
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_1_BMSK                            0xff00
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_1_SHFT                               0x8
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_0_BMSK                              0xff
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_0_SHFT                               0x0

#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_ADDR                                      (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000328)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_OFFS                                      (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000328)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_RMSK                                      0xffffffff
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_ADDR, HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_RMSK)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_ADDR, m)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_ADDR,v)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_ADDR,m,v,HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_IN)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_7_BMSK                        0xff000000
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_7_SHFT                              0x18
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_6_BMSK                          0xff0000
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_6_SHFT                              0x10
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_5_BMSK                            0xff00
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_5_SHFT                               0x8
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_4_BMSK                              0xff
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_4_SHFT                               0x0

#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_ADDR                                      (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000330)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_OFFS                                      (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000330)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_RMSK                                      0xffffffff
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_ADDR, HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_RMSK)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_ADDR, m)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_ADDR,v)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_ADDR,m,v,HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_IN)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_11_BMSK                       0xff000000
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_11_SHFT                             0x18
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_10_BMSK                         0xff0000
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_10_SHFT                             0x10
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_9_BMSK                            0xff00
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_9_SHFT                               0x8
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_8_BMSK                              0xff
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_8_SHFT                               0x0

#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_ADDR                                      (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000338)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_OFFS                                      (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000338)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_RMSK                                      0xffffffff
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_ADDR, HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_RMSK)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_ADDR, m)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_ADDR,v)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_ADDR,m,v,HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_IN)
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_15_BMSK                       0xff000000
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_15_SHFT                             0x18
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_14_BMSK                         0xff0000
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_14_SHFT                             0x10
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_13_BMSK                           0xff00
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_13_SHFT                              0x8
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_12_BMSK                             0xff
#define HWIO_PCIE0_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_12_SHFT                              0x0

#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_ADDR                                             (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000380)
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_OFFS                                             (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000380)
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_RMSK                                                  0x7ff
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_DVM_CTRL_ADDR, HWIO_PCIE0_VBU_ICN_DVM_CTRL_RMSK)
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_DVM_CTRL_ADDR, m)
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_ICN_DVM_CTRL_ADDR,v)
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_ICN_DVM_CTRL_ADDR,m,v,HWIO_PCIE0_VBU_ICN_DVM_CTRL_IN)
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_DVM_DIS_BMSK                                          0x400
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_DVM_DIS_SHFT                                            0xa
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_SNP_RSP_OVERRIDE_BMSK                                 0x300
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_SNP_RSP_OVERRIDE_SHFT                                   0x8
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_TLBI_RSP_OVERRIDE_BMSK                                 0xc0
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_TLBI_RSP_OVERRIDE_SHFT                                  0x6
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_TLBSYNC_RSP_OVERRIDE_BMSK                              0x30
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_TLBSYNC_RSP_OVERRIDE_SHFT                               0x4
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_PTTM_SM_RESET_BMSK                                      0x8
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_PTTM_SM_RESET_SHFT                                      0x3
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_TLBS_SM_RESET_BMSK                                      0x4
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_TLBS_SM_RESET_SHFT                                      0x2
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_DVM_SM_RESET_BMSK                                       0x2
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_DVM_SM_RESET_SHFT                                       0x1
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_CRAWL_MODE_BMSK                                         0x1
#define HWIO_PCIE0_VBU_ICN_DVM_CTRL_CRAWL_MODE_SHFT                                         0x0

#define HWIO_PCIE0_VBU_ICN_IPB_n_STATUS_ADDR(n)                                      (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000400 + 0x10 * (n))
#define HWIO_PCIE0_VBU_ICN_IPB_n_STATUS_OFFS(n)                                      (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000400 + 0x10 * (n))
#define HWIO_PCIE0_VBU_ICN_IPB_n_STATUS_RMSK                                                0x1
#define HWIO_PCIE0_VBU_ICN_IPB_n_STATUS_MAXn                                                  2
#define HWIO_PCIE0_VBU_ICN_IPB_n_STATUS_INI(n)        \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IPB_n_STATUS_ADDR(n), HWIO_PCIE0_VBU_ICN_IPB_n_STATUS_RMSK)
#define HWIO_PCIE0_VBU_ICN_IPB_n_STATUS_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IPB_n_STATUS_ADDR(n), mask)
#define HWIO_PCIE0_VBU_ICN_IPB_n_STATUS_IDLE_BMSK                                           0x1
#define HWIO_PCIE0_VBU_ICN_IPB_n_STATUS_IDLE_SHFT                                           0x0

#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_ADDR(n)                                        (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000500 + 0x10 * (n))
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_OFFS(n)                                        (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000500 + 0x10 * (n))
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_RMSK                                               0xffff
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_MAXn                                                    2
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_INI(n)        \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_ADDR(n), HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_RMSK)
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_ADDR(n), mask)
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_OUTI(n,val)    \
        out_dword(HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_ADDR(n),val)
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_ADDR(n),mask,val,HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_INI(n))
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_POSTED_WRC_REQ_BMSK                                0x8000
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_POSTED_WRC_REQ_SHFT                                   0xf
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_CRAWL_MODE_BMSK                                    0x4000
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_CRAWL_MODE_SHFT                                       0xe
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_AOOORD_ALLOW_BMSK                                  0x2000
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_AOOORD_ALLOW_SHFT                                     0xd
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_AOOOWR_ALLOW_BMSK                                  0x1000
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_AOOOWR_ALLOW_SHFT                                     0xc
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_AOOORD_OPT_EN_BMSK                                  0x800
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_AOOORD_OPT_EN_SHFT                                    0xb
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_AOOOWR_OPT_EN_BMSK                                  0x400
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_AOOOWR_OPT_EN_SHFT                                    0xa
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_DISABLE_RD_INTLV_BMSK                               0x200
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_DISABLE_RD_INTLV_SHFT                                 0x9
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_ZERO_WSTRB_OPT_EN_BMSK                              0x100
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_ZERO_WSTRB_OPT_EN_SHFT                                0x8
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_OLDEST_WAIT_EN_BMSK                                  0x80
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_OLDEST_WAIT_EN_SHFT                                   0x7
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_AEARLYWRRESP_EN_BMSK                                 0x40
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_AEARLYWRRESP_EN_SHFT                                  0x6
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_WR_DATA_HOLD_BMSK                                    0x20
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_WR_DATA_HOLD_SHFT                                     0x5
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_RD_BMSK                               0x10
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_RD_SHFT                                0x4
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_WR_BMSK                                0x8
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_WR_SHFT                                0x3
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_PRIORITY_OVR_EN_BMSK                                  0x4
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_PRIORITY_OVR_EN_SHFT                                  0x2
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_PORT_PRIORITY_BMSK                                    0x3
#define HWIO_PCIE0_VBU_ICN_IPB_n_CTRL_PORT_PRIORITY_SHFT                                    0x0

#define HWIO_PCIE0_VBU_TN_OHB_STATUS_ADDR                                            (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000600)
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_OFFS                                            (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000600)
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_RMSK                                                  0x7f
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OHB_STATUS_ADDR, HWIO_PCIE0_VBU_TN_OHB_STATUS_RMSK)
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OHB_STATUS_ADDR, m)
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_1_BMSK                              0x40
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_1_SHFT                               0x6
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_LL_DATA_STATUS_1_BMSK                                 0x20
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_LL_DATA_STATUS_1_SHFT                                  0x5
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_1_BMSK                                 0x10
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_1_SHFT                                  0x4
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_0_BMSK                               0x8
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_0_SHFT                               0x3
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_LL_DATA_STATUS_0_BMSK                                  0x4
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_LL_DATA_STATUS_0_SHFT                                  0x2
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_0_BMSK                                  0x2
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_0_SHFT                                  0x1
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_IDLE_BMSK                                              0x1
#define HWIO_PCIE0_VBU_TN_OHB_STATUS_IDLE_SHFT                                              0x0

#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_ADDR                                             (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000608)
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_OFFS                                             (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000608)
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_RMSK                                             0xffffffff
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OHB_CTRL1_ADDR, HWIO_PCIE0_VBU_TN_OHB_CTRL1_RMSK)
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OHB_CTRL1_ADDR, m)
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_TN_OHB_CTRL1_ADDR,v)
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_TN_OHB_CTRL1_ADDR,m,v,HWIO_PCIE0_VBU_TN_OHB_CTRL1_IN)
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_LL_CMD_SCALE_BMSK                                0xf0000000
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_LL_CMD_SCALE_SHFT                                      0x1c
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_LL_DAT_SCALE_BMSK                                 0xf000000
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_LL_DAT_SCALE_SHFT                                      0x18
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_LL_QUERY_CNT_BMSK                                  0xf00000
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_LL_QUERY_CNT_SHFT                                      0x14
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_BACKOFF_THRESH_BMSK                                 0xf0000
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_BACKOFF_THRESH_SHFT                                    0x10
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_FULL_HYST_CNT_BMSK                                   0xf000
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_FULL_HYST_CNT_SHFT                                      0xc
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_PASS_BAD_WRITE_BMSK                                   0x800
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_PASS_BAD_WRITE_SHFT                                     0xb
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_HALT_MODE_BMSK                                        0x400
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_HALT_MODE_SHFT                                          0xa
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_CRAWL_MODE_BMSK                                       0x200
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_CRAWL_MODE_SHFT                                         0x9
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_PCI_NP_THRESH_BMSK                                    0x1e0
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_PCI_NP_THRESH_SHFT                                      0x5
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_BAR_INTERLOCK_MODE_BMSK                                0x10
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_BAR_INTERLOCK_MODE_SHFT                                 0x4
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_PERIPH_ZLW_EN_BMSK                                      0x8
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_PERIPH_ZLW_EN_SHFT                                      0x3
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_WRC_OVERRIDE_BMSK                                       0x4
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_WRC_OVERRIDE_SHFT                                       0x2
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_PIPELINE_DIS_BMSK                                       0x2
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_PIPELINE_DIS_SHFT                                       0x1
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_PCI_ORD_MODE_EN_BMSK                                    0x1
#define HWIO_PCIE0_VBU_TN_OHB_CTRL1_PCI_ORD_MODE_EN_SHFT                                    0x0

#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_ADDR                                             (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000610)
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_OFFS                                             (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000610)
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_RMSK                                                   0x7f
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OHB_CTRL2_ADDR, HWIO_PCIE0_VBU_TN_OHB_CTRL2_RMSK)
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OHB_CTRL2_ADDR, m)
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_TN_OHB_CTRL2_ADDR,v)
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_TN_OHB_CTRL2_ADDR,m,v,HWIO_PCIE0_VBU_TN_OHB_CTRL2_IN)
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_SPARE_6_BMSK                                           0x40
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_SPARE_6_SHFT                                            0x6
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_SPARE_5_BMSK                                           0x20
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_SPARE_5_SHFT                                            0x5
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_OTT_ALLOC_MODE_BMSK                                    0x18
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_OTT_ALLOC_MODE_SHFT                                     0x3
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_AORDEREDRD_BMSK                                         0x4
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_AORDEREDRD_SHFT                                         0x2
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_AORDEREDWR_BMSK                                         0x2
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_AORDEREDWR_SHFT                                         0x1
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_ADDR_ORD_OVERRIDE_BMSK                                  0x1
#define HWIO_PCIE0_VBU_TN_OHB_CTRL2_ADDR_ORD_OVERRIDE_SHFT                                  0x0

#define HWIO_PCIE0_VBU_TN_OPB_n_STATUS_ADDR(n)                                       (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000700 + 0x10 * (n))
#define HWIO_PCIE0_VBU_TN_OPB_n_STATUS_OFFS(n)                                       (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000700 + 0x10 * (n))
#define HWIO_PCIE0_VBU_TN_OPB_n_STATUS_RMSK                                                 0x1
#define HWIO_PCIE0_VBU_TN_OPB_n_STATUS_MAXn                                                   5
#define HWIO_PCIE0_VBU_TN_OPB_n_STATUS_INI(n)        \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OPB_n_STATUS_ADDR(n), HWIO_PCIE0_VBU_TN_OPB_n_STATUS_RMSK)
#define HWIO_PCIE0_VBU_TN_OPB_n_STATUS_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OPB_n_STATUS_ADDR(n), mask)
#define HWIO_PCIE0_VBU_TN_OPB_n_STATUS_IDLE_BMSK                                            0x1
#define HWIO_PCIE0_VBU_TN_OPB_n_STATUS_IDLE_SHFT                                            0x0

#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_ADDR(n)                                         (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000800 + 0x10 * (n))
#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_OFFS(n)                                         (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000800 + 0x10 * (n))
#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_RMSK                                                   0xf
#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_MAXn                                                     5
#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_INI(n)        \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OPB_n_CTRL_ADDR(n), HWIO_PCIE0_VBU_TN_OPB_n_CTRL_RMSK)
#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE0_VBU_TN_OPB_n_CTRL_ADDR(n), mask)
#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_OUTI(n,val)    \
        out_dword(HWIO_PCIE0_VBU_TN_OPB_n_CTRL_ADDR(n),val)
#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_TN_OPB_n_CTRL_ADDR(n),mask,val,HWIO_PCIE0_VBU_TN_OPB_n_CTRL_INI(n))
#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_CRAWL_MODE_BMSK                                        0x8
#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_CRAWL_MODE_SHFT                                        0x3
#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_ZERO_WSTRB_OPT_EN_BMSK                                 0x4
#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_ZERO_WSTRB_OPT_EN_SHFT                                 0x2
#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_ARDBEATNDXEN_MODE_BMSK                                 0x2
#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_ARDBEATNDXEN_MODE_SHFT                                 0x1
#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_AEARLYWRRESP_EN_BMSK                                   0x1
#define HWIO_PCIE0_VBU_TN_OPB_n_CTRL_AEARLYWRRESP_EN_SHFT                                   0x0

#define HWIO_PCIE0_VBU_ERR_STATUS_ADDR                                               (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010000)
#define HWIO_PCIE0_VBU_ERR_STATUS_OFFS                                               (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010000)
#define HWIO_PCIE0_VBU_ERR_STATUS_RMSK                                                    0xfff
#define HWIO_PCIE0_VBU_ERR_STATUS_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_ERR_STATUS_ADDR, HWIO_PCIE0_VBU_ERR_STATUS_RMSK)
#define HWIO_PCIE0_VBU_ERR_STATUS_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_ERR_STATUS_ADDR, m)
#define HWIO_PCIE0_VBU_ERR_STATUS_OB_DECERR_ERR_BMSK                                      0x800
#define HWIO_PCIE0_VBU_ERR_STATUS_OB_DECERR_ERR_SHFT                                        0xb
#define HWIO_PCIE0_VBU_ERR_STATUS_OB_SLVERR_ERR_BMSK                                      0x400
#define HWIO_PCIE0_VBU_ERR_STATUS_OB_SLVERR_ERR_SHFT                                        0xa
#define HWIO_PCIE0_VBU_ERR_STATUS_OB_LDREX_OKAY_ERR_BMSK                                  0x200
#define HWIO_PCIE0_VBU_ERR_STATUS_OB_LDREX_OKAY_ERR_SHFT                                    0x9
#define HWIO_PCIE0_VBU_ERR_STATUS_RXDAT_D1_ERR_BMSK                                       0x100
#define HWIO_PCIE0_VBU_ERR_STATUS_RXDAT_D1_ERR_SHFT                                         0x8
#define HWIO_PCIE0_VBU_ERR_STATUS_RXCMD_ADDR_ERR_BMSK                                      0x80
#define HWIO_PCIE0_VBU_ERR_STATUS_RXCMD_ADDR_ERR_SHFT                                       0x7
#define HWIO_PCIE0_VBU_ERR_STATUS_RXCMD_SIZE_ERR_BMSK                                      0x40
#define HWIO_PCIE0_VBU_ERR_STATUS_RXCMD_SIZE_ERR_SHFT                                       0x6
#define HWIO_PCIE0_VBU_ERR_STATUS_RXCMD_TYPE_ERR_BMSK                                      0x20
#define HWIO_PCIE0_VBU_ERR_STATUS_RXCMD_TYPE_ERR_SHFT                                       0x5
#define HWIO_PCIE0_VBU_ERR_STATUS_RXCMD_IC_ERR_BMSK                                        0x10
#define HWIO_PCIE0_VBU_ERR_STATUS_RXCMD_IC_ERR_SHFT                                         0x4
#define HWIO_PCIE0_VBU_ERR_STATUS_RXCMD_OC_ERR_BMSK                                         0x8
#define HWIO_PCIE0_VBU_ERR_STATUS_RXCMD_OC_ERR_SHFT                                         0x3
#define HWIO_PCIE0_VBU_ERR_STATUS_RXCMD_ENC_ERR_BMSK                                        0x4
#define HWIO_PCIE0_VBU_ERR_STATUS_RXCMD_ENC_ERR_SHFT                                        0x2
#define HWIO_PCIE0_VBU_ERR_STATUS_LIVELOCK_ERR_BMSK                                         0x2
#define HWIO_PCIE0_VBU_ERR_STATUS_LIVELOCK_ERR_SHFT                                         0x1
#define HWIO_PCIE0_VBU_ERR_STATUS_CFG_ERR_BMSK                                              0x1
#define HWIO_PCIE0_VBU_ERR_STATUS_CFG_ERR_SHFT                                              0x0

#define HWIO_PCIE0_VBU_ERR_CLR_ADDR                                                  (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010008)
#define HWIO_PCIE0_VBU_ERR_CLR_OFFS                                                  (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010008)
#define HWIO_PCIE0_VBU_ERR_CLR_RMSK                                                         0x1
#define HWIO_PCIE0_VBU_ERR_CLR_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_ERR_CLR_ADDR,v)
#define HWIO_PCIE0_VBU_ERR_CLR_CLR_ERR_BMSK                                                 0x1
#define HWIO_PCIE0_VBU_ERR_CLR_CLR_ERR_SHFT                                                 0x0

#define HWIO_PCIE0_VBU_ERR_CTRL_ADDR                                                 (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010010)
#define HWIO_PCIE0_VBU_ERR_CTRL_OFFS                                                 (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010010)
#define HWIO_PCIE0_VBU_ERR_CTRL_RMSK                                                      0xfff
#define HWIO_PCIE0_VBU_ERR_CTRL_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_ERR_CTRL_ADDR, HWIO_PCIE0_VBU_ERR_CTRL_RMSK)
#define HWIO_PCIE0_VBU_ERR_CTRL_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_ERR_CTRL_ADDR, m)
#define HWIO_PCIE0_VBU_ERR_CTRL_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_ERR_CTRL_ADDR,v)
#define HWIO_PCIE0_VBU_ERR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_ERR_CTRL_ADDR,m,v,HWIO_PCIE0_VBU_ERR_CTRL_IN)
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_OB_DECERR_ERR_BMSK                                   0x800
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_OB_DECERR_ERR_SHFT                                     0xb
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_OB_SLVERR_ERR_BMSK                                   0x400
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_OB_SLVERR_ERR_SHFT                                     0xa
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_OB_LDREX_OKAY_ERR_BMSK                               0x200
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_OB_LDREX_OKAY_ERR_SHFT                                 0x9
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_RXDAT_D1_ERR_BMSK                                    0x100
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_RXDAT_D1_ERR_SHFT                                      0x8
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_RXCMD_ADDR_ERR_BMSK                                   0x80
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_RXCMD_ADDR_ERR_SHFT                                    0x7
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_RXCMD_SIZE_ERR_BMSK                                   0x40
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_RXCMD_SIZE_ERR_SHFT                                    0x6
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_RXCMD_TYPE_ERR_BMSK                                   0x20
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_RXCMD_TYPE_ERR_SHFT                                    0x5
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_RXCMD_IC_ERR_BMSK                                     0x10
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_RXCMD_IC_ERR_SHFT                                      0x4
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_RXCMD_OC_ERR_BMSK                                      0x8
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_RXCMD_OC_ERR_SHFT                                      0x3
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_RXCMD_ENC_ERR_BMSK                                     0x4
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_RXCMD_ENC_ERR_SHFT                                     0x2
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_LIVELOCK_ERR_BMSK                                      0x2
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_LIVELOCK_ERR_SHFT                                      0x1
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_CFG_ERR_BMSK                                           0x1
#define HWIO_PCIE0_VBU_ERR_CTRL_MASK_CFG_ERR_SHFT                                           0x0

#define HWIO_PCIE0_VBU_INT_CTRL_ADDR                                                 (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010018)
#define HWIO_PCIE0_VBU_INT_CTRL_OFFS                                                 (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010018)
#define HWIO_PCIE0_VBU_INT_CTRL_RMSK                                                      0xfff
#define HWIO_PCIE0_VBU_INT_CTRL_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_INT_CTRL_ADDR, HWIO_PCIE0_VBU_INT_CTRL_RMSK)
#define HWIO_PCIE0_VBU_INT_CTRL_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_INT_CTRL_ADDR, m)
#define HWIO_PCIE0_VBU_INT_CTRL_OUT(v)      \
        out_dword(HWIO_PCIE0_VBU_INT_CTRL_ADDR,v)
#define HWIO_PCIE0_VBU_INT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE0_VBU_INT_CTRL_ADDR,m,v,HWIO_PCIE0_VBU_INT_CTRL_IN)
#define HWIO_PCIE0_VBU_INT_CTRL_INT_OB_DECERR_ERR_BMSK                                    0x800
#define HWIO_PCIE0_VBU_INT_CTRL_INT_OB_DECERR_ERR_SHFT                                      0xb
#define HWIO_PCIE0_VBU_INT_CTRL_INT_OB_SLVERR_ERR_BMSK                                    0x400
#define HWIO_PCIE0_VBU_INT_CTRL_INT_OB_SLVERR_ERR_SHFT                                      0xa
#define HWIO_PCIE0_VBU_INT_CTRL_INT_OB_LDREX_OKAY_ERR_BMSK                                0x200
#define HWIO_PCIE0_VBU_INT_CTRL_INT_OB_LDREX_OKAY_ERR_SHFT                                  0x9
#define HWIO_PCIE0_VBU_INT_CTRL_INT_RXDAT_D1_ERR_BMSK                                     0x100
#define HWIO_PCIE0_VBU_INT_CTRL_INT_RXDAT_D1_ERR_SHFT                                       0x8
#define HWIO_PCIE0_VBU_INT_CTRL_INT_RXCMD_ADDR_ERR_BMSK                                    0x80
#define HWIO_PCIE0_VBU_INT_CTRL_INT_RXCMD_ADDR_ERR_SHFT                                     0x7
#define HWIO_PCIE0_VBU_INT_CTRL_INT_RXCMD_SIZE_ERR_BMSK                                    0x40
#define HWIO_PCIE0_VBU_INT_CTRL_INT_RXCMD_SIZE_ERR_SHFT                                     0x6
#define HWIO_PCIE0_VBU_INT_CTRL_INT_RXCMD_TYPE_ERR_BMSK                                    0x20
#define HWIO_PCIE0_VBU_INT_CTRL_INT_RXCMD_TYPE_ERR_SHFT                                     0x5
#define HWIO_PCIE0_VBU_INT_CTRL_INT_RXCMD_IC_ERR_BMSK                                      0x10
#define HWIO_PCIE0_VBU_INT_CTRL_INT_RXCMD_IC_ERR_SHFT                                       0x4
#define HWIO_PCIE0_VBU_INT_CTRL_INT_RXCMD_OC_ERR_BMSK                                       0x8
#define HWIO_PCIE0_VBU_INT_CTRL_INT_RXCMD_OC_ERR_SHFT                                       0x3
#define HWIO_PCIE0_VBU_INT_CTRL_INT_RXCMD_ENC_ERR_BMSK                                      0x4
#define HWIO_PCIE0_VBU_INT_CTRL_INT_RXCMD_ENC_ERR_SHFT                                      0x2
#define HWIO_PCIE0_VBU_INT_CTRL_INT_LIVELOCK_ERR_BMSK                                       0x2
#define HWIO_PCIE0_VBU_INT_CTRL_INT_LIVELOCK_ERR_SHFT                                       0x1
#define HWIO_PCIE0_VBU_INT_CTRL_INT_CFG_ERR_BMSK                                            0x1
#define HWIO_PCIE0_VBU_INT_CTRL_INT_CFG_ERR_SHFT                                            0x0

#define HWIO_PCIE0_VBU_ERR_CAP_0_ADDR                                                (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010030)
#define HWIO_PCIE0_VBU_ERR_CAP_0_OFFS                                                (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010030)
#define HWIO_PCIE0_VBU_ERR_CAP_0_RMSK                                                0xffffffff
#define HWIO_PCIE0_VBU_ERR_CAP_0_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_ERR_CAP_0_ADDR, HWIO_PCIE0_VBU_ERR_CAP_0_RMSK)
#define HWIO_PCIE0_VBU_ERR_CAP_0_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_ERR_CAP_0_ADDR, m)
#define HWIO_PCIE0_VBU_ERR_CAP_0_ERR_ADDR_LO_BMSK                                    0xffffffff
#define HWIO_PCIE0_VBU_ERR_CAP_0_ERR_ADDR_LO_SHFT                                           0x0

#define HWIO_PCIE0_VBU_ERR_CAP_1_ADDR                                                (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010038)
#define HWIO_PCIE0_VBU_ERR_CAP_1_OFFS                                                (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010038)
#define HWIO_PCIE0_VBU_ERR_CAP_1_RMSK                                                0xffffffff
#define HWIO_PCIE0_VBU_ERR_CAP_1_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_ERR_CAP_1_ADDR, HWIO_PCIE0_VBU_ERR_CAP_1_RMSK)
#define HWIO_PCIE0_VBU_ERR_CAP_1_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_ERR_CAP_1_ADDR, m)
#define HWIO_PCIE0_VBU_ERR_CAP_1_ERR_SYNDROME_BMSK                                   0xff000000
#define HWIO_PCIE0_VBU_ERR_CAP_1_ERR_SYNDROME_SHFT                                         0x18
#define HWIO_PCIE0_VBU_ERR_CAP_1_ERR_XFER_SIZE_BMSK                                    0xf00000
#define HWIO_PCIE0_VBU_ERR_CAP_1_ERR_XFER_SIZE_SHFT                                        0x14
#define HWIO_PCIE0_VBU_ERR_CAP_1_ERR_NONPOSTED_BMSK                                     0x80000
#define HWIO_PCIE0_VBU_ERR_CAP_1_ERR_NONPOSTED_SHFT                                        0x13
#define HWIO_PCIE0_VBU_ERR_CAP_1_ERR_XFER_TYPE_BMSK                                     0x60000
#define HWIO_PCIE0_VBU_ERR_CAP_1_ERR_XFER_TYPE_SHFT                                        0x11
#define HWIO_PCIE0_VBU_ERR_CAP_1_ERR_EXCLUSIVE_BMSK                                     0x10000
#define HWIO_PCIE0_VBU_ERR_CAP_1_ERR_EXCLUSIVE_SHFT                                        0x10
#define HWIO_PCIE0_VBU_ERR_CAP_1_ERR_ADDR_HI_BMSK                                        0xffff
#define HWIO_PCIE0_VBU_ERR_CAP_1_ERR_ADDR_HI_SHFT                                           0x0

#define HWIO_PCIE0_VBU_ERR_CAP_2_ADDR                                                (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010040)
#define HWIO_PCIE0_VBU_ERR_CAP_2_OFFS                                                (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010040)
#define HWIO_PCIE0_VBU_ERR_CAP_2_RMSK                                                0xffffffff
#define HWIO_PCIE0_VBU_ERR_CAP_2_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_ERR_CAP_2_ADDR, HWIO_PCIE0_VBU_ERR_CAP_2_RMSK)
#define HWIO_PCIE0_VBU_ERR_CAP_2_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_ERR_CAP_2_ADDR, m)
#define HWIO_PCIE0_VBU_ERR_CAP_2_ERR_CMD_BMSK                                        0xfc000000
#define HWIO_PCIE0_VBU_ERR_CAP_2_ERR_CMD_SHFT                                              0x1a
#define HWIO_PCIE0_VBU_ERR_CAP_2_ERR_BID_BMSK                                         0x3c00000
#define HWIO_PCIE0_VBU_ERR_CAP_2_ERR_BID_SHFT                                              0x16
#define HWIO_PCIE0_VBU_ERR_CAP_2_ERR_PID_BMSK                                          0x3f8000
#define HWIO_PCIE0_VBU_ERR_CAP_2_ERR_PID_SHFT                                               0xf
#define HWIO_PCIE0_VBU_ERR_CAP_2_ERR_MID_BMSK                                            0x7f80
#define HWIO_PCIE0_VBU_ERR_CAP_2_ERR_MID_SHFT                                               0x7
#define HWIO_PCIE0_VBU_ERR_CAP_2_ERR_TID_BMSK                                              0x7f
#define HWIO_PCIE0_VBU_ERR_CAP_2_ERR_TID_SHFT                                               0x0

#define HWIO_PCIE0_VBU_ERR_CAP_3_ADDR                                                (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010048)
#define HWIO_PCIE0_VBU_ERR_CAP_3_OFFS                                                (PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010048)
#define HWIO_PCIE0_VBU_ERR_CAP_3_RMSK                                                0xffffffff
#define HWIO_PCIE0_VBU_ERR_CAP_3_IN          \
        in_dword_masked(HWIO_PCIE0_VBU_ERR_CAP_3_ADDR, HWIO_PCIE0_VBU_ERR_CAP_3_RMSK)
#define HWIO_PCIE0_VBU_ERR_CAP_3_INM(m)      \
        in_dword_masked(HWIO_PCIE0_VBU_ERR_CAP_3_ADDR, m)
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_VMID_BMSK                                       0xff000000
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_VMID_SHFT                                             0x18
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_INST_BMSK                                         0x800000
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_INST_SHFT                                             0x17
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_PD_BMSK                                           0x400000
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_PD_SHFT                                               0x16
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_INTVAL_BMSK                                       0x300000
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_INTVAL_SHFT                                           0x14
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_SPECRDEN_BMSK                                      0x80000
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_SPECRDEN_SHFT                                         0x13
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_MSS_BMSK                                           0x40000
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_MSS_SHFT                                              0x12
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_PRECISE_BMSK                                       0x20000
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_PRECISE_SHFT                                          0x11
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_PORTMREL_BMSK                                      0x10000
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_PORTMREL_SHFT                                         0x10
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_PRI_BMSK                                            0xc000
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_PRI_SHFT                                               0xe
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_NSPROT_BMSK                                         0x2000
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_NSPROT_SHFT                                            0xd
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_DEVTYPE_BMSK                                        0x1800
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_DEVTYPE_SHFT                                           0xb
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_DEV_BMSK                                             0x400
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_DEV_SHFT                                               0xa
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_IT_BMSK                                              0x200
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_IT_SHFT                                                0x9
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_OT_BMSK                                              0x100
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_OT_SHFT                                                0x8
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_IWT_BMSK                                              0x80
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_IWT_SHFT                                               0x7
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_OWT_BMSK                                              0x40
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_OWT_SHFT                                               0x6
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_IA_BMSK                                               0x20
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_IA_SHFT                                                0x5
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_OA_BMSK                                               0x10
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_OA_SHFT                                                0x4
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_IS_BMSK                                                0x8
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_IS_SHFT                                                0x3
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_OS_BMSK                                                0x4
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_OS_SHFT                                                0x2
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_IC_BMSK                                                0x2
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_IC_SHFT                                                0x1
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_OC_BMSK                                                0x1
#define HWIO_PCIE0_VBU_ERR_CAP_3_ERR_OC_SHFT                                                0x0

/*----------------------------------------------------------------------------
 * MODULE: PCIE1_VBU_HWK0_PCIE_REGS
 *--------------------------------------------------------------------------*/

#define PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE                                            (PCIE1_VBU_HWK0_PCIE_REGS_BASE      + 0x00000000)
#define PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS                                       0x00000000

#define HWIO_PCIE1_VBU_HW_VERSION_ADDR                                               (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000000)
#define HWIO_PCIE1_VBU_HW_VERSION_OFFS                                               (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000000)
#define HWIO_PCIE1_VBU_HW_VERSION_RMSK                                               0xffffffff
#define HWIO_PCIE1_VBU_HW_VERSION_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_HW_VERSION_ADDR, HWIO_PCIE1_VBU_HW_VERSION_RMSK)
#define HWIO_PCIE1_VBU_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_HW_VERSION_ADDR, m)
#define HWIO_PCIE1_VBU_HW_VERSION_MAJOR_BMSK                                         0xf0000000
#define HWIO_PCIE1_VBU_HW_VERSION_MAJOR_SHFT                                               0x1c
#define HWIO_PCIE1_VBU_HW_VERSION_MINOR_BMSK                                          0xfff0000
#define HWIO_PCIE1_VBU_HW_VERSION_MINOR_SHFT                                               0x10
#define HWIO_PCIE1_VBU_HW_VERSION_STEP_BMSK                                              0xffff
#define HWIO_PCIE1_VBU_HW_VERSION_STEP_SHFT                                                 0x0

#define HWIO_PCIE1_VBU_HW_CORE_ID_ADDR                                               (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000008)
#define HWIO_PCIE1_VBU_HW_CORE_ID_OFFS                                               (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000008)
#define HWIO_PCIE1_VBU_HW_CORE_ID_RMSK                                               0xffffffff
#define HWIO_PCIE1_VBU_HW_CORE_ID_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_HW_CORE_ID_ADDR, HWIO_PCIE1_VBU_HW_CORE_ID_RMSK)
#define HWIO_PCIE1_VBU_HW_CORE_ID_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_HW_CORE_ID_ADDR, m)
#define HWIO_PCIE1_VBU_HW_CORE_ID_MAJOR_BMSK                                         0xff000000
#define HWIO_PCIE1_VBU_HW_CORE_ID_MAJOR_SHFT                                               0x18
#define HWIO_PCIE1_VBU_HW_CORE_ID_MINOR_BMSK                                           0xff0000
#define HWIO_PCIE1_VBU_HW_CORE_ID_MINOR_SHFT                                               0x10
#define HWIO_PCIE1_VBU_HW_CORE_ID_CONFIG_BMSK                                            0xff00
#define HWIO_PCIE1_VBU_HW_CORE_ID_CONFIG_SHFT                                               0x8
#define HWIO_PCIE1_VBU_HW_CORE_ID_INSTANCE_BMSK                                            0xff
#define HWIO_PCIE1_VBU_HW_CORE_ID_INSTANCE_SHFT                                             0x0

#define HWIO_PCIE1_VBU_SEC_CTRL_ADDR                                                 (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000010)
#define HWIO_PCIE1_VBU_SEC_CTRL_OFFS                                                 (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000010)
#define HWIO_PCIE1_VBU_SEC_CTRL_RMSK                                                        0x3
#define HWIO_PCIE1_VBU_SEC_CTRL_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_SEC_CTRL_ADDR, HWIO_PCIE1_VBU_SEC_CTRL_RMSK)
#define HWIO_PCIE1_VBU_SEC_CTRL_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_SEC_CTRL_ADDR, m)
#define HWIO_PCIE1_VBU_SEC_CTRL_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_SEC_CTRL_ADDR,v)
#define HWIO_PCIE1_VBU_SEC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_SEC_CTRL_ADDR,m,v,HWIO_PCIE1_VBU_SEC_CTRL_IN)
#define HWIO_PCIE1_VBU_SEC_CTRL_EN_NS_FAULTMGMT_BMSK                                        0x2
#define HWIO_PCIE1_VBU_SEC_CTRL_EN_NS_FAULTMGMT_SHFT                                        0x1
#define HWIO_PCIE1_VBU_SEC_CTRL_EN_NS_BOOT_BMSK                                             0x1
#define HWIO_PCIE1_VBU_SEC_CTRL_EN_NS_BOOT_SHFT                                             0x0

#define HWIO_PCIE1_VBU_IHB_CLKON_ADDR                                                (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000020)
#define HWIO_PCIE1_VBU_IHB_CLKON_OFFS                                                (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000020)
#define HWIO_PCIE1_VBU_IHB_CLKON_RMSK                                                0x80ff00ff
#define HWIO_PCIE1_VBU_IHB_CLKON_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_IHB_CLKON_ADDR, HWIO_PCIE1_VBU_IHB_CLKON_RMSK)
#define HWIO_PCIE1_VBU_IHB_CLKON_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_IHB_CLKON_ADDR, m)
#define HWIO_PCIE1_VBU_IHB_CLKON_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_IHB_CLKON_ADDR,v)
#define HWIO_PCIE1_VBU_IHB_CLKON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_IHB_CLKON_ADDR,m,v,HWIO_PCIE1_VBU_IHB_CLKON_IN)
#define HWIO_PCIE1_VBU_IHB_CLKON_CLKON_EN_BMSK                                       0x80000000
#define HWIO_PCIE1_VBU_IHB_CLKON_CLKON_EN_SHFT                                             0x1f
#define HWIO_PCIE1_VBU_IHB_CLKON_DELAY_BMSK                                            0xff0000
#define HWIO_PCIE1_VBU_IHB_CLKON_DELAY_SHFT                                                0x10
#define HWIO_PCIE1_VBU_IHB_CLKON_HYSTERESIS_BMSK                                           0xff
#define HWIO_PCIE1_VBU_IHB_CLKON_HYSTERESIS_SHFT                                            0x0

#define HWIO_PCIE1_VBU_OHB_CLKON_ADDR                                                (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000028)
#define HWIO_PCIE1_VBU_OHB_CLKON_OFFS                                                (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000028)
#define HWIO_PCIE1_VBU_OHB_CLKON_RMSK                                                0x80ff00ff
#define HWIO_PCIE1_VBU_OHB_CLKON_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_OHB_CLKON_ADDR, HWIO_PCIE1_VBU_OHB_CLKON_RMSK)
#define HWIO_PCIE1_VBU_OHB_CLKON_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_OHB_CLKON_ADDR, m)
#define HWIO_PCIE1_VBU_OHB_CLKON_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_OHB_CLKON_ADDR,v)
#define HWIO_PCIE1_VBU_OHB_CLKON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_OHB_CLKON_ADDR,m,v,HWIO_PCIE1_VBU_OHB_CLKON_IN)
#define HWIO_PCIE1_VBU_OHB_CLKON_CLKON_EN_BMSK                                       0x80000000
#define HWIO_PCIE1_VBU_OHB_CLKON_CLKON_EN_SHFT                                             0x1f
#define HWIO_PCIE1_VBU_OHB_CLKON_DELAY_BMSK                                            0xff0000
#define HWIO_PCIE1_VBU_OHB_CLKON_DELAY_SHFT                                                0x10
#define HWIO_PCIE1_VBU_OHB_CLKON_HYSTERESIS_BMSK                                           0xff
#define HWIO_PCIE1_VBU_OHB_CLKON_HYSTERESIS_SHFT                                            0x0

#define HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_ADDR(n)                                       (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000030 + 0x8 * (n))
#define HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_OFFS(n)                                       (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000030 + 0x8 * (n))
#define HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_RMSK                                          0x80ff00ff
#define HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_MAXn                                                   2
#define HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_INI(n)        \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_ADDR(n), HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_RMSK)
#define HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_ADDR(n), mask)
#define HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_OUTI(n,val)    \
        out_dword(HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_ADDR(n),val)
#define HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_ADDR(n),mask,val,HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_INI(n))
#define HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_CLKON_EN_BMSK                                 0x80000000
#define HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_CLKON_EN_SHFT                                       0x1f
#define HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_DELAY_BMSK                                      0xff0000
#define HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_DELAY_SHFT                                          0x10
#define HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_HYSTERESIS_BMSK                                     0xff
#define HWIO_PCIE1_VBU_ICN_IPB_n_CLKON_HYSTERESIS_SHFT                                      0x0

#define HWIO_PCIE1_VBU_TN_OPB_n_CLKON_ADDR(n)                                        (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000080 + 0x8 * (n))
#define HWIO_PCIE1_VBU_TN_OPB_n_CLKON_OFFS(n)                                        (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000080 + 0x8 * (n))
#define HWIO_PCIE1_VBU_TN_OPB_n_CLKON_RMSK                                           0x80ff00ff
#define HWIO_PCIE1_VBU_TN_OPB_n_CLKON_MAXn                                                    5
#define HWIO_PCIE1_VBU_TN_OPB_n_CLKON_INI(n)        \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OPB_n_CLKON_ADDR(n), HWIO_PCIE1_VBU_TN_OPB_n_CLKON_RMSK)
#define HWIO_PCIE1_VBU_TN_OPB_n_CLKON_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OPB_n_CLKON_ADDR(n), mask)
#define HWIO_PCIE1_VBU_TN_OPB_n_CLKON_OUTI(n,val)    \
        out_dword(HWIO_PCIE1_VBU_TN_OPB_n_CLKON_ADDR(n),val)
#define HWIO_PCIE1_VBU_TN_OPB_n_CLKON_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_TN_OPB_n_CLKON_ADDR(n),mask,val,HWIO_PCIE1_VBU_TN_OPB_n_CLKON_INI(n))
#define HWIO_PCIE1_VBU_TN_OPB_n_CLKON_CLKON_EN_BMSK                                  0x80000000
#define HWIO_PCIE1_VBU_TN_OPB_n_CLKON_CLKON_EN_SHFT                                        0x1f
#define HWIO_PCIE1_VBU_TN_OPB_n_CLKON_DELAY_BMSK                                       0xff0000
#define HWIO_PCIE1_VBU_TN_OPB_n_CLKON_DELAY_SHFT                                           0x10
#define HWIO_PCIE1_VBU_TN_OPB_n_CLKON_HYSTERESIS_BMSK                                      0xff
#define HWIO_PCIE1_VBU_TN_OPB_n_CLKON_HYSTERESIS_SHFT                                       0x0

#define HWIO_PCIE1_VBU_CGC_CTRL_ADDR                                                 (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x000000c0)
#define HWIO_PCIE1_VBU_CGC_CTRL_OFFS                                                 (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x000000c0)
#define HWIO_PCIE1_VBU_CGC_CTRL_RMSK                                                      0x1ff
#define HWIO_PCIE1_VBU_CGC_CTRL_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_CGC_CTRL_ADDR, HWIO_PCIE1_VBU_CGC_CTRL_RMSK)
#define HWIO_PCIE1_VBU_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_CGC_CTRL_ADDR, m)
#define HWIO_PCIE1_VBU_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_CGC_CTRL_ADDR,v)
#define HWIO_PCIE1_VBU_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_CGC_CTRL_ADDR,m,v,HWIO_PCIE1_VBU_CGC_CTRL_IN)
#define HWIO_PCIE1_VBU_CGC_CTRL_HYST_CNT_BMSK                                             0x1f8
#define HWIO_PCIE1_VBU_CGC_CTRL_HYST_CNT_SHFT                                               0x3
#define HWIO_PCIE1_VBU_CGC_CTRL_SW_CLK_CTRL_BMSK                                            0x4
#define HWIO_PCIE1_VBU_CGC_CTRL_SW_CLK_CTRL_SHFT                                            0x2
#define HWIO_PCIE1_VBU_CGC_CTRL_SW_CLK_EN_BMSK                                              0x2
#define HWIO_PCIE1_VBU_CGC_CTRL_SW_CLK_EN_SHFT                                              0x1
#define HWIO_PCIE1_VBU_CGC_CTRL_CLK_DIS_BMSK                                                0x1
#define HWIO_PCIE1_VBU_CGC_CTRL_CLK_DIS_SHFT                                                0x0

#define HWIO_PCIE1_VBU_ICN_TOKEN_CNT_ADDR                                            (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x000000d0)
#define HWIO_PCIE1_VBU_ICN_TOKEN_CNT_OFFS                                            (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x000000d0)
#define HWIO_PCIE1_VBU_ICN_TOKEN_CNT_RMSK                                               0x70707
#define HWIO_PCIE1_VBU_ICN_TOKEN_CNT_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_TOKEN_CNT_ADDR, HWIO_PCIE1_VBU_ICN_TOKEN_CNT_RMSK)
#define HWIO_PCIE1_VBU_ICN_TOKEN_CNT_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_TOKEN_CNT_ADDR, m)
#define HWIO_PCIE1_VBU_ICN_TOKEN_CNT_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_ICN_TOKEN_CNT_ADDR,v)
#define HWIO_PCIE1_VBU_ICN_TOKEN_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_ICN_TOKEN_CNT_ADDR,m,v,HWIO_PCIE1_VBU_ICN_TOKEN_CNT_IN)
#define HWIO_PCIE1_VBU_ICN_TOKEN_CNT_ICN_CMD_CH_BMSK                                    0x70000
#define HWIO_PCIE1_VBU_ICN_TOKEN_CNT_ICN_CMD_CH_SHFT                                       0x10
#define HWIO_PCIE1_VBU_ICN_TOKEN_CNT_ICN_RSLT_CH_BMSK                                     0x700
#define HWIO_PCIE1_VBU_ICN_TOKEN_CNT_ICN_RSLT_CH_SHFT                                       0x8
#define HWIO_PCIE1_VBU_ICN_TOKEN_CNT_ICN_WDAT_CH_BMSK                                       0x7
#define HWIO_PCIE1_VBU_ICN_TOKEN_CNT_ICN_WDAT_CH_SHFT                                       0x0

#define HWIO_PCIE1_VBU_TN_TOKEN_CNT_ADDR                                             (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x000000d8)
#define HWIO_PCIE1_VBU_TN_TOKEN_CNT_OFFS                                             (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x000000d8)
#define HWIO_PCIE1_VBU_TN_TOKEN_CNT_RMSK                                                  0x707
#define HWIO_PCIE1_VBU_TN_TOKEN_CNT_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_TN_TOKEN_CNT_ADDR, HWIO_PCIE1_VBU_TN_TOKEN_CNT_RMSK)
#define HWIO_PCIE1_VBU_TN_TOKEN_CNT_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_TN_TOKEN_CNT_ADDR, m)
#define HWIO_PCIE1_VBU_TN_TOKEN_CNT_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_TN_TOKEN_CNT_ADDR,v)
#define HWIO_PCIE1_VBU_TN_TOKEN_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_TN_TOKEN_CNT_ADDR,m,v,HWIO_PCIE1_VBU_TN_TOKEN_CNT_IN)
#define HWIO_PCIE1_VBU_TN_TOKEN_CNT_TN_RSLT_CH_BMSK                                       0x700
#define HWIO_PCIE1_VBU_TN_TOKEN_CNT_TN_RSLT_CH_SHFT                                         0x8
#define HWIO_PCIE1_VBU_TN_TOKEN_CNT_TN_RDAT_CH_BMSK                                         0x7
#define HWIO_PCIE1_VBU_TN_TOKEN_CNT_TN_RDAT_CH_SHFT                                         0x0

#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n)                         (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000100 + 0x20 * (n))
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_OFFS(n)                         (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000100 + 0x20 * (n))
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_RMSK                            0xfffff001
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_MAXn                                     5
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_INI(n)        \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n), HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_RMSK)
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n), mask)
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_OUTI(n,val)    \
        out_dword(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n),val)
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n),mask,val,HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_INI(n))
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_START_ADDR_LO_BMSK          0xfffff000
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_START_ADDR_LO_SHFT                 0xc
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_EN_BMSK                            0x1
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_EN_SHFT                            0x0

#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n)                         (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000108 + 0x20 * (n))
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_OFFS(n)                         (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000108 + 0x20 * (n))
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_RMSK                                 0xfff
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_MAXn                                     5
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_INI(n)        \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n), HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_RMSK)
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n), mask)
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_OUTI(n,val)    \
        out_dword(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n),val)
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n),mask,val,HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_INI(n))
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_WIN_START_ADDR_HI_BMSK               0xfff
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_WIN_START_ADDR_HI_SHFT                 0x0

#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n)                           (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000110 + 0x20 * (n))
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_OFFS(n)                           (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000110 + 0x20 * (n))
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_RMSK                              0xfffff000
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_MAXn                                       5
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_INI(n)        \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n), HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_RMSK)
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n), mask)
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_OUTI(n,val)    \
        out_dword(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n),val)
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n),mask,val,HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_INI(n))
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_WIN_END_ADDR_LO_BMSK              0xfffff000
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_WIN_END_ADDR_LO_SHFT                     0xc

#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n)                           (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000118 + 0x20 * (n))
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_OFFS(n)                           (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000118 + 0x20 * (n))
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_RMSK                                   0xfff
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_MAXn                                       5
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_INI(n)        \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n), HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_RMSK)
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n), mask)
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_OUTI(n,val)    \
        out_dword(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n),val)
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n),mask,val,HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_INI(n))
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_WIN_END_ADDR_HI_BMSK                   0xfff
#define HWIO_PCIE1_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_WIN_END_ADDR_HI_SHFT                     0x0

#define HWIO_PCIE1_VBU_ERR_INJ_ADDR                                                  (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000240)
#define HWIO_PCIE1_VBU_ERR_INJ_OFFS                                                  (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000240)
#define HWIO_PCIE1_VBU_ERR_INJ_RMSK                                                       0xfff
#define HWIO_PCIE1_VBU_ERR_INJ_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_ERR_INJ_ADDR,v)
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_OB_DECERR_ERR_BMSK                                     0x800
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_OB_DECERR_ERR_SHFT                                       0xb
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_OB_SLVERR_ERR_BMSK                                     0x400
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_OB_SLVERR_ERR_SHFT                                       0xa
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_OB_LDREX_OKAY_ERR_BMSK                                 0x200
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_OB_LDREX_OKAY_ERR_SHFT                                   0x9
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_RXDAT_D1_ERR_BMSK                                      0x100
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_RXDAT_D1_ERR_SHFT                                        0x8
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_RXCMD_ADDR_ERR_BMSK                                     0x80
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_RXCMD_ADDR_ERR_SHFT                                      0x7
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_RXCMD_SIZE_ERR_BMSK                                     0x40
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_RXCMD_SIZE_ERR_SHFT                                      0x6
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_RXCMD_TYPE_ERR_BMSK                                     0x20
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_RXCMD_TYPE_ERR_SHFT                                      0x5
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_RXCMD_IC_ERR_BMSK                                       0x10
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_RXCMD_IC_ERR_SHFT                                        0x4
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_RXCMD_OC_ERR_BMSK                                        0x8
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_RXCMD_OC_ERR_SHFT                                        0x3
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_RXCMD_ENC_ERR_BMSK                                       0x4
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_RXCMD_ENC_ERR_SHFT                                       0x2
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_LIVELOCK_ERR_BMSK                                        0x2
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_LIVELOCK_ERR_SHFT                                        0x1
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_CFG_ERR_BMSK                                             0x1
#define HWIO_PCIE1_VBU_ERR_INJ_INJ_CFG_ERR_SHFT                                             0x0

#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_ADDR                                           (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000300)
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_OFFS                                           (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000300)
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_RMSK                                                 0xff
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IHB_STATUS_ADDR, HWIO_PCIE1_VBU_ICN_IHB_STATUS_RMSK)
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IHB_STATUS_ADDR, m)
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_LL_ZLW_RECOVERY_BMSK                                 0x80
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_LL_ZLW_RECOVERY_SHFT                                  0x7
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_1_BMSK                             0x40
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_1_SHFT                              0x6
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_1_BMSK                                0x20
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_1_SHFT                                 0x5
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_1_BMSK                                0x10
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_1_SHFT                                 0x4
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_0_BMSK                              0x8
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_0_SHFT                              0x3
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_0_BMSK                                 0x4
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_0_SHFT                                 0x2
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_0_BMSK                                 0x2
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_0_SHFT                                 0x1
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_IDLE_BMSK                                             0x1
#define HWIO_PCIE1_VBU_ICN_IHB_STATUS_IDLE_SHFT                                             0x0

#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_ADDR                                            (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000308)
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_OFFS                                            (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000308)
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_RMSK                                            0xffff0fff
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IHB_CTRL1_ADDR, HWIO_PCIE1_VBU_ICN_IHB_CTRL1_RMSK)
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IHB_CTRL1_ADDR, m)
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_ICN_IHB_CTRL1_ADDR,v)
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_ICN_IHB_CTRL1_ADDR,m,v,HWIO_PCIE1_VBU_ICN_IHB_CTRL1_IN)
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_LL_CMD_SCALE_BMSK                               0xf0000000
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_LL_CMD_SCALE_SHFT                                     0x1c
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_LL_DAT_SCALE_BMSK                                0xf000000
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_LL_DAT_SCALE_SHFT                                     0x18
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_LL_QUERY_CNT_BMSK                                 0xf00000
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_LL_QUERY_CNT_SHFT                                     0x14
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_BACKOFF_THRESH_BMSK                                0xf0000
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_BACKOFF_THRESH_SHFT                                   0x10
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_BAR_MODE_BMSK                                        0x800
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_BAR_MODE_SHFT                                          0xb
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_HALT_MODE_BMSK                                       0x400
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_HALT_MODE_SHFT                                         0xa
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_CRAWL_MODE_BMSK                                      0x200
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_CRAWL_MODE_SHFT                                        0x9
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_FIFO_MODE_BMSK                                       0x100
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_FIFO_MODE_SHFT                                         0x8
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_DEVICE_NE_OVERRIDE_BMSK                               0x80
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_DEVICE_NE_OVERRIDE_SHFT                                0x7
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_PRI_DIS_BMSK                                          0x40
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_PRI_DIS_SHFT                                           0x6
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_LDREX_GATE_OVERRIDE_BMSK                              0x20
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_LDREX_GATE_OVERRIDE_SHFT                               0x5
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_PMW_PIPELINE_DIS_BMSK                                 0x10
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_PMW_PIPELINE_DIS_SHFT                                  0x4
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_NPW_PIPELINE_EN_BMSK                                   0x8
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_NPW_PIPELINE_EN_SHFT                                   0x3
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_REPLAY_DELAY_DIS_BMSK                                  0x4
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_REPLAY_DELAY_DIS_SHFT                                  0x2
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_IPB_ARB_LAST_OVERRIDE_BMSK                             0x2
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_IPB_ARB_LAST_OVERRIDE_SHFT                             0x1
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_PCI_ORD_MODE_EN_BMSK                                   0x1
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL1_PCI_ORD_MODE_EN_SHFT                                   0x0

#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_ADDR                                            (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000310)
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_OFFS                                            (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000310)
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_RMSK                                             0x773ff9f
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IHB_CTRL2_ADDR, HWIO_PCIE1_VBU_ICN_IHB_CTRL2_RMSK)
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IHB_CTRL2_ADDR, m)
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_ICN_IHB_CTRL2_ADDR,v)
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_ICN_IHB_CTRL2_ADDR,m,v,HWIO_PCIE1_VBU_ICN_IHB_CTRL2_IN)
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_BEACON_SCALE_BMSK                                0x7000000
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_BEACON_SCALE_SHFT                                     0x18
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_BEACON_CNT_BMSK                                   0x700000
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_BEACON_CNT_SHFT                                       0x14
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_BACKOFF_CNT_BMSK                                   0x3ff00
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_BACKOFF_CNT_SHFT                                       0x8
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_BACKOFF_EN_BMSK                                       0x80
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_BACKOFF_EN_SHFT                                        0x7
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_SPARE_3_BMSK                                          0x10
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_SPARE_3_SHFT                                           0x4
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_SPARE_2_BMSK                                           0x8
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_SPARE_2_SHFT                                           0x3
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_ZLW_RECOVER_EN_BMSK                                    0x4
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_ZLW_RECOVER_EN_SHFT                                    0x2
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_PIPE_RTY_WR_DIS_BMSK                                   0x2
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_PIPE_RTY_WR_DIS_SHFT                                   0x1
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_ADDR_ORD_OVERRIDE_BMSK                                 0x1
#define HWIO_PCIE1_VBU_ICN_IHB_CTRL2_ADDR_ORD_OVERRIDE_SHFT                                 0x0

#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_ADDR                                      (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000320)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_OFFS                                      (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000320)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_RMSK                                      0xffffffff
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_ADDR, HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_RMSK)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_ADDR, m)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_ADDR,v)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_ADDR,m,v,HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_IN)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_3_BMSK                        0xff000000
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_3_SHFT                              0x18
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_2_BMSK                          0xff0000
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_2_SHFT                              0x10
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_1_BMSK                            0xff00
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_1_SHFT                               0x8
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_0_BMSK                              0xff
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_0_SHFT                               0x0

#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_ADDR                                      (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000328)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_OFFS                                      (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000328)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_RMSK                                      0xffffffff
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_ADDR, HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_RMSK)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_ADDR, m)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_ADDR,v)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_ADDR,m,v,HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_IN)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_7_BMSK                        0xff000000
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_7_SHFT                              0x18
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_6_BMSK                          0xff0000
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_6_SHFT                              0x10
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_5_BMSK                            0xff00
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_5_SHFT                               0x8
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_4_BMSK                              0xff
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_4_SHFT                               0x0

#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_ADDR                                      (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000330)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_OFFS                                      (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000330)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_RMSK                                      0xffffffff
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_ADDR, HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_RMSK)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_ADDR, m)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_ADDR,v)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_ADDR,m,v,HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_IN)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_11_BMSK                       0xff000000
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_11_SHFT                             0x18
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_10_BMSK                         0xff0000
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_10_SHFT                             0x10
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_9_BMSK                            0xff00
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_9_SHFT                               0x8
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_8_BMSK                              0xff
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_8_SHFT                               0x0

#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_ADDR                                      (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000338)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_OFFS                                      (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000338)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_RMSK                                      0xffffffff
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_ADDR, HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_RMSK)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_ADDR, m)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_ADDR,v)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_ADDR,m,v,HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_IN)
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_15_BMSK                       0xff000000
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_15_SHFT                             0x18
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_14_BMSK                         0xff0000
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_14_SHFT                             0x10
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_13_BMSK                           0xff00
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_13_SHFT                              0x8
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_12_BMSK                             0xff
#define HWIO_PCIE1_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_12_SHFT                              0x0

#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_ADDR                                             (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000380)
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_OFFS                                             (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000380)
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_RMSK                                                  0x7ff
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_DVM_CTRL_ADDR, HWIO_PCIE1_VBU_ICN_DVM_CTRL_RMSK)
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_DVM_CTRL_ADDR, m)
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_ICN_DVM_CTRL_ADDR,v)
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_ICN_DVM_CTRL_ADDR,m,v,HWIO_PCIE1_VBU_ICN_DVM_CTRL_IN)
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_DVM_DIS_BMSK                                          0x400
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_DVM_DIS_SHFT                                            0xa
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_SNP_RSP_OVERRIDE_BMSK                                 0x300
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_SNP_RSP_OVERRIDE_SHFT                                   0x8
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_TLBI_RSP_OVERRIDE_BMSK                                 0xc0
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_TLBI_RSP_OVERRIDE_SHFT                                  0x6
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_TLBSYNC_RSP_OVERRIDE_BMSK                              0x30
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_TLBSYNC_RSP_OVERRIDE_SHFT                               0x4
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_PTTM_SM_RESET_BMSK                                      0x8
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_PTTM_SM_RESET_SHFT                                      0x3
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_TLBS_SM_RESET_BMSK                                      0x4
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_TLBS_SM_RESET_SHFT                                      0x2
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_DVM_SM_RESET_BMSK                                       0x2
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_DVM_SM_RESET_SHFT                                       0x1
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_CRAWL_MODE_BMSK                                         0x1
#define HWIO_PCIE1_VBU_ICN_DVM_CTRL_CRAWL_MODE_SHFT                                         0x0

#define HWIO_PCIE1_VBU_ICN_IPB_n_STATUS_ADDR(n)                                      (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000400 + 0x10 * (n))
#define HWIO_PCIE1_VBU_ICN_IPB_n_STATUS_OFFS(n)                                      (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000400 + 0x10 * (n))
#define HWIO_PCIE1_VBU_ICN_IPB_n_STATUS_RMSK                                                0x1
#define HWIO_PCIE1_VBU_ICN_IPB_n_STATUS_MAXn                                                  2
#define HWIO_PCIE1_VBU_ICN_IPB_n_STATUS_INI(n)        \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IPB_n_STATUS_ADDR(n), HWIO_PCIE1_VBU_ICN_IPB_n_STATUS_RMSK)
#define HWIO_PCIE1_VBU_ICN_IPB_n_STATUS_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IPB_n_STATUS_ADDR(n), mask)
#define HWIO_PCIE1_VBU_ICN_IPB_n_STATUS_IDLE_BMSK                                           0x1
#define HWIO_PCIE1_VBU_ICN_IPB_n_STATUS_IDLE_SHFT                                           0x0

#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_ADDR(n)                                        (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000500 + 0x10 * (n))
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_OFFS(n)                                        (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000500 + 0x10 * (n))
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_RMSK                                               0xffff
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_MAXn                                                    2
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_INI(n)        \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_ADDR(n), HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_RMSK)
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_ADDR(n), mask)
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_OUTI(n,val)    \
        out_dword(HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_ADDR(n),val)
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_ADDR(n),mask,val,HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_INI(n))
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_POSTED_WRC_REQ_BMSK                                0x8000
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_POSTED_WRC_REQ_SHFT                                   0xf
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_CRAWL_MODE_BMSK                                    0x4000
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_CRAWL_MODE_SHFT                                       0xe
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_AOOORD_ALLOW_BMSK                                  0x2000
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_AOOORD_ALLOW_SHFT                                     0xd
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_AOOOWR_ALLOW_BMSK                                  0x1000
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_AOOOWR_ALLOW_SHFT                                     0xc
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_AOOORD_OPT_EN_BMSK                                  0x800
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_AOOORD_OPT_EN_SHFT                                    0xb
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_AOOOWR_OPT_EN_BMSK                                  0x400
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_AOOOWR_OPT_EN_SHFT                                    0xa
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_DISABLE_RD_INTLV_BMSK                               0x200
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_DISABLE_RD_INTLV_SHFT                                 0x9
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_ZERO_WSTRB_OPT_EN_BMSK                              0x100
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_ZERO_WSTRB_OPT_EN_SHFT                                0x8
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_OLDEST_WAIT_EN_BMSK                                  0x80
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_OLDEST_WAIT_EN_SHFT                                   0x7
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_AEARLYWRRESP_EN_BMSK                                 0x40
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_AEARLYWRRESP_EN_SHFT                                  0x6
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_WR_DATA_HOLD_BMSK                                    0x20
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_WR_DATA_HOLD_SHFT                                     0x5
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_RD_BMSK                               0x10
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_RD_SHFT                                0x4
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_WR_BMSK                                0x8
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_WR_SHFT                                0x3
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_PRIORITY_OVR_EN_BMSK                                  0x4
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_PRIORITY_OVR_EN_SHFT                                  0x2
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_PORT_PRIORITY_BMSK                                    0x3
#define HWIO_PCIE1_VBU_ICN_IPB_n_CTRL_PORT_PRIORITY_SHFT                                    0x0

#define HWIO_PCIE1_VBU_TN_OHB_STATUS_ADDR                                            (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000600)
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_OFFS                                            (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000600)
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_RMSK                                                  0x7f
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OHB_STATUS_ADDR, HWIO_PCIE1_VBU_TN_OHB_STATUS_RMSK)
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OHB_STATUS_ADDR, m)
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_1_BMSK                              0x40
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_1_SHFT                               0x6
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_LL_DATA_STATUS_1_BMSK                                 0x20
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_LL_DATA_STATUS_1_SHFT                                  0x5
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_1_BMSK                                 0x10
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_1_SHFT                                  0x4
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_0_BMSK                               0x8
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_0_SHFT                               0x3
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_LL_DATA_STATUS_0_BMSK                                  0x4
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_LL_DATA_STATUS_0_SHFT                                  0x2
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_0_BMSK                                  0x2
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_0_SHFT                                  0x1
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_IDLE_BMSK                                              0x1
#define HWIO_PCIE1_VBU_TN_OHB_STATUS_IDLE_SHFT                                              0x0

#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_ADDR                                             (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000608)
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_OFFS                                             (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000608)
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_RMSK                                             0xffffffff
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OHB_CTRL1_ADDR, HWIO_PCIE1_VBU_TN_OHB_CTRL1_RMSK)
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OHB_CTRL1_ADDR, m)
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_TN_OHB_CTRL1_ADDR,v)
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_TN_OHB_CTRL1_ADDR,m,v,HWIO_PCIE1_VBU_TN_OHB_CTRL1_IN)
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_LL_CMD_SCALE_BMSK                                0xf0000000
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_LL_CMD_SCALE_SHFT                                      0x1c
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_LL_DAT_SCALE_BMSK                                 0xf000000
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_LL_DAT_SCALE_SHFT                                      0x18
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_LL_QUERY_CNT_BMSK                                  0xf00000
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_LL_QUERY_CNT_SHFT                                      0x14
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_BACKOFF_THRESH_BMSK                                 0xf0000
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_BACKOFF_THRESH_SHFT                                    0x10
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_FULL_HYST_CNT_BMSK                                   0xf000
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_FULL_HYST_CNT_SHFT                                      0xc
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_PASS_BAD_WRITE_BMSK                                   0x800
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_PASS_BAD_WRITE_SHFT                                     0xb
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_HALT_MODE_BMSK                                        0x400
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_HALT_MODE_SHFT                                          0xa
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_CRAWL_MODE_BMSK                                       0x200
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_CRAWL_MODE_SHFT                                         0x9
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_PCI_NP_THRESH_BMSK                                    0x1e0
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_PCI_NP_THRESH_SHFT                                      0x5
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_BAR_INTERLOCK_MODE_BMSK                                0x10
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_BAR_INTERLOCK_MODE_SHFT                                 0x4
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_PERIPH_ZLW_EN_BMSK                                      0x8
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_PERIPH_ZLW_EN_SHFT                                      0x3
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_WRC_OVERRIDE_BMSK                                       0x4
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_WRC_OVERRIDE_SHFT                                       0x2
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_PIPELINE_DIS_BMSK                                       0x2
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_PIPELINE_DIS_SHFT                                       0x1
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_PCI_ORD_MODE_EN_BMSK                                    0x1
#define HWIO_PCIE1_VBU_TN_OHB_CTRL1_PCI_ORD_MODE_EN_SHFT                                    0x0

#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_ADDR                                             (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000610)
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_OFFS                                             (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000610)
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_RMSK                                                   0x7f
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OHB_CTRL2_ADDR, HWIO_PCIE1_VBU_TN_OHB_CTRL2_RMSK)
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OHB_CTRL2_ADDR, m)
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_TN_OHB_CTRL2_ADDR,v)
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_TN_OHB_CTRL2_ADDR,m,v,HWIO_PCIE1_VBU_TN_OHB_CTRL2_IN)
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_SPARE_6_BMSK                                           0x40
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_SPARE_6_SHFT                                            0x6
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_SPARE_5_BMSK                                           0x20
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_SPARE_5_SHFT                                            0x5
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_OTT_ALLOC_MODE_BMSK                                    0x18
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_OTT_ALLOC_MODE_SHFT                                     0x3
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_AORDEREDRD_BMSK                                         0x4
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_AORDEREDRD_SHFT                                         0x2
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_AORDEREDWR_BMSK                                         0x2
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_AORDEREDWR_SHFT                                         0x1
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_ADDR_ORD_OVERRIDE_BMSK                                  0x1
#define HWIO_PCIE1_VBU_TN_OHB_CTRL2_ADDR_ORD_OVERRIDE_SHFT                                  0x0

#define HWIO_PCIE1_VBU_TN_OPB_n_STATUS_ADDR(n)                                       (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000700 + 0x10 * (n))
#define HWIO_PCIE1_VBU_TN_OPB_n_STATUS_OFFS(n)                                       (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000700 + 0x10 * (n))
#define HWIO_PCIE1_VBU_TN_OPB_n_STATUS_RMSK                                                 0x1
#define HWIO_PCIE1_VBU_TN_OPB_n_STATUS_MAXn                                                   5
#define HWIO_PCIE1_VBU_TN_OPB_n_STATUS_INI(n)        \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OPB_n_STATUS_ADDR(n), HWIO_PCIE1_VBU_TN_OPB_n_STATUS_RMSK)
#define HWIO_PCIE1_VBU_TN_OPB_n_STATUS_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OPB_n_STATUS_ADDR(n), mask)
#define HWIO_PCIE1_VBU_TN_OPB_n_STATUS_IDLE_BMSK                                            0x1
#define HWIO_PCIE1_VBU_TN_OPB_n_STATUS_IDLE_SHFT                                            0x0

#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_ADDR(n)                                         (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00000800 + 0x10 * (n))
#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_OFFS(n)                                         (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00000800 + 0x10 * (n))
#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_RMSK                                                   0xf
#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_MAXn                                                     5
#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_INI(n)        \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OPB_n_CTRL_ADDR(n), HWIO_PCIE1_VBU_TN_OPB_n_CTRL_RMSK)
#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_INMI(n,mask)    \
        in_dword_masked(HWIO_PCIE1_VBU_TN_OPB_n_CTRL_ADDR(n), mask)
#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_OUTI(n,val)    \
        out_dword(HWIO_PCIE1_VBU_TN_OPB_n_CTRL_ADDR(n),val)
#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_TN_OPB_n_CTRL_ADDR(n),mask,val,HWIO_PCIE1_VBU_TN_OPB_n_CTRL_INI(n))
#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_CRAWL_MODE_BMSK                                        0x8
#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_CRAWL_MODE_SHFT                                        0x3
#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_ZERO_WSTRB_OPT_EN_BMSK                                 0x4
#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_ZERO_WSTRB_OPT_EN_SHFT                                 0x2
#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_ARDBEATNDXEN_MODE_BMSK                                 0x2
#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_ARDBEATNDXEN_MODE_SHFT                                 0x1
#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_AEARLYWRRESP_EN_BMSK                                   0x1
#define HWIO_PCIE1_VBU_TN_OPB_n_CTRL_AEARLYWRRESP_EN_SHFT                                   0x0

#define HWIO_PCIE1_VBU_ERR_STATUS_ADDR                                               (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010000)
#define HWIO_PCIE1_VBU_ERR_STATUS_OFFS                                               (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010000)
#define HWIO_PCIE1_VBU_ERR_STATUS_RMSK                                                    0xfff
#define HWIO_PCIE1_VBU_ERR_STATUS_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_ERR_STATUS_ADDR, HWIO_PCIE1_VBU_ERR_STATUS_RMSK)
#define HWIO_PCIE1_VBU_ERR_STATUS_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_ERR_STATUS_ADDR, m)
#define HWIO_PCIE1_VBU_ERR_STATUS_OB_DECERR_ERR_BMSK                                      0x800
#define HWIO_PCIE1_VBU_ERR_STATUS_OB_DECERR_ERR_SHFT                                        0xb
#define HWIO_PCIE1_VBU_ERR_STATUS_OB_SLVERR_ERR_BMSK                                      0x400
#define HWIO_PCIE1_VBU_ERR_STATUS_OB_SLVERR_ERR_SHFT                                        0xa
#define HWIO_PCIE1_VBU_ERR_STATUS_OB_LDREX_OKAY_ERR_BMSK                                  0x200
#define HWIO_PCIE1_VBU_ERR_STATUS_OB_LDREX_OKAY_ERR_SHFT                                    0x9
#define HWIO_PCIE1_VBU_ERR_STATUS_RXDAT_D1_ERR_BMSK                                       0x100
#define HWIO_PCIE1_VBU_ERR_STATUS_RXDAT_D1_ERR_SHFT                                         0x8
#define HWIO_PCIE1_VBU_ERR_STATUS_RXCMD_ADDR_ERR_BMSK                                      0x80
#define HWIO_PCIE1_VBU_ERR_STATUS_RXCMD_ADDR_ERR_SHFT                                       0x7
#define HWIO_PCIE1_VBU_ERR_STATUS_RXCMD_SIZE_ERR_BMSK                                      0x40
#define HWIO_PCIE1_VBU_ERR_STATUS_RXCMD_SIZE_ERR_SHFT                                       0x6
#define HWIO_PCIE1_VBU_ERR_STATUS_RXCMD_TYPE_ERR_BMSK                                      0x20
#define HWIO_PCIE1_VBU_ERR_STATUS_RXCMD_TYPE_ERR_SHFT                                       0x5
#define HWIO_PCIE1_VBU_ERR_STATUS_RXCMD_IC_ERR_BMSK                                        0x10
#define HWIO_PCIE1_VBU_ERR_STATUS_RXCMD_IC_ERR_SHFT                                         0x4
#define HWIO_PCIE1_VBU_ERR_STATUS_RXCMD_OC_ERR_BMSK                                         0x8
#define HWIO_PCIE1_VBU_ERR_STATUS_RXCMD_OC_ERR_SHFT                                         0x3
#define HWIO_PCIE1_VBU_ERR_STATUS_RXCMD_ENC_ERR_BMSK                                        0x4
#define HWIO_PCIE1_VBU_ERR_STATUS_RXCMD_ENC_ERR_SHFT                                        0x2
#define HWIO_PCIE1_VBU_ERR_STATUS_LIVELOCK_ERR_BMSK                                         0x2
#define HWIO_PCIE1_VBU_ERR_STATUS_LIVELOCK_ERR_SHFT                                         0x1
#define HWIO_PCIE1_VBU_ERR_STATUS_CFG_ERR_BMSK                                              0x1
#define HWIO_PCIE1_VBU_ERR_STATUS_CFG_ERR_SHFT                                              0x0

#define HWIO_PCIE1_VBU_ERR_CLR_ADDR                                                  (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010008)
#define HWIO_PCIE1_VBU_ERR_CLR_OFFS                                                  (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010008)
#define HWIO_PCIE1_VBU_ERR_CLR_RMSK                                                         0x1
#define HWIO_PCIE1_VBU_ERR_CLR_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_ERR_CLR_ADDR,v)
#define HWIO_PCIE1_VBU_ERR_CLR_CLR_ERR_BMSK                                                 0x1
#define HWIO_PCIE1_VBU_ERR_CLR_CLR_ERR_SHFT                                                 0x0

#define HWIO_PCIE1_VBU_ERR_CTRL_ADDR                                                 (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010010)
#define HWIO_PCIE1_VBU_ERR_CTRL_OFFS                                                 (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010010)
#define HWIO_PCIE1_VBU_ERR_CTRL_RMSK                                                      0xfff
#define HWIO_PCIE1_VBU_ERR_CTRL_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_ERR_CTRL_ADDR, HWIO_PCIE1_VBU_ERR_CTRL_RMSK)
#define HWIO_PCIE1_VBU_ERR_CTRL_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_ERR_CTRL_ADDR, m)
#define HWIO_PCIE1_VBU_ERR_CTRL_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_ERR_CTRL_ADDR,v)
#define HWIO_PCIE1_VBU_ERR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_ERR_CTRL_ADDR,m,v,HWIO_PCIE1_VBU_ERR_CTRL_IN)
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_OB_DECERR_ERR_BMSK                                   0x800
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_OB_DECERR_ERR_SHFT                                     0xb
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_OB_SLVERR_ERR_BMSK                                   0x400
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_OB_SLVERR_ERR_SHFT                                     0xa
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_OB_LDREX_OKAY_ERR_BMSK                               0x200
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_OB_LDREX_OKAY_ERR_SHFT                                 0x9
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_RXDAT_D1_ERR_BMSK                                    0x100
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_RXDAT_D1_ERR_SHFT                                      0x8
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_RXCMD_ADDR_ERR_BMSK                                   0x80
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_RXCMD_ADDR_ERR_SHFT                                    0x7
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_RXCMD_SIZE_ERR_BMSK                                   0x40
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_RXCMD_SIZE_ERR_SHFT                                    0x6
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_RXCMD_TYPE_ERR_BMSK                                   0x20
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_RXCMD_TYPE_ERR_SHFT                                    0x5
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_RXCMD_IC_ERR_BMSK                                     0x10
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_RXCMD_IC_ERR_SHFT                                      0x4
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_RXCMD_OC_ERR_BMSK                                      0x8
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_RXCMD_OC_ERR_SHFT                                      0x3
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_RXCMD_ENC_ERR_BMSK                                     0x4
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_RXCMD_ENC_ERR_SHFT                                     0x2
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_LIVELOCK_ERR_BMSK                                      0x2
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_LIVELOCK_ERR_SHFT                                      0x1
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_CFG_ERR_BMSK                                           0x1
#define HWIO_PCIE1_VBU_ERR_CTRL_MASK_CFG_ERR_SHFT                                           0x0

#define HWIO_PCIE1_VBU_INT_CTRL_ADDR                                                 (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010018)
#define HWIO_PCIE1_VBU_INT_CTRL_OFFS                                                 (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010018)
#define HWIO_PCIE1_VBU_INT_CTRL_RMSK                                                      0xfff
#define HWIO_PCIE1_VBU_INT_CTRL_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_INT_CTRL_ADDR, HWIO_PCIE1_VBU_INT_CTRL_RMSK)
#define HWIO_PCIE1_VBU_INT_CTRL_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_INT_CTRL_ADDR, m)
#define HWIO_PCIE1_VBU_INT_CTRL_OUT(v)      \
        out_dword(HWIO_PCIE1_VBU_INT_CTRL_ADDR,v)
#define HWIO_PCIE1_VBU_INT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE1_VBU_INT_CTRL_ADDR,m,v,HWIO_PCIE1_VBU_INT_CTRL_IN)
#define HWIO_PCIE1_VBU_INT_CTRL_INT_OB_DECERR_ERR_BMSK                                    0x800
#define HWIO_PCIE1_VBU_INT_CTRL_INT_OB_DECERR_ERR_SHFT                                      0xb
#define HWIO_PCIE1_VBU_INT_CTRL_INT_OB_SLVERR_ERR_BMSK                                    0x400
#define HWIO_PCIE1_VBU_INT_CTRL_INT_OB_SLVERR_ERR_SHFT                                      0xa
#define HWIO_PCIE1_VBU_INT_CTRL_INT_OB_LDREX_OKAY_ERR_BMSK                                0x200
#define HWIO_PCIE1_VBU_INT_CTRL_INT_OB_LDREX_OKAY_ERR_SHFT                                  0x9
#define HWIO_PCIE1_VBU_INT_CTRL_INT_RXDAT_D1_ERR_BMSK                                     0x100
#define HWIO_PCIE1_VBU_INT_CTRL_INT_RXDAT_D1_ERR_SHFT                                       0x8
#define HWIO_PCIE1_VBU_INT_CTRL_INT_RXCMD_ADDR_ERR_BMSK                                    0x80
#define HWIO_PCIE1_VBU_INT_CTRL_INT_RXCMD_ADDR_ERR_SHFT                                     0x7
#define HWIO_PCIE1_VBU_INT_CTRL_INT_RXCMD_SIZE_ERR_BMSK                                    0x40
#define HWIO_PCIE1_VBU_INT_CTRL_INT_RXCMD_SIZE_ERR_SHFT                                     0x6
#define HWIO_PCIE1_VBU_INT_CTRL_INT_RXCMD_TYPE_ERR_BMSK                                    0x20
#define HWIO_PCIE1_VBU_INT_CTRL_INT_RXCMD_TYPE_ERR_SHFT                                     0x5
#define HWIO_PCIE1_VBU_INT_CTRL_INT_RXCMD_IC_ERR_BMSK                                      0x10
#define HWIO_PCIE1_VBU_INT_CTRL_INT_RXCMD_IC_ERR_SHFT                                       0x4
#define HWIO_PCIE1_VBU_INT_CTRL_INT_RXCMD_OC_ERR_BMSK                                       0x8
#define HWIO_PCIE1_VBU_INT_CTRL_INT_RXCMD_OC_ERR_SHFT                                       0x3
#define HWIO_PCIE1_VBU_INT_CTRL_INT_RXCMD_ENC_ERR_BMSK                                      0x4
#define HWIO_PCIE1_VBU_INT_CTRL_INT_RXCMD_ENC_ERR_SHFT                                      0x2
#define HWIO_PCIE1_VBU_INT_CTRL_INT_LIVELOCK_ERR_BMSK                                       0x2
#define HWIO_PCIE1_VBU_INT_CTRL_INT_LIVELOCK_ERR_SHFT                                       0x1
#define HWIO_PCIE1_VBU_INT_CTRL_INT_CFG_ERR_BMSK                                            0x1
#define HWIO_PCIE1_VBU_INT_CTRL_INT_CFG_ERR_SHFT                                            0x0

#define HWIO_PCIE1_VBU_ERR_CAP_0_ADDR                                                (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010030)
#define HWIO_PCIE1_VBU_ERR_CAP_0_OFFS                                                (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010030)
#define HWIO_PCIE1_VBU_ERR_CAP_0_RMSK                                                0xffffffff
#define HWIO_PCIE1_VBU_ERR_CAP_0_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_ERR_CAP_0_ADDR, HWIO_PCIE1_VBU_ERR_CAP_0_RMSK)
#define HWIO_PCIE1_VBU_ERR_CAP_0_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_ERR_CAP_0_ADDR, m)
#define HWIO_PCIE1_VBU_ERR_CAP_0_ERR_ADDR_LO_BMSK                                    0xffffffff
#define HWIO_PCIE1_VBU_ERR_CAP_0_ERR_ADDR_LO_SHFT                                           0x0

#define HWIO_PCIE1_VBU_ERR_CAP_1_ADDR                                                (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010038)
#define HWIO_PCIE1_VBU_ERR_CAP_1_OFFS                                                (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010038)
#define HWIO_PCIE1_VBU_ERR_CAP_1_RMSK                                                0xffffffff
#define HWIO_PCIE1_VBU_ERR_CAP_1_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_ERR_CAP_1_ADDR, HWIO_PCIE1_VBU_ERR_CAP_1_RMSK)
#define HWIO_PCIE1_VBU_ERR_CAP_1_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_ERR_CAP_1_ADDR, m)
#define HWIO_PCIE1_VBU_ERR_CAP_1_ERR_SYNDROME_BMSK                                   0xff000000
#define HWIO_PCIE1_VBU_ERR_CAP_1_ERR_SYNDROME_SHFT                                         0x18
#define HWIO_PCIE1_VBU_ERR_CAP_1_ERR_XFER_SIZE_BMSK                                    0xf00000
#define HWIO_PCIE1_VBU_ERR_CAP_1_ERR_XFER_SIZE_SHFT                                        0x14
#define HWIO_PCIE1_VBU_ERR_CAP_1_ERR_NONPOSTED_BMSK                                     0x80000
#define HWIO_PCIE1_VBU_ERR_CAP_1_ERR_NONPOSTED_SHFT                                        0x13
#define HWIO_PCIE1_VBU_ERR_CAP_1_ERR_XFER_TYPE_BMSK                                     0x60000
#define HWIO_PCIE1_VBU_ERR_CAP_1_ERR_XFER_TYPE_SHFT                                        0x11
#define HWIO_PCIE1_VBU_ERR_CAP_1_ERR_EXCLUSIVE_BMSK                                     0x10000
#define HWIO_PCIE1_VBU_ERR_CAP_1_ERR_EXCLUSIVE_SHFT                                        0x10
#define HWIO_PCIE1_VBU_ERR_CAP_1_ERR_ADDR_HI_BMSK                                        0xffff
#define HWIO_PCIE1_VBU_ERR_CAP_1_ERR_ADDR_HI_SHFT                                           0x0

#define HWIO_PCIE1_VBU_ERR_CAP_2_ADDR                                                (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010040)
#define HWIO_PCIE1_VBU_ERR_CAP_2_OFFS                                                (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010040)
#define HWIO_PCIE1_VBU_ERR_CAP_2_RMSK                                                0xffffffff
#define HWIO_PCIE1_VBU_ERR_CAP_2_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_ERR_CAP_2_ADDR, HWIO_PCIE1_VBU_ERR_CAP_2_RMSK)
#define HWIO_PCIE1_VBU_ERR_CAP_2_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_ERR_CAP_2_ADDR, m)
#define HWIO_PCIE1_VBU_ERR_CAP_2_ERR_CMD_BMSK                                        0xfc000000
#define HWIO_PCIE1_VBU_ERR_CAP_2_ERR_CMD_SHFT                                              0x1a
#define HWIO_PCIE1_VBU_ERR_CAP_2_ERR_BID_BMSK                                         0x3c00000
#define HWIO_PCIE1_VBU_ERR_CAP_2_ERR_BID_SHFT                                              0x16
#define HWIO_PCIE1_VBU_ERR_CAP_2_ERR_PID_BMSK                                          0x3f8000
#define HWIO_PCIE1_VBU_ERR_CAP_2_ERR_PID_SHFT                                               0xf
#define HWIO_PCIE1_VBU_ERR_CAP_2_ERR_MID_BMSK                                            0x7f80
#define HWIO_PCIE1_VBU_ERR_CAP_2_ERR_MID_SHFT                                               0x7
#define HWIO_PCIE1_VBU_ERR_CAP_2_ERR_TID_BMSK                                              0x7f
#define HWIO_PCIE1_VBU_ERR_CAP_2_ERR_TID_SHFT                                               0x0

#define HWIO_PCIE1_VBU_ERR_CAP_3_ADDR                                                (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE      + 0x00010048)
#define HWIO_PCIE1_VBU_ERR_CAP_3_OFFS                                                (PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS + 0x00010048)
#define HWIO_PCIE1_VBU_ERR_CAP_3_RMSK                                                0xffffffff
#define HWIO_PCIE1_VBU_ERR_CAP_3_IN          \
        in_dword_masked(HWIO_PCIE1_VBU_ERR_CAP_3_ADDR, HWIO_PCIE1_VBU_ERR_CAP_3_RMSK)
#define HWIO_PCIE1_VBU_ERR_CAP_3_INM(m)      \
        in_dword_masked(HWIO_PCIE1_VBU_ERR_CAP_3_ADDR, m)
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_VMID_BMSK                                       0xff000000
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_VMID_SHFT                                             0x18
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_INST_BMSK                                         0x800000
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_INST_SHFT                                             0x17
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_PD_BMSK                                           0x400000
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_PD_SHFT                                               0x16
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_INTVAL_BMSK                                       0x300000
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_INTVAL_SHFT                                           0x14
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_SPECRDEN_BMSK                                      0x80000
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_SPECRDEN_SHFT                                         0x13
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_MSS_BMSK                                           0x40000
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_MSS_SHFT                                              0x12
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_PRECISE_BMSK                                       0x20000
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_PRECISE_SHFT                                          0x11
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_PORTMREL_BMSK                                      0x10000
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_PORTMREL_SHFT                                         0x10
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_PRI_BMSK                                            0xc000
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_PRI_SHFT                                               0xe
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_NSPROT_BMSK                                         0x2000
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_NSPROT_SHFT                                            0xd
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_DEVTYPE_BMSK                                        0x1800
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_DEVTYPE_SHFT                                           0xb
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_DEV_BMSK                                             0x400
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_DEV_SHFT                                               0xa
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_IT_BMSK                                              0x200
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_IT_SHFT                                                0x9
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_OT_BMSK                                              0x100
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_OT_SHFT                                                0x8
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_IWT_BMSK                                              0x80
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_IWT_SHFT                                               0x7
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_OWT_BMSK                                              0x40
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_OWT_SHFT                                               0x6
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_IA_BMSK                                               0x20
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_IA_SHFT                                                0x5
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_OA_BMSK                                               0x10
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_OA_SHFT                                                0x4
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_IS_BMSK                                                0x8
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_IS_SHFT                                                0x3
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_OS_BMSK                                                0x4
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_OS_SHFT                                                0x2
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_IC_BMSK                                                0x2
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_IC_SHFT                                                0x1
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_OC_BMSK                                                0x1
#define HWIO_PCIE1_VBU_ERR_CAP_3_ERR_OC_SHFT                                                0x0

/*----------------------------------------------------------------------------
 * MODULE: SATA_VBU_HWK0_SATA_REGS
 *--------------------------------------------------------------------------*/

#define SATA_VBU_HWK0_SATA_REGS_REG_BASE                                            (SATA_VBU_HWK0_SATA_REGS_BASE      + 0x00000000)
#define SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS                                       0x00000000

#define HWIO_SATA_VBU_HW_VERSION_ADDR                                               (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000000)
#define HWIO_SATA_VBU_HW_VERSION_OFFS                                               (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000000)
#define HWIO_SATA_VBU_HW_VERSION_RMSK                                               0xffffffff
#define HWIO_SATA_VBU_HW_VERSION_IN          \
        in_dword_masked(HWIO_SATA_VBU_HW_VERSION_ADDR, HWIO_SATA_VBU_HW_VERSION_RMSK)
#define HWIO_SATA_VBU_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_HW_VERSION_ADDR, m)
#define HWIO_SATA_VBU_HW_VERSION_MAJOR_BMSK                                         0xf0000000
#define HWIO_SATA_VBU_HW_VERSION_MAJOR_SHFT                                               0x1c
#define HWIO_SATA_VBU_HW_VERSION_MINOR_BMSK                                          0xfff0000
#define HWIO_SATA_VBU_HW_VERSION_MINOR_SHFT                                               0x10
#define HWIO_SATA_VBU_HW_VERSION_STEP_BMSK                                              0xffff
#define HWIO_SATA_VBU_HW_VERSION_STEP_SHFT                                                 0x0

#define HWIO_SATA_VBU_HW_CORE_ID_ADDR                                               (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000008)
#define HWIO_SATA_VBU_HW_CORE_ID_OFFS                                               (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000008)
#define HWIO_SATA_VBU_HW_CORE_ID_RMSK                                               0xffffffff
#define HWIO_SATA_VBU_HW_CORE_ID_IN          \
        in_dword_masked(HWIO_SATA_VBU_HW_CORE_ID_ADDR, HWIO_SATA_VBU_HW_CORE_ID_RMSK)
#define HWIO_SATA_VBU_HW_CORE_ID_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_HW_CORE_ID_ADDR, m)
#define HWIO_SATA_VBU_HW_CORE_ID_MAJOR_BMSK                                         0xff000000
#define HWIO_SATA_VBU_HW_CORE_ID_MAJOR_SHFT                                               0x18
#define HWIO_SATA_VBU_HW_CORE_ID_MINOR_BMSK                                           0xff0000
#define HWIO_SATA_VBU_HW_CORE_ID_MINOR_SHFT                                               0x10
#define HWIO_SATA_VBU_HW_CORE_ID_CONFIG_BMSK                                            0xff00
#define HWIO_SATA_VBU_HW_CORE_ID_CONFIG_SHFT                                               0x8
#define HWIO_SATA_VBU_HW_CORE_ID_INSTANCE_BMSK                                            0xff
#define HWIO_SATA_VBU_HW_CORE_ID_INSTANCE_SHFT                                             0x0

#define HWIO_SATA_VBU_SEC_CTRL_ADDR                                                 (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000010)
#define HWIO_SATA_VBU_SEC_CTRL_OFFS                                                 (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000010)
#define HWIO_SATA_VBU_SEC_CTRL_RMSK                                                        0x3
#define HWIO_SATA_VBU_SEC_CTRL_IN          \
        in_dword_masked(HWIO_SATA_VBU_SEC_CTRL_ADDR, HWIO_SATA_VBU_SEC_CTRL_RMSK)
#define HWIO_SATA_VBU_SEC_CTRL_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_SEC_CTRL_ADDR, m)
#define HWIO_SATA_VBU_SEC_CTRL_OUT(v)      \
        out_dword(HWIO_SATA_VBU_SEC_CTRL_ADDR,v)
#define HWIO_SATA_VBU_SEC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_SEC_CTRL_ADDR,m,v,HWIO_SATA_VBU_SEC_CTRL_IN)
#define HWIO_SATA_VBU_SEC_CTRL_EN_NS_FAULTMGMT_BMSK                                        0x2
#define HWIO_SATA_VBU_SEC_CTRL_EN_NS_FAULTMGMT_SHFT                                        0x1
#define HWIO_SATA_VBU_SEC_CTRL_EN_NS_BOOT_BMSK                                             0x1
#define HWIO_SATA_VBU_SEC_CTRL_EN_NS_BOOT_SHFT                                             0x0

#define HWIO_SATA_VBU_IHB_CLKON_ADDR                                                (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000020)
#define HWIO_SATA_VBU_IHB_CLKON_OFFS                                                (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000020)
#define HWIO_SATA_VBU_IHB_CLKON_RMSK                                                0x80ff00ff
#define HWIO_SATA_VBU_IHB_CLKON_IN          \
        in_dword_masked(HWIO_SATA_VBU_IHB_CLKON_ADDR, HWIO_SATA_VBU_IHB_CLKON_RMSK)
#define HWIO_SATA_VBU_IHB_CLKON_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_IHB_CLKON_ADDR, m)
#define HWIO_SATA_VBU_IHB_CLKON_OUT(v)      \
        out_dword(HWIO_SATA_VBU_IHB_CLKON_ADDR,v)
#define HWIO_SATA_VBU_IHB_CLKON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_IHB_CLKON_ADDR,m,v,HWIO_SATA_VBU_IHB_CLKON_IN)
#define HWIO_SATA_VBU_IHB_CLKON_CLKON_EN_BMSK                                       0x80000000
#define HWIO_SATA_VBU_IHB_CLKON_CLKON_EN_SHFT                                             0x1f
#define HWIO_SATA_VBU_IHB_CLKON_DELAY_BMSK                                            0xff0000
#define HWIO_SATA_VBU_IHB_CLKON_DELAY_SHFT                                                0x10
#define HWIO_SATA_VBU_IHB_CLKON_HYSTERESIS_BMSK                                           0xff
#define HWIO_SATA_VBU_IHB_CLKON_HYSTERESIS_SHFT                                            0x0

#define HWIO_SATA_VBU_OHB_CLKON_ADDR                                                (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000028)
#define HWIO_SATA_VBU_OHB_CLKON_OFFS                                                (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000028)
#define HWIO_SATA_VBU_OHB_CLKON_RMSK                                                0x80ff00ff
#define HWIO_SATA_VBU_OHB_CLKON_IN          \
        in_dword_masked(HWIO_SATA_VBU_OHB_CLKON_ADDR, HWIO_SATA_VBU_OHB_CLKON_RMSK)
#define HWIO_SATA_VBU_OHB_CLKON_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_OHB_CLKON_ADDR, m)
#define HWIO_SATA_VBU_OHB_CLKON_OUT(v)      \
        out_dword(HWIO_SATA_VBU_OHB_CLKON_ADDR,v)
#define HWIO_SATA_VBU_OHB_CLKON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_OHB_CLKON_ADDR,m,v,HWIO_SATA_VBU_OHB_CLKON_IN)
#define HWIO_SATA_VBU_OHB_CLKON_CLKON_EN_BMSK                                       0x80000000
#define HWIO_SATA_VBU_OHB_CLKON_CLKON_EN_SHFT                                             0x1f
#define HWIO_SATA_VBU_OHB_CLKON_DELAY_BMSK                                            0xff0000
#define HWIO_SATA_VBU_OHB_CLKON_DELAY_SHFT                                                0x10
#define HWIO_SATA_VBU_OHB_CLKON_HYSTERESIS_BMSK                                           0xff
#define HWIO_SATA_VBU_OHB_CLKON_HYSTERESIS_SHFT                                            0x0

#define HWIO_SATA_VBU_ICN_IPB_n_CLKON_ADDR(n)                                       (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000030 + 0x8 * (n))
#define HWIO_SATA_VBU_ICN_IPB_n_CLKON_OFFS(n)                                       (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000030 + 0x8 * (n))
#define HWIO_SATA_VBU_ICN_IPB_n_CLKON_RMSK                                          0x80ff00ff
#define HWIO_SATA_VBU_ICN_IPB_n_CLKON_MAXn                                                   7
#define HWIO_SATA_VBU_ICN_IPB_n_CLKON_INI(n)        \
        in_dword_masked(HWIO_SATA_VBU_ICN_IPB_n_CLKON_ADDR(n), HWIO_SATA_VBU_ICN_IPB_n_CLKON_RMSK)
#define HWIO_SATA_VBU_ICN_IPB_n_CLKON_INMI(n,mask)    \
        in_dword_masked(HWIO_SATA_VBU_ICN_IPB_n_CLKON_ADDR(n), mask)
#define HWIO_SATA_VBU_ICN_IPB_n_CLKON_OUTI(n,val)    \
        out_dword(HWIO_SATA_VBU_ICN_IPB_n_CLKON_ADDR(n),val)
#define HWIO_SATA_VBU_ICN_IPB_n_CLKON_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SATA_VBU_ICN_IPB_n_CLKON_ADDR(n),mask,val,HWIO_SATA_VBU_ICN_IPB_n_CLKON_INI(n))
#define HWIO_SATA_VBU_ICN_IPB_n_CLKON_CLKON_EN_BMSK                                 0x80000000
#define HWIO_SATA_VBU_ICN_IPB_n_CLKON_CLKON_EN_SHFT                                       0x1f
#define HWIO_SATA_VBU_ICN_IPB_n_CLKON_DELAY_BMSK                                      0xff0000
#define HWIO_SATA_VBU_ICN_IPB_n_CLKON_DELAY_SHFT                                          0x10
#define HWIO_SATA_VBU_ICN_IPB_n_CLKON_HYSTERESIS_BMSK                                     0xff
#define HWIO_SATA_VBU_ICN_IPB_n_CLKON_HYSTERESIS_SHFT                                      0x0

#define HWIO_SATA_VBU_TN_OPB_n_CLKON_ADDR(n)                                        (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000080 + 0x8 * (n))
#define HWIO_SATA_VBU_TN_OPB_n_CLKON_OFFS(n)                                        (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000080 + 0x8 * (n))
#define HWIO_SATA_VBU_TN_OPB_n_CLKON_RMSK                                           0x80ff00ff
#define HWIO_SATA_VBU_TN_OPB_n_CLKON_MAXn                                                    7
#define HWIO_SATA_VBU_TN_OPB_n_CLKON_INI(n)        \
        in_dword_masked(HWIO_SATA_VBU_TN_OPB_n_CLKON_ADDR(n), HWIO_SATA_VBU_TN_OPB_n_CLKON_RMSK)
#define HWIO_SATA_VBU_TN_OPB_n_CLKON_INMI(n,mask)    \
        in_dword_masked(HWIO_SATA_VBU_TN_OPB_n_CLKON_ADDR(n), mask)
#define HWIO_SATA_VBU_TN_OPB_n_CLKON_OUTI(n,val)    \
        out_dword(HWIO_SATA_VBU_TN_OPB_n_CLKON_ADDR(n),val)
#define HWIO_SATA_VBU_TN_OPB_n_CLKON_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SATA_VBU_TN_OPB_n_CLKON_ADDR(n),mask,val,HWIO_SATA_VBU_TN_OPB_n_CLKON_INI(n))
#define HWIO_SATA_VBU_TN_OPB_n_CLKON_CLKON_EN_BMSK                                  0x80000000
#define HWIO_SATA_VBU_TN_OPB_n_CLKON_CLKON_EN_SHFT                                        0x1f
#define HWIO_SATA_VBU_TN_OPB_n_CLKON_DELAY_BMSK                                       0xff0000
#define HWIO_SATA_VBU_TN_OPB_n_CLKON_DELAY_SHFT                                           0x10
#define HWIO_SATA_VBU_TN_OPB_n_CLKON_HYSTERESIS_BMSK                                      0xff
#define HWIO_SATA_VBU_TN_OPB_n_CLKON_HYSTERESIS_SHFT                                       0x0

#define HWIO_SATA_VBU_CGC_CTRL_ADDR                                                 (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x000000c0)
#define HWIO_SATA_VBU_CGC_CTRL_OFFS                                                 (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x000000c0)
#define HWIO_SATA_VBU_CGC_CTRL_RMSK                                                      0x1ff
#define HWIO_SATA_VBU_CGC_CTRL_IN          \
        in_dword_masked(HWIO_SATA_VBU_CGC_CTRL_ADDR, HWIO_SATA_VBU_CGC_CTRL_RMSK)
#define HWIO_SATA_VBU_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_CGC_CTRL_ADDR, m)
#define HWIO_SATA_VBU_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_SATA_VBU_CGC_CTRL_ADDR,v)
#define HWIO_SATA_VBU_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_CGC_CTRL_ADDR,m,v,HWIO_SATA_VBU_CGC_CTRL_IN)
#define HWIO_SATA_VBU_CGC_CTRL_HYST_CNT_BMSK                                             0x1f8
#define HWIO_SATA_VBU_CGC_CTRL_HYST_CNT_SHFT                                               0x3
#define HWIO_SATA_VBU_CGC_CTRL_SW_CLK_CTRL_BMSK                                            0x4
#define HWIO_SATA_VBU_CGC_CTRL_SW_CLK_CTRL_SHFT                                            0x2
#define HWIO_SATA_VBU_CGC_CTRL_SW_CLK_EN_BMSK                                              0x2
#define HWIO_SATA_VBU_CGC_CTRL_SW_CLK_EN_SHFT                                              0x1
#define HWIO_SATA_VBU_CGC_CTRL_CLK_DIS_BMSK                                                0x1
#define HWIO_SATA_VBU_CGC_CTRL_CLK_DIS_SHFT                                                0x0

#define HWIO_SATA_VBU_ICN_TOKEN_CNT_ADDR                                            (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x000000d0)
#define HWIO_SATA_VBU_ICN_TOKEN_CNT_OFFS                                            (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x000000d0)
#define HWIO_SATA_VBU_ICN_TOKEN_CNT_RMSK                                               0x70707
#define HWIO_SATA_VBU_ICN_TOKEN_CNT_IN          \
        in_dword_masked(HWIO_SATA_VBU_ICN_TOKEN_CNT_ADDR, HWIO_SATA_VBU_ICN_TOKEN_CNT_RMSK)
#define HWIO_SATA_VBU_ICN_TOKEN_CNT_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_ICN_TOKEN_CNT_ADDR, m)
#define HWIO_SATA_VBU_ICN_TOKEN_CNT_OUT(v)      \
        out_dword(HWIO_SATA_VBU_ICN_TOKEN_CNT_ADDR,v)
#define HWIO_SATA_VBU_ICN_TOKEN_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_ICN_TOKEN_CNT_ADDR,m,v,HWIO_SATA_VBU_ICN_TOKEN_CNT_IN)
#define HWIO_SATA_VBU_ICN_TOKEN_CNT_ICN_CMD_CH_BMSK                                    0x70000
#define HWIO_SATA_VBU_ICN_TOKEN_CNT_ICN_CMD_CH_SHFT                                       0x10
#define HWIO_SATA_VBU_ICN_TOKEN_CNT_ICN_RSLT_CH_BMSK                                     0x700
#define HWIO_SATA_VBU_ICN_TOKEN_CNT_ICN_RSLT_CH_SHFT                                       0x8
#define HWIO_SATA_VBU_ICN_TOKEN_CNT_ICN_WDAT_CH_BMSK                                       0x7
#define HWIO_SATA_VBU_ICN_TOKEN_CNT_ICN_WDAT_CH_SHFT                                       0x0

#define HWIO_SATA_VBU_TN_TOKEN_CNT_ADDR                                             (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x000000d8)
#define HWIO_SATA_VBU_TN_TOKEN_CNT_OFFS                                             (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x000000d8)
#define HWIO_SATA_VBU_TN_TOKEN_CNT_RMSK                                                  0x707
#define HWIO_SATA_VBU_TN_TOKEN_CNT_IN          \
        in_dword_masked(HWIO_SATA_VBU_TN_TOKEN_CNT_ADDR, HWIO_SATA_VBU_TN_TOKEN_CNT_RMSK)
#define HWIO_SATA_VBU_TN_TOKEN_CNT_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_TN_TOKEN_CNT_ADDR, m)
#define HWIO_SATA_VBU_TN_TOKEN_CNT_OUT(v)      \
        out_dword(HWIO_SATA_VBU_TN_TOKEN_CNT_ADDR,v)
#define HWIO_SATA_VBU_TN_TOKEN_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_TN_TOKEN_CNT_ADDR,m,v,HWIO_SATA_VBU_TN_TOKEN_CNT_IN)
#define HWIO_SATA_VBU_TN_TOKEN_CNT_TN_RSLT_CH_BMSK                                       0x700
#define HWIO_SATA_VBU_TN_TOKEN_CNT_TN_RSLT_CH_SHFT                                         0x8
#define HWIO_SATA_VBU_TN_TOKEN_CNT_TN_RDAT_CH_BMSK                                         0x7
#define HWIO_SATA_VBU_TN_TOKEN_CNT_TN_RDAT_CH_SHFT                                         0x0

#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n)                         (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000100 + 0x20 * (n))
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_OFFS(n)                         (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000100 + 0x20 * (n))
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_RMSK                            0xfffff001
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_MAXn                                     7
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_INI(n)        \
        in_dword_masked(HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n), HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_RMSK)
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_INMI(n,mask)    \
        in_dword_masked(HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n), mask)
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_OUTI(n,val)    \
        out_dword(HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n),val)
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n),mask,val,HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_INI(n))
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_START_ADDR_LO_BMSK          0xfffff000
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_START_ADDR_LO_SHFT                 0xc
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_EN_BMSK                            0x1
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_EN_SHFT                            0x0

#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n)                         (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000108 + 0x20 * (n))
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_OFFS(n)                         (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000108 + 0x20 * (n))
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_RMSK                                 0xfff
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_MAXn                                     7
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_INI(n)        \
        in_dword_masked(HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n), HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_RMSK)
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_INMI(n,mask)    \
        in_dword_masked(HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n), mask)
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_OUTI(n,val)    \
        out_dword(HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n),val)
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n),mask,val,HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_INI(n))
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_WIN_START_ADDR_HI_BMSK               0xfff
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_WIN_START_ADDR_HI_SHFT                 0x0

#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n)                           (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000110 + 0x20 * (n))
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_OFFS(n)                           (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000110 + 0x20 * (n))
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_RMSK                              0xfffff000
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_MAXn                                       7
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_INI(n)        \
        in_dword_masked(HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n), HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_RMSK)
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_INMI(n,mask)    \
        in_dword_masked(HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n), mask)
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_OUTI(n,val)    \
        out_dword(HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n),val)
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n),mask,val,HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_INI(n))
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_WIN_END_ADDR_LO_BMSK              0xfffff000
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_WIN_END_ADDR_LO_SHFT                     0xc

#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n)                           (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000118 + 0x20 * (n))
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_OFFS(n)                           (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000118 + 0x20 * (n))
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_RMSK                                   0xfff
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_MAXn                                       7
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_INI(n)        \
        in_dword_masked(HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n), HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_RMSK)
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_INMI(n,mask)    \
        in_dword_masked(HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n), mask)
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_OUTI(n,val)    \
        out_dword(HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n),val)
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n),mask,val,HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_INI(n))
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_WIN_END_ADDR_HI_BMSK                   0xfff
#define HWIO_SATA_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_WIN_END_ADDR_HI_SHFT                     0x0

#define HWIO_SATA_VBU_ERR_INJ_ADDR                                                  (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000240)
#define HWIO_SATA_VBU_ERR_INJ_OFFS                                                  (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000240)
#define HWIO_SATA_VBU_ERR_INJ_RMSK                                                       0xfff
#define HWIO_SATA_VBU_ERR_INJ_OUT(v)      \
        out_dword(HWIO_SATA_VBU_ERR_INJ_ADDR,v)
#define HWIO_SATA_VBU_ERR_INJ_INJ_OB_DECERR_ERR_BMSK                                     0x800
#define HWIO_SATA_VBU_ERR_INJ_INJ_OB_DECERR_ERR_SHFT                                       0xb
#define HWIO_SATA_VBU_ERR_INJ_INJ_OB_SLVERR_ERR_BMSK                                     0x400
#define HWIO_SATA_VBU_ERR_INJ_INJ_OB_SLVERR_ERR_SHFT                                       0xa
#define HWIO_SATA_VBU_ERR_INJ_INJ_OB_LDREX_OKAY_ERR_BMSK                                 0x200
#define HWIO_SATA_VBU_ERR_INJ_INJ_OB_LDREX_OKAY_ERR_SHFT                                   0x9
#define HWIO_SATA_VBU_ERR_INJ_INJ_RXDAT_D1_ERR_BMSK                                      0x100
#define HWIO_SATA_VBU_ERR_INJ_INJ_RXDAT_D1_ERR_SHFT                                        0x8
#define HWIO_SATA_VBU_ERR_INJ_INJ_RXCMD_ADDR_ERR_BMSK                                     0x80
#define HWIO_SATA_VBU_ERR_INJ_INJ_RXCMD_ADDR_ERR_SHFT                                      0x7
#define HWIO_SATA_VBU_ERR_INJ_INJ_RXCMD_SIZE_ERR_BMSK                                     0x40
#define HWIO_SATA_VBU_ERR_INJ_INJ_RXCMD_SIZE_ERR_SHFT                                      0x6
#define HWIO_SATA_VBU_ERR_INJ_INJ_RXCMD_TYPE_ERR_BMSK                                     0x20
#define HWIO_SATA_VBU_ERR_INJ_INJ_RXCMD_TYPE_ERR_SHFT                                      0x5
#define HWIO_SATA_VBU_ERR_INJ_INJ_RXCMD_IC_ERR_BMSK                                       0x10
#define HWIO_SATA_VBU_ERR_INJ_INJ_RXCMD_IC_ERR_SHFT                                        0x4
#define HWIO_SATA_VBU_ERR_INJ_INJ_RXCMD_OC_ERR_BMSK                                        0x8
#define HWIO_SATA_VBU_ERR_INJ_INJ_RXCMD_OC_ERR_SHFT                                        0x3
#define HWIO_SATA_VBU_ERR_INJ_INJ_RXCMD_ENC_ERR_BMSK                                       0x4
#define HWIO_SATA_VBU_ERR_INJ_INJ_RXCMD_ENC_ERR_SHFT                                       0x2
#define HWIO_SATA_VBU_ERR_INJ_INJ_LIVELOCK_ERR_BMSK                                        0x2
#define HWIO_SATA_VBU_ERR_INJ_INJ_LIVELOCK_ERR_SHFT                                        0x1
#define HWIO_SATA_VBU_ERR_INJ_INJ_CFG_ERR_BMSK                                             0x1
#define HWIO_SATA_VBU_ERR_INJ_INJ_CFG_ERR_SHFT                                             0x0

#define HWIO_SATA_VBU_ICN_IHB_STATUS_ADDR                                           (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000300)
#define HWIO_SATA_VBU_ICN_IHB_STATUS_OFFS                                           (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000300)
#define HWIO_SATA_VBU_ICN_IHB_STATUS_RMSK                                                 0xff
#define HWIO_SATA_VBU_ICN_IHB_STATUS_IN          \
        in_dword_masked(HWIO_SATA_VBU_ICN_IHB_STATUS_ADDR, HWIO_SATA_VBU_ICN_IHB_STATUS_RMSK)
#define HWIO_SATA_VBU_ICN_IHB_STATUS_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_ICN_IHB_STATUS_ADDR, m)
#define HWIO_SATA_VBU_ICN_IHB_STATUS_LL_ZLW_RECOVERY_BMSK                                 0x80
#define HWIO_SATA_VBU_ICN_IHB_STATUS_LL_ZLW_RECOVERY_SHFT                                  0x7
#define HWIO_SATA_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_1_BMSK                             0x40
#define HWIO_SATA_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_1_SHFT                              0x6
#define HWIO_SATA_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_1_BMSK                                0x20
#define HWIO_SATA_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_1_SHFT                                 0x5
#define HWIO_SATA_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_1_BMSK                                0x10
#define HWIO_SATA_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_1_SHFT                                 0x4
#define HWIO_SATA_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_0_BMSK                              0x8
#define HWIO_SATA_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_0_SHFT                              0x3
#define HWIO_SATA_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_0_BMSK                                 0x4
#define HWIO_SATA_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_0_SHFT                                 0x2
#define HWIO_SATA_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_0_BMSK                                 0x2
#define HWIO_SATA_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_0_SHFT                                 0x1
#define HWIO_SATA_VBU_ICN_IHB_STATUS_IDLE_BMSK                                             0x1
#define HWIO_SATA_VBU_ICN_IHB_STATUS_IDLE_SHFT                                             0x0

#define HWIO_SATA_VBU_ICN_IHB_CTRL1_ADDR                                            (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000308)
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_OFFS                                            (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000308)
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_RMSK                                            0xffff0fff
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_IN          \
        in_dword_masked(HWIO_SATA_VBU_ICN_IHB_CTRL1_ADDR, HWIO_SATA_VBU_ICN_IHB_CTRL1_RMSK)
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_ICN_IHB_CTRL1_ADDR, m)
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_OUT(v)      \
        out_dword(HWIO_SATA_VBU_ICN_IHB_CTRL1_ADDR,v)
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_ICN_IHB_CTRL1_ADDR,m,v,HWIO_SATA_VBU_ICN_IHB_CTRL1_IN)
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_LL_CMD_SCALE_BMSK                               0xf0000000
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_LL_CMD_SCALE_SHFT                                     0x1c
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_LL_DAT_SCALE_BMSK                                0xf000000
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_LL_DAT_SCALE_SHFT                                     0x18
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_LL_QUERY_CNT_BMSK                                 0xf00000
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_LL_QUERY_CNT_SHFT                                     0x14
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_BACKOFF_THRESH_BMSK                                0xf0000
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_BACKOFF_THRESH_SHFT                                   0x10
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_BAR_MODE_BMSK                                        0x800
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_BAR_MODE_SHFT                                          0xb
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_HALT_MODE_BMSK                                       0x400
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_HALT_MODE_SHFT                                         0xa
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_CRAWL_MODE_BMSK                                      0x200
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_CRAWL_MODE_SHFT                                        0x9
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_FIFO_MODE_BMSK                                       0x100
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_FIFO_MODE_SHFT                                         0x8
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_DEVICE_NE_OVERRIDE_BMSK                               0x80
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_DEVICE_NE_OVERRIDE_SHFT                                0x7
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_PRI_DIS_BMSK                                          0x40
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_PRI_DIS_SHFT                                           0x6
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_LDREX_GATE_OVERRIDE_BMSK                              0x20
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_LDREX_GATE_OVERRIDE_SHFT                               0x5
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_PMW_PIPELINE_DIS_BMSK                                 0x10
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_PMW_PIPELINE_DIS_SHFT                                  0x4
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_NPW_PIPELINE_EN_BMSK                                   0x8
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_NPW_PIPELINE_EN_SHFT                                   0x3
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_REPLAY_DELAY_DIS_BMSK                                  0x4
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_REPLAY_DELAY_DIS_SHFT                                  0x2
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_IPB_ARB_LAST_OVERRIDE_BMSK                             0x2
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_IPB_ARB_LAST_OVERRIDE_SHFT                             0x1
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_PCI_ORD_MODE_EN_BMSK                                   0x1
#define HWIO_SATA_VBU_ICN_IHB_CTRL1_PCI_ORD_MODE_EN_SHFT                                   0x0

#define HWIO_SATA_VBU_ICN_IHB_CTRL2_ADDR                                            (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000310)
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_OFFS                                            (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000310)
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_RMSK                                             0x773ff9f
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_IN          \
        in_dword_masked(HWIO_SATA_VBU_ICN_IHB_CTRL2_ADDR, HWIO_SATA_VBU_ICN_IHB_CTRL2_RMSK)
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_ICN_IHB_CTRL2_ADDR, m)
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_OUT(v)      \
        out_dword(HWIO_SATA_VBU_ICN_IHB_CTRL2_ADDR,v)
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_ICN_IHB_CTRL2_ADDR,m,v,HWIO_SATA_VBU_ICN_IHB_CTRL2_IN)
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_BEACON_SCALE_BMSK                                0x7000000
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_BEACON_SCALE_SHFT                                     0x18
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_BEACON_CNT_BMSK                                   0x700000
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_BEACON_CNT_SHFT                                       0x14
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_BACKOFF_CNT_BMSK                                   0x3ff00
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_BACKOFF_CNT_SHFT                                       0x8
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_BACKOFF_EN_BMSK                                       0x80
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_BACKOFF_EN_SHFT                                        0x7
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_SPARE_3_BMSK                                          0x10
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_SPARE_3_SHFT                                           0x4
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_SPARE_2_BMSK                                           0x8
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_SPARE_2_SHFT                                           0x3
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_ZLW_RECOVER_EN_BMSK                                    0x4
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_ZLW_RECOVER_EN_SHFT                                    0x2
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_PIPE_RTY_WR_DIS_BMSK                                   0x2
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_PIPE_RTY_WR_DIS_SHFT                                   0x1
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_ADDR_ORD_OVERRIDE_BMSK                                 0x1
#define HWIO_SATA_VBU_ICN_IHB_CTRL2_ADDR_ORD_OVERRIDE_SHFT                                 0x0

#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_ADDR                                      (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000320)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_OFFS                                      (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000320)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_RMSK                                      0xffffffff
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_IN          \
        in_dword_masked(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_ADDR, HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_RMSK)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_ADDR, m)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_OUT(v)      \
        out_dword(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_ADDR,v)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_ADDR,m,v,HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_IN)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_3_BMSK                        0xff000000
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_3_SHFT                              0x18
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_2_BMSK                          0xff0000
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_2_SHFT                              0x10
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_1_BMSK                            0xff00
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_1_SHFT                               0x8
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_0_BMSK                              0xff
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_0_SHFT                               0x0

#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_ADDR                                      (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000328)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_OFFS                                      (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000328)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_RMSK                                      0xffffffff
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_IN          \
        in_dword_masked(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_ADDR, HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_RMSK)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_ADDR, m)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_OUT(v)      \
        out_dword(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_ADDR,v)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_ADDR,m,v,HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_IN)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_7_BMSK                        0xff000000
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_7_SHFT                              0x18
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_6_BMSK                          0xff0000
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_6_SHFT                              0x10
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_5_BMSK                            0xff00
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_5_SHFT                               0x8
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_4_BMSK                              0xff
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_4_SHFT                               0x0

#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_ADDR                                      (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000330)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_OFFS                                      (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000330)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_RMSK                                      0xffffffff
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_IN          \
        in_dword_masked(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_ADDR, HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_RMSK)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_ADDR, m)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_OUT(v)      \
        out_dword(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_ADDR,v)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_ADDR,m,v,HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_IN)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_11_BMSK                       0xff000000
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_11_SHFT                             0x18
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_10_BMSK                         0xff0000
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_10_SHFT                             0x10
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_9_BMSK                            0xff00
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_9_SHFT                               0x8
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_8_BMSK                              0xff
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_8_SHFT                               0x0

#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_ADDR                                      (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000338)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_OFFS                                      (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000338)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_RMSK                                      0xffffffff
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_IN          \
        in_dword_masked(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_ADDR, HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_RMSK)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_ADDR, m)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_OUT(v)      \
        out_dword(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_ADDR,v)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_ADDR,m,v,HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_IN)
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_15_BMSK                       0xff000000
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_15_SHFT                             0x18
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_14_BMSK                         0xff0000
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_14_SHFT                             0x10
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_13_BMSK                           0xff00
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_13_SHFT                              0x8
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_12_BMSK                             0xff
#define HWIO_SATA_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_12_SHFT                              0x0

#define HWIO_SATA_VBU_ICN_DVM_CTRL_ADDR                                             (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000380)
#define HWIO_SATA_VBU_ICN_DVM_CTRL_OFFS                                             (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000380)
#define HWIO_SATA_VBU_ICN_DVM_CTRL_RMSK                                                  0x7ff
#define HWIO_SATA_VBU_ICN_DVM_CTRL_IN          \
        in_dword_masked(HWIO_SATA_VBU_ICN_DVM_CTRL_ADDR, HWIO_SATA_VBU_ICN_DVM_CTRL_RMSK)
#define HWIO_SATA_VBU_ICN_DVM_CTRL_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_ICN_DVM_CTRL_ADDR, m)
#define HWIO_SATA_VBU_ICN_DVM_CTRL_OUT(v)      \
        out_dword(HWIO_SATA_VBU_ICN_DVM_CTRL_ADDR,v)
#define HWIO_SATA_VBU_ICN_DVM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_ICN_DVM_CTRL_ADDR,m,v,HWIO_SATA_VBU_ICN_DVM_CTRL_IN)
#define HWIO_SATA_VBU_ICN_DVM_CTRL_DVM_DIS_BMSK                                          0x400
#define HWIO_SATA_VBU_ICN_DVM_CTRL_DVM_DIS_SHFT                                            0xa
#define HWIO_SATA_VBU_ICN_DVM_CTRL_SNP_RSP_OVERRIDE_BMSK                                 0x300
#define HWIO_SATA_VBU_ICN_DVM_CTRL_SNP_RSP_OVERRIDE_SHFT                                   0x8
#define HWIO_SATA_VBU_ICN_DVM_CTRL_TLBI_RSP_OVERRIDE_BMSK                                 0xc0
#define HWIO_SATA_VBU_ICN_DVM_CTRL_TLBI_RSP_OVERRIDE_SHFT                                  0x6
#define HWIO_SATA_VBU_ICN_DVM_CTRL_TLBSYNC_RSP_OVERRIDE_BMSK                              0x30
#define HWIO_SATA_VBU_ICN_DVM_CTRL_TLBSYNC_RSP_OVERRIDE_SHFT                               0x4
#define HWIO_SATA_VBU_ICN_DVM_CTRL_PTTM_SM_RESET_BMSK                                      0x8
#define HWIO_SATA_VBU_ICN_DVM_CTRL_PTTM_SM_RESET_SHFT                                      0x3
#define HWIO_SATA_VBU_ICN_DVM_CTRL_TLBS_SM_RESET_BMSK                                      0x4
#define HWIO_SATA_VBU_ICN_DVM_CTRL_TLBS_SM_RESET_SHFT                                      0x2
#define HWIO_SATA_VBU_ICN_DVM_CTRL_DVM_SM_RESET_BMSK                                       0x2
#define HWIO_SATA_VBU_ICN_DVM_CTRL_DVM_SM_RESET_SHFT                                       0x1
#define HWIO_SATA_VBU_ICN_DVM_CTRL_CRAWL_MODE_BMSK                                         0x1
#define HWIO_SATA_VBU_ICN_DVM_CTRL_CRAWL_MODE_SHFT                                         0x0

#define HWIO_SATA_VBU_ICN_IPB_n_STATUS_ADDR(n)                                      (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000400 + 0x10 * (n))
#define HWIO_SATA_VBU_ICN_IPB_n_STATUS_OFFS(n)                                      (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000400 + 0x10 * (n))
#define HWIO_SATA_VBU_ICN_IPB_n_STATUS_RMSK                                                0x1
#define HWIO_SATA_VBU_ICN_IPB_n_STATUS_MAXn                                                  7
#define HWIO_SATA_VBU_ICN_IPB_n_STATUS_INI(n)        \
        in_dword_masked(HWIO_SATA_VBU_ICN_IPB_n_STATUS_ADDR(n), HWIO_SATA_VBU_ICN_IPB_n_STATUS_RMSK)
#define HWIO_SATA_VBU_ICN_IPB_n_STATUS_INMI(n,mask)    \
        in_dword_masked(HWIO_SATA_VBU_ICN_IPB_n_STATUS_ADDR(n), mask)
#define HWIO_SATA_VBU_ICN_IPB_n_STATUS_IDLE_BMSK                                           0x1
#define HWIO_SATA_VBU_ICN_IPB_n_STATUS_IDLE_SHFT                                           0x0

#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_ADDR(n)                                        (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000500 + 0x10 * (n))
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_OFFS(n)                                        (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000500 + 0x10 * (n))
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_RMSK                                               0xffff
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_MAXn                                                    7
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_INI(n)        \
        in_dword_masked(HWIO_SATA_VBU_ICN_IPB_n_CTRL_ADDR(n), HWIO_SATA_VBU_ICN_IPB_n_CTRL_RMSK)
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_INMI(n,mask)    \
        in_dword_masked(HWIO_SATA_VBU_ICN_IPB_n_CTRL_ADDR(n), mask)
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_OUTI(n,val)    \
        out_dword(HWIO_SATA_VBU_ICN_IPB_n_CTRL_ADDR(n),val)
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SATA_VBU_ICN_IPB_n_CTRL_ADDR(n),mask,val,HWIO_SATA_VBU_ICN_IPB_n_CTRL_INI(n))
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_POSTED_WRC_REQ_BMSK                                0x8000
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_POSTED_WRC_REQ_SHFT                                   0xf
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_CRAWL_MODE_BMSK                                    0x4000
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_CRAWL_MODE_SHFT                                       0xe
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_AOOORD_ALLOW_BMSK                                  0x2000
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_AOOORD_ALLOW_SHFT                                     0xd
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_AOOOWR_ALLOW_BMSK                                  0x1000
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_AOOOWR_ALLOW_SHFT                                     0xc
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_AOOORD_OPT_EN_BMSK                                  0x800
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_AOOORD_OPT_EN_SHFT                                    0xb
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_AOOOWR_OPT_EN_BMSK                                  0x400
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_AOOOWR_OPT_EN_SHFT                                    0xa
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_DISABLE_RD_INTLV_BMSK                               0x200
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_DISABLE_RD_INTLV_SHFT                                 0x9
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_ZERO_WSTRB_OPT_EN_BMSK                              0x100
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_ZERO_WSTRB_OPT_EN_SHFT                                0x8
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_OLDEST_WAIT_EN_BMSK                                  0x80
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_OLDEST_WAIT_EN_SHFT                                   0x7
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_AEARLYWRRESP_EN_BMSK                                 0x40
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_AEARLYWRRESP_EN_SHFT                                  0x6
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_WR_DATA_HOLD_BMSK                                    0x20
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_WR_DATA_HOLD_SHFT                                     0x5
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_RD_BMSK                               0x10
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_RD_SHFT                                0x4
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_WR_BMSK                                0x8
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_WR_SHFT                                0x3
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_PRIORITY_OVR_EN_BMSK                                  0x4
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_PRIORITY_OVR_EN_SHFT                                  0x2
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_PORT_PRIORITY_BMSK                                    0x3
#define HWIO_SATA_VBU_ICN_IPB_n_CTRL_PORT_PRIORITY_SHFT                                    0x0

#define HWIO_SATA_VBU_TN_OHB_STATUS_ADDR                                            (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000600)
#define HWIO_SATA_VBU_TN_OHB_STATUS_OFFS                                            (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000600)
#define HWIO_SATA_VBU_TN_OHB_STATUS_RMSK                                                  0x7f
#define HWIO_SATA_VBU_TN_OHB_STATUS_IN          \
        in_dword_masked(HWIO_SATA_VBU_TN_OHB_STATUS_ADDR, HWIO_SATA_VBU_TN_OHB_STATUS_RMSK)
#define HWIO_SATA_VBU_TN_OHB_STATUS_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_TN_OHB_STATUS_ADDR, m)
#define HWIO_SATA_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_1_BMSK                              0x40
#define HWIO_SATA_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_1_SHFT                               0x6
#define HWIO_SATA_VBU_TN_OHB_STATUS_LL_DATA_STATUS_1_BMSK                                 0x20
#define HWIO_SATA_VBU_TN_OHB_STATUS_LL_DATA_STATUS_1_SHFT                                  0x5
#define HWIO_SATA_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_1_BMSK                                 0x10
#define HWIO_SATA_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_1_SHFT                                  0x4
#define HWIO_SATA_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_0_BMSK                               0x8
#define HWIO_SATA_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_0_SHFT                               0x3
#define HWIO_SATA_VBU_TN_OHB_STATUS_LL_DATA_STATUS_0_BMSK                                  0x4
#define HWIO_SATA_VBU_TN_OHB_STATUS_LL_DATA_STATUS_0_SHFT                                  0x2
#define HWIO_SATA_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_0_BMSK                                  0x2
#define HWIO_SATA_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_0_SHFT                                  0x1
#define HWIO_SATA_VBU_TN_OHB_STATUS_IDLE_BMSK                                              0x1
#define HWIO_SATA_VBU_TN_OHB_STATUS_IDLE_SHFT                                              0x0

#define HWIO_SATA_VBU_TN_OHB_CTRL1_ADDR                                             (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000608)
#define HWIO_SATA_VBU_TN_OHB_CTRL1_OFFS                                             (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000608)
#define HWIO_SATA_VBU_TN_OHB_CTRL1_RMSK                                             0xffffffff
#define HWIO_SATA_VBU_TN_OHB_CTRL1_IN          \
        in_dword_masked(HWIO_SATA_VBU_TN_OHB_CTRL1_ADDR, HWIO_SATA_VBU_TN_OHB_CTRL1_RMSK)
#define HWIO_SATA_VBU_TN_OHB_CTRL1_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_TN_OHB_CTRL1_ADDR, m)
#define HWIO_SATA_VBU_TN_OHB_CTRL1_OUT(v)      \
        out_dword(HWIO_SATA_VBU_TN_OHB_CTRL1_ADDR,v)
#define HWIO_SATA_VBU_TN_OHB_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_TN_OHB_CTRL1_ADDR,m,v,HWIO_SATA_VBU_TN_OHB_CTRL1_IN)
#define HWIO_SATA_VBU_TN_OHB_CTRL1_LL_CMD_SCALE_BMSK                                0xf0000000
#define HWIO_SATA_VBU_TN_OHB_CTRL1_LL_CMD_SCALE_SHFT                                      0x1c
#define HWIO_SATA_VBU_TN_OHB_CTRL1_LL_DAT_SCALE_BMSK                                 0xf000000
#define HWIO_SATA_VBU_TN_OHB_CTRL1_LL_DAT_SCALE_SHFT                                      0x18
#define HWIO_SATA_VBU_TN_OHB_CTRL1_LL_QUERY_CNT_BMSK                                  0xf00000
#define HWIO_SATA_VBU_TN_OHB_CTRL1_LL_QUERY_CNT_SHFT                                      0x14
#define HWIO_SATA_VBU_TN_OHB_CTRL1_BACKOFF_THRESH_BMSK                                 0xf0000
#define HWIO_SATA_VBU_TN_OHB_CTRL1_BACKOFF_THRESH_SHFT                                    0x10
#define HWIO_SATA_VBU_TN_OHB_CTRL1_FULL_HYST_CNT_BMSK                                   0xf000
#define HWIO_SATA_VBU_TN_OHB_CTRL1_FULL_HYST_CNT_SHFT                                      0xc
#define HWIO_SATA_VBU_TN_OHB_CTRL1_PASS_BAD_WRITE_BMSK                                   0x800
#define HWIO_SATA_VBU_TN_OHB_CTRL1_PASS_BAD_WRITE_SHFT                                     0xb
#define HWIO_SATA_VBU_TN_OHB_CTRL1_HALT_MODE_BMSK                                        0x400
#define HWIO_SATA_VBU_TN_OHB_CTRL1_HALT_MODE_SHFT                                          0xa
#define HWIO_SATA_VBU_TN_OHB_CTRL1_CRAWL_MODE_BMSK                                       0x200
#define HWIO_SATA_VBU_TN_OHB_CTRL1_CRAWL_MODE_SHFT                                         0x9
#define HWIO_SATA_VBU_TN_OHB_CTRL1_PCI_NP_THRESH_BMSK                                    0x1e0
#define HWIO_SATA_VBU_TN_OHB_CTRL1_PCI_NP_THRESH_SHFT                                      0x5
#define HWIO_SATA_VBU_TN_OHB_CTRL1_BAR_INTERLOCK_MODE_BMSK                                0x10
#define HWIO_SATA_VBU_TN_OHB_CTRL1_BAR_INTERLOCK_MODE_SHFT                                 0x4
#define HWIO_SATA_VBU_TN_OHB_CTRL1_PERIPH_ZLW_EN_BMSK                                      0x8
#define HWIO_SATA_VBU_TN_OHB_CTRL1_PERIPH_ZLW_EN_SHFT                                      0x3
#define HWIO_SATA_VBU_TN_OHB_CTRL1_WRC_OVERRIDE_BMSK                                       0x4
#define HWIO_SATA_VBU_TN_OHB_CTRL1_WRC_OVERRIDE_SHFT                                       0x2
#define HWIO_SATA_VBU_TN_OHB_CTRL1_PIPELINE_DIS_BMSK                                       0x2
#define HWIO_SATA_VBU_TN_OHB_CTRL1_PIPELINE_DIS_SHFT                                       0x1
#define HWIO_SATA_VBU_TN_OHB_CTRL1_PCI_ORD_MODE_EN_BMSK                                    0x1
#define HWIO_SATA_VBU_TN_OHB_CTRL1_PCI_ORD_MODE_EN_SHFT                                    0x0

#define HWIO_SATA_VBU_TN_OHB_CTRL2_ADDR                                             (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000610)
#define HWIO_SATA_VBU_TN_OHB_CTRL2_OFFS                                             (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000610)
#define HWIO_SATA_VBU_TN_OHB_CTRL2_RMSK                                                   0x7f
#define HWIO_SATA_VBU_TN_OHB_CTRL2_IN          \
        in_dword_masked(HWIO_SATA_VBU_TN_OHB_CTRL2_ADDR, HWIO_SATA_VBU_TN_OHB_CTRL2_RMSK)
#define HWIO_SATA_VBU_TN_OHB_CTRL2_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_TN_OHB_CTRL2_ADDR, m)
#define HWIO_SATA_VBU_TN_OHB_CTRL2_OUT(v)      \
        out_dword(HWIO_SATA_VBU_TN_OHB_CTRL2_ADDR,v)
#define HWIO_SATA_VBU_TN_OHB_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_TN_OHB_CTRL2_ADDR,m,v,HWIO_SATA_VBU_TN_OHB_CTRL2_IN)
#define HWIO_SATA_VBU_TN_OHB_CTRL2_SPARE_6_BMSK                                           0x40
#define HWIO_SATA_VBU_TN_OHB_CTRL2_SPARE_6_SHFT                                            0x6
#define HWIO_SATA_VBU_TN_OHB_CTRL2_SPARE_5_BMSK                                           0x20
#define HWIO_SATA_VBU_TN_OHB_CTRL2_SPARE_5_SHFT                                            0x5
#define HWIO_SATA_VBU_TN_OHB_CTRL2_OTT_ALLOC_MODE_BMSK                                    0x18
#define HWIO_SATA_VBU_TN_OHB_CTRL2_OTT_ALLOC_MODE_SHFT                                     0x3
#define HWIO_SATA_VBU_TN_OHB_CTRL2_AORDEREDRD_BMSK                                         0x4
#define HWIO_SATA_VBU_TN_OHB_CTRL2_AORDEREDRD_SHFT                                         0x2
#define HWIO_SATA_VBU_TN_OHB_CTRL2_AORDEREDWR_BMSK                                         0x2
#define HWIO_SATA_VBU_TN_OHB_CTRL2_AORDEREDWR_SHFT                                         0x1
#define HWIO_SATA_VBU_TN_OHB_CTRL2_ADDR_ORD_OVERRIDE_BMSK                                  0x1
#define HWIO_SATA_VBU_TN_OHB_CTRL2_ADDR_ORD_OVERRIDE_SHFT                                  0x0

#define HWIO_SATA_VBU_TN_OPB_n_STATUS_ADDR(n)                                       (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000700 + 0x10 * (n))
#define HWIO_SATA_VBU_TN_OPB_n_STATUS_OFFS(n)                                       (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000700 + 0x10 * (n))
#define HWIO_SATA_VBU_TN_OPB_n_STATUS_RMSK                                                 0x1
#define HWIO_SATA_VBU_TN_OPB_n_STATUS_MAXn                                                   7
#define HWIO_SATA_VBU_TN_OPB_n_STATUS_INI(n)        \
        in_dword_masked(HWIO_SATA_VBU_TN_OPB_n_STATUS_ADDR(n), HWIO_SATA_VBU_TN_OPB_n_STATUS_RMSK)
#define HWIO_SATA_VBU_TN_OPB_n_STATUS_INMI(n,mask)    \
        in_dword_masked(HWIO_SATA_VBU_TN_OPB_n_STATUS_ADDR(n), mask)
#define HWIO_SATA_VBU_TN_OPB_n_STATUS_IDLE_BMSK                                            0x1
#define HWIO_SATA_VBU_TN_OPB_n_STATUS_IDLE_SHFT                                            0x0

#define HWIO_SATA_VBU_TN_OPB_n_CTRL_ADDR(n)                                         (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00000800 + 0x10 * (n))
#define HWIO_SATA_VBU_TN_OPB_n_CTRL_OFFS(n)                                         (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00000800 + 0x10 * (n))
#define HWIO_SATA_VBU_TN_OPB_n_CTRL_RMSK                                                   0xf
#define HWIO_SATA_VBU_TN_OPB_n_CTRL_MAXn                                                     7
#define HWIO_SATA_VBU_TN_OPB_n_CTRL_INI(n)        \
        in_dword_masked(HWIO_SATA_VBU_TN_OPB_n_CTRL_ADDR(n), HWIO_SATA_VBU_TN_OPB_n_CTRL_RMSK)
#define HWIO_SATA_VBU_TN_OPB_n_CTRL_INMI(n,mask)    \
        in_dword_masked(HWIO_SATA_VBU_TN_OPB_n_CTRL_ADDR(n), mask)
#define HWIO_SATA_VBU_TN_OPB_n_CTRL_OUTI(n,val)    \
        out_dword(HWIO_SATA_VBU_TN_OPB_n_CTRL_ADDR(n),val)
#define HWIO_SATA_VBU_TN_OPB_n_CTRL_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SATA_VBU_TN_OPB_n_CTRL_ADDR(n),mask,val,HWIO_SATA_VBU_TN_OPB_n_CTRL_INI(n))
#define HWIO_SATA_VBU_TN_OPB_n_CTRL_CRAWL_MODE_BMSK                                        0x8
#define HWIO_SATA_VBU_TN_OPB_n_CTRL_CRAWL_MODE_SHFT                                        0x3
#define HWIO_SATA_VBU_TN_OPB_n_CTRL_ZERO_WSTRB_OPT_EN_BMSK                                 0x4
#define HWIO_SATA_VBU_TN_OPB_n_CTRL_ZERO_WSTRB_OPT_EN_SHFT                                 0x2
#define HWIO_SATA_VBU_TN_OPB_n_CTRL_ARDBEATNDXEN_MODE_BMSK                                 0x2
#define HWIO_SATA_VBU_TN_OPB_n_CTRL_ARDBEATNDXEN_MODE_SHFT                                 0x1
#define HWIO_SATA_VBU_TN_OPB_n_CTRL_AEARLYWRRESP_EN_BMSK                                   0x1
#define HWIO_SATA_VBU_TN_OPB_n_CTRL_AEARLYWRRESP_EN_SHFT                                   0x0

#define HWIO_SATA_VBU_ERR_STATUS_ADDR                                               (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00010000)
#define HWIO_SATA_VBU_ERR_STATUS_OFFS                                               (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00010000)
#define HWIO_SATA_VBU_ERR_STATUS_RMSK                                                    0xfff
#define HWIO_SATA_VBU_ERR_STATUS_IN          \
        in_dword_masked(HWIO_SATA_VBU_ERR_STATUS_ADDR, HWIO_SATA_VBU_ERR_STATUS_RMSK)
#define HWIO_SATA_VBU_ERR_STATUS_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_ERR_STATUS_ADDR, m)
#define HWIO_SATA_VBU_ERR_STATUS_OB_DECERR_ERR_BMSK                                      0x800
#define HWIO_SATA_VBU_ERR_STATUS_OB_DECERR_ERR_SHFT                                        0xb
#define HWIO_SATA_VBU_ERR_STATUS_OB_SLVERR_ERR_BMSK                                      0x400
#define HWIO_SATA_VBU_ERR_STATUS_OB_SLVERR_ERR_SHFT                                        0xa
#define HWIO_SATA_VBU_ERR_STATUS_OB_LDREX_OKAY_ERR_BMSK                                  0x200
#define HWIO_SATA_VBU_ERR_STATUS_OB_LDREX_OKAY_ERR_SHFT                                    0x9
#define HWIO_SATA_VBU_ERR_STATUS_RXDAT_D1_ERR_BMSK                                       0x100
#define HWIO_SATA_VBU_ERR_STATUS_RXDAT_D1_ERR_SHFT                                         0x8
#define HWIO_SATA_VBU_ERR_STATUS_RXCMD_ADDR_ERR_BMSK                                      0x80
#define HWIO_SATA_VBU_ERR_STATUS_RXCMD_ADDR_ERR_SHFT                                       0x7
#define HWIO_SATA_VBU_ERR_STATUS_RXCMD_SIZE_ERR_BMSK                                      0x40
#define HWIO_SATA_VBU_ERR_STATUS_RXCMD_SIZE_ERR_SHFT                                       0x6
#define HWIO_SATA_VBU_ERR_STATUS_RXCMD_TYPE_ERR_BMSK                                      0x20
#define HWIO_SATA_VBU_ERR_STATUS_RXCMD_TYPE_ERR_SHFT                                       0x5
#define HWIO_SATA_VBU_ERR_STATUS_RXCMD_IC_ERR_BMSK                                        0x10
#define HWIO_SATA_VBU_ERR_STATUS_RXCMD_IC_ERR_SHFT                                         0x4
#define HWIO_SATA_VBU_ERR_STATUS_RXCMD_OC_ERR_BMSK                                         0x8
#define HWIO_SATA_VBU_ERR_STATUS_RXCMD_OC_ERR_SHFT                                         0x3
#define HWIO_SATA_VBU_ERR_STATUS_RXCMD_ENC_ERR_BMSK                                        0x4
#define HWIO_SATA_VBU_ERR_STATUS_RXCMD_ENC_ERR_SHFT                                        0x2
#define HWIO_SATA_VBU_ERR_STATUS_LIVELOCK_ERR_BMSK                                         0x2
#define HWIO_SATA_VBU_ERR_STATUS_LIVELOCK_ERR_SHFT                                         0x1
#define HWIO_SATA_VBU_ERR_STATUS_CFG_ERR_BMSK                                              0x1
#define HWIO_SATA_VBU_ERR_STATUS_CFG_ERR_SHFT                                              0x0

#define HWIO_SATA_VBU_ERR_CLR_ADDR                                                  (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00010008)
#define HWIO_SATA_VBU_ERR_CLR_OFFS                                                  (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00010008)
#define HWIO_SATA_VBU_ERR_CLR_RMSK                                                         0x1
#define HWIO_SATA_VBU_ERR_CLR_OUT(v)      \
        out_dword(HWIO_SATA_VBU_ERR_CLR_ADDR,v)
#define HWIO_SATA_VBU_ERR_CLR_CLR_ERR_BMSK                                                 0x1
#define HWIO_SATA_VBU_ERR_CLR_CLR_ERR_SHFT                                                 0x0

#define HWIO_SATA_VBU_ERR_CTRL_ADDR                                                 (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00010010)
#define HWIO_SATA_VBU_ERR_CTRL_OFFS                                                 (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00010010)
#define HWIO_SATA_VBU_ERR_CTRL_RMSK                                                      0xfff
#define HWIO_SATA_VBU_ERR_CTRL_IN          \
        in_dword_masked(HWIO_SATA_VBU_ERR_CTRL_ADDR, HWIO_SATA_VBU_ERR_CTRL_RMSK)
#define HWIO_SATA_VBU_ERR_CTRL_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_ERR_CTRL_ADDR, m)
#define HWIO_SATA_VBU_ERR_CTRL_OUT(v)      \
        out_dword(HWIO_SATA_VBU_ERR_CTRL_ADDR,v)
#define HWIO_SATA_VBU_ERR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_ERR_CTRL_ADDR,m,v,HWIO_SATA_VBU_ERR_CTRL_IN)
#define HWIO_SATA_VBU_ERR_CTRL_MASK_OB_DECERR_ERR_BMSK                                   0x800
#define HWIO_SATA_VBU_ERR_CTRL_MASK_OB_DECERR_ERR_SHFT                                     0xb
#define HWIO_SATA_VBU_ERR_CTRL_MASK_OB_SLVERR_ERR_BMSK                                   0x400
#define HWIO_SATA_VBU_ERR_CTRL_MASK_OB_SLVERR_ERR_SHFT                                     0xa
#define HWIO_SATA_VBU_ERR_CTRL_MASK_OB_LDREX_OKAY_ERR_BMSK                               0x200
#define HWIO_SATA_VBU_ERR_CTRL_MASK_OB_LDREX_OKAY_ERR_SHFT                                 0x9
#define HWIO_SATA_VBU_ERR_CTRL_MASK_RXDAT_D1_ERR_BMSK                                    0x100
#define HWIO_SATA_VBU_ERR_CTRL_MASK_RXDAT_D1_ERR_SHFT                                      0x8
#define HWIO_SATA_VBU_ERR_CTRL_MASK_RXCMD_ADDR_ERR_BMSK                                   0x80
#define HWIO_SATA_VBU_ERR_CTRL_MASK_RXCMD_ADDR_ERR_SHFT                                    0x7
#define HWIO_SATA_VBU_ERR_CTRL_MASK_RXCMD_SIZE_ERR_BMSK                                   0x40
#define HWIO_SATA_VBU_ERR_CTRL_MASK_RXCMD_SIZE_ERR_SHFT                                    0x6
#define HWIO_SATA_VBU_ERR_CTRL_MASK_RXCMD_TYPE_ERR_BMSK                                   0x20
#define HWIO_SATA_VBU_ERR_CTRL_MASK_RXCMD_TYPE_ERR_SHFT                                    0x5
#define HWIO_SATA_VBU_ERR_CTRL_MASK_RXCMD_IC_ERR_BMSK                                     0x10
#define HWIO_SATA_VBU_ERR_CTRL_MASK_RXCMD_IC_ERR_SHFT                                      0x4
#define HWIO_SATA_VBU_ERR_CTRL_MASK_RXCMD_OC_ERR_BMSK                                      0x8
#define HWIO_SATA_VBU_ERR_CTRL_MASK_RXCMD_OC_ERR_SHFT                                      0x3
#define HWIO_SATA_VBU_ERR_CTRL_MASK_RXCMD_ENC_ERR_BMSK                                     0x4
#define HWIO_SATA_VBU_ERR_CTRL_MASK_RXCMD_ENC_ERR_SHFT                                     0x2
#define HWIO_SATA_VBU_ERR_CTRL_MASK_LIVELOCK_ERR_BMSK                                      0x2
#define HWIO_SATA_VBU_ERR_CTRL_MASK_LIVELOCK_ERR_SHFT                                      0x1
#define HWIO_SATA_VBU_ERR_CTRL_MASK_CFG_ERR_BMSK                                           0x1
#define HWIO_SATA_VBU_ERR_CTRL_MASK_CFG_ERR_SHFT                                           0x0

#define HWIO_SATA_VBU_INT_CTRL_ADDR                                                 (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00010018)
#define HWIO_SATA_VBU_INT_CTRL_OFFS                                                 (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00010018)
#define HWIO_SATA_VBU_INT_CTRL_RMSK                                                      0xfff
#define HWIO_SATA_VBU_INT_CTRL_IN          \
        in_dword_masked(HWIO_SATA_VBU_INT_CTRL_ADDR, HWIO_SATA_VBU_INT_CTRL_RMSK)
#define HWIO_SATA_VBU_INT_CTRL_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_INT_CTRL_ADDR, m)
#define HWIO_SATA_VBU_INT_CTRL_OUT(v)      \
        out_dword(HWIO_SATA_VBU_INT_CTRL_ADDR,v)
#define HWIO_SATA_VBU_INT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SATA_VBU_INT_CTRL_ADDR,m,v,HWIO_SATA_VBU_INT_CTRL_IN)
#define HWIO_SATA_VBU_INT_CTRL_INT_OB_DECERR_ERR_BMSK                                    0x800
#define HWIO_SATA_VBU_INT_CTRL_INT_OB_DECERR_ERR_SHFT                                      0xb
#define HWIO_SATA_VBU_INT_CTRL_INT_OB_SLVERR_ERR_BMSK                                    0x400
#define HWIO_SATA_VBU_INT_CTRL_INT_OB_SLVERR_ERR_SHFT                                      0xa
#define HWIO_SATA_VBU_INT_CTRL_INT_OB_LDREX_OKAY_ERR_BMSK                                0x200
#define HWIO_SATA_VBU_INT_CTRL_INT_OB_LDREX_OKAY_ERR_SHFT                                  0x9
#define HWIO_SATA_VBU_INT_CTRL_INT_RXDAT_D1_ERR_BMSK                                     0x100
#define HWIO_SATA_VBU_INT_CTRL_INT_RXDAT_D1_ERR_SHFT                                       0x8
#define HWIO_SATA_VBU_INT_CTRL_INT_RXCMD_ADDR_ERR_BMSK                                    0x80
#define HWIO_SATA_VBU_INT_CTRL_INT_RXCMD_ADDR_ERR_SHFT                                     0x7
#define HWIO_SATA_VBU_INT_CTRL_INT_RXCMD_SIZE_ERR_BMSK                                    0x40
#define HWIO_SATA_VBU_INT_CTRL_INT_RXCMD_SIZE_ERR_SHFT                                     0x6
#define HWIO_SATA_VBU_INT_CTRL_INT_RXCMD_TYPE_ERR_BMSK                                    0x20
#define HWIO_SATA_VBU_INT_CTRL_INT_RXCMD_TYPE_ERR_SHFT                                     0x5
#define HWIO_SATA_VBU_INT_CTRL_INT_RXCMD_IC_ERR_BMSK                                      0x10
#define HWIO_SATA_VBU_INT_CTRL_INT_RXCMD_IC_ERR_SHFT                                       0x4
#define HWIO_SATA_VBU_INT_CTRL_INT_RXCMD_OC_ERR_BMSK                                       0x8
#define HWIO_SATA_VBU_INT_CTRL_INT_RXCMD_OC_ERR_SHFT                                       0x3
#define HWIO_SATA_VBU_INT_CTRL_INT_RXCMD_ENC_ERR_BMSK                                      0x4
#define HWIO_SATA_VBU_INT_CTRL_INT_RXCMD_ENC_ERR_SHFT                                      0x2
#define HWIO_SATA_VBU_INT_CTRL_INT_LIVELOCK_ERR_BMSK                                       0x2
#define HWIO_SATA_VBU_INT_CTRL_INT_LIVELOCK_ERR_SHFT                                       0x1
#define HWIO_SATA_VBU_INT_CTRL_INT_CFG_ERR_BMSK                                            0x1
#define HWIO_SATA_VBU_INT_CTRL_INT_CFG_ERR_SHFT                                            0x0

#define HWIO_SATA_VBU_ERR_CAP_0_ADDR                                                (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00010030)
#define HWIO_SATA_VBU_ERR_CAP_0_OFFS                                                (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00010030)
#define HWIO_SATA_VBU_ERR_CAP_0_RMSK                                                0xffffffff
#define HWIO_SATA_VBU_ERR_CAP_0_IN          \
        in_dword_masked(HWIO_SATA_VBU_ERR_CAP_0_ADDR, HWIO_SATA_VBU_ERR_CAP_0_RMSK)
#define HWIO_SATA_VBU_ERR_CAP_0_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_ERR_CAP_0_ADDR, m)
#define HWIO_SATA_VBU_ERR_CAP_0_ERR_ADDR_LO_BMSK                                    0xffffffff
#define HWIO_SATA_VBU_ERR_CAP_0_ERR_ADDR_LO_SHFT                                           0x0

#define HWIO_SATA_VBU_ERR_CAP_1_ADDR                                                (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00010038)
#define HWIO_SATA_VBU_ERR_CAP_1_OFFS                                                (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00010038)
#define HWIO_SATA_VBU_ERR_CAP_1_RMSK                                                0xffffffff
#define HWIO_SATA_VBU_ERR_CAP_1_IN          \
        in_dword_masked(HWIO_SATA_VBU_ERR_CAP_1_ADDR, HWIO_SATA_VBU_ERR_CAP_1_RMSK)
#define HWIO_SATA_VBU_ERR_CAP_1_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_ERR_CAP_1_ADDR, m)
#define HWIO_SATA_VBU_ERR_CAP_1_ERR_SYNDROME_BMSK                                   0xff000000
#define HWIO_SATA_VBU_ERR_CAP_1_ERR_SYNDROME_SHFT                                         0x18
#define HWIO_SATA_VBU_ERR_CAP_1_ERR_XFER_SIZE_BMSK                                    0xf00000
#define HWIO_SATA_VBU_ERR_CAP_1_ERR_XFER_SIZE_SHFT                                        0x14
#define HWIO_SATA_VBU_ERR_CAP_1_ERR_NONPOSTED_BMSK                                     0x80000
#define HWIO_SATA_VBU_ERR_CAP_1_ERR_NONPOSTED_SHFT                                        0x13
#define HWIO_SATA_VBU_ERR_CAP_1_ERR_XFER_TYPE_BMSK                                     0x60000
#define HWIO_SATA_VBU_ERR_CAP_1_ERR_XFER_TYPE_SHFT                                        0x11
#define HWIO_SATA_VBU_ERR_CAP_1_ERR_EXCLUSIVE_BMSK                                     0x10000
#define HWIO_SATA_VBU_ERR_CAP_1_ERR_EXCLUSIVE_SHFT                                        0x10
#define HWIO_SATA_VBU_ERR_CAP_1_ERR_ADDR_HI_BMSK                                        0xffff
#define HWIO_SATA_VBU_ERR_CAP_1_ERR_ADDR_HI_SHFT                                           0x0

#define HWIO_SATA_VBU_ERR_CAP_2_ADDR                                                (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00010040)
#define HWIO_SATA_VBU_ERR_CAP_2_OFFS                                                (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00010040)
#define HWIO_SATA_VBU_ERR_CAP_2_RMSK                                                0xffffffff
#define HWIO_SATA_VBU_ERR_CAP_2_IN          \
        in_dword_masked(HWIO_SATA_VBU_ERR_CAP_2_ADDR, HWIO_SATA_VBU_ERR_CAP_2_RMSK)
#define HWIO_SATA_VBU_ERR_CAP_2_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_ERR_CAP_2_ADDR, m)
#define HWIO_SATA_VBU_ERR_CAP_2_ERR_CMD_BMSK                                        0xfc000000
#define HWIO_SATA_VBU_ERR_CAP_2_ERR_CMD_SHFT                                              0x1a
#define HWIO_SATA_VBU_ERR_CAP_2_ERR_BID_BMSK                                         0x3c00000
#define HWIO_SATA_VBU_ERR_CAP_2_ERR_BID_SHFT                                              0x16
#define HWIO_SATA_VBU_ERR_CAP_2_ERR_PID_BMSK                                          0x3f8000
#define HWIO_SATA_VBU_ERR_CAP_2_ERR_PID_SHFT                                               0xf
#define HWIO_SATA_VBU_ERR_CAP_2_ERR_MID_BMSK                                            0x7f80
#define HWIO_SATA_VBU_ERR_CAP_2_ERR_MID_SHFT                                               0x7
#define HWIO_SATA_VBU_ERR_CAP_2_ERR_TID_BMSK                                              0x7f
#define HWIO_SATA_VBU_ERR_CAP_2_ERR_TID_SHFT                                               0x0

#define HWIO_SATA_VBU_ERR_CAP_3_ADDR                                                (SATA_VBU_HWK0_SATA_REGS_REG_BASE      + 0x00010048)
#define HWIO_SATA_VBU_ERR_CAP_3_OFFS                                                (SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS + 0x00010048)
#define HWIO_SATA_VBU_ERR_CAP_3_RMSK                                                0xffffffff
#define HWIO_SATA_VBU_ERR_CAP_3_IN          \
        in_dword_masked(HWIO_SATA_VBU_ERR_CAP_3_ADDR, HWIO_SATA_VBU_ERR_CAP_3_RMSK)
#define HWIO_SATA_VBU_ERR_CAP_3_INM(m)      \
        in_dword_masked(HWIO_SATA_VBU_ERR_CAP_3_ADDR, m)
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_VMID_BMSK                                       0xff000000
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_VMID_SHFT                                             0x18
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_INST_BMSK                                         0x800000
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_INST_SHFT                                             0x17
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_PD_BMSK                                           0x400000
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_PD_SHFT                                               0x16
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_INTVAL_BMSK                                       0x300000
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_INTVAL_SHFT                                           0x14
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_SPECRDEN_BMSK                                      0x80000
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_SPECRDEN_SHFT                                         0x13
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_MSS_BMSK                                           0x40000
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_MSS_SHFT                                              0x12
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_PRECISE_BMSK                                       0x20000
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_PRECISE_SHFT                                          0x11
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_PORTMREL_BMSK                                      0x10000
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_PORTMREL_SHFT                                         0x10
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_PRI_BMSK                                            0xc000
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_PRI_SHFT                                               0xe
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_NSPROT_BMSK                                         0x2000
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_NSPROT_SHFT                                            0xd
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_DEVTYPE_BMSK                                        0x1800
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_DEVTYPE_SHFT                                           0xb
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_DEV_BMSK                                             0x400
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_DEV_SHFT                                               0xa
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_IT_BMSK                                              0x200
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_IT_SHFT                                                0x9
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_OT_BMSK                                              0x100
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_OT_SHFT                                                0x8
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_IWT_BMSK                                              0x80
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_IWT_SHFT                                               0x7
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_OWT_BMSK                                              0x40
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_OWT_SHFT                                               0x6
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_IA_BMSK                                               0x20
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_IA_SHFT                                                0x5
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_OA_BMSK                                               0x10
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_OA_SHFT                                                0x4
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_IS_BMSK                                                0x8
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_IS_SHFT                                                0x3
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_OS_BMSK                                                0x4
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_OS_SHFT                                                0x2
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_IC_BMSK                                                0x2
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_IC_SHFT                                                0x1
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_OC_BMSK                                                0x1
#define HWIO_SATA_VBU_ERR_CAP_3_ERR_OC_SHFT                                                0x0

/*----------------------------------------------------------------------------
 * MODULE: SYS_VBU_HWK0_SYSFAB_REGS
 *--------------------------------------------------------------------------*/

#define SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE                                          (SYS_VBU_HWK0_SYSFAB_REGS_BASE      + 0x00000000)
#define SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS                                     0x00000000

#define HWIO_SYS_VBU_HW_VERSION_ADDR                                               (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000000)
#define HWIO_SYS_VBU_HW_VERSION_OFFS                                               (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000000)
#define HWIO_SYS_VBU_HW_VERSION_RMSK                                               0xffffffff
#define HWIO_SYS_VBU_HW_VERSION_IN          \
        in_dword_masked(HWIO_SYS_VBU_HW_VERSION_ADDR, HWIO_SYS_VBU_HW_VERSION_RMSK)
#define HWIO_SYS_VBU_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_HW_VERSION_ADDR, m)
#define HWIO_SYS_VBU_HW_VERSION_MAJOR_BMSK                                         0xf0000000
#define HWIO_SYS_VBU_HW_VERSION_MAJOR_SHFT                                               0x1c
#define HWIO_SYS_VBU_HW_VERSION_MINOR_BMSK                                          0xfff0000
#define HWIO_SYS_VBU_HW_VERSION_MINOR_SHFT                                               0x10
#define HWIO_SYS_VBU_HW_VERSION_STEP_BMSK                                              0xffff
#define HWIO_SYS_VBU_HW_VERSION_STEP_SHFT                                                 0x0

#define HWIO_SYS_VBU_HW_CORE_ID_ADDR                                               (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000008)
#define HWIO_SYS_VBU_HW_CORE_ID_OFFS                                               (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000008)
#define HWIO_SYS_VBU_HW_CORE_ID_RMSK                                               0xffffffff
#define HWIO_SYS_VBU_HW_CORE_ID_IN          \
        in_dword_masked(HWIO_SYS_VBU_HW_CORE_ID_ADDR, HWIO_SYS_VBU_HW_CORE_ID_RMSK)
#define HWIO_SYS_VBU_HW_CORE_ID_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_HW_CORE_ID_ADDR, m)
#define HWIO_SYS_VBU_HW_CORE_ID_MAJOR_BMSK                                         0xff000000
#define HWIO_SYS_VBU_HW_CORE_ID_MAJOR_SHFT                                               0x18
#define HWIO_SYS_VBU_HW_CORE_ID_MINOR_BMSK                                           0xff0000
#define HWIO_SYS_VBU_HW_CORE_ID_MINOR_SHFT                                               0x10
#define HWIO_SYS_VBU_HW_CORE_ID_CONFIG_BMSK                                            0xff00
#define HWIO_SYS_VBU_HW_CORE_ID_CONFIG_SHFT                                               0x8
#define HWIO_SYS_VBU_HW_CORE_ID_INSTANCE_BMSK                                            0xff
#define HWIO_SYS_VBU_HW_CORE_ID_INSTANCE_SHFT                                             0x0

#define HWIO_SYS_VBU_SEC_CTRL_ADDR                                                 (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000010)
#define HWIO_SYS_VBU_SEC_CTRL_OFFS                                                 (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000010)
#define HWIO_SYS_VBU_SEC_CTRL_RMSK                                                        0x3
#define HWIO_SYS_VBU_SEC_CTRL_IN          \
        in_dword_masked(HWIO_SYS_VBU_SEC_CTRL_ADDR, HWIO_SYS_VBU_SEC_CTRL_RMSK)
#define HWIO_SYS_VBU_SEC_CTRL_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_SEC_CTRL_ADDR, m)
#define HWIO_SYS_VBU_SEC_CTRL_OUT(v)      \
        out_dword(HWIO_SYS_VBU_SEC_CTRL_ADDR,v)
#define HWIO_SYS_VBU_SEC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_SEC_CTRL_ADDR,m,v,HWIO_SYS_VBU_SEC_CTRL_IN)
#define HWIO_SYS_VBU_SEC_CTRL_EN_NS_FAULTMGMT_BMSK                                        0x2
#define HWIO_SYS_VBU_SEC_CTRL_EN_NS_FAULTMGMT_SHFT                                        0x1
#define HWIO_SYS_VBU_SEC_CTRL_EN_NS_BOOT_BMSK                                             0x1
#define HWIO_SYS_VBU_SEC_CTRL_EN_NS_BOOT_SHFT                                             0x0

#define HWIO_SYS_VBU_IHB_CLKON_ADDR                                                (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000020)
#define HWIO_SYS_VBU_IHB_CLKON_OFFS                                                (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000020)
#define HWIO_SYS_VBU_IHB_CLKON_RMSK                                                0x80ff00ff
#define HWIO_SYS_VBU_IHB_CLKON_IN          \
        in_dword_masked(HWIO_SYS_VBU_IHB_CLKON_ADDR, HWIO_SYS_VBU_IHB_CLKON_RMSK)
#define HWIO_SYS_VBU_IHB_CLKON_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_IHB_CLKON_ADDR, m)
#define HWIO_SYS_VBU_IHB_CLKON_OUT(v)      \
        out_dword(HWIO_SYS_VBU_IHB_CLKON_ADDR,v)
#define HWIO_SYS_VBU_IHB_CLKON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_IHB_CLKON_ADDR,m,v,HWIO_SYS_VBU_IHB_CLKON_IN)
#define HWIO_SYS_VBU_IHB_CLKON_CLKON_EN_BMSK                                       0x80000000
#define HWIO_SYS_VBU_IHB_CLKON_CLKON_EN_SHFT                                             0x1f
#define HWIO_SYS_VBU_IHB_CLKON_DELAY_BMSK                                            0xff0000
#define HWIO_SYS_VBU_IHB_CLKON_DELAY_SHFT                                                0x10
#define HWIO_SYS_VBU_IHB_CLKON_HYSTERESIS_BMSK                                           0xff
#define HWIO_SYS_VBU_IHB_CLKON_HYSTERESIS_SHFT                                            0x0

#define HWIO_SYS_VBU_OHB_CLKON_ADDR                                                (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000028)
#define HWIO_SYS_VBU_OHB_CLKON_OFFS                                                (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000028)
#define HWIO_SYS_VBU_OHB_CLKON_RMSK                                                0x80ff00ff
#define HWIO_SYS_VBU_OHB_CLKON_IN          \
        in_dword_masked(HWIO_SYS_VBU_OHB_CLKON_ADDR, HWIO_SYS_VBU_OHB_CLKON_RMSK)
#define HWIO_SYS_VBU_OHB_CLKON_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_OHB_CLKON_ADDR, m)
#define HWIO_SYS_VBU_OHB_CLKON_OUT(v)      \
        out_dword(HWIO_SYS_VBU_OHB_CLKON_ADDR,v)
#define HWIO_SYS_VBU_OHB_CLKON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_OHB_CLKON_ADDR,m,v,HWIO_SYS_VBU_OHB_CLKON_IN)
#define HWIO_SYS_VBU_OHB_CLKON_CLKON_EN_BMSK                                       0x80000000
#define HWIO_SYS_VBU_OHB_CLKON_CLKON_EN_SHFT                                             0x1f
#define HWIO_SYS_VBU_OHB_CLKON_DELAY_BMSK                                            0xff0000
#define HWIO_SYS_VBU_OHB_CLKON_DELAY_SHFT                                                0x10
#define HWIO_SYS_VBU_OHB_CLKON_HYSTERESIS_BMSK                                           0xff
#define HWIO_SYS_VBU_OHB_CLKON_HYSTERESIS_SHFT                                            0x0

#define HWIO_SYS_VBU_ICN_IPB_n_CLKON_ADDR(n)                                       (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000030 + 0x8 * (n))
#define HWIO_SYS_VBU_ICN_IPB_n_CLKON_OFFS(n)                                       (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000030 + 0x8 * (n))
#define HWIO_SYS_VBU_ICN_IPB_n_CLKON_RMSK                                          0x80ff00ff
#define HWIO_SYS_VBU_ICN_IPB_n_CLKON_MAXn                                                   2
#define HWIO_SYS_VBU_ICN_IPB_n_CLKON_INI(n)        \
        in_dword_masked(HWIO_SYS_VBU_ICN_IPB_n_CLKON_ADDR(n), HWIO_SYS_VBU_ICN_IPB_n_CLKON_RMSK)
#define HWIO_SYS_VBU_ICN_IPB_n_CLKON_INMI(n,mask)    \
        in_dword_masked(HWIO_SYS_VBU_ICN_IPB_n_CLKON_ADDR(n), mask)
#define HWIO_SYS_VBU_ICN_IPB_n_CLKON_OUTI(n,val)    \
        out_dword(HWIO_SYS_VBU_ICN_IPB_n_CLKON_ADDR(n),val)
#define HWIO_SYS_VBU_ICN_IPB_n_CLKON_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SYS_VBU_ICN_IPB_n_CLKON_ADDR(n),mask,val,HWIO_SYS_VBU_ICN_IPB_n_CLKON_INI(n))
#define HWIO_SYS_VBU_ICN_IPB_n_CLKON_CLKON_EN_BMSK                                 0x80000000
#define HWIO_SYS_VBU_ICN_IPB_n_CLKON_CLKON_EN_SHFT                                       0x1f
#define HWIO_SYS_VBU_ICN_IPB_n_CLKON_DELAY_BMSK                                      0xff0000
#define HWIO_SYS_VBU_ICN_IPB_n_CLKON_DELAY_SHFT                                          0x10
#define HWIO_SYS_VBU_ICN_IPB_n_CLKON_HYSTERESIS_BMSK                                     0xff
#define HWIO_SYS_VBU_ICN_IPB_n_CLKON_HYSTERESIS_SHFT                                      0x0

#define HWIO_SYS_VBU_TN_OPB_n_CLKON_ADDR(n)                                        (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000080 + 0x8 * (n))
#define HWIO_SYS_VBU_TN_OPB_n_CLKON_OFFS(n)                                        (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000080 + 0x8 * (n))
#define HWIO_SYS_VBU_TN_OPB_n_CLKON_RMSK                                           0x80ff00ff
#define HWIO_SYS_VBU_TN_OPB_n_CLKON_MAXn                                                    1
#define HWIO_SYS_VBU_TN_OPB_n_CLKON_INI(n)        \
        in_dword_masked(HWIO_SYS_VBU_TN_OPB_n_CLKON_ADDR(n), HWIO_SYS_VBU_TN_OPB_n_CLKON_RMSK)
#define HWIO_SYS_VBU_TN_OPB_n_CLKON_INMI(n,mask)    \
        in_dword_masked(HWIO_SYS_VBU_TN_OPB_n_CLKON_ADDR(n), mask)
#define HWIO_SYS_VBU_TN_OPB_n_CLKON_OUTI(n,val)    \
        out_dword(HWIO_SYS_VBU_TN_OPB_n_CLKON_ADDR(n),val)
#define HWIO_SYS_VBU_TN_OPB_n_CLKON_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SYS_VBU_TN_OPB_n_CLKON_ADDR(n),mask,val,HWIO_SYS_VBU_TN_OPB_n_CLKON_INI(n))
#define HWIO_SYS_VBU_TN_OPB_n_CLKON_CLKON_EN_BMSK                                  0x80000000
#define HWIO_SYS_VBU_TN_OPB_n_CLKON_CLKON_EN_SHFT                                        0x1f
#define HWIO_SYS_VBU_TN_OPB_n_CLKON_DELAY_BMSK                                       0xff0000
#define HWIO_SYS_VBU_TN_OPB_n_CLKON_DELAY_SHFT                                           0x10
#define HWIO_SYS_VBU_TN_OPB_n_CLKON_HYSTERESIS_BMSK                                      0xff
#define HWIO_SYS_VBU_TN_OPB_n_CLKON_HYSTERESIS_SHFT                                       0x0

#define HWIO_SYS_VBU_CGC_CTRL_ADDR                                                 (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x000000c0)
#define HWIO_SYS_VBU_CGC_CTRL_OFFS                                                 (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x000000c0)
#define HWIO_SYS_VBU_CGC_CTRL_RMSK                                                      0x1ff
#define HWIO_SYS_VBU_CGC_CTRL_IN          \
        in_dword_masked(HWIO_SYS_VBU_CGC_CTRL_ADDR, HWIO_SYS_VBU_CGC_CTRL_RMSK)
#define HWIO_SYS_VBU_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_CGC_CTRL_ADDR, m)
#define HWIO_SYS_VBU_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_SYS_VBU_CGC_CTRL_ADDR,v)
#define HWIO_SYS_VBU_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_CGC_CTRL_ADDR,m,v,HWIO_SYS_VBU_CGC_CTRL_IN)
#define HWIO_SYS_VBU_CGC_CTRL_HYST_CNT_BMSK                                             0x1f8
#define HWIO_SYS_VBU_CGC_CTRL_HYST_CNT_SHFT                                               0x3
#define HWIO_SYS_VBU_CGC_CTRL_SW_CLK_CTRL_BMSK                                            0x4
#define HWIO_SYS_VBU_CGC_CTRL_SW_CLK_CTRL_SHFT                                            0x2
#define HWIO_SYS_VBU_CGC_CTRL_SW_CLK_EN_BMSK                                              0x2
#define HWIO_SYS_VBU_CGC_CTRL_SW_CLK_EN_SHFT                                              0x1
#define HWIO_SYS_VBU_CGC_CTRL_CLK_DIS_BMSK                                                0x1
#define HWIO_SYS_VBU_CGC_CTRL_CLK_DIS_SHFT                                                0x0

#define HWIO_SYS_VBU_ICN_TOKEN_CNT_ADDR                                            (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x000000d0)
#define HWIO_SYS_VBU_ICN_TOKEN_CNT_OFFS                                            (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x000000d0)
#define HWIO_SYS_VBU_ICN_TOKEN_CNT_RMSK                                               0x70707
#define HWIO_SYS_VBU_ICN_TOKEN_CNT_IN          \
        in_dword_masked(HWIO_SYS_VBU_ICN_TOKEN_CNT_ADDR, HWIO_SYS_VBU_ICN_TOKEN_CNT_RMSK)
#define HWIO_SYS_VBU_ICN_TOKEN_CNT_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_ICN_TOKEN_CNT_ADDR, m)
#define HWIO_SYS_VBU_ICN_TOKEN_CNT_OUT(v)      \
        out_dword(HWIO_SYS_VBU_ICN_TOKEN_CNT_ADDR,v)
#define HWIO_SYS_VBU_ICN_TOKEN_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_ICN_TOKEN_CNT_ADDR,m,v,HWIO_SYS_VBU_ICN_TOKEN_CNT_IN)
#define HWIO_SYS_VBU_ICN_TOKEN_CNT_ICN_CMD_CH_BMSK                                    0x70000
#define HWIO_SYS_VBU_ICN_TOKEN_CNT_ICN_CMD_CH_SHFT                                       0x10
#define HWIO_SYS_VBU_ICN_TOKEN_CNT_ICN_RSLT_CH_BMSK                                     0x700
#define HWIO_SYS_VBU_ICN_TOKEN_CNT_ICN_RSLT_CH_SHFT                                       0x8
#define HWIO_SYS_VBU_ICN_TOKEN_CNT_ICN_WDAT_CH_BMSK                                       0x7
#define HWIO_SYS_VBU_ICN_TOKEN_CNT_ICN_WDAT_CH_SHFT                                       0x0

#define HWIO_SYS_VBU_TN_TOKEN_CNT_ADDR                                             (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x000000d8)
#define HWIO_SYS_VBU_TN_TOKEN_CNT_OFFS                                             (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x000000d8)
#define HWIO_SYS_VBU_TN_TOKEN_CNT_RMSK                                                  0x707
#define HWIO_SYS_VBU_TN_TOKEN_CNT_IN          \
        in_dword_masked(HWIO_SYS_VBU_TN_TOKEN_CNT_ADDR, HWIO_SYS_VBU_TN_TOKEN_CNT_RMSK)
#define HWIO_SYS_VBU_TN_TOKEN_CNT_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_TN_TOKEN_CNT_ADDR, m)
#define HWIO_SYS_VBU_TN_TOKEN_CNT_OUT(v)      \
        out_dword(HWIO_SYS_VBU_TN_TOKEN_CNT_ADDR,v)
#define HWIO_SYS_VBU_TN_TOKEN_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_TN_TOKEN_CNT_ADDR,m,v,HWIO_SYS_VBU_TN_TOKEN_CNT_IN)
#define HWIO_SYS_VBU_TN_TOKEN_CNT_TN_RSLT_CH_BMSK                                       0x700
#define HWIO_SYS_VBU_TN_TOKEN_CNT_TN_RSLT_CH_SHFT                                         0x8
#define HWIO_SYS_VBU_TN_TOKEN_CNT_TN_RDAT_CH_BMSK                                         0x7
#define HWIO_SYS_VBU_TN_TOKEN_CNT_TN_RDAT_CH_SHFT                                         0x0

#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n)                         (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000100 + 0x20 * (n))
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_OFFS(n)                         (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000100 + 0x20 * (n))
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_RMSK                            0xfffff001
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_MAXn                                     1
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_INI(n)        \
        in_dword_masked(HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n), HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_RMSK)
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_INMI(n,mask)    \
        in_dword_masked(HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n), mask)
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_OUTI(n,val)    \
        out_dword(HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n),val)
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_ADDR(n),mask,val,HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_INI(n))
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_START_ADDR_LO_BMSK          0xfffff000
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_START_ADDR_LO_SHFT                 0xc
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_EN_BMSK                            0x1
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_LO_WIN_EN_SHFT                            0x0

#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n)                         (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000108 + 0x20 * (n))
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_OFFS(n)                         (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000108 + 0x20 * (n))
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_RMSK                                 0xfff
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_MAXn                                     1
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_INI(n)        \
        in_dword_masked(HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n), HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_RMSK)
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_INMI(n,mask)    \
        in_dword_masked(HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n), mask)
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_OUTI(n,val)    \
        out_dword(HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n),val)
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_ADDR(n),mask,val,HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_INI(n))
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_WIN_START_ADDR_HI_BMSK               0xfff
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_START_ADDR_HI_WIN_START_ADDR_HI_SHFT                 0x0

#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n)                           (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000110 + 0x20 * (n))
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_OFFS(n)                           (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000110 + 0x20 * (n))
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_RMSK                              0xfffff000
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_MAXn                                       1
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_INI(n)        \
        in_dword_masked(HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n), HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_RMSK)
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_INMI(n,mask)    \
        in_dword_masked(HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n), mask)
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_OUTI(n,val)    \
        out_dword(HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n),val)
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_ADDR(n),mask,val,HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_INI(n))
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_WIN_END_ADDR_LO_BMSK              0xfffff000
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_LO_WIN_END_ADDR_LO_SHFT                     0xc

#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n)                           (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000118 + 0x20 * (n))
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_OFFS(n)                           (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000118 + 0x20 * (n))
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_RMSK                                   0xfff
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_MAXn                                       1
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_INI(n)        \
        in_dword_masked(HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n), HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_RMSK)
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_INMI(n,mask)    \
        in_dword_masked(HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n), mask)
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_OUTI(n,val)    \
        out_dword(HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n),val)
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_ADDR(n),mask,val,HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_INI(n))
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_WIN_END_ADDR_HI_BMSK                   0xfff
#define HWIO_SYS_VBU_TN_OPB_n_WINDOW_END_ADDR_HI_WIN_END_ADDR_HI_SHFT                     0x0

#define HWIO_SYS_VBU_ERR_INJ_ADDR                                                  (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000240)
#define HWIO_SYS_VBU_ERR_INJ_OFFS                                                  (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000240)
#define HWIO_SYS_VBU_ERR_INJ_RMSK                                                       0xfff
#define HWIO_SYS_VBU_ERR_INJ_OUT(v)      \
        out_dword(HWIO_SYS_VBU_ERR_INJ_ADDR,v)
#define HWIO_SYS_VBU_ERR_INJ_INJ_OB_DECERR_ERR_BMSK                                     0x800
#define HWIO_SYS_VBU_ERR_INJ_INJ_OB_DECERR_ERR_SHFT                                       0xb
#define HWIO_SYS_VBU_ERR_INJ_INJ_OB_SLVERR_ERR_BMSK                                     0x400
#define HWIO_SYS_VBU_ERR_INJ_INJ_OB_SLVERR_ERR_SHFT                                       0xa
#define HWIO_SYS_VBU_ERR_INJ_INJ_OB_LDREX_OKAY_ERR_BMSK                                 0x200
#define HWIO_SYS_VBU_ERR_INJ_INJ_OB_LDREX_OKAY_ERR_SHFT                                   0x9
#define HWIO_SYS_VBU_ERR_INJ_INJ_RXDAT_D1_ERR_BMSK                                      0x100
#define HWIO_SYS_VBU_ERR_INJ_INJ_RXDAT_D1_ERR_SHFT                                        0x8
#define HWIO_SYS_VBU_ERR_INJ_INJ_RXCMD_ADDR_ERR_BMSK                                     0x80
#define HWIO_SYS_VBU_ERR_INJ_INJ_RXCMD_ADDR_ERR_SHFT                                      0x7
#define HWIO_SYS_VBU_ERR_INJ_INJ_RXCMD_SIZE_ERR_BMSK                                     0x40
#define HWIO_SYS_VBU_ERR_INJ_INJ_RXCMD_SIZE_ERR_SHFT                                      0x6
#define HWIO_SYS_VBU_ERR_INJ_INJ_RXCMD_TYPE_ERR_BMSK                                     0x20
#define HWIO_SYS_VBU_ERR_INJ_INJ_RXCMD_TYPE_ERR_SHFT                                      0x5
#define HWIO_SYS_VBU_ERR_INJ_INJ_RXCMD_IC_ERR_BMSK                                       0x10
#define HWIO_SYS_VBU_ERR_INJ_INJ_RXCMD_IC_ERR_SHFT                                        0x4
#define HWIO_SYS_VBU_ERR_INJ_INJ_RXCMD_OC_ERR_BMSK                                        0x8
#define HWIO_SYS_VBU_ERR_INJ_INJ_RXCMD_OC_ERR_SHFT                                        0x3
#define HWIO_SYS_VBU_ERR_INJ_INJ_RXCMD_ENC_ERR_BMSK                                       0x4
#define HWIO_SYS_VBU_ERR_INJ_INJ_RXCMD_ENC_ERR_SHFT                                       0x2
#define HWIO_SYS_VBU_ERR_INJ_INJ_LIVELOCK_ERR_BMSK                                        0x2
#define HWIO_SYS_VBU_ERR_INJ_INJ_LIVELOCK_ERR_SHFT                                        0x1
#define HWIO_SYS_VBU_ERR_INJ_INJ_CFG_ERR_BMSK                                             0x1
#define HWIO_SYS_VBU_ERR_INJ_INJ_CFG_ERR_SHFT                                             0x0

#define HWIO_SYS_VBU_ICN_IHB_STATUS_ADDR                                           (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000300)
#define HWIO_SYS_VBU_ICN_IHB_STATUS_OFFS                                           (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000300)
#define HWIO_SYS_VBU_ICN_IHB_STATUS_RMSK                                                 0xff
#define HWIO_SYS_VBU_ICN_IHB_STATUS_IN          \
        in_dword_masked(HWIO_SYS_VBU_ICN_IHB_STATUS_ADDR, HWIO_SYS_VBU_ICN_IHB_STATUS_RMSK)
#define HWIO_SYS_VBU_ICN_IHB_STATUS_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_ICN_IHB_STATUS_ADDR, m)
#define HWIO_SYS_VBU_ICN_IHB_STATUS_LL_ZLW_RECOVERY_BMSK                                 0x80
#define HWIO_SYS_VBU_ICN_IHB_STATUS_LL_ZLW_RECOVERY_SHFT                                  0x7
#define HWIO_SYS_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_1_BMSK                             0x40
#define HWIO_SYS_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_1_SHFT                              0x6
#define HWIO_SYS_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_1_BMSK                                0x20
#define HWIO_SYS_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_1_SHFT                                 0x5
#define HWIO_SYS_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_1_BMSK                                0x10
#define HWIO_SYS_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_1_SHFT                                 0x4
#define HWIO_SYS_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_0_BMSK                              0x8
#define HWIO_SYS_VBU_ICN_IHB_STATUS_LL_BACKOFF_STATUS_0_SHFT                              0x3
#define HWIO_SYS_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_0_BMSK                                 0x4
#define HWIO_SYS_VBU_ICN_IHB_STATUS_LL_DATA_STATUS_0_SHFT                                 0x2
#define HWIO_SYS_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_0_BMSK                                 0x2
#define HWIO_SYS_VBU_ICN_IHB_STATUS_LL_ADDR_STATUS_0_SHFT                                 0x1
#define HWIO_SYS_VBU_ICN_IHB_STATUS_IDLE_BMSK                                             0x1
#define HWIO_SYS_VBU_ICN_IHB_STATUS_IDLE_SHFT                                             0x0

#define HWIO_SYS_VBU_ICN_IHB_CTRL1_ADDR                                            (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000308)
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_OFFS                                            (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000308)
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_RMSK                                            0xffff0fff
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_IN          \
        in_dword_masked(HWIO_SYS_VBU_ICN_IHB_CTRL1_ADDR, HWIO_SYS_VBU_ICN_IHB_CTRL1_RMSK)
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_ICN_IHB_CTRL1_ADDR, m)
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_OUT(v)      \
        out_dword(HWIO_SYS_VBU_ICN_IHB_CTRL1_ADDR,v)
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_ICN_IHB_CTRL1_ADDR,m,v,HWIO_SYS_VBU_ICN_IHB_CTRL1_IN)
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_LL_CMD_SCALE_BMSK                               0xf0000000
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_LL_CMD_SCALE_SHFT                                     0x1c
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_LL_DAT_SCALE_BMSK                                0xf000000
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_LL_DAT_SCALE_SHFT                                     0x18
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_LL_QUERY_CNT_BMSK                                 0xf00000
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_LL_QUERY_CNT_SHFT                                     0x14
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_BACKOFF_THRESH_BMSK                                0xf0000
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_BACKOFF_THRESH_SHFT                                   0x10
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_BAR_MODE_BMSK                                        0x800
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_BAR_MODE_SHFT                                          0xb
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_HALT_MODE_BMSK                                       0x400
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_HALT_MODE_SHFT                                         0xa
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_CRAWL_MODE_BMSK                                      0x200
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_CRAWL_MODE_SHFT                                        0x9
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_FIFO_MODE_BMSK                                       0x100
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_FIFO_MODE_SHFT                                         0x8
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_DEVICE_NE_OVERRIDE_BMSK                               0x80
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_DEVICE_NE_OVERRIDE_SHFT                                0x7
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_PRI_DIS_BMSK                                          0x40
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_PRI_DIS_SHFT                                           0x6
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_LDREX_GATE_OVERRIDE_BMSK                              0x20
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_LDREX_GATE_OVERRIDE_SHFT                               0x5
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_PMW_PIPELINE_DIS_BMSK                                 0x10
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_PMW_PIPELINE_DIS_SHFT                                  0x4
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_NPW_PIPELINE_EN_BMSK                                   0x8
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_NPW_PIPELINE_EN_SHFT                                   0x3
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_REPLAY_DELAY_DIS_BMSK                                  0x4
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_REPLAY_DELAY_DIS_SHFT                                  0x2
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_IPB_ARB_LAST_OVERRIDE_BMSK                             0x2
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_IPB_ARB_LAST_OVERRIDE_SHFT                             0x1
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_PCI_ORD_MODE_EN_BMSK                                   0x1
#define HWIO_SYS_VBU_ICN_IHB_CTRL1_PCI_ORD_MODE_EN_SHFT                                   0x0

#define HWIO_SYS_VBU_ICN_IHB_CTRL2_ADDR                                            (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000310)
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_OFFS                                            (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000310)
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_RMSK                                             0x773ff9f
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_IN          \
        in_dword_masked(HWIO_SYS_VBU_ICN_IHB_CTRL2_ADDR, HWIO_SYS_VBU_ICN_IHB_CTRL2_RMSK)
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_ICN_IHB_CTRL2_ADDR, m)
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_OUT(v)      \
        out_dword(HWIO_SYS_VBU_ICN_IHB_CTRL2_ADDR,v)
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_ICN_IHB_CTRL2_ADDR,m,v,HWIO_SYS_VBU_ICN_IHB_CTRL2_IN)
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_BEACON_SCALE_BMSK                                0x7000000
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_BEACON_SCALE_SHFT                                     0x18
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_BEACON_CNT_BMSK                                   0x700000
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_BEACON_CNT_SHFT                                       0x14
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_BACKOFF_CNT_BMSK                                   0x3ff00
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_BACKOFF_CNT_SHFT                                       0x8
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_BACKOFF_EN_BMSK                                       0x80
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_BACKOFF_EN_SHFT                                        0x7
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_SPARE_3_BMSK                                          0x10
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_SPARE_3_SHFT                                           0x4
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_SPARE_2_BMSK                                           0x8
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_SPARE_2_SHFT                                           0x3
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_ZLW_RECOVER_EN_BMSK                                    0x4
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_ZLW_RECOVER_EN_SHFT                                    0x2
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_PIPE_RTY_WR_DIS_BMSK                                   0x2
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_PIPE_RTY_WR_DIS_SHFT                                   0x1
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_ADDR_ORD_OVERRIDE_BMSK                                 0x1
#define HWIO_SYS_VBU_ICN_IHB_CTRL2_ADDR_ORD_OVERRIDE_SHFT                                 0x0

#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_ADDR                                      (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000320)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_OFFS                                      (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000320)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_RMSK                                      0xffffffff
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_IN          \
        in_dword_masked(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_ADDR, HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_RMSK)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_ADDR, m)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_OUT(v)      \
        out_dword(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_ADDR,v)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_ADDR,m,v,HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_IN)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_3_BMSK                        0xff000000
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_3_SHFT                              0x18
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_2_BMSK                          0xff0000
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_2_SHFT                              0x10
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_1_BMSK                            0xff00
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_1_SHFT                               0x8
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_0_BMSK                              0xff
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_0_QOSID_ENTRY_0_SHFT                               0x0

#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_ADDR                                      (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000328)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_OFFS                                      (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000328)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_RMSK                                      0xffffffff
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_IN          \
        in_dword_masked(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_ADDR, HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_RMSK)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_ADDR, m)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_OUT(v)      \
        out_dword(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_ADDR,v)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_ADDR,m,v,HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_IN)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_7_BMSK                        0xff000000
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_7_SHFT                              0x18
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_6_BMSK                          0xff0000
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_6_SHFT                              0x10
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_5_BMSK                            0xff00
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_5_SHFT                               0x8
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_4_BMSK                              0xff
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_1_QOSID_ENTRY_4_SHFT                               0x0

#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_ADDR                                      (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000330)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_OFFS                                      (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000330)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_RMSK                                      0xffffffff
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_IN          \
        in_dword_masked(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_ADDR, HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_RMSK)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_ADDR, m)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_OUT(v)      \
        out_dword(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_ADDR,v)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_ADDR,m,v,HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_IN)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_11_BMSK                       0xff000000
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_11_SHFT                             0x18
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_10_BMSK                         0xff0000
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_10_SHFT                             0x10
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_9_BMSK                            0xff00
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_9_SHFT                               0x8
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_8_BMSK                              0xff
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_2_QOSID_ENTRY_8_SHFT                               0x0

#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_ADDR                                      (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000338)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_OFFS                                      (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000338)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_RMSK                                      0xffffffff
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_IN          \
        in_dword_masked(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_ADDR, HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_RMSK)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_ADDR, m)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_OUT(v)      \
        out_dword(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_ADDR,v)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_ADDR,m,v,HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_IN)
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_15_BMSK                       0xff000000
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_15_SHFT                             0x18
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_14_BMSK                         0xff0000
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_14_SHFT                             0x10
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_13_BMSK                           0xff00
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_13_SHFT                              0x8
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_12_BMSK                             0xff
#define HWIO_SYS_VBU_ICN_IHB_QOSID_MAP_3_QOSID_ENTRY_12_SHFT                              0x0

#define HWIO_SYS_VBU_ICN_DVM_CTRL_ADDR                                             (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000380)
#define HWIO_SYS_VBU_ICN_DVM_CTRL_OFFS                                             (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000380)
#define HWIO_SYS_VBU_ICN_DVM_CTRL_RMSK                                                  0x7ff
#define HWIO_SYS_VBU_ICN_DVM_CTRL_IN          \
        in_dword_masked(HWIO_SYS_VBU_ICN_DVM_CTRL_ADDR, HWIO_SYS_VBU_ICN_DVM_CTRL_RMSK)
#define HWIO_SYS_VBU_ICN_DVM_CTRL_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_ICN_DVM_CTRL_ADDR, m)
#define HWIO_SYS_VBU_ICN_DVM_CTRL_OUT(v)      \
        out_dword(HWIO_SYS_VBU_ICN_DVM_CTRL_ADDR,v)
#define HWIO_SYS_VBU_ICN_DVM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_ICN_DVM_CTRL_ADDR,m,v,HWIO_SYS_VBU_ICN_DVM_CTRL_IN)
#define HWIO_SYS_VBU_ICN_DVM_CTRL_DVM_DIS_BMSK                                          0x400
#define HWIO_SYS_VBU_ICN_DVM_CTRL_DVM_DIS_SHFT                                            0xa
#define HWIO_SYS_VBU_ICN_DVM_CTRL_SNP_RSP_OVERRIDE_BMSK                                 0x300
#define HWIO_SYS_VBU_ICN_DVM_CTRL_SNP_RSP_OVERRIDE_SHFT                                   0x8
#define HWIO_SYS_VBU_ICN_DVM_CTRL_TLBI_RSP_OVERRIDE_BMSK                                 0xc0
#define HWIO_SYS_VBU_ICN_DVM_CTRL_TLBI_RSP_OVERRIDE_SHFT                                  0x6
#define HWIO_SYS_VBU_ICN_DVM_CTRL_TLBSYNC_RSP_OVERRIDE_BMSK                              0x30
#define HWIO_SYS_VBU_ICN_DVM_CTRL_TLBSYNC_RSP_OVERRIDE_SHFT                               0x4
#define HWIO_SYS_VBU_ICN_DVM_CTRL_PTTM_SM_RESET_BMSK                                      0x8
#define HWIO_SYS_VBU_ICN_DVM_CTRL_PTTM_SM_RESET_SHFT                                      0x3
#define HWIO_SYS_VBU_ICN_DVM_CTRL_TLBS_SM_RESET_BMSK                                      0x4
#define HWIO_SYS_VBU_ICN_DVM_CTRL_TLBS_SM_RESET_SHFT                                      0x2
#define HWIO_SYS_VBU_ICN_DVM_CTRL_DVM_SM_RESET_BMSK                                       0x2
#define HWIO_SYS_VBU_ICN_DVM_CTRL_DVM_SM_RESET_SHFT                                       0x1
#define HWIO_SYS_VBU_ICN_DVM_CTRL_CRAWL_MODE_BMSK                                         0x1
#define HWIO_SYS_VBU_ICN_DVM_CTRL_CRAWL_MODE_SHFT                                         0x0

#define HWIO_SYS_VBU_ICN_IPB_n_STATUS_ADDR(n)                                      (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000400 + 0x10 * (n))
#define HWIO_SYS_VBU_ICN_IPB_n_STATUS_OFFS(n)                                      (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000400 + 0x10 * (n))
#define HWIO_SYS_VBU_ICN_IPB_n_STATUS_RMSK                                                0x1
#define HWIO_SYS_VBU_ICN_IPB_n_STATUS_MAXn                                                  2
#define HWIO_SYS_VBU_ICN_IPB_n_STATUS_INI(n)        \
        in_dword_masked(HWIO_SYS_VBU_ICN_IPB_n_STATUS_ADDR(n), HWIO_SYS_VBU_ICN_IPB_n_STATUS_RMSK)
#define HWIO_SYS_VBU_ICN_IPB_n_STATUS_INMI(n,mask)    \
        in_dword_masked(HWIO_SYS_VBU_ICN_IPB_n_STATUS_ADDR(n), mask)
#define HWIO_SYS_VBU_ICN_IPB_n_STATUS_IDLE_BMSK                                           0x1
#define HWIO_SYS_VBU_ICN_IPB_n_STATUS_IDLE_SHFT                                           0x0

#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_ADDR(n)                                        (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000500 + 0x10 * (n))
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_OFFS(n)                                        (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000500 + 0x10 * (n))
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_RMSK                                               0xffff
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_MAXn                                                    2
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_INI(n)        \
        in_dword_masked(HWIO_SYS_VBU_ICN_IPB_n_CTRL_ADDR(n), HWIO_SYS_VBU_ICN_IPB_n_CTRL_RMSK)
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_INMI(n,mask)    \
        in_dword_masked(HWIO_SYS_VBU_ICN_IPB_n_CTRL_ADDR(n), mask)
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_OUTI(n,val)    \
        out_dword(HWIO_SYS_VBU_ICN_IPB_n_CTRL_ADDR(n),val)
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SYS_VBU_ICN_IPB_n_CTRL_ADDR(n),mask,val,HWIO_SYS_VBU_ICN_IPB_n_CTRL_INI(n))
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_POSTED_WRC_REQ_BMSK                                0x8000
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_POSTED_WRC_REQ_SHFT                                   0xf
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_CRAWL_MODE_BMSK                                    0x4000
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_CRAWL_MODE_SHFT                                       0xe
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_AOOORD_ALLOW_BMSK                                  0x2000
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_AOOORD_ALLOW_SHFT                                     0xd
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_AOOOWR_ALLOW_BMSK                                  0x1000
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_AOOOWR_ALLOW_SHFT                                     0xc
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_AOOORD_OPT_EN_BMSK                                  0x800
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_AOOORD_OPT_EN_SHFT                                    0xb
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_AOOOWR_OPT_EN_BMSK                                  0x400
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_AOOOWR_OPT_EN_SHFT                                    0xa
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_DISABLE_RD_INTLV_BMSK                               0x200
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_DISABLE_RD_INTLV_SHFT                                 0x9
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_ZERO_WSTRB_OPT_EN_BMSK                              0x100
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_ZERO_WSTRB_OPT_EN_SHFT                                0x8
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_OLDEST_WAIT_EN_BMSK                                  0x80
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_OLDEST_WAIT_EN_SHFT                                   0x7
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_AEARLYWRRESP_EN_BMSK                                 0x40
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_AEARLYWRRESP_EN_SHFT                                  0x6
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_WR_DATA_HOLD_BMSK                                    0x20
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_WR_DATA_HOLD_SHFT                                     0x5
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_RD_BMSK                               0x10
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_RD_SHFT                                0x4
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_WR_BMSK                                0x8
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_STRONG_ORDERED_WR_SHFT                                0x3
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_PRIORITY_OVR_EN_BMSK                                  0x4
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_PRIORITY_OVR_EN_SHFT                                  0x2
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_PORT_PRIORITY_BMSK                                    0x3
#define HWIO_SYS_VBU_ICN_IPB_n_CTRL_PORT_PRIORITY_SHFT                                    0x0

#define HWIO_SYS_VBU_TN_OHB_STATUS_ADDR                                            (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000600)
#define HWIO_SYS_VBU_TN_OHB_STATUS_OFFS                                            (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000600)
#define HWIO_SYS_VBU_TN_OHB_STATUS_RMSK                                                  0x7f
#define HWIO_SYS_VBU_TN_OHB_STATUS_IN          \
        in_dword_masked(HWIO_SYS_VBU_TN_OHB_STATUS_ADDR, HWIO_SYS_VBU_TN_OHB_STATUS_RMSK)
#define HWIO_SYS_VBU_TN_OHB_STATUS_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_TN_OHB_STATUS_ADDR, m)
#define HWIO_SYS_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_1_BMSK                              0x40
#define HWIO_SYS_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_1_SHFT                               0x6
#define HWIO_SYS_VBU_TN_OHB_STATUS_LL_DATA_STATUS_1_BMSK                                 0x20
#define HWIO_SYS_VBU_TN_OHB_STATUS_LL_DATA_STATUS_1_SHFT                                  0x5
#define HWIO_SYS_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_1_BMSK                                 0x10
#define HWIO_SYS_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_1_SHFT                                  0x4
#define HWIO_SYS_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_0_BMSK                               0x8
#define HWIO_SYS_VBU_TN_OHB_STATUS_LL_BACKOFF_STATUS_0_SHFT                               0x3
#define HWIO_SYS_VBU_TN_OHB_STATUS_LL_DATA_STATUS_0_BMSK                                  0x4
#define HWIO_SYS_VBU_TN_OHB_STATUS_LL_DATA_STATUS_0_SHFT                                  0x2
#define HWIO_SYS_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_0_BMSK                                  0x2
#define HWIO_SYS_VBU_TN_OHB_STATUS_LL_ADDR_STATUS_0_SHFT                                  0x1
#define HWIO_SYS_VBU_TN_OHB_STATUS_IDLE_BMSK                                              0x1
#define HWIO_SYS_VBU_TN_OHB_STATUS_IDLE_SHFT                                              0x0

#define HWIO_SYS_VBU_TN_OHB_CTRL1_ADDR                                             (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000608)
#define HWIO_SYS_VBU_TN_OHB_CTRL1_OFFS                                             (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000608)
#define HWIO_SYS_VBU_TN_OHB_CTRL1_RMSK                                             0xffffffff
#define HWIO_SYS_VBU_TN_OHB_CTRL1_IN          \
        in_dword_masked(HWIO_SYS_VBU_TN_OHB_CTRL1_ADDR, HWIO_SYS_VBU_TN_OHB_CTRL1_RMSK)
#define HWIO_SYS_VBU_TN_OHB_CTRL1_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_TN_OHB_CTRL1_ADDR, m)
#define HWIO_SYS_VBU_TN_OHB_CTRL1_OUT(v)      \
        out_dword(HWIO_SYS_VBU_TN_OHB_CTRL1_ADDR,v)
#define HWIO_SYS_VBU_TN_OHB_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_TN_OHB_CTRL1_ADDR,m,v,HWIO_SYS_VBU_TN_OHB_CTRL1_IN)
#define HWIO_SYS_VBU_TN_OHB_CTRL1_LL_CMD_SCALE_BMSK                                0xf0000000
#define HWIO_SYS_VBU_TN_OHB_CTRL1_LL_CMD_SCALE_SHFT                                      0x1c
#define HWIO_SYS_VBU_TN_OHB_CTRL1_LL_DAT_SCALE_BMSK                                 0xf000000
#define HWIO_SYS_VBU_TN_OHB_CTRL1_LL_DAT_SCALE_SHFT                                      0x18
#define HWIO_SYS_VBU_TN_OHB_CTRL1_LL_QUERY_CNT_BMSK                                  0xf00000
#define HWIO_SYS_VBU_TN_OHB_CTRL1_LL_QUERY_CNT_SHFT                                      0x14
#define HWIO_SYS_VBU_TN_OHB_CTRL1_BACKOFF_THRESH_BMSK                                 0xf0000
#define HWIO_SYS_VBU_TN_OHB_CTRL1_BACKOFF_THRESH_SHFT                                    0x10
#define HWIO_SYS_VBU_TN_OHB_CTRL1_FULL_HYST_CNT_BMSK                                   0xf000
#define HWIO_SYS_VBU_TN_OHB_CTRL1_FULL_HYST_CNT_SHFT                                      0xc
#define HWIO_SYS_VBU_TN_OHB_CTRL1_PASS_BAD_WRITE_BMSK                                   0x800
#define HWIO_SYS_VBU_TN_OHB_CTRL1_PASS_BAD_WRITE_SHFT                                     0xb
#define HWIO_SYS_VBU_TN_OHB_CTRL1_HALT_MODE_BMSK                                        0x400
#define HWIO_SYS_VBU_TN_OHB_CTRL1_HALT_MODE_SHFT                                          0xa
#define HWIO_SYS_VBU_TN_OHB_CTRL1_CRAWL_MODE_BMSK                                       0x200
#define HWIO_SYS_VBU_TN_OHB_CTRL1_CRAWL_MODE_SHFT                                         0x9
#define HWIO_SYS_VBU_TN_OHB_CTRL1_PCI_NP_THRESH_BMSK                                    0x1e0
#define HWIO_SYS_VBU_TN_OHB_CTRL1_PCI_NP_THRESH_SHFT                                      0x5
#define HWIO_SYS_VBU_TN_OHB_CTRL1_BAR_INTERLOCK_MODE_BMSK                                0x10
#define HWIO_SYS_VBU_TN_OHB_CTRL1_BAR_INTERLOCK_MODE_SHFT                                 0x4
#define HWIO_SYS_VBU_TN_OHB_CTRL1_PERIPH_ZLW_EN_BMSK                                      0x8
#define HWIO_SYS_VBU_TN_OHB_CTRL1_PERIPH_ZLW_EN_SHFT                                      0x3
#define HWIO_SYS_VBU_TN_OHB_CTRL1_WRC_OVERRIDE_BMSK                                       0x4
#define HWIO_SYS_VBU_TN_OHB_CTRL1_WRC_OVERRIDE_SHFT                                       0x2
#define HWIO_SYS_VBU_TN_OHB_CTRL1_PIPELINE_DIS_BMSK                                       0x2
#define HWIO_SYS_VBU_TN_OHB_CTRL1_PIPELINE_DIS_SHFT                                       0x1
#define HWIO_SYS_VBU_TN_OHB_CTRL1_PCI_ORD_MODE_EN_BMSK                                    0x1
#define HWIO_SYS_VBU_TN_OHB_CTRL1_PCI_ORD_MODE_EN_SHFT                                    0x0

#define HWIO_SYS_VBU_TN_OHB_CTRL2_ADDR                                             (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000610)
#define HWIO_SYS_VBU_TN_OHB_CTRL2_OFFS                                             (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000610)
#define HWIO_SYS_VBU_TN_OHB_CTRL2_RMSK                                                   0x7f
#define HWIO_SYS_VBU_TN_OHB_CTRL2_IN          \
        in_dword_masked(HWIO_SYS_VBU_TN_OHB_CTRL2_ADDR, HWIO_SYS_VBU_TN_OHB_CTRL2_RMSK)
#define HWIO_SYS_VBU_TN_OHB_CTRL2_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_TN_OHB_CTRL2_ADDR, m)
#define HWIO_SYS_VBU_TN_OHB_CTRL2_OUT(v)      \
        out_dword(HWIO_SYS_VBU_TN_OHB_CTRL2_ADDR,v)
#define HWIO_SYS_VBU_TN_OHB_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_TN_OHB_CTRL2_ADDR,m,v,HWIO_SYS_VBU_TN_OHB_CTRL2_IN)
#define HWIO_SYS_VBU_TN_OHB_CTRL2_SPARE_6_BMSK                                           0x40
#define HWIO_SYS_VBU_TN_OHB_CTRL2_SPARE_6_SHFT                                            0x6
#define HWIO_SYS_VBU_TN_OHB_CTRL2_SPARE_5_BMSK                                           0x20
#define HWIO_SYS_VBU_TN_OHB_CTRL2_SPARE_5_SHFT                                            0x5
#define HWIO_SYS_VBU_TN_OHB_CTRL2_OTT_ALLOC_MODE_BMSK                                    0x18
#define HWIO_SYS_VBU_TN_OHB_CTRL2_OTT_ALLOC_MODE_SHFT                                     0x3
#define HWIO_SYS_VBU_TN_OHB_CTRL2_AORDEREDRD_BMSK                                         0x4
#define HWIO_SYS_VBU_TN_OHB_CTRL2_AORDEREDRD_SHFT                                         0x2
#define HWIO_SYS_VBU_TN_OHB_CTRL2_AORDEREDWR_BMSK                                         0x2
#define HWIO_SYS_VBU_TN_OHB_CTRL2_AORDEREDWR_SHFT                                         0x1
#define HWIO_SYS_VBU_TN_OHB_CTRL2_ADDR_ORD_OVERRIDE_BMSK                                  0x1
#define HWIO_SYS_VBU_TN_OHB_CTRL2_ADDR_ORD_OVERRIDE_SHFT                                  0x0

#define HWIO_SYS_VBU_TN_OPB_n_STATUS_ADDR(n)                                       (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000700 + 0x10 * (n))
#define HWIO_SYS_VBU_TN_OPB_n_STATUS_OFFS(n)                                       (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000700 + 0x10 * (n))
#define HWIO_SYS_VBU_TN_OPB_n_STATUS_RMSK                                                 0x1
#define HWIO_SYS_VBU_TN_OPB_n_STATUS_MAXn                                                   1
#define HWIO_SYS_VBU_TN_OPB_n_STATUS_INI(n)        \
        in_dword_masked(HWIO_SYS_VBU_TN_OPB_n_STATUS_ADDR(n), HWIO_SYS_VBU_TN_OPB_n_STATUS_RMSK)
#define HWIO_SYS_VBU_TN_OPB_n_STATUS_INMI(n,mask)    \
        in_dword_masked(HWIO_SYS_VBU_TN_OPB_n_STATUS_ADDR(n), mask)
#define HWIO_SYS_VBU_TN_OPB_n_STATUS_IDLE_BMSK                                            0x1
#define HWIO_SYS_VBU_TN_OPB_n_STATUS_IDLE_SHFT                                            0x0

#define HWIO_SYS_VBU_TN_OPB_n_CTRL_ADDR(n)                                         (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00000800 + 0x10 * (n))
#define HWIO_SYS_VBU_TN_OPB_n_CTRL_OFFS(n)                                         (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00000800 + 0x10 * (n))
#define HWIO_SYS_VBU_TN_OPB_n_CTRL_RMSK                                                   0xf
#define HWIO_SYS_VBU_TN_OPB_n_CTRL_MAXn                                                     1
#define HWIO_SYS_VBU_TN_OPB_n_CTRL_INI(n)        \
        in_dword_masked(HWIO_SYS_VBU_TN_OPB_n_CTRL_ADDR(n), HWIO_SYS_VBU_TN_OPB_n_CTRL_RMSK)
#define HWIO_SYS_VBU_TN_OPB_n_CTRL_INMI(n,mask)    \
        in_dword_masked(HWIO_SYS_VBU_TN_OPB_n_CTRL_ADDR(n), mask)
#define HWIO_SYS_VBU_TN_OPB_n_CTRL_OUTI(n,val)    \
        out_dword(HWIO_SYS_VBU_TN_OPB_n_CTRL_ADDR(n),val)
#define HWIO_SYS_VBU_TN_OPB_n_CTRL_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SYS_VBU_TN_OPB_n_CTRL_ADDR(n),mask,val,HWIO_SYS_VBU_TN_OPB_n_CTRL_INI(n))
#define HWIO_SYS_VBU_TN_OPB_n_CTRL_CRAWL_MODE_BMSK                                        0x8
#define HWIO_SYS_VBU_TN_OPB_n_CTRL_CRAWL_MODE_SHFT                                        0x3
#define HWIO_SYS_VBU_TN_OPB_n_CTRL_ZERO_WSTRB_OPT_EN_BMSK                                 0x4
#define HWIO_SYS_VBU_TN_OPB_n_CTRL_ZERO_WSTRB_OPT_EN_SHFT                                 0x2
#define HWIO_SYS_VBU_TN_OPB_n_CTRL_ARDBEATNDXEN_MODE_BMSK                                 0x2
#define HWIO_SYS_VBU_TN_OPB_n_CTRL_ARDBEATNDXEN_MODE_SHFT                                 0x1
#define HWIO_SYS_VBU_TN_OPB_n_CTRL_AEARLYWRRESP_EN_BMSK                                   0x1
#define HWIO_SYS_VBU_TN_OPB_n_CTRL_AEARLYWRRESP_EN_SHFT                                   0x0

#define HWIO_SYS_VBU_ERR_STATUS_ADDR                                               (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00010000)
#define HWIO_SYS_VBU_ERR_STATUS_OFFS                                               (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00010000)
#define HWIO_SYS_VBU_ERR_STATUS_RMSK                                                    0xfff
#define HWIO_SYS_VBU_ERR_STATUS_IN          \
        in_dword_masked(HWIO_SYS_VBU_ERR_STATUS_ADDR, HWIO_SYS_VBU_ERR_STATUS_RMSK)
#define HWIO_SYS_VBU_ERR_STATUS_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_ERR_STATUS_ADDR, m)
#define HWIO_SYS_VBU_ERR_STATUS_OB_DECERR_ERR_BMSK                                      0x800
#define HWIO_SYS_VBU_ERR_STATUS_OB_DECERR_ERR_SHFT                                        0xb
#define HWIO_SYS_VBU_ERR_STATUS_OB_SLVERR_ERR_BMSK                                      0x400
#define HWIO_SYS_VBU_ERR_STATUS_OB_SLVERR_ERR_SHFT                                        0xa
#define HWIO_SYS_VBU_ERR_STATUS_OB_LDREX_OKAY_ERR_BMSK                                  0x200
#define HWIO_SYS_VBU_ERR_STATUS_OB_LDREX_OKAY_ERR_SHFT                                    0x9
#define HWIO_SYS_VBU_ERR_STATUS_RXDAT_D1_ERR_BMSK                                       0x100
#define HWIO_SYS_VBU_ERR_STATUS_RXDAT_D1_ERR_SHFT                                         0x8
#define HWIO_SYS_VBU_ERR_STATUS_RXCMD_ADDR_ERR_BMSK                                      0x80
#define HWIO_SYS_VBU_ERR_STATUS_RXCMD_ADDR_ERR_SHFT                                       0x7
#define HWIO_SYS_VBU_ERR_STATUS_RXCMD_SIZE_ERR_BMSK                                      0x40
#define HWIO_SYS_VBU_ERR_STATUS_RXCMD_SIZE_ERR_SHFT                                       0x6
#define HWIO_SYS_VBU_ERR_STATUS_RXCMD_TYPE_ERR_BMSK                                      0x20
#define HWIO_SYS_VBU_ERR_STATUS_RXCMD_TYPE_ERR_SHFT                                       0x5
#define HWIO_SYS_VBU_ERR_STATUS_RXCMD_IC_ERR_BMSK                                        0x10
#define HWIO_SYS_VBU_ERR_STATUS_RXCMD_IC_ERR_SHFT                                         0x4
#define HWIO_SYS_VBU_ERR_STATUS_RXCMD_OC_ERR_BMSK                                         0x8
#define HWIO_SYS_VBU_ERR_STATUS_RXCMD_OC_ERR_SHFT                                         0x3
#define HWIO_SYS_VBU_ERR_STATUS_RXCMD_ENC_ERR_BMSK                                        0x4
#define HWIO_SYS_VBU_ERR_STATUS_RXCMD_ENC_ERR_SHFT                                        0x2
#define HWIO_SYS_VBU_ERR_STATUS_LIVELOCK_ERR_BMSK                                         0x2
#define HWIO_SYS_VBU_ERR_STATUS_LIVELOCK_ERR_SHFT                                         0x1
#define HWIO_SYS_VBU_ERR_STATUS_CFG_ERR_BMSK                                              0x1
#define HWIO_SYS_VBU_ERR_STATUS_CFG_ERR_SHFT                                              0x0

#define HWIO_SYS_VBU_ERR_CLR_ADDR                                                  (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00010008)
#define HWIO_SYS_VBU_ERR_CLR_OFFS                                                  (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00010008)
#define HWIO_SYS_VBU_ERR_CLR_RMSK                                                         0x1
#define HWIO_SYS_VBU_ERR_CLR_OUT(v)      \
        out_dword(HWIO_SYS_VBU_ERR_CLR_ADDR,v)
#define HWIO_SYS_VBU_ERR_CLR_CLR_ERR_BMSK                                                 0x1
#define HWIO_SYS_VBU_ERR_CLR_CLR_ERR_SHFT                                                 0x0

#define HWIO_SYS_VBU_ERR_CTRL_ADDR                                                 (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00010010)
#define HWIO_SYS_VBU_ERR_CTRL_OFFS                                                 (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00010010)
#define HWIO_SYS_VBU_ERR_CTRL_RMSK                                                      0xfff
#define HWIO_SYS_VBU_ERR_CTRL_IN          \
        in_dword_masked(HWIO_SYS_VBU_ERR_CTRL_ADDR, HWIO_SYS_VBU_ERR_CTRL_RMSK)
#define HWIO_SYS_VBU_ERR_CTRL_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_ERR_CTRL_ADDR, m)
#define HWIO_SYS_VBU_ERR_CTRL_OUT(v)      \
        out_dword(HWIO_SYS_VBU_ERR_CTRL_ADDR,v)
#define HWIO_SYS_VBU_ERR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_ERR_CTRL_ADDR,m,v,HWIO_SYS_VBU_ERR_CTRL_IN)
#define HWIO_SYS_VBU_ERR_CTRL_MASK_OB_DECERR_ERR_BMSK                                   0x800
#define HWIO_SYS_VBU_ERR_CTRL_MASK_OB_DECERR_ERR_SHFT                                     0xb
#define HWIO_SYS_VBU_ERR_CTRL_MASK_OB_SLVERR_ERR_BMSK                                   0x400
#define HWIO_SYS_VBU_ERR_CTRL_MASK_OB_SLVERR_ERR_SHFT                                     0xa
#define HWIO_SYS_VBU_ERR_CTRL_MASK_OB_LDREX_OKAY_ERR_BMSK                               0x200
#define HWIO_SYS_VBU_ERR_CTRL_MASK_OB_LDREX_OKAY_ERR_SHFT                                 0x9
#define HWIO_SYS_VBU_ERR_CTRL_MASK_RXDAT_D1_ERR_BMSK                                    0x100
#define HWIO_SYS_VBU_ERR_CTRL_MASK_RXDAT_D1_ERR_SHFT                                      0x8
#define HWIO_SYS_VBU_ERR_CTRL_MASK_RXCMD_ADDR_ERR_BMSK                                   0x80
#define HWIO_SYS_VBU_ERR_CTRL_MASK_RXCMD_ADDR_ERR_SHFT                                    0x7
#define HWIO_SYS_VBU_ERR_CTRL_MASK_RXCMD_SIZE_ERR_BMSK                                   0x40
#define HWIO_SYS_VBU_ERR_CTRL_MASK_RXCMD_SIZE_ERR_SHFT                                    0x6
#define HWIO_SYS_VBU_ERR_CTRL_MASK_RXCMD_TYPE_ERR_BMSK                                   0x20
#define HWIO_SYS_VBU_ERR_CTRL_MASK_RXCMD_TYPE_ERR_SHFT                                    0x5
#define HWIO_SYS_VBU_ERR_CTRL_MASK_RXCMD_IC_ERR_BMSK                                     0x10
#define HWIO_SYS_VBU_ERR_CTRL_MASK_RXCMD_IC_ERR_SHFT                                      0x4
#define HWIO_SYS_VBU_ERR_CTRL_MASK_RXCMD_OC_ERR_BMSK                                      0x8
#define HWIO_SYS_VBU_ERR_CTRL_MASK_RXCMD_OC_ERR_SHFT                                      0x3
#define HWIO_SYS_VBU_ERR_CTRL_MASK_RXCMD_ENC_ERR_BMSK                                     0x4
#define HWIO_SYS_VBU_ERR_CTRL_MASK_RXCMD_ENC_ERR_SHFT                                     0x2
#define HWIO_SYS_VBU_ERR_CTRL_MASK_LIVELOCK_ERR_BMSK                                      0x2
#define HWIO_SYS_VBU_ERR_CTRL_MASK_LIVELOCK_ERR_SHFT                                      0x1
#define HWIO_SYS_VBU_ERR_CTRL_MASK_CFG_ERR_BMSK                                           0x1
#define HWIO_SYS_VBU_ERR_CTRL_MASK_CFG_ERR_SHFT                                           0x0

#define HWIO_SYS_VBU_INT_CTRL_ADDR                                                 (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00010018)
#define HWIO_SYS_VBU_INT_CTRL_OFFS                                                 (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00010018)
#define HWIO_SYS_VBU_INT_CTRL_RMSK                                                      0xfff
#define HWIO_SYS_VBU_INT_CTRL_IN          \
        in_dword_masked(HWIO_SYS_VBU_INT_CTRL_ADDR, HWIO_SYS_VBU_INT_CTRL_RMSK)
#define HWIO_SYS_VBU_INT_CTRL_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_INT_CTRL_ADDR, m)
#define HWIO_SYS_VBU_INT_CTRL_OUT(v)      \
        out_dword(HWIO_SYS_VBU_INT_CTRL_ADDR,v)
#define HWIO_SYS_VBU_INT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYS_VBU_INT_CTRL_ADDR,m,v,HWIO_SYS_VBU_INT_CTRL_IN)
#define HWIO_SYS_VBU_INT_CTRL_INT_OB_DECERR_ERR_BMSK                                    0x800
#define HWIO_SYS_VBU_INT_CTRL_INT_OB_DECERR_ERR_SHFT                                      0xb
#define HWIO_SYS_VBU_INT_CTRL_INT_OB_SLVERR_ERR_BMSK                                    0x400
#define HWIO_SYS_VBU_INT_CTRL_INT_OB_SLVERR_ERR_SHFT                                      0xa
#define HWIO_SYS_VBU_INT_CTRL_INT_OB_LDREX_OKAY_ERR_BMSK                                0x200
#define HWIO_SYS_VBU_INT_CTRL_INT_OB_LDREX_OKAY_ERR_SHFT                                  0x9
#define HWIO_SYS_VBU_INT_CTRL_INT_RXDAT_D1_ERR_BMSK                                     0x100
#define HWIO_SYS_VBU_INT_CTRL_INT_RXDAT_D1_ERR_SHFT                                       0x8
#define HWIO_SYS_VBU_INT_CTRL_INT_RXCMD_ADDR_ERR_BMSK                                    0x80
#define HWIO_SYS_VBU_INT_CTRL_INT_RXCMD_ADDR_ERR_SHFT                                     0x7
#define HWIO_SYS_VBU_INT_CTRL_INT_RXCMD_SIZE_ERR_BMSK                                    0x40
#define HWIO_SYS_VBU_INT_CTRL_INT_RXCMD_SIZE_ERR_SHFT                                     0x6
#define HWIO_SYS_VBU_INT_CTRL_INT_RXCMD_TYPE_ERR_BMSK                                    0x20
#define HWIO_SYS_VBU_INT_CTRL_INT_RXCMD_TYPE_ERR_SHFT                                     0x5
#define HWIO_SYS_VBU_INT_CTRL_INT_RXCMD_IC_ERR_BMSK                                      0x10
#define HWIO_SYS_VBU_INT_CTRL_INT_RXCMD_IC_ERR_SHFT                                       0x4
#define HWIO_SYS_VBU_INT_CTRL_INT_RXCMD_OC_ERR_BMSK                                       0x8
#define HWIO_SYS_VBU_INT_CTRL_INT_RXCMD_OC_ERR_SHFT                                       0x3
#define HWIO_SYS_VBU_INT_CTRL_INT_RXCMD_ENC_ERR_BMSK                                      0x4
#define HWIO_SYS_VBU_INT_CTRL_INT_RXCMD_ENC_ERR_SHFT                                      0x2
#define HWIO_SYS_VBU_INT_CTRL_INT_LIVELOCK_ERR_BMSK                                       0x2
#define HWIO_SYS_VBU_INT_CTRL_INT_LIVELOCK_ERR_SHFT                                       0x1
#define HWIO_SYS_VBU_INT_CTRL_INT_CFG_ERR_BMSK                                            0x1
#define HWIO_SYS_VBU_INT_CTRL_INT_CFG_ERR_SHFT                                            0x0

#define HWIO_SYS_VBU_ERR_CAP_0_ADDR                                                (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00010030)
#define HWIO_SYS_VBU_ERR_CAP_0_OFFS                                                (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00010030)
#define HWIO_SYS_VBU_ERR_CAP_0_RMSK                                                0xffffffff
#define HWIO_SYS_VBU_ERR_CAP_0_IN          \
        in_dword_masked(HWIO_SYS_VBU_ERR_CAP_0_ADDR, HWIO_SYS_VBU_ERR_CAP_0_RMSK)
#define HWIO_SYS_VBU_ERR_CAP_0_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_ERR_CAP_0_ADDR, m)
#define HWIO_SYS_VBU_ERR_CAP_0_ERR_ADDR_LO_BMSK                                    0xffffffff
#define HWIO_SYS_VBU_ERR_CAP_0_ERR_ADDR_LO_SHFT                                           0x0

#define HWIO_SYS_VBU_ERR_CAP_1_ADDR                                                (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00010038)
#define HWIO_SYS_VBU_ERR_CAP_1_OFFS                                                (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00010038)
#define HWIO_SYS_VBU_ERR_CAP_1_RMSK                                                0xffffffff
#define HWIO_SYS_VBU_ERR_CAP_1_IN          \
        in_dword_masked(HWIO_SYS_VBU_ERR_CAP_1_ADDR, HWIO_SYS_VBU_ERR_CAP_1_RMSK)
#define HWIO_SYS_VBU_ERR_CAP_1_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_ERR_CAP_1_ADDR, m)
#define HWIO_SYS_VBU_ERR_CAP_1_ERR_SYNDROME_BMSK                                   0xff000000
#define HWIO_SYS_VBU_ERR_CAP_1_ERR_SYNDROME_SHFT                                         0x18
#define HWIO_SYS_VBU_ERR_CAP_1_ERR_XFER_SIZE_BMSK                                    0xf00000
#define HWIO_SYS_VBU_ERR_CAP_1_ERR_XFER_SIZE_SHFT                                        0x14
#define HWIO_SYS_VBU_ERR_CAP_1_ERR_NONPOSTED_BMSK                                     0x80000
#define HWIO_SYS_VBU_ERR_CAP_1_ERR_NONPOSTED_SHFT                                        0x13
#define HWIO_SYS_VBU_ERR_CAP_1_ERR_XFER_TYPE_BMSK                                     0x60000
#define HWIO_SYS_VBU_ERR_CAP_1_ERR_XFER_TYPE_SHFT                                        0x11
#define HWIO_SYS_VBU_ERR_CAP_1_ERR_EXCLUSIVE_BMSK                                     0x10000
#define HWIO_SYS_VBU_ERR_CAP_1_ERR_EXCLUSIVE_SHFT                                        0x10
#define HWIO_SYS_VBU_ERR_CAP_1_ERR_ADDR_HI_BMSK                                        0xffff
#define HWIO_SYS_VBU_ERR_CAP_1_ERR_ADDR_HI_SHFT                                           0x0

#define HWIO_SYS_VBU_ERR_CAP_2_ADDR                                                (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00010040)
#define HWIO_SYS_VBU_ERR_CAP_2_OFFS                                                (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00010040)
#define HWIO_SYS_VBU_ERR_CAP_2_RMSK                                                0xffffffff
#define HWIO_SYS_VBU_ERR_CAP_2_IN          \
        in_dword_masked(HWIO_SYS_VBU_ERR_CAP_2_ADDR, HWIO_SYS_VBU_ERR_CAP_2_RMSK)
#define HWIO_SYS_VBU_ERR_CAP_2_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_ERR_CAP_2_ADDR, m)
#define HWIO_SYS_VBU_ERR_CAP_2_ERR_CMD_BMSK                                        0xfc000000
#define HWIO_SYS_VBU_ERR_CAP_2_ERR_CMD_SHFT                                              0x1a
#define HWIO_SYS_VBU_ERR_CAP_2_ERR_BID_BMSK                                         0x3c00000
#define HWIO_SYS_VBU_ERR_CAP_2_ERR_BID_SHFT                                              0x16
#define HWIO_SYS_VBU_ERR_CAP_2_ERR_PID_BMSK                                          0x3f8000
#define HWIO_SYS_VBU_ERR_CAP_2_ERR_PID_SHFT                                               0xf
#define HWIO_SYS_VBU_ERR_CAP_2_ERR_MID_BMSK                                            0x7f80
#define HWIO_SYS_VBU_ERR_CAP_2_ERR_MID_SHFT                                               0x7
#define HWIO_SYS_VBU_ERR_CAP_2_ERR_TID_BMSK                                              0x7f
#define HWIO_SYS_VBU_ERR_CAP_2_ERR_TID_SHFT                                               0x0

#define HWIO_SYS_VBU_ERR_CAP_3_ADDR                                                (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE      + 0x00010048)
#define HWIO_SYS_VBU_ERR_CAP_3_OFFS                                                (SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS + 0x00010048)
#define HWIO_SYS_VBU_ERR_CAP_3_RMSK                                                0xffffffff
#define HWIO_SYS_VBU_ERR_CAP_3_IN          \
        in_dword_masked(HWIO_SYS_VBU_ERR_CAP_3_ADDR, HWIO_SYS_VBU_ERR_CAP_3_RMSK)
#define HWIO_SYS_VBU_ERR_CAP_3_INM(m)      \
        in_dword_masked(HWIO_SYS_VBU_ERR_CAP_3_ADDR, m)
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_VMID_BMSK                                       0xff000000
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_VMID_SHFT                                             0x18
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_INST_BMSK                                         0x800000
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_INST_SHFT                                             0x17
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_PD_BMSK                                           0x400000
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_PD_SHFT                                               0x16
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_INTVAL_BMSK                                       0x300000
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_INTVAL_SHFT                                           0x14
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_SPECRDEN_BMSK                                      0x80000
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_SPECRDEN_SHFT                                         0x13
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_MSS_BMSK                                           0x40000
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_MSS_SHFT                                              0x12
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_PRECISE_BMSK                                       0x20000
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_PRECISE_SHFT                                          0x11
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_PORTMREL_BMSK                                      0x10000
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_PORTMREL_SHFT                                         0x10
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_PRI_BMSK                                            0xc000
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_PRI_SHFT                                               0xe
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_NSPROT_BMSK                                         0x2000
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_NSPROT_SHFT                                            0xd
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_DEVTYPE_BMSK                                        0x1800
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_DEVTYPE_SHFT                                           0xb
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_DEV_BMSK                                             0x400
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_DEV_SHFT                                               0xa
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_IT_BMSK                                              0x200
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_IT_SHFT                                                0x9
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_OT_BMSK                                              0x100
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_OT_SHFT                                                0x8
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_IWT_BMSK                                              0x80
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_IWT_SHFT                                               0x7
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_OWT_BMSK                                              0x40
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_OWT_SHFT                                               0x6
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_IA_BMSK                                               0x20
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_IA_SHFT                                                0x5
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_OA_BMSK                                               0x10
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_OA_SHFT                                                0x4
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_IS_BMSK                                                0x8
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_IS_SHFT                                                0x3
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_OS_BMSK                                                0x4
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_OS_SHFT                                                0x2
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_IC_BMSK                                                0x2
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_IC_SHFT                                                0x1
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_OC_BMSK                                                0x1
#define HWIO_SYS_VBU_ERR_CAP_3_ERR_OC_SHFT                                                0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U00_HML3_QOS
 *--------------------------------------------------------------------------*/

#define APCS_L3U00_HML3_QOS_REG_BASE                              (HMSS_QLL_BASE      + 0x005b0000)
#define APCS_L3U00_HML3_QOS_REG_BASE_OFFS                         0x005b0000

#define HWIO_APCS_L3U00_HML3_QCCMRD_n_ADDR(n)                     (APCS_L3U00_HML3_QOS_REG_BASE      + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U00_HML3_QCCMRD_n_OFFS(n)                     (APCS_L3U00_HML3_QOS_REG_BASE_OFFS + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U00_HML3_QCCMRD_n_RMSK                             0xfff
#define HWIO_APCS_L3U00_HML3_QCCMRD_n_MAXn                               255
#define HWIO_APCS_L3U00_HML3_QCCMRD_n_INI(n)        \
        in_dword_masked(HWIO_APCS_L3U00_HML3_QCCMRD_n_ADDR(n), HWIO_APCS_L3U00_HML3_QCCMRD_n_RMSK)
#define HWIO_APCS_L3U00_HML3_QCCMRD_n_INMI(n,mask)    \
        in_dword_masked(HWIO_APCS_L3U00_HML3_QCCMRD_n_ADDR(n), mask)
#define HWIO_APCS_L3U00_HML3_QCCMRD_n_CCM_DATA_BMSK                    0xfff
#define HWIO_APCS_L3U00_HML3_QCCMRD_n_CCM_DATA_SHFT                      0x0

#define HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_ADDR(i,n)               (APCS_L3U00_HML3_QOS_REG_BASE      + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_OFFS(i,n)               (APCS_L3U00_HML3_QOS_REG_BASE_OFFS + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_RMSK                       0xfffff
#define HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_MAXi                             1
#define HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_MAXn                           255
#define HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_ADDR(i,n), HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_RMSK)
#define HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_CCE_DU_WL_BMSK             0xfffff
#define HWIO_APCS_L3U00_HML3_QCCEWDU_Ii_n_CCE_DU_WL_SHFT                 0x0

#define HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_ADDR(i,n)                (APCS_L3U00_HML3_QOS_REG_BASE      + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_OFFS(i,n)                (APCS_L3U00_HML3_QOS_REG_BASE_OFFS + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_RMSK                        0xfffff
#define HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_MAXi                              1
#define HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_MAXn                            255
#define HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_ADDR(i,n), HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_RMSK)
#define HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_CCE_I_WL_BMSK               0xfffff
#define HWIO_APCS_L3U00_HML3_QCCEWI_Ii_n_CCE_I_WL_SHFT                   0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U01_HML3_QOS
 *--------------------------------------------------------------------------*/

#define APCS_L3U01_HML3_QOS_REG_BASE                              (HMSS_QLL_BASE      + 0x006b0000)
#define APCS_L3U01_HML3_QOS_REG_BASE_OFFS                         0x006b0000

#define HWIO_APCS_L3U01_HML3_QCCMRD_n_ADDR(n)                     (APCS_L3U01_HML3_QOS_REG_BASE      + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U01_HML3_QCCMRD_n_OFFS(n)                     (APCS_L3U01_HML3_QOS_REG_BASE_OFFS + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U01_HML3_QCCMRD_n_RMSK                             0xfff
#define HWIO_APCS_L3U01_HML3_QCCMRD_n_MAXn                               255
#define HWIO_APCS_L3U01_HML3_QCCMRD_n_INI(n)        \
        in_dword_masked(HWIO_APCS_L3U01_HML3_QCCMRD_n_ADDR(n), HWIO_APCS_L3U01_HML3_QCCMRD_n_RMSK)
#define HWIO_APCS_L3U01_HML3_QCCMRD_n_INMI(n,mask)    \
        in_dword_masked(HWIO_APCS_L3U01_HML3_QCCMRD_n_ADDR(n), mask)
#define HWIO_APCS_L3U01_HML3_QCCMRD_n_CCM_DATA_BMSK                    0xfff
#define HWIO_APCS_L3U01_HML3_QCCMRD_n_CCM_DATA_SHFT                      0x0

#define HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_ADDR(i,n)               (APCS_L3U01_HML3_QOS_REG_BASE      + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_OFFS(i,n)               (APCS_L3U01_HML3_QOS_REG_BASE_OFFS + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_RMSK                       0xfffff
#define HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_MAXi                             1
#define HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_MAXn                           255
#define HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_ADDR(i,n), HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_RMSK)
#define HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_CCE_DU_WL_BMSK             0xfffff
#define HWIO_APCS_L3U01_HML3_QCCEWDU_Ii_n_CCE_DU_WL_SHFT                 0x0

#define HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_ADDR(i,n)                (APCS_L3U01_HML3_QOS_REG_BASE      + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_OFFS(i,n)                (APCS_L3U01_HML3_QOS_REG_BASE_OFFS + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_RMSK                        0xfffff
#define HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_MAXi                              1
#define HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_MAXn                            255
#define HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_ADDR(i,n), HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_RMSK)
#define HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_CCE_I_WL_BMSK               0xfffff
#define HWIO_APCS_L3U01_HML3_QCCEWI_Ii_n_CCE_I_WL_SHFT                   0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U02_HML3_QOS
 *--------------------------------------------------------------------------*/

#define APCS_L3U02_HML3_QOS_REG_BASE                              (HMSS_QLL_BASE      + 0x007b0000)
#define APCS_L3U02_HML3_QOS_REG_BASE_OFFS                         0x007b0000

#define HWIO_APCS_L3U02_HML3_QCCMRD_n_ADDR(n)                     (APCS_L3U02_HML3_QOS_REG_BASE      + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U02_HML3_QCCMRD_n_OFFS(n)                     (APCS_L3U02_HML3_QOS_REG_BASE_OFFS + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U02_HML3_QCCMRD_n_RMSK                             0xfff
#define HWIO_APCS_L3U02_HML3_QCCMRD_n_MAXn                               255
#define HWIO_APCS_L3U02_HML3_QCCMRD_n_INI(n)        \
        in_dword_masked(HWIO_APCS_L3U02_HML3_QCCMRD_n_ADDR(n), HWIO_APCS_L3U02_HML3_QCCMRD_n_RMSK)
#define HWIO_APCS_L3U02_HML3_QCCMRD_n_INMI(n,mask)    \
        in_dword_masked(HWIO_APCS_L3U02_HML3_QCCMRD_n_ADDR(n), mask)
#define HWIO_APCS_L3U02_HML3_QCCMRD_n_CCM_DATA_BMSK                    0xfff
#define HWIO_APCS_L3U02_HML3_QCCMRD_n_CCM_DATA_SHFT                      0x0

#define HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_ADDR(i,n)               (APCS_L3U02_HML3_QOS_REG_BASE      + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_OFFS(i,n)               (APCS_L3U02_HML3_QOS_REG_BASE_OFFS + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_RMSK                       0xfffff
#define HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_MAXi                             1
#define HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_MAXn                           255
#define HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_ADDR(i,n), HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_RMSK)
#define HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_CCE_DU_WL_BMSK             0xfffff
#define HWIO_APCS_L3U02_HML3_QCCEWDU_Ii_n_CCE_DU_WL_SHFT                 0x0

#define HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_ADDR(i,n)                (APCS_L3U02_HML3_QOS_REG_BASE      + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_OFFS(i,n)                (APCS_L3U02_HML3_QOS_REG_BASE_OFFS + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_RMSK                        0xfffff
#define HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_MAXi                              1
#define HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_MAXn                            255
#define HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_ADDR(i,n), HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_RMSK)
#define HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_CCE_I_WL_BMSK               0xfffff
#define HWIO_APCS_L3U02_HML3_QCCEWI_Ii_n_CCE_I_WL_SHFT                   0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U03_HML3_QOS
 *--------------------------------------------------------------------------*/

#define APCS_L3U03_HML3_QOS_REG_BASE                              (HMSS_QLL_BASE      + 0x008b0000)
#define APCS_L3U03_HML3_QOS_REG_BASE_OFFS                         0x008b0000

#define HWIO_APCS_L3U03_HML3_QCCMRD_n_ADDR(n)                     (APCS_L3U03_HML3_QOS_REG_BASE      + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U03_HML3_QCCMRD_n_OFFS(n)                     (APCS_L3U03_HML3_QOS_REG_BASE_OFFS + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U03_HML3_QCCMRD_n_RMSK                             0xfff
#define HWIO_APCS_L3U03_HML3_QCCMRD_n_MAXn                               255
#define HWIO_APCS_L3U03_HML3_QCCMRD_n_INI(n)        \
        in_dword_masked(HWIO_APCS_L3U03_HML3_QCCMRD_n_ADDR(n), HWIO_APCS_L3U03_HML3_QCCMRD_n_RMSK)
#define HWIO_APCS_L3U03_HML3_QCCMRD_n_INMI(n,mask)    \
        in_dword_masked(HWIO_APCS_L3U03_HML3_QCCMRD_n_ADDR(n), mask)
#define HWIO_APCS_L3U03_HML3_QCCMRD_n_CCM_DATA_BMSK                    0xfff
#define HWIO_APCS_L3U03_HML3_QCCMRD_n_CCM_DATA_SHFT                      0x0

#define HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_ADDR(i,n)               (APCS_L3U03_HML3_QOS_REG_BASE      + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_OFFS(i,n)               (APCS_L3U03_HML3_QOS_REG_BASE_OFFS + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_RMSK                       0xfffff
#define HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_MAXi                             1
#define HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_MAXn                           255
#define HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_ADDR(i,n), HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_RMSK)
#define HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_CCE_DU_WL_BMSK             0xfffff
#define HWIO_APCS_L3U03_HML3_QCCEWDU_Ii_n_CCE_DU_WL_SHFT                 0x0

#define HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_ADDR(i,n)                (APCS_L3U03_HML3_QOS_REG_BASE      + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_OFFS(i,n)                (APCS_L3U03_HML3_QOS_REG_BASE_OFFS + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_RMSK                        0xfffff
#define HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_MAXi                              1
#define HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_MAXn                            255
#define HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_ADDR(i,n), HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_RMSK)
#define HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_CCE_I_WL_BMSK               0xfffff
#define HWIO_APCS_L3U03_HML3_QCCEWI_Ii_n_CCE_I_WL_SHFT                   0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U04_HML3_QOS
 *--------------------------------------------------------------------------*/

#define APCS_L3U04_HML3_QOS_REG_BASE                              (HMSS_QLL_BASE      + 0x009b0000)
#define APCS_L3U04_HML3_QOS_REG_BASE_OFFS                         0x009b0000

#define HWIO_APCS_L3U04_HML3_QCCMRD_n_ADDR(n)                     (APCS_L3U04_HML3_QOS_REG_BASE      + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U04_HML3_QCCMRD_n_OFFS(n)                     (APCS_L3U04_HML3_QOS_REG_BASE_OFFS + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U04_HML3_QCCMRD_n_RMSK                             0xfff
#define HWIO_APCS_L3U04_HML3_QCCMRD_n_MAXn                               255
#define HWIO_APCS_L3U04_HML3_QCCMRD_n_INI(n)        \
        in_dword_masked(HWIO_APCS_L3U04_HML3_QCCMRD_n_ADDR(n), HWIO_APCS_L3U04_HML3_QCCMRD_n_RMSK)
#define HWIO_APCS_L3U04_HML3_QCCMRD_n_INMI(n,mask)    \
        in_dword_masked(HWIO_APCS_L3U04_HML3_QCCMRD_n_ADDR(n), mask)
#define HWIO_APCS_L3U04_HML3_QCCMRD_n_CCM_DATA_BMSK                    0xfff
#define HWIO_APCS_L3U04_HML3_QCCMRD_n_CCM_DATA_SHFT                      0x0

#define HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_ADDR(i,n)               (APCS_L3U04_HML3_QOS_REG_BASE      + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_OFFS(i,n)               (APCS_L3U04_HML3_QOS_REG_BASE_OFFS + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_RMSK                       0xfffff
#define HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_MAXi                             1
#define HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_MAXn                           255
#define HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_ADDR(i,n), HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_RMSK)
#define HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_CCE_DU_WL_BMSK             0xfffff
#define HWIO_APCS_L3U04_HML3_QCCEWDU_Ii_n_CCE_DU_WL_SHFT                 0x0

#define HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_ADDR(i,n)                (APCS_L3U04_HML3_QOS_REG_BASE      + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_OFFS(i,n)                (APCS_L3U04_HML3_QOS_REG_BASE_OFFS + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_RMSK                        0xfffff
#define HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_MAXi                              1
#define HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_MAXn                            255
#define HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_ADDR(i,n), HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_RMSK)
#define HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_CCE_I_WL_BMSK               0xfffff
#define HWIO_APCS_L3U04_HML3_QCCEWI_Ii_n_CCE_I_WL_SHFT                   0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U05_HML3_QOS
 *--------------------------------------------------------------------------*/

#define APCS_L3U05_HML3_QOS_REG_BASE                              (HMSS_QLL_BASE      + 0x00ab0000)
#define APCS_L3U05_HML3_QOS_REG_BASE_OFFS                         0x00ab0000

#define HWIO_APCS_L3U05_HML3_QCCMRD_n_ADDR(n)                     (APCS_L3U05_HML3_QOS_REG_BASE      + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U05_HML3_QCCMRD_n_OFFS(n)                     (APCS_L3U05_HML3_QOS_REG_BASE_OFFS + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U05_HML3_QCCMRD_n_RMSK                             0xfff
#define HWIO_APCS_L3U05_HML3_QCCMRD_n_MAXn                               255
#define HWIO_APCS_L3U05_HML3_QCCMRD_n_INI(n)        \
        in_dword_masked(HWIO_APCS_L3U05_HML3_QCCMRD_n_ADDR(n), HWIO_APCS_L3U05_HML3_QCCMRD_n_RMSK)
#define HWIO_APCS_L3U05_HML3_QCCMRD_n_INMI(n,mask)    \
        in_dword_masked(HWIO_APCS_L3U05_HML3_QCCMRD_n_ADDR(n), mask)
#define HWIO_APCS_L3U05_HML3_QCCMRD_n_CCM_DATA_BMSK                    0xfff
#define HWIO_APCS_L3U05_HML3_QCCMRD_n_CCM_DATA_SHFT                      0x0

#define HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_ADDR(i,n)               (APCS_L3U05_HML3_QOS_REG_BASE      + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_OFFS(i,n)               (APCS_L3U05_HML3_QOS_REG_BASE_OFFS + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_RMSK                       0xfffff
#define HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_MAXi                             1
#define HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_MAXn                           255
#define HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_ADDR(i,n), HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_RMSK)
#define HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_CCE_DU_WL_BMSK             0xfffff
#define HWIO_APCS_L3U05_HML3_QCCEWDU_Ii_n_CCE_DU_WL_SHFT                 0x0

#define HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_ADDR(i,n)                (APCS_L3U05_HML3_QOS_REG_BASE      + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_OFFS(i,n)                (APCS_L3U05_HML3_QOS_REG_BASE_OFFS + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_RMSK                        0xfffff
#define HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_MAXi                              1
#define HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_MAXn                            255
#define HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_ADDR(i,n), HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_RMSK)
#define HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_CCE_I_WL_BMSK               0xfffff
#define HWIO_APCS_L3U05_HML3_QCCEWI_Ii_n_CCE_I_WL_SHFT                   0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U06_HML3_QOS
 *--------------------------------------------------------------------------*/

#define APCS_L3U06_HML3_QOS_REG_BASE                              (HMSS_QLL_BASE      + 0x00bb0000)
#define APCS_L3U06_HML3_QOS_REG_BASE_OFFS                         0x00bb0000

#define HWIO_APCS_L3U06_HML3_QCCMRD_n_ADDR(n)                     (APCS_L3U06_HML3_QOS_REG_BASE      + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U06_HML3_QCCMRD_n_OFFS(n)                     (APCS_L3U06_HML3_QOS_REG_BASE_OFFS + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U06_HML3_QCCMRD_n_RMSK                             0xfff
#define HWIO_APCS_L3U06_HML3_QCCMRD_n_MAXn                               255
#define HWIO_APCS_L3U06_HML3_QCCMRD_n_INI(n)        \
        in_dword_masked(HWIO_APCS_L3U06_HML3_QCCMRD_n_ADDR(n), HWIO_APCS_L3U06_HML3_QCCMRD_n_RMSK)
#define HWIO_APCS_L3U06_HML3_QCCMRD_n_INMI(n,mask)    \
        in_dword_masked(HWIO_APCS_L3U06_HML3_QCCMRD_n_ADDR(n), mask)
#define HWIO_APCS_L3U06_HML3_QCCMRD_n_CCM_DATA_BMSK                    0xfff
#define HWIO_APCS_L3U06_HML3_QCCMRD_n_CCM_DATA_SHFT                      0x0

#define HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_ADDR(i,n)               (APCS_L3U06_HML3_QOS_REG_BASE      + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_OFFS(i,n)               (APCS_L3U06_HML3_QOS_REG_BASE_OFFS + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_RMSK                       0xfffff
#define HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_MAXi                             1
#define HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_MAXn                           255
#define HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_ADDR(i,n), HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_RMSK)
#define HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_CCE_DU_WL_BMSK             0xfffff
#define HWIO_APCS_L3U06_HML3_QCCEWDU_Ii_n_CCE_DU_WL_SHFT                 0x0

#define HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_ADDR(i,n)                (APCS_L3U06_HML3_QOS_REG_BASE      + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_OFFS(i,n)                (APCS_L3U06_HML3_QOS_REG_BASE_OFFS + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_RMSK                        0xfffff
#define HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_MAXi                              1
#define HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_MAXn                            255
#define HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_ADDR(i,n), HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_RMSK)
#define HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_CCE_I_WL_BMSK               0xfffff
#define HWIO_APCS_L3U06_HML3_QCCEWI_Ii_n_CCE_I_WL_SHFT                   0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U07_HML3_QOS
 *--------------------------------------------------------------------------*/

#define APCS_L3U07_HML3_QOS_REG_BASE                              (HMSS_QLL_BASE      + 0x00cb0000)
#define APCS_L3U07_HML3_QOS_REG_BASE_OFFS                         0x00cb0000

#define HWIO_APCS_L3U07_HML3_QCCMRD_n_ADDR(n)                     (APCS_L3U07_HML3_QOS_REG_BASE      + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U07_HML3_QCCMRD_n_OFFS(n)                     (APCS_L3U07_HML3_QOS_REG_BASE_OFFS + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U07_HML3_QCCMRD_n_RMSK                             0xfff
#define HWIO_APCS_L3U07_HML3_QCCMRD_n_MAXn                               255
#define HWIO_APCS_L3U07_HML3_QCCMRD_n_INI(n)        \
        in_dword_masked(HWIO_APCS_L3U07_HML3_QCCMRD_n_ADDR(n), HWIO_APCS_L3U07_HML3_QCCMRD_n_RMSK)
#define HWIO_APCS_L3U07_HML3_QCCMRD_n_INMI(n,mask)    \
        in_dword_masked(HWIO_APCS_L3U07_HML3_QCCMRD_n_ADDR(n), mask)
#define HWIO_APCS_L3U07_HML3_QCCMRD_n_CCM_DATA_BMSK                    0xfff
#define HWIO_APCS_L3U07_HML3_QCCMRD_n_CCM_DATA_SHFT                      0x0

#define HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_ADDR(i,n)               (APCS_L3U07_HML3_QOS_REG_BASE      + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_OFFS(i,n)               (APCS_L3U07_HML3_QOS_REG_BASE_OFFS + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_RMSK                       0xfffff
#define HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_MAXi                             1
#define HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_MAXn                           255
#define HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_ADDR(i,n), HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_RMSK)
#define HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_CCE_DU_WL_BMSK             0xfffff
#define HWIO_APCS_L3U07_HML3_QCCEWDU_Ii_n_CCE_DU_WL_SHFT                 0x0

#define HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_ADDR(i,n)                (APCS_L3U07_HML3_QOS_REG_BASE      + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_OFFS(i,n)                (APCS_L3U07_HML3_QOS_REG_BASE_OFFS + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_RMSK                        0xfffff
#define HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_MAXi                              1
#define HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_MAXn                            255
#define HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_ADDR(i,n), HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_RMSK)
#define HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_CCE_I_WL_BMSK               0xfffff
#define HWIO_APCS_L3U07_HML3_QCCEWI_Ii_n_CCE_I_WL_SHFT                   0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U08_HML3_QOS
 *--------------------------------------------------------------------------*/

#define APCS_L3U08_HML3_QOS_REG_BASE                              (HMSS_QLL_BASE      + 0x00db0000)
#define APCS_L3U08_HML3_QOS_REG_BASE_OFFS                         0x00db0000

#define HWIO_APCS_L3U08_HML3_QCCMRD_n_ADDR(n)                     (APCS_L3U08_HML3_QOS_REG_BASE      + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U08_HML3_QCCMRD_n_OFFS(n)                     (APCS_L3U08_HML3_QOS_REG_BASE_OFFS + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U08_HML3_QCCMRD_n_RMSK                             0xfff
#define HWIO_APCS_L3U08_HML3_QCCMRD_n_MAXn                               255
#define HWIO_APCS_L3U08_HML3_QCCMRD_n_INI(n)        \
        in_dword_masked(HWIO_APCS_L3U08_HML3_QCCMRD_n_ADDR(n), HWIO_APCS_L3U08_HML3_QCCMRD_n_RMSK)
#define HWIO_APCS_L3U08_HML3_QCCMRD_n_INMI(n,mask)    \
        in_dword_masked(HWIO_APCS_L3U08_HML3_QCCMRD_n_ADDR(n), mask)
#define HWIO_APCS_L3U08_HML3_QCCMRD_n_CCM_DATA_BMSK                    0xfff
#define HWIO_APCS_L3U08_HML3_QCCMRD_n_CCM_DATA_SHFT                      0x0

#define HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_ADDR(i,n)               (APCS_L3U08_HML3_QOS_REG_BASE      + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_OFFS(i,n)               (APCS_L3U08_HML3_QOS_REG_BASE_OFFS + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_RMSK                       0xfffff
#define HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_MAXi                             1
#define HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_MAXn                           255
#define HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_ADDR(i,n), HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_RMSK)
#define HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_CCE_DU_WL_BMSK             0xfffff
#define HWIO_APCS_L3U08_HML3_QCCEWDU_Ii_n_CCE_DU_WL_SHFT                 0x0

#define HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_ADDR(i,n)                (APCS_L3U08_HML3_QOS_REG_BASE      + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_OFFS(i,n)                (APCS_L3U08_HML3_QOS_REG_BASE_OFFS + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_RMSK                        0xfffff
#define HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_MAXi                              1
#define HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_MAXn                            255
#define HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_ADDR(i,n), HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_RMSK)
#define HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_CCE_I_WL_BMSK               0xfffff
#define HWIO_APCS_L3U08_HML3_QCCEWI_Ii_n_CCE_I_WL_SHFT                   0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U09_HML3_QOS
 *--------------------------------------------------------------------------*/

#define APCS_L3U09_HML3_QOS_REG_BASE                              (HMSS_QLL_BASE      + 0x00eb0000)
#define APCS_L3U09_HML3_QOS_REG_BASE_OFFS                         0x00eb0000

#define HWIO_APCS_L3U09_HML3_QCCMRD_n_ADDR(n)                     (APCS_L3U09_HML3_QOS_REG_BASE      + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U09_HML3_QCCMRD_n_OFFS(n)                     (APCS_L3U09_HML3_QOS_REG_BASE_OFFS + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U09_HML3_QCCMRD_n_RMSK                             0xfff
#define HWIO_APCS_L3U09_HML3_QCCMRD_n_MAXn                               255
#define HWIO_APCS_L3U09_HML3_QCCMRD_n_INI(n)        \
        in_dword_masked(HWIO_APCS_L3U09_HML3_QCCMRD_n_ADDR(n), HWIO_APCS_L3U09_HML3_QCCMRD_n_RMSK)
#define HWIO_APCS_L3U09_HML3_QCCMRD_n_INMI(n,mask)    \
        in_dword_masked(HWIO_APCS_L3U09_HML3_QCCMRD_n_ADDR(n), mask)
#define HWIO_APCS_L3U09_HML3_QCCMRD_n_CCM_DATA_BMSK                    0xfff
#define HWIO_APCS_L3U09_HML3_QCCMRD_n_CCM_DATA_SHFT                      0x0

#define HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_ADDR(i,n)               (APCS_L3U09_HML3_QOS_REG_BASE      + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_OFFS(i,n)               (APCS_L3U09_HML3_QOS_REG_BASE_OFFS + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_RMSK                       0xfffff
#define HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_MAXi                             1
#define HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_MAXn                           255
#define HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_ADDR(i,n), HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_RMSK)
#define HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_CCE_DU_WL_BMSK             0xfffff
#define HWIO_APCS_L3U09_HML3_QCCEWDU_Ii_n_CCE_DU_WL_SHFT                 0x0

#define HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_ADDR(i,n)                (APCS_L3U09_HML3_QOS_REG_BASE      + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_OFFS(i,n)                (APCS_L3U09_HML3_QOS_REG_BASE_OFFS + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_RMSK                        0xfffff
#define HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_MAXi                              1
#define HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_MAXn                            255
#define HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_ADDR(i,n), HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_RMSK)
#define HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_CCE_I_WL_BMSK               0xfffff
#define HWIO_APCS_L3U09_HML3_QCCEWI_Ii_n_CCE_I_WL_SHFT                   0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U10_HML3_QOS
 *--------------------------------------------------------------------------*/

#define APCS_L3U10_HML3_QOS_REG_BASE                              (HMSS_QLL_BASE      + 0x00fb0000)
#define APCS_L3U10_HML3_QOS_REG_BASE_OFFS                         0x00fb0000

#define HWIO_APCS_L3U10_HML3_QCCMRD_n_ADDR(n)                     (APCS_L3U10_HML3_QOS_REG_BASE      + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U10_HML3_QCCMRD_n_OFFS(n)                     (APCS_L3U10_HML3_QOS_REG_BASE_OFFS + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U10_HML3_QCCMRD_n_RMSK                             0xfff
#define HWIO_APCS_L3U10_HML3_QCCMRD_n_MAXn                               255
#define HWIO_APCS_L3U10_HML3_QCCMRD_n_INI(n)        \
        in_dword_masked(HWIO_APCS_L3U10_HML3_QCCMRD_n_ADDR(n), HWIO_APCS_L3U10_HML3_QCCMRD_n_RMSK)
#define HWIO_APCS_L3U10_HML3_QCCMRD_n_INMI(n,mask)    \
        in_dword_masked(HWIO_APCS_L3U10_HML3_QCCMRD_n_ADDR(n), mask)
#define HWIO_APCS_L3U10_HML3_QCCMRD_n_CCM_DATA_BMSK                    0xfff
#define HWIO_APCS_L3U10_HML3_QCCMRD_n_CCM_DATA_SHFT                      0x0

#define HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_ADDR(i,n)               (APCS_L3U10_HML3_QOS_REG_BASE      + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_OFFS(i,n)               (APCS_L3U10_HML3_QOS_REG_BASE_OFFS + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_RMSK                       0xfffff
#define HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_MAXi                             1
#define HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_MAXn                           255
#define HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_ADDR(i,n), HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_RMSK)
#define HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_CCE_DU_WL_BMSK             0xfffff
#define HWIO_APCS_L3U10_HML3_QCCEWDU_Ii_n_CCE_DU_WL_SHFT                 0x0

#define HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_ADDR(i,n)                (APCS_L3U10_HML3_QOS_REG_BASE      + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_OFFS(i,n)                (APCS_L3U10_HML3_QOS_REG_BASE_OFFS + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_RMSK                        0xfffff
#define HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_MAXi                              1
#define HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_MAXn                            255
#define HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_ADDR(i,n), HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_RMSK)
#define HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_CCE_I_WL_BMSK               0xfffff
#define HWIO_APCS_L3U10_HML3_QCCEWI_Ii_n_CCE_I_WL_SHFT                   0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U11_HML3_QOS
 *--------------------------------------------------------------------------*/

#define APCS_L3U11_HML3_QOS_REG_BASE                              (HMSS_QLL_BASE      + 0x010b0000)
#define APCS_L3U11_HML3_QOS_REG_BASE_OFFS                         0x010b0000

#define HWIO_APCS_L3U11_HML3_QCCMRD_n_ADDR(n)                     (APCS_L3U11_HML3_QOS_REG_BASE      + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U11_HML3_QCCMRD_n_OFFS(n)                     (APCS_L3U11_HML3_QOS_REG_BASE_OFFS + 0x00000000 + 0x100 * (n))
#define HWIO_APCS_L3U11_HML3_QCCMRD_n_RMSK                             0xfff
#define HWIO_APCS_L3U11_HML3_QCCMRD_n_MAXn                               255
#define HWIO_APCS_L3U11_HML3_QCCMRD_n_INI(n)        \
        in_dword_masked(HWIO_APCS_L3U11_HML3_QCCMRD_n_ADDR(n), HWIO_APCS_L3U11_HML3_QCCMRD_n_RMSK)
#define HWIO_APCS_L3U11_HML3_QCCMRD_n_INMI(n,mask)    \
        in_dword_masked(HWIO_APCS_L3U11_HML3_QCCMRD_n_ADDR(n), mask)
#define HWIO_APCS_L3U11_HML3_QCCMRD_n_CCM_DATA_BMSK                    0xfff
#define HWIO_APCS_L3U11_HML3_QCCMRD_n_CCM_DATA_SHFT                      0x0

#define HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_ADDR(i,n)               (APCS_L3U11_HML3_QOS_REG_BASE      + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_OFFS(i,n)               (APCS_L3U11_HML3_QOS_REG_BASE_OFFS + 0x00000040 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_RMSK                       0xfffff
#define HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_MAXi                             1
#define HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_MAXn                           255
#define HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_ADDR(i,n), HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_RMSK)
#define HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_CCE_DU_WL_BMSK             0xfffff
#define HWIO_APCS_L3U11_HML3_QCCEWDU_Ii_n_CCE_DU_WL_SHFT                 0x0

#define HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_ADDR(i,n)                (APCS_L3U11_HML3_QOS_REG_BASE      + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_OFFS(i,n)                (APCS_L3U11_HML3_QOS_REG_BASE_OFFS + 0x00000048 + 0x10 * (i) + 0x100 * (n))
#define HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_RMSK                        0xfffff
#define HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_MAXi                              1
#define HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_MAXn                            255
#define HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_INI2(i,n)        \
        in_dword_masked(HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_ADDR(i,n), HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_RMSK)
#define HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_INMI2(i,n,mask)    \
        in_dword_masked(HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_ADDR(i,n), mask)
#define HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_OUTI2(i,n,val)    \
        out_dword(HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_ADDR(i,n),val)
#define HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_OUTMI2(i,n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_ADDR(i,n),mask,val,HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_INI2(i,n))
#define HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_CCE_I_WL_BMSK               0xfffff
#define HWIO_APCS_L3U11_HML3_QCCEWI_Ii_n_CCE_I_WL_SHFT                   0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U00_HML3_CFG
 *--------------------------------------------------------------------------*/

#define APCS_L3U00_HML3_CFG_REG_BASE                                 (HMSS_QLL_BASE      + 0x00590000)
#define APCS_L3U00_HML3_CFG_REG_BASE_OFFS                            0x00590000

#define HWIO_APCS_L3U00_HML3_ARYCA_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00005110)
#define HWIO_APCS_L3U00_HML3_ARYCA_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00005110)
#define HWIO_APCS_L3U00_HML3_ARYCA_RMSK                              0xffffffff
#define HWIO_APCS_L3U00_HML3_ARYCA_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_ARYCA_ADDR, HWIO_APCS_L3U00_HML3_ARYCA_RMSK)
#define HWIO_APCS_L3U00_HML3_ARYCA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_ARYCA_ADDR, m)
#define HWIO_APCS_L3U00_HML3_ARYCA_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_ARYCA_ADDR,v)
#define HWIO_APCS_L3U00_HML3_ARYCA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_ARYCA_ADDR,m,v,HWIO_APCS_L3U00_HML3_ARYCA_IN)
#define HWIO_APCS_L3U00_HML3_ARYCA_DPWCALT_BMSK                      0xff000000
#define HWIO_APCS_L3U00_HML3_ARYCA_DPWCALT_SHFT                            0x18
#define HWIO_APCS_L3U00_HML3_ARYCA_DPWCDFLT_BMSK                       0xff0000
#define HWIO_APCS_L3U00_HML3_ARYCA_DPWCDFLT_SHFT                           0x10
#define HWIO_APCS_L3U00_HML3_ARYCA_DPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U00_HML3_ARYCA_DPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U00_HML3_ARYCA_DPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U00_HML3_ARYCA_DPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U00_HML3_ARYCB_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00005114)
#define HWIO_APCS_L3U00_HML3_ARYCB_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00005114)
#define HWIO_APCS_L3U00_HML3_ARYCB_RMSK                              0xffffffff
#define HWIO_APCS_L3U00_HML3_ARYCB_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_ARYCB_ADDR, HWIO_APCS_L3U00_HML3_ARYCB_RMSK)
#define HWIO_APCS_L3U00_HML3_ARYCB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_ARYCB_ADDR, m)
#define HWIO_APCS_L3U00_HML3_ARYCB_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_ARYCB_ADDR,v)
#define HWIO_APCS_L3U00_HML3_ARYCB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_ARYCB_ADDR,m,v,HWIO_APCS_L3U00_HML3_ARYCB_IN)
#define HWIO_APCS_L3U00_HML3_ARYCB_APAUSEDLY_BMSK                    0xff000000
#define HWIO_APCS_L3U00_HML3_ARYCB_APAUSEDLY_SHFT                          0x18
#define HWIO_APCS_L3U00_HML3_ARYCB_DPRAALT_BMSK                        0xf00000
#define HWIO_APCS_L3U00_HML3_ARYCB_DPRAALT_SHFT                            0x14
#define HWIO_APCS_L3U00_HML3_ARYCB_DPRADFLT_BMSK                        0xf0000
#define HWIO_APCS_L3U00_HML3_ARYCB_DPRADFLT_SHFT                           0x10
#define HWIO_APCS_L3U00_HML3_ARYCB_TPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U00_HML3_ARYCB_TPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U00_HML3_ARYCB_TPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U00_HML3_ARYCB_TPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U00_HML3_ARYCC_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00005118)
#define HWIO_APCS_L3U00_HML3_ARYCC_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00005118)
#define HWIO_APCS_L3U00_HML3_ARYCC_RMSK                                     0x7
#define HWIO_APCS_L3U00_HML3_ARYCC_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_ARYCC_ADDR, HWIO_APCS_L3U00_HML3_ARYCC_RMSK)
#define HWIO_APCS_L3U00_HML3_ARYCC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_ARYCC_ADDR, m)
#define HWIO_APCS_L3U00_HML3_ARYCC_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_ARYCC_ADDR,v)
#define HWIO_APCS_L3U00_HML3_ARYCC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_ARYCC_ADDR,m,v,HWIO_APCS_L3U00_HML3_ARYCC_IN)
#define HWIO_APCS_L3U00_HML3_ARYCC_DALARY_BMSK                              0x7
#define HWIO_APCS_L3U00_HML3_ARYCC_DALARY_SHFT                              0x0

#define HWIO_APCS_L3U00_HML3_ASTCA0_ADDR                             (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00006210)
#define HWIO_APCS_L3U00_HML3_ASTCA0_OFFS                             (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00006210)
#define HWIO_APCS_L3U00_HML3_ASTCA0_RMSK                             0xffffffff
#define HWIO_APCS_L3U00_HML3_ASTCA0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_ASTCA0_ADDR, HWIO_APCS_L3U00_HML3_ASTCA0_RMSK)
#define HWIO_APCS_L3U00_HML3_ASTCA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_ASTCA0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_ASTCA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_ASTCA0_ADDR,v)
#define HWIO_APCS_L3U00_HML3_ASTCA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_ASTCA0_ADDR,m,v,HWIO_APCS_L3U00_HML3_ASTCA0_IN)
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U00_HML3_ASTCA0_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U00_HML3_ASTCA0_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U00_HML3_ASTCA0_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U00_HML3_ASTCA0_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U00_HML3_ASTCA0_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U00_HML3_ASTCA0_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U00_HML3_ASTCA0_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U00_HML3_ASTCA0_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U00_HML3_ASTCA0_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U00_HML3_ASTCA1_ADDR                             (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00006310)
#define HWIO_APCS_L3U00_HML3_ASTCA1_OFFS                             (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00006310)
#define HWIO_APCS_L3U00_HML3_ASTCA1_RMSK                             0xffffffff
#define HWIO_APCS_L3U00_HML3_ASTCA1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_ASTCA1_ADDR, HWIO_APCS_L3U00_HML3_ASTCA1_RMSK)
#define HWIO_APCS_L3U00_HML3_ASTCA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_ASTCA1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_ASTCA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_ASTCA1_ADDR,v)
#define HWIO_APCS_L3U00_HML3_ASTCA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_ASTCA1_ADDR,m,v,HWIO_APCS_L3U00_HML3_ASTCA1_IN)
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U00_HML3_ASTCA1_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U00_HML3_ASTCA1_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U00_HML3_ASTCA1_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U00_HML3_ASTCA1_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U00_HML3_ASTCA1_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U00_HML3_ASTCA1_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U00_HML3_ASTCA1_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U00_HML3_ASTCA1_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U00_HML3_ASTCA1_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U00_HML3_ASTCB0_ADDR                             (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00006214)
#define HWIO_APCS_L3U00_HML3_ASTCB0_OFFS                             (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00006214)
#define HWIO_APCS_L3U00_HML3_ASTCB0_RMSK                                  0xfff
#define HWIO_APCS_L3U00_HML3_ASTCB0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_ASTCB0_ADDR, HWIO_APCS_L3U00_HML3_ASTCB0_RMSK)
#define HWIO_APCS_L3U00_HML3_ASTCB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_ASTCB0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_ASTCB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_ASTCB0_ADDR,v)
#define HWIO_APCS_L3U00_HML3_ASTCB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_ASTCB0_ADDR,m,v,HWIO_APCS_L3U00_HML3_ASTCB0_IN)
#define HWIO_APCS_L3U00_HML3_ASTCB0_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U00_HML3_ASTCB0_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U00_HML3_ASTCB1_ADDR                             (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00006314)
#define HWIO_APCS_L3U00_HML3_ASTCB1_OFFS                             (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00006314)
#define HWIO_APCS_L3U00_HML3_ASTCB1_RMSK                                  0xfff
#define HWIO_APCS_L3U00_HML3_ASTCB1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_ASTCB1_ADDR, HWIO_APCS_L3U00_HML3_ASTCB1_RMSK)
#define HWIO_APCS_L3U00_HML3_ASTCB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_ASTCB1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_ASTCB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_ASTCB1_ADDR,v)
#define HWIO_APCS_L3U00_HML3_ASTCB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_ASTCB1_ADDR,m,v,HWIO_APCS_L3U00_HML3_ASTCB1_IN)
#define HWIO_APCS_L3U00_HML3_ASTCB1_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U00_HML3_ASTCB1_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U00_HML3_CJSCTL_ADDR                             (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000a000)
#define HWIO_APCS_L3U00_HML3_CJSCTL_OFFS                             (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_APCS_L3U00_HML3_CJSCTL_RMSK                              0x73fff7f
#define HWIO_APCS_L3U00_HML3_CJSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CJSCTL_ADDR, HWIO_APCS_L3U00_HML3_CJSCTL_RMSK)
#define HWIO_APCS_L3U00_HML3_CJSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CJSCTL_ADDR, m)
#define HWIO_APCS_L3U00_HML3_CJSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_CJSCTL_ADDR,v)
#define HWIO_APCS_L3U00_HML3_CJSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_CJSCTL_ADDR,m,v,HWIO_APCS_L3U00_HML3_CJSCTL_IN)
#define HWIO_APCS_L3U00_HML3_CJSCTL_JTR_STOP_CNT_BMSK                 0x7000000
#define HWIO_APCS_L3U00_HML3_CJSCTL_JTR_STOP_CNT_SHFT                      0x18
#define HWIO_APCS_L3U00_HML3_CJSCTL_JTR_TRIG_CNT_BMSK                  0x3fff00
#define HWIO_APCS_L3U00_HML3_CJSCTL_JTR_TRIG_CNT_SHFT                       0x8
#define HWIO_APCS_L3U00_HML3_CJSCTL_JTR_STOP_MODE_BMSK                     0x60
#define HWIO_APCS_L3U00_HML3_CJSCTL_JTR_STOP_MODE_SHFT                      0x5
#define HWIO_APCS_L3U00_HML3_CJSCTL_JTR_RETAIN_BMSK                        0x10
#define HWIO_APCS_L3U00_HML3_CJSCTL_JTR_RETAIN_SHFT                         0x4
#define HWIO_APCS_L3U00_HML3_CJSCTL_JTR_STRT_MODE_BMSK                      0xc
#define HWIO_APCS_L3U00_HML3_CJSCTL_JTR_STRT_MODE_SHFT                      0x2
#define HWIO_APCS_L3U00_HML3_CJSCTL_JTR_SENS_RST_BMSK                       0x2
#define HWIO_APCS_L3U00_HML3_CJSCTL_JTR_SENS_RST_SHFT                       0x1
#define HWIO_APCS_L3U00_HML3_CJSCTL_JTR_SENS_EN_BMSK                        0x1
#define HWIO_APCS_L3U00_HML3_CJSCTL_JTR_SENS_EN_SHFT                        0x0

#define HWIO_APCS_L3U00_HML3_CJSD0_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000a008)
#define HWIO_APCS_L3U00_HML3_CJSD0_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_APCS_L3U00_HML3_CJSD0_RMSK                              0xffffffff
#define HWIO_APCS_L3U00_HML3_CJSD0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CJSD0_ADDR, HWIO_APCS_L3U00_HML3_CJSD0_RMSK)
#define HWIO_APCS_L3U00_HML3_CJSD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CJSD0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_CJSD0_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U00_HML3_CJSD0_DATA_SHFT                                0x0

#define HWIO_APCS_L3U00_HML3_CJSD1_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000a00c)
#define HWIO_APCS_L3U00_HML3_CJSD1_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_APCS_L3U00_HML3_CJSD1_RMSK                              0xffffffff
#define HWIO_APCS_L3U00_HML3_CJSD1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CJSD1_ADDR, HWIO_APCS_L3U00_HML3_CJSD1_RMSK)
#define HWIO_APCS_L3U00_HML3_CJSD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CJSD1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_CJSD1_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U00_HML3_CJSD1_DATA_SHFT                                0x0

#define HWIO_APCS_L3U00_HML3_CJSD2_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000a010)
#define HWIO_APCS_L3U00_HML3_CJSD2_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_APCS_L3U00_HML3_CJSD2_RMSK                              0xffffffff
#define HWIO_APCS_L3U00_HML3_CJSD2_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CJSD2_ADDR, HWIO_APCS_L3U00_HML3_CJSD2_RMSK)
#define HWIO_APCS_L3U00_HML3_CJSD2_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CJSD2_ADDR, m)
#define HWIO_APCS_L3U00_HML3_CJSD2_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U00_HML3_CJSD2_DATA_SHFT                                0x0

#define HWIO_APCS_L3U00_HML3_CJSD3_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000a014)
#define HWIO_APCS_L3U00_HML3_CJSD3_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_APCS_L3U00_HML3_CJSD3_RMSK                              0xffffffff
#define HWIO_APCS_L3U00_HML3_CJSD3_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CJSD3_ADDR, HWIO_APCS_L3U00_HML3_CJSD3_RMSK)
#define HWIO_APCS_L3U00_HML3_CJSD3_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CJSD3_ADDR, m)
#define HWIO_APCS_L3U00_HML3_CJSD3_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U00_HML3_CJSD3_DATA_SHFT                                0x0

#define HWIO_APCS_L3U00_HML3_CJSD4_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000a018)
#define HWIO_APCS_L3U00_HML3_CJSD4_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000a018)
#define HWIO_APCS_L3U00_HML3_CJSD4_RMSK                              0xffffffff
#define HWIO_APCS_L3U00_HML3_CJSD4_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CJSD4_ADDR, HWIO_APCS_L3U00_HML3_CJSD4_RMSK)
#define HWIO_APCS_L3U00_HML3_CJSD4_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CJSD4_ADDR, m)
#define HWIO_APCS_L3U00_HML3_CJSD4_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U00_HML3_CJSD4_DATA_SHFT                                0x0

#define HWIO_APCS_L3U00_HML3_CJSD5_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000a01c)
#define HWIO_APCS_L3U00_HML3_CJSD5_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000a01c)
#define HWIO_APCS_L3U00_HML3_CJSD5_RMSK                              0xffffffff
#define HWIO_APCS_L3U00_HML3_CJSD5_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CJSD5_ADDR, HWIO_APCS_L3U00_HML3_CJSD5_RMSK)
#define HWIO_APCS_L3U00_HML3_CJSD5_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CJSD5_ADDR, m)
#define HWIO_APCS_L3U00_HML3_CJSD5_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U00_HML3_CJSD5_DATA_SHFT                                0x0

#define HWIO_APCS_L3U00_HML3_CR0_ADDR                                (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00005200)
#define HWIO_APCS_L3U00_HML3_CR0_OFFS                                (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00005200)
#define HWIO_APCS_L3U00_HML3_CR0_RMSK                                      0x1f
#define HWIO_APCS_L3U00_HML3_CR0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CR0_ADDR, HWIO_APCS_L3U00_HML3_CR0_RMSK)
#define HWIO_APCS_L3U00_HML3_CR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CR0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_CR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_CR0_ADDR,v)
#define HWIO_APCS_L3U00_HML3_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_CR0_ADDR,m,v,HWIO_APCS_L3U00_HML3_CR0_IN)
#define HWIO_APCS_L3U00_HML3_CR0_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U00_HML3_CR0_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U00_HML3_CR0_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U00_HML3_CR0_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U00_HML3_CR0_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U00_HML3_CR0_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U00_HML3_CR0_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U00_HML3_CR0_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U00_HML3_CR0_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U00_HML3_CR0_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U00_HML3_CR1_ADDR                                (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00005300)
#define HWIO_APCS_L3U00_HML3_CR1_OFFS                                (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00005300)
#define HWIO_APCS_L3U00_HML3_CR1_RMSK                                      0x1f
#define HWIO_APCS_L3U00_HML3_CR1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CR1_ADDR, HWIO_APCS_L3U00_HML3_CR1_RMSK)
#define HWIO_APCS_L3U00_HML3_CR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CR1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_CR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_CR1_ADDR,v)
#define HWIO_APCS_L3U00_HML3_CR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_CR1_ADDR,m,v,HWIO_APCS_L3U00_HML3_CR1_IN)
#define HWIO_APCS_L3U00_HML3_CR1_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U00_HML3_CR1_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U00_HML3_CR1_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U00_HML3_CR1_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U00_HML3_CR1_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U00_HML3_CR1_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U00_HML3_CR1_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U00_HML3_CR1_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U00_HML3_CR1_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U00_HML3_CR1_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U00_HML3_CRA_ADDR                                (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00007020)
#define HWIO_APCS_L3U00_HML3_CRA_OFFS                                (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00007020)
#define HWIO_APCS_L3U00_HML3_CRA_RMSK                                0xffffc03d
#define HWIO_APCS_L3U00_HML3_CRA_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CRA_ADDR, HWIO_APCS_L3U00_HML3_CRA_RMSK)
#define HWIO_APCS_L3U00_HML3_CRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CRA_ADDR, m)
#define HWIO_APCS_L3U00_HML3_CRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_CRA_ADDR,v)
#define HWIO_APCS_L3U00_HML3_CRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_CRA_ADDR,m,v,HWIO_APCS_L3U00_HML3_CRA_IN)
#define HWIO_APCS_L3U00_HML3_CRA_SPARE_BMSK                          0xe0000000
#define HWIO_APCS_L3U00_HML3_CRA_SPARE_SHFT                                0x1d
#define HWIO_APCS_L3U00_HML3_CRA_QID_ECC_BMSK                        0x10000000
#define HWIO_APCS_L3U00_HML3_CRA_QID_ECC_SHFT                              0x1c
#define HWIO_APCS_L3U00_HML3_CRA_QID_CE_SEQ_BMSK                      0x8000000
#define HWIO_APCS_L3U00_HML3_CRA_QID_CE_SEQ_SHFT                           0x1b
#define HWIO_APCS_L3U00_HML3_CRA_RD_SNP_RD_TIME_BMSK                  0x4000000
#define HWIO_APCS_L3U00_HML3_CRA_RD_SNP_RD_TIME_SHFT                       0x1a
#define HWIO_APCS_L3U00_HML3_CRA_FAPSHA_BMSK                          0x2000000
#define HWIO_APCS_L3U00_HML3_CRA_FAPSHA_SHFT                               0x19
#define HWIO_APCS_L3U00_HML3_CRA_BLOCK_TUE_BMSK                       0x1000000
#define HWIO_APCS_L3U00_HML3_CRA_BLOCK_TUE_SHFT                            0x18
#define HWIO_APCS_L3U00_HML3_CRA_SFT_CE_SEQ_BMSK                       0x800000
#define HWIO_APCS_L3U00_HML3_CRA_SFT_CE_SEQ_SHFT                           0x17
#define HWIO_APCS_L3U00_HML3_CRA_DCH_INV0_BMSK                         0x400000
#define HWIO_APCS_L3U00_HML3_CRA_DCH_INV0_SHFT                             0x16
#define HWIO_APCS_L3U00_HML3_CRA_DCH_INV1_BMSK                         0x200000
#define HWIO_APCS_L3U00_HML3_CRA_DCH_INV1_SHFT                             0x15
#define HWIO_APCS_L3U00_HML3_CRA_DETC_BMSK                             0x100000
#define HWIO_APCS_L3U00_HML3_CRA_DETC_SHFT                                 0x14
#define HWIO_APCS_L3U00_HML3_CRA_AMVSMC_BMSK                            0x80000
#define HWIO_APCS_L3U00_HML3_CRA_AMVSMC_SHFT                               0x13
#define HWIO_APCS_L3U00_HML3_CRA_DCIALL_SFT_BMSK                        0x40000
#define HWIO_APCS_L3U00_HML3_CRA_DCIALL_SFT_SHFT                           0x12
#define HWIO_APCS_L3U00_HML3_CRA_TAG_ECC_BMSK                           0x20000
#define HWIO_APCS_L3U00_HML3_CRA_TAG_ECC_SHFT                              0x11
#define HWIO_APCS_L3U00_HML3_CRA_TAG_CE_SEQ_BMSK                        0x10000
#define HWIO_APCS_L3U00_HML3_CRA_TAG_CE_SEQ_SHFT                           0x10
#define HWIO_APCS_L3U00_HML3_CRA_DATA_ECC_BMSK                           0x8000
#define HWIO_APCS_L3U00_HML3_CRA_DATA_ECC_SHFT                              0xf
#define HWIO_APCS_L3U00_HML3_CRA_ENFGECCDAT_BMSK                         0x4000
#define HWIO_APCS_L3U00_HML3_CRA_ENFGECCDAT_SHFT                            0xe
#define HWIO_APCS_L3U00_HML3_CRA_CO_REQ_TIME_BMSK                          0x30
#define HWIO_APCS_L3U00_HML3_CRA_CO_REQ_TIME_SHFT                           0x4
#define HWIO_APCS_L3U00_HML3_CRA_WR_MISS_RD_TIME_BMSK                       0x8
#define HWIO_APCS_L3U00_HML3_CRA_WR_MISS_RD_TIME_SHFT                       0x3
#define HWIO_APCS_L3U00_HML3_CRA_RD_MISS_RD_TIME_BMSK                       0x4
#define HWIO_APCS_L3U00_HML3_CRA_RD_MISS_RD_TIME_SHFT                       0x2
#define HWIO_APCS_L3U00_HML3_CRA_EARLY_RD_BMSK                              0x1
#define HWIO_APCS_L3U00_HML3_CRA_EARLY_RD_SHFT                              0x0

#define HWIO_APCS_L3U00_HML3_CRB_ADDR                                (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00007024)
#define HWIO_APCS_L3U00_HML3_CRB_OFFS                                (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00007024)
#define HWIO_APCS_L3U00_HML3_CRB_RMSK                                    0xffe0
#define HWIO_APCS_L3U00_HML3_CRB_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CRB_ADDR, HWIO_APCS_L3U00_HML3_CRB_RMSK)
#define HWIO_APCS_L3U00_HML3_CRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CRB_ADDR, m)
#define HWIO_APCS_L3U00_HML3_CRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_CRB_ADDR,v)
#define HWIO_APCS_L3U00_HML3_CRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_CRB_ADDR,m,v,HWIO_APCS_L3U00_HML3_CRB_IN)
#define HWIO_APCS_L3U00_HML3_CRB_SPARE_BMSK                              0xff80
#define HWIO_APCS_L3U00_HML3_CRB_SPARE_SHFT                                 0x7
#define HWIO_APCS_L3U00_HML3_CRB_RTY_BACKOFF_BMSK                          0x60
#define HWIO_APCS_L3U00_HML3_CRB_RTY_BACKOFF_SHFT                           0x5

#define HWIO_APCS_L3U00_HML3_CRD_ADDR                                (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000702c)
#define HWIO_APCS_L3U00_HML3_CRD_OFFS                                (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000702c)
#define HWIO_APCS_L3U00_HML3_CRD_RMSK                                   0x10001
#define HWIO_APCS_L3U00_HML3_CRD_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CRD_ADDR, HWIO_APCS_L3U00_HML3_CRD_RMSK)
#define HWIO_APCS_L3U00_HML3_CRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_CRD_ADDR, m)
#define HWIO_APCS_L3U00_HML3_CRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_CRD_ADDR,v)
#define HWIO_APCS_L3U00_HML3_CRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_CRD_ADDR,m,v,HWIO_APCS_L3U00_HML3_CRD_IN)
#define HWIO_APCS_L3U00_HML3_CRD_PL3APOS_BMSK                           0x10000
#define HWIO_APCS_L3U00_HML3_CRD_PL3APOS_SHFT                              0x10
#define HWIO_APCS_L3U00_HML3_CRD_DDCIALL_BMSK                               0x1
#define HWIO_APCS_L3U00_HML3_CRD_DDCIALL_SHFT                               0x0

#define HWIO_APCS_L3U00_HML3_DAEERR0_ADDR                            (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000324c)
#define HWIO_APCS_L3U00_HML3_DAEERR0_OFFS                            (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000324c)
#define HWIO_APCS_L3U00_HML3_DAEERR0_RMSK                               0xfffff
#define HWIO_APCS_L3U00_HML3_DAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DAEERR0_ADDR, HWIO_APCS_L3U00_HML3_DAEERR0_RMSK)
#define HWIO_APCS_L3U00_HML3_DAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DAEERR0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DAEERR0_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U00_HML3_DAEERR0_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U00_HML3_DAEERR1_ADDR                            (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000334c)
#define HWIO_APCS_L3U00_HML3_DAEERR1_OFFS                            (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000334c)
#define HWIO_APCS_L3U00_HML3_DAEERR1_RMSK                               0xfffff
#define HWIO_APCS_L3U00_HML3_DAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DAEERR1_ADDR, HWIO_APCS_L3U00_HML3_DAEERR1_RMSK)
#define HWIO_APCS_L3U00_HML3_DAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DAEERR1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DAEERR1_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U00_HML3_DAEERR1_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U00_HML3_DCRSWCR_ADDR                            (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003000)
#define HWIO_APCS_L3U00_HML3_DCRSWCR_OFFS                            (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003000)
#define HWIO_APCS_L3U00_HML3_DCRSWCR_RMSK                                 0xfff
#define HWIO_APCS_L3U00_HML3_DCRSWCR_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWCR_ADDR, HWIO_APCS_L3U00_HML3_DCRSWCR_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWCR_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_DCRSWCR_ADDR,v)
#define HWIO_APCS_L3U00_HML3_DCRSWCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_DCRSWCR_ADDR,m,v,HWIO_APCS_L3U00_HML3_DCRSWCR_IN)
#define HWIO_APCS_L3U00_HML3_DCRSWCR_SFTBID_BMSK                          0xc00
#define HWIO_APCS_L3U00_HML3_DCRSWCR_SFTBID_SHFT                            0xa
#define HWIO_APCS_L3U00_HML3_DCRSWCR_SFTPID_BMSK                          0x3f0
#define HWIO_APCS_L3U00_HML3_DCRSWCR_SFTPID_SHFT                            0x4
#define HWIO_APCS_L3U00_HML3_DCRSWCR_SPARE_BMSK                             0x8
#define HWIO_APCS_L3U00_HML3_DCRSWCR_SPARE_SHFT                             0x3
#define HWIO_APCS_L3U00_HML3_DCRSWCR_CVFS_BMSK                              0x4
#define HWIO_APCS_L3U00_HML3_DCRSWCR_CVFS_SHFT                              0x2
#define HWIO_APCS_L3U00_HML3_DCRSWCR_BYPTECC_BMSK                           0x2
#define HWIO_APCS_L3U00_HML3_DCRSWCR_BYPTECC_SHFT                           0x1
#define HWIO_APCS_L3U00_HML3_DCRSWCR_BYPDECC_BMSK                           0x1
#define HWIO_APCS_L3U00_HML3_DCRSWCR_BYPDECC_SHFT                           0x0

#define HWIO_APCS_L3U00_HML3_DCRSWDA0_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003200)
#define HWIO_APCS_L3U00_HML3_DCRSWDA0_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003200)
#define HWIO_APCS_L3U00_HML3_DCRSWDA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDA0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDA0_ADDR, HWIO_APCS_L3U00_HML3_DCRSWDA0_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWDA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDA0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWDA0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDA0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U00_HML3_DCRSWDA1_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003300)
#define HWIO_APCS_L3U00_HML3_DCRSWDA1_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003300)
#define HWIO_APCS_L3U00_HML3_DCRSWDA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDA1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDA1_ADDR, HWIO_APCS_L3U00_HML3_DCRSWDA1_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWDA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDA1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWDA1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDA1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U00_HML3_DCRSWDB0_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003204)
#define HWIO_APCS_L3U00_HML3_DCRSWDB0_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003204)
#define HWIO_APCS_L3U00_HML3_DCRSWDB0_RMSK                           0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDB0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDB0_ADDR, HWIO_APCS_L3U00_HML3_DCRSWDB0_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWDB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDB0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWDB0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDB0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U00_HML3_DCRSWDB1_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003304)
#define HWIO_APCS_L3U00_HML3_DCRSWDB1_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003304)
#define HWIO_APCS_L3U00_HML3_DCRSWDB1_RMSK                           0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDB1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDB1_ADDR, HWIO_APCS_L3U00_HML3_DCRSWDB1_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWDB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDB1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWDB1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDB1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U00_HML3_DCRSWDC0_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003208)
#define HWIO_APCS_L3U00_HML3_DCRSWDC0_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003208)
#define HWIO_APCS_L3U00_HML3_DCRSWDC0_RMSK                           0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDC0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDC0_ADDR, HWIO_APCS_L3U00_HML3_DCRSWDC0_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWDC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDC0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWDC0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDC0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U00_HML3_DCRSWDC1_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003308)
#define HWIO_APCS_L3U00_HML3_DCRSWDC1_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003308)
#define HWIO_APCS_L3U00_HML3_DCRSWDC1_RMSK                           0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDC1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDC1_ADDR, HWIO_APCS_L3U00_HML3_DCRSWDC1_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWDC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDC1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWDC1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDC1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U00_HML3_DCRSWDD0_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000320c)
#define HWIO_APCS_L3U00_HML3_DCRSWDD0_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000320c)
#define HWIO_APCS_L3U00_HML3_DCRSWDD0_RMSK                           0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDD0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDD0_ADDR, HWIO_APCS_L3U00_HML3_DCRSWDD0_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWDD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDD0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWDD0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDD0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U00_HML3_DCRSWDD1_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000330c)
#define HWIO_APCS_L3U00_HML3_DCRSWDD1_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000330c)
#define HWIO_APCS_L3U00_HML3_DCRSWDD1_RMSK                           0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDD1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDD1_ADDR, HWIO_APCS_L3U00_HML3_DCRSWDD1_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWDD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDD1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWDD1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWDD1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U00_HML3_DCRSWDE0_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003210)
#define HWIO_APCS_L3U00_HML3_DCRSWDE0_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003210)
#define HWIO_APCS_L3U00_HML3_DCRSWDE0_RMSK                              0x1ffff
#define HWIO_APCS_L3U00_HML3_DCRSWDE0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDE0_ADDR, HWIO_APCS_L3U00_HML3_DCRSWDE0_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWDE0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDE0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWDE0_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U00_HML3_DCRSWDE0_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U00_HML3_DCRSWDE0_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U00_HML3_DCRSWDE0_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U00_HML3_DCRSWDE0_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U00_HML3_DCRSWDE0_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U00_HML3_DCRSWDE1_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003310)
#define HWIO_APCS_L3U00_HML3_DCRSWDE1_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003310)
#define HWIO_APCS_L3U00_HML3_DCRSWDE1_RMSK                              0x1ffff
#define HWIO_APCS_L3U00_HML3_DCRSWDE1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDE1_ADDR, HWIO_APCS_L3U00_HML3_DCRSWDE1_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWDE1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWDE1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWDE1_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U00_HML3_DCRSWDE1_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U00_HML3_DCRSWDE1_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U00_HML3_DCRSWDE1_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U00_HML3_DCRSWDE1_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U00_HML3_DCRSWDE1_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U00_HML3_DCRSWTA0_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003218)
#define HWIO_APCS_L3U00_HML3_DCRSWTA0_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003218)
#define HWIO_APCS_L3U00_HML3_DCRSWTA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWTA0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWTA0_ADDR, HWIO_APCS_L3U00_HML3_DCRSWTA0_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWTA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWTA0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWTA0_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U00_HML3_DCRSWTA0_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U00_HML3_DCRSWTA0_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U00_HML3_DCRSWTA0_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U00_HML3_DCRSWTA1_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003318)
#define HWIO_APCS_L3U00_HML3_DCRSWTA1_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003318)
#define HWIO_APCS_L3U00_HML3_DCRSWTA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U00_HML3_DCRSWTA1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWTA1_ADDR, HWIO_APCS_L3U00_HML3_DCRSWTA1_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWTA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWTA1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWTA1_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U00_HML3_DCRSWTA1_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U00_HML3_DCRSWTA1_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U00_HML3_DCRSWTA1_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U00_HML3_DCRSWTB0_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000321c)
#define HWIO_APCS_L3U00_HML3_DCRSWTB0_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000321c)
#define HWIO_APCS_L3U00_HML3_DCRSWTB0_RMSK                           0x7fffff00
#define HWIO_APCS_L3U00_HML3_DCRSWTB0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWTB0_ADDR, HWIO_APCS_L3U00_HML3_DCRSWTB0_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWTB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWTB0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWTB0_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U00_HML3_DCRSWTB0_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U00_HML3_DCRSWTB1_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000331c)
#define HWIO_APCS_L3U00_HML3_DCRSWTB1_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000331c)
#define HWIO_APCS_L3U00_HML3_DCRSWTB1_RMSK                           0x7fffff00
#define HWIO_APCS_L3U00_HML3_DCRSWTB1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWTB1_ADDR, HWIO_APCS_L3U00_HML3_DCRSWTB1_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWTB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWTB1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWTB1_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U00_HML3_DCRSWTB1_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U00_HML3_DCRSWTC0_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003220)
#define HWIO_APCS_L3U00_HML3_DCRSWTC0_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003220)
#define HWIO_APCS_L3U00_HML3_DCRSWTC0_RMSK                              0xfffff
#define HWIO_APCS_L3U00_HML3_DCRSWTC0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWTC0_ADDR, HWIO_APCS_L3U00_HML3_DCRSWTC0_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWTC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWTC0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWTC0_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U00_HML3_DCRSWTC0_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U00_HML3_DCRSWTC1_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003320)
#define HWIO_APCS_L3U00_HML3_DCRSWTC1_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003320)
#define HWIO_APCS_L3U00_HML3_DCRSWTC1_RMSK                              0xfffff
#define HWIO_APCS_L3U00_HML3_DCRSWTC1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWTC1_ADDR, HWIO_APCS_L3U00_HML3_DCRSWTC1_RMSK)
#define HWIO_APCS_L3U00_HML3_DCRSWTC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_DCRSWTC1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_DCRSWTC1_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U00_HML3_DCRSWTC1_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U00_HML3_FAICCRA0_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00002208)
#define HWIO_APCS_L3U00_HML3_FAICCRA0_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00002208)
#define HWIO_APCS_L3U00_HML3_FAICCRA0_RMSK                            0xfffffff
#define HWIO_APCS_L3U00_HML3_FAICCRA0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICCRA0_ADDR, HWIO_APCS_L3U00_HML3_FAICCRA0_RMSK)
#define HWIO_APCS_L3U00_HML3_FAICCRA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICCRA0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_FAICCRA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_FAICCRA0_ADDR,v)
#define HWIO_APCS_L3U00_HML3_FAICCRA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_FAICCRA0_ADDR,m,v,HWIO_APCS_L3U00_HML3_FAICCRA0_IN)
#define HWIO_APCS_L3U00_HML3_FAICCRA0_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U00_HML3_FAICCRA0_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U00_HML3_FAICCRA1_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00002308)
#define HWIO_APCS_L3U00_HML3_FAICCRA1_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00002308)
#define HWIO_APCS_L3U00_HML3_FAICCRA1_RMSK                            0xfffffff
#define HWIO_APCS_L3U00_HML3_FAICCRA1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICCRA1_ADDR, HWIO_APCS_L3U00_HML3_FAICCRA1_RMSK)
#define HWIO_APCS_L3U00_HML3_FAICCRA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICCRA1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_FAICCRA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_FAICCRA1_ADDR,v)
#define HWIO_APCS_L3U00_HML3_FAICCRA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_FAICCRA1_ADDR,m,v,HWIO_APCS_L3U00_HML3_FAICCRA1_IN)
#define HWIO_APCS_L3U00_HML3_FAICCRA1_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U00_HML3_FAICCRA1_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U00_HML3_FAICCRB0_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000220c)
#define HWIO_APCS_L3U00_HML3_FAICCRB0_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000220c)
#define HWIO_APCS_L3U00_HML3_FAICCRB0_RMSK                           0xfffeffff
#define HWIO_APCS_L3U00_HML3_FAICCRB0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICCRB0_ADDR, HWIO_APCS_L3U00_HML3_FAICCRB0_RMSK)
#define HWIO_APCS_L3U00_HML3_FAICCRB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICCRB0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_FAICCRB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_FAICCRB0_ADDR,v)
#define HWIO_APCS_L3U00_HML3_FAICCRB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_FAICCRB0_ADDR,m,v,HWIO_APCS_L3U00_HML3_FAICCRB0_IN)
#define HWIO_APCS_L3U00_HML3_FAICCRB0_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U00_HML3_FAICCRB0_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U00_HML3_FAICCRB0_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U00_HML3_FAICCRB0_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U00_HML3_FAICCRB0_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U00_HML3_FAICCRB0_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U00_HML3_FAICCRB0_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U00_HML3_FAICCRB1_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000230c)
#define HWIO_APCS_L3U00_HML3_FAICCRB1_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000230c)
#define HWIO_APCS_L3U00_HML3_FAICCRB1_RMSK                           0xfffeffff
#define HWIO_APCS_L3U00_HML3_FAICCRB1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICCRB1_ADDR, HWIO_APCS_L3U00_HML3_FAICCRB1_RMSK)
#define HWIO_APCS_L3U00_HML3_FAICCRB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICCRB1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_FAICCRB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_FAICCRB1_ADDR,v)
#define HWIO_APCS_L3U00_HML3_FAICCRB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_FAICCRB1_ADDR,m,v,HWIO_APCS_L3U00_HML3_FAICCRB1_IN)
#define HWIO_APCS_L3U00_HML3_FAICCRB1_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U00_HML3_FAICCRB1_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U00_HML3_FAICCRB1_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U00_HML3_FAICCRB1_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U00_HML3_FAICCRB1_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U00_HML3_FAICCRB1_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U00_HML3_FAICCRB1_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U00_HML3_FAICCRC0_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00002210)
#define HWIO_APCS_L3U00_HML3_FAICCRC0_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00002210)
#define HWIO_APCS_L3U00_HML3_FAICCRC0_RMSK                                 0xff
#define HWIO_APCS_L3U00_HML3_FAICCRC0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICCRC0_ADDR, HWIO_APCS_L3U00_HML3_FAICCRC0_RMSK)
#define HWIO_APCS_L3U00_HML3_FAICCRC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICCRC0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_FAICCRC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_FAICCRC0_ADDR,v)
#define HWIO_APCS_L3U00_HML3_FAICCRC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_FAICCRC0_ADDR,m,v,HWIO_APCS_L3U00_HML3_FAICCRC0_IN)
#define HWIO_APCS_L3U00_HML3_FAICCRC0_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U00_HML3_FAICCRC0_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U00_HML3_FAICCRC1_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00002310)
#define HWIO_APCS_L3U00_HML3_FAICCRC1_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00002310)
#define HWIO_APCS_L3U00_HML3_FAICCRC1_RMSK                                 0xff
#define HWIO_APCS_L3U00_HML3_FAICCRC1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICCRC1_ADDR, HWIO_APCS_L3U00_HML3_FAICCRC1_RMSK)
#define HWIO_APCS_L3U00_HML3_FAICCRC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICCRC1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_FAICCRC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_FAICCRC1_ADDR,v)
#define HWIO_APCS_L3U00_HML3_FAICCRC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_FAICCRC1_ADDR,m,v,HWIO_APCS_L3U00_HML3_FAICCRC1_IN)
#define HWIO_APCS_L3U00_HML3_FAICCRC1_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U00_HML3_FAICCRC1_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U00_HML3_FAICSR0_ADDR                            (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000223c)
#define HWIO_APCS_L3U00_HML3_FAICSR0_OFFS                            (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000223c)
#define HWIO_APCS_L3U00_HML3_FAICSR0_RMSK                              0xffffff
#define HWIO_APCS_L3U00_HML3_FAICSR0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICSR0_ADDR, HWIO_APCS_L3U00_HML3_FAICSR0_RMSK)
#define HWIO_APCS_L3U00_HML3_FAICSR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICSR0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_FAICSR0_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U00_HML3_FAICSR0_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U00_HML3_FAICSR0_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U00_HML3_FAICSR0_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U00_HML3_FAICSR0_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U00_HML3_FAICSR0_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U00_HML3_FAICSR0_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U00_HML3_FAICSR0_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U00_HML3_FAICSR0_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U00_HML3_FAICSR0_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U00_HML3_FAICSR0_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U00_HML3_FAICSR0_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U00_HML3_FAICSR0_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U00_HML3_FAICSR0_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U00_HML3_FAICSR1_ADDR                            (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000233c)
#define HWIO_APCS_L3U00_HML3_FAICSR1_OFFS                            (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000233c)
#define HWIO_APCS_L3U00_HML3_FAICSR1_RMSK                              0xffffff
#define HWIO_APCS_L3U00_HML3_FAICSR1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICSR1_ADDR, HWIO_APCS_L3U00_HML3_FAICSR1_RMSK)
#define HWIO_APCS_L3U00_HML3_FAICSR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FAICSR1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_FAICSR1_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U00_HML3_FAICSR1_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U00_HML3_FAICSR1_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U00_HML3_FAICSR1_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U00_HML3_FAICSR1_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U00_HML3_FAICSR1_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U00_HML3_FAICSR1_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U00_HML3_FAICSR1_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U00_HML3_FAICSR1_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U00_HML3_FAICSR1_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U00_HML3_FAICSR1_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U00_HML3_FAICSR1_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U00_HML3_FAICSR1_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U00_HML3_FAICSR1_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U00_HML3_FUSEDATH_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000302c)
#define HWIO_APCS_L3U00_HML3_FUSEDATH_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_APCS_L3U00_HML3_FUSEDATH_RMSK                           0xffffffff
#define HWIO_APCS_L3U00_HML3_FUSEDATH_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FUSEDATH_ADDR, HWIO_APCS_L3U00_HML3_FUSEDATH_RMSK)
#define HWIO_APCS_L3U00_HML3_FUSEDATH_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FUSEDATH_ADDR, m)
#define HWIO_APCS_L3U00_HML3_FUSEDATH_FUSES_HI_BMSK                  0xffffffff
#define HWIO_APCS_L3U00_HML3_FUSEDATH_FUSES_HI_SHFT                         0x0

#define HWIO_APCS_L3U00_HML3_FUSEDATL_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003028)
#define HWIO_APCS_L3U00_HML3_FUSEDATL_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003028)
#define HWIO_APCS_L3U00_HML3_FUSEDATL_RMSK                           0xffffffff
#define HWIO_APCS_L3U00_HML3_FUSEDATL_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FUSEDATL_ADDR, HWIO_APCS_L3U00_HML3_FUSEDATL_RMSK)
#define HWIO_APCS_L3U00_HML3_FUSEDATL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FUSEDATL_ADDR, m)
#define HWIO_APCS_L3U00_HML3_FUSEDATL_FUSES_LO_BMSK                  0xffffffff
#define HWIO_APCS_L3U00_HML3_FUSEDATL_FUSES_LO_SHFT                         0x0

#define HWIO_APCS_L3U00_HML3_FUSEIDX_ADDR                            (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003024)
#define HWIO_APCS_L3U00_HML3_FUSEIDX_OFFS                            (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003024)
#define HWIO_APCS_L3U00_HML3_FUSEIDX_RMSK                                  0x3f
#define HWIO_APCS_L3U00_HML3_FUSEIDX_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FUSEIDX_ADDR, HWIO_APCS_L3U00_HML3_FUSEIDX_RMSK)
#define HWIO_APCS_L3U00_HML3_FUSEIDX_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_FUSEIDX_ADDR, m)
#define HWIO_APCS_L3U00_HML3_FUSEIDX_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_FUSEIDX_ADDR,v)
#define HWIO_APCS_L3U00_HML3_FUSEIDX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_FUSEIDX_ADDR,m,v,HWIO_APCS_L3U00_HML3_FUSEIDX_IN)
#define HWIO_APCS_L3U00_HML3_FUSEIDX_FUSE_INDEX_BMSK                       0x3f
#define HWIO_APCS_L3U00_HML3_FUSEIDX_FUSE_INDEX_SHFT                        0x0

#define HWIO_APCS_L3U00_HML3_HCRA_ADDR                               (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00005010)
#define HWIO_APCS_L3U00_HML3_HCRA_OFFS                               (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00005010)
#define HWIO_APCS_L3U00_HML3_HCRA_RMSK                               0xffffefff
#define HWIO_APCS_L3U00_HML3_HCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_HCRA_ADDR, HWIO_APCS_L3U00_HML3_HCRA_RMSK)
#define HWIO_APCS_L3U00_HML3_HCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_HCRA_ADDR, m)
#define HWIO_APCS_L3U00_HML3_HCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_HCRA_ADDR,v)
#define HWIO_APCS_L3U00_HML3_HCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_HCRA_ADDR,m,v,HWIO_APCS_L3U00_HML3_HCRA_IN)
#define HWIO_APCS_L3U00_HML3_HCRA_SPARE_BMSK                         0xf0000000
#define HWIO_APCS_L3U00_HML3_HCRA_SPARE_SHFT                               0x1c
#define HWIO_APCS_L3U00_HML3_HCRA_IGNR_CLEAN_BMSK                     0x8000000
#define HWIO_APCS_L3U00_HML3_HCRA_IGNR_CLEAN_SHFT                          0x1b
#define HWIO_APCS_L3U00_HML3_HCRA_BLK_NBSDCINV_BMSK                   0x4000000
#define HWIO_APCS_L3U00_HML3_HCRA_BLK_NBSDCINV_SHFT                        0x1a
#define HWIO_APCS_L3U00_HML3_HCRA_EN_TUE_POISON_BMSK                  0x2000000
#define HWIO_APCS_L3U00_HML3_HCRA_EN_TUE_POISON_SHFT                       0x19
#define HWIO_APCS_L3U00_HML3_HCRA_F1NPWNS_BMSK                        0x1000000
#define HWIO_APCS_L3U00_HML3_HCRA_F1NPWNS_SHFT                             0x18
#define HWIO_APCS_L3U00_HML3_HCRA_XTNDBQLF_BMSK                        0xf00000
#define HWIO_APCS_L3U00_HML3_HCRA_XTNDBQLF_SHFT                            0x14
#define HWIO_APCS_L3U00_HML3_HCRA_SVFRPC_BMSK                           0xc0000
#define HWIO_APCS_L3U00_HML3_HCRA_SVFRPC_SHFT                              0x12
#define HWIO_APCS_L3U00_HML3_HCRA_DAS64D_BMSK                           0x20000
#define HWIO_APCS_L3U00_HML3_HCRA_DAS64D_SHFT                              0x11
#define HWIO_APCS_L3U00_HML3_HCRA_FLFSRON_BMSK                          0x10000
#define HWIO_APCS_L3U00_HML3_HCRA_FLFSRON_SHFT                             0x10
#define HWIO_APCS_L3U00_HML3_HCRA_DBRABORT_BMSK                          0x8000
#define HWIO_APCS_L3U00_HML3_HCRA_DBRABORT_SHFT                             0xf
#define HWIO_APCS_L3U00_HML3_HCRA_FRDBOQD_BMSK                           0x4000
#define HWIO_APCS_L3U00_HML3_HCRA_FRDBOQD_SHFT                              0xe
#define HWIO_APCS_L3U00_HML3_HCRA_ASDAPC_BMSK                            0x2000
#define HWIO_APCS_L3U00_HML3_HCRA_ASDAPC_SHFT                               0xd
#define HWIO_APCS_L3U00_HML3_HCRA_MAX_BOQ_BUSY_BMSK                       0xf00
#define HWIO_APCS_L3U00_HML3_HCRA_MAX_BOQ_BUSY_SHFT                         0x8
#define HWIO_APCS_L3U00_HML3_HCRA_FORCE_CGC_HAZ_BMSK                       0x80
#define HWIO_APCS_L3U00_HML3_HCRA_FORCE_CGC_HAZ_SHFT                        0x7
#define HWIO_APCS_L3U00_HML3_HCRA_ADDRESS_HASH_BMSK                        0x40
#define HWIO_APCS_L3U00_HML3_HCRA_ADDRESS_HASH_SHFT                         0x6
#define HWIO_APCS_L3U00_HML3_HCRA_READ_MISS_BYP_BMSK                       0x20
#define HWIO_APCS_L3U00_HML3_HCRA_READ_MISS_BYP_SHFT                        0x5
#define HWIO_APCS_L3U00_HML3_HCRA_DATA_RET_PATH_BMSK                       0x10
#define HWIO_APCS_L3U00_HML3_HCRA_DATA_RET_PATH_SHFT                        0x4
#define HWIO_APCS_L3U00_HML3_HCRA_OUT_BNG_DIS_BMSK                          0x8
#define HWIO_APCS_L3U00_HML3_HCRA_OUT_BNG_DIS_SHFT                          0x3
#define HWIO_APCS_L3U00_HML3_HCRA_CPQDAT_DIS_BMSK                           0x4
#define HWIO_APCS_L3U00_HML3_HCRA_CPQDAT_DIS_SHFT                           0x2
#define HWIO_APCS_L3U00_HML3_HCRA_BBDRD_BMSK                                0x2
#define HWIO_APCS_L3U00_HML3_HCRA_BBDRD_SHFT                                0x1
#define HWIO_APCS_L3U00_HML3_HCRA_BBBRD_BMSK                                0x1
#define HWIO_APCS_L3U00_HML3_HCRA_BBBRD_SHFT                                0x0

#define HWIO_APCS_L3U00_HML3_HPDIV_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00005014)
#define HWIO_APCS_L3U00_HML3_HPDIV_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00005014)
#define HWIO_APCS_L3U00_HML3_HPDIV_RMSK                                 0xf000f
#define HWIO_APCS_L3U00_HML3_HPDIV_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_HPDIV_ADDR, HWIO_APCS_L3U00_HML3_HPDIV_RMSK)
#define HWIO_APCS_L3U00_HML3_HPDIV_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_HPDIV_ADDR, m)
#define HWIO_APCS_L3U00_HML3_HPDIV_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_HPDIV_ADDR,v)
#define HWIO_APCS_L3U00_HML3_HPDIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_HPDIV_ADDR,m,v,HWIO_APCS_L3U00_HML3_HPDIV_IN)
#define HWIO_APCS_L3U00_HML3_HPDIV_HPDCDP_BMSK                          0xf0000
#define HWIO_APCS_L3U00_HML3_HPDIV_HPDCDP_SHFT                             0x10
#define HWIO_APCS_L3U00_HML3_HPDIV_HPDCAP_BMSK                              0xf
#define HWIO_APCS_L3U00_HML3_HPDIV_HPDCAP_SHFT                              0x0

#define HWIO_APCS_L3U00_HML3_HSHMCTL_ADDR                            (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000705c)
#define HWIO_APCS_L3U00_HML3_HSHMCTL_OFFS                            (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000705c)
#define HWIO_APCS_L3U00_HML3_HSHMCTL_RMSK                              0x3fffff
#define HWIO_APCS_L3U00_HML3_HSHMCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_HSHMCTL_ADDR, HWIO_APCS_L3U00_HML3_HSHMCTL_RMSK)
#define HWIO_APCS_L3U00_HML3_HSHMCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_HSHMCTL_ADDR, m)
#define HWIO_APCS_L3U00_HML3_HSHMCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_HSHMCTL_ADDR,v)
#define HWIO_APCS_L3U00_HML3_HSHMCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_HSHMCTL_ADDR,m,v,HWIO_APCS_L3U00_HML3_HSHMCTL_IN)
#define HWIO_APCS_L3U00_HML3_HSHMCTL_HMASK_BMSK                        0x3fffff
#define HWIO_APCS_L3U00_HML3_HSHMCTL_HMASK_SHFT                             0x0

#define HWIO_APCS_L3U00_HML3_INJERR0_ADDR                            (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00009210)
#define HWIO_APCS_L3U00_HML3_INJERR0_OFFS                            (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00009210)
#define HWIO_APCS_L3U00_HML3_INJERR0_RMSK                                  0x1f
#define HWIO_APCS_L3U00_HML3_INJERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_INJERR0_ADDR, HWIO_APCS_L3U00_HML3_INJERR0_RMSK)
#define HWIO_APCS_L3U00_HML3_INJERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_INJERR0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_INJERR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_INJERR0_ADDR,v)
#define HWIO_APCS_L3U00_HML3_INJERR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_INJERR0_ADDR,m,v,HWIO_APCS_L3U00_HML3_INJERR0_IN)
#define HWIO_APCS_L3U00_HML3_INJERR0_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U00_HML3_INJERR0_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U00_HML3_INJERR0_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U00_HML3_INJERR0_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U00_HML3_INJERR0_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U00_HML3_INJERR0_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U00_HML3_INJERR0_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U00_HML3_INJERR0_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U00_HML3_INJERR0_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U00_HML3_INJERR0_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U00_HML3_INJERR1_ADDR                            (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00009310)
#define HWIO_APCS_L3U00_HML3_INJERR1_OFFS                            (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00009310)
#define HWIO_APCS_L3U00_HML3_INJERR1_RMSK                                  0x1f
#define HWIO_APCS_L3U00_HML3_INJERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_INJERR1_ADDR, HWIO_APCS_L3U00_HML3_INJERR1_RMSK)
#define HWIO_APCS_L3U00_HML3_INJERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_INJERR1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_INJERR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_INJERR1_ADDR,v)
#define HWIO_APCS_L3U00_HML3_INJERR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_INJERR1_ADDR,m,v,HWIO_APCS_L3U00_HML3_INJERR1_IN)
#define HWIO_APCS_L3U00_HML3_INJERR1_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U00_HML3_INJERR1_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U00_HML3_INJERR1_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U00_HML3_INJERR1_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U00_HML3_INJERR1_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U00_HML3_INJERR1_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U00_HML3_INJERR1_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U00_HML3_INJERR1_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U00_HML3_INJERR1_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U00_HML3_INJERR1_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U00_HML3_LLBCR_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00007038)
#define HWIO_APCS_L3U00_HML3_LLBCR_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00007038)
#define HWIO_APCS_L3U00_HML3_LLBCR_RMSK                              0xff00001f
#define HWIO_APCS_L3U00_HML3_LLBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_LLBCR_ADDR, HWIO_APCS_L3U00_HML3_LLBCR_RMSK)
#define HWIO_APCS_L3U00_HML3_LLBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_LLBCR_ADDR, m)
#define HWIO_APCS_L3U00_HML3_LLBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_LLBCR_ADDR,v)
#define HWIO_APCS_L3U00_HML3_LLBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_LLBCR_ADDR,m,v,HWIO_APCS_L3U00_HML3_LLBCR_IN)
#define HWIO_APCS_L3U00_HML3_LLBCR_BRKR_LVL_SPACING_BMSK             0xff000000
#define HWIO_APCS_L3U00_HML3_LLBCR_BRKR_LVL_SPACING_SHFT                   0x18
#define HWIO_APCS_L3U00_HML3_LLBCR_LIVELOCK_TTAG_BMSK                      0x18
#define HWIO_APCS_L3U00_HML3_LLBCR_LIVELOCK_TTAG_SHFT                       0x3
#define HWIO_APCS_L3U00_HML3_LLBCR_LIVELOCK_BREAK_BMSK                      0x4
#define HWIO_APCS_L3U00_HML3_LLBCR_LIVELOCK_BREAK_SHFT                      0x2
#define HWIO_APCS_L3U00_HML3_LLBCR_LIVELOCK_QUERY_D_BMSK                    0x2
#define HWIO_APCS_L3U00_HML3_LLBCR_LIVELOCK_QUERY_D_SHFT                    0x1
#define HWIO_APCS_L3U00_HML3_LLBCR_LIVELOCK_QUERY_A_BMSK                    0x1
#define HWIO_APCS_L3U00_HML3_LLBCR_LIVELOCK_QUERY_A_SHFT                    0x0

#define HWIO_APCS_L3U00_HML3_LLBQF_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000703c)
#define HWIO_APCS_L3U00_HML3_LLBQF_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000703c)
#define HWIO_APCS_L3U00_HML3_LLBQF_RMSK                              0xffffffff
#define HWIO_APCS_L3U00_HML3_LLBQF_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_LLBQF_ADDR, HWIO_APCS_L3U00_HML3_LLBQF_RMSK)
#define HWIO_APCS_L3U00_HML3_LLBQF_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_LLBQF_ADDR, m)
#define HWIO_APCS_L3U00_HML3_LLBQF_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_LLBQF_ADDR,v)
#define HWIO_APCS_L3U00_HML3_LLBQF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_LLBQF_ADDR,m,v,HWIO_APCS_L3U00_HML3_LLBQF_IN)
#define HWIO_APCS_L3U00_HML3_LLBQF_LLQ_DATA_DLY_BMSK                 0xffff0000
#define HWIO_APCS_L3U00_HML3_LLBQF_LLQ_DATA_DLY_SHFT                       0x10
#define HWIO_APCS_L3U00_HML3_LLBQF_LLQ_ADDR_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U00_HML3_LLBQF_LLQ_ADDR_DLY_SHFT                        0x0

#define HWIO_APCS_L3U00_HML3_POSCRA_ADDR                             (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00005020)
#define HWIO_APCS_L3U00_HML3_POSCRA_OFFS                             (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00005020)
#define HWIO_APCS_L3U00_HML3_POSCRA_RMSK                             0x3fffef9f
#define HWIO_APCS_L3U00_HML3_POSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_POSCRA_ADDR, HWIO_APCS_L3U00_HML3_POSCRA_RMSK)
#define HWIO_APCS_L3U00_HML3_POSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_POSCRA_ADDR, m)
#define HWIO_APCS_L3U00_HML3_POSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_POSCRA_ADDR,v)
#define HWIO_APCS_L3U00_HML3_POSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_POSCRA_ADDR,m,v,HWIO_APCS_L3U00_HML3_POSCRA_IN)
#define HWIO_APCS_L3U00_HML3_POSCRA_EN_RND_POSB_BMSK                 0x20000000
#define HWIO_APCS_L3U00_HML3_POSCRA_EN_RND_POSB_SHFT                       0x1d
#define HWIO_APCS_L3U00_HML3_POSCRA_WSRWSFD_BMSK                     0x10000000
#define HWIO_APCS_L3U00_HML3_POSCRA_WSRWSFD_SHFT                           0x1c
#define HWIO_APCS_L3U00_HML3_POSCRA_IGNORE_SNP_FILTER_BMSK            0x8000000
#define HWIO_APCS_L3U00_HML3_POSCRA_IGNORE_SNP_FILTER_SHFT                 0x1b
#define HWIO_APCS_L3U00_HML3_POSCRA_FORCE_SNP_BCAST_BMSK              0x4000000
#define HWIO_APCS_L3U00_HML3_POSCRA_FORCE_SNP_BCAST_SHFT                   0x1a
#define HWIO_APCS_L3U00_HML3_POSCRA_FORCE_BAR_RTY_BMSK                0x2000000
#define HWIO_APCS_L3U00_HML3_POSCRA_FORCE_BAR_RTY_SHFT                     0x19
#define HWIO_APCS_L3U00_HML3_POSCRA_FORCE_RSLT_BCAST_BMSK             0x1000000
#define HWIO_APCS_L3U00_HML3_POSCRA_FORCE_RSLT_BCAST_SHFT                  0x18
#define HWIO_APCS_L3U00_HML3_POSCRA_LCL_RTY_CONDITION_BMSK             0x800000
#define HWIO_APCS_L3U00_HML3_POSCRA_LCL_RTY_CONDITION_SHFT                 0x17
#define HWIO_APCS_L3U00_HML3_POSCRA_NADMBFDSB_BMSK                     0x400000
#define HWIO_APCS_L3U00_HML3_POSCRA_NADMBFDSB_SHFT                         0x16
#define HWIO_APCS_L3U00_HML3_POSCRA_FNSULGC_BMSK                       0x200000
#define HWIO_APCS_L3U00_HML3_POSCRA_FNSULGC_SHFT                           0x15
#define HWIO_APCS_L3U00_HML3_POSCRA_CNV_RTY_GLBL_CNT_BMSK              0x1f0000
#define HWIO_APCS_L3U00_HML3_POSCRA_CNV_RTY_GLBL_CNT_SHFT                  0x10
#define HWIO_APCS_L3U00_HML3_POSCRA_FORCE_LCL_RTY_GLBL_BMSK              0x8000
#define HWIO_APCS_L3U00_HML3_POSCRA_FORCE_LCL_RTY_GLBL_SHFT                 0xf
#define HWIO_APCS_L3U00_HML3_POSCRA_POS_MODE_BMSK                        0x6000
#define HWIO_APCS_L3U00_HML3_POSCRA_POS_MODE_SHFT                           0xd
#define HWIO_APCS_L3U00_HML3_POSCRA_POSQ_OLDEST_MODE_BMSK                 0x800
#define HWIO_APCS_L3U00_HML3_POSCRA_POSQ_OLDEST_MODE_SHFT                   0xb
#define HWIO_APCS_L3U00_HML3_POSCRA_RCQ_OLDEST_MODE_BMSK                  0x400
#define HWIO_APCS_L3U00_HML3_POSCRA_RCQ_OLDEST_MODE_SHFT                    0xa
#define HWIO_APCS_L3U00_HML3_POSCRA_BYP_POSQ_DIS_BMSK                     0x200
#define HWIO_APCS_L3U00_HML3_POSCRA_BYP_POSQ_DIS_SHFT                       0x9
#define HWIO_APCS_L3U00_HML3_POSCRA_BYP_SNPQ_DIS_BMSK                     0x100
#define HWIO_APCS_L3U00_HML3_POSCRA_BYP_SNPQ_DIS_SHFT                       0x8
#define HWIO_APCS_L3U00_HML3_POSCRA_BYP_RCQ_DIS_BMSK                       0x80
#define HWIO_APCS_L3U00_HML3_POSCRA_BYP_RCQ_DIS_SHFT                        0x7
#define HWIO_APCS_L3U00_HML3_POSCRA_MAX_SNOOP_CNT_BMSK                     0x1f
#define HWIO_APCS_L3U00_HML3_POSCRA_MAX_SNOOP_CNT_SHFT                      0x0

#define HWIO_APCS_L3U00_HML3_POSCRB_ADDR                             (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00005024)
#define HWIO_APCS_L3U00_HML3_POSCRB_OFFS                             (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00005024)
#define HWIO_APCS_L3U00_HML3_POSCRB_RMSK                             0xffffffff
#define HWIO_APCS_L3U00_HML3_POSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_POSCRB_ADDR, HWIO_APCS_L3U00_HML3_POSCRB_RMSK)
#define HWIO_APCS_L3U00_HML3_POSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_POSCRB_ADDR, m)
#define HWIO_APCS_L3U00_HML3_POSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_POSCRB_ADDR,v)
#define HWIO_APCS_L3U00_HML3_POSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_POSCRB_ADDR,m,v,HWIO_APCS_L3U00_HML3_POSCRB_IN)
#define HWIO_APCS_L3U00_HML3_POSCRB_PSCBL_BMSK                       0xf0000000
#define HWIO_APCS_L3U00_HML3_POSCRB_PSCBL_SHFT                             0x1c
#define HWIO_APCS_L3U00_HML3_POSCRB_PSCSDLYCR_BMSK                    0xe000000
#define HWIO_APCS_L3U00_HML3_POSCRB_PSCSDLYCR_SHFT                         0x19
#define HWIO_APCS_L3U00_HML3_POSCRB_PSCLIME_BMSK                      0x1000000
#define HWIO_APCS_L3U00_HML3_POSCRB_PSCLIME_SHFT                           0x18
#define HWIO_APCS_L3U00_HML3_POSCRB_PSCSDLYCA_BMSK                     0xc00000
#define HWIO_APCS_L3U00_HML3_POSCRB_PSCSDLYCA_SHFT                         0x16
#define HWIO_APCS_L3U00_HML3_POSCRB_PSBBL_BMSK                         0x3c0000
#define HWIO_APCS_L3U00_HML3_POSCRB_PSBBL_SHFT                             0x12
#define HWIO_APCS_L3U00_HML3_POSCRB_PSBSDLYCR_BMSK                      0x38000
#define HWIO_APCS_L3U00_HML3_POSCRB_PSBSDLYCR_SHFT                          0xf
#define HWIO_APCS_L3U00_HML3_POSCRB_PSBSDLYCA_BMSK                       0x6000
#define HWIO_APCS_L3U00_HML3_POSCRB_PSBSDLYCA_SHFT                          0xd
#define HWIO_APCS_L3U00_HML3_POSCRB_PSABL_BMSK                           0x1e00
#define HWIO_APCS_L3U00_HML3_POSCRB_PSABL_SHFT                              0x9
#define HWIO_APCS_L3U00_HML3_POSCRB_PSASDLYCR_BMSK                        0x1c0
#define HWIO_APCS_L3U00_HML3_POSCRB_PSASDLYCR_SHFT                          0x6
#define HWIO_APCS_L3U00_HML3_POSCRB_PSASDLYCA_BMSK                         0x30
#define HWIO_APCS_L3U00_HML3_POSCRB_PSASDLYCA_SHFT                          0x4
#define HWIO_APCS_L3U00_HML3_POSCRB_PNSDC_BMSK                              0xf
#define HWIO_APCS_L3U00_HML3_POSCRB_PNSDC_SHFT                              0x0

#define HWIO_APCS_L3U00_HML3_POSCRC_ADDR                             (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00007008)
#define HWIO_APCS_L3U00_HML3_POSCRC_OFFS                             (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00007008)
#define HWIO_APCS_L3U00_HML3_POSCRC_RMSK                                   0xff
#define HWIO_APCS_L3U00_HML3_POSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_POSCRC_ADDR, HWIO_APCS_L3U00_HML3_POSCRC_RMSK)
#define HWIO_APCS_L3U00_HML3_POSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_POSCRC_ADDR, m)
#define HWIO_APCS_L3U00_HML3_POSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_POSCRC_ADDR,v)
#define HWIO_APCS_L3U00_HML3_POSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_POSCRC_ADDR,m,v,HWIO_APCS_L3U00_HML3_POSCRC_IN)
#define HWIO_APCS_L3U00_HML3_POSCRC_QB_IV1_EN_BMSK                         0x80
#define HWIO_APCS_L3U00_HML3_POSCRC_QB_IV1_EN_SHFT                          0x7
#define HWIO_APCS_L3U00_HML3_POSCRC_LLBC_IV1_EN_BMSK                       0x40
#define HWIO_APCS_L3U00_HML3_POSCRC_LLBC_IV1_EN_SHFT                        0x6
#define HWIO_APCS_L3U00_HML3_POSCRC_BAR_OP_IV1_EN_BMSK                     0x20
#define HWIO_APCS_L3U00_HML3_POSCRC_BAR_OP_IV1_EN_SHFT                      0x5
#define HWIO_APCS_L3U00_HML3_POSCRC_TLBI_OP_IV1_EN_BMSK                    0x10
#define HWIO_APCS_L3U00_HML3_POSCRC_TLBI_OP_IV1_EN_SHFT                     0x4
#define HWIO_APCS_L3U00_HML3_POSCRC_QB_IV0_EN_BMSK                          0x8
#define HWIO_APCS_L3U00_HML3_POSCRC_QB_IV0_EN_SHFT                          0x3
#define HWIO_APCS_L3U00_HML3_POSCRC_LLBC_IV0_EN_BMSK                        0x4
#define HWIO_APCS_L3U00_HML3_POSCRC_LLBC_IV0_EN_SHFT                        0x2
#define HWIO_APCS_L3U00_HML3_POSCRC_BAR_OP_IV0_EN_BMSK                      0x2
#define HWIO_APCS_L3U00_HML3_POSCRC_BAR_OP_IV0_EN_SHFT                      0x1
#define HWIO_APCS_L3U00_HML3_POSCRC_TLBI_OP_IV0_EN_BMSK                     0x1
#define HWIO_APCS_L3U00_HML3_POSCRC_TLBI_OP_IV0_EN_SHFT                     0x0

#define HWIO_APCS_L3U00_HML3_POSCRD_ADDR                             (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000502c)
#define HWIO_APCS_L3U00_HML3_POSCRD_OFFS                             (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_APCS_L3U00_HML3_POSCRD_RMSK                                  0x7ff
#define HWIO_APCS_L3U00_HML3_POSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_POSCRD_ADDR, HWIO_APCS_L3U00_HML3_POSCRD_RMSK)
#define HWIO_APCS_L3U00_HML3_POSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_POSCRD_ADDR, m)
#define HWIO_APCS_L3U00_HML3_POSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_POSCRD_ADDR,v)
#define HWIO_APCS_L3U00_HML3_POSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_POSCRD_ADDR,m,v,HWIO_APCS_L3U00_HML3_POSCRD_IN)
#define HWIO_APCS_L3U00_HML3_POSCRD_SPBRCM_BMSK                           0x700
#define HWIO_APCS_L3U00_HML3_POSCRD_SPBRCM_SHFT                             0x8
#define HWIO_APCS_L3U00_HML3_POSCRD_XRDAPRP_BMSK                           0xf0
#define HWIO_APCS_L3U00_HML3_POSCRD_XRDAPRP_SHFT                            0x4
#define HWIO_APCS_L3U00_HML3_POSCRD_SPBRAC_BMSK                             0xe
#define HWIO_APCS_L3U00_HML3_POSCRD_SPBRAC_SHFT                             0x1
#define HWIO_APCS_L3U00_HML3_POSCRD_SPBRAD_BMSK                             0x1
#define HWIO_APCS_L3U00_HML3_POSCRD_SPBRAD_SHFT                             0x0

#define HWIO_APCS_L3U00_HML3_PSCRA_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00007040)
#define HWIO_APCS_L3U00_HML3_PSCRA_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00007040)
#define HWIO_APCS_L3U00_HML3_PSCRA_RMSK                                    0xff
#define HWIO_APCS_L3U00_HML3_PSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_PSCRA_ADDR, HWIO_APCS_L3U00_HML3_PSCRA_RMSK)
#define HWIO_APCS_L3U00_HML3_PSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_PSCRA_ADDR, m)
#define HWIO_APCS_L3U00_HML3_PSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_PSCRA_ADDR,v)
#define HWIO_APCS_L3U00_HML3_PSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_PSCRA_ADDR,m,v,HWIO_APCS_L3U00_HML3_PSCRA_IN)
#define HWIO_APCS_L3U00_HML3_PSCRA_SPARE2_BMSK                             0x80
#define HWIO_APCS_L3U00_HML3_PSCRA_SPARE2_SHFT                              0x7
#define HWIO_APCS_L3U00_HML3_PSCRA_DBQRHS_BMSK                             0x40
#define HWIO_APCS_L3U00_HML3_PSCRA_DBQRHS_SHFT                              0x6
#define HWIO_APCS_L3U00_HML3_PSCRA_PL3SLPIIRP_BMSK                         0x20
#define HWIO_APCS_L3U00_HML3_PSCRA_PL3SLPIIRP_SHFT                          0x5
#define HWIO_APCS_L3U00_HML3_PSCRA_EL3SLPREQ_BMSK                          0x10
#define HWIO_APCS_L3U00_HML3_PSCRA_EL3SLPREQ_SHFT                           0x4
#define HWIO_APCS_L3U00_HML3_PSCRA_EL3DCCLKG1_BMSK                          0x8
#define HWIO_APCS_L3U00_HML3_PSCRA_EL3DCCLKG1_SHFT                          0x3
#define HWIO_APCS_L3U00_HML3_PSCRA_EDCGWLLE_BMSK                            0x4
#define HWIO_APCS_L3U00_HML3_PSCRA_EDCGWLLE_SHFT                            0x2
#define HWIO_APCS_L3U00_HML3_PSCRA_EL3DCCLKG0_BMSK                          0x2
#define HWIO_APCS_L3U00_HML3_PSCRA_EL3DCCLKG0_SHFT                          0x1
#define HWIO_APCS_L3U00_HML3_PSCRA_SPARE_BMSK                               0x1
#define HWIO_APCS_L3U00_HML3_PSCRA_SPARE_SHFT                               0x0

#define HWIO_APCS_L3U00_HML3_PSCRB_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00007044)
#define HWIO_APCS_L3U00_HML3_PSCRB_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00007044)
#define HWIO_APCS_L3U00_HML3_PSCRB_RMSK                              0xffffffff
#define HWIO_APCS_L3U00_HML3_PSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_PSCRB_ADDR, HWIO_APCS_L3U00_HML3_PSCRB_RMSK)
#define HWIO_APCS_L3U00_HML3_PSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_PSCRB_ADDR, m)
#define HWIO_APCS_L3U00_HML3_PSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_PSCRB_ADDR,v)
#define HWIO_APCS_L3U00_HML3_PSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_PSCRB_ADDR,m,v,HWIO_APCS_L3U00_HML3_PSCRB_IN)
#define HWIO_APCS_L3U00_HML3_PSCRB_L3_SLPREQ_CNT_BMSK                0xffff0000
#define HWIO_APCS_L3U00_HML3_PSCRB_L3_SLPREQ_CNT_SHFT                      0x10
#define HWIO_APCS_L3U00_HML3_PSCRB_L3_CLKOFF_CNT_BMSK                    0xffff
#define HWIO_APCS_L3U00_HML3_PSCRB_L3_CLKOFF_CNT_SHFT                       0x0

#define HWIO_APCS_L3U00_HML3_PSCRC_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00005038)
#define HWIO_APCS_L3U00_HML3_PSCRC_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00005038)
#define HWIO_APCS_L3U00_HML3_PSCRC_RMSK                              0xffffffff
#define HWIO_APCS_L3U00_HML3_PSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_PSCRC_ADDR, HWIO_APCS_L3U00_HML3_PSCRC_RMSK)
#define HWIO_APCS_L3U00_HML3_PSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_PSCRC_ADDR, m)
#define HWIO_APCS_L3U00_HML3_PSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_PSCRC_ADDR,v)
#define HWIO_APCS_L3U00_HML3_PSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_PSCRC_ADDR,m,v,HWIO_APCS_L3U00_HML3_PSCRC_IN)
#define HWIO_APCS_L3U00_HML3_PSCRC_SPARE_BMSK                        0xfffc0000
#define HWIO_APCS_L3U00_HML3_PSCRC_SPARE_SHFT                              0x12
#define HWIO_APCS_L3U00_HML3_PSCRC_CLKONDCNT_BMSK                       0x3f000
#define HWIO_APCS_L3U00_HML3_PSCRC_CLKONDCNT_SHFT                           0xc
#define HWIO_APCS_L3U00_HML3_PSCRC_SPARE2_BMSK                            0xc00
#define HWIO_APCS_L3U00_HML3_PSCRC_SPARE2_SHFT                              0xa
#define HWIO_APCS_L3U00_HML3_PSCRC_L3WFDCGDCNT_BMSK                       0x3ff
#define HWIO_APCS_L3U00_HML3_PSCRC_L3WFDCGDCNT_SHFT                         0x0

#define HWIO_APCS_L3U00_HML3_PSCRD_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000503c)
#define HWIO_APCS_L3U00_HML3_PSCRD_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_APCS_L3U00_HML3_PSCRD_RMSK                               0x1ff01ff
#define HWIO_APCS_L3U00_HML3_PSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_PSCRD_ADDR, HWIO_APCS_L3U00_HML3_PSCRD_RMSK)
#define HWIO_APCS_L3U00_HML3_PSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_PSCRD_ADDR, m)
#define HWIO_APCS_L3U00_HML3_PSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_PSCRD_ADDR,v)
#define HWIO_APCS_L3U00_HML3_PSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_PSCRD_ADDR,m,v,HWIO_APCS_L3U00_HML3_PSCRD_IN)
#define HWIO_APCS_L3U00_HML3_PSCRD_DATA_REQ_WINDOW_BMSK               0x1800000
#define HWIO_APCS_L3U00_HML3_PSCRD_DATA_REQ_WINDOW_SHFT                    0x17
#define HWIO_APCS_L3U00_HML3_PSCRD_DATA_REQ_LIMIT_BMSK                 0x700000
#define HWIO_APCS_L3U00_HML3_PSCRD_DATA_REQ_LIMIT_SHFT                     0x14
#define HWIO_APCS_L3U00_HML3_PSCRD_DATA_B2BDLY_BMSK                     0xf0000
#define HWIO_APCS_L3U00_HML3_PSCRD_DATA_B2BDLY_SHFT                        0x10
#define HWIO_APCS_L3U00_HML3_PSCRD_POS_REQ_WINDOW_BMSK                    0x180
#define HWIO_APCS_L3U00_HML3_PSCRD_POS_REQ_WINDOW_SHFT                      0x7
#define HWIO_APCS_L3U00_HML3_PSCRD_POS_REQ_LIMIT_BMSK                      0x70
#define HWIO_APCS_L3U00_HML3_PSCRD_POS_REQ_LIMIT_SHFT                       0x4
#define HWIO_APCS_L3U00_HML3_PSCRD_POS_REQ_B2BDLY_BMSK                      0xf
#define HWIO_APCS_L3U00_HML3_PSCRD_POS_REQ_B2BDLY_SHFT                      0x0

#define HWIO_APCS_L3U00_HML3_RSCTL_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000b008)
#define HWIO_APCS_L3U00_HML3_RSCTL_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000b008)
#define HWIO_APCS_L3U00_HML3_RSCTL_RMSK                              0x80000fff
#define HWIO_APCS_L3U00_HML3_RSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_RSCTL_ADDR, HWIO_APCS_L3U00_HML3_RSCTL_RMSK)
#define HWIO_APCS_L3U00_HML3_RSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_RSCTL_ADDR, m)
#define HWIO_APCS_L3U00_HML3_RSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_RSCTL_ADDR,v)
#define HWIO_APCS_L3U00_HML3_RSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_RSCTL_ADDR,m,v,HWIO_APCS_L3U00_HML3_RSCTL_IN)
#define HWIO_APCS_L3U00_HML3_RSCTL_APB_NSBIT_BMSK                    0x80000000
#define HWIO_APCS_L3U00_HML3_RSCTL_APB_NSBIT_SHFT                          0x1f
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG11_BMSK                        0x800
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG11_SHFT                          0xb
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG10_BMSK                        0x400
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG10_SHFT                          0xa
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG9_BMSK                         0x200
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG9_SHFT                           0x9
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG8_BMSK                         0x100
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG8_SHFT                           0x8
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG7_BMSK                          0x80
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG7_SHFT                           0x7
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG6_BMSK                          0x40
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG6_SHFT                           0x6
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG5_BMSK                          0x20
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG5_SHFT                           0x5
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG4_BMSK                          0x10
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG4_SHFT                           0x4
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG3_BMSK                           0x8
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG3_SHFT                           0x3
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG2_BMSK                           0x4
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG2_SHFT                           0x2
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG1_BMSK                           0x2
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG1_SHFT                           0x1
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG0_BMSK                           0x1
#define HWIO_APCS_L3U00_HML3_RSCTL_EN_NS_RG0_SHFT                           0x0

#define HWIO_APCS_L3U00_HML3_SFAEERR0_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003244)
#define HWIO_APCS_L3U00_HML3_SFAEERR0_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003244)
#define HWIO_APCS_L3U00_HML3_SFAEERR0_RMSK                             0xffffff
#define HWIO_APCS_L3U00_HML3_SFAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_SFAEERR0_ADDR, HWIO_APCS_L3U00_HML3_SFAEERR0_RMSK)
#define HWIO_APCS_L3U00_HML3_SFAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_SFAEERR0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_SFAEERR0_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U00_HML3_SFAEERR0_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U00_HML3_SFAEERR1_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003344)
#define HWIO_APCS_L3U00_HML3_SFAEERR1_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003344)
#define HWIO_APCS_L3U00_HML3_SFAEERR1_RMSK                             0xffffff
#define HWIO_APCS_L3U00_HML3_SFAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_SFAEERR1_ADDR, HWIO_APCS_L3U00_HML3_SFAEERR1_RMSK)
#define HWIO_APCS_L3U00_HML3_SFAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_SFAEERR1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_SFAEERR1_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U00_HML3_SFAEERR1_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U00_HML3_SFTCR_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00005050)
#define HWIO_APCS_L3U00_HML3_SFTCR_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00005050)
#define HWIO_APCS_L3U00_HML3_SFTCR_RMSK                                 0xffff3
#define HWIO_APCS_L3U00_HML3_SFTCR_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_SFTCR_ADDR, HWIO_APCS_L3U00_HML3_SFTCR_RMSK)
#define HWIO_APCS_L3U00_HML3_SFTCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_SFTCR_ADDR, m)
#define HWIO_APCS_L3U00_HML3_SFTCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_SFTCR_ADDR,v)
#define HWIO_APCS_L3U00_HML3_SFTCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_SFTCR_ADDR,m,v,HWIO_APCS_L3U00_HML3_SFTCR_IN)
#define HWIO_APCS_L3U00_HML3_SFTCR_DISSFTPF_BMSK                        0x80000
#define HWIO_APCS_L3U00_HML3_SFTCR_DISSFTPF_SHFT                           0x13
#define HWIO_APCS_L3U00_HML3_SFTCR_ISCOQRTY_BMSK                        0x40000
#define HWIO_APCS_L3U00_HML3_SFTCR_ISCOQRTY_SHFT                           0x12
#define HWIO_APCS_L3U00_HML3_SFTCR_L2SUSP_MODE_BMSK                     0x30000
#define HWIO_APCS_L3U00_HML3_SFTCR_L2SUSP_MODE_SHFT                        0x10
#define HWIO_APCS_L3U00_HML3_SFTCR_SPARE_BMSK                            0xc000
#define HWIO_APCS_L3U00_HML3_SFTCR_SPARE_SHFT                               0xe
#define HWIO_APCS_L3U00_HML3_SFTCR_ESMPH_BMSK                            0x2000
#define HWIO_APCS_L3U00_HML3_SFTCR_ESMPH_SHFT                               0xd
#define HWIO_APCS_L3U00_HML3_SFTCR_L3DATA_IF_NS_BMSK                     0x1000
#define HWIO_APCS_L3U00_HML3_SFTCR_L3DATA_IF_NS_SHFT                        0xc
#define HWIO_APCS_L3U00_HML3_SFTCR_INTRV_IF_VLD_BMSK                      0x800
#define HWIO_APCS_L3U00_HML3_SFTCR_INTRV_IF_VLD_SHFT                        0xb
#define HWIO_APCS_L3U00_HML3_SFTCR_DGRTYCQH_BMSK                          0x400
#define HWIO_APCS_L3U00_HML3_SFTCR_DGRTYCQH_SHFT                            0xa
#define HWIO_APCS_L3U00_HML3_SFTCR_EGRTYSSH_BMSK                          0x200
#define HWIO_APCS_L3U00_HML3_SFTCR_EGRTYSSH_SHFT                            0x9
#define HWIO_APCS_L3U00_HML3_SFTCR_DORUWNP_BMSK                           0x100
#define HWIO_APCS_L3U00_HML3_SFTCR_DORUWNP_SHFT                             0x8
#define HWIO_APCS_L3U00_HML3_SFTCR_SNP_TARGET_REQ_BMSK                     0x80
#define HWIO_APCS_L3U00_HML3_SFTCR_SNP_TARGET_REQ_SHFT                      0x7
#define HWIO_APCS_L3U00_HML3_SFTCR_SNP_TARGET_UP_BMSK                      0x40
#define HWIO_APCS_L3U00_HML3_SFTCR_SNP_TARGET_UP_SHFT                       0x6
#define HWIO_APCS_L3U00_HML3_SFTCR_SNP_TARGET_RD_BMSK                      0x20
#define HWIO_APCS_L3U00_HML3_SFTCR_SNP_TARGET_RD_SHFT                       0x5
#define HWIO_APCS_L3U00_HML3_SFTCR_SNP_TARGET_WR_BMSK                      0x10
#define HWIO_APCS_L3U00_HML3_SFTCR_SNP_TARGET_WR_SHFT                       0x4
#define HWIO_APCS_L3U00_HML3_SFTCR_SFT_MODE_BMSK                            0x3
#define HWIO_APCS_L3U00_HML3_SFTCR_SFT_MODE_SHFT                            0x0

#define HWIO_APCS_L3U00_HML3_SFTPGC0_ADDR                            (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00005254)
#define HWIO_APCS_L3U00_HML3_SFTPGC0_OFFS                            (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00005254)
#define HWIO_APCS_L3U00_HML3_SFTPGC0_RMSK                                 0x707
#define HWIO_APCS_L3U00_HML3_SFTPGC0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_SFTPGC0_ADDR, HWIO_APCS_L3U00_HML3_SFTPGC0_RMSK)
#define HWIO_APCS_L3U00_HML3_SFTPGC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_SFTPGC0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_SFTPGC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_SFTPGC0_ADDR,v)
#define HWIO_APCS_L3U00_HML3_SFTPGC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_SFTPGC0_ADDR,m,v,HWIO_APCS_L3U00_HML3_SFTPGC0_IN)
#define HWIO_APCS_L3U00_HML3_SFTPGC0_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U00_HML3_SFTPGC0_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U00_HML3_SFTPGC0_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U00_HML3_SFTPGC0_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U00_HML3_SFTPGC0_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U00_HML3_SFTPGC0_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U00_HML3_SFTPGC1_ADDR                            (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00005354)
#define HWIO_APCS_L3U00_HML3_SFTPGC1_OFFS                            (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00005354)
#define HWIO_APCS_L3U00_HML3_SFTPGC1_RMSK                                 0x707
#define HWIO_APCS_L3U00_HML3_SFTPGC1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_SFTPGC1_ADDR, HWIO_APCS_L3U00_HML3_SFTPGC1_RMSK)
#define HWIO_APCS_L3U00_HML3_SFTPGC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_SFTPGC1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_SFTPGC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_SFTPGC1_ADDR,v)
#define HWIO_APCS_L3U00_HML3_SFTPGC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_SFTPGC1_ADDR,m,v,HWIO_APCS_L3U00_HML3_SFTPGC1_IN)
#define HWIO_APCS_L3U00_HML3_SFTPGC1_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U00_HML3_SFTPGC1_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U00_HML3_SFTPGC1_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U00_HML3_SFTPGC1_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U00_HML3_SFTPGC1_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U00_HML3_SFTPGC1_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U00_HML3_TAEERR0_ADDR                            (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003240)
#define HWIO_APCS_L3U00_HML3_TAEERR0_OFFS                            (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003240)
#define HWIO_APCS_L3U00_HML3_TAEERR0_RMSK                            0xc00003ff
#define HWIO_APCS_L3U00_HML3_TAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_TAEERR0_ADDR, HWIO_APCS_L3U00_HML3_TAEERR0_RMSK)
#define HWIO_APCS_L3U00_HML3_TAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_TAEERR0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_TAEERR0_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U00_HML3_TAEERR0_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U00_HML3_TAEERR0_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U00_HML3_TAEERR0_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U00_HML3_TAEERR1_ADDR                            (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00003340)
#define HWIO_APCS_L3U00_HML3_TAEERR1_OFFS                            (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00003340)
#define HWIO_APCS_L3U00_HML3_TAEERR1_RMSK                            0xc00003ff
#define HWIO_APCS_L3U00_HML3_TAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_TAEERR1_ADDR, HWIO_APCS_L3U00_HML3_TAEERR1_RMSK)
#define HWIO_APCS_L3U00_HML3_TAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_TAEERR1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_TAEERR1_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U00_HML3_TAEERR1_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U00_HML3_TAEERR1_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U00_HML3_TAEERR1_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U00_HML3_WDCR0_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00006208)
#define HWIO_APCS_L3U00_HML3_WDCR0_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00006208)
#define HWIO_APCS_L3U00_HML3_WDCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U00_HML3_WDCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_WDCR0_ADDR, HWIO_APCS_L3U00_HML3_WDCR0_RMSK)
#define HWIO_APCS_L3U00_HML3_WDCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_WDCR0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_WDCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_WDCR0_ADDR,v)
#define HWIO_APCS_L3U00_HML3_WDCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_WDCR0_ADDR,m,v,HWIO_APCS_L3U00_HML3_WDCR0_IN)
#define HWIO_APCS_L3U00_HML3_WDCR0_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U00_HML3_WDCR0_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U00_HML3_WDCR1_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00006308)
#define HWIO_APCS_L3U00_HML3_WDCR1_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00006308)
#define HWIO_APCS_L3U00_HML3_WDCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U00_HML3_WDCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_WDCR1_ADDR, HWIO_APCS_L3U00_HML3_WDCR1_RMSK)
#define HWIO_APCS_L3U00_HML3_WDCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_WDCR1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_WDCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_WDCR1_ADDR,v)
#define HWIO_APCS_L3U00_HML3_WDCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_WDCR1_ADDR,m,v,HWIO_APCS_L3U00_HML3_WDCR1_IN)
#define HWIO_APCS_L3U00_HML3_WDCR1_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U00_HML3_WDCR1_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U00_HML3_WMCR0_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000620c)
#define HWIO_APCS_L3U00_HML3_WMCR0_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000620c)
#define HWIO_APCS_L3U00_HML3_WMCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U00_HML3_WMCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_WMCR0_ADDR, HWIO_APCS_L3U00_HML3_WMCR0_RMSK)
#define HWIO_APCS_L3U00_HML3_WMCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_WMCR0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_WMCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_WMCR0_ADDR,v)
#define HWIO_APCS_L3U00_HML3_WMCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_WMCR0_ADDR,m,v,HWIO_APCS_L3U00_HML3_WMCR0_IN)
#define HWIO_APCS_L3U00_HML3_WMCR0_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U00_HML3_WMCR0_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U00_HML3_WMCR1_ADDR                              (APCS_L3U00_HML3_CFG_REG_BASE      + 0x0000630c)
#define HWIO_APCS_L3U00_HML3_WMCR1_OFFS                              (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x0000630c)
#define HWIO_APCS_L3U00_HML3_WMCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U00_HML3_WMCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_WMCR1_ADDR, HWIO_APCS_L3U00_HML3_WMCR1_RMSK)
#define HWIO_APCS_L3U00_HML3_WMCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_WMCR1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_WMCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_WMCR1_ADDR,v)
#define HWIO_APCS_L3U00_HML3_WMCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_WMCR1_ADDR,m,v,HWIO_APCS_L3U00_HML3_WMCR1_IN)
#define HWIO_APCS_L3U00_HML3_WMCR1_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U00_HML3_WMCR1_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U00_HML3_TCMAACA0_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00002200)
#define HWIO_APCS_L3U00_HML3_TCMAACA0_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00002200)
#define HWIO_APCS_L3U00_HML3_TCMAACA0_RMSK                           0xff000000
#define HWIO_APCS_L3U00_HML3_TCMAACA0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_TCMAACA0_ADDR, HWIO_APCS_L3U00_HML3_TCMAACA0_RMSK)
#define HWIO_APCS_L3U00_HML3_TCMAACA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_TCMAACA0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_TCMAACA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_TCMAACA0_ADDR,v)
#define HWIO_APCS_L3U00_HML3_TCMAACA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_TCMAACA0_ADDR,m,v,HWIO_APCS_L3U00_HML3_TCMAACA0_IN)
#define HWIO_APCS_L3U00_HML3_TCMAACA0_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U00_HML3_TCMAACA0_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U00_HML3_TCMAACA0_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U00_HML3_TCMAACA0_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U00_HML3_TCMAACB0_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00002204)
#define HWIO_APCS_L3U00_HML3_TCMAACB0_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00002204)
#define HWIO_APCS_L3U00_HML3_TCMAACB0_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U00_HML3_TCMAACB0_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_TCMAACB0_ADDR, HWIO_APCS_L3U00_HML3_TCMAACB0_RMSK)
#define HWIO_APCS_L3U00_HML3_TCMAACB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_TCMAACB0_ADDR, m)
#define HWIO_APCS_L3U00_HML3_TCMAACB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_TCMAACB0_ADDR,v)
#define HWIO_APCS_L3U00_HML3_TCMAACB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_TCMAACB0_ADDR,m,v,HWIO_APCS_L3U00_HML3_TCMAACB0_IN)
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U00_HML3_TCMAACB0_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U00_HML3_TCMAACA1_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00002300)
#define HWIO_APCS_L3U00_HML3_TCMAACA1_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00002300)
#define HWIO_APCS_L3U00_HML3_TCMAACA1_RMSK                           0xff000000
#define HWIO_APCS_L3U00_HML3_TCMAACA1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_TCMAACA1_ADDR, HWIO_APCS_L3U00_HML3_TCMAACA1_RMSK)
#define HWIO_APCS_L3U00_HML3_TCMAACA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_TCMAACA1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_TCMAACA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_TCMAACA1_ADDR,v)
#define HWIO_APCS_L3U00_HML3_TCMAACA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_TCMAACA1_ADDR,m,v,HWIO_APCS_L3U00_HML3_TCMAACA1_IN)
#define HWIO_APCS_L3U00_HML3_TCMAACA1_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U00_HML3_TCMAACA1_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U00_HML3_TCMAACA1_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U00_HML3_TCMAACA1_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U00_HML3_TCMAACB1_ADDR                           (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00002304)
#define HWIO_APCS_L3U00_HML3_TCMAACB1_OFFS                           (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00002304)
#define HWIO_APCS_L3U00_HML3_TCMAACB1_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U00_HML3_TCMAACB1_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_TCMAACB1_ADDR, HWIO_APCS_L3U00_HML3_TCMAACB1_RMSK)
#define HWIO_APCS_L3U00_HML3_TCMAACB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_TCMAACB1_ADDR, m)
#define HWIO_APCS_L3U00_HML3_TCMAACB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_TCMAACB1_ADDR,v)
#define HWIO_APCS_L3U00_HML3_TCMAACB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_TCMAACB1_ADDR,m,v,HWIO_APCS_L3U00_HML3_TCMAACB1_IN)
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U00_HML3_TCMAACB1_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U00_HML3_QBCR_ADDR                               (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00007070)
#define HWIO_APCS_L3U00_HML3_QBCR_OFFS                               (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00007070)
#define HWIO_APCS_L3U00_HML3_QBCR_RMSK                               0xc003ffff
#define HWIO_APCS_L3U00_HML3_QBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_QBCR_ADDR, HWIO_APCS_L3U00_HML3_QBCR_RMSK)
#define HWIO_APCS_L3U00_HML3_QBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_QBCR_ADDR, m)
#define HWIO_APCS_L3U00_HML3_QBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_QBCR_ADDR,v)
#define HWIO_APCS_L3U00_HML3_QBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_QBCR_ADDR,m,v,HWIO_APCS_L3U00_HML3_QBCR_IN)
#define HWIO_APCS_L3U00_HML3_QBCR_QB_TTAG_BMSK                       0xc0000000
#define HWIO_APCS_L3U00_HML3_QBCR_QB_TTAG_SHFT                             0x1e
#define HWIO_APCS_L3U00_HML3_QBCR_BOQ_QB_THRES_BMSK                     0x30000
#define HWIO_APCS_L3U00_HML3_QBCR_BOQ_QB_THRES_SHFT                        0x10
#define HWIO_APCS_L3U00_HML3_QBCR_QOSBEACON_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U00_HML3_QBCR_QOSBEACON_DLY_SHFT                        0x0

#define HWIO_APCS_L3U00_HML3_QCCMCR_ADDR                             (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00004050)
#define HWIO_APCS_L3U00_HML3_QCCMCR_OFFS                             (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00004050)
#define HWIO_APCS_L3U00_HML3_QCCMCR_RMSK                                    0x3
#define HWIO_APCS_L3U00_HML3_QCCMCR_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_QCCMCR_ADDR, HWIO_APCS_L3U00_HML3_QCCMCR_RMSK)
#define HWIO_APCS_L3U00_HML3_QCCMCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_QCCMCR_ADDR, m)
#define HWIO_APCS_L3U00_HML3_QCCMCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_QCCMCR_ADDR,v)
#define HWIO_APCS_L3U00_HML3_QCCMCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_QCCMCR_ADDR,m,v,HWIO_APCS_L3U00_HML3_QCCMCR_IN)
#define HWIO_APCS_L3U00_HML3_QCCMCR_CCMC_SS_BMSK                            0x2
#define HWIO_APCS_L3U00_HML3_QCCMCR_CCMC_SS_SHFT                            0x1
#define HWIO_APCS_L3U00_HML3_QCCMCR_DSBL_CCMC_BMSK                          0x1
#define HWIO_APCS_L3U00_HML3_QCCMCR_DSBL_CCMC_SHFT                          0x0

#define HWIO_APCS_L3U00_HML3_QCCECR_ADDR                             (APCS_L3U00_HML3_CFG_REG_BASE      + 0x00004060)
#define HWIO_APCS_L3U00_HML3_QCCECR_OFFS                             (APCS_L3U00_HML3_CFG_REG_BASE_OFFS + 0x00004060)
#define HWIO_APCS_L3U00_HML3_QCCECR_RMSK                                    0x3
#define HWIO_APCS_L3U00_HML3_QCCECR_IN          \
        in_dword_masked(HWIO_APCS_L3U00_HML3_QCCECR_ADDR, HWIO_APCS_L3U00_HML3_QCCECR_RMSK)
#define HWIO_APCS_L3U00_HML3_QCCECR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U00_HML3_QCCECR_ADDR, m)
#define HWIO_APCS_L3U00_HML3_QCCECR_OUT(v)      \
        out_dword(HWIO_APCS_L3U00_HML3_QCCECR_ADDR,v)
#define HWIO_APCS_L3U00_HML3_QCCECR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U00_HML3_QCCECR_ADDR,m,v,HWIO_APCS_L3U00_HML3_QCCECR_IN)
#define HWIO_APCS_L3U00_HML3_QCCECR_UNIFIED_CCEW_BMSK                       0x2
#define HWIO_APCS_L3U00_HML3_QCCECR_UNIFIED_CCEW_SHFT                       0x1
#define HWIO_APCS_L3U00_HML3_QCCECR_DSBL_CCE_BMSK                           0x1
#define HWIO_APCS_L3U00_HML3_QCCECR_DSBL_CCE_SHFT                           0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U01_HML3_CFG
 *--------------------------------------------------------------------------*/

#define APCS_L3U01_HML3_CFG_REG_BASE                                 (HMSS_QLL_BASE      + 0x00690000)
#define APCS_L3U01_HML3_CFG_REG_BASE_OFFS                            0x00690000

#define HWIO_APCS_L3U01_HML3_ARYCA_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00005110)
#define HWIO_APCS_L3U01_HML3_ARYCA_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00005110)
#define HWIO_APCS_L3U01_HML3_ARYCA_RMSK                              0xffffffff
#define HWIO_APCS_L3U01_HML3_ARYCA_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_ARYCA_ADDR, HWIO_APCS_L3U01_HML3_ARYCA_RMSK)
#define HWIO_APCS_L3U01_HML3_ARYCA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_ARYCA_ADDR, m)
#define HWIO_APCS_L3U01_HML3_ARYCA_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_ARYCA_ADDR,v)
#define HWIO_APCS_L3U01_HML3_ARYCA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_ARYCA_ADDR,m,v,HWIO_APCS_L3U01_HML3_ARYCA_IN)
#define HWIO_APCS_L3U01_HML3_ARYCA_DPWCALT_BMSK                      0xff000000
#define HWIO_APCS_L3U01_HML3_ARYCA_DPWCALT_SHFT                            0x18
#define HWIO_APCS_L3U01_HML3_ARYCA_DPWCDFLT_BMSK                       0xff0000
#define HWIO_APCS_L3U01_HML3_ARYCA_DPWCDFLT_SHFT                           0x10
#define HWIO_APCS_L3U01_HML3_ARYCA_DPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U01_HML3_ARYCA_DPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U01_HML3_ARYCA_DPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U01_HML3_ARYCA_DPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U01_HML3_ARYCB_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00005114)
#define HWIO_APCS_L3U01_HML3_ARYCB_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00005114)
#define HWIO_APCS_L3U01_HML3_ARYCB_RMSK                              0xffffffff
#define HWIO_APCS_L3U01_HML3_ARYCB_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_ARYCB_ADDR, HWIO_APCS_L3U01_HML3_ARYCB_RMSK)
#define HWIO_APCS_L3U01_HML3_ARYCB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_ARYCB_ADDR, m)
#define HWIO_APCS_L3U01_HML3_ARYCB_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_ARYCB_ADDR,v)
#define HWIO_APCS_L3U01_HML3_ARYCB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_ARYCB_ADDR,m,v,HWIO_APCS_L3U01_HML3_ARYCB_IN)
#define HWIO_APCS_L3U01_HML3_ARYCB_APAUSEDLY_BMSK                    0xff000000
#define HWIO_APCS_L3U01_HML3_ARYCB_APAUSEDLY_SHFT                          0x18
#define HWIO_APCS_L3U01_HML3_ARYCB_DPRAALT_BMSK                        0xf00000
#define HWIO_APCS_L3U01_HML3_ARYCB_DPRAALT_SHFT                            0x14
#define HWIO_APCS_L3U01_HML3_ARYCB_DPRADFLT_BMSK                        0xf0000
#define HWIO_APCS_L3U01_HML3_ARYCB_DPRADFLT_SHFT                           0x10
#define HWIO_APCS_L3U01_HML3_ARYCB_TPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U01_HML3_ARYCB_TPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U01_HML3_ARYCB_TPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U01_HML3_ARYCB_TPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U01_HML3_ARYCC_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00005118)
#define HWIO_APCS_L3U01_HML3_ARYCC_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00005118)
#define HWIO_APCS_L3U01_HML3_ARYCC_RMSK                                     0x7
#define HWIO_APCS_L3U01_HML3_ARYCC_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_ARYCC_ADDR, HWIO_APCS_L3U01_HML3_ARYCC_RMSK)
#define HWIO_APCS_L3U01_HML3_ARYCC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_ARYCC_ADDR, m)
#define HWIO_APCS_L3U01_HML3_ARYCC_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_ARYCC_ADDR,v)
#define HWIO_APCS_L3U01_HML3_ARYCC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_ARYCC_ADDR,m,v,HWIO_APCS_L3U01_HML3_ARYCC_IN)
#define HWIO_APCS_L3U01_HML3_ARYCC_DALARY_BMSK                              0x7
#define HWIO_APCS_L3U01_HML3_ARYCC_DALARY_SHFT                              0x0

#define HWIO_APCS_L3U01_HML3_ASTCA0_ADDR                             (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00006210)
#define HWIO_APCS_L3U01_HML3_ASTCA0_OFFS                             (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00006210)
#define HWIO_APCS_L3U01_HML3_ASTCA0_RMSK                             0xffffffff
#define HWIO_APCS_L3U01_HML3_ASTCA0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_ASTCA0_ADDR, HWIO_APCS_L3U01_HML3_ASTCA0_RMSK)
#define HWIO_APCS_L3U01_HML3_ASTCA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_ASTCA0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_ASTCA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_ASTCA0_ADDR,v)
#define HWIO_APCS_L3U01_HML3_ASTCA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_ASTCA0_ADDR,m,v,HWIO_APCS_L3U01_HML3_ASTCA0_IN)
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U01_HML3_ASTCA0_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U01_HML3_ASTCA0_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U01_HML3_ASTCA0_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U01_HML3_ASTCA0_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U01_HML3_ASTCA0_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U01_HML3_ASTCA0_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U01_HML3_ASTCA0_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U01_HML3_ASTCA0_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U01_HML3_ASTCA0_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U01_HML3_ASTCA1_ADDR                             (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00006310)
#define HWIO_APCS_L3U01_HML3_ASTCA1_OFFS                             (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00006310)
#define HWIO_APCS_L3U01_HML3_ASTCA1_RMSK                             0xffffffff
#define HWIO_APCS_L3U01_HML3_ASTCA1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_ASTCA1_ADDR, HWIO_APCS_L3U01_HML3_ASTCA1_RMSK)
#define HWIO_APCS_L3U01_HML3_ASTCA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_ASTCA1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_ASTCA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_ASTCA1_ADDR,v)
#define HWIO_APCS_L3U01_HML3_ASTCA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_ASTCA1_ADDR,m,v,HWIO_APCS_L3U01_HML3_ASTCA1_IN)
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U01_HML3_ASTCA1_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U01_HML3_ASTCA1_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U01_HML3_ASTCA1_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U01_HML3_ASTCA1_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U01_HML3_ASTCA1_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U01_HML3_ASTCA1_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U01_HML3_ASTCA1_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U01_HML3_ASTCA1_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U01_HML3_ASTCA1_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U01_HML3_ASTCB0_ADDR                             (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00006214)
#define HWIO_APCS_L3U01_HML3_ASTCB0_OFFS                             (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00006214)
#define HWIO_APCS_L3U01_HML3_ASTCB0_RMSK                                  0xfff
#define HWIO_APCS_L3U01_HML3_ASTCB0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_ASTCB0_ADDR, HWIO_APCS_L3U01_HML3_ASTCB0_RMSK)
#define HWIO_APCS_L3U01_HML3_ASTCB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_ASTCB0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_ASTCB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_ASTCB0_ADDR,v)
#define HWIO_APCS_L3U01_HML3_ASTCB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_ASTCB0_ADDR,m,v,HWIO_APCS_L3U01_HML3_ASTCB0_IN)
#define HWIO_APCS_L3U01_HML3_ASTCB0_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U01_HML3_ASTCB0_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U01_HML3_ASTCB1_ADDR                             (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00006314)
#define HWIO_APCS_L3U01_HML3_ASTCB1_OFFS                             (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00006314)
#define HWIO_APCS_L3U01_HML3_ASTCB1_RMSK                                  0xfff
#define HWIO_APCS_L3U01_HML3_ASTCB1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_ASTCB1_ADDR, HWIO_APCS_L3U01_HML3_ASTCB1_RMSK)
#define HWIO_APCS_L3U01_HML3_ASTCB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_ASTCB1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_ASTCB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_ASTCB1_ADDR,v)
#define HWIO_APCS_L3U01_HML3_ASTCB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_ASTCB1_ADDR,m,v,HWIO_APCS_L3U01_HML3_ASTCB1_IN)
#define HWIO_APCS_L3U01_HML3_ASTCB1_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U01_HML3_ASTCB1_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U01_HML3_CJSCTL_ADDR                             (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000a000)
#define HWIO_APCS_L3U01_HML3_CJSCTL_OFFS                             (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_APCS_L3U01_HML3_CJSCTL_RMSK                              0x73fff7f
#define HWIO_APCS_L3U01_HML3_CJSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CJSCTL_ADDR, HWIO_APCS_L3U01_HML3_CJSCTL_RMSK)
#define HWIO_APCS_L3U01_HML3_CJSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CJSCTL_ADDR, m)
#define HWIO_APCS_L3U01_HML3_CJSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_CJSCTL_ADDR,v)
#define HWIO_APCS_L3U01_HML3_CJSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_CJSCTL_ADDR,m,v,HWIO_APCS_L3U01_HML3_CJSCTL_IN)
#define HWIO_APCS_L3U01_HML3_CJSCTL_JTR_STOP_CNT_BMSK                 0x7000000
#define HWIO_APCS_L3U01_HML3_CJSCTL_JTR_STOP_CNT_SHFT                      0x18
#define HWIO_APCS_L3U01_HML3_CJSCTL_JTR_TRIG_CNT_BMSK                  0x3fff00
#define HWIO_APCS_L3U01_HML3_CJSCTL_JTR_TRIG_CNT_SHFT                       0x8
#define HWIO_APCS_L3U01_HML3_CJSCTL_JTR_STOP_MODE_BMSK                     0x60
#define HWIO_APCS_L3U01_HML3_CJSCTL_JTR_STOP_MODE_SHFT                      0x5
#define HWIO_APCS_L3U01_HML3_CJSCTL_JTR_RETAIN_BMSK                        0x10
#define HWIO_APCS_L3U01_HML3_CJSCTL_JTR_RETAIN_SHFT                         0x4
#define HWIO_APCS_L3U01_HML3_CJSCTL_JTR_STRT_MODE_BMSK                      0xc
#define HWIO_APCS_L3U01_HML3_CJSCTL_JTR_STRT_MODE_SHFT                      0x2
#define HWIO_APCS_L3U01_HML3_CJSCTL_JTR_SENS_RST_BMSK                       0x2
#define HWIO_APCS_L3U01_HML3_CJSCTL_JTR_SENS_RST_SHFT                       0x1
#define HWIO_APCS_L3U01_HML3_CJSCTL_JTR_SENS_EN_BMSK                        0x1
#define HWIO_APCS_L3U01_HML3_CJSCTL_JTR_SENS_EN_SHFT                        0x0

#define HWIO_APCS_L3U01_HML3_CJSD0_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000a008)
#define HWIO_APCS_L3U01_HML3_CJSD0_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_APCS_L3U01_HML3_CJSD0_RMSK                              0xffffffff
#define HWIO_APCS_L3U01_HML3_CJSD0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CJSD0_ADDR, HWIO_APCS_L3U01_HML3_CJSD0_RMSK)
#define HWIO_APCS_L3U01_HML3_CJSD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CJSD0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_CJSD0_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U01_HML3_CJSD0_DATA_SHFT                                0x0

#define HWIO_APCS_L3U01_HML3_CJSD1_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000a00c)
#define HWIO_APCS_L3U01_HML3_CJSD1_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_APCS_L3U01_HML3_CJSD1_RMSK                              0xffffffff
#define HWIO_APCS_L3U01_HML3_CJSD1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CJSD1_ADDR, HWIO_APCS_L3U01_HML3_CJSD1_RMSK)
#define HWIO_APCS_L3U01_HML3_CJSD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CJSD1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_CJSD1_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U01_HML3_CJSD1_DATA_SHFT                                0x0

#define HWIO_APCS_L3U01_HML3_CJSD2_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000a010)
#define HWIO_APCS_L3U01_HML3_CJSD2_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_APCS_L3U01_HML3_CJSD2_RMSK                              0xffffffff
#define HWIO_APCS_L3U01_HML3_CJSD2_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CJSD2_ADDR, HWIO_APCS_L3U01_HML3_CJSD2_RMSK)
#define HWIO_APCS_L3U01_HML3_CJSD2_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CJSD2_ADDR, m)
#define HWIO_APCS_L3U01_HML3_CJSD2_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U01_HML3_CJSD2_DATA_SHFT                                0x0

#define HWIO_APCS_L3U01_HML3_CJSD3_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000a014)
#define HWIO_APCS_L3U01_HML3_CJSD3_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_APCS_L3U01_HML3_CJSD3_RMSK                              0xffffffff
#define HWIO_APCS_L3U01_HML3_CJSD3_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CJSD3_ADDR, HWIO_APCS_L3U01_HML3_CJSD3_RMSK)
#define HWIO_APCS_L3U01_HML3_CJSD3_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CJSD3_ADDR, m)
#define HWIO_APCS_L3U01_HML3_CJSD3_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U01_HML3_CJSD3_DATA_SHFT                                0x0

#define HWIO_APCS_L3U01_HML3_CJSD4_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000a018)
#define HWIO_APCS_L3U01_HML3_CJSD4_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000a018)
#define HWIO_APCS_L3U01_HML3_CJSD4_RMSK                              0xffffffff
#define HWIO_APCS_L3U01_HML3_CJSD4_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CJSD4_ADDR, HWIO_APCS_L3U01_HML3_CJSD4_RMSK)
#define HWIO_APCS_L3U01_HML3_CJSD4_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CJSD4_ADDR, m)
#define HWIO_APCS_L3U01_HML3_CJSD4_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U01_HML3_CJSD4_DATA_SHFT                                0x0

#define HWIO_APCS_L3U01_HML3_CJSD5_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000a01c)
#define HWIO_APCS_L3U01_HML3_CJSD5_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000a01c)
#define HWIO_APCS_L3U01_HML3_CJSD5_RMSK                              0xffffffff
#define HWIO_APCS_L3U01_HML3_CJSD5_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CJSD5_ADDR, HWIO_APCS_L3U01_HML3_CJSD5_RMSK)
#define HWIO_APCS_L3U01_HML3_CJSD5_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CJSD5_ADDR, m)
#define HWIO_APCS_L3U01_HML3_CJSD5_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U01_HML3_CJSD5_DATA_SHFT                                0x0

#define HWIO_APCS_L3U01_HML3_CR0_ADDR                                (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00005200)
#define HWIO_APCS_L3U01_HML3_CR0_OFFS                                (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00005200)
#define HWIO_APCS_L3U01_HML3_CR0_RMSK                                      0x1f
#define HWIO_APCS_L3U01_HML3_CR0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CR0_ADDR, HWIO_APCS_L3U01_HML3_CR0_RMSK)
#define HWIO_APCS_L3U01_HML3_CR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CR0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_CR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_CR0_ADDR,v)
#define HWIO_APCS_L3U01_HML3_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_CR0_ADDR,m,v,HWIO_APCS_L3U01_HML3_CR0_IN)
#define HWIO_APCS_L3U01_HML3_CR0_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U01_HML3_CR0_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U01_HML3_CR0_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U01_HML3_CR0_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U01_HML3_CR0_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U01_HML3_CR0_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U01_HML3_CR0_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U01_HML3_CR0_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U01_HML3_CR0_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U01_HML3_CR0_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U01_HML3_CR1_ADDR                                (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00005300)
#define HWIO_APCS_L3U01_HML3_CR1_OFFS                                (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00005300)
#define HWIO_APCS_L3U01_HML3_CR1_RMSK                                      0x1f
#define HWIO_APCS_L3U01_HML3_CR1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CR1_ADDR, HWIO_APCS_L3U01_HML3_CR1_RMSK)
#define HWIO_APCS_L3U01_HML3_CR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CR1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_CR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_CR1_ADDR,v)
#define HWIO_APCS_L3U01_HML3_CR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_CR1_ADDR,m,v,HWIO_APCS_L3U01_HML3_CR1_IN)
#define HWIO_APCS_L3U01_HML3_CR1_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U01_HML3_CR1_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U01_HML3_CR1_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U01_HML3_CR1_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U01_HML3_CR1_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U01_HML3_CR1_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U01_HML3_CR1_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U01_HML3_CR1_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U01_HML3_CR1_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U01_HML3_CR1_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U01_HML3_CRA_ADDR                                (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00007020)
#define HWIO_APCS_L3U01_HML3_CRA_OFFS                                (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00007020)
#define HWIO_APCS_L3U01_HML3_CRA_RMSK                                0xffffc03d
#define HWIO_APCS_L3U01_HML3_CRA_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CRA_ADDR, HWIO_APCS_L3U01_HML3_CRA_RMSK)
#define HWIO_APCS_L3U01_HML3_CRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CRA_ADDR, m)
#define HWIO_APCS_L3U01_HML3_CRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_CRA_ADDR,v)
#define HWIO_APCS_L3U01_HML3_CRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_CRA_ADDR,m,v,HWIO_APCS_L3U01_HML3_CRA_IN)
#define HWIO_APCS_L3U01_HML3_CRA_SPARE_BMSK                          0xe0000000
#define HWIO_APCS_L3U01_HML3_CRA_SPARE_SHFT                                0x1d
#define HWIO_APCS_L3U01_HML3_CRA_QID_ECC_BMSK                        0x10000000
#define HWIO_APCS_L3U01_HML3_CRA_QID_ECC_SHFT                              0x1c
#define HWIO_APCS_L3U01_HML3_CRA_QID_CE_SEQ_BMSK                      0x8000000
#define HWIO_APCS_L3U01_HML3_CRA_QID_CE_SEQ_SHFT                           0x1b
#define HWIO_APCS_L3U01_HML3_CRA_RD_SNP_RD_TIME_BMSK                  0x4000000
#define HWIO_APCS_L3U01_HML3_CRA_RD_SNP_RD_TIME_SHFT                       0x1a
#define HWIO_APCS_L3U01_HML3_CRA_FAPSHA_BMSK                          0x2000000
#define HWIO_APCS_L3U01_HML3_CRA_FAPSHA_SHFT                               0x19
#define HWIO_APCS_L3U01_HML3_CRA_BLOCK_TUE_BMSK                       0x1000000
#define HWIO_APCS_L3U01_HML3_CRA_BLOCK_TUE_SHFT                            0x18
#define HWIO_APCS_L3U01_HML3_CRA_SFT_CE_SEQ_BMSK                       0x800000
#define HWIO_APCS_L3U01_HML3_CRA_SFT_CE_SEQ_SHFT                           0x17
#define HWIO_APCS_L3U01_HML3_CRA_DCH_INV0_BMSK                         0x400000
#define HWIO_APCS_L3U01_HML3_CRA_DCH_INV0_SHFT                             0x16
#define HWIO_APCS_L3U01_HML3_CRA_DCH_INV1_BMSK                         0x200000
#define HWIO_APCS_L3U01_HML3_CRA_DCH_INV1_SHFT                             0x15
#define HWIO_APCS_L3U01_HML3_CRA_DETC_BMSK                             0x100000
#define HWIO_APCS_L3U01_HML3_CRA_DETC_SHFT                                 0x14
#define HWIO_APCS_L3U01_HML3_CRA_AMVSMC_BMSK                            0x80000
#define HWIO_APCS_L3U01_HML3_CRA_AMVSMC_SHFT                               0x13
#define HWIO_APCS_L3U01_HML3_CRA_DCIALL_SFT_BMSK                        0x40000
#define HWIO_APCS_L3U01_HML3_CRA_DCIALL_SFT_SHFT                           0x12
#define HWIO_APCS_L3U01_HML3_CRA_TAG_ECC_BMSK                           0x20000
#define HWIO_APCS_L3U01_HML3_CRA_TAG_ECC_SHFT                              0x11
#define HWIO_APCS_L3U01_HML3_CRA_TAG_CE_SEQ_BMSK                        0x10000
#define HWIO_APCS_L3U01_HML3_CRA_TAG_CE_SEQ_SHFT                           0x10
#define HWIO_APCS_L3U01_HML3_CRA_DATA_ECC_BMSK                           0x8000
#define HWIO_APCS_L3U01_HML3_CRA_DATA_ECC_SHFT                              0xf
#define HWIO_APCS_L3U01_HML3_CRA_ENFGECCDAT_BMSK                         0x4000
#define HWIO_APCS_L3U01_HML3_CRA_ENFGECCDAT_SHFT                            0xe
#define HWIO_APCS_L3U01_HML3_CRA_CO_REQ_TIME_BMSK                          0x30
#define HWIO_APCS_L3U01_HML3_CRA_CO_REQ_TIME_SHFT                           0x4
#define HWIO_APCS_L3U01_HML3_CRA_WR_MISS_RD_TIME_BMSK                       0x8
#define HWIO_APCS_L3U01_HML3_CRA_WR_MISS_RD_TIME_SHFT                       0x3
#define HWIO_APCS_L3U01_HML3_CRA_RD_MISS_RD_TIME_BMSK                       0x4
#define HWIO_APCS_L3U01_HML3_CRA_RD_MISS_RD_TIME_SHFT                       0x2
#define HWIO_APCS_L3U01_HML3_CRA_EARLY_RD_BMSK                              0x1
#define HWIO_APCS_L3U01_HML3_CRA_EARLY_RD_SHFT                              0x0

#define HWIO_APCS_L3U01_HML3_CRB_ADDR                                (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00007024)
#define HWIO_APCS_L3U01_HML3_CRB_OFFS                                (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00007024)
#define HWIO_APCS_L3U01_HML3_CRB_RMSK                                    0xffe0
#define HWIO_APCS_L3U01_HML3_CRB_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CRB_ADDR, HWIO_APCS_L3U01_HML3_CRB_RMSK)
#define HWIO_APCS_L3U01_HML3_CRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CRB_ADDR, m)
#define HWIO_APCS_L3U01_HML3_CRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_CRB_ADDR,v)
#define HWIO_APCS_L3U01_HML3_CRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_CRB_ADDR,m,v,HWIO_APCS_L3U01_HML3_CRB_IN)
#define HWIO_APCS_L3U01_HML3_CRB_SPARE_BMSK                              0xff80
#define HWIO_APCS_L3U01_HML3_CRB_SPARE_SHFT                                 0x7
#define HWIO_APCS_L3U01_HML3_CRB_RTY_BACKOFF_BMSK                          0x60
#define HWIO_APCS_L3U01_HML3_CRB_RTY_BACKOFF_SHFT                           0x5

#define HWIO_APCS_L3U01_HML3_CRD_ADDR                                (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000702c)
#define HWIO_APCS_L3U01_HML3_CRD_OFFS                                (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000702c)
#define HWIO_APCS_L3U01_HML3_CRD_RMSK                                   0x10001
#define HWIO_APCS_L3U01_HML3_CRD_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CRD_ADDR, HWIO_APCS_L3U01_HML3_CRD_RMSK)
#define HWIO_APCS_L3U01_HML3_CRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_CRD_ADDR, m)
#define HWIO_APCS_L3U01_HML3_CRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_CRD_ADDR,v)
#define HWIO_APCS_L3U01_HML3_CRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_CRD_ADDR,m,v,HWIO_APCS_L3U01_HML3_CRD_IN)
#define HWIO_APCS_L3U01_HML3_CRD_PL3APOS_BMSK                           0x10000
#define HWIO_APCS_L3U01_HML3_CRD_PL3APOS_SHFT                              0x10
#define HWIO_APCS_L3U01_HML3_CRD_DDCIALL_BMSK                               0x1
#define HWIO_APCS_L3U01_HML3_CRD_DDCIALL_SHFT                               0x0

#define HWIO_APCS_L3U01_HML3_DAEERR0_ADDR                            (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000324c)
#define HWIO_APCS_L3U01_HML3_DAEERR0_OFFS                            (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000324c)
#define HWIO_APCS_L3U01_HML3_DAEERR0_RMSK                               0xfffff
#define HWIO_APCS_L3U01_HML3_DAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DAEERR0_ADDR, HWIO_APCS_L3U01_HML3_DAEERR0_RMSK)
#define HWIO_APCS_L3U01_HML3_DAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DAEERR0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DAEERR0_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U01_HML3_DAEERR0_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U01_HML3_DAEERR1_ADDR                            (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000334c)
#define HWIO_APCS_L3U01_HML3_DAEERR1_OFFS                            (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000334c)
#define HWIO_APCS_L3U01_HML3_DAEERR1_RMSK                               0xfffff
#define HWIO_APCS_L3U01_HML3_DAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DAEERR1_ADDR, HWIO_APCS_L3U01_HML3_DAEERR1_RMSK)
#define HWIO_APCS_L3U01_HML3_DAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DAEERR1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DAEERR1_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U01_HML3_DAEERR1_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U01_HML3_DCRSWCR_ADDR                            (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003000)
#define HWIO_APCS_L3U01_HML3_DCRSWCR_OFFS                            (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003000)
#define HWIO_APCS_L3U01_HML3_DCRSWCR_RMSK                                 0xfff
#define HWIO_APCS_L3U01_HML3_DCRSWCR_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWCR_ADDR, HWIO_APCS_L3U01_HML3_DCRSWCR_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWCR_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_DCRSWCR_ADDR,v)
#define HWIO_APCS_L3U01_HML3_DCRSWCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_DCRSWCR_ADDR,m,v,HWIO_APCS_L3U01_HML3_DCRSWCR_IN)
#define HWIO_APCS_L3U01_HML3_DCRSWCR_SFTBID_BMSK                          0xc00
#define HWIO_APCS_L3U01_HML3_DCRSWCR_SFTBID_SHFT                            0xa
#define HWIO_APCS_L3U01_HML3_DCRSWCR_SFTPID_BMSK                          0x3f0
#define HWIO_APCS_L3U01_HML3_DCRSWCR_SFTPID_SHFT                            0x4
#define HWIO_APCS_L3U01_HML3_DCRSWCR_SPARE_BMSK                             0x8
#define HWIO_APCS_L3U01_HML3_DCRSWCR_SPARE_SHFT                             0x3
#define HWIO_APCS_L3U01_HML3_DCRSWCR_CVFS_BMSK                              0x4
#define HWIO_APCS_L3U01_HML3_DCRSWCR_CVFS_SHFT                              0x2
#define HWIO_APCS_L3U01_HML3_DCRSWCR_BYPTECC_BMSK                           0x2
#define HWIO_APCS_L3U01_HML3_DCRSWCR_BYPTECC_SHFT                           0x1
#define HWIO_APCS_L3U01_HML3_DCRSWCR_BYPDECC_BMSK                           0x1
#define HWIO_APCS_L3U01_HML3_DCRSWCR_BYPDECC_SHFT                           0x0

#define HWIO_APCS_L3U01_HML3_DCRSWDA0_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003200)
#define HWIO_APCS_L3U01_HML3_DCRSWDA0_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003200)
#define HWIO_APCS_L3U01_HML3_DCRSWDA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDA0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDA0_ADDR, HWIO_APCS_L3U01_HML3_DCRSWDA0_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWDA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDA0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWDA0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDA0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U01_HML3_DCRSWDA1_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003300)
#define HWIO_APCS_L3U01_HML3_DCRSWDA1_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003300)
#define HWIO_APCS_L3U01_HML3_DCRSWDA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDA1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDA1_ADDR, HWIO_APCS_L3U01_HML3_DCRSWDA1_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWDA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDA1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWDA1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDA1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U01_HML3_DCRSWDB0_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003204)
#define HWIO_APCS_L3U01_HML3_DCRSWDB0_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003204)
#define HWIO_APCS_L3U01_HML3_DCRSWDB0_RMSK                           0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDB0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDB0_ADDR, HWIO_APCS_L3U01_HML3_DCRSWDB0_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWDB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDB0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWDB0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDB0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U01_HML3_DCRSWDB1_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003304)
#define HWIO_APCS_L3U01_HML3_DCRSWDB1_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003304)
#define HWIO_APCS_L3U01_HML3_DCRSWDB1_RMSK                           0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDB1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDB1_ADDR, HWIO_APCS_L3U01_HML3_DCRSWDB1_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWDB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDB1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWDB1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDB1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U01_HML3_DCRSWDC0_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003208)
#define HWIO_APCS_L3U01_HML3_DCRSWDC0_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003208)
#define HWIO_APCS_L3U01_HML3_DCRSWDC0_RMSK                           0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDC0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDC0_ADDR, HWIO_APCS_L3U01_HML3_DCRSWDC0_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWDC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDC0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWDC0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDC0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U01_HML3_DCRSWDC1_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003308)
#define HWIO_APCS_L3U01_HML3_DCRSWDC1_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003308)
#define HWIO_APCS_L3U01_HML3_DCRSWDC1_RMSK                           0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDC1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDC1_ADDR, HWIO_APCS_L3U01_HML3_DCRSWDC1_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWDC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDC1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWDC1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDC1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U01_HML3_DCRSWDD0_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000320c)
#define HWIO_APCS_L3U01_HML3_DCRSWDD0_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000320c)
#define HWIO_APCS_L3U01_HML3_DCRSWDD0_RMSK                           0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDD0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDD0_ADDR, HWIO_APCS_L3U01_HML3_DCRSWDD0_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWDD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDD0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWDD0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDD0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U01_HML3_DCRSWDD1_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000330c)
#define HWIO_APCS_L3U01_HML3_DCRSWDD1_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000330c)
#define HWIO_APCS_L3U01_HML3_DCRSWDD1_RMSK                           0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDD1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDD1_ADDR, HWIO_APCS_L3U01_HML3_DCRSWDD1_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWDD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDD1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWDD1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWDD1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U01_HML3_DCRSWDE0_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003210)
#define HWIO_APCS_L3U01_HML3_DCRSWDE0_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003210)
#define HWIO_APCS_L3U01_HML3_DCRSWDE0_RMSK                              0x1ffff
#define HWIO_APCS_L3U01_HML3_DCRSWDE0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDE0_ADDR, HWIO_APCS_L3U01_HML3_DCRSWDE0_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWDE0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDE0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWDE0_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U01_HML3_DCRSWDE0_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U01_HML3_DCRSWDE0_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U01_HML3_DCRSWDE0_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U01_HML3_DCRSWDE0_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U01_HML3_DCRSWDE0_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U01_HML3_DCRSWDE1_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003310)
#define HWIO_APCS_L3U01_HML3_DCRSWDE1_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003310)
#define HWIO_APCS_L3U01_HML3_DCRSWDE1_RMSK                              0x1ffff
#define HWIO_APCS_L3U01_HML3_DCRSWDE1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDE1_ADDR, HWIO_APCS_L3U01_HML3_DCRSWDE1_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWDE1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWDE1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWDE1_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U01_HML3_DCRSWDE1_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U01_HML3_DCRSWDE1_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U01_HML3_DCRSWDE1_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U01_HML3_DCRSWDE1_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U01_HML3_DCRSWDE1_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U01_HML3_DCRSWTA0_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003218)
#define HWIO_APCS_L3U01_HML3_DCRSWTA0_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003218)
#define HWIO_APCS_L3U01_HML3_DCRSWTA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWTA0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWTA0_ADDR, HWIO_APCS_L3U01_HML3_DCRSWTA0_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWTA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWTA0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWTA0_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U01_HML3_DCRSWTA0_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U01_HML3_DCRSWTA0_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U01_HML3_DCRSWTA0_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U01_HML3_DCRSWTA1_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003318)
#define HWIO_APCS_L3U01_HML3_DCRSWTA1_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003318)
#define HWIO_APCS_L3U01_HML3_DCRSWTA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U01_HML3_DCRSWTA1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWTA1_ADDR, HWIO_APCS_L3U01_HML3_DCRSWTA1_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWTA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWTA1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWTA1_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U01_HML3_DCRSWTA1_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U01_HML3_DCRSWTA1_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U01_HML3_DCRSWTA1_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U01_HML3_DCRSWTB0_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000321c)
#define HWIO_APCS_L3U01_HML3_DCRSWTB0_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000321c)
#define HWIO_APCS_L3U01_HML3_DCRSWTB0_RMSK                           0x7fffff00
#define HWIO_APCS_L3U01_HML3_DCRSWTB0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWTB0_ADDR, HWIO_APCS_L3U01_HML3_DCRSWTB0_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWTB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWTB0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWTB0_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U01_HML3_DCRSWTB0_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U01_HML3_DCRSWTB1_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000331c)
#define HWIO_APCS_L3U01_HML3_DCRSWTB1_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000331c)
#define HWIO_APCS_L3U01_HML3_DCRSWTB1_RMSK                           0x7fffff00
#define HWIO_APCS_L3U01_HML3_DCRSWTB1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWTB1_ADDR, HWIO_APCS_L3U01_HML3_DCRSWTB1_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWTB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWTB1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWTB1_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U01_HML3_DCRSWTB1_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U01_HML3_DCRSWTC0_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003220)
#define HWIO_APCS_L3U01_HML3_DCRSWTC0_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003220)
#define HWIO_APCS_L3U01_HML3_DCRSWTC0_RMSK                              0xfffff
#define HWIO_APCS_L3U01_HML3_DCRSWTC0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWTC0_ADDR, HWIO_APCS_L3U01_HML3_DCRSWTC0_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWTC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWTC0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWTC0_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U01_HML3_DCRSWTC0_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U01_HML3_DCRSWTC1_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003320)
#define HWIO_APCS_L3U01_HML3_DCRSWTC1_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003320)
#define HWIO_APCS_L3U01_HML3_DCRSWTC1_RMSK                              0xfffff
#define HWIO_APCS_L3U01_HML3_DCRSWTC1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWTC1_ADDR, HWIO_APCS_L3U01_HML3_DCRSWTC1_RMSK)
#define HWIO_APCS_L3U01_HML3_DCRSWTC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_DCRSWTC1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_DCRSWTC1_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U01_HML3_DCRSWTC1_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U01_HML3_FAICCRA0_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00002208)
#define HWIO_APCS_L3U01_HML3_FAICCRA0_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00002208)
#define HWIO_APCS_L3U01_HML3_FAICCRA0_RMSK                            0xfffffff
#define HWIO_APCS_L3U01_HML3_FAICCRA0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICCRA0_ADDR, HWIO_APCS_L3U01_HML3_FAICCRA0_RMSK)
#define HWIO_APCS_L3U01_HML3_FAICCRA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICCRA0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_FAICCRA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_FAICCRA0_ADDR,v)
#define HWIO_APCS_L3U01_HML3_FAICCRA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_FAICCRA0_ADDR,m,v,HWIO_APCS_L3U01_HML3_FAICCRA0_IN)
#define HWIO_APCS_L3U01_HML3_FAICCRA0_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U01_HML3_FAICCRA0_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U01_HML3_FAICCRA1_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00002308)
#define HWIO_APCS_L3U01_HML3_FAICCRA1_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00002308)
#define HWIO_APCS_L3U01_HML3_FAICCRA1_RMSK                            0xfffffff
#define HWIO_APCS_L3U01_HML3_FAICCRA1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICCRA1_ADDR, HWIO_APCS_L3U01_HML3_FAICCRA1_RMSK)
#define HWIO_APCS_L3U01_HML3_FAICCRA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICCRA1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_FAICCRA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_FAICCRA1_ADDR,v)
#define HWIO_APCS_L3U01_HML3_FAICCRA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_FAICCRA1_ADDR,m,v,HWIO_APCS_L3U01_HML3_FAICCRA1_IN)
#define HWIO_APCS_L3U01_HML3_FAICCRA1_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U01_HML3_FAICCRA1_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U01_HML3_FAICCRB0_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000220c)
#define HWIO_APCS_L3U01_HML3_FAICCRB0_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000220c)
#define HWIO_APCS_L3U01_HML3_FAICCRB0_RMSK                           0xfffeffff
#define HWIO_APCS_L3U01_HML3_FAICCRB0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICCRB0_ADDR, HWIO_APCS_L3U01_HML3_FAICCRB0_RMSK)
#define HWIO_APCS_L3U01_HML3_FAICCRB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICCRB0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_FAICCRB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_FAICCRB0_ADDR,v)
#define HWIO_APCS_L3U01_HML3_FAICCRB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_FAICCRB0_ADDR,m,v,HWIO_APCS_L3U01_HML3_FAICCRB0_IN)
#define HWIO_APCS_L3U01_HML3_FAICCRB0_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U01_HML3_FAICCRB0_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U01_HML3_FAICCRB0_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U01_HML3_FAICCRB0_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U01_HML3_FAICCRB0_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U01_HML3_FAICCRB0_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U01_HML3_FAICCRB0_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U01_HML3_FAICCRB1_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000230c)
#define HWIO_APCS_L3U01_HML3_FAICCRB1_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000230c)
#define HWIO_APCS_L3U01_HML3_FAICCRB1_RMSK                           0xfffeffff
#define HWIO_APCS_L3U01_HML3_FAICCRB1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICCRB1_ADDR, HWIO_APCS_L3U01_HML3_FAICCRB1_RMSK)
#define HWIO_APCS_L3U01_HML3_FAICCRB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICCRB1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_FAICCRB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_FAICCRB1_ADDR,v)
#define HWIO_APCS_L3U01_HML3_FAICCRB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_FAICCRB1_ADDR,m,v,HWIO_APCS_L3U01_HML3_FAICCRB1_IN)
#define HWIO_APCS_L3U01_HML3_FAICCRB1_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U01_HML3_FAICCRB1_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U01_HML3_FAICCRB1_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U01_HML3_FAICCRB1_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U01_HML3_FAICCRB1_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U01_HML3_FAICCRB1_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U01_HML3_FAICCRB1_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U01_HML3_FAICCRC0_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00002210)
#define HWIO_APCS_L3U01_HML3_FAICCRC0_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00002210)
#define HWIO_APCS_L3U01_HML3_FAICCRC0_RMSK                                 0xff
#define HWIO_APCS_L3U01_HML3_FAICCRC0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICCRC0_ADDR, HWIO_APCS_L3U01_HML3_FAICCRC0_RMSK)
#define HWIO_APCS_L3U01_HML3_FAICCRC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICCRC0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_FAICCRC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_FAICCRC0_ADDR,v)
#define HWIO_APCS_L3U01_HML3_FAICCRC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_FAICCRC0_ADDR,m,v,HWIO_APCS_L3U01_HML3_FAICCRC0_IN)
#define HWIO_APCS_L3U01_HML3_FAICCRC0_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U01_HML3_FAICCRC0_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U01_HML3_FAICCRC1_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00002310)
#define HWIO_APCS_L3U01_HML3_FAICCRC1_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00002310)
#define HWIO_APCS_L3U01_HML3_FAICCRC1_RMSK                                 0xff
#define HWIO_APCS_L3U01_HML3_FAICCRC1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICCRC1_ADDR, HWIO_APCS_L3U01_HML3_FAICCRC1_RMSK)
#define HWIO_APCS_L3U01_HML3_FAICCRC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICCRC1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_FAICCRC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_FAICCRC1_ADDR,v)
#define HWIO_APCS_L3U01_HML3_FAICCRC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_FAICCRC1_ADDR,m,v,HWIO_APCS_L3U01_HML3_FAICCRC1_IN)
#define HWIO_APCS_L3U01_HML3_FAICCRC1_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U01_HML3_FAICCRC1_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U01_HML3_FAICSR0_ADDR                            (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000223c)
#define HWIO_APCS_L3U01_HML3_FAICSR0_OFFS                            (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000223c)
#define HWIO_APCS_L3U01_HML3_FAICSR0_RMSK                              0xffffff
#define HWIO_APCS_L3U01_HML3_FAICSR0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICSR0_ADDR, HWIO_APCS_L3U01_HML3_FAICSR0_RMSK)
#define HWIO_APCS_L3U01_HML3_FAICSR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICSR0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_FAICSR0_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U01_HML3_FAICSR0_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U01_HML3_FAICSR0_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U01_HML3_FAICSR0_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U01_HML3_FAICSR0_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U01_HML3_FAICSR0_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U01_HML3_FAICSR0_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U01_HML3_FAICSR0_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U01_HML3_FAICSR0_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U01_HML3_FAICSR0_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U01_HML3_FAICSR0_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U01_HML3_FAICSR0_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U01_HML3_FAICSR0_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U01_HML3_FAICSR0_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U01_HML3_FAICSR1_ADDR                            (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000233c)
#define HWIO_APCS_L3U01_HML3_FAICSR1_OFFS                            (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000233c)
#define HWIO_APCS_L3U01_HML3_FAICSR1_RMSK                              0xffffff
#define HWIO_APCS_L3U01_HML3_FAICSR1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICSR1_ADDR, HWIO_APCS_L3U01_HML3_FAICSR1_RMSK)
#define HWIO_APCS_L3U01_HML3_FAICSR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FAICSR1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_FAICSR1_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U01_HML3_FAICSR1_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U01_HML3_FAICSR1_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U01_HML3_FAICSR1_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U01_HML3_FAICSR1_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U01_HML3_FAICSR1_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U01_HML3_FAICSR1_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U01_HML3_FAICSR1_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U01_HML3_FAICSR1_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U01_HML3_FAICSR1_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U01_HML3_FAICSR1_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U01_HML3_FAICSR1_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U01_HML3_FAICSR1_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U01_HML3_FAICSR1_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U01_HML3_FUSEDATH_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000302c)
#define HWIO_APCS_L3U01_HML3_FUSEDATH_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_APCS_L3U01_HML3_FUSEDATH_RMSK                           0xffffffff
#define HWIO_APCS_L3U01_HML3_FUSEDATH_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FUSEDATH_ADDR, HWIO_APCS_L3U01_HML3_FUSEDATH_RMSK)
#define HWIO_APCS_L3U01_HML3_FUSEDATH_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FUSEDATH_ADDR, m)
#define HWIO_APCS_L3U01_HML3_FUSEDATH_FUSES_HI_BMSK                  0xffffffff
#define HWIO_APCS_L3U01_HML3_FUSEDATH_FUSES_HI_SHFT                         0x0

#define HWIO_APCS_L3U01_HML3_FUSEDATL_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003028)
#define HWIO_APCS_L3U01_HML3_FUSEDATL_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003028)
#define HWIO_APCS_L3U01_HML3_FUSEDATL_RMSK                           0xffffffff
#define HWIO_APCS_L3U01_HML3_FUSEDATL_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FUSEDATL_ADDR, HWIO_APCS_L3U01_HML3_FUSEDATL_RMSK)
#define HWIO_APCS_L3U01_HML3_FUSEDATL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FUSEDATL_ADDR, m)
#define HWIO_APCS_L3U01_HML3_FUSEDATL_FUSES_LO_BMSK                  0xffffffff
#define HWIO_APCS_L3U01_HML3_FUSEDATL_FUSES_LO_SHFT                         0x0

#define HWIO_APCS_L3U01_HML3_FUSEIDX_ADDR                            (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003024)
#define HWIO_APCS_L3U01_HML3_FUSEIDX_OFFS                            (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003024)
#define HWIO_APCS_L3U01_HML3_FUSEIDX_RMSK                                  0x3f
#define HWIO_APCS_L3U01_HML3_FUSEIDX_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FUSEIDX_ADDR, HWIO_APCS_L3U01_HML3_FUSEIDX_RMSK)
#define HWIO_APCS_L3U01_HML3_FUSEIDX_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_FUSEIDX_ADDR, m)
#define HWIO_APCS_L3U01_HML3_FUSEIDX_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_FUSEIDX_ADDR,v)
#define HWIO_APCS_L3U01_HML3_FUSEIDX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_FUSEIDX_ADDR,m,v,HWIO_APCS_L3U01_HML3_FUSEIDX_IN)
#define HWIO_APCS_L3U01_HML3_FUSEIDX_FUSE_INDEX_BMSK                       0x3f
#define HWIO_APCS_L3U01_HML3_FUSEIDX_FUSE_INDEX_SHFT                        0x0

#define HWIO_APCS_L3U01_HML3_HCRA_ADDR                               (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00005010)
#define HWIO_APCS_L3U01_HML3_HCRA_OFFS                               (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00005010)
#define HWIO_APCS_L3U01_HML3_HCRA_RMSK                               0xffffefff
#define HWIO_APCS_L3U01_HML3_HCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_HCRA_ADDR, HWIO_APCS_L3U01_HML3_HCRA_RMSK)
#define HWIO_APCS_L3U01_HML3_HCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_HCRA_ADDR, m)
#define HWIO_APCS_L3U01_HML3_HCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_HCRA_ADDR,v)
#define HWIO_APCS_L3U01_HML3_HCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_HCRA_ADDR,m,v,HWIO_APCS_L3U01_HML3_HCRA_IN)
#define HWIO_APCS_L3U01_HML3_HCRA_SPARE_BMSK                         0xf0000000
#define HWIO_APCS_L3U01_HML3_HCRA_SPARE_SHFT                               0x1c
#define HWIO_APCS_L3U01_HML3_HCRA_IGNR_CLEAN_BMSK                     0x8000000
#define HWIO_APCS_L3U01_HML3_HCRA_IGNR_CLEAN_SHFT                          0x1b
#define HWIO_APCS_L3U01_HML3_HCRA_BLK_NBSDCINV_BMSK                   0x4000000
#define HWIO_APCS_L3U01_HML3_HCRA_BLK_NBSDCINV_SHFT                        0x1a
#define HWIO_APCS_L3U01_HML3_HCRA_EN_TUE_POISON_BMSK                  0x2000000
#define HWIO_APCS_L3U01_HML3_HCRA_EN_TUE_POISON_SHFT                       0x19
#define HWIO_APCS_L3U01_HML3_HCRA_F1NPWNS_BMSK                        0x1000000
#define HWIO_APCS_L3U01_HML3_HCRA_F1NPWNS_SHFT                             0x18
#define HWIO_APCS_L3U01_HML3_HCRA_XTNDBQLF_BMSK                        0xf00000
#define HWIO_APCS_L3U01_HML3_HCRA_XTNDBQLF_SHFT                            0x14
#define HWIO_APCS_L3U01_HML3_HCRA_SVFRPC_BMSK                           0xc0000
#define HWIO_APCS_L3U01_HML3_HCRA_SVFRPC_SHFT                              0x12
#define HWIO_APCS_L3U01_HML3_HCRA_DAS64D_BMSK                           0x20000
#define HWIO_APCS_L3U01_HML3_HCRA_DAS64D_SHFT                              0x11
#define HWIO_APCS_L3U01_HML3_HCRA_FLFSRON_BMSK                          0x10000
#define HWIO_APCS_L3U01_HML3_HCRA_FLFSRON_SHFT                             0x10
#define HWIO_APCS_L3U01_HML3_HCRA_DBRABORT_BMSK                          0x8000
#define HWIO_APCS_L3U01_HML3_HCRA_DBRABORT_SHFT                             0xf
#define HWIO_APCS_L3U01_HML3_HCRA_FRDBOQD_BMSK                           0x4000
#define HWIO_APCS_L3U01_HML3_HCRA_FRDBOQD_SHFT                              0xe
#define HWIO_APCS_L3U01_HML3_HCRA_ASDAPC_BMSK                            0x2000
#define HWIO_APCS_L3U01_HML3_HCRA_ASDAPC_SHFT                               0xd
#define HWIO_APCS_L3U01_HML3_HCRA_MAX_BOQ_BUSY_BMSK                       0xf00
#define HWIO_APCS_L3U01_HML3_HCRA_MAX_BOQ_BUSY_SHFT                         0x8
#define HWIO_APCS_L3U01_HML3_HCRA_FORCE_CGC_HAZ_BMSK                       0x80
#define HWIO_APCS_L3U01_HML3_HCRA_FORCE_CGC_HAZ_SHFT                        0x7
#define HWIO_APCS_L3U01_HML3_HCRA_ADDRESS_HASH_BMSK                        0x40
#define HWIO_APCS_L3U01_HML3_HCRA_ADDRESS_HASH_SHFT                         0x6
#define HWIO_APCS_L3U01_HML3_HCRA_READ_MISS_BYP_BMSK                       0x20
#define HWIO_APCS_L3U01_HML3_HCRA_READ_MISS_BYP_SHFT                        0x5
#define HWIO_APCS_L3U01_HML3_HCRA_DATA_RET_PATH_BMSK                       0x10
#define HWIO_APCS_L3U01_HML3_HCRA_DATA_RET_PATH_SHFT                        0x4
#define HWIO_APCS_L3U01_HML3_HCRA_OUT_BNG_DIS_BMSK                          0x8
#define HWIO_APCS_L3U01_HML3_HCRA_OUT_BNG_DIS_SHFT                          0x3
#define HWIO_APCS_L3U01_HML3_HCRA_CPQDAT_DIS_BMSK                           0x4
#define HWIO_APCS_L3U01_HML3_HCRA_CPQDAT_DIS_SHFT                           0x2
#define HWIO_APCS_L3U01_HML3_HCRA_BBDRD_BMSK                                0x2
#define HWIO_APCS_L3U01_HML3_HCRA_BBDRD_SHFT                                0x1
#define HWIO_APCS_L3U01_HML3_HCRA_BBBRD_BMSK                                0x1
#define HWIO_APCS_L3U01_HML3_HCRA_BBBRD_SHFT                                0x0

#define HWIO_APCS_L3U01_HML3_HPDIV_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00005014)
#define HWIO_APCS_L3U01_HML3_HPDIV_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00005014)
#define HWIO_APCS_L3U01_HML3_HPDIV_RMSK                                 0xf000f
#define HWIO_APCS_L3U01_HML3_HPDIV_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_HPDIV_ADDR, HWIO_APCS_L3U01_HML3_HPDIV_RMSK)
#define HWIO_APCS_L3U01_HML3_HPDIV_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_HPDIV_ADDR, m)
#define HWIO_APCS_L3U01_HML3_HPDIV_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_HPDIV_ADDR,v)
#define HWIO_APCS_L3U01_HML3_HPDIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_HPDIV_ADDR,m,v,HWIO_APCS_L3U01_HML3_HPDIV_IN)
#define HWIO_APCS_L3U01_HML3_HPDIV_HPDCDP_BMSK                          0xf0000
#define HWIO_APCS_L3U01_HML3_HPDIV_HPDCDP_SHFT                             0x10
#define HWIO_APCS_L3U01_HML3_HPDIV_HPDCAP_BMSK                              0xf
#define HWIO_APCS_L3U01_HML3_HPDIV_HPDCAP_SHFT                              0x0

#define HWIO_APCS_L3U01_HML3_HSHMCTL_ADDR                            (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000705c)
#define HWIO_APCS_L3U01_HML3_HSHMCTL_OFFS                            (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000705c)
#define HWIO_APCS_L3U01_HML3_HSHMCTL_RMSK                              0x3fffff
#define HWIO_APCS_L3U01_HML3_HSHMCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_HSHMCTL_ADDR, HWIO_APCS_L3U01_HML3_HSHMCTL_RMSK)
#define HWIO_APCS_L3U01_HML3_HSHMCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_HSHMCTL_ADDR, m)
#define HWIO_APCS_L3U01_HML3_HSHMCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_HSHMCTL_ADDR,v)
#define HWIO_APCS_L3U01_HML3_HSHMCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_HSHMCTL_ADDR,m,v,HWIO_APCS_L3U01_HML3_HSHMCTL_IN)
#define HWIO_APCS_L3U01_HML3_HSHMCTL_HMASK_BMSK                        0x3fffff
#define HWIO_APCS_L3U01_HML3_HSHMCTL_HMASK_SHFT                             0x0

#define HWIO_APCS_L3U01_HML3_INJERR0_ADDR                            (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00009210)
#define HWIO_APCS_L3U01_HML3_INJERR0_OFFS                            (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00009210)
#define HWIO_APCS_L3U01_HML3_INJERR0_RMSK                                  0x1f
#define HWIO_APCS_L3U01_HML3_INJERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_INJERR0_ADDR, HWIO_APCS_L3U01_HML3_INJERR0_RMSK)
#define HWIO_APCS_L3U01_HML3_INJERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_INJERR0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_INJERR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_INJERR0_ADDR,v)
#define HWIO_APCS_L3U01_HML3_INJERR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_INJERR0_ADDR,m,v,HWIO_APCS_L3U01_HML3_INJERR0_IN)
#define HWIO_APCS_L3U01_HML3_INJERR0_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U01_HML3_INJERR0_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U01_HML3_INJERR0_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U01_HML3_INJERR0_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U01_HML3_INJERR0_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U01_HML3_INJERR0_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U01_HML3_INJERR0_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U01_HML3_INJERR0_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U01_HML3_INJERR0_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U01_HML3_INJERR0_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U01_HML3_INJERR1_ADDR                            (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00009310)
#define HWIO_APCS_L3U01_HML3_INJERR1_OFFS                            (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00009310)
#define HWIO_APCS_L3U01_HML3_INJERR1_RMSK                                  0x1f
#define HWIO_APCS_L3U01_HML3_INJERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_INJERR1_ADDR, HWIO_APCS_L3U01_HML3_INJERR1_RMSK)
#define HWIO_APCS_L3U01_HML3_INJERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_INJERR1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_INJERR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_INJERR1_ADDR,v)
#define HWIO_APCS_L3U01_HML3_INJERR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_INJERR1_ADDR,m,v,HWIO_APCS_L3U01_HML3_INJERR1_IN)
#define HWIO_APCS_L3U01_HML3_INJERR1_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U01_HML3_INJERR1_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U01_HML3_INJERR1_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U01_HML3_INJERR1_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U01_HML3_INJERR1_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U01_HML3_INJERR1_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U01_HML3_INJERR1_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U01_HML3_INJERR1_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U01_HML3_INJERR1_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U01_HML3_INJERR1_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U01_HML3_LLBCR_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00007038)
#define HWIO_APCS_L3U01_HML3_LLBCR_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00007038)
#define HWIO_APCS_L3U01_HML3_LLBCR_RMSK                              0xff00001f
#define HWIO_APCS_L3U01_HML3_LLBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_LLBCR_ADDR, HWIO_APCS_L3U01_HML3_LLBCR_RMSK)
#define HWIO_APCS_L3U01_HML3_LLBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_LLBCR_ADDR, m)
#define HWIO_APCS_L3U01_HML3_LLBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_LLBCR_ADDR,v)
#define HWIO_APCS_L3U01_HML3_LLBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_LLBCR_ADDR,m,v,HWIO_APCS_L3U01_HML3_LLBCR_IN)
#define HWIO_APCS_L3U01_HML3_LLBCR_BRKR_LVL_SPACING_BMSK             0xff000000
#define HWIO_APCS_L3U01_HML3_LLBCR_BRKR_LVL_SPACING_SHFT                   0x18
#define HWIO_APCS_L3U01_HML3_LLBCR_LIVELOCK_TTAG_BMSK                      0x18
#define HWIO_APCS_L3U01_HML3_LLBCR_LIVELOCK_TTAG_SHFT                       0x3
#define HWIO_APCS_L3U01_HML3_LLBCR_LIVELOCK_BREAK_BMSK                      0x4
#define HWIO_APCS_L3U01_HML3_LLBCR_LIVELOCK_BREAK_SHFT                      0x2
#define HWIO_APCS_L3U01_HML3_LLBCR_LIVELOCK_QUERY_D_BMSK                    0x2
#define HWIO_APCS_L3U01_HML3_LLBCR_LIVELOCK_QUERY_D_SHFT                    0x1
#define HWIO_APCS_L3U01_HML3_LLBCR_LIVELOCK_QUERY_A_BMSK                    0x1
#define HWIO_APCS_L3U01_HML3_LLBCR_LIVELOCK_QUERY_A_SHFT                    0x0

#define HWIO_APCS_L3U01_HML3_LLBQF_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000703c)
#define HWIO_APCS_L3U01_HML3_LLBQF_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000703c)
#define HWIO_APCS_L3U01_HML3_LLBQF_RMSK                              0xffffffff
#define HWIO_APCS_L3U01_HML3_LLBQF_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_LLBQF_ADDR, HWIO_APCS_L3U01_HML3_LLBQF_RMSK)
#define HWIO_APCS_L3U01_HML3_LLBQF_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_LLBQF_ADDR, m)
#define HWIO_APCS_L3U01_HML3_LLBQF_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_LLBQF_ADDR,v)
#define HWIO_APCS_L3U01_HML3_LLBQF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_LLBQF_ADDR,m,v,HWIO_APCS_L3U01_HML3_LLBQF_IN)
#define HWIO_APCS_L3U01_HML3_LLBQF_LLQ_DATA_DLY_BMSK                 0xffff0000
#define HWIO_APCS_L3U01_HML3_LLBQF_LLQ_DATA_DLY_SHFT                       0x10
#define HWIO_APCS_L3U01_HML3_LLBQF_LLQ_ADDR_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U01_HML3_LLBQF_LLQ_ADDR_DLY_SHFT                        0x0

#define HWIO_APCS_L3U01_HML3_POSCRA_ADDR                             (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00005020)
#define HWIO_APCS_L3U01_HML3_POSCRA_OFFS                             (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00005020)
#define HWIO_APCS_L3U01_HML3_POSCRA_RMSK                             0x3fffef9f
#define HWIO_APCS_L3U01_HML3_POSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_POSCRA_ADDR, HWIO_APCS_L3U01_HML3_POSCRA_RMSK)
#define HWIO_APCS_L3U01_HML3_POSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_POSCRA_ADDR, m)
#define HWIO_APCS_L3U01_HML3_POSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_POSCRA_ADDR,v)
#define HWIO_APCS_L3U01_HML3_POSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_POSCRA_ADDR,m,v,HWIO_APCS_L3U01_HML3_POSCRA_IN)
#define HWIO_APCS_L3U01_HML3_POSCRA_EN_RND_POSB_BMSK                 0x20000000
#define HWIO_APCS_L3U01_HML3_POSCRA_EN_RND_POSB_SHFT                       0x1d
#define HWIO_APCS_L3U01_HML3_POSCRA_WSRWSFD_BMSK                     0x10000000
#define HWIO_APCS_L3U01_HML3_POSCRA_WSRWSFD_SHFT                           0x1c
#define HWIO_APCS_L3U01_HML3_POSCRA_IGNORE_SNP_FILTER_BMSK            0x8000000
#define HWIO_APCS_L3U01_HML3_POSCRA_IGNORE_SNP_FILTER_SHFT                 0x1b
#define HWIO_APCS_L3U01_HML3_POSCRA_FORCE_SNP_BCAST_BMSK              0x4000000
#define HWIO_APCS_L3U01_HML3_POSCRA_FORCE_SNP_BCAST_SHFT                   0x1a
#define HWIO_APCS_L3U01_HML3_POSCRA_FORCE_BAR_RTY_BMSK                0x2000000
#define HWIO_APCS_L3U01_HML3_POSCRA_FORCE_BAR_RTY_SHFT                     0x19
#define HWIO_APCS_L3U01_HML3_POSCRA_FORCE_RSLT_BCAST_BMSK             0x1000000
#define HWIO_APCS_L3U01_HML3_POSCRA_FORCE_RSLT_BCAST_SHFT                  0x18
#define HWIO_APCS_L3U01_HML3_POSCRA_LCL_RTY_CONDITION_BMSK             0x800000
#define HWIO_APCS_L3U01_HML3_POSCRA_LCL_RTY_CONDITION_SHFT                 0x17
#define HWIO_APCS_L3U01_HML3_POSCRA_NADMBFDSB_BMSK                     0x400000
#define HWIO_APCS_L3U01_HML3_POSCRA_NADMBFDSB_SHFT                         0x16
#define HWIO_APCS_L3U01_HML3_POSCRA_FNSULGC_BMSK                       0x200000
#define HWIO_APCS_L3U01_HML3_POSCRA_FNSULGC_SHFT                           0x15
#define HWIO_APCS_L3U01_HML3_POSCRA_CNV_RTY_GLBL_CNT_BMSK              0x1f0000
#define HWIO_APCS_L3U01_HML3_POSCRA_CNV_RTY_GLBL_CNT_SHFT                  0x10
#define HWIO_APCS_L3U01_HML3_POSCRA_FORCE_LCL_RTY_GLBL_BMSK              0x8000
#define HWIO_APCS_L3U01_HML3_POSCRA_FORCE_LCL_RTY_GLBL_SHFT                 0xf
#define HWIO_APCS_L3U01_HML3_POSCRA_POS_MODE_BMSK                        0x6000
#define HWIO_APCS_L3U01_HML3_POSCRA_POS_MODE_SHFT                           0xd
#define HWIO_APCS_L3U01_HML3_POSCRA_POSQ_OLDEST_MODE_BMSK                 0x800
#define HWIO_APCS_L3U01_HML3_POSCRA_POSQ_OLDEST_MODE_SHFT                   0xb
#define HWIO_APCS_L3U01_HML3_POSCRA_RCQ_OLDEST_MODE_BMSK                  0x400
#define HWIO_APCS_L3U01_HML3_POSCRA_RCQ_OLDEST_MODE_SHFT                    0xa
#define HWIO_APCS_L3U01_HML3_POSCRA_BYP_POSQ_DIS_BMSK                     0x200
#define HWIO_APCS_L3U01_HML3_POSCRA_BYP_POSQ_DIS_SHFT                       0x9
#define HWIO_APCS_L3U01_HML3_POSCRA_BYP_SNPQ_DIS_BMSK                     0x100
#define HWIO_APCS_L3U01_HML3_POSCRA_BYP_SNPQ_DIS_SHFT                       0x8
#define HWIO_APCS_L3U01_HML3_POSCRA_BYP_RCQ_DIS_BMSK                       0x80
#define HWIO_APCS_L3U01_HML3_POSCRA_BYP_RCQ_DIS_SHFT                        0x7
#define HWIO_APCS_L3U01_HML3_POSCRA_MAX_SNOOP_CNT_BMSK                     0x1f
#define HWIO_APCS_L3U01_HML3_POSCRA_MAX_SNOOP_CNT_SHFT                      0x0

#define HWIO_APCS_L3U01_HML3_POSCRB_ADDR                             (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00005024)
#define HWIO_APCS_L3U01_HML3_POSCRB_OFFS                             (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00005024)
#define HWIO_APCS_L3U01_HML3_POSCRB_RMSK                             0xffffffff
#define HWIO_APCS_L3U01_HML3_POSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_POSCRB_ADDR, HWIO_APCS_L3U01_HML3_POSCRB_RMSK)
#define HWIO_APCS_L3U01_HML3_POSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_POSCRB_ADDR, m)
#define HWIO_APCS_L3U01_HML3_POSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_POSCRB_ADDR,v)
#define HWIO_APCS_L3U01_HML3_POSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_POSCRB_ADDR,m,v,HWIO_APCS_L3U01_HML3_POSCRB_IN)
#define HWIO_APCS_L3U01_HML3_POSCRB_PSCBL_BMSK                       0xf0000000
#define HWIO_APCS_L3U01_HML3_POSCRB_PSCBL_SHFT                             0x1c
#define HWIO_APCS_L3U01_HML3_POSCRB_PSCSDLYCR_BMSK                    0xe000000
#define HWIO_APCS_L3U01_HML3_POSCRB_PSCSDLYCR_SHFT                         0x19
#define HWIO_APCS_L3U01_HML3_POSCRB_PSCLIME_BMSK                      0x1000000
#define HWIO_APCS_L3U01_HML3_POSCRB_PSCLIME_SHFT                           0x18
#define HWIO_APCS_L3U01_HML3_POSCRB_PSCSDLYCA_BMSK                     0xc00000
#define HWIO_APCS_L3U01_HML3_POSCRB_PSCSDLYCA_SHFT                         0x16
#define HWIO_APCS_L3U01_HML3_POSCRB_PSBBL_BMSK                         0x3c0000
#define HWIO_APCS_L3U01_HML3_POSCRB_PSBBL_SHFT                             0x12
#define HWIO_APCS_L3U01_HML3_POSCRB_PSBSDLYCR_BMSK                      0x38000
#define HWIO_APCS_L3U01_HML3_POSCRB_PSBSDLYCR_SHFT                          0xf
#define HWIO_APCS_L3U01_HML3_POSCRB_PSBSDLYCA_BMSK                       0x6000
#define HWIO_APCS_L3U01_HML3_POSCRB_PSBSDLYCA_SHFT                          0xd
#define HWIO_APCS_L3U01_HML3_POSCRB_PSABL_BMSK                           0x1e00
#define HWIO_APCS_L3U01_HML3_POSCRB_PSABL_SHFT                              0x9
#define HWIO_APCS_L3U01_HML3_POSCRB_PSASDLYCR_BMSK                        0x1c0
#define HWIO_APCS_L3U01_HML3_POSCRB_PSASDLYCR_SHFT                          0x6
#define HWIO_APCS_L3U01_HML3_POSCRB_PSASDLYCA_BMSK                         0x30
#define HWIO_APCS_L3U01_HML3_POSCRB_PSASDLYCA_SHFT                          0x4
#define HWIO_APCS_L3U01_HML3_POSCRB_PNSDC_BMSK                              0xf
#define HWIO_APCS_L3U01_HML3_POSCRB_PNSDC_SHFT                              0x0

#define HWIO_APCS_L3U01_HML3_POSCRC_ADDR                             (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00007008)
#define HWIO_APCS_L3U01_HML3_POSCRC_OFFS                             (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00007008)
#define HWIO_APCS_L3U01_HML3_POSCRC_RMSK                                   0xff
#define HWIO_APCS_L3U01_HML3_POSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_POSCRC_ADDR, HWIO_APCS_L3U01_HML3_POSCRC_RMSK)
#define HWIO_APCS_L3U01_HML3_POSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_POSCRC_ADDR, m)
#define HWIO_APCS_L3U01_HML3_POSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_POSCRC_ADDR,v)
#define HWIO_APCS_L3U01_HML3_POSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_POSCRC_ADDR,m,v,HWIO_APCS_L3U01_HML3_POSCRC_IN)
#define HWIO_APCS_L3U01_HML3_POSCRC_QB_IV1_EN_BMSK                         0x80
#define HWIO_APCS_L3U01_HML3_POSCRC_QB_IV1_EN_SHFT                          0x7
#define HWIO_APCS_L3U01_HML3_POSCRC_LLBC_IV1_EN_BMSK                       0x40
#define HWIO_APCS_L3U01_HML3_POSCRC_LLBC_IV1_EN_SHFT                        0x6
#define HWIO_APCS_L3U01_HML3_POSCRC_BAR_OP_IV1_EN_BMSK                     0x20
#define HWIO_APCS_L3U01_HML3_POSCRC_BAR_OP_IV1_EN_SHFT                      0x5
#define HWIO_APCS_L3U01_HML3_POSCRC_TLBI_OP_IV1_EN_BMSK                    0x10
#define HWIO_APCS_L3U01_HML3_POSCRC_TLBI_OP_IV1_EN_SHFT                     0x4
#define HWIO_APCS_L3U01_HML3_POSCRC_QB_IV0_EN_BMSK                          0x8
#define HWIO_APCS_L3U01_HML3_POSCRC_QB_IV0_EN_SHFT                          0x3
#define HWIO_APCS_L3U01_HML3_POSCRC_LLBC_IV0_EN_BMSK                        0x4
#define HWIO_APCS_L3U01_HML3_POSCRC_LLBC_IV0_EN_SHFT                        0x2
#define HWIO_APCS_L3U01_HML3_POSCRC_BAR_OP_IV0_EN_BMSK                      0x2
#define HWIO_APCS_L3U01_HML3_POSCRC_BAR_OP_IV0_EN_SHFT                      0x1
#define HWIO_APCS_L3U01_HML3_POSCRC_TLBI_OP_IV0_EN_BMSK                     0x1
#define HWIO_APCS_L3U01_HML3_POSCRC_TLBI_OP_IV0_EN_SHFT                     0x0

#define HWIO_APCS_L3U01_HML3_POSCRD_ADDR                             (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000502c)
#define HWIO_APCS_L3U01_HML3_POSCRD_OFFS                             (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_APCS_L3U01_HML3_POSCRD_RMSK                                  0x7ff
#define HWIO_APCS_L3U01_HML3_POSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_POSCRD_ADDR, HWIO_APCS_L3U01_HML3_POSCRD_RMSK)
#define HWIO_APCS_L3U01_HML3_POSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_POSCRD_ADDR, m)
#define HWIO_APCS_L3U01_HML3_POSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_POSCRD_ADDR,v)
#define HWIO_APCS_L3U01_HML3_POSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_POSCRD_ADDR,m,v,HWIO_APCS_L3U01_HML3_POSCRD_IN)
#define HWIO_APCS_L3U01_HML3_POSCRD_SPBRCM_BMSK                           0x700
#define HWIO_APCS_L3U01_HML3_POSCRD_SPBRCM_SHFT                             0x8
#define HWIO_APCS_L3U01_HML3_POSCRD_XRDAPRP_BMSK                           0xf0
#define HWIO_APCS_L3U01_HML3_POSCRD_XRDAPRP_SHFT                            0x4
#define HWIO_APCS_L3U01_HML3_POSCRD_SPBRAC_BMSK                             0xe
#define HWIO_APCS_L3U01_HML3_POSCRD_SPBRAC_SHFT                             0x1
#define HWIO_APCS_L3U01_HML3_POSCRD_SPBRAD_BMSK                             0x1
#define HWIO_APCS_L3U01_HML3_POSCRD_SPBRAD_SHFT                             0x0

#define HWIO_APCS_L3U01_HML3_PSCRA_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00007040)
#define HWIO_APCS_L3U01_HML3_PSCRA_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00007040)
#define HWIO_APCS_L3U01_HML3_PSCRA_RMSK                                    0xff
#define HWIO_APCS_L3U01_HML3_PSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_PSCRA_ADDR, HWIO_APCS_L3U01_HML3_PSCRA_RMSK)
#define HWIO_APCS_L3U01_HML3_PSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_PSCRA_ADDR, m)
#define HWIO_APCS_L3U01_HML3_PSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_PSCRA_ADDR,v)
#define HWIO_APCS_L3U01_HML3_PSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_PSCRA_ADDR,m,v,HWIO_APCS_L3U01_HML3_PSCRA_IN)
#define HWIO_APCS_L3U01_HML3_PSCRA_SPARE2_BMSK                             0x80
#define HWIO_APCS_L3U01_HML3_PSCRA_SPARE2_SHFT                              0x7
#define HWIO_APCS_L3U01_HML3_PSCRA_DBQRHS_BMSK                             0x40
#define HWIO_APCS_L3U01_HML3_PSCRA_DBQRHS_SHFT                              0x6
#define HWIO_APCS_L3U01_HML3_PSCRA_PL3SLPIIRP_BMSK                         0x20
#define HWIO_APCS_L3U01_HML3_PSCRA_PL3SLPIIRP_SHFT                          0x5
#define HWIO_APCS_L3U01_HML3_PSCRA_EL3SLPREQ_BMSK                          0x10
#define HWIO_APCS_L3U01_HML3_PSCRA_EL3SLPREQ_SHFT                           0x4
#define HWIO_APCS_L3U01_HML3_PSCRA_EL3DCCLKG1_BMSK                          0x8
#define HWIO_APCS_L3U01_HML3_PSCRA_EL3DCCLKG1_SHFT                          0x3
#define HWIO_APCS_L3U01_HML3_PSCRA_EDCGWLLE_BMSK                            0x4
#define HWIO_APCS_L3U01_HML3_PSCRA_EDCGWLLE_SHFT                            0x2
#define HWIO_APCS_L3U01_HML3_PSCRA_EL3DCCLKG0_BMSK                          0x2
#define HWIO_APCS_L3U01_HML3_PSCRA_EL3DCCLKG0_SHFT                          0x1
#define HWIO_APCS_L3U01_HML3_PSCRA_SPARE_BMSK                               0x1
#define HWIO_APCS_L3U01_HML3_PSCRA_SPARE_SHFT                               0x0

#define HWIO_APCS_L3U01_HML3_PSCRB_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00007044)
#define HWIO_APCS_L3U01_HML3_PSCRB_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00007044)
#define HWIO_APCS_L3U01_HML3_PSCRB_RMSK                              0xffffffff
#define HWIO_APCS_L3U01_HML3_PSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_PSCRB_ADDR, HWIO_APCS_L3U01_HML3_PSCRB_RMSK)
#define HWIO_APCS_L3U01_HML3_PSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_PSCRB_ADDR, m)
#define HWIO_APCS_L3U01_HML3_PSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_PSCRB_ADDR,v)
#define HWIO_APCS_L3U01_HML3_PSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_PSCRB_ADDR,m,v,HWIO_APCS_L3U01_HML3_PSCRB_IN)
#define HWIO_APCS_L3U01_HML3_PSCRB_L3_SLPREQ_CNT_BMSK                0xffff0000
#define HWIO_APCS_L3U01_HML3_PSCRB_L3_SLPREQ_CNT_SHFT                      0x10
#define HWIO_APCS_L3U01_HML3_PSCRB_L3_CLKOFF_CNT_BMSK                    0xffff
#define HWIO_APCS_L3U01_HML3_PSCRB_L3_CLKOFF_CNT_SHFT                       0x0

#define HWIO_APCS_L3U01_HML3_PSCRC_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00005038)
#define HWIO_APCS_L3U01_HML3_PSCRC_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00005038)
#define HWIO_APCS_L3U01_HML3_PSCRC_RMSK                              0xffffffff
#define HWIO_APCS_L3U01_HML3_PSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_PSCRC_ADDR, HWIO_APCS_L3U01_HML3_PSCRC_RMSK)
#define HWIO_APCS_L3U01_HML3_PSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_PSCRC_ADDR, m)
#define HWIO_APCS_L3U01_HML3_PSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_PSCRC_ADDR,v)
#define HWIO_APCS_L3U01_HML3_PSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_PSCRC_ADDR,m,v,HWIO_APCS_L3U01_HML3_PSCRC_IN)
#define HWIO_APCS_L3U01_HML3_PSCRC_SPARE_BMSK                        0xfffc0000
#define HWIO_APCS_L3U01_HML3_PSCRC_SPARE_SHFT                              0x12
#define HWIO_APCS_L3U01_HML3_PSCRC_CLKONDCNT_BMSK                       0x3f000
#define HWIO_APCS_L3U01_HML3_PSCRC_CLKONDCNT_SHFT                           0xc
#define HWIO_APCS_L3U01_HML3_PSCRC_SPARE2_BMSK                            0xc00
#define HWIO_APCS_L3U01_HML3_PSCRC_SPARE2_SHFT                              0xa
#define HWIO_APCS_L3U01_HML3_PSCRC_L3WFDCGDCNT_BMSK                       0x3ff
#define HWIO_APCS_L3U01_HML3_PSCRC_L3WFDCGDCNT_SHFT                         0x0

#define HWIO_APCS_L3U01_HML3_PSCRD_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000503c)
#define HWIO_APCS_L3U01_HML3_PSCRD_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_APCS_L3U01_HML3_PSCRD_RMSK                               0x1ff01ff
#define HWIO_APCS_L3U01_HML3_PSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_PSCRD_ADDR, HWIO_APCS_L3U01_HML3_PSCRD_RMSK)
#define HWIO_APCS_L3U01_HML3_PSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_PSCRD_ADDR, m)
#define HWIO_APCS_L3U01_HML3_PSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_PSCRD_ADDR,v)
#define HWIO_APCS_L3U01_HML3_PSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_PSCRD_ADDR,m,v,HWIO_APCS_L3U01_HML3_PSCRD_IN)
#define HWIO_APCS_L3U01_HML3_PSCRD_DATA_REQ_WINDOW_BMSK               0x1800000
#define HWIO_APCS_L3U01_HML3_PSCRD_DATA_REQ_WINDOW_SHFT                    0x17
#define HWIO_APCS_L3U01_HML3_PSCRD_DATA_REQ_LIMIT_BMSK                 0x700000
#define HWIO_APCS_L3U01_HML3_PSCRD_DATA_REQ_LIMIT_SHFT                     0x14
#define HWIO_APCS_L3U01_HML3_PSCRD_DATA_B2BDLY_BMSK                     0xf0000
#define HWIO_APCS_L3U01_HML3_PSCRD_DATA_B2BDLY_SHFT                        0x10
#define HWIO_APCS_L3U01_HML3_PSCRD_POS_REQ_WINDOW_BMSK                    0x180
#define HWIO_APCS_L3U01_HML3_PSCRD_POS_REQ_WINDOW_SHFT                      0x7
#define HWIO_APCS_L3U01_HML3_PSCRD_POS_REQ_LIMIT_BMSK                      0x70
#define HWIO_APCS_L3U01_HML3_PSCRD_POS_REQ_LIMIT_SHFT                       0x4
#define HWIO_APCS_L3U01_HML3_PSCRD_POS_REQ_B2BDLY_BMSK                      0xf
#define HWIO_APCS_L3U01_HML3_PSCRD_POS_REQ_B2BDLY_SHFT                      0x0

#define HWIO_APCS_L3U01_HML3_RSCTL_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000b008)
#define HWIO_APCS_L3U01_HML3_RSCTL_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000b008)
#define HWIO_APCS_L3U01_HML3_RSCTL_RMSK                              0x80000fff
#define HWIO_APCS_L3U01_HML3_RSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_RSCTL_ADDR, HWIO_APCS_L3U01_HML3_RSCTL_RMSK)
#define HWIO_APCS_L3U01_HML3_RSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_RSCTL_ADDR, m)
#define HWIO_APCS_L3U01_HML3_RSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_RSCTL_ADDR,v)
#define HWIO_APCS_L3U01_HML3_RSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_RSCTL_ADDR,m,v,HWIO_APCS_L3U01_HML3_RSCTL_IN)
#define HWIO_APCS_L3U01_HML3_RSCTL_APB_NSBIT_BMSK                    0x80000000
#define HWIO_APCS_L3U01_HML3_RSCTL_APB_NSBIT_SHFT                          0x1f
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG11_BMSK                        0x800
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG11_SHFT                          0xb
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG10_BMSK                        0x400
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG10_SHFT                          0xa
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG9_BMSK                         0x200
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG9_SHFT                           0x9
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG8_BMSK                         0x100
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG8_SHFT                           0x8
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG7_BMSK                          0x80
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG7_SHFT                           0x7
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG6_BMSK                          0x40
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG6_SHFT                           0x6
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG5_BMSK                          0x20
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG5_SHFT                           0x5
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG4_BMSK                          0x10
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG4_SHFT                           0x4
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG3_BMSK                           0x8
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG3_SHFT                           0x3
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG2_BMSK                           0x4
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG2_SHFT                           0x2
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG1_BMSK                           0x2
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG1_SHFT                           0x1
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG0_BMSK                           0x1
#define HWIO_APCS_L3U01_HML3_RSCTL_EN_NS_RG0_SHFT                           0x0

#define HWIO_APCS_L3U01_HML3_SFAEERR0_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003244)
#define HWIO_APCS_L3U01_HML3_SFAEERR0_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003244)
#define HWIO_APCS_L3U01_HML3_SFAEERR0_RMSK                             0xffffff
#define HWIO_APCS_L3U01_HML3_SFAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_SFAEERR0_ADDR, HWIO_APCS_L3U01_HML3_SFAEERR0_RMSK)
#define HWIO_APCS_L3U01_HML3_SFAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_SFAEERR0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_SFAEERR0_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U01_HML3_SFAEERR0_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U01_HML3_SFAEERR1_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003344)
#define HWIO_APCS_L3U01_HML3_SFAEERR1_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003344)
#define HWIO_APCS_L3U01_HML3_SFAEERR1_RMSK                             0xffffff
#define HWIO_APCS_L3U01_HML3_SFAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_SFAEERR1_ADDR, HWIO_APCS_L3U01_HML3_SFAEERR1_RMSK)
#define HWIO_APCS_L3U01_HML3_SFAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_SFAEERR1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_SFAEERR1_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U01_HML3_SFAEERR1_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U01_HML3_SFTCR_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00005050)
#define HWIO_APCS_L3U01_HML3_SFTCR_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00005050)
#define HWIO_APCS_L3U01_HML3_SFTCR_RMSK                                 0xffff3
#define HWIO_APCS_L3U01_HML3_SFTCR_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_SFTCR_ADDR, HWIO_APCS_L3U01_HML3_SFTCR_RMSK)
#define HWIO_APCS_L3U01_HML3_SFTCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_SFTCR_ADDR, m)
#define HWIO_APCS_L3U01_HML3_SFTCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_SFTCR_ADDR,v)
#define HWIO_APCS_L3U01_HML3_SFTCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_SFTCR_ADDR,m,v,HWIO_APCS_L3U01_HML3_SFTCR_IN)
#define HWIO_APCS_L3U01_HML3_SFTCR_DISSFTPF_BMSK                        0x80000
#define HWIO_APCS_L3U01_HML3_SFTCR_DISSFTPF_SHFT                           0x13
#define HWIO_APCS_L3U01_HML3_SFTCR_ISCOQRTY_BMSK                        0x40000
#define HWIO_APCS_L3U01_HML3_SFTCR_ISCOQRTY_SHFT                           0x12
#define HWIO_APCS_L3U01_HML3_SFTCR_L2SUSP_MODE_BMSK                     0x30000
#define HWIO_APCS_L3U01_HML3_SFTCR_L2SUSP_MODE_SHFT                        0x10
#define HWIO_APCS_L3U01_HML3_SFTCR_SPARE_BMSK                            0xc000
#define HWIO_APCS_L3U01_HML3_SFTCR_SPARE_SHFT                               0xe
#define HWIO_APCS_L3U01_HML3_SFTCR_ESMPH_BMSK                            0x2000
#define HWIO_APCS_L3U01_HML3_SFTCR_ESMPH_SHFT                               0xd
#define HWIO_APCS_L3U01_HML3_SFTCR_L3DATA_IF_NS_BMSK                     0x1000
#define HWIO_APCS_L3U01_HML3_SFTCR_L3DATA_IF_NS_SHFT                        0xc
#define HWIO_APCS_L3U01_HML3_SFTCR_INTRV_IF_VLD_BMSK                      0x800
#define HWIO_APCS_L3U01_HML3_SFTCR_INTRV_IF_VLD_SHFT                        0xb
#define HWIO_APCS_L3U01_HML3_SFTCR_DGRTYCQH_BMSK                          0x400
#define HWIO_APCS_L3U01_HML3_SFTCR_DGRTYCQH_SHFT                            0xa
#define HWIO_APCS_L3U01_HML3_SFTCR_EGRTYSSH_BMSK                          0x200
#define HWIO_APCS_L3U01_HML3_SFTCR_EGRTYSSH_SHFT                            0x9
#define HWIO_APCS_L3U01_HML3_SFTCR_DORUWNP_BMSK                           0x100
#define HWIO_APCS_L3U01_HML3_SFTCR_DORUWNP_SHFT                             0x8
#define HWIO_APCS_L3U01_HML3_SFTCR_SNP_TARGET_REQ_BMSK                     0x80
#define HWIO_APCS_L3U01_HML3_SFTCR_SNP_TARGET_REQ_SHFT                      0x7
#define HWIO_APCS_L3U01_HML3_SFTCR_SNP_TARGET_UP_BMSK                      0x40
#define HWIO_APCS_L3U01_HML3_SFTCR_SNP_TARGET_UP_SHFT                       0x6
#define HWIO_APCS_L3U01_HML3_SFTCR_SNP_TARGET_RD_BMSK                      0x20
#define HWIO_APCS_L3U01_HML3_SFTCR_SNP_TARGET_RD_SHFT                       0x5
#define HWIO_APCS_L3U01_HML3_SFTCR_SNP_TARGET_WR_BMSK                      0x10
#define HWIO_APCS_L3U01_HML3_SFTCR_SNP_TARGET_WR_SHFT                       0x4
#define HWIO_APCS_L3U01_HML3_SFTCR_SFT_MODE_BMSK                            0x3
#define HWIO_APCS_L3U01_HML3_SFTCR_SFT_MODE_SHFT                            0x0

#define HWIO_APCS_L3U01_HML3_SFTPGC0_ADDR                            (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00005254)
#define HWIO_APCS_L3U01_HML3_SFTPGC0_OFFS                            (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00005254)
#define HWIO_APCS_L3U01_HML3_SFTPGC0_RMSK                                 0x707
#define HWIO_APCS_L3U01_HML3_SFTPGC0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_SFTPGC0_ADDR, HWIO_APCS_L3U01_HML3_SFTPGC0_RMSK)
#define HWIO_APCS_L3U01_HML3_SFTPGC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_SFTPGC0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_SFTPGC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_SFTPGC0_ADDR,v)
#define HWIO_APCS_L3U01_HML3_SFTPGC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_SFTPGC0_ADDR,m,v,HWIO_APCS_L3U01_HML3_SFTPGC0_IN)
#define HWIO_APCS_L3U01_HML3_SFTPGC0_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U01_HML3_SFTPGC0_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U01_HML3_SFTPGC0_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U01_HML3_SFTPGC0_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U01_HML3_SFTPGC0_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U01_HML3_SFTPGC0_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U01_HML3_SFTPGC1_ADDR                            (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00005354)
#define HWIO_APCS_L3U01_HML3_SFTPGC1_OFFS                            (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00005354)
#define HWIO_APCS_L3U01_HML3_SFTPGC1_RMSK                                 0x707
#define HWIO_APCS_L3U01_HML3_SFTPGC1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_SFTPGC1_ADDR, HWIO_APCS_L3U01_HML3_SFTPGC1_RMSK)
#define HWIO_APCS_L3U01_HML3_SFTPGC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_SFTPGC1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_SFTPGC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_SFTPGC1_ADDR,v)
#define HWIO_APCS_L3U01_HML3_SFTPGC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_SFTPGC1_ADDR,m,v,HWIO_APCS_L3U01_HML3_SFTPGC1_IN)
#define HWIO_APCS_L3U01_HML3_SFTPGC1_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U01_HML3_SFTPGC1_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U01_HML3_SFTPGC1_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U01_HML3_SFTPGC1_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U01_HML3_SFTPGC1_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U01_HML3_SFTPGC1_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U01_HML3_TAEERR0_ADDR                            (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003240)
#define HWIO_APCS_L3U01_HML3_TAEERR0_OFFS                            (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003240)
#define HWIO_APCS_L3U01_HML3_TAEERR0_RMSK                            0xc00003ff
#define HWIO_APCS_L3U01_HML3_TAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_TAEERR0_ADDR, HWIO_APCS_L3U01_HML3_TAEERR0_RMSK)
#define HWIO_APCS_L3U01_HML3_TAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_TAEERR0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_TAEERR0_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U01_HML3_TAEERR0_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U01_HML3_TAEERR0_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U01_HML3_TAEERR0_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U01_HML3_TAEERR1_ADDR                            (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00003340)
#define HWIO_APCS_L3U01_HML3_TAEERR1_OFFS                            (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00003340)
#define HWIO_APCS_L3U01_HML3_TAEERR1_RMSK                            0xc00003ff
#define HWIO_APCS_L3U01_HML3_TAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_TAEERR1_ADDR, HWIO_APCS_L3U01_HML3_TAEERR1_RMSK)
#define HWIO_APCS_L3U01_HML3_TAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_TAEERR1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_TAEERR1_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U01_HML3_TAEERR1_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U01_HML3_TAEERR1_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U01_HML3_TAEERR1_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U01_HML3_WDCR0_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00006208)
#define HWIO_APCS_L3U01_HML3_WDCR0_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00006208)
#define HWIO_APCS_L3U01_HML3_WDCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U01_HML3_WDCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_WDCR0_ADDR, HWIO_APCS_L3U01_HML3_WDCR0_RMSK)
#define HWIO_APCS_L3U01_HML3_WDCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_WDCR0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_WDCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_WDCR0_ADDR,v)
#define HWIO_APCS_L3U01_HML3_WDCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_WDCR0_ADDR,m,v,HWIO_APCS_L3U01_HML3_WDCR0_IN)
#define HWIO_APCS_L3U01_HML3_WDCR0_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U01_HML3_WDCR0_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U01_HML3_WDCR1_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00006308)
#define HWIO_APCS_L3U01_HML3_WDCR1_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00006308)
#define HWIO_APCS_L3U01_HML3_WDCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U01_HML3_WDCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_WDCR1_ADDR, HWIO_APCS_L3U01_HML3_WDCR1_RMSK)
#define HWIO_APCS_L3U01_HML3_WDCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_WDCR1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_WDCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_WDCR1_ADDR,v)
#define HWIO_APCS_L3U01_HML3_WDCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_WDCR1_ADDR,m,v,HWIO_APCS_L3U01_HML3_WDCR1_IN)
#define HWIO_APCS_L3U01_HML3_WDCR1_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U01_HML3_WDCR1_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U01_HML3_WMCR0_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000620c)
#define HWIO_APCS_L3U01_HML3_WMCR0_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000620c)
#define HWIO_APCS_L3U01_HML3_WMCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U01_HML3_WMCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_WMCR0_ADDR, HWIO_APCS_L3U01_HML3_WMCR0_RMSK)
#define HWIO_APCS_L3U01_HML3_WMCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_WMCR0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_WMCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_WMCR0_ADDR,v)
#define HWIO_APCS_L3U01_HML3_WMCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_WMCR0_ADDR,m,v,HWIO_APCS_L3U01_HML3_WMCR0_IN)
#define HWIO_APCS_L3U01_HML3_WMCR0_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U01_HML3_WMCR0_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U01_HML3_WMCR1_ADDR                              (APCS_L3U01_HML3_CFG_REG_BASE      + 0x0000630c)
#define HWIO_APCS_L3U01_HML3_WMCR1_OFFS                              (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x0000630c)
#define HWIO_APCS_L3U01_HML3_WMCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U01_HML3_WMCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_WMCR1_ADDR, HWIO_APCS_L3U01_HML3_WMCR1_RMSK)
#define HWIO_APCS_L3U01_HML3_WMCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_WMCR1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_WMCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_WMCR1_ADDR,v)
#define HWIO_APCS_L3U01_HML3_WMCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_WMCR1_ADDR,m,v,HWIO_APCS_L3U01_HML3_WMCR1_IN)
#define HWIO_APCS_L3U01_HML3_WMCR1_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U01_HML3_WMCR1_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U01_HML3_TCMAACA0_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00002200)
#define HWIO_APCS_L3U01_HML3_TCMAACA0_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00002200)
#define HWIO_APCS_L3U01_HML3_TCMAACA0_RMSK                           0xff000000
#define HWIO_APCS_L3U01_HML3_TCMAACA0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_TCMAACA0_ADDR, HWIO_APCS_L3U01_HML3_TCMAACA0_RMSK)
#define HWIO_APCS_L3U01_HML3_TCMAACA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_TCMAACA0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_TCMAACA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_TCMAACA0_ADDR,v)
#define HWIO_APCS_L3U01_HML3_TCMAACA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_TCMAACA0_ADDR,m,v,HWIO_APCS_L3U01_HML3_TCMAACA0_IN)
#define HWIO_APCS_L3U01_HML3_TCMAACA0_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U01_HML3_TCMAACA0_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U01_HML3_TCMAACA0_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U01_HML3_TCMAACA0_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U01_HML3_TCMAACB0_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00002204)
#define HWIO_APCS_L3U01_HML3_TCMAACB0_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00002204)
#define HWIO_APCS_L3U01_HML3_TCMAACB0_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U01_HML3_TCMAACB0_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_TCMAACB0_ADDR, HWIO_APCS_L3U01_HML3_TCMAACB0_RMSK)
#define HWIO_APCS_L3U01_HML3_TCMAACB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_TCMAACB0_ADDR, m)
#define HWIO_APCS_L3U01_HML3_TCMAACB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_TCMAACB0_ADDR,v)
#define HWIO_APCS_L3U01_HML3_TCMAACB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_TCMAACB0_ADDR,m,v,HWIO_APCS_L3U01_HML3_TCMAACB0_IN)
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U01_HML3_TCMAACB0_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U01_HML3_TCMAACA1_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00002300)
#define HWIO_APCS_L3U01_HML3_TCMAACA1_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00002300)
#define HWIO_APCS_L3U01_HML3_TCMAACA1_RMSK                           0xff000000
#define HWIO_APCS_L3U01_HML3_TCMAACA1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_TCMAACA1_ADDR, HWIO_APCS_L3U01_HML3_TCMAACA1_RMSK)
#define HWIO_APCS_L3U01_HML3_TCMAACA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_TCMAACA1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_TCMAACA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_TCMAACA1_ADDR,v)
#define HWIO_APCS_L3U01_HML3_TCMAACA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_TCMAACA1_ADDR,m,v,HWIO_APCS_L3U01_HML3_TCMAACA1_IN)
#define HWIO_APCS_L3U01_HML3_TCMAACA1_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U01_HML3_TCMAACA1_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U01_HML3_TCMAACA1_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U01_HML3_TCMAACA1_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U01_HML3_TCMAACB1_ADDR                           (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00002304)
#define HWIO_APCS_L3U01_HML3_TCMAACB1_OFFS                           (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00002304)
#define HWIO_APCS_L3U01_HML3_TCMAACB1_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U01_HML3_TCMAACB1_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_TCMAACB1_ADDR, HWIO_APCS_L3U01_HML3_TCMAACB1_RMSK)
#define HWIO_APCS_L3U01_HML3_TCMAACB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_TCMAACB1_ADDR, m)
#define HWIO_APCS_L3U01_HML3_TCMAACB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_TCMAACB1_ADDR,v)
#define HWIO_APCS_L3U01_HML3_TCMAACB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_TCMAACB1_ADDR,m,v,HWIO_APCS_L3U01_HML3_TCMAACB1_IN)
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U01_HML3_TCMAACB1_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U01_HML3_QBCR_ADDR                               (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00007070)
#define HWIO_APCS_L3U01_HML3_QBCR_OFFS                               (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00007070)
#define HWIO_APCS_L3U01_HML3_QBCR_RMSK                               0xc003ffff
#define HWIO_APCS_L3U01_HML3_QBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_QBCR_ADDR, HWIO_APCS_L3U01_HML3_QBCR_RMSK)
#define HWIO_APCS_L3U01_HML3_QBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_QBCR_ADDR, m)
#define HWIO_APCS_L3U01_HML3_QBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_QBCR_ADDR,v)
#define HWIO_APCS_L3U01_HML3_QBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_QBCR_ADDR,m,v,HWIO_APCS_L3U01_HML3_QBCR_IN)
#define HWIO_APCS_L3U01_HML3_QBCR_QB_TTAG_BMSK                       0xc0000000
#define HWIO_APCS_L3U01_HML3_QBCR_QB_TTAG_SHFT                             0x1e
#define HWIO_APCS_L3U01_HML3_QBCR_BOQ_QB_THRES_BMSK                     0x30000
#define HWIO_APCS_L3U01_HML3_QBCR_BOQ_QB_THRES_SHFT                        0x10
#define HWIO_APCS_L3U01_HML3_QBCR_QOSBEACON_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U01_HML3_QBCR_QOSBEACON_DLY_SHFT                        0x0

#define HWIO_APCS_L3U01_HML3_QCCMCR_ADDR                             (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00004050)
#define HWIO_APCS_L3U01_HML3_QCCMCR_OFFS                             (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00004050)
#define HWIO_APCS_L3U01_HML3_QCCMCR_RMSK                                    0x3
#define HWIO_APCS_L3U01_HML3_QCCMCR_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_QCCMCR_ADDR, HWIO_APCS_L3U01_HML3_QCCMCR_RMSK)
#define HWIO_APCS_L3U01_HML3_QCCMCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_QCCMCR_ADDR, m)
#define HWIO_APCS_L3U01_HML3_QCCMCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_QCCMCR_ADDR,v)
#define HWIO_APCS_L3U01_HML3_QCCMCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_QCCMCR_ADDR,m,v,HWIO_APCS_L3U01_HML3_QCCMCR_IN)
#define HWIO_APCS_L3U01_HML3_QCCMCR_CCMC_SS_BMSK                            0x2
#define HWIO_APCS_L3U01_HML3_QCCMCR_CCMC_SS_SHFT                            0x1
#define HWIO_APCS_L3U01_HML3_QCCMCR_DSBL_CCMC_BMSK                          0x1
#define HWIO_APCS_L3U01_HML3_QCCMCR_DSBL_CCMC_SHFT                          0x0

#define HWIO_APCS_L3U01_HML3_QCCECR_ADDR                             (APCS_L3U01_HML3_CFG_REG_BASE      + 0x00004060)
#define HWIO_APCS_L3U01_HML3_QCCECR_OFFS                             (APCS_L3U01_HML3_CFG_REG_BASE_OFFS + 0x00004060)
#define HWIO_APCS_L3U01_HML3_QCCECR_RMSK                                    0x3
#define HWIO_APCS_L3U01_HML3_QCCECR_IN          \
        in_dword_masked(HWIO_APCS_L3U01_HML3_QCCECR_ADDR, HWIO_APCS_L3U01_HML3_QCCECR_RMSK)
#define HWIO_APCS_L3U01_HML3_QCCECR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U01_HML3_QCCECR_ADDR, m)
#define HWIO_APCS_L3U01_HML3_QCCECR_OUT(v)      \
        out_dword(HWIO_APCS_L3U01_HML3_QCCECR_ADDR,v)
#define HWIO_APCS_L3U01_HML3_QCCECR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U01_HML3_QCCECR_ADDR,m,v,HWIO_APCS_L3U01_HML3_QCCECR_IN)
#define HWIO_APCS_L3U01_HML3_QCCECR_UNIFIED_CCEW_BMSK                       0x2
#define HWIO_APCS_L3U01_HML3_QCCECR_UNIFIED_CCEW_SHFT                       0x1
#define HWIO_APCS_L3U01_HML3_QCCECR_DSBL_CCE_BMSK                           0x1
#define HWIO_APCS_L3U01_HML3_QCCECR_DSBL_CCE_SHFT                           0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U02_HML3_CFG
 *--------------------------------------------------------------------------*/

#define APCS_L3U02_HML3_CFG_REG_BASE                                 (HMSS_QLL_BASE      + 0x00790000)
#define APCS_L3U02_HML3_CFG_REG_BASE_OFFS                            0x00790000

#define HWIO_APCS_L3U02_HML3_ARYCA_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00005110)
#define HWIO_APCS_L3U02_HML3_ARYCA_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00005110)
#define HWIO_APCS_L3U02_HML3_ARYCA_RMSK                              0xffffffff
#define HWIO_APCS_L3U02_HML3_ARYCA_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_ARYCA_ADDR, HWIO_APCS_L3U02_HML3_ARYCA_RMSK)
#define HWIO_APCS_L3U02_HML3_ARYCA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_ARYCA_ADDR, m)
#define HWIO_APCS_L3U02_HML3_ARYCA_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_ARYCA_ADDR,v)
#define HWIO_APCS_L3U02_HML3_ARYCA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_ARYCA_ADDR,m,v,HWIO_APCS_L3U02_HML3_ARYCA_IN)
#define HWIO_APCS_L3U02_HML3_ARYCA_DPWCALT_BMSK                      0xff000000
#define HWIO_APCS_L3U02_HML3_ARYCA_DPWCALT_SHFT                            0x18
#define HWIO_APCS_L3U02_HML3_ARYCA_DPWCDFLT_BMSK                       0xff0000
#define HWIO_APCS_L3U02_HML3_ARYCA_DPWCDFLT_SHFT                           0x10
#define HWIO_APCS_L3U02_HML3_ARYCA_DPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U02_HML3_ARYCA_DPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U02_HML3_ARYCA_DPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U02_HML3_ARYCA_DPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U02_HML3_ARYCB_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00005114)
#define HWIO_APCS_L3U02_HML3_ARYCB_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00005114)
#define HWIO_APCS_L3U02_HML3_ARYCB_RMSK                              0xffffffff
#define HWIO_APCS_L3U02_HML3_ARYCB_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_ARYCB_ADDR, HWIO_APCS_L3U02_HML3_ARYCB_RMSK)
#define HWIO_APCS_L3U02_HML3_ARYCB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_ARYCB_ADDR, m)
#define HWIO_APCS_L3U02_HML3_ARYCB_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_ARYCB_ADDR,v)
#define HWIO_APCS_L3U02_HML3_ARYCB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_ARYCB_ADDR,m,v,HWIO_APCS_L3U02_HML3_ARYCB_IN)
#define HWIO_APCS_L3U02_HML3_ARYCB_APAUSEDLY_BMSK                    0xff000000
#define HWIO_APCS_L3U02_HML3_ARYCB_APAUSEDLY_SHFT                          0x18
#define HWIO_APCS_L3U02_HML3_ARYCB_DPRAALT_BMSK                        0xf00000
#define HWIO_APCS_L3U02_HML3_ARYCB_DPRAALT_SHFT                            0x14
#define HWIO_APCS_L3U02_HML3_ARYCB_DPRADFLT_BMSK                        0xf0000
#define HWIO_APCS_L3U02_HML3_ARYCB_DPRADFLT_SHFT                           0x10
#define HWIO_APCS_L3U02_HML3_ARYCB_TPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U02_HML3_ARYCB_TPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U02_HML3_ARYCB_TPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U02_HML3_ARYCB_TPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U02_HML3_ARYCC_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00005118)
#define HWIO_APCS_L3U02_HML3_ARYCC_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00005118)
#define HWIO_APCS_L3U02_HML3_ARYCC_RMSK                                     0x7
#define HWIO_APCS_L3U02_HML3_ARYCC_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_ARYCC_ADDR, HWIO_APCS_L3U02_HML3_ARYCC_RMSK)
#define HWIO_APCS_L3U02_HML3_ARYCC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_ARYCC_ADDR, m)
#define HWIO_APCS_L3U02_HML3_ARYCC_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_ARYCC_ADDR,v)
#define HWIO_APCS_L3U02_HML3_ARYCC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_ARYCC_ADDR,m,v,HWIO_APCS_L3U02_HML3_ARYCC_IN)
#define HWIO_APCS_L3U02_HML3_ARYCC_DALARY_BMSK                              0x7
#define HWIO_APCS_L3U02_HML3_ARYCC_DALARY_SHFT                              0x0

#define HWIO_APCS_L3U02_HML3_ASTCA0_ADDR                             (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00006210)
#define HWIO_APCS_L3U02_HML3_ASTCA0_OFFS                             (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00006210)
#define HWIO_APCS_L3U02_HML3_ASTCA0_RMSK                             0xffffffff
#define HWIO_APCS_L3U02_HML3_ASTCA0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_ASTCA0_ADDR, HWIO_APCS_L3U02_HML3_ASTCA0_RMSK)
#define HWIO_APCS_L3U02_HML3_ASTCA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_ASTCA0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_ASTCA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_ASTCA0_ADDR,v)
#define HWIO_APCS_L3U02_HML3_ASTCA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_ASTCA0_ADDR,m,v,HWIO_APCS_L3U02_HML3_ASTCA0_IN)
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U02_HML3_ASTCA0_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U02_HML3_ASTCA0_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U02_HML3_ASTCA0_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U02_HML3_ASTCA0_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U02_HML3_ASTCA0_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U02_HML3_ASTCA0_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U02_HML3_ASTCA0_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U02_HML3_ASTCA0_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U02_HML3_ASTCA0_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U02_HML3_ASTCA1_ADDR                             (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00006310)
#define HWIO_APCS_L3U02_HML3_ASTCA1_OFFS                             (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00006310)
#define HWIO_APCS_L3U02_HML3_ASTCA1_RMSK                             0xffffffff
#define HWIO_APCS_L3U02_HML3_ASTCA1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_ASTCA1_ADDR, HWIO_APCS_L3U02_HML3_ASTCA1_RMSK)
#define HWIO_APCS_L3U02_HML3_ASTCA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_ASTCA1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_ASTCA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_ASTCA1_ADDR,v)
#define HWIO_APCS_L3U02_HML3_ASTCA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_ASTCA1_ADDR,m,v,HWIO_APCS_L3U02_HML3_ASTCA1_IN)
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U02_HML3_ASTCA1_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U02_HML3_ASTCA1_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U02_HML3_ASTCA1_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U02_HML3_ASTCA1_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U02_HML3_ASTCA1_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U02_HML3_ASTCA1_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U02_HML3_ASTCA1_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U02_HML3_ASTCA1_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U02_HML3_ASTCA1_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U02_HML3_ASTCB0_ADDR                             (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00006214)
#define HWIO_APCS_L3U02_HML3_ASTCB0_OFFS                             (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00006214)
#define HWIO_APCS_L3U02_HML3_ASTCB0_RMSK                                  0xfff
#define HWIO_APCS_L3U02_HML3_ASTCB0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_ASTCB0_ADDR, HWIO_APCS_L3U02_HML3_ASTCB0_RMSK)
#define HWIO_APCS_L3U02_HML3_ASTCB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_ASTCB0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_ASTCB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_ASTCB0_ADDR,v)
#define HWIO_APCS_L3U02_HML3_ASTCB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_ASTCB0_ADDR,m,v,HWIO_APCS_L3U02_HML3_ASTCB0_IN)
#define HWIO_APCS_L3U02_HML3_ASTCB0_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U02_HML3_ASTCB0_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U02_HML3_ASTCB1_ADDR                             (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00006314)
#define HWIO_APCS_L3U02_HML3_ASTCB1_OFFS                             (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00006314)
#define HWIO_APCS_L3U02_HML3_ASTCB1_RMSK                                  0xfff
#define HWIO_APCS_L3U02_HML3_ASTCB1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_ASTCB1_ADDR, HWIO_APCS_L3U02_HML3_ASTCB1_RMSK)
#define HWIO_APCS_L3U02_HML3_ASTCB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_ASTCB1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_ASTCB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_ASTCB1_ADDR,v)
#define HWIO_APCS_L3U02_HML3_ASTCB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_ASTCB1_ADDR,m,v,HWIO_APCS_L3U02_HML3_ASTCB1_IN)
#define HWIO_APCS_L3U02_HML3_ASTCB1_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U02_HML3_ASTCB1_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U02_HML3_CJSCTL_ADDR                             (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000a000)
#define HWIO_APCS_L3U02_HML3_CJSCTL_OFFS                             (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_APCS_L3U02_HML3_CJSCTL_RMSK                              0x73fff7f
#define HWIO_APCS_L3U02_HML3_CJSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CJSCTL_ADDR, HWIO_APCS_L3U02_HML3_CJSCTL_RMSK)
#define HWIO_APCS_L3U02_HML3_CJSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CJSCTL_ADDR, m)
#define HWIO_APCS_L3U02_HML3_CJSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_CJSCTL_ADDR,v)
#define HWIO_APCS_L3U02_HML3_CJSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_CJSCTL_ADDR,m,v,HWIO_APCS_L3U02_HML3_CJSCTL_IN)
#define HWIO_APCS_L3U02_HML3_CJSCTL_JTR_STOP_CNT_BMSK                 0x7000000
#define HWIO_APCS_L3U02_HML3_CJSCTL_JTR_STOP_CNT_SHFT                      0x18
#define HWIO_APCS_L3U02_HML3_CJSCTL_JTR_TRIG_CNT_BMSK                  0x3fff00
#define HWIO_APCS_L3U02_HML3_CJSCTL_JTR_TRIG_CNT_SHFT                       0x8
#define HWIO_APCS_L3U02_HML3_CJSCTL_JTR_STOP_MODE_BMSK                     0x60
#define HWIO_APCS_L3U02_HML3_CJSCTL_JTR_STOP_MODE_SHFT                      0x5
#define HWIO_APCS_L3U02_HML3_CJSCTL_JTR_RETAIN_BMSK                        0x10
#define HWIO_APCS_L3U02_HML3_CJSCTL_JTR_RETAIN_SHFT                         0x4
#define HWIO_APCS_L3U02_HML3_CJSCTL_JTR_STRT_MODE_BMSK                      0xc
#define HWIO_APCS_L3U02_HML3_CJSCTL_JTR_STRT_MODE_SHFT                      0x2
#define HWIO_APCS_L3U02_HML3_CJSCTL_JTR_SENS_RST_BMSK                       0x2
#define HWIO_APCS_L3U02_HML3_CJSCTL_JTR_SENS_RST_SHFT                       0x1
#define HWIO_APCS_L3U02_HML3_CJSCTL_JTR_SENS_EN_BMSK                        0x1
#define HWIO_APCS_L3U02_HML3_CJSCTL_JTR_SENS_EN_SHFT                        0x0

#define HWIO_APCS_L3U02_HML3_CJSD0_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000a008)
#define HWIO_APCS_L3U02_HML3_CJSD0_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_APCS_L3U02_HML3_CJSD0_RMSK                              0xffffffff
#define HWIO_APCS_L3U02_HML3_CJSD0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CJSD0_ADDR, HWIO_APCS_L3U02_HML3_CJSD0_RMSK)
#define HWIO_APCS_L3U02_HML3_CJSD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CJSD0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_CJSD0_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U02_HML3_CJSD0_DATA_SHFT                                0x0

#define HWIO_APCS_L3U02_HML3_CJSD1_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000a00c)
#define HWIO_APCS_L3U02_HML3_CJSD1_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_APCS_L3U02_HML3_CJSD1_RMSK                              0xffffffff
#define HWIO_APCS_L3U02_HML3_CJSD1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CJSD1_ADDR, HWIO_APCS_L3U02_HML3_CJSD1_RMSK)
#define HWIO_APCS_L3U02_HML3_CJSD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CJSD1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_CJSD1_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U02_HML3_CJSD1_DATA_SHFT                                0x0

#define HWIO_APCS_L3U02_HML3_CJSD2_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000a010)
#define HWIO_APCS_L3U02_HML3_CJSD2_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_APCS_L3U02_HML3_CJSD2_RMSK                              0xffffffff
#define HWIO_APCS_L3U02_HML3_CJSD2_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CJSD2_ADDR, HWIO_APCS_L3U02_HML3_CJSD2_RMSK)
#define HWIO_APCS_L3U02_HML3_CJSD2_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CJSD2_ADDR, m)
#define HWIO_APCS_L3U02_HML3_CJSD2_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U02_HML3_CJSD2_DATA_SHFT                                0x0

#define HWIO_APCS_L3U02_HML3_CJSD3_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000a014)
#define HWIO_APCS_L3U02_HML3_CJSD3_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_APCS_L3U02_HML3_CJSD3_RMSK                              0xffffffff
#define HWIO_APCS_L3U02_HML3_CJSD3_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CJSD3_ADDR, HWIO_APCS_L3U02_HML3_CJSD3_RMSK)
#define HWIO_APCS_L3U02_HML3_CJSD3_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CJSD3_ADDR, m)
#define HWIO_APCS_L3U02_HML3_CJSD3_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U02_HML3_CJSD3_DATA_SHFT                                0x0

#define HWIO_APCS_L3U02_HML3_CJSD4_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000a018)
#define HWIO_APCS_L3U02_HML3_CJSD4_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000a018)
#define HWIO_APCS_L3U02_HML3_CJSD4_RMSK                              0xffffffff
#define HWIO_APCS_L3U02_HML3_CJSD4_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CJSD4_ADDR, HWIO_APCS_L3U02_HML3_CJSD4_RMSK)
#define HWIO_APCS_L3U02_HML3_CJSD4_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CJSD4_ADDR, m)
#define HWIO_APCS_L3U02_HML3_CJSD4_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U02_HML3_CJSD4_DATA_SHFT                                0x0

#define HWIO_APCS_L3U02_HML3_CJSD5_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000a01c)
#define HWIO_APCS_L3U02_HML3_CJSD5_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000a01c)
#define HWIO_APCS_L3U02_HML3_CJSD5_RMSK                              0xffffffff
#define HWIO_APCS_L3U02_HML3_CJSD5_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CJSD5_ADDR, HWIO_APCS_L3U02_HML3_CJSD5_RMSK)
#define HWIO_APCS_L3U02_HML3_CJSD5_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CJSD5_ADDR, m)
#define HWIO_APCS_L3U02_HML3_CJSD5_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U02_HML3_CJSD5_DATA_SHFT                                0x0

#define HWIO_APCS_L3U02_HML3_CR0_ADDR                                (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00005200)
#define HWIO_APCS_L3U02_HML3_CR0_OFFS                                (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00005200)
#define HWIO_APCS_L3U02_HML3_CR0_RMSK                                      0x1f
#define HWIO_APCS_L3U02_HML3_CR0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CR0_ADDR, HWIO_APCS_L3U02_HML3_CR0_RMSK)
#define HWIO_APCS_L3U02_HML3_CR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CR0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_CR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_CR0_ADDR,v)
#define HWIO_APCS_L3U02_HML3_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_CR0_ADDR,m,v,HWIO_APCS_L3U02_HML3_CR0_IN)
#define HWIO_APCS_L3U02_HML3_CR0_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U02_HML3_CR0_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U02_HML3_CR0_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U02_HML3_CR0_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U02_HML3_CR0_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U02_HML3_CR0_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U02_HML3_CR0_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U02_HML3_CR0_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U02_HML3_CR0_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U02_HML3_CR0_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U02_HML3_CR1_ADDR                                (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00005300)
#define HWIO_APCS_L3U02_HML3_CR1_OFFS                                (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00005300)
#define HWIO_APCS_L3U02_HML3_CR1_RMSK                                      0x1f
#define HWIO_APCS_L3U02_HML3_CR1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CR1_ADDR, HWIO_APCS_L3U02_HML3_CR1_RMSK)
#define HWIO_APCS_L3U02_HML3_CR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CR1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_CR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_CR1_ADDR,v)
#define HWIO_APCS_L3U02_HML3_CR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_CR1_ADDR,m,v,HWIO_APCS_L3U02_HML3_CR1_IN)
#define HWIO_APCS_L3U02_HML3_CR1_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U02_HML3_CR1_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U02_HML3_CR1_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U02_HML3_CR1_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U02_HML3_CR1_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U02_HML3_CR1_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U02_HML3_CR1_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U02_HML3_CR1_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U02_HML3_CR1_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U02_HML3_CR1_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U02_HML3_CRA_ADDR                                (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00007020)
#define HWIO_APCS_L3U02_HML3_CRA_OFFS                                (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00007020)
#define HWIO_APCS_L3U02_HML3_CRA_RMSK                                0xffffc03d
#define HWIO_APCS_L3U02_HML3_CRA_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CRA_ADDR, HWIO_APCS_L3U02_HML3_CRA_RMSK)
#define HWIO_APCS_L3U02_HML3_CRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CRA_ADDR, m)
#define HWIO_APCS_L3U02_HML3_CRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_CRA_ADDR,v)
#define HWIO_APCS_L3U02_HML3_CRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_CRA_ADDR,m,v,HWIO_APCS_L3U02_HML3_CRA_IN)
#define HWIO_APCS_L3U02_HML3_CRA_SPARE_BMSK                          0xe0000000
#define HWIO_APCS_L3U02_HML3_CRA_SPARE_SHFT                                0x1d
#define HWIO_APCS_L3U02_HML3_CRA_QID_ECC_BMSK                        0x10000000
#define HWIO_APCS_L3U02_HML3_CRA_QID_ECC_SHFT                              0x1c
#define HWIO_APCS_L3U02_HML3_CRA_QID_CE_SEQ_BMSK                      0x8000000
#define HWIO_APCS_L3U02_HML3_CRA_QID_CE_SEQ_SHFT                           0x1b
#define HWIO_APCS_L3U02_HML3_CRA_RD_SNP_RD_TIME_BMSK                  0x4000000
#define HWIO_APCS_L3U02_HML3_CRA_RD_SNP_RD_TIME_SHFT                       0x1a
#define HWIO_APCS_L3U02_HML3_CRA_FAPSHA_BMSK                          0x2000000
#define HWIO_APCS_L3U02_HML3_CRA_FAPSHA_SHFT                               0x19
#define HWIO_APCS_L3U02_HML3_CRA_BLOCK_TUE_BMSK                       0x1000000
#define HWIO_APCS_L3U02_HML3_CRA_BLOCK_TUE_SHFT                            0x18
#define HWIO_APCS_L3U02_HML3_CRA_SFT_CE_SEQ_BMSK                       0x800000
#define HWIO_APCS_L3U02_HML3_CRA_SFT_CE_SEQ_SHFT                           0x17
#define HWIO_APCS_L3U02_HML3_CRA_DCH_INV0_BMSK                         0x400000
#define HWIO_APCS_L3U02_HML3_CRA_DCH_INV0_SHFT                             0x16
#define HWIO_APCS_L3U02_HML3_CRA_DCH_INV1_BMSK                         0x200000
#define HWIO_APCS_L3U02_HML3_CRA_DCH_INV1_SHFT                             0x15
#define HWIO_APCS_L3U02_HML3_CRA_DETC_BMSK                             0x100000
#define HWIO_APCS_L3U02_HML3_CRA_DETC_SHFT                                 0x14
#define HWIO_APCS_L3U02_HML3_CRA_AMVSMC_BMSK                            0x80000
#define HWIO_APCS_L3U02_HML3_CRA_AMVSMC_SHFT                               0x13
#define HWIO_APCS_L3U02_HML3_CRA_DCIALL_SFT_BMSK                        0x40000
#define HWIO_APCS_L3U02_HML3_CRA_DCIALL_SFT_SHFT                           0x12
#define HWIO_APCS_L3U02_HML3_CRA_TAG_ECC_BMSK                           0x20000
#define HWIO_APCS_L3U02_HML3_CRA_TAG_ECC_SHFT                              0x11
#define HWIO_APCS_L3U02_HML3_CRA_TAG_CE_SEQ_BMSK                        0x10000
#define HWIO_APCS_L3U02_HML3_CRA_TAG_CE_SEQ_SHFT                           0x10
#define HWIO_APCS_L3U02_HML3_CRA_DATA_ECC_BMSK                           0x8000
#define HWIO_APCS_L3U02_HML3_CRA_DATA_ECC_SHFT                              0xf
#define HWIO_APCS_L3U02_HML3_CRA_ENFGECCDAT_BMSK                         0x4000
#define HWIO_APCS_L3U02_HML3_CRA_ENFGECCDAT_SHFT                            0xe
#define HWIO_APCS_L3U02_HML3_CRA_CO_REQ_TIME_BMSK                          0x30
#define HWIO_APCS_L3U02_HML3_CRA_CO_REQ_TIME_SHFT                           0x4
#define HWIO_APCS_L3U02_HML3_CRA_WR_MISS_RD_TIME_BMSK                       0x8
#define HWIO_APCS_L3U02_HML3_CRA_WR_MISS_RD_TIME_SHFT                       0x3
#define HWIO_APCS_L3U02_HML3_CRA_RD_MISS_RD_TIME_BMSK                       0x4
#define HWIO_APCS_L3U02_HML3_CRA_RD_MISS_RD_TIME_SHFT                       0x2
#define HWIO_APCS_L3U02_HML3_CRA_EARLY_RD_BMSK                              0x1
#define HWIO_APCS_L3U02_HML3_CRA_EARLY_RD_SHFT                              0x0

#define HWIO_APCS_L3U02_HML3_CRB_ADDR                                (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00007024)
#define HWIO_APCS_L3U02_HML3_CRB_OFFS                                (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00007024)
#define HWIO_APCS_L3U02_HML3_CRB_RMSK                                    0xffe0
#define HWIO_APCS_L3U02_HML3_CRB_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CRB_ADDR, HWIO_APCS_L3U02_HML3_CRB_RMSK)
#define HWIO_APCS_L3U02_HML3_CRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CRB_ADDR, m)
#define HWIO_APCS_L3U02_HML3_CRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_CRB_ADDR,v)
#define HWIO_APCS_L3U02_HML3_CRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_CRB_ADDR,m,v,HWIO_APCS_L3U02_HML3_CRB_IN)
#define HWIO_APCS_L3U02_HML3_CRB_SPARE_BMSK                              0xff80
#define HWIO_APCS_L3U02_HML3_CRB_SPARE_SHFT                                 0x7
#define HWIO_APCS_L3U02_HML3_CRB_RTY_BACKOFF_BMSK                          0x60
#define HWIO_APCS_L3U02_HML3_CRB_RTY_BACKOFF_SHFT                           0x5

#define HWIO_APCS_L3U02_HML3_CRD_ADDR                                (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000702c)
#define HWIO_APCS_L3U02_HML3_CRD_OFFS                                (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000702c)
#define HWIO_APCS_L3U02_HML3_CRD_RMSK                                   0x10001
#define HWIO_APCS_L3U02_HML3_CRD_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CRD_ADDR, HWIO_APCS_L3U02_HML3_CRD_RMSK)
#define HWIO_APCS_L3U02_HML3_CRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_CRD_ADDR, m)
#define HWIO_APCS_L3U02_HML3_CRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_CRD_ADDR,v)
#define HWIO_APCS_L3U02_HML3_CRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_CRD_ADDR,m,v,HWIO_APCS_L3U02_HML3_CRD_IN)
#define HWIO_APCS_L3U02_HML3_CRD_PL3APOS_BMSK                           0x10000
#define HWIO_APCS_L3U02_HML3_CRD_PL3APOS_SHFT                              0x10
#define HWIO_APCS_L3U02_HML3_CRD_DDCIALL_BMSK                               0x1
#define HWIO_APCS_L3U02_HML3_CRD_DDCIALL_SHFT                               0x0

#define HWIO_APCS_L3U02_HML3_DAEERR0_ADDR                            (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000324c)
#define HWIO_APCS_L3U02_HML3_DAEERR0_OFFS                            (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000324c)
#define HWIO_APCS_L3U02_HML3_DAEERR0_RMSK                               0xfffff
#define HWIO_APCS_L3U02_HML3_DAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DAEERR0_ADDR, HWIO_APCS_L3U02_HML3_DAEERR0_RMSK)
#define HWIO_APCS_L3U02_HML3_DAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DAEERR0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DAEERR0_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U02_HML3_DAEERR0_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U02_HML3_DAEERR1_ADDR                            (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000334c)
#define HWIO_APCS_L3U02_HML3_DAEERR1_OFFS                            (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000334c)
#define HWIO_APCS_L3U02_HML3_DAEERR1_RMSK                               0xfffff
#define HWIO_APCS_L3U02_HML3_DAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DAEERR1_ADDR, HWIO_APCS_L3U02_HML3_DAEERR1_RMSK)
#define HWIO_APCS_L3U02_HML3_DAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DAEERR1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DAEERR1_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U02_HML3_DAEERR1_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U02_HML3_DCRSWCR_ADDR                            (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003000)
#define HWIO_APCS_L3U02_HML3_DCRSWCR_OFFS                            (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003000)
#define HWIO_APCS_L3U02_HML3_DCRSWCR_RMSK                                 0xfff
#define HWIO_APCS_L3U02_HML3_DCRSWCR_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWCR_ADDR, HWIO_APCS_L3U02_HML3_DCRSWCR_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWCR_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_DCRSWCR_ADDR,v)
#define HWIO_APCS_L3U02_HML3_DCRSWCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_DCRSWCR_ADDR,m,v,HWIO_APCS_L3U02_HML3_DCRSWCR_IN)
#define HWIO_APCS_L3U02_HML3_DCRSWCR_SFTBID_BMSK                          0xc00
#define HWIO_APCS_L3U02_HML3_DCRSWCR_SFTBID_SHFT                            0xa
#define HWIO_APCS_L3U02_HML3_DCRSWCR_SFTPID_BMSK                          0x3f0
#define HWIO_APCS_L3U02_HML3_DCRSWCR_SFTPID_SHFT                            0x4
#define HWIO_APCS_L3U02_HML3_DCRSWCR_SPARE_BMSK                             0x8
#define HWIO_APCS_L3U02_HML3_DCRSWCR_SPARE_SHFT                             0x3
#define HWIO_APCS_L3U02_HML3_DCRSWCR_CVFS_BMSK                              0x4
#define HWIO_APCS_L3U02_HML3_DCRSWCR_CVFS_SHFT                              0x2
#define HWIO_APCS_L3U02_HML3_DCRSWCR_BYPTECC_BMSK                           0x2
#define HWIO_APCS_L3U02_HML3_DCRSWCR_BYPTECC_SHFT                           0x1
#define HWIO_APCS_L3U02_HML3_DCRSWCR_BYPDECC_BMSK                           0x1
#define HWIO_APCS_L3U02_HML3_DCRSWCR_BYPDECC_SHFT                           0x0

#define HWIO_APCS_L3U02_HML3_DCRSWDA0_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003200)
#define HWIO_APCS_L3U02_HML3_DCRSWDA0_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003200)
#define HWIO_APCS_L3U02_HML3_DCRSWDA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDA0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDA0_ADDR, HWIO_APCS_L3U02_HML3_DCRSWDA0_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWDA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDA0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWDA0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDA0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U02_HML3_DCRSWDA1_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003300)
#define HWIO_APCS_L3U02_HML3_DCRSWDA1_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003300)
#define HWIO_APCS_L3U02_HML3_DCRSWDA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDA1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDA1_ADDR, HWIO_APCS_L3U02_HML3_DCRSWDA1_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWDA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDA1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWDA1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDA1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U02_HML3_DCRSWDB0_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003204)
#define HWIO_APCS_L3U02_HML3_DCRSWDB0_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003204)
#define HWIO_APCS_L3U02_HML3_DCRSWDB0_RMSK                           0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDB0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDB0_ADDR, HWIO_APCS_L3U02_HML3_DCRSWDB0_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWDB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDB0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWDB0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDB0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U02_HML3_DCRSWDB1_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003304)
#define HWIO_APCS_L3U02_HML3_DCRSWDB1_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003304)
#define HWIO_APCS_L3U02_HML3_DCRSWDB1_RMSK                           0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDB1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDB1_ADDR, HWIO_APCS_L3U02_HML3_DCRSWDB1_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWDB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDB1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWDB1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDB1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U02_HML3_DCRSWDC0_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003208)
#define HWIO_APCS_L3U02_HML3_DCRSWDC0_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003208)
#define HWIO_APCS_L3U02_HML3_DCRSWDC0_RMSK                           0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDC0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDC0_ADDR, HWIO_APCS_L3U02_HML3_DCRSWDC0_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWDC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDC0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWDC0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDC0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U02_HML3_DCRSWDC1_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003308)
#define HWIO_APCS_L3U02_HML3_DCRSWDC1_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003308)
#define HWIO_APCS_L3U02_HML3_DCRSWDC1_RMSK                           0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDC1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDC1_ADDR, HWIO_APCS_L3U02_HML3_DCRSWDC1_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWDC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDC1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWDC1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDC1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U02_HML3_DCRSWDD0_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000320c)
#define HWIO_APCS_L3U02_HML3_DCRSWDD0_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000320c)
#define HWIO_APCS_L3U02_HML3_DCRSWDD0_RMSK                           0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDD0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDD0_ADDR, HWIO_APCS_L3U02_HML3_DCRSWDD0_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWDD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDD0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWDD0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDD0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U02_HML3_DCRSWDD1_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000330c)
#define HWIO_APCS_L3U02_HML3_DCRSWDD1_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000330c)
#define HWIO_APCS_L3U02_HML3_DCRSWDD1_RMSK                           0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDD1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDD1_ADDR, HWIO_APCS_L3U02_HML3_DCRSWDD1_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWDD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDD1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWDD1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWDD1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U02_HML3_DCRSWDE0_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003210)
#define HWIO_APCS_L3U02_HML3_DCRSWDE0_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003210)
#define HWIO_APCS_L3U02_HML3_DCRSWDE0_RMSK                              0x1ffff
#define HWIO_APCS_L3U02_HML3_DCRSWDE0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDE0_ADDR, HWIO_APCS_L3U02_HML3_DCRSWDE0_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWDE0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDE0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWDE0_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U02_HML3_DCRSWDE0_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U02_HML3_DCRSWDE0_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U02_HML3_DCRSWDE0_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U02_HML3_DCRSWDE0_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U02_HML3_DCRSWDE0_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U02_HML3_DCRSWDE1_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003310)
#define HWIO_APCS_L3U02_HML3_DCRSWDE1_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003310)
#define HWIO_APCS_L3U02_HML3_DCRSWDE1_RMSK                              0x1ffff
#define HWIO_APCS_L3U02_HML3_DCRSWDE1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDE1_ADDR, HWIO_APCS_L3U02_HML3_DCRSWDE1_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWDE1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWDE1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWDE1_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U02_HML3_DCRSWDE1_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U02_HML3_DCRSWDE1_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U02_HML3_DCRSWDE1_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U02_HML3_DCRSWDE1_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U02_HML3_DCRSWDE1_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U02_HML3_DCRSWTA0_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003218)
#define HWIO_APCS_L3U02_HML3_DCRSWTA0_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003218)
#define HWIO_APCS_L3U02_HML3_DCRSWTA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWTA0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWTA0_ADDR, HWIO_APCS_L3U02_HML3_DCRSWTA0_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWTA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWTA0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWTA0_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U02_HML3_DCRSWTA0_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U02_HML3_DCRSWTA0_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U02_HML3_DCRSWTA0_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U02_HML3_DCRSWTA1_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003318)
#define HWIO_APCS_L3U02_HML3_DCRSWTA1_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003318)
#define HWIO_APCS_L3U02_HML3_DCRSWTA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U02_HML3_DCRSWTA1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWTA1_ADDR, HWIO_APCS_L3U02_HML3_DCRSWTA1_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWTA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWTA1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWTA1_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U02_HML3_DCRSWTA1_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U02_HML3_DCRSWTA1_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U02_HML3_DCRSWTA1_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U02_HML3_DCRSWTB0_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000321c)
#define HWIO_APCS_L3U02_HML3_DCRSWTB0_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000321c)
#define HWIO_APCS_L3U02_HML3_DCRSWTB0_RMSK                           0x7fffff00
#define HWIO_APCS_L3U02_HML3_DCRSWTB0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWTB0_ADDR, HWIO_APCS_L3U02_HML3_DCRSWTB0_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWTB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWTB0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWTB0_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U02_HML3_DCRSWTB0_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U02_HML3_DCRSWTB1_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000331c)
#define HWIO_APCS_L3U02_HML3_DCRSWTB1_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000331c)
#define HWIO_APCS_L3U02_HML3_DCRSWTB1_RMSK                           0x7fffff00
#define HWIO_APCS_L3U02_HML3_DCRSWTB1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWTB1_ADDR, HWIO_APCS_L3U02_HML3_DCRSWTB1_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWTB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWTB1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWTB1_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U02_HML3_DCRSWTB1_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U02_HML3_DCRSWTC0_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003220)
#define HWIO_APCS_L3U02_HML3_DCRSWTC0_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003220)
#define HWIO_APCS_L3U02_HML3_DCRSWTC0_RMSK                              0xfffff
#define HWIO_APCS_L3U02_HML3_DCRSWTC0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWTC0_ADDR, HWIO_APCS_L3U02_HML3_DCRSWTC0_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWTC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWTC0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWTC0_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U02_HML3_DCRSWTC0_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U02_HML3_DCRSWTC1_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003320)
#define HWIO_APCS_L3U02_HML3_DCRSWTC1_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003320)
#define HWIO_APCS_L3U02_HML3_DCRSWTC1_RMSK                              0xfffff
#define HWIO_APCS_L3U02_HML3_DCRSWTC1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWTC1_ADDR, HWIO_APCS_L3U02_HML3_DCRSWTC1_RMSK)
#define HWIO_APCS_L3U02_HML3_DCRSWTC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_DCRSWTC1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_DCRSWTC1_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U02_HML3_DCRSWTC1_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U02_HML3_FAICCRA0_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00002208)
#define HWIO_APCS_L3U02_HML3_FAICCRA0_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00002208)
#define HWIO_APCS_L3U02_HML3_FAICCRA0_RMSK                            0xfffffff
#define HWIO_APCS_L3U02_HML3_FAICCRA0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICCRA0_ADDR, HWIO_APCS_L3U02_HML3_FAICCRA0_RMSK)
#define HWIO_APCS_L3U02_HML3_FAICCRA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICCRA0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_FAICCRA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_FAICCRA0_ADDR,v)
#define HWIO_APCS_L3U02_HML3_FAICCRA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_FAICCRA0_ADDR,m,v,HWIO_APCS_L3U02_HML3_FAICCRA0_IN)
#define HWIO_APCS_L3U02_HML3_FAICCRA0_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U02_HML3_FAICCRA0_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U02_HML3_FAICCRA1_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00002308)
#define HWIO_APCS_L3U02_HML3_FAICCRA1_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00002308)
#define HWIO_APCS_L3U02_HML3_FAICCRA1_RMSK                            0xfffffff
#define HWIO_APCS_L3U02_HML3_FAICCRA1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICCRA1_ADDR, HWIO_APCS_L3U02_HML3_FAICCRA1_RMSK)
#define HWIO_APCS_L3U02_HML3_FAICCRA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICCRA1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_FAICCRA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_FAICCRA1_ADDR,v)
#define HWIO_APCS_L3U02_HML3_FAICCRA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_FAICCRA1_ADDR,m,v,HWIO_APCS_L3U02_HML3_FAICCRA1_IN)
#define HWIO_APCS_L3U02_HML3_FAICCRA1_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U02_HML3_FAICCRA1_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U02_HML3_FAICCRB0_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000220c)
#define HWIO_APCS_L3U02_HML3_FAICCRB0_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000220c)
#define HWIO_APCS_L3U02_HML3_FAICCRB0_RMSK                           0xfffeffff
#define HWIO_APCS_L3U02_HML3_FAICCRB0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICCRB0_ADDR, HWIO_APCS_L3U02_HML3_FAICCRB0_RMSK)
#define HWIO_APCS_L3U02_HML3_FAICCRB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICCRB0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_FAICCRB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_FAICCRB0_ADDR,v)
#define HWIO_APCS_L3U02_HML3_FAICCRB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_FAICCRB0_ADDR,m,v,HWIO_APCS_L3U02_HML3_FAICCRB0_IN)
#define HWIO_APCS_L3U02_HML3_FAICCRB0_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U02_HML3_FAICCRB0_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U02_HML3_FAICCRB0_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U02_HML3_FAICCRB0_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U02_HML3_FAICCRB0_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U02_HML3_FAICCRB0_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U02_HML3_FAICCRB0_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U02_HML3_FAICCRB1_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000230c)
#define HWIO_APCS_L3U02_HML3_FAICCRB1_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000230c)
#define HWIO_APCS_L3U02_HML3_FAICCRB1_RMSK                           0xfffeffff
#define HWIO_APCS_L3U02_HML3_FAICCRB1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICCRB1_ADDR, HWIO_APCS_L3U02_HML3_FAICCRB1_RMSK)
#define HWIO_APCS_L3U02_HML3_FAICCRB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICCRB1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_FAICCRB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_FAICCRB1_ADDR,v)
#define HWIO_APCS_L3U02_HML3_FAICCRB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_FAICCRB1_ADDR,m,v,HWIO_APCS_L3U02_HML3_FAICCRB1_IN)
#define HWIO_APCS_L3U02_HML3_FAICCRB1_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U02_HML3_FAICCRB1_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U02_HML3_FAICCRB1_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U02_HML3_FAICCRB1_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U02_HML3_FAICCRB1_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U02_HML3_FAICCRB1_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U02_HML3_FAICCRB1_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U02_HML3_FAICCRC0_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00002210)
#define HWIO_APCS_L3U02_HML3_FAICCRC0_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00002210)
#define HWIO_APCS_L3U02_HML3_FAICCRC0_RMSK                                 0xff
#define HWIO_APCS_L3U02_HML3_FAICCRC0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICCRC0_ADDR, HWIO_APCS_L3U02_HML3_FAICCRC0_RMSK)
#define HWIO_APCS_L3U02_HML3_FAICCRC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICCRC0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_FAICCRC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_FAICCRC0_ADDR,v)
#define HWIO_APCS_L3U02_HML3_FAICCRC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_FAICCRC0_ADDR,m,v,HWIO_APCS_L3U02_HML3_FAICCRC0_IN)
#define HWIO_APCS_L3U02_HML3_FAICCRC0_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U02_HML3_FAICCRC0_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U02_HML3_FAICCRC1_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00002310)
#define HWIO_APCS_L3U02_HML3_FAICCRC1_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00002310)
#define HWIO_APCS_L3U02_HML3_FAICCRC1_RMSK                                 0xff
#define HWIO_APCS_L3U02_HML3_FAICCRC1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICCRC1_ADDR, HWIO_APCS_L3U02_HML3_FAICCRC1_RMSK)
#define HWIO_APCS_L3U02_HML3_FAICCRC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICCRC1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_FAICCRC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_FAICCRC1_ADDR,v)
#define HWIO_APCS_L3U02_HML3_FAICCRC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_FAICCRC1_ADDR,m,v,HWIO_APCS_L3U02_HML3_FAICCRC1_IN)
#define HWIO_APCS_L3U02_HML3_FAICCRC1_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U02_HML3_FAICCRC1_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U02_HML3_FAICSR0_ADDR                            (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000223c)
#define HWIO_APCS_L3U02_HML3_FAICSR0_OFFS                            (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000223c)
#define HWIO_APCS_L3U02_HML3_FAICSR0_RMSK                              0xffffff
#define HWIO_APCS_L3U02_HML3_FAICSR0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICSR0_ADDR, HWIO_APCS_L3U02_HML3_FAICSR0_RMSK)
#define HWIO_APCS_L3U02_HML3_FAICSR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICSR0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_FAICSR0_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U02_HML3_FAICSR0_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U02_HML3_FAICSR0_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U02_HML3_FAICSR0_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U02_HML3_FAICSR0_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U02_HML3_FAICSR0_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U02_HML3_FAICSR0_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U02_HML3_FAICSR0_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U02_HML3_FAICSR0_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U02_HML3_FAICSR0_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U02_HML3_FAICSR0_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U02_HML3_FAICSR0_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U02_HML3_FAICSR0_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U02_HML3_FAICSR0_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U02_HML3_FAICSR1_ADDR                            (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000233c)
#define HWIO_APCS_L3U02_HML3_FAICSR1_OFFS                            (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000233c)
#define HWIO_APCS_L3U02_HML3_FAICSR1_RMSK                              0xffffff
#define HWIO_APCS_L3U02_HML3_FAICSR1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICSR1_ADDR, HWIO_APCS_L3U02_HML3_FAICSR1_RMSK)
#define HWIO_APCS_L3U02_HML3_FAICSR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FAICSR1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_FAICSR1_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U02_HML3_FAICSR1_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U02_HML3_FAICSR1_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U02_HML3_FAICSR1_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U02_HML3_FAICSR1_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U02_HML3_FAICSR1_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U02_HML3_FAICSR1_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U02_HML3_FAICSR1_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U02_HML3_FAICSR1_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U02_HML3_FAICSR1_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U02_HML3_FAICSR1_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U02_HML3_FAICSR1_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U02_HML3_FAICSR1_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U02_HML3_FAICSR1_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U02_HML3_FUSEDATH_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000302c)
#define HWIO_APCS_L3U02_HML3_FUSEDATH_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_APCS_L3U02_HML3_FUSEDATH_RMSK                           0xffffffff
#define HWIO_APCS_L3U02_HML3_FUSEDATH_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FUSEDATH_ADDR, HWIO_APCS_L3U02_HML3_FUSEDATH_RMSK)
#define HWIO_APCS_L3U02_HML3_FUSEDATH_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FUSEDATH_ADDR, m)
#define HWIO_APCS_L3U02_HML3_FUSEDATH_FUSES_HI_BMSK                  0xffffffff
#define HWIO_APCS_L3U02_HML3_FUSEDATH_FUSES_HI_SHFT                         0x0

#define HWIO_APCS_L3U02_HML3_FUSEDATL_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003028)
#define HWIO_APCS_L3U02_HML3_FUSEDATL_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003028)
#define HWIO_APCS_L3U02_HML3_FUSEDATL_RMSK                           0xffffffff
#define HWIO_APCS_L3U02_HML3_FUSEDATL_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FUSEDATL_ADDR, HWIO_APCS_L3U02_HML3_FUSEDATL_RMSK)
#define HWIO_APCS_L3U02_HML3_FUSEDATL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FUSEDATL_ADDR, m)
#define HWIO_APCS_L3U02_HML3_FUSEDATL_FUSES_LO_BMSK                  0xffffffff
#define HWIO_APCS_L3U02_HML3_FUSEDATL_FUSES_LO_SHFT                         0x0

#define HWIO_APCS_L3U02_HML3_FUSEIDX_ADDR                            (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003024)
#define HWIO_APCS_L3U02_HML3_FUSEIDX_OFFS                            (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003024)
#define HWIO_APCS_L3U02_HML3_FUSEIDX_RMSK                                  0x3f
#define HWIO_APCS_L3U02_HML3_FUSEIDX_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FUSEIDX_ADDR, HWIO_APCS_L3U02_HML3_FUSEIDX_RMSK)
#define HWIO_APCS_L3U02_HML3_FUSEIDX_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_FUSEIDX_ADDR, m)
#define HWIO_APCS_L3U02_HML3_FUSEIDX_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_FUSEIDX_ADDR,v)
#define HWIO_APCS_L3U02_HML3_FUSEIDX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_FUSEIDX_ADDR,m,v,HWIO_APCS_L3U02_HML3_FUSEIDX_IN)
#define HWIO_APCS_L3U02_HML3_FUSEIDX_FUSE_INDEX_BMSK                       0x3f
#define HWIO_APCS_L3U02_HML3_FUSEIDX_FUSE_INDEX_SHFT                        0x0

#define HWIO_APCS_L3U02_HML3_HCRA_ADDR                               (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00005010)
#define HWIO_APCS_L3U02_HML3_HCRA_OFFS                               (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00005010)
#define HWIO_APCS_L3U02_HML3_HCRA_RMSK                               0xffffefff
#define HWIO_APCS_L3U02_HML3_HCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_HCRA_ADDR, HWIO_APCS_L3U02_HML3_HCRA_RMSK)
#define HWIO_APCS_L3U02_HML3_HCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_HCRA_ADDR, m)
#define HWIO_APCS_L3U02_HML3_HCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_HCRA_ADDR,v)
#define HWIO_APCS_L3U02_HML3_HCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_HCRA_ADDR,m,v,HWIO_APCS_L3U02_HML3_HCRA_IN)
#define HWIO_APCS_L3U02_HML3_HCRA_SPARE_BMSK                         0xf0000000
#define HWIO_APCS_L3U02_HML3_HCRA_SPARE_SHFT                               0x1c
#define HWIO_APCS_L3U02_HML3_HCRA_IGNR_CLEAN_BMSK                     0x8000000
#define HWIO_APCS_L3U02_HML3_HCRA_IGNR_CLEAN_SHFT                          0x1b
#define HWIO_APCS_L3U02_HML3_HCRA_BLK_NBSDCINV_BMSK                   0x4000000
#define HWIO_APCS_L3U02_HML3_HCRA_BLK_NBSDCINV_SHFT                        0x1a
#define HWIO_APCS_L3U02_HML3_HCRA_EN_TUE_POISON_BMSK                  0x2000000
#define HWIO_APCS_L3U02_HML3_HCRA_EN_TUE_POISON_SHFT                       0x19
#define HWIO_APCS_L3U02_HML3_HCRA_F1NPWNS_BMSK                        0x1000000
#define HWIO_APCS_L3U02_HML3_HCRA_F1NPWNS_SHFT                             0x18
#define HWIO_APCS_L3U02_HML3_HCRA_XTNDBQLF_BMSK                        0xf00000
#define HWIO_APCS_L3U02_HML3_HCRA_XTNDBQLF_SHFT                            0x14
#define HWIO_APCS_L3U02_HML3_HCRA_SVFRPC_BMSK                           0xc0000
#define HWIO_APCS_L3U02_HML3_HCRA_SVFRPC_SHFT                              0x12
#define HWIO_APCS_L3U02_HML3_HCRA_DAS64D_BMSK                           0x20000
#define HWIO_APCS_L3U02_HML3_HCRA_DAS64D_SHFT                              0x11
#define HWIO_APCS_L3U02_HML3_HCRA_FLFSRON_BMSK                          0x10000
#define HWIO_APCS_L3U02_HML3_HCRA_FLFSRON_SHFT                             0x10
#define HWIO_APCS_L3U02_HML3_HCRA_DBRABORT_BMSK                          0x8000
#define HWIO_APCS_L3U02_HML3_HCRA_DBRABORT_SHFT                             0xf
#define HWIO_APCS_L3U02_HML3_HCRA_FRDBOQD_BMSK                           0x4000
#define HWIO_APCS_L3U02_HML3_HCRA_FRDBOQD_SHFT                              0xe
#define HWIO_APCS_L3U02_HML3_HCRA_ASDAPC_BMSK                            0x2000
#define HWIO_APCS_L3U02_HML3_HCRA_ASDAPC_SHFT                               0xd
#define HWIO_APCS_L3U02_HML3_HCRA_MAX_BOQ_BUSY_BMSK                       0xf00
#define HWIO_APCS_L3U02_HML3_HCRA_MAX_BOQ_BUSY_SHFT                         0x8
#define HWIO_APCS_L3U02_HML3_HCRA_FORCE_CGC_HAZ_BMSK                       0x80
#define HWIO_APCS_L3U02_HML3_HCRA_FORCE_CGC_HAZ_SHFT                        0x7
#define HWIO_APCS_L3U02_HML3_HCRA_ADDRESS_HASH_BMSK                        0x40
#define HWIO_APCS_L3U02_HML3_HCRA_ADDRESS_HASH_SHFT                         0x6
#define HWIO_APCS_L3U02_HML3_HCRA_READ_MISS_BYP_BMSK                       0x20
#define HWIO_APCS_L3U02_HML3_HCRA_READ_MISS_BYP_SHFT                        0x5
#define HWIO_APCS_L3U02_HML3_HCRA_DATA_RET_PATH_BMSK                       0x10
#define HWIO_APCS_L3U02_HML3_HCRA_DATA_RET_PATH_SHFT                        0x4
#define HWIO_APCS_L3U02_HML3_HCRA_OUT_BNG_DIS_BMSK                          0x8
#define HWIO_APCS_L3U02_HML3_HCRA_OUT_BNG_DIS_SHFT                          0x3
#define HWIO_APCS_L3U02_HML3_HCRA_CPQDAT_DIS_BMSK                           0x4
#define HWIO_APCS_L3U02_HML3_HCRA_CPQDAT_DIS_SHFT                           0x2
#define HWIO_APCS_L3U02_HML3_HCRA_BBDRD_BMSK                                0x2
#define HWIO_APCS_L3U02_HML3_HCRA_BBDRD_SHFT                                0x1
#define HWIO_APCS_L3U02_HML3_HCRA_BBBRD_BMSK                                0x1
#define HWIO_APCS_L3U02_HML3_HCRA_BBBRD_SHFT                                0x0

#define HWIO_APCS_L3U02_HML3_HPDIV_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00005014)
#define HWIO_APCS_L3U02_HML3_HPDIV_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00005014)
#define HWIO_APCS_L3U02_HML3_HPDIV_RMSK                                 0xf000f
#define HWIO_APCS_L3U02_HML3_HPDIV_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_HPDIV_ADDR, HWIO_APCS_L3U02_HML3_HPDIV_RMSK)
#define HWIO_APCS_L3U02_HML3_HPDIV_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_HPDIV_ADDR, m)
#define HWIO_APCS_L3U02_HML3_HPDIV_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_HPDIV_ADDR,v)
#define HWIO_APCS_L3U02_HML3_HPDIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_HPDIV_ADDR,m,v,HWIO_APCS_L3U02_HML3_HPDIV_IN)
#define HWIO_APCS_L3U02_HML3_HPDIV_HPDCDP_BMSK                          0xf0000
#define HWIO_APCS_L3U02_HML3_HPDIV_HPDCDP_SHFT                             0x10
#define HWIO_APCS_L3U02_HML3_HPDIV_HPDCAP_BMSK                              0xf
#define HWIO_APCS_L3U02_HML3_HPDIV_HPDCAP_SHFT                              0x0

#define HWIO_APCS_L3U02_HML3_HSHMCTL_ADDR                            (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000705c)
#define HWIO_APCS_L3U02_HML3_HSHMCTL_OFFS                            (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000705c)
#define HWIO_APCS_L3U02_HML3_HSHMCTL_RMSK                              0x3fffff
#define HWIO_APCS_L3U02_HML3_HSHMCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_HSHMCTL_ADDR, HWIO_APCS_L3U02_HML3_HSHMCTL_RMSK)
#define HWIO_APCS_L3U02_HML3_HSHMCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_HSHMCTL_ADDR, m)
#define HWIO_APCS_L3U02_HML3_HSHMCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_HSHMCTL_ADDR,v)
#define HWIO_APCS_L3U02_HML3_HSHMCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_HSHMCTL_ADDR,m,v,HWIO_APCS_L3U02_HML3_HSHMCTL_IN)
#define HWIO_APCS_L3U02_HML3_HSHMCTL_HMASK_BMSK                        0x3fffff
#define HWIO_APCS_L3U02_HML3_HSHMCTL_HMASK_SHFT                             0x0

#define HWIO_APCS_L3U02_HML3_INJERR0_ADDR                            (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00009210)
#define HWIO_APCS_L3U02_HML3_INJERR0_OFFS                            (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00009210)
#define HWIO_APCS_L3U02_HML3_INJERR0_RMSK                                  0x1f
#define HWIO_APCS_L3U02_HML3_INJERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_INJERR0_ADDR, HWIO_APCS_L3U02_HML3_INJERR0_RMSK)
#define HWIO_APCS_L3U02_HML3_INJERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_INJERR0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_INJERR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_INJERR0_ADDR,v)
#define HWIO_APCS_L3U02_HML3_INJERR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_INJERR0_ADDR,m,v,HWIO_APCS_L3U02_HML3_INJERR0_IN)
#define HWIO_APCS_L3U02_HML3_INJERR0_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U02_HML3_INJERR0_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U02_HML3_INJERR0_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U02_HML3_INJERR0_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U02_HML3_INJERR0_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U02_HML3_INJERR0_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U02_HML3_INJERR0_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U02_HML3_INJERR0_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U02_HML3_INJERR0_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U02_HML3_INJERR0_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U02_HML3_INJERR1_ADDR                            (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00009310)
#define HWIO_APCS_L3U02_HML3_INJERR1_OFFS                            (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00009310)
#define HWIO_APCS_L3U02_HML3_INJERR1_RMSK                                  0x1f
#define HWIO_APCS_L3U02_HML3_INJERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_INJERR1_ADDR, HWIO_APCS_L3U02_HML3_INJERR1_RMSK)
#define HWIO_APCS_L3U02_HML3_INJERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_INJERR1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_INJERR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_INJERR1_ADDR,v)
#define HWIO_APCS_L3U02_HML3_INJERR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_INJERR1_ADDR,m,v,HWIO_APCS_L3U02_HML3_INJERR1_IN)
#define HWIO_APCS_L3U02_HML3_INJERR1_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U02_HML3_INJERR1_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U02_HML3_INJERR1_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U02_HML3_INJERR1_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U02_HML3_INJERR1_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U02_HML3_INJERR1_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U02_HML3_INJERR1_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U02_HML3_INJERR1_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U02_HML3_INJERR1_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U02_HML3_INJERR1_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U02_HML3_LLBCR_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00007038)
#define HWIO_APCS_L3U02_HML3_LLBCR_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00007038)
#define HWIO_APCS_L3U02_HML3_LLBCR_RMSK                              0xff00001f
#define HWIO_APCS_L3U02_HML3_LLBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_LLBCR_ADDR, HWIO_APCS_L3U02_HML3_LLBCR_RMSK)
#define HWIO_APCS_L3U02_HML3_LLBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_LLBCR_ADDR, m)
#define HWIO_APCS_L3U02_HML3_LLBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_LLBCR_ADDR,v)
#define HWIO_APCS_L3U02_HML3_LLBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_LLBCR_ADDR,m,v,HWIO_APCS_L3U02_HML3_LLBCR_IN)
#define HWIO_APCS_L3U02_HML3_LLBCR_BRKR_LVL_SPACING_BMSK             0xff000000
#define HWIO_APCS_L3U02_HML3_LLBCR_BRKR_LVL_SPACING_SHFT                   0x18
#define HWIO_APCS_L3U02_HML3_LLBCR_LIVELOCK_TTAG_BMSK                      0x18
#define HWIO_APCS_L3U02_HML3_LLBCR_LIVELOCK_TTAG_SHFT                       0x3
#define HWIO_APCS_L3U02_HML3_LLBCR_LIVELOCK_BREAK_BMSK                      0x4
#define HWIO_APCS_L3U02_HML3_LLBCR_LIVELOCK_BREAK_SHFT                      0x2
#define HWIO_APCS_L3U02_HML3_LLBCR_LIVELOCK_QUERY_D_BMSK                    0x2
#define HWIO_APCS_L3U02_HML3_LLBCR_LIVELOCK_QUERY_D_SHFT                    0x1
#define HWIO_APCS_L3U02_HML3_LLBCR_LIVELOCK_QUERY_A_BMSK                    0x1
#define HWIO_APCS_L3U02_HML3_LLBCR_LIVELOCK_QUERY_A_SHFT                    0x0

#define HWIO_APCS_L3U02_HML3_LLBQF_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000703c)
#define HWIO_APCS_L3U02_HML3_LLBQF_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000703c)
#define HWIO_APCS_L3U02_HML3_LLBQF_RMSK                              0xffffffff
#define HWIO_APCS_L3U02_HML3_LLBQF_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_LLBQF_ADDR, HWIO_APCS_L3U02_HML3_LLBQF_RMSK)
#define HWIO_APCS_L3U02_HML3_LLBQF_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_LLBQF_ADDR, m)
#define HWIO_APCS_L3U02_HML3_LLBQF_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_LLBQF_ADDR,v)
#define HWIO_APCS_L3U02_HML3_LLBQF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_LLBQF_ADDR,m,v,HWIO_APCS_L3U02_HML3_LLBQF_IN)
#define HWIO_APCS_L3U02_HML3_LLBQF_LLQ_DATA_DLY_BMSK                 0xffff0000
#define HWIO_APCS_L3U02_HML3_LLBQF_LLQ_DATA_DLY_SHFT                       0x10
#define HWIO_APCS_L3U02_HML3_LLBQF_LLQ_ADDR_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U02_HML3_LLBQF_LLQ_ADDR_DLY_SHFT                        0x0

#define HWIO_APCS_L3U02_HML3_POSCRA_ADDR                             (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00005020)
#define HWIO_APCS_L3U02_HML3_POSCRA_OFFS                             (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00005020)
#define HWIO_APCS_L3U02_HML3_POSCRA_RMSK                             0x3fffef9f
#define HWIO_APCS_L3U02_HML3_POSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_POSCRA_ADDR, HWIO_APCS_L3U02_HML3_POSCRA_RMSK)
#define HWIO_APCS_L3U02_HML3_POSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_POSCRA_ADDR, m)
#define HWIO_APCS_L3U02_HML3_POSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_POSCRA_ADDR,v)
#define HWIO_APCS_L3U02_HML3_POSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_POSCRA_ADDR,m,v,HWIO_APCS_L3U02_HML3_POSCRA_IN)
#define HWIO_APCS_L3U02_HML3_POSCRA_EN_RND_POSB_BMSK                 0x20000000
#define HWIO_APCS_L3U02_HML3_POSCRA_EN_RND_POSB_SHFT                       0x1d
#define HWIO_APCS_L3U02_HML3_POSCRA_WSRWSFD_BMSK                     0x10000000
#define HWIO_APCS_L3U02_HML3_POSCRA_WSRWSFD_SHFT                           0x1c
#define HWIO_APCS_L3U02_HML3_POSCRA_IGNORE_SNP_FILTER_BMSK            0x8000000
#define HWIO_APCS_L3U02_HML3_POSCRA_IGNORE_SNP_FILTER_SHFT                 0x1b
#define HWIO_APCS_L3U02_HML3_POSCRA_FORCE_SNP_BCAST_BMSK              0x4000000
#define HWIO_APCS_L3U02_HML3_POSCRA_FORCE_SNP_BCAST_SHFT                   0x1a
#define HWIO_APCS_L3U02_HML3_POSCRA_FORCE_BAR_RTY_BMSK                0x2000000
#define HWIO_APCS_L3U02_HML3_POSCRA_FORCE_BAR_RTY_SHFT                     0x19
#define HWIO_APCS_L3U02_HML3_POSCRA_FORCE_RSLT_BCAST_BMSK             0x1000000
#define HWIO_APCS_L3U02_HML3_POSCRA_FORCE_RSLT_BCAST_SHFT                  0x18
#define HWIO_APCS_L3U02_HML3_POSCRA_LCL_RTY_CONDITION_BMSK             0x800000
#define HWIO_APCS_L3U02_HML3_POSCRA_LCL_RTY_CONDITION_SHFT                 0x17
#define HWIO_APCS_L3U02_HML3_POSCRA_NADMBFDSB_BMSK                     0x400000
#define HWIO_APCS_L3U02_HML3_POSCRA_NADMBFDSB_SHFT                         0x16
#define HWIO_APCS_L3U02_HML3_POSCRA_FNSULGC_BMSK                       0x200000
#define HWIO_APCS_L3U02_HML3_POSCRA_FNSULGC_SHFT                           0x15
#define HWIO_APCS_L3U02_HML3_POSCRA_CNV_RTY_GLBL_CNT_BMSK              0x1f0000
#define HWIO_APCS_L3U02_HML3_POSCRA_CNV_RTY_GLBL_CNT_SHFT                  0x10
#define HWIO_APCS_L3U02_HML3_POSCRA_FORCE_LCL_RTY_GLBL_BMSK              0x8000
#define HWIO_APCS_L3U02_HML3_POSCRA_FORCE_LCL_RTY_GLBL_SHFT                 0xf
#define HWIO_APCS_L3U02_HML3_POSCRA_POS_MODE_BMSK                        0x6000
#define HWIO_APCS_L3U02_HML3_POSCRA_POS_MODE_SHFT                           0xd
#define HWIO_APCS_L3U02_HML3_POSCRA_POSQ_OLDEST_MODE_BMSK                 0x800
#define HWIO_APCS_L3U02_HML3_POSCRA_POSQ_OLDEST_MODE_SHFT                   0xb
#define HWIO_APCS_L3U02_HML3_POSCRA_RCQ_OLDEST_MODE_BMSK                  0x400
#define HWIO_APCS_L3U02_HML3_POSCRA_RCQ_OLDEST_MODE_SHFT                    0xa
#define HWIO_APCS_L3U02_HML3_POSCRA_BYP_POSQ_DIS_BMSK                     0x200
#define HWIO_APCS_L3U02_HML3_POSCRA_BYP_POSQ_DIS_SHFT                       0x9
#define HWIO_APCS_L3U02_HML3_POSCRA_BYP_SNPQ_DIS_BMSK                     0x100
#define HWIO_APCS_L3U02_HML3_POSCRA_BYP_SNPQ_DIS_SHFT                       0x8
#define HWIO_APCS_L3U02_HML3_POSCRA_BYP_RCQ_DIS_BMSK                       0x80
#define HWIO_APCS_L3U02_HML3_POSCRA_BYP_RCQ_DIS_SHFT                        0x7
#define HWIO_APCS_L3U02_HML3_POSCRA_MAX_SNOOP_CNT_BMSK                     0x1f
#define HWIO_APCS_L3U02_HML3_POSCRA_MAX_SNOOP_CNT_SHFT                      0x0

#define HWIO_APCS_L3U02_HML3_POSCRB_ADDR                             (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00005024)
#define HWIO_APCS_L3U02_HML3_POSCRB_OFFS                             (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00005024)
#define HWIO_APCS_L3U02_HML3_POSCRB_RMSK                             0xffffffff
#define HWIO_APCS_L3U02_HML3_POSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_POSCRB_ADDR, HWIO_APCS_L3U02_HML3_POSCRB_RMSK)
#define HWIO_APCS_L3U02_HML3_POSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_POSCRB_ADDR, m)
#define HWIO_APCS_L3U02_HML3_POSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_POSCRB_ADDR,v)
#define HWIO_APCS_L3U02_HML3_POSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_POSCRB_ADDR,m,v,HWIO_APCS_L3U02_HML3_POSCRB_IN)
#define HWIO_APCS_L3U02_HML3_POSCRB_PSCBL_BMSK                       0xf0000000
#define HWIO_APCS_L3U02_HML3_POSCRB_PSCBL_SHFT                             0x1c
#define HWIO_APCS_L3U02_HML3_POSCRB_PSCSDLYCR_BMSK                    0xe000000
#define HWIO_APCS_L3U02_HML3_POSCRB_PSCSDLYCR_SHFT                         0x19
#define HWIO_APCS_L3U02_HML3_POSCRB_PSCLIME_BMSK                      0x1000000
#define HWIO_APCS_L3U02_HML3_POSCRB_PSCLIME_SHFT                           0x18
#define HWIO_APCS_L3U02_HML3_POSCRB_PSCSDLYCA_BMSK                     0xc00000
#define HWIO_APCS_L3U02_HML3_POSCRB_PSCSDLYCA_SHFT                         0x16
#define HWIO_APCS_L3U02_HML3_POSCRB_PSBBL_BMSK                         0x3c0000
#define HWIO_APCS_L3U02_HML3_POSCRB_PSBBL_SHFT                             0x12
#define HWIO_APCS_L3U02_HML3_POSCRB_PSBSDLYCR_BMSK                      0x38000
#define HWIO_APCS_L3U02_HML3_POSCRB_PSBSDLYCR_SHFT                          0xf
#define HWIO_APCS_L3U02_HML3_POSCRB_PSBSDLYCA_BMSK                       0x6000
#define HWIO_APCS_L3U02_HML3_POSCRB_PSBSDLYCA_SHFT                          0xd
#define HWIO_APCS_L3U02_HML3_POSCRB_PSABL_BMSK                           0x1e00
#define HWIO_APCS_L3U02_HML3_POSCRB_PSABL_SHFT                              0x9
#define HWIO_APCS_L3U02_HML3_POSCRB_PSASDLYCR_BMSK                        0x1c0
#define HWIO_APCS_L3U02_HML3_POSCRB_PSASDLYCR_SHFT                          0x6
#define HWIO_APCS_L3U02_HML3_POSCRB_PSASDLYCA_BMSK                         0x30
#define HWIO_APCS_L3U02_HML3_POSCRB_PSASDLYCA_SHFT                          0x4
#define HWIO_APCS_L3U02_HML3_POSCRB_PNSDC_BMSK                              0xf
#define HWIO_APCS_L3U02_HML3_POSCRB_PNSDC_SHFT                              0x0

#define HWIO_APCS_L3U02_HML3_POSCRC_ADDR                             (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00007008)
#define HWIO_APCS_L3U02_HML3_POSCRC_OFFS                             (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00007008)
#define HWIO_APCS_L3U02_HML3_POSCRC_RMSK                                   0xff
#define HWIO_APCS_L3U02_HML3_POSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_POSCRC_ADDR, HWIO_APCS_L3U02_HML3_POSCRC_RMSK)
#define HWIO_APCS_L3U02_HML3_POSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_POSCRC_ADDR, m)
#define HWIO_APCS_L3U02_HML3_POSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_POSCRC_ADDR,v)
#define HWIO_APCS_L3U02_HML3_POSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_POSCRC_ADDR,m,v,HWIO_APCS_L3U02_HML3_POSCRC_IN)
#define HWIO_APCS_L3U02_HML3_POSCRC_QB_IV1_EN_BMSK                         0x80
#define HWIO_APCS_L3U02_HML3_POSCRC_QB_IV1_EN_SHFT                          0x7
#define HWIO_APCS_L3U02_HML3_POSCRC_LLBC_IV1_EN_BMSK                       0x40
#define HWIO_APCS_L3U02_HML3_POSCRC_LLBC_IV1_EN_SHFT                        0x6
#define HWIO_APCS_L3U02_HML3_POSCRC_BAR_OP_IV1_EN_BMSK                     0x20
#define HWIO_APCS_L3U02_HML3_POSCRC_BAR_OP_IV1_EN_SHFT                      0x5
#define HWIO_APCS_L3U02_HML3_POSCRC_TLBI_OP_IV1_EN_BMSK                    0x10
#define HWIO_APCS_L3U02_HML3_POSCRC_TLBI_OP_IV1_EN_SHFT                     0x4
#define HWIO_APCS_L3U02_HML3_POSCRC_QB_IV0_EN_BMSK                          0x8
#define HWIO_APCS_L3U02_HML3_POSCRC_QB_IV0_EN_SHFT                          0x3
#define HWIO_APCS_L3U02_HML3_POSCRC_LLBC_IV0_EN_BMSK                        0x4
#define HWIO_APCS_L3U02_HML3_POSCRC_LLBC_IV0_EN_SHFT                        0x2
#define HWIO_APCS_L3U02_HML3_POSCRC_BAR_OP_IV0_EN_BMSK                      0x2
#define HWIO_APCS_L3U02_HML3_POSCRC_BAR_OP_IV0_EN_SHFT                      0x1
#define HWIO_APCS_L3U02_HML3_POSCRC_TLBI_OP_IV0_EN_BMSK                     0x1
#define HWIO_APCS_L3U02_HML3_POSCRC_TLBI_OP_IV0_EN_SHFT                     0x0

#define HWIO_APCS_L3U02_HML3_POSCRD_ADDR                             (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000502c)
#define HWIO_APCS_L3U02_HML3_POSCRD_OFFS                             (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_APCS_L3U02_HML3_POSCRD_RMSK                                  0x7ff
#define HWIO_APCS_L3U02_HML3_POSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_POSCRD_ADDR, HWIO_APCS_L3U02_HML3_POSCRD_RMSK)
#define HWIO_APCS_L3U02_HML3_POSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_POSCRD_ADDR, m)
#define HWIO_APCS_L3U02_HML3_POSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_POSCRD_ADDR,v)
#define HWIO_APCS_L3U02_HML3_POSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_POSCRD_ADDR,m,v,HWIO_APCS_L3U02_HML3_POSCRD_IN)
#define HWIO_APCS_L3U02_HML3_POSCRD_SPBRCM_BMSK                           0x700
#define HWIO_APCS_L3U02_HML3_POSCRD_SPBRCM_SHFT                             0x8
#define HWIO_APCS_L3U02_HML3_POSCRD_XRDAPRP_BMSK                           0xf0
#define HWIO_APCS_L3U02_HML3_POSCRD_XRDAPRP_SHFT                            0x4
#define HWIO_APCS_L3U02_HML3_POSCRD_SPBRAC_BMSK                             0xe
#define HWIO_APCS_L3U02_HML3_POSCRD_SPBRAC_SHFT                             0x1
#define HWIO_APCS_L3U02_HML3_POSCRD_SPBRAD_BMSK                             0x1
#define HWIO_APCS_L3U02_HML3_POSCRD_SPBRAD_SHFT                             0x0

#define HWIO_APCS_L3U02_HML3_PSCRA_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00007040)
#define HWIO_APCS_L3U02_HML3_PSCRA_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00007040)
#define HWIO_APCS_L3U02_HML3_PSCRA_RMSK                                    0xff
#define HWIO_APCS_L3U02_HML3_PSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_PSCRA_ADDR, HWIO_APCS_L3U02_HML3_PSCRA_RMSK)
#define HWIO_APCS_L3U02_HML3_PSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_PSCRA_ADDR, m)
#define HWIO_APCS_L3U02_HML3_PSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_PSCRA_ADDR,v)
#define HWIO_APCS_L3U02_HML3_PSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_PSCRA_ADDR,m,v,HWIO_APCS_L3U02_HML3_PSCRA_IN)
#define HWIO_APCS_L3U02_HML3_PSCRA_SPARE2_BMSK                             0x80
#define HWIO_APCS_L3U02_HML3_PSCRA_SPARE2_SHFT                              0x7
#define HWIO_APCS_L3U02_HML3_PSCRA_DBQRHS_BMSK                             0x40
#define HWIO_APCS_L3U02_HML3_PSCRA_DBQRHS_SHFT                              0x6
#define HWIO_APCS_L3U02_HML3_PSCRA_PL3SLPIIRP_BMSK                         0x20
#define HWIO_APCS_L3U02_HML3_PSCRA_PL3SLPIIRP_SHFT                          0x5
#define HWIO_APCS_L3U02_HML3_PSCRA_EL3SLPREQ_BMSK                          0x10
#define HWIO_APCS_L3U02_HML3_PSCRA_EL3SLPREQ_SHFT                           0x4
#define HWIO_APCS_L3U02_HML3_PSCRA_EL3DCCLKG1_BMSK                          0x8
#define HWIO_APCS_L3U02_HML3_PSCRA_EL3DCCLKG1_SHFT                          0x3
#define HWIO_APCS_L3U02_HML3_PSCRA_EDCGWLLE_BMSK                            0x4
#define HWIO_APCS_L3U02_HML3_PSCRA_EDCGWLLE_SHFT                            0x2
#define HWIO_APCS_L3U02_HML3_PSCRA_EL3DCCLKG0_BMSK                          0x2
#define HWIO_APCS_L3U02_HML3_PSCRA_EL3DCCLKG0_SHFT                          0x1
#define HWIO_APCS_L3U02_HML3_PSCRA_SPARE_BMSK                               0x1
#define HWIO_APCS_L3U02_HML3_PSCRA_SPARE_SHFT                               0x0

#define HWIO_APCS_L3U02_HML3_PSCRB_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00007044)
#define HWIO_APCS_L3U02_HML3_PSCRB_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00007044)
#define HWIO_APCS_L3U02_HML3_PSCRB_RMSK                              0xffffffff
#define HWIO_APCS_L3U02_HML3_PSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_PSCRB_ADDR, HWIO_APCS_L3U02_HML3_PSCRB_RMSK)
#define HWIO_APCS_L3U02_HML3_PSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_PSCRB_ADDR, m)
#define HWIO_APCS_L3U02_HML3_PSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_PSCRB_ADDR,v)
#define HWIO_APCS_L3U02_HML3_PSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_PSCRB_ADDR,m,v,HWIO_APCS_L3U02_HML3_PSCRB_IN)
#define HWIO_APCS_L3U02_HML3_PSCRB_L3_SLPREQ_CNT_BMSK                0xffff0000
#define HWIO_APCS_L3U02_HML3_PSCRB_L3_SLPREQ_CNT_SHFT                      0x10
#define HWIO_APCS_L3U02_HML3_PSCRB_L3_CLKOFF_CNT_BMSK                    0xffff
#define HWIO_APCS_L3U02_HML3_PSCRB_L3_CLKOFF_CNT_SHFT                       0x0

#define HWIO_APCS_L3U02_HML3_PSCRC_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00005038)
#define HWIO_APCS_L3U02_HML3_PSCRC_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00005038)
#define HWIO_APCS_L3U02_HML3_PSCRC_RMSK                              0xffffffff
#define HWIO_APCS_L3U02_HML3_PSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_PSCRC_ADDR, HWIO_APCS_L3U02_HML3_PSCRC_RMSK)
#define HWIO_APCS_L3U02_HML3_PSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_PSCRC_ADDR, m)
#define HWIO_APCS_L3U02_HML3_PSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_PSCRC_ADDR,v)
#define HWIO_APCS_L3U02_HML3_PSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_PSCRC_ADDR,m,v,HWIO_APCS_L3U02_HML3_PSCRC_IN)
#define HWIO_APCS_L3U02_HML3_PSCRC_SPARE_BMSK                        0xfffc0000
#define HWIO_APCS_L3U02_HML3_PSCRC_SPARE_SHFT                              0x12
#define HWIO_APCS_L3U02_HML3_PSCRC_CLKONDCNT_BMSK                       0x3f000
#define HWIO_APCS_L3U02_HML3_PSCRC_CLKONDCNT_SHFT                           0xc
#define HWIO_APCS_L3U02_HML3_PSCRC_SPARE2_BMSK                            0xc00
#define HWIO_APCS_L3U02_HML3_PSCRC_SPARE2_SHFT                              0xa
#define HWIO_APCS_L3U02_HML3_PSCRC_L3WFDCGDCNT_BMSK                       0x3ff
#define HWIO_APCS_L3U02_HML3_PSCRC_L3WFDCGDCNT_SHFT                         0x0

#define HWIO_APCS_L3U02_HML3_PSCRD_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000503c)
#define HWIO_APCS_L3U02_HML3_PSCRD_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_APCS_L3U02_HML3_PSCRD_RMSK                               0x1ff01ff
#define HWIO_APCS_L3U02_HML3_PSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_PSCRD_ADDR, HWIO_APCS_L3U02_HML3_PSCRD_RMSK)
#define HWIO_APCS_L3U02_HML3_PSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_PSCRD_ADDR, m)
#define HWIO_APCS_L3U02_HML3_PSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_PSCRD_ADDR,v)
#define HWIO_APCS_L3U02_HML3_PSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_PSCRD_ADDR,m,v,HWIO_APCS_L3U02_HML3_PSCRD_IN)
#define HWIO_APCS_L3U02_HML3_PSCRD_DATA_REQ_WINDOW_BMSK               0x1800000
#define HWIO_APCS_L3U02_HML3_PSCRD_DATA_REQ_WINDOW_SHFT                    0x17
#define HWIO_APCS_L3U02_HML3_PSCRD_DATA_REQ_LIMIT_BMSK                 0x700000
#define HWIO_APCS_L3U02_HML3_PSCRD_DATA_REQ_LIMIT_SHFT                     0x14
#define HWIO_APCS_L3U02_HML3_PSCRD_DATA_B2BDLY_BMSK                     0xf0000
#define HWIO_APCS_L3U02_HML3_PSCRD_DATA_B2BDLY_SHFT                        0x10
#define HWIO_APCS_L3U02_HML3_PSCRD_POS_REQ_WINDOW_BMSK                    0x180
#define HWIO_APCS_L3U02_HML3_PSCRD_POS_REQ_WINDOW_SHFT                      0x7
#define HWIO_APCS_L3U02_HML3_PSCRD_POS_REQ_LIMIT_BMSK                      0x70
#define HWIO_APCS_L3U02_HML3_PSCRD_POS_REQ_LIMIT_SHFT                       0x4
#define HWIO_APCS_L3U02_HML3_PSCRD_POS_REQ_B2BDLY_BMSK                      0xf
#define HWIO_APCS_L3U02_HML3_PSCRD_POS_REQ_B2BDLY_SHFT                      0x0

#define HWIO_APCS_L3U02_HML3_RSCTL_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000b008)
#define HWIO_APCS_L3U02_HML3_RSCTL_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000b008)
#define HWIO_APCS_L3U02_HML3_RSCTL_RMSK                              0x80000fff
#define HWIO_APCS_L3U02_HML3_RSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_RSCTL_ADDR, HWIO_APCS_L3U02_HML3_RSCTL_RMSK)
#define HWIO_APCS_L3U02_HML3_RSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_RSCTL_ADDR, m)
#define HWIO_APCS_L3U02_HML3_RSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_RSCTL_ADDR,v)
#define HWIO_APCS_L3U02_HML3_RSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_RSCTL_ADDR,m,v,HWIO_APCS_L3U02_HML3_RSCTL_IN)
#define HWIO_APCS_L3U02_HML3_RSCTL_APB_NSBIT_BMSK                    0x80000000
#define HWIO_APCS_L3U02_HML3_RSCTL_APB_NSBIT_SHFT                          0x1f
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG11_BMSK                        0x800
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG11_SHFT                          0xb
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG10_BMSK                        0x400
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG10_SHFT                          0xa
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG9_BMSK                         0x200
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG9_SHFT                           0x9
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG8_BMSK                         0x100
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG8_SHFT                           0x8
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG7_BMSK                          0x80
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG7_SHFT                           0x7
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG6_BMSK                          0x40
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG6_SHFT                           0x6
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG5_BMSK                          0x20
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG5_SHFT                           0x5
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG4_BMSK                          0x10
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG4_SHFT                           0x4
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG3_BMSK                           0x8
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG3_SHFT                           0x3
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG2_BMSK                           0x4
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG2_SHFT                           0x2
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG1_BMSK                           0x2
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG1_SHFT                           0x1
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG0_BMSK                           0x1
#define HWIO_APCS_L3U02_HML3_RSCTL_EN_NS_RG0_SHFT                           0x0

#define HWIO_APCS_L3U02_HML3_SFAEERR0_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003244)
#define HWIO_APCS_L3U02_HML3_SFAEERR0_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003244)
#define HWIO_APCS_L3U02_HML3_SFAEERR0_RMSK                             0xffffff
#define HWIO_APCS_L3U02_HML3_SFAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_SFAEERR0_ADDR, HWIO_APCS_L3U02_HML3_SFAEERR0_RMSK)
#define HWIO_APCS_L3U02_HML3_SFAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_SFAEERR0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_SFAEERR0_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U02_HML3_SFAEERR0_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U02_HML3_SFAEERR1_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003344)
#define HWIO_APCS_L3U02_HML3_SFAEERR1_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003344)
#define HWIO_APCS_L3U02_HML3_SFAEERR1_RMSK                             0xffffff
#define HWIO_APCS_L3U02_HML3_SFAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_SFAEERR1_ADDR, HWIO_APCS_L3U02_HML3_SFAEERR1_RMSK)
#define HWIO_APCS_L3U02_HML3_SFAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_SFAEERR1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_SFAEERR1_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U02_HML3_SFAEERR1_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U02_HML3_SFTCR_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00005050)
#define HWIO_APCS_L3U02_HML3_SFTCR_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00005050)
#define HWIO_APCS_L3U02_HML3_SFTCR_RMSK                                 0xffff3
#define HWIO_APCS_L3U02_HML3_SFTCR_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_SFTCR_ADDR, HWIO_APCS_L3U02_HML3_SFTCR_RMSK)
#define HWIO_APCS_L3U02_HML3_SFTCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_SFTCR_ADDR, m)
#define HWIO_APCS_L3U02_HML3_SFTCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_SFTCR_ADDR,v)
#define HWIO_APCS_L3U02_HML3_SFTCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_SFTCR_ADDR,m,v,HWIO_APCS_L3U02_HML3_SFTCR_IN)
#define HWIO_APCS_L3U02_HML3_SFTCR_DISSFTPF_BMSK                        0x80000
#define HWIO_APCS_L3U02_HML3_SFTCR_DISSFTPF_SHFT                           0x13
#define HWIO_APCS_L3U02_HML3_SFTCR_ISCOQRTY_BMSK                        0x40000
#define HWIO_APCS_L3U02_HML3_SFTCR_ISCOQRTY_SHFT                           0x12
#define HWIO_APCS_L3U02_HML3_SFTCR_L2SUSP_MODE_BMSK                     0x30000
#define HWIO_APCS_L3U02_HML3_SFTCR_L2SUSP_MODE_SHFT                        0x10
#define HWIO_APCS_L3U02_HML3_SFTCR_SPARE_BMSK                            0xc000
#define HWIO_APCS_L3U02_HML3_SFTCR_SPARE_SHFT                               0xe
#define HWIO_APCS_L3U02_HML3_SFTCR_ESMPH_BMSK                            0x2000
#define HWIO_APCS_L3U02_HML3_SFTCR_ESMPH_SHFT                               0xd
#define HWIO_APCS_L3U02_HML3_SFTCR_L3DATA_IF_NS_BMSK                     0x1000
#define HWIO_APCS_L3U02_HML3_SFTCR_L3DATA_IF_NS_SHFT                        0xc
#define HWIO_APCS_L3U02_HML3_SFTCR_INTRV_IF_VLD_BMSK                      0x800
#define HWIO_APCS_L3U02_HML3_SFTCR_INTRV_IF_VLD_SHFT                        0xb
#define HWIO_APCS_L3U02_HML3_SFTCR_DGRTYCQH_BMSK                          0x400
#define HWIO_APCS_L3U02_HML3_SFTCR_DGRTYCQH_SHFT                            0xa
#define HWIO_APCS_L3U02_HML3_SFTCR_EGRTYSSH_BMSK                          0x200
#define HWIO_APCS_L3U02_HML3_SFTCR_EGRTYSSH_SHFT                            0x9
#define HWIO_APCS_L3U02_HML3_SFTCR_DORUWNP_BMSK                           0x100
#define HWIO_APCS_L3U02_HML3_SFTCR_DORUWNP_SHFT                             0x8
#define HWIO_APCS_L3U02_HML3_SFTCR_SNP_TARGET_REQ_BMSK                     0x80
#define HWIO_APCS_L3U02_HML3_SFTCR_SNP_TARGET_REQ_SHFT                      0x7
#define HWIO_APCS_L3U02_HML3_SFTCR_SNP_TARGET_UP_BMSK                      0x40
#define HWIO_APCS_L3U02_HML3_SFTCR_SNP_TARGET_UP_SHFT                       0x6
#define HWIO_APCS_L3U02_HML3_SFTCR_SNP_TARGET_RD_BMSK                      0x20
#define HWIO_APCS_L3U02_HML3_SFTCR_SNP_TARGET_RD_SHFT                       0x5
#define HWIO_APCS_L3U02_HML3_SFTCR_SNP_TARGET_WR_BMSK                      0x10
#define HWIO_APCS_L3U02_HML3_SFTCR_SNP_TARGET_WR_SHFT                       0x4
#define HWIO_APCS_L3U02_HML3_SFTCR_SFT_MODE_BMSK                            0x3
#define HWIO_APCS_L3U02_HML3_SFTCR_SFT_MODE_SHFT                            0x0

#define HWIO_APCS_L3U02_HML3_SFTPGC0_ADDR                            (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00005254)
#define HWIO_APCS_L3U02_HML3_SFTPGC0_OFFS                            (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00005254)
#define HWIO_APCS_L3U02_HML3_SFTPGC0_RMSK                                 0x707
#define HWIO_APCS_L3U02_HML3_SFTPGC0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_SFTPGC0_ADDR, HWIO_APCS_L3U02_HML3_SFTPGC0_RMSK)
#define HWIO_APCS_L3U02_HML3_SFTPGC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_SFTPGC0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_SFTPGC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_SFTPGC0_ADDR,v)
#define HWIO_APCS_L3U02_HML3_SFTPGC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_SFTPGC0_ADDR,m,v,HWIO_APCS_L3U02_HML3_SFTPGC0_IN)
#define HWIO_APCS_L3U02_HML3_SFTPGC0_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U02_HML3_SFTPGC0_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U02_HML3_SFTPGC0_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U02_HML3_SFTPGC0_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U02_HML3_SFTPGC0_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U02_HML3_SFTPGC0_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U02_HML3_SFTPGC1_ADDR                            (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00005354)
#define HWIO_APCS_L3U02_HML3_SFTPGC1_OFFS                            (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00005354)
#define HWIO_APCS_L3U02_HML3_SFTPGC1_RMSK                                 0x707
#define HWIO_APCS_L3U02_HML3_SFTPGC1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_SFTPGC1_ADDR, HWIO_APCS_L3U02_HML3_SFTPGC1_RMSK)
#define HWIO_APCS_L3U02_HML3_SFTPGC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_SFTPGC1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_SFTPGC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_SFTPGC1_ADDR,v)
#define HWIO_APCS_L3U02_HML3_SFTPGC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_SFTPGC1_ADDR,m,v,HWIO_APCS_L3U02_HML3_SFTPGC1_IN)
#define HWIO_APCS_L3U02_HML3_SFTPGC1_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U02_HML3_SFTPGC1_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U02_HML3_SFTPGC1_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U02_HML3_SFTPGC1_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U02_HML3_SFTPGC1_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U02_HML3_SFTPGC1_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U02_HML3_TAEERR0_ADDR                            (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003240)
#define HWIO_APCS_L3U02_HML3_TAEERR0_OFFS                            (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003240)
#define HWIO_APCS_L3U02_HML3_TAEERR0_RMSK                            0xc00003ff
#define HWIO_APCS_L3U02_HML3_TAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_TAEERR0_ADDR, HWIO_APCS_L3U02_HML3_TAEERR0_RMSK)
#define HWIO_APCS_L3U02_HML3_TAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_TAEERR0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_TAEERR0_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U02_HML3_TAEERR0_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U02_HML3_TAEERR0_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U02_HML3_TAEERR0_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U02_HML3_TAEERR1_ADDR                            (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00003340)
#define HWIO_APCS_L3U02_HML3_TAEERR1_OFFS                            (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00003340)
#define HWIO_APCS_L3U02_HML3_TAEERR1_RMSK                            0xc00003ff
#define HWIO_APCS_L3U02_HML3_TAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_TAEERR1_ADDR, HWIO_APCS_L3U02_HML3_TAEERR1_RMSK)
#define HWIO_APCS_L3U02_HML3_TAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_TAEERR1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_TAEERR1_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U02_HML3_TAEERR1_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U02_HML3_TAEERR1_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U02_HML3_TAEERR1_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U02_HML3_WDCR0_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00006208)
#define HWIO_APCS_L3U02_HML3_WDCR0_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00006208)
#define HWIO_APCS_L3U02_HML3_WDCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U02_HML3_WDCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_WDCR0_ADDR, HWIO_APCS_L3U02_HML3_WDCR0_RMSK)
#define HWIO_APCS_L3U02_HML3_WDCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_WDCR0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_WDCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_WDCR0_ADDR,v)
#define HWIO_APCS_L3U02_HML3_WDCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_WDCR0_ADDR,m,v,HWIO_APCS_L3U02_HML3_WDCR0_IN)
#define HWIO_APCS_L3U02_HML3_WDCR0_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U02_HML3_WDCR0_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U02_HML3_WDCR1_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00006308)
#define HWIO_APCS_L3U02_HML3_WDCR1_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00006308)
#define HWIO_APCS_L3U02_HML3_WDCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U02_HML3_WDCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_WDCR1_ADDR, HWIO_APCS_L3U02_HML3_WDCR1_RMSK)
#define HWIO_APCS_L3U02_HML3_WDCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_WDCR1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_WDCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_WDCR1_ADDR,v)
#define HWIO_APCS_L3U02_HML3_WDCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_WDCR1_ADDR,m,v,HWIO_APCS_L3U02_HML3_WDCR1_IN)
#define HWIO_APCS_L3U02_HML3_WDCR1_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U02_HML3_WDCR1_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U02_HML3_WMCR0_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000620c)
#define HWIO_APCS_L3U02_HML3_WMCR0_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000620c)
#define HWIO_APCS_L3U02_HML3_WMCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U02_HML3_WMCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_WMCR0_ADDR, HWIO_APCS_L3U02_HML3_WMCR0_RMSK)
#define HWIO_APCS_L3U02_HML3_WMCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_WMCR0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_WMCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_WMCR0_ADDR,v)
#define HWIO_APCS_L3U02_HML3_WMCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_WMCR0_ADDR,m,v,HWIO_APCS_L3U02_HML3_WMCR0_IN)
#define HWIO_APCS_L3U02_HML3_WMCR0_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U02_HML3_WMCR0_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U02_HML3_WMCR1_ADDR                              (APCS_L3U02_HML3_CFG_REG_BASE      + 0x0000630c)
#define HWIO_APCS_L3U02_HML3_WMCR1_OFFS                              (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x0000630c)
#define HWIO_APCS_L3U02_HML3_WMCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U02_HML3_WMCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_WMCR1_ADDR, HWIO_APCS_L3U02_HML3_WMCR1_RMSK)
#define HWIO_APCS_L3U02_HML3_WMCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_WMCR1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_WMCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_WMCR1_ADDR,v)
#define HWIO_APCS_L3U02_HML3_WMCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_WMCR1_ADDR,m,v,HWIO_APCS_L3U02_HML3_WMCR1_IN)
#define HWIO_APCS_L3U02_HML3_WMCR1_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U02_HML3_WMCR1_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U02_HML3_TCMAACA0_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00002200)
#define HWIO_APCS_L3U02_HML3_TCMAACA0_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00002200)
#define HWIO_APCS_L3U02_HML3_TCMAACA0_RMSK                           0xff000000
#define HWIO_APCS_L3U02_HML3_TCMAACA0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_TCMAACA0_ADDR, HWIO_APCS_L3U02_HML3_TCMAACA0_RMSK)
#define HWIO_APCS_L3U02_HML3_TCMAACA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_TCMAACA0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_TCMAACA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_TCMAACA0_ADDR,v)
#define HWIO_APCS_L3U02_HML3_TCMAACA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_TCMAACA0_ADDR,m,v,HWIO_APCS_L3U02_HML3_TCMAACA0_IN)
#define HWIO_APCS_L3U02_HML3_TCMAACA0_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U02_HML3_TCMAACA0_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U02_HML3_TCMAACA0_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U02_HML3_TCMAACA0_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U02_HML3_TCMAACB0_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00002204)
#define HWIO_APCS_L3U02_HML3_TCMAACB0_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00002204)
#define HWIO_APCS_L3U02_HML3_TCMAACB0_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U02_HML3_TCMAACB0_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_TCMAACB0_ADDR, HWIO_APCS_L3U02_HML3_TCMAACB0_RMSK)
#define HWIO_APCS_L3U02_HML3_TCMAACB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_TCMAACB0_ADDR, m)
#define HWIO_APCS_L3U02_HML3_TCMAACB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_TCMAACB0_ADDR,v)
#define HWIO_APCS_L3U02_HML3_TCMAACB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_TCMAACB0_ADDR,m,v,HWIO_APCS_L3U02_HML3_TCMAACB0_IN)
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U02_HML3_TCMAACB0_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U02_HML3_TCMAACA1_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00002300)
#define HWIO_APCS_L3U02_HML3_TCMAACA1_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00002300)
#define HWIO_APCS_L3U02_HML3_TCMAACA1_RMSK                           0xff000000
#define HWIO_APCS_L3U02_HML3_TCMAACA1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_TCMAACA1_ADDR, HWIO_APCS_L3U02_HML3_TCMAACA1_RMSK)
#define HWIO_APCS_L3U02_HML3_TCMAACA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_TCMAACA1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_TCMAACA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_TCMAACA1_ADDR,v)
#define HWIO_APCS_L3U02_HML3_TCMAACA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_TCMAACA1_ADDR,m,v,HWIO_APCS_L3U02_HML3_TCMAACA1_IN)
#define HWIO_APCS_L3U02_HML3_TCMAACA1_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U02_HML3_TCMAACA1_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U02_HML3_TCMAACA1_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U02_HML3_TCMAACA1_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U02_HML3_TCMAACB1_ADDR                           (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00002304)
#define HWIO_APCS_L3U02_HML3_TCMAACB1_OFFS                           (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00002304)
#define HWIO_APCS_L3U02_HML3_TCMAACB1_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U02_HML3_TCMAACB1_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_TCMAACB1_ADDR, HWIO_APCS_L3U02_HML3_TCMAACB1_RMSK)
#define HWIO_APCS_L3U02_HML3_TCMAACB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_TCMAACB1_ADDR, m)
#define HWIO_APCS_L3U02_HML3_TCMAACB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_TCMAACB1_ADDR,v)
#define HWIO_APCS_L3U02_HML3_TCMAACB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_TCMAACB1_ADDR,m,v,HWIO_APCS_L3U02_HML3_TCMAACB1_IN)
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U02_HML3_TCMAACB1_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U02_HML3_QBCR_ADDR                               (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00007070)
#define HWIO_APCS_L3U02_HML3_QBCR_OFFS                               (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00007070)
#define HWIO_APCS_L3U02_HML3_QBCR_RMSK                               0xc003ffff
#define HWIO_APCS_L3U02_HML3_QBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_QBCR_ADDR, HWIO_APCS_L3U02_HML3_QBCR_RMSK)
#define HWIO_APCS_L3U02_HML3_QBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_QBCR_ADDR, m)
#define HWIO_APCS_L3U02_HML3_QBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_QBCR_ADDR,v)
#define HWIO_APCS_L3U02_HML3_QBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_QBCR_ADDR,m,v,HWIO_APCS_L3U02_HML3_QBCR_IN)
#define HWIO_APCS_L3U02_HML3_QBCR_QB_TTAG_BMSK                       0xc0000000
#define HWIO_APCS_L3U02_HML3_QBCR_QB_TTAG_SHFT                             0x1e
#define HWIO_APCS_L3U02_HML3_QBCR_BOQ_QB_THRES_BMSK                     0x30000
#define HWIO_APCS_L3U02_HML3_QBCR_BOQ_QB_THRES_SHFT                        0x10
#define HWIO_APCS_L3U02_HML3_QBCR_QOSBEACON_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U02_HML3_QBCR_QOSBEACON_DLY_SHFT                        0x0

#define HWIO_APCS_L3U02_HML3_QCCMCR_ADDR                             (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00004050)
#define HWIO_APCS_L3U02_HML3_QCCMCR_OFFS                             (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00004050)
#define HWIO_APCS_L3U02_HML3_QCCMCR_RMSK                                    0x3
#define HWIO_APCS_L3U02_HML3_QCCMCR_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_QCCMCR_ADDR, HWIO_APCS_L3U02_HML3_QCCMCR_RMSK)
#define HWIO_APCS_L3U02_HML3_QCCMCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_QCCMCR_ADDR, m)
#define HWIO_APCS_L3U02_HML3_QCCMCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_QCCMCR_ADDR,v)
#define HWIO_APCS_L3U02_HML3_QCCMCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_QCCMCR_ADDR,m,v,HWIO_APCS_L3U02_HML3_QCCMCR_IN)
#define HWIO_APCS_L3U02_HML3_QCCMCR_CCMC_SS_BMSK                            0x2
#define HWIO_APCS_L3U02_HML3_QCCMCR_CCMC_SS_SHFT                            0x1
#define HWIO_APCS_L3U02_HML3_QCCMCR_DSBL_CCMC_BMSK                          0x1
#define HWIO_APCS_L3U02_HML3_QCCMCR_DSBL_CCMC_SHFT                          0x0

#define HWIO_APCS_L3U02_HML3_QCCECR_ADDR                             (APCS_L3U02_HML3_CFG_REG_BASE      + 0x00004060)
#define HWIO_APCS_L3U02_HML3_QCCECR_OFFS                             (APCS_L3U02_HML3_CFG_REG_BASE_OFFS + 0x00004060)
#define HWIO_APCS_L3U02_HML3_QCCECR_RMSK                                    0x3
#define HWIO_APCS_L3U02_HML3_QCCECR_IN          \
        in_dword_masked(HWIO_APCS_L3U02_HML3_QCCECR_ADDR, HWIO_APCS_L3U02_HML3_QCCECR_RMSK)
#define HWIO_APCS_L3U02_HML3_QCCECR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U02_HML3_QCCECR_ADDR, m)
#define HWIO_APCS_L3U02_HML3_QCCECR_OUT(v)      \
        out_dword(HWIO_APCS_L3U02_HML3_QCCECR_ADDR,v)
#define HWIO_APCS_L3U02_HML3_QCCECR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U02_HML3_QCCECR_ADDR,m,v,HWIO_APCS_L3U02_HML3_QCCECR_IN)
#define HWIO_APCS_L3U02_HML3_QCCECR_UNIFIED_CCEW_BMSK                       0x2
#define HWIO_APCS_L3U02_HML3_QCCECR_UNIFIED_CCEW_SHFT                       0x1
#define HWIO_APCS_L3U02_HML3_QCCECR_DSBL_CCE_BMSK                           0x1
#define HWIO_APCS_L3U02_HML3_QCCECR_DSBL_CCE_SHFT                           0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U03_HML3_CFG
 *--------------------------------------------------------------------------*/

#define APCS_L3U03_HML3_CFG_REG_BASE                                 (HMSS_QLL_BASE      + 0x00890000)
#define APCS_L3U03_HML3_CFG_REG_BASE_OFFS                            0x00890000

#define HWIO_APCS_L3U03_HML3_ARYCA_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00005110)
#define HWIO_APCS_L3U03_HML3_ARYCA_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00005110)
#define HWIO_APCS_L3U03_HML3_ARYCA_RMSK                              0xffffffff
#define HWIO_APCS_L3U03_HML3_ARYCA_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_ARYCA_ADDR, HWIO_APCS_L3U03_HML3_ARYCA_RMSK)
#define HWIO_APCS_L3U03_HML3_ARYCA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_ARYCA_ADDR, m)
#define HWIO_APCS_L3U03_HML3_ARYCA_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_ARYCA_ADDR,v)
#define HWIO_APCS_L3U03_HML3_ARYCA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_ARYCA_ADDR,m,v,HWIO_APCS_L3U03_HML3_ARYCA_IN)
#define HWIO_APCS_L3U03_HML3_ARYCA_DPWCALT_BMSK                      0xff000000
#define HWIO_APCS_L3U03_HML3_ARYCA_DPWCALT_SHFT                            0x18
#define HWIO_APCS_L3U03_HML3_ARYCA_DPWCDFLT_BMSK                       0xff0000
#define HWIO_APCS_L3U03_HML3_ARYCA_DPWCDFLT_SHFT                           0x10
#define HWIO_APCS_L3U03_HML3_ARYCA_DPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U03_HML3_ARYCA_DPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U03_HML3_ARYCA_DPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U03_HML3_ARYCA_DPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U03_HML3_ARYCB_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00005114)
#define HWIO_APCS_L3U03_HML3_ARYCB_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00005114)
#define HWIO_APCS_L3U03_HML3_ARYCB_RMSK                              0xffffffff
#define HWIO_APCS_L3U03_HML3_ARYCB_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_ARYCB_ADDR, HWIO_APCS_L3U03_HML3_ARYCB_RMSK)
#define HWIO_APCS_L3U03_HML3_ARYCB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_ARYCB_ADDR, m)
#define HWIO_APCS_L3U03_HML3_ARYCB_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_ARYCB_ADDR,v)
#define HWIO_APCS_L3U03_HML3_ARYCB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_ARYCB_ADDR,m,v,HWIO_APCS_L3U03_HML3_ARYCB_IN)
#define HWIO_APCS_L3U03_HML3_ARYCB_APAUSEDLY_BMSK                    0xff000000
#define HWIO_APCS_L3U03_HML3_ARYCB_APAUSEDLY_SHFT                          0x18
#define HWIO_APCS_L3U03_HML3_ARYCB_DPRAALT_BMSK                        0xf00000
#define HWIO_APCS_L3U03_HML3_ARYCB_DPRAALT_SHFT                            0x14
#define HWIO_APCS_L3U03_HML3_ARYCB_DPRADFLT_BMSK                        0xf0000
#define HWIO_APCS_L3U03_HML3_ARYCB_DPRADFLT_SHFT                           0x10
#define HWIO_APCS_L3U03_HML3_ARYCB_TPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U03_HML3_ARYCB_TPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U03_HML3_ARYCB_TPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U03_HML3_ARYCB_TPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U03_HML3_ARYCC_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00005118)
#define HWIO_APCS_L3U03_HML3_ARYCC_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00005118)
#define HWIO_APCS_L3U03_HML3_ARYCC_RMSK                                     0x7
#define HWIO_APCS_L3U03_HML3_ARYCC_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_ARYCC_ADDR, HWIO_APCS_L3U03_HML3_ARYCC_RMSK)
#define HWIO_APCS_L3U03_HML3_ARYCC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_ARYCC_ADDR, m)
#define HWIO_APCS_L3U03_HML3_ARYCC_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_ARYCC_ADDR,v)
#define HWIO_APCS_L3U03_HML3_ARYCC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_ARYCC_ADDR,m,v,HWIO_APCS_L3U03_HML3_ARYCC_IN)
#define HWIO_APCS_L3U03_HML3_ARYCC_DALARY_BMSK                              0x7
#define HWIO_APCS_L3U03_HML3_ARYCC_DALARY_SHFT                              0x0

#define HWIO_APCS_L3U03_HML3_ASTCA0_ADDR                             (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00006210)
#define HWIO_APCS_L3U03_HML3_ASTCA0_OFFS                             (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00006210)
#define HWIO_APCS_L3U03_HML3_ASTCA0_RMSK                             0xffffffff
#define HWIO_APCS_L3U03_HML3_ASTCA0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_ASTCA0_ADDR, HWIO_APCS_L3U03_HML3_ASTCA0_RMSK)
#define HWIO_APCS_L3U03_HML3_ASTCA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_ASTCA0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_ASTCA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_ASTCA0_ADDR,v)
#define HWIO_APCS_L3U03_HML3_ASTCA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_ASTCA0_ADDR,m,v,HWIO_APCS_L3U03_HML3_ASTCA0_IN)
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U03_HML3_ASTCA0_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U03_HML3_ASTCA0_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U03_HML3_ASTCA0_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U03_HML3_ASTCA0_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U03_HML3_ASTCA0_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U03_HML3_ASTCA0_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U03_HML3_ASTCA0_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U03_HML3_ASTCA0_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U03_HML3_ASTCA0_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U03_HML3_ASTCA1_ADDR                             (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00006310)
#define HWIO_APCS_L3U03_HML3_ASTCA1_OFFS                             (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00006310)
#define HWIO_APCS_L3U03_HML3_ASTCA1_RMSK                             0xffffffff
#define HWIO_APCS_L3U03_HML3_ASTCA1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_ASTCA1_ADDR, HWIO_APCS_L3U03_HML3_ASTCA1_RMSK)
#define HWIO_APCS_L3U03_HML3_ASTCA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_ASTCA1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_ASTCA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_ASTCA1_ADDR,v)
#define HWIO_APCS_L3U03_HML3_ASTCA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_ASTCA1_ADDR,m,v,HWIO_APCS_L3U03_HML3_ASTCA1_IN)
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U03_HML3_ASTCA1_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U03_HML3_ASTCA1_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U03_HML3_ASTCA1_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U03_HML3_ASTCA1_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U03_HML3_ASTCA1_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U03_HML3_ASTCA1_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U03_HML3_ASTCA1_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U03_HML3_ASTCA1_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U03_HML3_ASTCA1_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U03_HML3_ASTCB0_ADDR                             (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00006214)
#define HWIO_APCS_L3U03_HML3_ASTCB0_OFFS                             (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00006214)
#define HWIO_APCS_L3U03_HML3_ASTCB0_RMSK                                  0xfff
#define HWIO_APCS_L3U03_HML3_ASTCB0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_ASTCB0_ADDR, HWIO_APCS_L3U03_HML3_ASTCB0_RMSK)
#define HWIO_APCS_L3U03_HML3_ASTCB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_ASTCB0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_ASTCB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_ASTCB0_ADDR,v)
#define HWIO_APCS_L3U03_HML3_ASTCB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_ASTCB0_ADDR,m,v,HWIO_APCS_L3U03_HML3_ASTCB0_IN)
#define HWIO_APCS_L3U03_HML3_ASTCB0_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U03_HML3_ASTCB0_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U03_HML3_ASTCB1_ADDR                             (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00006314)
#define HWIO_APCS_L3U03_HML3_ASTCB1_OFFS                             (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00006314)
#define HWIO_APCS_L3U03_HML3_ASTCB1_RMSK                                  0xfff
#define HWIO_APCS_L3U03_HML3_ASTCB1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_ASTCB1_ADDR, HWIO_APCS_L3U03_HML3_ASTCB1_RMSK)
#define HWIO_APCS_L3U03_HML3_ASTCB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_ASTCB1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_ASTCB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_ASTCB1_ADDR,v)
#define HWIO_APCS_L3U03_HML3_ASTCB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_ASTCB1_ADDR,m,v,HWIO_APCS_L3U03_HML3_ASTCB1_IN)
#define HWIO_APCS_L3U03_HML3_ASTCB1_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U03_HML3_ASTCB1_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U03_HML3_CJSCTL_ADDR                             (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000a000)
#define HWIO_APCS_L3U03_HML3_CJSCTL_OFFS                             (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_APCS_L3U03_HML3_CJSCTL_RMSK                              0x73fff7f
#define HWIO_APCS_L3U03_HML3_CJSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CJSCTL_ADDR, HWIO_APCS_L3U03_HML3_CJSCTL_RMSK)
#define HWIO_APCS_L3U03_HML3_CJSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CJSCTL_ADDR, m)
#define HWIO_APCS_L3U03_HML3_CJSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_CJSCTL_ADDR,v)
#define HWIO_APCS_L3U03_HML3_CJSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_CJSCTL_ADDR,m,v,HWIO_APCS_L3U03_HML3_CJSCTL_IN)
#define HWIO_APCS_L3U03_HML3_CJSCTL_JTR_STOP_CNT_BMSK                 0x7000000
#define HWIO_APCS_L3U03_HML3_CJSCTL_JTR_STOP_CNT_SHFT                      0x18
#define HWIO_APCS_L3U03_HML3_CJSCTL_JTR_TRIG_CNT_BMSK                  0x3fff00
#define HWIO_APCS_L3U03_HML3_CJSCTL_JTR_TRIG_CNT_SHFT                       0x8
#define HWIO_APCS_L3U03_HML3_CJSCTL_JTR_STOP_MODE_BMSK                     0x60
#define HWIO_APCS_L3U03_HML3_CJSCTL_JTR_STOP_MODE_SHFT                      0x5
#define HWIO_APCS_L3U03_HML3_CJSCTL_JTR_RETAIN_BMSK                        0x10
#define HWIO_APCS_L3U03_HML3_CJSCTL_JTR_RETAIN_SHFT                         0x4
#define HWIO_APCS_L3U03_HML3_CJSCTL_JTR_STRT_MODE_BMSK                      0xc
#define HWIO_APCS_L3U03_HML3_CJSCTL_JTR_STRT_MODE_SHFT                      0x2
#define HWIO_APCS_L3U03_HML3_CJSCTL_JTR_SENS_RST_BMSK                       0x2
#define HWIO_APCS_L3U03_HML3_CJSCTL_JTR_SENS_RST_SHFT                       0x1
#define HWIO_APCS_L3U03_HML3_CJSCTL_JTR_SENS_EN_BMSK                        0x1
#define HWIO_APCS_L3U03_HML3_CJSCTL_JTR_SENS_EN_SHFT                        0x0

#define HWIO_APCS_L3U03_HML3_CJSD0_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000a008)
#define HWIO_APCS_L3U03_HML3_CJSD0_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_APCS_L3U03_HML3_CJSD0_RMSK                              0xffffffff
#define HWIO_APCS_L3U03_HML3_CJSD0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CJSD0_ADDR, HWIO_APCS_L3U03_HML3_CJSD0_RMSK)
#define HWIO_APCS_L3U03_HML3_CJSD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CJSD0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_CJSD0_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U03_HML3_CJSD0_DATA_SHFT                                0x0

#define HWIO_APCS_L3U03_HML3_CJSD1_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000a00c)
#define HWIO_APCS_L3U03_HML3_CJSD1_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_APCS_L3U03_HML3_CJSD1_RMSK                              0xffffffff
#define HWIO_APCS_L3U03_HML3_CJSD1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CJSD1_ADDR, HWIO_APCS_L3U03_HML3_CJSD1_RMSK)
#define HWIO_APCS_L3U03_HML3_CJSD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CJSD1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_CJSD1_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U03_HML3_CJSD1_DATA_SHFT                                0x0

#define HWIO_APCS_L3U03_HML3_CJSD2_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000a010)
#define HWIO_APCS_L3U03_HML3_CJSD2_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_APCS_L3U03_HML3_CJSD2_RMSK                              0xffffffff
#define HWIO_APCS_L3U03_HML3_CJSD2_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CJSD2_ADDR, HWIO_APCS_L3U03_HML3_CJSD2_RMSK)
#define HWIO_APCS_L3U03_HML3_CJSD2_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CJSD2_ADDR, m)
#define HWIO_APCS_L3U03_HML3_CJSD2_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U03_HML3_CJSD2_DATA_SHFT                                0x0

#define HWIO_APCS_L3U03_HML3_CJSD3_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000a014)
#define HWIO_APCS_L3U03_HML3_CJSD3_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_APCS_L3U03_HML3_CJSD3_RMSK                              0xffffffff
#define HWIO_APCS_L3U03_HML3_CJSD3_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CJSD3_ADDR, HWIO_APCS_L3U03_HML3_CJSD3_RMSK)
#define HWIO_APCS_L3U03_HML3_CJSD3_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CJSD3_ADDR, m)
#define HWIO_APCS_L3U03_HML3_CJSD3_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U03_HML3_CJSD3_DATA_SHFT                                0x0

#define HWIO_APCS_L3U03_HML3_CJSD4_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000a018)
#define HWIO_APCS_L3U03_HML3_CJSD4_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000a018)
#define HWIO_APCS_L3U03_HML3_CJSD4_RMSK                              0xffffffff
#define HWIO_APCS_L3U03_HML3_CJSD4_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CJSD4_ADDR, HWIO_APCS_L3U03_HML3_CJSD4_RMSK)
#define HWIO_APCS_L3U03_HML3_CJSD4_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CJSD4_ADDR, m)
#define HWIO_APCS_L3U03_HML3_CJSD4_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U03_HML3_CJSD4_DATA_SHFT                                0x0

#define HWIO_APCS_L3U03_HML3_CJSD5_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000a01c)
#define HWIO_APCS_L3U03_HML3_CJSD5_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000a01c)
#define HWIO_APCS_L3U03_HML3_CJSD5_RMSK                              0xffffffff
#define HWIO_APCS_L3U03_HML3_CJSD5_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CJSD5_ADDR, HWIO_APCS_L3U03_HML3_CJSD5_RMSK)
#define HWIO_APCS_L3U03_HML3_CJSD5_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CJSD5_ADDR, m)
#define HWIO_APCS_L3U03_HML3_CJSD5_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U03_HML3_CJSD5_DATA_SHFT                                0x0

#define HWIO_APCS_L3U03_HML3_CR0_ADDR                                (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00005200)
#define HWIO_APCS_L3U03_HML3_CR0_OFFS                                (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00005200)
#define HWIO_APCS_L3U03_HML3_CR0_RMSK                                      0x1f
#define HWIO_APCS_L3U03_HML3_CR0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CR0_ADDR, HWIO_APCS_L3U03_HML3_CR0_RMSK)
#define HWIO_APCS_L3U03_HML3_CR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CR0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_CR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_CR0_ADDR,v)
#define HWIO_APCS_L3U03_HML3_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_CR0_ADDR,m,v,HWIO_APCS_L3U03_HML3_CR0_IN)
#define HWIO_APCS_L3U03_HML3_CR0_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U03_HML3_CR0_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U03_HML3_CR0_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U03_HML3_CR0_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U03_HML3_CR0_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U03_HML3_CR0_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U03_HML3_CR0_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U03_HML3_CR0_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U03_HML3_CR0_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U03_HML3_CR0_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U03_HML3_CR1_ADDR                                (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00005300)
#define HWIO_APCS_L3U03_HML3_CR1_OFFS                                (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00005300)
#define HWIO_APCS_L3U03_HML3_CR1_RMSK                                      0x1f
#define HWIO_APCS_L3U03_HML3_CR1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CR1_ADDR, HWIO_APCS_L3U03_HML3_CR1_RMSK)
#define HWIO_APCS_L3U03_HML3_CR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CR1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_CR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_CR1_ADDR,v)
#define HWIO_APCS_L3U03_HML3_CR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_CR1_ADDR,m,v,HWIO_APCS_L3U03_HML3_CR1_IN)
#define HWIO_APCS_L3U03_HML3_CR1_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U03_HML3_CR1_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U03_HML3_CR1_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U03_HML3_CR1_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U03_HML3_CR1_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U03_HML3_CR1_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U03_HML3_CR1_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U03_HML3_CR1_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U03_HML3_CR1_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U03_HML3_CR1_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U03_HML3_CRA_ADDR                                (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00007020)
#define HWIO_APCS_L3U03_HML3_CRA_OFFS                                (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00007020)
#define HWIO_APCS_L3U03_HML3_CRA_RMSK                                0xffffc03d
#define HWIO_APCS_L3U03_HML3_CRA_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CRA_ADDR, HWIO_APCS_L3U03_HML3_CRA_RMSK)
#define HWIO_APCS_L3U03_HML3_CRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CRA_ADDR, m)
#define HWIO_APCS_L3U03_HML3_CRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_CRA_ADDR,v)
#define HWIO_APCS_L3U03_HML3_CRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_CRA_ADDR,m,v,HWIO_APCS_L3U03_HML3_CRA_IN)
#define HWIO_APCS_L3U03_HML3_CRA_SPARE_BMSK                          0xe0000000
#define HWIO_APCS_L3U03_HML3_CRA_SPARE_SHFT                                0x1d
#define HWIO_APCS_L3U03_HML3_CRA_QID_ECC_BMSK                        0x10000000
#define HWIO_APCS_L3U03_HML3_CRA_QID_ECC_SHFT                              0x1c
#define HWIO_APCS_L3U03_HML3_CRA_QID_CE_SEQ_BMSK                      0x8000000
#define HWIO_APCS_L3U03_HML3_CRA_QID_CE_SEQ_SHFT                           0x1b
#define HWIO_APCS_L3U03_HML3_CRA_RD_SNP_RD_TIME_BMSK                  0x4000000
#define HWIO_APCS_L3U03_HML3_CRA_RD_SNP_RD_TIME_SHFT                       0x1a
#define HWIO_APCS_L3U03_HML3_CRA_FAPSHA_BMSK                          0x2000000
#define HWIO_APCS_L3U03_HML3_CRA_FAPSHA_SHFT                               0x19
#define HWIO_APCS_L3U03_HML3_CRA_BLOCK_TUE_BMSK                       0x1000000
#define HWIO_APCS_L3U03_HML3_CRA_BLOCK_TUE_SHFT                            0x18
#define HWIO_APCS_L3U03_HML3_CRA_SFT_CE_SEQ_BMSK                       0x800000
#define HWIO_APCS_L3U03_HML3_CRA_SFT_CE_SEQ_SHFT                           0x17
#define HWIO_APCS_L3U03_HML3_CRA_DCH_INV0_BMSK                         0x400000
#define HWIO_APCS_L3U03_HML3_CRA_DCH_INV0_SHFT                             0x16
#define HWIO_APCS_L3U03_HML3_CRA_DCH_INV1_BMSK                         0x200000
#define HWIO_APCS_L3U03_HML3_CRA_DCH_INV1_SHFT                             0x15
#define HWIO_APCS_L3U03_HML3_CRA_DETC_BMSK                             0x100000
#define HWIO_APCS_L3U03_HML3_CRA_DETC_SHFT                                 0x14
#define HWIO_APCS_L3U03_HML3_CRA_AMVSMC_BMSK                            0x80000
#define HWIO_APCS_L3U03_HML3_CRA_AMVSMC_SHFT                               0x13
#define HWIO_APCS_L3U03_HML3_CRA_DCIALL_SFT_BMSK                        0x40000
#define HWIO_APCS_L3U03_HML3_CRA_DCIALL_SFT_SHFT                           0x12
#define HWIO_APCS_L3U03_HML3_CRA_TAG_ECC_BMSK                           0x20000
#define HWIO_APCS_L3U03_HML3_CRA_TAG_ECC_SHFT                              0x11
#define HWIO_APCS_L3U03_HML3_CRA_TAG_CE_SEQ_BMSK                        0x10000
#define HWIO_APCS_L3U03_HML3_CRA_TAG_CE_SEQ_SHFT                           0x10
#define HWIO_APCS_L3U03_HML3_CRA_DATA_ECC_BMSK                           0x8000
#define HWIO_APCS_L3U03_HML3_CRA_DATA_ECC_SHFT                              0xf
#define HWIO_APCS_L3U03_HML3_CRA_ENFGECCDAT_BMSK                         0x4000
#define HWIO_APCS_L3U03_HML3_CRA_ENFGECCDAT_SHFT                            0xe
#define HWIO_APCS_L3U03_HML3_CRA_CO_REQ_TIME_BMSK                          0x30
#define HWIO_APCS_L3U03_HML3_CRA_CO_REQ_TIME_SHFT                           0x4
#define HWIO_APCS_L3U03_HML3_CRA_WR_MISS_RD_TIME_BMSK                       0x8
#define HWIO_APCS_L3U03_HML3_CRA_WR_MISS_RD_TIME_SHFT                       0x3
#define HWIO_APCS_L3U03_HML3_CRA_RD_MISS_RD_TIME_BMSK                       0x4
#define HWIO_APCS_L3U03_HML3_CRA_RD_MISS_RD_TIME_SHFT                       0x2
#define HWIO_APCS_L3U03_HML3_CRA_EARLY_RD_BMSK                              0x1
#define HWIO_APCS_L3U03_HML3_CRA_EARLY_RD_SHFT                              0x0

#define HWIO_APCS_L3U03_HML3_CRB_ADDR                                (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00007024)
#define HWIO_APCS_L3U03_HML3_CRB_OFFS                                (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00007024)
#define HWIO_APCS_L3U03_HML3_CRB_RMSK                                    0xffe0
#define HWIO_APCS_L3U03_HML3_CRB_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CRB_ADDR, HWIO_APCS_L3U03_HML3_CRB_RMSK)
#define HWIO_APCS_L3U03_HML3_CRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CRB_ADDR, m)
#define HWIO_APCS_L3U03_HML3_CRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_CRB_ADDR,v)
#define HWIO_APCS_L3U03_HML3_CRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_CRB_ADDR,m,v,HWIO_APCS_L3U03_HML3_CRB_IN)
#define HWIO_APCS_L3U03_HML3_CRB_SPARE_BMSK                              0xff80
#define HWIO_APCS_L3U03_HML3_CRB_SPARE_SHFT                                 0x7
#define HWIO_APCS_L3U03_HML3_CRB_RTY_BACKOFF_BMSK                          0x60
#define HWIO_APCS_L3U03_HML3_CRB_RTY_BACKOFF_SHFT                           0x5

#define HWIO_APCS_L3U03_HML3_CRD_ADDR                                (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000702c)
#define HWIO_APCS_L3U03_HML3_CRD_OFFS                                (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000702c)
#define HWIO_APCS_L3U03_HML3_CRD_RMSK                                   0x10001
#define HWIO_APCS_L3U03_HML3_CRD_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CRD_ADDR, HWIO_APCS_L3U03_HML3_CRD_RMSK)
#define HWIO_APCS_L3U03_HML3_CRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_CRD_ADDR, m)
#define HWIO_APCS_L3U03_HML3_CRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_CRD_ADDR,v)
#define HWIO_APCS_L3U03_HML3_CRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_CRD_ADDR,m,v,HWIO_APCS_L3U03_HML3_CRD_IN)
#define HWIO_APCS_L3U03_HML3_CRD_PL3APOS_BMSK                           0x10000
#define HWIO_APCS_L3U03_HML3_CRD_PL3APOS_SHFT                              0x10
#define HWIO_APCS_L3U03_HML3_CRD_DDCIALL_BMSK                               0x1
#define HWIO_APCS_L3U03_HML3_CRD_DDCIALL_SHFT                               0x0

#define HWIO_APCS_L3U03_HML3_DAEERR0_ADDR                            (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000324c)
#define HWIO_APCS_L3U03_HML3_DAEERR0_OFFS                            (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000324c)
#define HWIO_APCS_L3U03_HML3_DAEERR0_RMSK                               0xfffff
#define HWIO_APCS_L3U03_HML3_DAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DAEERR0_ADDR, HWIO_APCS_L3U03_HML3_DAEERR0_RMSK)
#define HWIO_APCS_L3U03_HML3_DAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DAEERR0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DAEERR0_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U03_HML3_DAEERR0_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U03_HML3_DAEERR1_ADDR                            (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000334c)
#define HWIO_APCS_L3U03_HML3_DAEERR1_OFFS                            (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000334c)
#define HWIO_APCS_L3U03_HML3_DAEERR1_RMSK                               0xfffff
#define HWIO_APCS_L3U03_HML3_DAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DAEERR1_ADDR, HWIO_APCS_L3U03_HML3_DAEERR1_RMSK)
#define HWIO_APCS_L3U03_HML3_DAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DAEERR1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DAEERR1_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U03_HML3_DAEERR1_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U03_HML3_DCRSWCR_ADDR                            (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003000)
#define HWIO_APCS_L3U03_HML3_DCRSWCR_OFFS                            (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003000)
#define HWIO_APCS_L3U03_HML3_DCRSWCR_RMSK                                 0xfff
#define HWIO_APCS_L3U03_HML3_DCRSWCR_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWCR_ADDR, HWIO_APCS_L3U03_HML3_DCRSWCR_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWCR_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_DCRSWCR_ADDR,v)
#define HWIO_APCS_L3U03_HML3_DCRSWCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_DCRSWCR_ADDR,m,v,HWIO_APCS_L3U03_HML3_DCRSWCR_IN)
#define HWIO_APCS_L3U03_HML3_DCRSWCR_SFTBID_BMSK                          0xc00
#define HWIO_APCS_L3U03_HML3_DCRSWCR_SFTBID_SHFT                            0xa
#define HWIO_APCS_L3U03_HML3_DCRSWCR_SFTPID_BMSK                          0x3f0
#define HWIO_APCS_L3U03_HML3_DCRSWCR_SFTPID_SHFT                            0x4
#define HWIO_APCS_L3U03_HML3_DCRSWCR_SPARE_BMSK                             0x8
#define HWIO_APCS_L3U03_HML3_DCRSWCR_SPARE_SHFT                             0x3
#define HWIO_APCS_L3U03_HML3_DCRSWCR_CVFS_BMSK                              0x4
#define HWIO_APCS_L3U03_HML3_DCRSWCR_CVFS_SHFT                              0x2
#define HWIO_APCS_L3U03_HML3_DCRSWCR_BYPTECC_BMSK                           0x2
#define HWIO_APCS_L3U03_HML3_DCRSWCR_BYPTECC_SHFT                           0x1
#define HWIO_APCS_L3U03_HML3_DCRSWCR_BYPDECC_BMSK                           0x1
#define HWIO_APCS_L3U03_HML3_DCRSWCR_BYPDECC_SHFT                           0x0

#define HWIO_APCS_L3U03_HML3_DCRSWDA0_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003200)
#define HWIO_APCS_L3U03_HML3_DCRSWDA0_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003200)
#define HWIO_APCS_L3U03_HML3_DCRSWDA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDA0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDA0_ADDR, HWIO_APCS_L3U03_HML3_DCRSWDA0_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWDA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDA0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWDA0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDA0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U03_HML3_DCRSWDA1_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003300)
#define HWIO_APCS_L3U03_HML3_DCRSWDA1_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003300)
#define HWIO_APCS_L3U03_HML3_DCRSWDA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDA1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDA1_ADDR, HWIO_APCS_L3U03_HML3_DCRSWDA1_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWDA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDA1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWDA1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDA1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U03_HML3_DCRSWDB0_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003204)
#define HWIO_APCS_L3U03_HML3_DCRSWDB0_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003204)
#define HWIO_APCS_L3U03_HML3_DCRSWDB0_RMSK                           0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDB0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDB0_ADDR, HWIO_APCS_L3U03_HML3_DCRSWDB0_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWDB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDB0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWDB0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDB0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U03_HML3_DCRSWDB1_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003304)
#define HWIO_APCS_L3U03_HML3_DCRSWDB1_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003304)
#define HWIO_APCS_L3U03_HML3_DCRSWDB1_RMSK                           0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDB1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDB1_ADDR, HWIO_APCS_L3U03_HML3_DCRSWDB1_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWDB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDB1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWDB1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDB1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U03_HML3_DCRSWDC0_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003208)
#define HWIO_APCS_L3U03_HML3_DCRSWDC0_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003208)
#define HWIO_APCS_L3U03_HML3_DCRSWDC0_RMSK                           0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDC0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDC0_ADDR, HWIO_APCS_L3U03_HML3_DCRSWDC0_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWDC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDC0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWDC0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDC0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U03_HML3_DCRSWDC1_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003308)
#define HWIO_APCS_L3U03_HML3_DCRSWDC1_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003308)
#define HWIO_APCS_L3U03_HML3_DCRSWDC1_RMSK                           0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDC1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDC1_ADDR, HWIO_APCS_L3U03_HML3_DCRSWDC1_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWDC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDC1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWDC1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDC1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U03_HML3_DCRSWDD0_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000320c)
#define HWIO_APCS_L3U03_HML3_DCRSWDD0_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000320c)
#define HWIO_APCS_L3U03_HML3_DCRSWDD0_RMSK                           0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDD0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDD0_ADDR, HWIO_APCS_L3U03_HML3_DCRSWDD0_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWDD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDD0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWDD0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDD0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U03_HML3_DCRSWDD1_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000330c)
#define HWIO_APCS_L3U03_HML3_DCRSWDD1_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000330c)
#define HWIO_APCS_L3U03_HML3_DCRSWDD1_RMSK                           0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDD1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDD1_ADDR, HWIO_APCS_L3U03_HML3_DCRSWDD1_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWDD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDD1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWDD1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWDD1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U03_HML3_DCRSWDE0_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003210)
#define HWIO_APCS_L3U03_HML3_DCRSWDE0_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003210)
#define HWIO_APCS_L3U03_HML3_DCRSWDE0_RMSK                              0x1ffff
#define HWIO_APCS_L3U03_HML3_DCRSWDE0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDE0_ADDR, HWIO_APCS_L3U03_HML3_DCRSWDE0_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWDE0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDE0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWDE0_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U03_HML3_DCRSWDE0_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U03_HML3_DCRSWDE0_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U03_HML3_DCRSWDE0_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U03_HML3_DCRSWDE0_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U03_HML3_DCRSWDE0_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U03_HML3_DCRSWDE1_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003310)
#define HWIO_APCS_L3U03_HML3_DCRSWDE1_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003310)
#define HWIO_APCS_L3U03_HML3_DCRSWDE1_RMSK                              0x1ffff
#define HWIO_APCS_L3U03_HML3_DCRSWDE1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDE1_ADDR, HWIO_APCS_L3U03_HML3_DCRSWDE1_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWDE1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWDE1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWDE1_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U03_HML3_DCRSWDE1_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U03_HML3_DCRSWDE1_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U03_HML3_DCRSWDE1_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U03_HML3_DCRSWDE1_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U03_HML3_DCRSWDE1_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U03_HML3_DCRSWTA0_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003218)
#define HWIO_APCS_L3U03_HML3_DCRSWTA0_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003218)
#define HWIO_APCS_L3U03_HML3_DCRSWTA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWTA0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWTA0_ADDR, HWIO_APCS_L3U03_HML3_DCRSWTA0_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWTA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWTA0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWTA0_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U03_HML3_DCRSWTA0_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U03_HML3_DCRSWTA0_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U03_HML3_DCRSWTA0_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U03_HML3_DCRSWTA1_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003318)
#define HWIO_APCS_L3U03_HML3_DCRSWTA1_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003318)
#define HWIO_APCS_L3U03_HML3_DCRSWTA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U03_HML3_DCRSWTA1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWTA1_ADDR, HWIO_APCS_L3U03_HML3_DCRSWTA1_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWTA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWTA1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWTA1_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U03_HML3_DCRSWTA1_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U03_HML3_DCRSWTA1_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U03_HML3_DCRSWTA1_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U03_HML3_DCRSWTB0_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000321c)
#define HWIO_APCS_L3U03_HML3_DCRSWTB0_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000321c)
#define HWIO_APCS_L3U03_HML3_DCRSWTB0_RMSK                           0x7fffff00
#define HWIO_APCS_L3U03_HML3_DCRSWTB0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWTB0_ADDR, HWIO_APCS_L3U03_HML3_DCRSWTB0_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWTB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWTB0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWTB0_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U03_HML3_DCRSWTB0_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U03_HML3_DCRSWTB1_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000331c)
#define HWIO_APCS_L3U03_HML3_DCRSWTB1_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000331c)
#define HWIO_APCS_L3U03_HML3_DCRSWTB1_RMSK                           0x7fffff00
#define HWIO_APCS_L3U03_HML3_DCRSWTB1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWTB1_ADDR, HWIO_APCS_L3U03_HML3_DCRSWTB1_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWTB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWTB1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWTB1_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U03_HML3_DCRSWTB1_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U03_HML3_DCRSWTC0_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003220)
#define HWIO_APCS_L3U03_HML3_DCRSWTC0_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003220)
#define HWIO_APCS_L3U03_HML3_DCRSWTC0_RMSK                              0xfffff
#define HWIO_APCS_L3U03_HML3_DCRSWTC0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWTC0_ADDR, HWIO_APCS_L3U03_HML3_DCRSWTC0_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWTC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWTC0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWTC0_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U03_HML3_DCRSWTC0_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U03_HML3_DCRSWTC1_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003320)
#define HWIO_APCS_L3U03_HML3_DCRSWTC1_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003320)
#define HWIO_APCS_L3U03_HML3_DCRSWTC1_RMSK                              0xfffff
#define HWIO_APCS_L3U03_HML3_DCRSWTC1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWTC1_ADDR, HWIO_APCS_L3U03_HML3_DCRSWTC1_RMSK)
#define HWIO_APCS_L3U03_HML3_DCRSWTC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_DCRSWTC1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_DCRSWTC1_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U03_HML3_DCRSWTC1_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U03_HML3_FAICCRA0_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00002208)
#define HWIO_APCS_L3U03_HML3_FAICCRA0_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00002208)
#define HWIO_APCS_L3U03_HML3_FAICCRA0_RMSK                            0xfffffff
#define HWIO_APCS_L3U03_HML3_FAICCRA0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICCRA0_ADDR, HWIO_APCS_L3U03_HML3_FAICCRA0_RMSK)
#define HWIO_APCS_L3U03_HML3_FAICCRA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICCRA0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_FAICCRA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_FAICCRA0_ADDR,v)
#define HWIO_APCS_L3U03_HML3_FAICCRA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_FAICCRA0_ADDR,m,v,HWIO_APCS_L3U03_HML3_FAICCRA0_IN)
#define HWIO_APCS_L3U03_HML3_FAICCRA0_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U03_HML3_FAICCRA0_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U03_HML3_FAICCRA1_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00002308)
#define HWIO_APCS_L3U03_HML3_FAICCRA1_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00002308)
#define HWIO_APCS_L3U03_HML3_FAICCRA1_RMSK                            0xfffffff
#define HWIO_APCS_L3U03_HML3_FAICCRA1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICCRA1_ADDR, HWIO_APCS_L3U03_HML3_FAICCRA1_RMSK)
#define HWIO_APCS_L3U03_HML3_FAICCRA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICCRA1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_FAICCRA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_FAICCRA1_ADDR,v)
#define HWIO_APCS_L3U03_HML3_FAICCRA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_FAICCRA1_ADDR,m,v,HWIO_APCS_L3U03_HML3_FAICCRA1_IN)
#define HWIO_APCS_L3U03_HML3_FAICCRA1_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U03_HML3_FAICCRA1_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U03_HML3_FAICCRB0_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000220c)
#define HWIO_APCS_L3U03_HML3_FAICCRB0_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000220c)
#define HWIO_APCS_L3U03_HML3_FAICCRB0_RMSK                           0xfffeffff
#define HWIO_APCS_L3U03_HML3_FAICCRB0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICCRB0_ADDR, HWIO_APCS_L3U03_HML3_FAICCRB0_RMSK)
#define HWIO_APCS_L3U03_HML3_FAICCRB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICCRB0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_FAICCRB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_FAICCRB0_ADDR,v)
#define HWIO_APCS_L3U03_HML3_FAICCRB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_FAICCRB0_ADDR,m,v,HWIO_APCS_L3U03_HML3_FAICCRB0_IN)
#define HWIO_APCS_L3U03_HML3_FAICCRB0_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U03_HML3_FAICCRB0_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U03_HML3_FAICCRB0_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U03_HML3_FAICCRB0_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U03_HML3_FAICCRB0_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U03_HML3_FAICCRB0_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U03_HML3_FAICCRB0_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U03_HML3_FAICCRB1_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000230c)
#define HWIO_APCS_L3U03_HML3_FAICCRB1_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000230c)
#define HWIO_APCS_L3U03_HML3_FAICCRB1_RMSK                           0xfffeffff
#define HWIO_APCS_L3U03_HML3_FAICCRB1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICCRB1_ADDR, HWIO_APCS_L3U03_HML3_FAICCRB1_RMSK)
#define HWIO_APCS_L3U03_HML3_FAICCRB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICCRB1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_FAICCRB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_FAICCRB1_ADDR,v)
#define HWIO_APCS_L3U03_HML3_FAICCRB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_FAICCRB1_ADDR,m,v,HWIO_APCS_L3U03_HML3_FAICCRB1_IN)
#define HWIO_APCS_L3U03_HML3_FAICCRB1_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U03_HML3_FAICCRB1_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U03_HML3_FAICCRB1_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U03_HML3_FAICCRB1_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U03_HML3_FAICCRB1_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U03_HML3_FAICCRB1_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U03_HML3_FAICCRB1_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U03_HML3_FAICCRC0_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00002210)
#define HWIO_APCS_L3U03_HML3_FAICCRC0_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00002210)
#define HWIO_APCS_L3U03_HML3_FAICCRC0_RMSK                                 0xff
#define HWIO_APCS_L3U03_HML3_FAICCRC0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICCRC0_ADDR, HWIO_APCS_L3U03_HML3_FAICCRC0_RMSK)
#define HWIO_APCS_L3U03_HML3_FAICCRC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICCRC0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_FAICCRC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_FAICCRC0_ADDR,v)
#define HWIO_APCS_L3U03_HML3_FAICCRC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_FAICCRC0_ADDR,m,v,HWIO_APCS_L3U03_HML3_FAICCRC0_IN)
#define HWIO_APCS_L3U03_HML3_FAICCRC0_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U03_HML3_FAICCRC0_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U03_HML3_FAICCRC1_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00002310)
#define HWIO_APCS_L3U03_HML3_FAICCRC1_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00002310)
#define HWIO_APCS_L3U03_HML3_FAICCRC1_RMSK                                 0xff
#define HWIO_APCS_L3U03_HML3_FAICCRC1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICCRC1_ADDR, HWIO_APCS_L3U03_HML3_FAICCRC1_RMSK)
#define HWIO_APCS_L3U03_HML3_FAICCRC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICCRC1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_FAICCRC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_FAICCRC1_ADDR,v)
#define HWIO_APCS_L3U03_HML3_FAICCRC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_FAICCRC1_ADDR,m,v,HWIO_APCS_L3U03_HML3_FAICCRC1_IN)
#define HWIO_APCS_L3U03_HML3_FAICCRC1_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U03_HML3_FAICCRC1_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U03_HML3_FAICSR0_ADDR                            (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000223c)
#define HWIO_APCS_L3U03_HML3_FAICSR0_OFFS                            (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000223c)
#define HWIO_APCS_L3U03_HML3_FAICSR0_RMSK                              0xffffff
#define HWIO_APCS_L3U03_HML3_FAICSR0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICSR0_ADDR, HWIO_APCS_L3U03_HML3_FAICSR0_RMSK)
#define HWIO_APCS_L3U03_HML3_FAICSR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICSR0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_FAICSR0_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U03_HML3_FAICSR0_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U03_HML3_FAICSR0_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U03_HML3_FAICSR0_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U03_HML3_FAICSR0_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U03_HML3_FAICSR0_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U03_HML3_FAICSR0_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U03_HML3_FAICSR0_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U03_HML3_FAICSR0_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U03_HML3_FAICSR0_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U03_HML3_FAICSR0_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U03_HML3_FAICSR0_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U03_HML3_FAICSR0_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U03_HML3_FAICSR0_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U03_HML3_FAICSR1_ADDR                            (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000233c)
#define HWIO_APCS_L3U03_HML3_FAICSR1_OFFS                            (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000233c)
#define HWIO_APCS_L3U03_HML3_FAICSR1_RMSK                              0xffffff
#define HWIO_APCS_L3U03_HML3_FAICSR1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICSR1_ADDR, HWIO_APCS_L3U03_HML3_FAICSR1_RMSK)
#define HWIO_APCS_L3U03_HML3_FAICSR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FAICSR1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_FAICSR1_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U03_HML3_FAICSR1_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U03_HML3_FAICSR1_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U03_HML3_FAICSR1_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U03_HML3_FAICSR1_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U03_HML3_FAICSR1_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U03_HML3_FAICSR1_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U03_HML3_FAICSR1_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U03_HML3_FAICSR1_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U03_HML3_FAICSR1_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U03_HML3_FAICSR1_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U03_HML3_FAICSR1_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U03_HML3_FAICSR1_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U03_HML3_FAICSR1_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U03_HML3_FUSEDATH_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000302c)
#define HWIO_APCS_L3U03_HML3_FUSEDATH_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_APCS_L3U03_HML3_FUSEDATH_RMSK                           0xffffffff
#define HWIO_APCS_L3U03_HML3_FUSEDATH_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FUSEDATH_ADDR, HWIO_APCS_L3U03_HML3_FUSEDATH_RMSK)
#define HWIO_APCS_L3U03_HML3_FUSEDATH_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FUSEDATH_ADDR, m)
#define HWIO_APCS_L3U03_HML3_FUSEDATH_FUSES_HI_BMSK                  0xffffffff
#define HWIO_APCS_L3U03_HML3_FUSEDATH_FUSES_HI_SHFT                         0x0

#define HWIO_APCS_L3U03_HML3_FUSEDATL_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003028)
#define HWIO_APCS_L3U03_HML3_FUSEDATL_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003028)
#define HWIO_APCS_L3U03_HML3_FUSEDATL_RMSK                           0xffffffff
#define HWIO_APCS_L3U03_HML3_FUSEDATL_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FUSEDATL_ADDR, HWIO_APCS_L3U03_HML3_FUSEDATL_RMSK)
#define HWIO_APCS_L3U03_HML3_FUSEDATL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FUSEDATL_ADDR, m)
#define HWIO_APCS_L3U03_HML3_FUSEDATL_FUSES_LO_BMSK                  0xffffffff
#define HWIO_APCS_L3U03_HML3_FUSEDATL_FUSES_LO_SHFT                         0x0

#define HWIO_APCS_L3U03_HML3_FUSEIDX_ADDR                            (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003024)
#define HWIO_APCS_L3U03_HML3_FUSEIDX_OFFS                            (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003024)
#define HWIO_APCS_L3U03_HML3_FUSEIDX_RMSK                                  0x3f
#define HWIO_APCS_L3U03_HML3_FUSEIDX_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FUSEIDX_ADDR, HWIO_APCS_L3U03_HML3_FUSEIDX_RMSK)
#define HWIO_APCS_L3U03_HML3_FUSEIDX_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_FUSEIDX_ADDR, m)
#define HWIO_APCS_L3U03_HML3_FUSEIDX_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_FUSEIDX_ADDR,v)
#define HWIO_APCS_L3U03_HML3_FUSEIDX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_FUSEIDX_ADDR,m,v,HWIO_APCS_L3U03_HML3_FUSEIDX_IN)
#define HWIO_APCS_L3U03_HML3_FUSEIDX_FUSE_INDEX_BMSK                       0x3f
#define HWIO_APCS_L3U03_HML3_FUSEIDX_FUSE_INDEX_SHFT                        0x0

#define HWIO_APCS_L3U03_HML3_HCRA_ADDR                               (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00005010)
#define HWIO_APCS_L3U03_HML3_HCRA_OFFS                               (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00005010)
#define HWIO_APCS_L3U03_HML3_HCRA_RMSK                               0xffffefff
#define HWIO_APCS_L3U03_HML3_HCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_HCRA_ADDR, HWIO_APCS_L3U03_HML3_HCRA_RMSK)
#define HWIO_APCS_L3U03_HML3_HCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_HCRA_ADDR, m)
#define HWIO_APCS_L3U03_HML3_HCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_HCRA_ADDR,v)
#define HWIO_APCS_L3U03_HML3_HCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_HCRA_ADDR,m,v,HWIO_APCS_L3U03_HML3_HCRA_IN)
#define HWIO_APCS_L3U03_HML3_HCRA_SPARE_BMSK                         0xf0000000
#define HWIO_APCS_L3U03_HML3_HCRA_SPARE_SHFT                               0x1c
#define HWIO_APCS_L3U03_HML3_HCRA_IGNR_CLEAN_BMSK                     0x8000000
#define HWIO_APCS_L3U03_HML3_HCRA_IGNR_CLEAN_SHFT                          0x1b
#define HWIO_APCS_L3U03_HML3_HCRA_BLK_NBSDCINV_BMSK                   0x4000000
#define HWIO_APCS_L3U03_HML3_HCRA_BLK_NBSDCINV_SHFT                        0x1a
#define HWIO_APCS_L3U03_HML3_HCRA_EN_TUE_POISON_BMSK                  0x2000000
#define HWIO_APCS_L3U03_HML3_HCRA_EN_TUE_POISON_SHFT                       0x19
#define HWIO_APCS_L3U03_HML3_HCRA_F1NPWNS_BMSK                        0x1000000
#define HWIO_APCS_L3U03_HML3_HCRA_F1NPWNS_SHFT                             0x18
#define HWIO_APCS_L3U03_HML3_HCRA_XTNDBQLF_BMSK                        0xf00000
#define HWIO_APCS_L3U03_HML3_HCRA_XTNDBQLF_SHFT                            0x14
#define HWIO_APCS_L3U03_HML3_HCRA_SVFRPC_BMSK                           0xc0000
#define HWIO_APCS_L3U03_HML3_HCRA_SVFRPC_SHFT                              0x12
#define HWIO_APCS_L3U03_HML3_HCRA_DAS64D_BMSK                           0x20000
#define HWIO_APCS_L3U03_HML3_HCRA_DAS64D_SHFT                              0x11
#define HWIO_APCS_L3U03_HML3_HCRA_FLFSRON_BMSK                          0x10000
#define HWIO_APCS_L3U03_HML3_HCRA_FLFSRON_SHFT                             0x10
#define HWIO_APCS_L3U03_HML3_HCRA_DBRABORT_BMSK                          0x8000
#define HWIO_APCS_L3U03_HML3_HCRA_DBRABORT_SHFT                             0xf
#define HWIO_APCS_L3U03_HML3_HCRA_FRDBOQD_BMSK                           0x4000
#define HWIO_APCS_L3U03_HML3_HCRA_FRDBOQD_SHFT                              0xe
#define HWIO_APCS_L3U03_HML3_HCRA_ASDAPC_BMSK                            0x2000
#define HWIO_APCS_L3U03_HML3_HCRA_ASDAPC_SHFT                               0xd
#define HWIO_APCS_L3U03_HML3_HCRA_MAX_BOQ_BUSY_BMSK                       0xf00
#define HWIO_APCS_L3U03_HML3_HCRA_MAX_BOQ_BUSY_SHFT                         0x8
#define HWIO_APCS_L3U03_HML3_HCRA_FORCE_CGC_HAZ_BMSK                       0x80
#define HWIO_APCS_L3U03_HML3_HCRA_FORCE_CGC_HAZ_SHFT                        0x7
#define HWIO_APCS_L3U03_HML3_HCRA_ADDRESS_HASH_BMSK                        0x40
#define HWIO_APCS_L3U03_HML3_HCRA_ADDRESS_HASH_SHFT                         0x6
#define HWIO_APCS_L3U03_HML3_HCRA_READ_MISS_BYP_BMSK                       0x20
#define HWIO_APCS_L3U03_HML3_HCRA_READ_MISS_BYP_SHFT                        0x5
#define HWIO_APCS_L3U03_HML3_HCRA_DATA_RET_PATH_BMSK                       0x10
#define HWIO_APCS_L3U03_HML3_HCRA_DATA_RET_PATH_SHFT                        0x4
#define HWIO_APCS_L3U03_HML3_HCRA_OUT_BNG_DIS_BMSK                          0x8
#define HWIO_APCS_L3U03_HML3_HCRA_OUT_BNG_DIS_SHFT                          0x3
#define HWIO_APCS_L3U03_HML3_HCRA_CPQDAT_DIS_BMSK                           0x4
#define HWIO_APCS_L3U03_HML3_HCRA_CPQDAT_DIS_SHFT                           0x2
#define HWIO_APCS_L3U03_HML3_HCRA_BBDRD_BMSK                                0x2
#define HWIO_APCS_L3U03_HML3_HCRA_BBDRD_SHFT                                0x1
#define HWIO_APCS_L3U03_HML3_HCRA_BBBRD_BMSK                                0x1
#define HWIO_APCS_L3U03_HML3_HCRA_BBBRD_SHFT                                0x0

#define HWIO_APCS_L3U03_HML3_HPDIV_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00005014)
#define HWIO_APCS_L3U03_HML3_HPDIV_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00005014)
#define HWIO_APCS_L3U03_HML3_HPDIV_RMSK                                 0xf000f
#define HWIO_APCS_L3U03_HML3_HPDIV_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_HPDIV_ADDR, HWIO_APCS_L3U03_HML3_HPDIV_RMSK)
#define HWIO_APCS_L3U03_HML3_HPDIV_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_HPDIV_ADDR, m)
#define HWIO_APCS_L3U03_HML3_HPDIV_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_HPDIV_ADDR,v)
#define HWIO_APCS_L3U03_HML3_HPDIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_HPDIV_ADDR,m,v,HWIO_APCS_L3U03_HML3_HPDIV_IN)
#define HWIO_APCS_L3U03_HML3_HPDIV_HPDCDP_BMSK                          0xf0000
#define HWIO_APCS_L3U03_HML3_HPDIV_HPDCDP_SHFT                             0x10
#define HWIO_APCS_L3U03_HML3_HPDIV_HPDCAP_BMSK                              0xf
#define HWIO_APCS_L3U03_HML3_HPDIV_HPDCAP_SHFT                              0x0

#define HWIO_APCS_L3U03_HML3_HSHMCTL_ADDR                            (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000705c)
#define HWIO_APCS_L3U03_HML3_HSHMCTL_OFFS                            (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000705c)
#define HWIO_APCS_L3U03_HML3_HSHMCTL_RMSK                              0x3fffff
#define HWIO_APCS_L3U03_HML3_HSHMCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_HSHMCTL_ADDR, HWIO_APCS_L3U03_HML3_HSHMCTL_RMSK)
#define HWIO_APCS_L3U03_HML3_HSHMCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_HSHMCTL_ADDR, m)
#define HWIO_APCS_L3U03_HML3_HSHMCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_HSHMCTL_ADDR,v)
#define HWIO_APCS_L3U03_HML3_HSHMCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_HSHMCTL_ADDR,m,v,HWIO_APCS_L3U03_HML3_HSHMCTL_IN)
#define HWIO_APCS_L3U03_HML3_HSHMCTL_HMASK_BMSK                        0x3fffff
#define HWIO_APCS_L3U03_HML3_HSHMCTL_HMASK_SHFT                             0x0

#define HWIO_APCS_L3U03_HML3_INJERR0_ADDR                            (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00009210)
#define HWIO_APCS_L3U03_HML3_INJERR0_OFFS                            (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00009210)
#define HWIO_APCS_L3U03_HML3_INJERR0_RMSK                                  0x1f
#define HWIO_APCS_L3U03_HML3_INJERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_INJERR0_ADDR, HWIO_APCS_L3U03_HML3_INJERR0_RMSK)
#define HWIO_APCS_L3U03_HML3_INJERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_INJERR0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_INJERR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_INJERR0_ADDR,v)
#define HWIO_APCS_L3U03_HML3_INJERR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_INJERR0_ADDR,m,v,HWIO_APCS_L3U03_HML3_INJERR0_IN)
#define HWIO_APCS_L3U03_HML3_INJERR0_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U03_HML3_INJERR0_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U03_HML3_INJERR0_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U03_HML3_INJERR0_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U03_HML3_INJERR0_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U03_HML3_INJERR0_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U03_HML3_INJERR0_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U03_HML3_INJERR0_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U03_HML3_INJERR0_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U03_HML3_INJERR0_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U03_HML3_INJERR1_ADDR                            (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00009310)
#define HWIO_APCS_L3U03_HML3_INJERR1_OFFS                            (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00009310)
#define HWIO_APCS_L3U03_HML3_INJERR1_RMSK                                  0x1f
#define HWIO_APCS_L3U03_HML3_INJERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_INJERR1_ADDR, HWIO_APCS_L3U03_HML3_INJERR1_RMSK)
#define HWIO_APCS_L3U03_HML3_INJERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_INJERR1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_INJERR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_INJERR1_ADDR,v)
#define HWIO_APCS_L3U03_HML3_INJERR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_INJERR1_ADDR,m,v,HWIO_APCS_L3U03_HML3_INJERR1_IN)
#define HWIO_APCS_L3U03_HML3_INJERR1_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U03_HML3_INJERR1_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U03_HML3_INJERR1_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U03_HML3_INJERR1_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U03_HML3_INJERR1_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U03_HML3_INJERR1_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U03_HML3_INJERR1_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U03_HML3_INJERR1_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U03_HML3_INJERR1_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U03_HML3_INJERR1_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U03_HML3_LLBCR_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00007038)
#define HWIO_APCS_L3U03_HML3_LLBCR_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00007038)
#define HWIO_APCS_L3U03_HML3_LLBCR_RMSK                              0xff00001f
#define HWIO_APCS_L3U03_HML3_LLBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_LLBCR_ADDR, HWIO_APCS_L3U03_HML3_LLBCR_RMSK)
#define HWIO_APCS_L3U03_HML3_LLBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_LLBCR_ADDR, m)
#define HWIO_APCS_L3U03_HML3_LLBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_LLBCR_ADDR,v)
#define HWIO_APCS_L3U03_HML3_LLBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_LLBCR_ADDR,m,v,HWIO_APCS_L3U03_HML3_LLBCR_IN)
#define HWIO_APCS_L3U03_HML3_LLBCR_BRKR_LVL_SPACING_BMSK             0xff000000
#define HWIO_APCS_L3U03_HML3_LLBCR_BRKR_LVL_SPACING_SHFT                   0x18
#define HWIO_APCS_L3U03_HML3_LLBCR_LIVELOCK_TTAG_BMSK                      0x18
#define HWIO_APCS_L3U03_HML3_LLBCR_LIVELOCK_TTAG_SHFT                       0x3
#define HWIO_APCS_L3U03_HML3_LLBCR_LIVELOCK_BREAK_BMSK                      0x4
#define HWIO_APCS_L3U03_HML3_LLBCR_LIVELOCK_BREAK_SHFT                      0x2
#define HWIO_APCS_L3U03_HML3_LLBCR_LIVELOCK_QUERY_D_BMSK                    0x2
#define HWIO_APCS_L3U03_HML3_LLBCR_LIVELOCK_QUERY_D_SHFT                    0x1
#define HWIO_APCS_L3U03_HML3_LLBCR_LIVELOCK_QUERY_A_BMSK                    0x1
#define HWIO_APCS_L3U03_HML3_LLBCR_LIVELOCK_QUERY_A_SHFT                    0x0

#define HWIO_APCS_L3U03_HML3_LLBQF_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000703c)
#define HWIO_APCS_L3U03_HML3_LLBQF_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000703c)
#define HWIO_APCS_L3U03_HML3_LLBQF_RMSK                              0xffffffff
#define HWIO_APCS_L3U03_HML3_LLBQF_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_LLBQF_ADDR, HWIO_APCS_L3U03_HML3_LLBQF_RMSK)
#define HWIO_APCS_L3U03_HML3_LLBQF_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_LLBQF_ADDR, m)
#define HWIO_APCS_L3U03_HML3_LLBQF_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_LLBQF_ADDR,v)
#define HWIO_APCS_L3U03_HML3_LLBQF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_LLBQF_ADDR,m,v,HWIO_APCS_L3U03_HML3_LLBQF_IN)
#define HWIO_APCS_L3U03_HML3_LLBQF_LLQ_DATA_DLY_BMSK                 0xffff0000
#define HWIO_APCS_L3U03_HML3_LLBQF_LLQ_DATA_DLY_SHFT                       0x10
#define HWIO_APCS_L3U03_HML3_LLBQF_LLQ_ADDR_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U03_HML3_LLBQF_LLQ_ADDR_DLY_SHFT                        0x0

#define HWIO_APCS_L3U03_HML3_POSCRA_ADDR                             (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00005020)
#define HWIO_APCS_L3U03_HML3_POSCRA_OFFS                             (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00005020)
#define HWIO_APCS_L3U03_HML3_POSCRA_RMSK                             0x3fffef9f
#define HWIO_APCS_L3U03_HML3_POSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_POSCRA_ADDR, HWIO_APCS_L3U03_HML3_POSCRA_RMSK)
#define HWIO_APCS_L3U03_HML3_POSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_POSCRA_ADDR, m)
#define HWIO_APCS_L3U03_HML3_POSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_POSCRA_ADDR,v)
#define HWIO_APCS_L3U03_HML3_POSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_POSCRA_ADDR,m,v,HWIO_APCS_L3U03_HML3_POSCRA_IN)
#define HWIO_APCS_L3U03_HML3_POSCRA_EN_RND_POSB_BMSK                 0x20000000
#define HWIO_APCS_L3U03_HML3_POSCRA_EN_RND_POSB_SHFT                       0x1d
#define HWIO_APCS_L3U03_HML3_POSCRA_WSRWSFD_BMSK                     0x10000000
#define HWIO_APCS_L3U03_HML3_POSCRA_WSRWSFD_SHFT                           0x1c
#define HWIO_APCS_L3U03_HML3_POSCRA_IGNORE_SNP_FILTER_BMSK            0x8000000
#define HWIO_APCS_L3U03_HML3_POSCRA_IGNORE_SNP_FILTER_SHFT                 0x1b
#define HWIO_APCS_L3U03_HML3_POSCRA_FORCE_SNP_BCAST_BMSK              0x4000000
#define HWIO_APCS_L3U03_HML3_POSCRA_FORCE_SNP_BCAST_SHFT                   0x1a
#define HWIO_APCS_L3U03_HML3_POSCRA_FORCE_BAR_RTY_BMSK                0x2000000
#define HWIO_APCS_L3U03_HML3_POSCRA_FORCE_BAR_RTY_SHFT                     0x19
#define HWIO_APCS_L3U03_HML3_POSCRA_FORCE_RSLT_BCAST_BMSK             0x1000000
#define HWIO_APCS_L3U03_HML3_POSCRA_FORCE_RSLT_BCAST_SHFT                  0x18
#define HWIO_APCS_L3U03_HML3_POSCRA_LCL_RTY_CONDITION_BMSK             0x800000
#define HWIO_APCS_L3U03_HML3_POSCRA_LCL_RTY_CONDITION_SHFT                 0x17
#define HWIO_APCS_L3U03_HML3_POSCRA_NADMBFDSB_BMSK                     0x400000
#define HWIO_APCS_L3U03_HML3_POSCRA_NADMBFDSB_SHFT                         0x16
#define HWIO_APCS_L3U03_HML3_POSCRA_FNSULGC_BMSK                       0x200000
#define HWIO_APCS_L3U03_HML3_POSCRA_FNSULGC_SHFT                           0x15
#define HWIO_APCS_L3U03_HML3_POSCRA_CNV_RTY_GLBL_CNT_BMSK              0x1f0000
#define HWIO_APCS_L3U03_HML3_POSCRA_CNV_RTY_GLBL_CNT_SHFT                  0x10
#define HWIO_APCS_L3U03_HML3_POSCRA_FORCE_LCL_RTY_GLBL_BMSK              0x8000
#define HWIO_APCS_L3U03_HML3_POSCRA_FORCE_LCL_RTY_GLBL_SHFT                 0xf
#define HWIO_APCS_L3U03_HML3_POSCRA_POS_MODE_BMSK                        0x6000
#define HWIO_APCS_L3U03_HML3_POSCRA_POS_MODE_SHFT                           0xd
#define HWIO_APCS_L3U03_HML3_POSCRA_POSQ_OLDEST_MODE_BMSK                 0x800
#define HWIO_APCS_L3U03_HML3_POSCRA_POSQ_OLDEST_MODE_SHFT                   0xb
#define HWIO_APCS_L3U03_HML3_POSCRA_RCQ_OLDEST_MODE_BMSK                  0x400
#define HWIO_APCS_L3U03_HML3_POSCRA_RCQ_OLDEST_MODE_SHFT                    0xa
#define HWIO_APCS_L3U03_HML3_POSCRA_BYP_POSQ_DIS_BMSK                     0x200
#define HWIO_APCS_L3U03_HML3_POSCRA_BYP_POSQ_DIS_SHFT                       0x9
#define HWIO_APCS_L3U03_HML3_POSCRA_BYP_SNPQ_DIS_BMSK                     0x100
#define HWIO_APCS_L3U03_HML3_POSCRA_BYP_SNPQ_DIS_SHFT                       0x8
#define HWIO_APCS_L3U03_HML3_POSCRA_BYP_RCQ_DIS_BMSK                       0x80
#define HWIO_APCS_L3U03_HML3_POSCRA_BYP_RCQ_DIS_SHFT                        0x7
#define HWIO_APCS_L3U03_HML3_POSCRA_MAX_SNOOP_CNT_BMSK                     0x1f
#define HWIO_APCS_L3U03_HML3_POSCRA_MAX_SNOOP_CNT_SHFT                      0x0

#define HWIO_APCS_L3U03_HML3_POSCRB_ADDR                             (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00005024)
#define HWIO_APCS_L3U03_HML3_POSCRB_OFFS                             (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00005024)
#define HWIO_APCS_L3U03_HML3_POSCRB_RMSK                             0xffffffff
#define HWIO_APCS_L3U03_HML3_POSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_POSCRB_ADDR, HWIO_APCS_L3U03_HML3_POSCRB_RMSK)
#define HWIO_APCS_L3U03_HML3_POSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_POSCRB_ADDR, m)
#define HWIO_APCS_L3U03_HML3_POSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_POSCRB_ADDR,v)
#define HWIO_APCS_L3U03_HML3_POSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_POSCRB_ADDR,m,v,HWIO_APCS_L3U03_HML3_POSCRB_IN)
#define HWIO_APCS_L3U03_HML3_POSCRB_PSCBL_BMSK                       0xf0000000
#define HWIO_APCS_L3U03_HML3_POSCRB_PSCBL_SHFT                             0x1c
#define HWIO_APCS_L3U03_HML3_POSCRB_PSCSDLYCR_BMSK                    0xe000000
#define HWIO_APCS_L3U03_HML3_POSCRB_PSCSDLYCR_SHFT                         0x19
#define HWIO_APCS_L3U03_HML3_POSCRB_PSCLIME_BMSK                      0x1000000
#define HWIO_APCS_L3U03_HML3_POSCRB_PSCLIME_SHFT                           0x18
#define HWIO_APCS_L3U03_HML3_POSCRB_PSCSDLYCA_BMSK                     0xc00000
#define HWIO_APCS_L3U03_HML3_POSCRB_PSCSDLYCA_SHFT                         0x16
#define HWIO_APCS_L3U03_HML3_POSCRB_PSBBL_BMSK                         0x3c0000
#define HWIO_APCS_L3U03_HML3_POSCRB_PSBBL_SHFT                             0x12
#define HWIO_APCS_L3U03_HML3_POSCRB_PSBSDLYCR_BMSK                      0x38000
#define HWIO_APCS_L3U03_HML3_POSCRB_PSBSDLYCR_SHFT                          0xf
#define HWIO_APCS_L3U03_HML3_POSCRB_PSBSDLYCA_BMSK                       0x6000
#define HWIO_APCS_L3U03_HML3_POSCRB_PSBSDLYCA_SHFT                          0xd
#define HWIO_APCS_L3U03_HML3_POSCRB_PSABL_BMSK                           0x1e00
#define HWIO_APCS_L3U03_HML3_POSCRB_PSABL_SHFT                              0x9
#define HWIO_APCS_L3U03_HML3_POSCRB_PSASDLYCR_BMSK                        0x1c0
#define HWIO_APCS_L3U03_HML3_POSCRB_PSASDLYCR_SHFT                          0x6
#define HWIO_APCS_L3U03_HML3_POSCRB_PSASDLYCA_BMSK                         0x30
#define HWIO_APCS_L3U03_HML3_POSCRB_PSASDLYCA_SHFT                          0x4
#define HWIO_APCS_L3U03_HML3_POSCRB_PNSDC_BMSK                              0xf
#define HWIO_APCS_L3U03_HML3_POSCRB_PNSDC_SHFT                              0x0

#define HWIO_APCS_L3U03_HML3_POSCRC_ADDR                             (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00007008)
#define HWIO_APCS_L3U03_HML3_POSCRC_OFFS                             (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00007008)
#define HWIO_APCS_L3U03_HML3_POSCRC_RMSK                                   0xff
#define HWIO_APCS_L3U03_HML3_POSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_POSCRC_ADDR, HWIO_APCS_L3U03_HML3_POSCRC_RMSK)
#define HWIO_APCS_L3U03_HML3_POSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_POSCRC_ADDR, m)
#define HWIO_APCS_L3U03_HML3_POSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_POSCRC_ADDR,v)
#define HWIO_APCS_L3U03_HML3_POSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_POSCRC_ADDR,m,v,HWIO_APCS_L3U03_HML3_POSCRC_IN)
#define HWIO_APCS_L3U03_HML3_POSCRC_QB_IV1_EN_BMSK                         0x80
#define HWIO_APCS_L3U03_HML3_POSCRC_QB_IV1_EN_SHFT                          0x7
#define HWIO_APCS_L3U03_HML3_POSCRC_LLBC_IV1_EN_BMSK                       0x40
#define HWIO_APCS_L3U03_HML3_POSCRC_LLBC_IV1_EN_SHFT                        0x6
#define HWIO_APCS_L3U03_HML3_POSCRC_BAR_OP_IV1_EN_BMSK                     0x20
#define HWIO_APCS_L3U03_HML3_POSCRC_BAR_OP_IV1_EN_SHFT                      0x5
#define HWIO_APCS_L3U03_HML3_POSCRC_TLBI_OP_IV1_EN_BMSK                    0x10
#define HWIO_APCS_L3U03_HML3_POSCRC_TLBI_OP_IV1_EN_SHFT                     0x4
#define HWIO_APCS_L3U03_HML3_POSCRC_QB_IV0_EN_BMSK                          0x8
#define HWIO_APCS_L3U03_HML3_POSCRC_QB_IV0_EN_SHFT                          0x3
#define HWIO_APCS_L3U03_HML3_POSCRC_LLBC_IV0_EN_BMSK                        0x4
#define HWIO_APCS_L3U03_HML3_POSCRC_LLBC_IV0_EN_SHFT                        0x2
#define HWIO_APCS_L3U03_HML3_POSCRC_BAR_OP_IV0_EN_BMSK                      0x2
#define HWIO_APCS_L3U03_HML3_POSCRC_BAR_OP_IV0_EN_SHFT                      0x1
#define HWIO_APCS_L3U03_HML3_POSCRC_TLBI_OP_IV0_EN_BMSK                     0x1
#define HWIO_APCS_L3U03_HML3_POSCRC_TLBI_OP_IV0_EN_SHFT                     0x0

#define HWIO_APCS_L3U03_HML3_POSCRD_ADDR                             (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000502c)
#define HWIO_APCS_L3U03_HML3_POSCRD_OFFS                             (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_APCS_L3U03_HML3_POSCRD_RMSK                                  0x7ff
#define HWIO_APCS_L3U03_HML3_POSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_POSCRD_ADDR, HWIO_APCS_L3U03_HML3_POSCRD_RMSK)
#define HWIO_APCS_L3U03_HML3_POSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_POSCRD_ADDR, m)
#define HWIO_APCS_L3U03_HML3_POSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_POSCRD_ADDR,v)
#define HWIO_APCS_L3U03_HML3_POSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_POSCRD_ADDR,m,v,HWIO_APCS_L3U03_HML3_POSCRD_IN)
#define HWIO_APCS_L3U03_HML3_POSCRD_SPBRCM_BMSK                           0x700
#define HWIO_APCS_L3U03_HML3_POSCRD_SPBRCM_SHFT                             0x8
#define HWIO_APCS_L3U03_HML3_POSCRD_XRDAPRP_BMSK                           0xf0
#define HWIO_APCS_L3U03_HML3_POSCRD_XRDAPRP_SHFT                            0x4
#define HWIO_APCS_L3U03_HML3_POSCRD_SPBRAC_BMSK                             0xe
#define HWIO_APCS_L3U03_HML3_POSCRD_SPBRAC_SHFT                             0x1
#define HWIO_APCS_L3U03_HML3_POSCRD_SPBRAD_BMSK                             0x1
#define HWIO_APCS_L3U03_HML3_POSCRD_SPBRAD_SHFT                             0x0

#define HWIO_APCS_L3U03_HML3_PSCRA_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00007040)
#define HWIO_APCS_L3U03_HML3_PSCRA_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00007040)
#define HWIO_APCS_L3U03_HML3_PSCRA_RMSK                                    0xff
#define HWIO_APCS_L3U03_HML3_PSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_PSCRA_ADDR, HWIO_APCS_L3U03_HML3_PSCRA_RMSK)
#define HWIO_APCS_L3U03_HML3_PSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_PSCRA_ADDR, m)
#define HWIO_APCS_L3U03_HML3_PSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_PSCRA_ADDR,v)
#define HWIO_APCS_L3U03_HML3_PSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_PSCRA_ADDR,m,v,HWIO_APCS_L3U03_HML3_PSCRA_IN)
#define HWIO_APCS_L3U03_HML3_PSCRA_SPARE2_BMSK                             0x80
#define HWIO_APCS_L3U03_HML3_PSCRA_SPARE2_SHFT                              0x7
#define HWIO_APCS_L3U03_HML3_PSCRA_DBQRHS_BMSK                             0x40
#define HWIO_APCS_L3U03_HML3_PSCRA_DBQRHS_SHFT                              0x6
#define HWIO_APCS_L3U03_HML3_PSCRA_PL3SLPIIRP_BMSK                         0x20
#define HWIO_APCS_L3U03_HML3_PSCRA_PL3SLPIIRP_SHFT                          0x5
#define HWIO_APCS_L3U03_HML3_PSCRA_EL3SLPREQ_BMSK                          0x10
#define HWIO_APCS_L3U03_HML3_PSCRA_EL3SLPREQ_SHFT                           0x4
#define HWIO_APCS_L3U03_HML3_PSCRA_EL3DCCLKG1_BMSK                          0x8
#define HWIO_APCS_L3U03_HML3_PSCRA_EL3DCCLKG1_SHFT                          0x3
#define HWIO_APCS_L3U03_HML3_PSCRA_EDCGWLLE_BMSK                            0x4
#define HWIO_APCS_L3U03_HML3_PSCRA_EDCGWLLE_SHFT                            0x2
#define HWIO_APCS_L3U03_HML3_PSCRA_EL3DCCLKG0_BMSK                          0x2
#define HWIO_APCS_L3U03_HML3_PSCRA_EL3DCCLKG0_SHFT                          0x1
#define HWIO_APCS_L3U03_HML3_PSCRA_SPARE_BMSK                               0x1
#define HWIO_APCS_L3U03_HML3_PSCRA_SPARE_SHFT                               0x0

#define HWIO_APCS_L3U03_HML3_PSCRB_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00007044)
#define HWIO_APCS_L3U03_HML3_PSCRB_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00007044)
#define HWIO_APCS_L3U03_HML3_PSCRB_RMSK                              0xffffffff
#define HWIO_APCS_L3U03_HML3_PSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_PSCRB_ADDR, HWIO_APCS_L3U03_HML3_PSCRB_RMSK)
#define HWIO_APCS_L3U03_HML3_PSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_PSCRB_ADDR, m)
#define HWIO_APCS_L3U03_HML3_PSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_PSCRB_ADDR,v)
#define HWIO_APCS_L3U03_HML3_PSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_PSCRB_ADDR,m,v,HWIO_APCS_L3U03_HML3_PSCRB_IN)
#define HWIO_APCS_L3U03_HML3_PSCRB_L3_SLPREQ_CNT_BMSK                0xffff0000
#define HWIO_APCS_L3U03_HML3_PSCRB_L3_SLPREQ_CNT_SHFT                      0x10
#define HWIO_APCS_L3U03_HML3_PSCRB_L3_CLKOFF_CNT_BMSK                    0xffff
#define HWIO_APCS_L3U03_HML3_PSCRB_L3_CLKOFF_CNT_SHFT                       0x0

#define HWIO_APCS_L3U03_HML3_PSCRC_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00005038)
#define HWIO_APCS_L3U03_HML3_PSCRC_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00005038)
#define HWIO_APCS_L3U03_HML3_PSCRC_RMSK                              0xffffffff
#define HWIO_APCS_L3U03_HML3_PSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_PSCRC_ADDR, HWIO_APCS_L3U03_HML3_PSCRC_RMSK)
#define HWIO_APCS_L3U03_HML3_PSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_PSCRC_ADDR, m)
#define HWIO_APCS_L3U03_HML3_PSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_PSCRC_ADDR,v)
#define HWIO_APCS_L3U03_HML3_PSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_PSCRC_ADDR,m,v,HWIO_APCS_L3U03_HML3_PSCRC_IN)
#define HWIO_APCS_L3U03_HML3_PSCRC_SPARE_BMSK                        0xfffc0000
#define HWIO_APCS_L3U03_HML3_PSCRC_SPARE_SHFT                              0x12
#define HWIO_APCS_L3U03_HML3_PSCRC_CLKONDCNT_BMSK                       0x3f000
#define HWIO_APCS_L3U03_HML3_PSCRC_CLKONDCNT_SHFT                           0xc
#define HWIO_APCS_L3U03_HML3_PSCRC_SPARE2_BMSK                            0xc00
#define HWIO_APCS_L3U03_HML3_PSCRC_SPARE2_SHFT                              0xa
#define HWIO_APCS_L3U03_HML3_PSCRC_L3WFDCGDCNT_BMSK                       0x3ff
#define HWIO_APCS_L3U03_HML3_PSCRC_L3WFDCGDCNT_SHFT                         0x0

#define HWIO_APCS_L3U03_HML3_PSCRD_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000503c)
#define HWIO_APCS_L3U03_HML3_PSCRD_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_APCS_L3U03_HML3_PSCRD_RMSK                               0x1ff01ff
#define HWIO_APCS_L3U03_HML3_PSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_PSCRD_ADDR, HWIO_APCS_L3U03_HML3_PSCRD_RMSK)
#define HWIO_APCS_L3U03_HML3_PSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_PSCRD_ADDR, m)
#define HWIO_APCS_L3U03_HML3_PSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_PSCRD_ADDR,v)
#define HWIO_APCS_L3U03_HML3_PSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_PSCRD_ADDR,m,v,HWIO_APCS_L3U03_HML3_PSCRD_IN)
#define HWIO_APCS_L3U03_HML3_PSCRD_DATA_REQ_WINDOW_BMSK               0x1800000
#define HWIO_APCS_L3U03_HML3_PSCRD_DATA_REQ_WINDOW_SHFT                    0x17
#define HWIO_APCS_L3U03_HML3_PSCRD_DATA_REQ_LIMIT_BMSK                 0x700000
#define HWIO_APCS_L3U03_HML3_PSCRD_DATA_REQ_LIMIT_SHFT                     0x14
#define HWIO_APCS_L3U03_HML3_PSCRD_DATA_B2BDLY_BMSK                     0xf0000
#define HWIO_APCS_L3U03_HML3_PSCRD_DATA_B2BDLY_SHFT                        0x10
#define HWIO_APCS_L3U03_HML3_PSCRD_POS_REQ_WINDOW_BMSK                    0x180
#define HWIO_APCS_L3U03_HML3_PSCRD_POS_REQ_WINDOW_SHFT                      0x7
#define HWIO_APCS_L3U03_HML3_PSCRD_POS_REQ_LIMIT_BMSK                      0x70
#define HWIO_APCS_L3U03_HML3_PSCRD_POS_REQ_LIMIT_SHFT                       0x4
#define HWIO_APCS_L3U03_HML3_PSCRD_POS_REQ_B2BDLY_BMSK                      0xf
#define HWIO_APCS_L3U03_HML3_PSCRD_POS_REQ_B2BDLY_SHFT                      0x0

#define HWIO_APCS_L3U03_HML3_RSCTL_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000b008)
#define HWIO_APCS_L3U03_HML3_RSCTL_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000b008)
#define HWIO_APCS_L3U03_HML3_RSCTL_RMSK                              0x80000fff
#define HWIO_APCS_L3U03_HML3_RSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_RSCTL_ADDR, HWIO_APCS_L3U03_HML3_RSCTL_RMSK)
#define HWIO_APCS_L3U03_HML3_RSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_RSCTL_ADDR, m)
#define HWIO_APCS_L3U03_HML3_RSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_RSCTL_ADDR,v)
#define HWIO_APCS_L3U03_HML3_RSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_RSCTL_ADDR,m,v,HWIO_APCS_L3U03_HML3_RSCTL_IN)
#define HWIO_APCS_L3U03_HML3_RSCTL_APB_NSBIT_BMSK                    0x80000000
#define HWIO_APCS_L3U03_HML3_RSCTL_APB_NSBIT_SHFT                          0x1f
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG11_BMSK                        0x800
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG11_SHFT                          0xb
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG10_BMSK                        0x400
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG10_SHFT                          0xa
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG9_BMSK                         0x200
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG9_SHFT                           0x9
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG8_BMSK                         0x100
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG8_SHFT                           0x8
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG7_BMSK                          0x80
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG7_SHFT                           0x7
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG6_BMSK                          0x40
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG6_SHFT                           0x6
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG5_BMSK                          0x20
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG5_SHFT                           0x5
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG4_BMSK                          0x10
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG4_SHFT                           0x4
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG3_BMSK                           0x8
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG3_SHFT                           0x3
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG2_BMSK                           0x4
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG2_SHFT                           0x2
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG1_BMSK                           0x2
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG1_SHFT                           0x1
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG0_BMSK                           0x1
#define HWIO_APCS_L3U03_HML3_RSCTL_EN_NS_RG0_SHFT                           0x0

#define HWIO_APCS_L3U03_HML3_SFAEERR0_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003244)
#define HWIO_APCS_L3U03_HML3_SFAEERR0_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003244)
#define HWIO_APCS_L3U03_HML3_SFAEERR0_RMSK                             0xffffff
#define HWIO_APCS_L3U03_HML3_SFAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_SFAEERR0_ADDR, HWIO_APCS_L3U03_HML3_SFAEERR0_RMSK)
#define HWIO_APCS_L3U03_HML3_SFAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_SFAEERR0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_SFAEERR0_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U03_HML3_SFAEERR0_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U03_HML3_SFAEERR1_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003344)
#define HWIO_APCS_L3U03_HML3_SFAEERR1_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003344)
#define HWIO_APCS_L3U03_HML3_SFAEERR1_RMSK                             0xffffff
#define HWIO_APCS_L3U03_HML3_SFAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_SFAEERR1_ADDR, HWIO_APCS_L3U03_HML3_SFAEERR1_RMSK)
#define HWIO_APCS_L3U03_HML3_SFAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_SFAEERR1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_SFAEERR1_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U03_HML3_SFAEERR1_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U03_HML3_SFTCR_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00005050)
#define HWIO_APCS_L3U03_HML3_SFTCR_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00005050)
#define HWIO_APCS_L3U03_HML3_SFTCR_RMSK                                 0xffff3
#define HWIO_APCS_L3U03_HML3_SFTCR_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_SFTCR_ADDR, HWIO_APCS_L3U03_HML3_SFTCR_RMSK)
#define HWIO_APCS_L3U03_HML3_SFTCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_SFTCR_ADDR, m)
#define HWIO_APCS_L3U03_HML3_SFTCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_SFTCR_ADDR,v)
#define HWIO_APCS_L3U03_HML3_SFTCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_SFTCR_ADDR,m,v,HWIO_APCS_L3U03_HML3_SFTCR_IN)
#define HWIO_APCS_L3U03_HML3_SFTCR_DISSFTPF_BMSK                        0x80000
#define HWIO_APCS_L3U03_HML3_SFTCR_DISSFTPF_SHFT                           0x13
#define HWIO_APCS_L3U03_HML3_SFTCR_ISCOQRTY_BMSK                        0x40000
#define HWIO_APCS_L3U03_HML3_SFTCR_ISCOQRTY_SHFT                           0x12
#define HWIO_APCS_L3U03_HML3_SFTCR_L2SUSP_MODE_BMSK                     0x30000
#define HWIO_APCS_L3U03_HML3_SFTCR_L2SUSP_MODE_SHFT                        0x10
#define HWIO_APCS_L3U03_HML3_SFTCR_SPARE_BMSK                            0xc000
#define HWIO_APCS_L3U03_HML3_SFTCR_SPARE_SHFT                               0xe
#define HWIO_APCS_L3U03_HML3_SFTCR_ESMPH_BMSK                            0x2000
#define HWIO_APCS_L3U03_HML3_SFTCR_ESMPH_SHFT                               0xd
#define HWIO_APCS_L3U03_HML3_SFTCR_L3DATA_IF_NS_BMSK                     0x1000
#define HWIO_APCS_L3U03_HML3_SFTCR_L3DATA_IF_NS_SHFT                        0xc
#define HWIO_APCS_L3U03_HML3_SFTCR_INTRV_IF_VLD_BMSK                      0x800
#define HWIO_APCS_L3U03_HML3_SFTCR_INTRV_IF_VLD_SHFT                        0xb
#define HWIO_APCS_L3U03_HML3_SFTCR_DGRTYCQH_BMSK                          0x400
#define HWIO_APCS_L3U03_HML3_SFTCR_DGRTYCQH_SHFT                            0xa
#define HWIO_APCS_L3U03_HML3_SFTCR_EGRTYSSH_BMSK                          0x200
#define HWIO_APCS_L3U03_HML3_SFTCR_EGRTYSSH_SHFT                            0x9
#define HWIO_APCS_L3U03_HML3_SFTCR_DORUWNP_BMSK                           0x100
#define HWIO_APCS_L3U03_HML3_SFTCR_DORUWNP_SHFT                             0x8
#define HWIO_APCS_L3U03_HML3_SFTCR_SNP_TARGET_REQ_BMSK                     0x80
#define HWIO_APCS_L3U03_HML3_SFTCR_SNP_TARGET_REQ_SHFT                      0x7
#define HWIO_APCS_L3U03_HML3_SFTCR_SNP_TARGET_UP_BMSK                      0x40
#define HWIO_APCS_L3U03_HML3_SFTCR_SNP_TARGET_UP_SHFT                       0x6
#define HWIO_APCS_L3U03_HML3_SFTCR_SNP_TARGET_RD_BMSK                      0x20
#define HWIO_APCS_L3U03_HML3_SFTCR_SNP_TARGET_RD_SHFT                       0x5
#define HWIO_APCS_L3U03_HML3_SFTCR_SNP_TARGET_WR_BMSK                      0x10
#define HWIO_APCS_L3U03_HML3_SFTCR_SNP_TARGET_WR_SHFT                       0x4
#define HWIO_APCS_L3U03_HML3_SFTCR_SFT_MODE_BMSK                            0x3
#define HWIO_APCS_L3U03_HML3_SFTCR_SFT_MODE_SHFT                            0x0

#define HWIO_APCS_L3U03_HML3_SFTPGC0_ADDR                            (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00005254)
#define HWIO_APCS_L3U03_HML3_SFTPGC0_OFFS                            (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00005254)
#define HWIO_APCS_L3U03_HML3_SFTPGC0_RMSK                                 0x707
#define HWIO_APCS_L3U03_HML3_SFTPGC0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_SFTPGC0_ADDR, HWIO_APCS_L3U03_HML3_SFTPGC0_RMSK)
#define HWIO_APCS_L3U03_HML3_SFTPGC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_SFTPGC0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_SFTPGC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_SFTPGC0_ADDR,v)
#define HWIO_APCS_L3U03_HML3_SFTPGC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_SFTPGC0_ADDR,m,v,HWIO_APCS_L3U03_HML3_SFTPGC0_IN)
#define HWIO_APCS_L3U03_HML3_SFTPGC0_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U03_HML3_SFTPGC0_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U03_HML3_SFTPGC0_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U03_HML3_SFTPGC0_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U03_HML3_SFTPGC0_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U03_HML3_SFTPGC0_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U03_HML3_SFTPGC1_ADDR                            (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00005354)
#define HWIO_APCS_L3U03_HML3_SFTPGC1_OFFS                            (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00005354)
#define HWIO_APCS_L3U03_HML3_SFTPGC1_RMSK                                 0x707
#define HWIO_APCS_L3U03_HML3_SFTPGC1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_SFTPGC1_ADDR, HWIO_APCS_L3U03_HML3_SFTPGC1_RMSK)
#define HWIO_APCS_L3U03_HML3_SFTPGC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_SFTPGC1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_SFTPGC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_SFTPGC1_ADDR,v)
#define HWIO_APCS_L3U03_HML3_SFTPGC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_SFTPGC1_ADDR,m,v,HWIO_APCS_L3U03_HML3_SFTPGC1_IN)
#define HWIO_APCS_L3U03_HML3_SFTPGC1_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U03_HML3_SFTPGC1_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U03_HML3_SFTPGC1_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U03_HML3_SFTPGC1_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U03_HML3_SFTPGC1_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U03_HML3_SFTPGC1_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U03_HML3_TAEERR0_ADDR                            (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003240)
#define HWIO_APCS_L3U03_HML3_TAEERR0_OFFS                            (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003240)
#define HWIO_APCS_L3U03_HML3_TAEERR0_RMSK                            0xc00003ff
#define HWIO_APCS_L3U03_HML3_TAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_TAEERR0_ADDR, HWIO_APCS_L3U03_HML3_TAEERR0_RMSK)
#define HWIO_APCS_L3U03_HML3_TAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_TAEERR0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_TAEERR0_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U03_HML3_TAEERR0_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U03_HML3_TAEERR0_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U03_HML3_TAEERR0_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U03_HML3_TAEERR1_ADDR                            (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00003340)
#define HWIO_APCS_L3U03_HML3_TAEERR1_OFFS                            (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00003340)
#define HWIO_APCS_L3U03_HML3_TAEERR1_RMSK                            0xc00003ff
#define HWIO_APCS_L3U03_HML3_TAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_TAEERR1_ADDR, HWIO_APCS_L3U03_HML3_TAEERR1_RMSK)
#define HWIO_APCS_L3U03_HML3_TAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_TAEERR1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_TAEERR1_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U03_HML3_TAEERR1_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U03_HML3_TAEERR1_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U03_HML3_TAEERR1_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U03_HML3_WDCR0_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00006208)
#define HWIO_APCS_L3U03_HML3_WDCR0_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00006208)
#define HWIO_APCS_L3U03_HML3_WDCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U03_HML3_WDCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_WDCR0_ADDR, HWIO_APCS_L3U03_HML3_WDCR0_RMSK)
#define HWIO_APCS_L3U03_HML3_WDCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_WDCR0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_WDCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_WDCR0_ADDR,v)
#define HWIO_APCS_L3U03_HML3_WDCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_WDCR0_ADDR,m,v,HWIO_APCS_L3U03_HML3_WDCR0_IN)
#define HWIO_APCS_L3U03_HML3_WDCR0_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U03_HML3_WDCR0_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U03_HML3_WDCR1_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00006308)
#define HWIO_APCS_L3U03_HML3_WDCR1_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00006308)
#define HWIO_APCS_L3U03_HML3_WDCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U03_HML3_WDCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_WDCR1_ADDR, HWIO_APCS_L3U03_HML3_WDCR1_RMSK)
#define HWIO_APCS_L3U03_HML3_WDCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_WDCR1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_WDCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_WDCR1_ADDR,v)
#define HWIO_APCS_L3U03_HML3_WDCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_WDCR1_ADDR,m,v,HWIO_APCS_L3U03_HML3_WDCR1_IN)
#define HWIO_APCS_L3U03_HML3_WDCR1_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U03_HML3_WDCR1_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U03_HML3_WMCR0_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000620c)
#define HWIO_APCS_L3U03_HML3_WMCR0_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000620c)
#define HWIO_APCS_L3U03_HML3_WMCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U03_HML3_WMCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_WMCR0_ADDR, HWIO_APCS_L3U03_HML3_WMCR0_RMSK)
#define HWIO_APCS_L3U03_HML3_WMCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_WMCR0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_WMCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_WMCR0_ADDR,v)
#define HWIO_APCS_L3U03_HML3_WMCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_WMCR0_ADDR,m,v,HWIO_APCS_L3U03_HML3_WMCR0_IN)
#define HWIO_APCS_L3U03_HML3_WMCR0_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U03_HML3_WMCR0_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U03_HML3_WMCR1_ADDR                              (APCS_L3U03_HML3_CFG_REG_BASE      + 0x0000630c)
#define HWIO_APCS_L3U03_HML3_WMCR1_OFFS                              (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x0000630c)
#define HWIO_APCS_L3U03_HML3_WMCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U03_HML3_WMCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_WMCR1_ADDR, HWIO_APCS_L3U03_HML3_WMCR1_RMSK)
#define HWIO_APCS_L3U03_HML3_WMCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_WMCR1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_WMCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_WMCR1_ADDR,v)
#define HWIO_APCS_L3U03_HML3_WMCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_WMCR1_ADDR,m,v,HWIO_APCS_L3U03_HML3_WMCR1_IN)
#define HWIO_APCS_L3U03_HML3_WMCR1_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U03_HML3_WMCR1_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U03_HML3_TCMAACA0_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00002200)
#define HWIO_APCS_L3U03_HML3_TCMAACA0_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00002200)
#define HWIO_APCS_L3U03_HML3_TCMAACA0_RMSK                           0xff000000
#define HWIO_APCS_L3U03_HML3_TCMAACA0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_TCMAACA0_ADDR, HWIO_APCS_L3U03_HML3_TCMAACA0_RMSK)
#define HWIO_APCS_L3U03_HML3_TCMAACA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_TCMAACA0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_TCMAACA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_TCMAACA0_ADDR,v)
#define HWIO_APCS_L3U03_HML3_TCMAACA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_TCMAACA0_ADDR,m,v,HWIO_APCS_L3U03_HML3_TCMAACA0_IN)
#define HWIO_APCS_L3U03_HML3_TCMAACA0_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U03_HML3_TCMAACA0_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U03_HML3_TCMAACA0_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U03_HML3_TCMAACA0_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U03_HML3_TCMAACB0_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00002204)
#define HWIO_APCS_L3U03_HML3_TCMAACB0_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00002204)
#define HWIO_APCS_L3U03_HML3_TCMAACB0_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U03_HML3_TCMAACB0_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_TCMAACB0_ADDR, HWIO_APCS_L3U03_HML3_TCMAACB0_RMSK)
#define HWIO_APCS_L3U03_HML3_TCMAACB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_TCMAACB0_ADDR, m)
#define HWIO_APCS_L3U03_HML3_TCMAACB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_TCMAACB0_ADDR,v)
#define HWIO_APCS_L3U03_HML3_TCMAACB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_TCMAACB0_ADDR,m,v,HWIO_APCS_L3U03_HML3_TCMAACB0_IN)
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U03_HML3_TCMAACB0_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U03_HML3_TCMAACA1_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00002300)
#define HWIO_APCS_L3U03_HML3_TCMAACA1_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00002300)
#define HWIO_APCS_L3U03_HML3_TCMAACA1_RMSK                           0xff000000
#define HWIO_APCS_L3U03_HML3_TCMAACA1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_TCMAACA1_ADDR, HWIO_APCS_L3U03_HML3_TCMAACA1_RMSK)
#define HWIO_APCS_L3U03_HML3_TCMAACA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_TCMAACA1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_TCMAACA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_TCMAACA1_ADDR,v)
#define HWIO_APCS_L3U03_HML3_TCMAACA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_TCMAACA1_ADDR,m,v,HWIO_APCS_L3U03_HML3_TCMAACA1_IN)
#define HWIO_APCS_L3U03_HML3_TCMAACA1_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U03_HML3_TCMAACA1_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U03_HML3_TCMAACA1_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U03_HML3_TCMAACA1_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U03_HML3_TCMAACB1_ADDR                           (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00002304)
#define HWIO_APCS_L3U03_HML3_TCMAACB1_OFFS                           (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00002304)
#define HWIO_APCS_L3U03_HML3_TCMAACB1_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U03_HML3_TCMAACB1_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_TCMAACB1_ADDR, HWIO_APCS_L3U03_HML3_TCMAACB1_RMSK)
#define HWIO_APCS_L3U03_HML3_TCMAACB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_TCMAACB1_ADDR, m)
#define HWIO_APCS_L3U03_HML3_TCMAACB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_TCMAACB1_ADDR,v)
#define HWIO_APCS_L3U03_HML3_TCMAACB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_TCMAACB1_ADDR,m,v,HWIO_APCS_L3U03_HML3_TCMAACB1_IN)
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U03_HML3_TCMAACB1_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U03_HML3_QBCR_ADDR                               (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00007070)
#define HWIO_APCS_L3U03_HML3_QBCR_OFFS                               (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00007070)
#define HWIO_APCS_L3U03_HML3_QBCR_RMSK                               0xc003ffff
#define HWIO_APCS_L3U03_HML3_QBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_QBCR_ADDR, HWIO_APCS_L3U03_HML3_QBCR_RMSK)
#define HWIO_APCS_L3U03_HML3_QBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_QBCR_ADDR, m)
#define HWIO_APCS_L3U03_HML3_QBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_QBCR_ADDR,v)
#define HWIO_APCS_L3U03_HML3_QBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_QBCR_ADDR,m,v,HWIO_APCS_L3U03_HML3_QBCR_IN)
#define HWIO_APCS_L3U03_HML3_QBCR_QB_TTAG_BMSK                       0xc0000000
#define HWIO_APCS_L3U03_HML3_QBCR_QB_TTAG_SHFT                             0x1e
#define HWIO_APCS_L3U03_HML3_QBCR_BOQ_QB_THRES_BMSK                     0x30000
#define HWIO_APCS_L3U03_HML3_QBCR_BOQ_QB_THRES_SHFT                        0x10
#define HWIO_APCS_L3U03_HML3_QBCR_QOSBEACON_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U03_HML3_QBCR_QOSBEACON_DLY_SHFT                        0x0

#define HWIO_APCS_L3U03_HML3_QCCMCR_ADDR                             (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00004050)
#define HWIO_APCS_L3U03_HML3_QCCMCR_OFFS                             (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00004050)
#define HWIO_APCS_L3U03_HML3_QCCMCR_RMSK                                    0x3
#define HWIO_APCS_L3U03_HML3_QCCMCR_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_QCCMCR_ADDR, HWIO_APCS_L3U03_HML3_QCCMCR_RMSK)
#define HWIO_APCS_L3U03_HML3_QCCMCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_QCCMCR_ADDR, m)
#define HWIO_APCS_L3U03_HML3_QCCMCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_QCCMCR_ADDR,v)
#define HWIO_APCS_L3U03_HML3_QCCMCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_QCCMCR_ADDR,m,v,HWIO_APCS_L3U03_HML3_QCCMCR_IN)
#define HWIO_APCS_L3U03_HML3_QCCMCR_CCMC_SS_BMSK                            0x2
#define HWIO_APCS_L3U03_HML3_QCCMCR_CCMC_SS_SHFT                            0x1
#define HWIO_APCS_L3U03_HML3_QCCMCR_DSBL_CCMC_BMSK                          0x1
#define HWIO_APCS_L3U03_HML3_QCCMCR_DSBL_CCMC_SHFT                          0x0

#define HWIO_APCS_L3U03_HML3_QCCECR_ADDR                             (APCS_L3U03_HML3_CFG_REG_BASE      + 0x00004060)
#define HWIO_APCS_L3U03_HML3_QCCECR_OFFS                             (APCS_L3U03_HML3_CFG_REG_BASE_OFFS + 0x00004060)
#define HWIO_APCS_L3U03_HML3_QCCECR_RMSK                                    0x3
#define HWIO_APCS_L3U03_HML3_QCCECR_IN          \
        in_dword_masked(HWIO_APCS_L3U03_HML3_QCCECR_ADDR, HWIO_APCS_L3U03_HML3_QCCECR_RMSK)
#define HWIO_APCS_L3U03_HML3_QCCECR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U03_HML3_QCCECR_ADDR, m)
#define HWIO_APCS_L3U03_HML3_QCCECR_OUT(v)      \
        out_dword(HWIO_APCS_L3U03_HML3_QCCECR_ADDR,v)
#define HWIO_APCS_L3U03_HML3_QCCECR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U03_HML3_QCCECR_ADDR,m,v,HWIO_APCS_L3U03_HML3_QCCECR_IN)
#define HWIO_APCS_L3U03_HML3_QCCECR_UNIFIED_CCEW_BMSK                       0x2
#define HWIO_APCS_L3U03_HML3_QCCECR_UNIFIED_CCEW_SHFT                       0x1
#define HWIO_APCS_L3U03_HML3_QCCECR_DSBL_CCE_BMSK                           0x1
#define HWIO_APCS_L3U03_HML3_QCCECR_DSBL_CCE_SHFT                           0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U04_HML3_CFG
 *--------------------------------------------------------------------------*/

#define APCS_L3U04_HML3_CFG_REG_BASE                                 (HMSS_QLL_BASE      + 0x00990000)
#define APCS_L3U04_HML3_CFG_REG_BASE_OFFS                            0x00990000

#define HWIO_APCS_L3U04_HML3_ARYCA_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00005110)
#define HWIO_APCS_L3U04_HML3_ARYCA_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00005110)
#define HWIO_APCS_L3U04_HML3_ARYCA_RMSK                              0xffffffff
#define HWIO_APCS_L3U04_HML3_ARYCA_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_ARYCA_ADDR, HWIO_APCS_L3U04_HML3_ARYCA_RMSK)
#define HWIO_APCS_L3U04_HML3_ARYCA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_ARYCA_ADDR, m)
#define HWIO_APCS_L3U04_HML3_ARYCA_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_ARYCA_ADDR,v)
#define HWIO_APCS_L3U04_HML3_ARYCA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_ARYCA_ADDR,m,v,HWIO_APCS_L3U04_HML3_ARYCA_IN)
#define HWIO_APCS_L3U04_HML3_ARYCA_DPWCALT_BMSK                      0xff000000
#define HWIO_APCS_L3U04_HML3_ARYCA_DPWCALT_SHFT                            0x18
#define HWIO_APCS_L3U04_HML3_ARYCA_DPWCDFLT_BMSK                       0xff0000
#define HWIO_APCS_L3U04_HML3_ARYCA_DPWCDFLT_SHFT                           0x10
#define HWIO_APCS_L3U04_HML3_ARYCA_DPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U04_HML3_ARYCA_DPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U04_HML3_ARYCA_DPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U04_HML3_ARYCA_DPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U04_HML3_ARYCB_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00005114)
#define HWIO_APCS_L3U04_HML3_ARYCB_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00005114)
#define HWIO_APCS_L3U04_HML3_ARYCB_RMSK                              0xffffffff
#define HWIO_APCS_L3U04_HML3_ARYCB_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_ARYCB_ADDR, HWIO_APCS_L3U04_HML3_ARYCB_RMSK)
#define HWIO_APCS_L3U04_HML3_ARYCB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_ARYCB_ADDR, m)
#define HWIO_APCS_L3U04_HML3_ARYCB_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_ARYCB_ADDR,v)
#define HWIO_APCS_L3U04_HML3_ARYCB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_ARYCB_ADDR,m,v,HWIO_APCS_L3U04_HML3_ARYCB_IN)
#define HWIO_APCS_L3U04_HML3_ARYCB_APAUSEDLY_BMSK                    0xff000000
#define HWIO_APCS_L3U04_HML3_ARYCB_APAUSEDLY_SHFT                          0x18
#define HWIO_APCS_L3U04_HML3_ARYCB_DPRAALT_BMSK                        0xf00000
#define HWIO_APCS_L3U04_HML3_ARYCB_DPRAALT_SHFT                            0x14
#define HWIO_APCS_L3U04_HML3_ARYCB_DPRADFLT_BMSK                        0xf0000
#define HWIO_APCS_L3U04_HML3_ARYCB_DPRADFLT_SHFT                           0x10
#define HWIO_APCS_L3U04_HML3_ARYCB_TPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U04_HML3_ARYCB_TPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U04_HML3_ARYCB_TPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U04_HML3_ARYCB_TPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U04_HML3_ARYCC_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00005118)
#define HWIO_APCS_L3U04_HML3_ARYCC_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00005118)
#define HWIO_APCS_L3U04_HML3_ARYCC_RMSK                                     0x7
#define HWIO_APCS_L3U04_HML3_ARYCC_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_ARYCC_ADDR, HWIO_APCS_L3U04_HML3_ARYCC_RMSK)
#define HWIO_APCS_L3U04_HML3_ARYCC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_ARYCC_ADDR, m)
#define HWIO_APCS_L3U04_HML3_ARYCC_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_ARYCC_ADDR,v)
#define HWIO_APCS_L3U04_HML3_ARYCC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_ARYCC_ADDR,m,v,HWIO_APCS_L3U04_HML3_ARYCC_IN)
#define HWIO_APCS_L3U04_HML3_ARYCC_DALARY_BMSK                              0x7
#define HWIO_APCS_L3U04_HML3_ARYCC_DALARY_SHFT                              0x0

#define HWIO_APCS_L3U04_HML3_ASTCA0_ADDR                             (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00006210)
#define HWIO_APCS_L3U04_HML3_ASTCA0_OFFS                             (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00006210)
#define HWIO_APCS_L3U04_HML3_ASTCA0_RMSK                             0xffffffff
#define HWIO_APCS_L3U04_HML3_ASTCA0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_ASTCA0_ADDR, HWIO_APCS_L3U04_HML3_ASTCA0_RMSK)
#define HWIO_APCS_L3U04_HML3_ASTCA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_ASTCA0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_ASTCA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_ASTCA0_ADDR,v)
#define HWIO_APCS_L3U04_HML3_ASTCA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_ASTCA0_ADDR,m,v,HWIO_APCS_L3U04_HML3_ASTCA0_IN)
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U04_HML3_ASTCA0_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U04_HML3_ASTCA0_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U04_HML3_ASTCA0_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U04_HML3_ASTCA0_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U04_HML3_ASTCA0_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U04_HML3_ASTCA0_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U04_HML3_ASTCA0_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U04_HML3_ASTCA0_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U04_HML3_ASTCA0_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U04_HML3_ASTCA1_ADDR                             (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00006310)
#define HWIO_APCS_L3U04_HML3_ASTCA1_OFFS                             (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00006310)
#define HWIO_APCS_L3U04_HML3_ASTCA1_RMSK                             0xffffffff
#define HWIO_APCS_L3U04_HML3_ASTCA1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_ASTCA1_ADDR, HWIO_APCS_L3U04_HML3_ASTCA1_RMSK)
#define HWIO_APCS_L3U04_HML3_ASTCA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_ASTCA1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_ASTCA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_ASTCA1_ADDR,v)
#define HWIO_APCS_L3U04_HML3_ASTCA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_ASTCA1_ADDR,m,v,HWIO_APCS_L3U04_HML3_ASTCA1_IN)
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U04_HML3_ASTCA1_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U04_HML3_ASTCA1_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U04_HML3_ASTCA1_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U04_HML3_ASTCA1_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U04_HML3_ASTCA1_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U04_HML3_ASTCA1_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U04_HML3_ASTCA1_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U04_HML3_ASTCA1_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U04_HML3_ASTCA1_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U04_HML3_ASTCB0_ADDR                             (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00006214)
#define HWIO_APCS_L3U04_HML3_ASTCB0_OFFS                             (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00006214)
#define HWIO_APCS_L3U04_HML3_ASTCB0_RMSK                                  0xfff
#define HWIO_APCS_L3U04_HML3_ASTCB0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_ASTCB0_ADDR, HWIO_APCS_L3U04_HML3_ASTCB0_RMSK)
#define HWIO_APCS_L3U04_HML3_ASTCB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_ASTCB0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_ASTCB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_ASTCB0_ADDR,v)
#define HWIO_APCS_L3U04_HML3_ASTCB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_ASTCB0_ADDR,m,v,HWIO_APCS_L3U04_HML3_ASTCB0_IN)
#define HWIO_APCS_L3U04_HML3_ASTCB0_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U04_HML3_ASTCB0_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U04_HML3_ASTCB1_ADDR                             (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00006314)
#define HWIO_APCS_L3U04_HML3_ASTCB1_OFFS                             (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00006314)
#define HWIO_APCS_L3U04_HML3_ASTCB1_RMSK                                  0xfff
#define HWIO_APCS_L3U04_HML3_ASTCB1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_ASTCB1_ADDR, HWIO_APCS_L3U04_HML3_ASTCB1_RMSK)
#define HWIO_APCS_L3U04_HML3_ASTCB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_ASTCB1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_ASTCB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_ASTCB1_ADDR,v)
#define HWIO_APCS_L3U04_HML3_ASTCB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_ASTCB1_ADDR,m,v,HWIO_APCS_L3U04_HML3_ASTCB1_IN)
#define HWIO_APCS_L3U04_HML3_ASTCB1_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U04_HML3_ASTCB1_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U04_HML3_CJSCTL_ADDR                             (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000a000)
#define HWIO_APCS_L3U04_HML3_CJSCTL_OFFS                             (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_APCS_L3U04_HML3_CJSCTL_RMSK                              0x73fff7f
#define HWIO_APCS_L3U04_HML3_CJSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CJSCTL_ADDR, HWIO_APCS_L3U04_HML3_CJSCTL_RMSK)
#define HWIO_APCS_L3U04_HML3_CJSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CJSCTL_ADDR, m)
#define HWIO_APCS_L3U04_HML3_CJSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_CJSCTL_ADDR,v)
#define HWIO_APCS_L3U04_HML3_CJSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_CJSCTL_ADDR,m,v,HWIO_APCS_L3U04_HML3_CJSCTL_IN)
#define HWIO_APCS_L3U04_HML3_CJSCTL_JTR_STOP_CNT_BMSK                 0x7000000
#define HWIO_APCS_L3U04_HML3_CJSCTL_JTR_STOP_CNT_SHFT                      0x18
#define HWIO_APCS_L3U04_HML3_CJSCTL_JTR_TRIG_CNT_BMSK                  0x3fff00
#define HWIO_APCS_L3U04_HML3_CJSCTL_JTR_TRIG_CNT_SHFT                       0x8
#define HWIO_APCS_L3U04_HML3_CJSCTL_JTR_STOP_MODE_BMSK                     0x60
#define HWIO_APCS_L3U04_HML3_CJSCTL_JTR_STOP_MODE_SHFT                      0x5
#define HWIO_APCS_L3U04_HML3_CJSCTL_JTR_RETAIN_BMSK                        0x10
#define HWIO_APCS_L3U04_HML3_CJSCTL_JTR_RETAIN_SHFT                         0x4
#define HWIO_APCS_L3U04_HML3_CJSCTL_JTR_STRT_MODE_BMSK                      0xc
#define HWIO_APCS_L3U04_HML3_CJSCTL_JTR_STRT_MODE_SHFT                      0x2
#define HWIO_APCS_L3U04_HML3_CJSCTL_JTR_SENS_RST_BMSK                       0x2
#define HWIO_APCS_L3U04_HML3_CJSCTL_JTR_SENS_RST_SHFT                       0x1
#define HWIO_APCS_L3U04_HML3_CJSCTL_JTR_SENS_EN_BMSK                        0x1
#define HWIO_APCS_L3U04_HML3_CJSCTL_JTR_SENS_EN_SHFT                        0x0

#define HWIO_APCS_L3U04_HML3_CJSD0_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000a008)
#define HWIO_APCS_L3U04_HML3_CJSD0_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_APCS_L3U04_HML3_CJSD0_RMSK                              0xffffffff
#define HWIO_APCS_L3U04_HML3_CJSD0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CJSD0_ADDR, HWIO_APCS_L3U04_HML3_CJSD0_RMSK)
#define HWIO_APCS_L3U04_HML3_CJSD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CJSD0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_CJSD0_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U04_HML3_CJSD0_DATA_SHFT                                0x0

#define HWIO_APCS_L3U04_HML3_CJSD1_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000a00c)
#define HWIO_APCS_L3U04_HML3_CJSD1_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_APCS_L3U04_HML3_CJSD1_RMSK                              0xffffffff
#define HWIO_APCS_L3U04_HML3_CJSD1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CJSD1_ADDR, HWIO_APCS_L3U04_HML3_CJSD1_RMSK)
#define HWIO_APCS_L3U04_HML3_CJSD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CJSD1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_CJSD1_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U04_HML3_CJSD1_DATA_SHFT                                0x0

#define HWIO_APCS_L3U04_HML3_CJSD2_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000a010)
#define HWIO_APCS_L3U04_HML3_CJSD2_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_APCS_L3U04_HML3_CJSD2_RMSK                              0xffffffff
#define HWIO_APCS_L3U04_HML3_CJSD2_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CJSD2_ADDR, HWIO_APCS_L3U04_HML3_CJSD2_RMSK)
#define HWIO_APCS_L3U04_HML3_CJSD2_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CJSD2_ADDR, m)
#define HWIO_APCS_L3U04_HML3_CJSD2_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U04_HML3_CJSD2_DATA_SHFT                                0x0

#define HWIO_APCS_L3U04_HML3_CJSD3_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000a014)
#define HWIO_APCS_L3U04_HML3_CJSD3_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_APCS_L3U04_HML3_CJSD3_RMSK                              0xffffffff
#define HWIO_APCS_L3U04_HML3_CJSD3_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CJSD3_ADDR, HWIO_APCS_L3U04_HML3_CJSD3_RMSK)
#define HWIO_APCS_L3U04_HML3_CJSD3_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CJSD3_ADDR, m)
#define HWIO_APCS_L3U04_HML3_CJSD3_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U04_HML3_CJSD3_DATA_SHFT                                0x0

#define HWIO_APCS_L3U04_HML3_CJSD4_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000a018)
#define HWIO_APCS_L3U04_HML3_CJSD4_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000a018)
#define HWIO_APCS_L3U04_HML3_CJSD4_RMSK                              0xffffffff
#define HWIO_APCS_L3U04_HML3_CJSD4_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CJSD4_ADDR, HWIO_APCS_L3U04_HML3_CJSD4_RMSK)
#define HWIO_APCS_L3U04_HML3_CJSD4_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CJSD4_ADDR, m)
#define HWIO_APCS_L3U04_HML3_CJSD4_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U04_HML3_CJSD4_DATA_SHFT                                0x0

#define HWIO_APCS_L3U04_HML3_CJSD5_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000a01c)
#define HWIO_APCS_L3U04_HML3_CJSD5_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000a01c)
#define HWIO_APCS_L3U04_HML3_CJSD5_RMSK                              0xffffffff
#define HWIO_APCS_L3U04_HML3_CJSD5_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CJSD5_ADDR, HWIO_APCS_L3U04_HML3_CJSD5_RMSK)
#define HWIO_APCS_L3U04_HML3_CJSD5_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CJSD5_ADDR, m)
#define HWIO_APCS_L3U04_HML3_CJSD5_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U04_HML3_CJSD5_DATA_SHFT                                0x0

#define HWIO_APCS_L3U04_HML3_CR0_ADDR                                (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00005200)
#define HWIO_APCS_L3U04_HML3_CR0_OFFS                                (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00005200)
#define HWIO_APCS_L3U04_HML3_CR0_RMSK                                      0x1f
#define HWIO_APCS_L3U04_HML3_CR0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CR0_ADDR, HWIO_APCS_L3U04_HML3_CR0_RMSK)
#define HWIO_APCS_L3U04_HML3_CR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CR0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_CR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_CR0_ADDR,v)
#define HWIO_APCS_L3U04_HML3_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_CR0_ADDR,m,v,HWIO_APCS_L3U04_HML3_CR0_IN)
#define HWIO_APCS_L3U04_HML3_CR0_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U04_HML3_CR0_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U04_HML3_CR0_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U04_HML3_CR0_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U04_HML3_CR0_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U04_HML3_CR0_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U04_HML3_CR0_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U04_HML3_CR0_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U04_HML3_CR0_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U04_HML3_CR0_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U04_HML3_CR1_ADDR                                (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00005300)
#define HWIO_APCS_L3U04_HML3_CR1_OFFS                                (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00005300)
#define HWIO_APCS_L3U04_HML3_CR1_RMSK                                      0x1f
#define HWIO_APCS_L3U04_HML3_CR1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CR1_ADDR, HWIO_APCS_L3U04_HML3_CR1_RMSK)
#define HWIO_APCS_L3U04_HML3_CR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CR1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_CR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_CR1_ADDR,v)
#define HWIO_APCS_L3U04_HML3_CR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_CR1_ADDR,m,v,HWIO_APCS_L3U04_HML3_CR1_IN)
#define HWIO_APCS_L3U04_HML3_CR1_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U04_HML3_CR1_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U04_HML3_CR1_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U04_HML3_CR1_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U04_HML3_CR1_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U04_HML3_CR1_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U04_HML3_CR1_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U04_HML3_CR1_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U04_HML3_CR1_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U04_HML3_CR1_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U04_HML3_CRA_ADDR                                (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00007020)
#define HWIO_APCS_L3U04_HML3_CRA_OFFS                                (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00007020)
#define HWIO_APCS_L3U04_HML3_CRA_RMSK                                0xffffc03d
#define HWIO_APCS_L3U04_HML3_CRA_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CRA_ADDR, HWIO_APCS_L3U04_HML3_CRA_RMSK)
#define HWIO_APCS_L3U04_HML3_CRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CRA_ADDR, m)
#define HWIO_APCS_L3U04_HML3_CRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_CRA_ADDR,v)
#define HWIO_APCS_L3U04_HML3_CRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_CRA_ADDR,m,v,HWIO_APCS_L3U04_HML3_CRA_IN)
#define HWIO_APCS_L3U04_HML3_CRA_SPARE_BMSK                          0xe0000000
#define HWIO_APCS_L3U04_HML3_CRA_SPARE_SHFT                                0x1d
#define HWIO_APCS_L3U04_HML3_CRA_QID_ECC_BMSK                        0x10000000
#define HWIO_APCS_L3U04_HML3_CRA_QID_ECC_SHFT                              0x1c
#define HWIO_APCS_L3U04_HML3_CRA_QID_CE_SEQ_BMSK                      0x8000000
#define HWIO_APCS_L3U04_HML3_CRA_QID_CE_SEQ_SHFT                           0x1b
#define HWIO_APCS_L3U04_HML3_CRA_RD_SNP_RD_TIME_BMSK                  0x4000000
#define HWIO_APCS_L3U04_HML3_CRA_RD_SNP_RD_TIME_SHFT                       0x1a
#define HWIO_APCS_L3U04_HML3_CRA_FAPSHA_BMSK                          0x2000000
#define HWIO_APCS_L3U04_HML3_CRA_FAPSHA_SHFT                               0x19
#define HWIO_APCS_L3U04_HML3_CRA_BLOCK_TUE_BMSK                       0x1000000
#define HWIO_APCS_L3U04_HML3_CRA_BLOCK_TUE_SHFT                            0x18
#define HWIO_APCS_L3U04_HML3_CRA_SFT_CE_SEQ_BMSK                       0x800000
#define HWIO_APCS_L3U04_HML3_CRA_SFT_CE_SEQ_SHFT                           0x17
#define HWIO_APCS_L3U04_HML3_CRA_DCH_INV0_BMSK                         0x400000
#define HWIO_APCS_L3U04_HML3_CRA_DCH_INV0_SHFT                             0x16
#define HWIO_APCS_L3U04_HML3_CRA_DCH_INV1_BMSK                         0x200000
#define HWIO_APCS_L3U04_HML3_CRA_DCH_INV1_SHFT                             0x15
#define HWIO_APCS_L3U04_HML3_CRA_DETC_BMSK                             0x100000
#define HWIO_APCS_L3U04_HML3_CRA_DETC_SHFT                                 0x14
#define HWIO_APCS_L3U04_HML3_CRA_AMVSMC_BMSK                            0x80000
#define HWIO_APCS_L3U04_HML3_CRA_AMVSMC_SHFT                               0x13
#define HWIO_APCS_L3U04_HML3_CRA_DCIALL_SFT_BMSK                        0x40000
#define HWIO_APCS_L3U04_HML3_CRA_DCIALL_SFT_SHFT                           0x12
#define HWIO_APCS_L3U04_HML3_CRA_TAG_ECC_BMSK                           0x20000
#define HWIO_APCS_L3U04_HML3_CRA_TAG_ECC_SHFT                              0x11
#define HWIO_APCS_L3U04_HML3_CRA_TAG_CE_SEQ_BMSK                        0x10000
#define HWIO_APCS_L3U04_HML3_CRA_TAG_CE_SEQ_SHFT                           0x10
#define HWIO_APCS_L3U04_HML3_CRA_DATA_ECC_BMSK                           0x8000
#define HWIO_APCS_L3U04_HML3_CRA_DATA_ECC_SHFT                              0xf
#define HWIO_APCS_L3U04_HML3_CRA_ENFGECCDAT_BMSK                         0x4000
#define HWIO_APCS_L3U04_HML3_CRA_ENFGECCDAT_SHFT                            0xe
#define HWIO_APCS_L3U04_HML3_CRA_CO_REQ_TIME_BMSK                          0x30
#define HWIO_APCS_L3U04_HML3_CRA_CO_REQ_TIME_SHFT                           0x4
#define HWIO_APCS_L3U04_HML3_CRA_WR_MISS_RD_TIME_BMSK                       0x8
#define HWIO_APCS_L3U04_HML3_CRA_WR_MISS_RD_TIME_SHFT                       0x3
#define HWIO_APCS_L3U04_HML3_CRA_RD_MISS_RD_TIME_BMSK                       0x4
#define HWIO_APCS_L3U04_HML3_CRA_RD_MISS_RD_TIME_SHFT                       0x2
#define HWIO_APCS_L3U04_HML3_CRA_EARLY_RD_BMSK                              0x1
#define HWIO_APCS_L3U04_HML3_CRA_EARLY_RD_SHFT                              0x0

#define HWIO_APCS_L3U04_HML3_CRB_ADDR                                (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00007024)
#define HWIO_APCS_L3U04_HML3_CRB_OFFS                                (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00007024)
#define HWIO_APCS_L3U04_HML3_CRB_RMSK                                    0xffe0
#define HWIO_APCS_L3U04_HML3_CRB_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CRB_ADDR, HWIO_APCS_L3U04_HML3_CRB_RMSK)
#define HWIO_APCS_L3U04_HML3_CRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CRB_ADDR, m)
#define HWIO_APCS_L3U04_HML3_CRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_CRB_ADDR,v)
#define HWIO_APCS_L3U04_HML3_CRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_CRB_ADDR,m,v,HWIO_APCS_L3U04_HML3_CRB_IN)
#define HWIO_APCS_L3U04_HML3_CRB_SPARE_BMSK                              0xff80
#define HWIO_APCS_L3U04_HML3_CRB_SPARE_SHFT                                 0x7
#define HWIO_APCS_L3U04_HML3_CRB_RTY_BACKOFF_BMSK                          0x60
#define HWIO_APCS_L3U04_HML3_CRB_RTY_BACKOFF_SHFT                           0x5

#define HWIO_APCS_L3U04_HML3_CRD_ADDR                                (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000702c)
#define HWIO_APCS_L3U04_HML3_CRD_OFFS                                (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000702c)
#define HWIO_APCS_L3U04_HML3_CRD_RMSK                                   0x10001
#define HWIO_APCS_L3U04_HML3_CRD_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CRD_ADDR, HWIO_APCS_L3U04_HML3_CRD_RMSK)
#define HWIO_APCS_L3U04_HML3_CRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_CRD_ADDR, m)
#define HWIO_APCS_L3U04_HML3_CRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_CRD_ADDR,v)
#define HWIO_APCS_L3U04_HML3_CRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_CRD_ADDR,m,v,HWIO_APCS_L3U04_HML3_CRD_IN)
#define HWIO_APCS_L3U04_HML3_CRD_PL3APOS_BMSK                           0x10000
#define HWIO_APCS_L3U04_HML3_CRD_PL3APOS_SHFT                              0x10
#define HWIO_APCS_L3U04_HML3_CRD_DDCIALL_BMSK                               0x1
#define HWIO_APCS_L3U04_HML3_CRD_DDCIALL_SHFT                               0x0

#define HWIO_APCS_L3U04_HML3_DAEERR0_ADDR                            (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000324c)
#define HWIO_APCS_L3U04_HML3_DAEERR0_OFFS                            (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000324c)
#define HWIO_APCS_L3U04_HML3_DAEERR0_RMSK                               0xfffff
#define HWIO_APCS_L3U04_HML3_DAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DAEERR0_ADDR, HWIO_APCS_L3U04_HML3_DAEERR0_RMSK)
#define HWIO_APCS_L3U04_HML3_DAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DAEERR0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DAEERR0_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U04_HML3_DAEERR0_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U04_HML3_DAEERR1_ADDR                            (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000334c)
#define HWIO_APCS_L3U04_HML3_DAEERR1_OFFS                            (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000334c)
#define HWIO_APCS_L3U04_HML3_DAEERR1_RMSK                               0xfffff
#define HWIO_APCS_L3U04_HML3_DAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DAEERR1_ADDR, HWIO_APCS_L3U04_HML3_DAEERR1_RMSK)
#define HWIO_APCS_L3U04_HML3_DAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DAEERR1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DAEERR1_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U04_HML3_DAEERR1_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U04_HML3_DCRSWCR_ADDR                            (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003000)
#define HWIO_APCS_L3U04_HML3_DCRSWCR_OFFS                            (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003000)
#define HWIO_APCS_L3U04_HML3_DCRSWCR_RMSK                                 0xfff
#define HWIO_APCS_L3U04_HML3_DCRSWCR_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWCR_ADDR, HWIO_APCS_L3U04_HML3_DCRSWCR_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWCR_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_DCRSWCR_ADDR,v)
#define HWIO_APCS_L3U04_HML3_DCRSWCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_DCRSWCR_ADDR,m,v,HWIO_APCS_L3U04_HML3_DCRSWCR_IN)
#define HWIO_APCS_L3U04_HML3_DCRSWCR_SFTBID_BMSK                          0xc00
#define HWIO_APCS_L3U04_HML3_DCRSWCR_SFTBID_SHFT                            0xa
#define HWIO_APCS_L3U04_HML3_DCRSWCR_SFTPID_BMSK                          0x3f0
#define HWIO_APCS_L3U04_HML3_DCRSWCR_SFTPID_SHFT                            0x4
#define HWIO_APCS_L3U04_HML3_DCRSWCR_SPARE_BMSK                             0x8
#define HWIO_APCS_L3U04_HML3_DCRSWCR_SPARE_SHFT                             0x3
#define HWIO_APCS_L3U04_HML3_DCRSWCR_CVFS_BMSK                              0x4
#define HWIO_APCS_L3U04_HML3_DCRSWCR_CVFS_SHFT                              0x2
#define HWIO_APCS_L3U04_HML3_DCRSWCR_BYPTECC_BMSK                           0x2
#define HWIO_APCS_L3U04_HML3_DCRSWCR_BYPTECC_SHFT                           0x1
#define HWIO_APCS_L3U04_HML3_DCRSWCR_BYPDECC_BMSK                           0x1
#define HWIO_APCS_L3U04_HML3_DCRSWCR_BYPDECC_SHFT                           0x0

#define HWIO_APCS_L3U04_HML3_DCRSWDA0_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003200)
#define HWIO_APCS_L3U04_HML3_DCRSWDA0_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003200)
#define HWIO_APCS_L3U04_HML3_DCRSWDA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDA0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDA0_ADDR, HWIO_APCS_L3U04_HML3_DCRSWDA0_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWDA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDA0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWDA0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDA0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U04_HML3_DCRSWDA1_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003300)
#define HWIO_APCS_L3U04_HML3_DCRSWDA1_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003300)
#define HWIO_APCS_L3U04_HML3_DCRSWDA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDA1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDA1_ADDR, HWIO_APCS_L3U04_HML3_DCRSWDA1_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWDA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDA1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWDA1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDA1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U04_HML3_DCRSWDB0_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003204)
#define HWIO_APCS_L3U04_HML3_DCRSWDB0_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003204)
#define HWIO_APCS_L3U04_HML3_DCRSWDB0_RMSK                           0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDB0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDB0_ADDR, HWIO_APCS_L3U04_HML3_DCRSWDB0_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWDB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDB0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWDB0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDB0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U04_HML3_DCRSWDB1_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003304)
#define HWIO_APCS_L3U04_HML3_DCRSWDB1_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003304)
#define HWIO_APCS_L3U04_HML3_DCRSWDB1_RMSK                           0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDB1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDB1_ADDR, HWIO_APCS_L3U04_HML3_DCRSWDB1_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWDB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDB1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWDB1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDB1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U04_HML3_DCRSWDC0_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003208)
#define HWIO_APCS_L3U04_HML3_DCRSWDC0_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003208)
#define HWIO_APCS_L3U04_HML3_DCRSWDC0_RMSK                           0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDC0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDC0_ADDR, HWIO_APCS_L3U04_HML3_DCRSWDC0_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWDC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDC0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWDC0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDC0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U04_HML3_DCRSWDC1_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003308)
#define HWIO_APCS_L3U04_HML3_DCRSWDC1_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003308)
#define HWIO_APCS_L3U04_HML3_DCRSWDC1_RMSK                           0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDC1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDC1_ADDR, HWIO_APCS_L3U04_HML3_DCRSWDC1_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWDC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDC1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWDC1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDC1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U04_HML3_DCRSWDD0_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000320c)
#define HWIO_APCS_L3U04_HML3_DCRSWDD0_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000320c)
#define HWIO_APCS_L3U04_HML3_DCRSWDD0_RMSK                           0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDD0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDD0_ADDR, HWIO_APCS_L3U04_HML3_DCRSWDD0_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWDD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDD0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWDD0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDD0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U04_HML3_DCRSWDD1_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000330c)
#define HWIO_APCS_L3U04_HML3_DCRSWDD1_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000330c)
#define HWIO_APCS_L3U04_HML3_DCRSWDD1_RMSK                           0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDD1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDD1_ADDR, HWIO_APCS_L3U04_HML3_DCRSWDD1_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWDD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDD1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWDD1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWDD1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U04_HML3_DCRSWDE0_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003210)
#define HWIO_APCS_L3U04_HML3_DCRSWDE0_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003210)
#define HWIO_APCS_L3U04_HML3_DCRSWDE0_RMSK                              0x1ffff
#define HWIO_APCS_L3U04_HML3_DCRSWDE0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDE0_ADDR, HWIO_APCS_L3U04_HML3_DCRSWDE0_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWDE0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDE0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWDE0_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U04_HML3_DCRSWDE0_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U04_HML3_DCRSWDE0_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U04_HML3_DCRSWDE0_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U04_HML3_DCRSWDE0_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U04_HML3_DCRSWDE0_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U04_HML3_DCRSWDE1_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003310)
#define HWIO_APCS_L3U04_HML3_DCRSWDE1_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003310)
#define HWIO_APCS_L3U04_HML3_DCRSWDE1_RMSK                              0x1ffff
#define HWIO_APCS_L3U04_HML3_DCRSWDE1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDE1_ADDR, HWIO_APCS_L3U04_HML3_DCRSWDE1_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWDE1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWDE1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWDE1_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U04_HML3_DCRSWDE1_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U04_HML3_DCRSWDE1_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U04_HML3_DCRSWDE1_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U04_HML3_DCRSWDE1_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U04_HML3_DCRSWDE1_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U04_HML3_DCRSWTA0_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003218)
#define HWIO_APCS_L3U04_HML3_DCRSWTA0_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003218)
#define HWIO_APCS_L3U04_HML3_DCRSWTA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWTA0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWTA0_ADDR, HWIO_APCS_L3U04_HML3_DCRSWTA0_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWTA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWTA0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWTA0_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U04_HML3_DCRSWTA0_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U04_HML3_DCRSWTA0_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U04_HML3_DCRSWTA0_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U04_HML3_DCRSWTA1_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003318)
#define HWIO_APCS_L3U04_HML3_DCRSWTA1_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003318)
#define HWIO_APCS_L3U04_HML3_DCRSWTA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U04_HML3_DCRSWTA1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWTA1_ADDR, HWIO_APCS_L3U04_HML3_DCRSWTA1_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWTA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWTA1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWTA1_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U04_HML3_DCRSWTA1_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U04_HML3_DCRSWTA1_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U04_HML3_DCRSWTA1_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U04_HML3_DCRSWTB0_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000321c)
#define HWIO_APCS_L3U04_HML3_DCRSWTB0_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000321c)
#define HWIO_APCS_L3U04_HML3_DCRSWTB0_RMSK                           0x7fffff00
#define HWIO_APCS_L3U04_HML3_DCRSWTB0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWTB0_ADDR, HWIO_APCS_L3U04_HML3_DCRSWTB0_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWTB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWTB0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWTB0_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U04_HML3_DCRSWTB0_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U04_HML3_DCRSWTB1_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000331c)
#define HWIO_APCS_L3U04_HML3_DCRSWTB1_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000331c)
#define HWIO_APCS_L3U04_HML3_DCRSWTB1_RMSK                           0x7fffff00
#define HWIO_APCS_L3U04_HML3_DCRSWTB1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWTB1_ADDR, HWIO_APCS_L3U04_HML3_DCRSWTB1_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWTB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWTB1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWTB1_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U04_HML3_DCRSWTB1_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U04_HML3_DCRSWTC0_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003220)
#define HWIO_APCS_L3U04_HML3_DCRSWTC0_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003220)
#define HWIO_APCS_L3U04_HML3_DCRSWTC0_RMSK                              0xfffff
#define HWIO_APCS_L3U04_HML3_DCRSWTC0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWTC0_ADDR, HWIO_APCS_L3U04_HML3_DCRSWTC0_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWTC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWTC0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWTC0_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U04_HML3_DCRSWTC0_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U04_HML3_DCRSWTC1_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003320)
#define HWIO_APCS_L3U04_HML3_DCRSWTC1_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003320)
#define HWIO_APCS_L3U04_HML3_DCRSWTC1_RMSK                              0xfffff
#define HWIO_APCS_L3U04_HML3_DCRSWTC1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWTC1_ADDR, HWIO_APCS_L3U04_HML3_DCRSWTC1_RMSK)
#define HWIO_APCS_L3U04_HML3_DCRSWTC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_DCRSWTC1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_DCRSWTC1_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U04_HML3_DCRSWTC1_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U04_HML3_FAICCRA0_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00002208)
#define HWIO_APCS_L3U04_HML3_FAICCRA0_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00002208)
#define HWIO_APCS_L3U04_HML3_FAICCRA0_RMSK                            0xfffffff
#define HWIO_APCS_L3U04_HML3_FAICCRA0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICCRA0_ADDR, HWIO_APCS_L3U04_HML3_FAICCRA0_RMSK)
#define HWIO_APCS_L3U04_HML3_FAICCRA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICCRA0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_FAICCRA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_FAICCRA0_ADDR,v)
#define HWIO_APCS_L3U04_HML3_FAICCRA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_FAICCRA0_ADDR,m,v,HWIO_APCS_L3U04_HML3_FAICCRA0_IN)
#define HWIO_APCS_L3U04_HML3_FAICCRA0_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U04_HML3_FAICCRA0_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U04_HML3_FAICCRA1_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00002308)
#define HWIO_APCS_L3U04_HML3_FAICCRA1_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00002308)
#define HWIO_APCS_L3U04_HML3_FAICCRA1_RMSK                            0xfffffff
#define HWIO_APCS_L3U04_HML3_FAICCRA1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICCRA1_ADDR, HWIO_APCS_L3U04_HML3_FAICCRA1_RMSK)
#define HWIO_APCS_L3U04_HML3_FAICCRA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICCRA1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_FAICCRA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_FAICCRA1_ADDR,v)
#define HWIO_APCS_L3U04_HML3_FAICCRA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_FAICCRA1_ADDR,m,v,HWIO_APCS_L3U04_HML3_FAICCRA1_IN)
#define HWIO_APCS_L3U04_HML3_FAICCRA1_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U04_HML3_FAICCRA1_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U04_HML3_FAICCRB0_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000220c)
#define HWIO_APCS_L3U04_HML3_FAICCRB0_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000220c)
#define HWIO_APCS_L3U04_HML3_FAICCRB0_RMSK                           0xfffeffff
#define HWIO_APCS_L3U04_HML3_FAICCRB0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICCRB0_ADDR, HWIO_APCS_L3U04_HML3_FAICCRB0_RMSK)
#define HWIO_APCS_L3U04_HML3_FAICCRB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICCRB0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_FAICCRB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_FAICCRB0_ADDR,v)
#define HWIO_APCS_L3U04_HML3_FAICCRB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_FAICCRB0_ADDR,m,v,HWIO_APCS_L3U04_HML3_FAICCRB0_IN)
#define HWIO_APCS_L3U04_HML3_FAICCRB0_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U04_HML3_FAICCRB0_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U04_HML3_FAICCRB0_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U04_HML3_FAICCRB0_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U04_HML3_FAICCRB0_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U04_HML3_FAICCRB0_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U04_HML3_FAICCRB0_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U04_HML3_FAICCRB1_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000230c)
#define HWIO_APCS_L3U04_HML3_FAICCRB1_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000230c)
#define HWIO_APCS_L3U04_HML3_FAICCRB1_RMSK                           0xfffeffff
#define HWIO_APCS_L3U04_HML3_FAICCRB1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICCRB1_ADDR, HWIO_APCS_L3U04_HML3_FAICCRB1_RMSK)
#define HWIO_APCS_L3U04_HML3_FAICCRB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICCRB1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_FAICCRB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_FAICCRB1_ADDR,v)
#define HWIO_APCS_L3U04_HML3_FAICCRB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_FAICCRB1_ADDR,m,v,HWIO_APCS_L3U04_HML3_FAICCRB1_IN)
#define HWIO_APCS_L3U04_HML3_FAICCRB1_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U04_HML3_FAICCRB1_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U04_HML3_FAICCRB1_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U04_HML3_FAICCRB1_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U04_HML3_FAICCRB1_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U04_HML3_FAICCRB1_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U04_HML3_FAICCRB1_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U04_HML3_FAICCRC0_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00002210)
#define HWIO_APCS_L3U04_HML3_FAICCRC0_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00002210)
#define HWIO_APCS_L3U04_HML3_FAICCRC0_RMSK                                 0xff
#define HWIO_APCS_L3U04_HML3_FAICCRC0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICCRC0_ADDR, HWIO_APCS_L3U04_HML3_FAICCRC0_RMSK)
#define HWIO_APCS_L3U04_HML3_FAICCRC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICCRC0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_FAICCRC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_FAICCRC0_ADDR,v)
#define HWIO_APCS_L3U04_HML3_FAICCRC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_FAICCRC0_ADDR,m,v,HWIO_APCS_L3U04_HML3_FAICCRC0_IN)
#define HWIO_APCS_L3U04_HML3_FAICCRC0_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U04_HML3_FAICCRC0_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U04_HML3_FAICCRC1_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00002310)
#define HWIO_APCS_L3U04_HML3_FAICCRC1_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00002310)
#define HWIO_APCS_L3U04_HML3_FAICCRC1_RMSK                                 0xff
#define HWIO_APCS_L3U04_HML3_FAICCRC1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICCRC1_ADDR, HWIO_APCS_L3U04_HML3_FAICCRC1_RMSK)
#define HWIO_APCS_L3U04_HML3_FAICCRC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICCRC1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_FAICCRC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_FAICCRC1_ADDR,v)
#define HWIO_APCS_L3U04_HML3_FAICCRC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_FAICCRC1_ADDR,m,v,HWIO_APCS_L3U04_HML3_FAICCRC1_IN)
#define HWIO_APCS_L3U04_HML3_FAICCRC1_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U04_HML3_FAICCRC1_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U04_HML3_FAICSR0_ADDR                            (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000223c)
#define HWIO_APCS_L3U04_HML3_FAICSR0_OFFS                            (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000223c)
#define HWIO_APCS_L3U04_HML3_FAICSR0_RMSK                              0xffffff
#define HWIO_APCS_L3U04_HML3_FAICSR0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICSR0_ADDR, HWIO_APCS_L3U04_HML3_FAICSR0_RMSK)
#define HWIO_APCS_L3U04_HML3_FAICSR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICSR0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_FAICSR0_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U04_HML3_FAICSR0_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U04_HML3_FAICSR0_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U04_HML3_FAICSR0_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U04_HML3_FAICSR0_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U04_HML3_FAICSR0_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U04_HML3_FAICSR0_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U04_HML3_FAICSR0_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U04_HML3_FAICSR0_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U04_HML3_FAICSR0_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U04_HML3_FAICSR0_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U04_HML3_FAICSR0_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U04_HML3_FAICSR0_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U04_HML3_FAICSR0_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U04_HML3_FAICSR1_ADDR                            (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000233c)
#define HWIO_APCS_L3U04_HML3_FAICSR1_OFFS                            (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000233c)
#define HWIO_APCS_L3U04_HML3_FAICSR1_RMSK                              0xffffff
#define HWIO_APCS_L3U04_HML3_FAICSR1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICSR1_ADDR, HWIO_APCS_L3U04_HML3_FAICSR1_RMSK)
#define HWIO_APCS_L3U04_HML3_FAICSR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FAICSR1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_FAICSR1_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U04_HML3_FAICSR1_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U04_HML3_FAICSR1_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U04_HML3_FAICSR1_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U04_HML3_FAICSR1_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U04_HML3_FAICSR1_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U04_HML3_FAICSR1_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U04_HML3_FAICSR1_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U04_HML3_FAICSR1_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U04_HML3_FAICSR1_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U04_HML3_FAICSR1_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U04_HML3_FAICSR1_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U04_HML3_FAICSR1_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U04_HML3_FAICSR1_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U04_HML3_FUSEDATH_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000302c)
#define HWIO_APCS_L3U04_HML3_FUSEDATH_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_APCS_L3U04_HML3_FUSEDATH_RMSK                           0xffffffff
#define HWIO_APCS_L3U04_HML3_FUSEDATH_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FUSEDATH_ADDR, HWIO_APCS_L3U04_HML3_FUSEDATH_RMSK)
#define HWIO_APCS_L3U04_HML3_FUSEDATH_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FUSEDATH_ADDR, m)
#define HWIO_APCS_L3U04_HML3_FUSEDATH_FUSES_HI_BMSK                  0xffffffff
#define HWIO_APCS_L3U04_HML3_FUSEDATH_FUSES_HI_SHFT                         0x0

#define HWIO_APCS_L3U04_HML3_FUSEDATL_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003028)
#define HWIO_APCS_L3U04_HML3_FUSEDATL_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003028)
#define HWIO_APCS_L3U04_HML3_FUSEDATL_RMSK                           0xffffffff
#define HWIO_APCS_L3U04_HML3_FUSEDATL_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FUSEDATL_ADDR, HWIO_APCS_L3U04_HML3_FUSEDATL_RMSK)
#define HWIO_APCS_L3U04_HML3_FUSEDATL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FUSEDATL_ADDR, m)
#define HWIO_APCS_L3U04_HML3_FUSEDATL_FUSES_LO_BMSK                  0xffffffff
#define HWIO_APCS_L3U04_HML3_FUSEDATL_FUSES_LO_SHFT                         0x0

#define HWIO_APCS_L3U04_HML3_FUSEIDX_ADDR                            (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003024)
#define HWIO_APCS_L3U04_HML3_FUSEIDX_OFFS                            (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003024)
#define HWIO_APCS_L3U04_HML3_FUSEIDX_RMSK                                  0x3f
#define HWIO_APCS_L3U04_HML3_FUSEIDX_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FUSEIDX_ADDR, HWIO_APCS_L3U04_HML3_FUSEIDX_RMSK)
#define HWIO_APCS_L3U04_HML3_FUSEIDX_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_FUSEIDX_ADDR, m)
#define HWIO_APCS_L3U04_HML3_FUSEIDX_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_FUSEIDX_ADDR,v)
#define HWIO_APCS_L3U04_HML3_FUSEIDX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_FUSEIDX_ADDR,m,v,HWIO_APCS_L3U04_HML3_FUSEIDX_IN)
#define HWIO_APCS_L3U04_HML3_FUSEIDX_FUSE_INDEX_BMSK                       0x3f
#define HWIO_APCS_L3U04_HML3_FUSEIDX_FUSE_INDEX_SHFT                        0x0

#define HWIO_APCS_L3U04_HML3_HCRA_ADDR                               (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00005010)
#define HWIO_APCS_L3U04_HML3_HCRA_OFFS                               (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00005010)
#define HWIO_APCS_L3U04_HML3_HCRA_RMSK                               0xffffefff
#define HWIO_APCS_L3U04_HML3_HCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_HCRA_ADDR, HWIO_APCS_L3U04_HML3_HCRA_RMSK)
#define HWIO_APCS_L3U04_HML3_HCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_HCRA_ADDR, m)
#define HWIO_APCS_L3U04_HML3_HCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_HCRA_ADDR,v)
#define HWIO_APCS_L3U04_HML3_HCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_HCRA_ADDR,m,v,HWIO_APCS_L3U04_HML3_HCRA_IN)
#define HWIO_APCS_L3U04_HML3_HCRA_SPARE_BMSK                         0xf0000000
#define HWIO_APCS_L3U04_HML3_HCRA_SPARE_SHFT                               0x1c
#define HWIO_APCS_L3U04_HML3_HCRA_IGNR_CLEAN_BMSK                     0x8000000
#define HWIO_APCS_L3U04_HML3_HCRA_IGNR_CLEAN_SHFT                          0x1b
#define HWIO_APCS_L3U04_HML3_HCRA_BLK_NBSDCINV_BMSK                   0x4000000
#define HWIO_APCS_L3U04_HML3_HCRA_BLK_NBSDCINV_SHFT                        0x1a
#define HWIO_APCS_L3U04_HML3_HCRA_EN_TUE_POISON_BMSK                  0x2000000
#define HWIO_APCS_L3U04_HML3_HCRA_EN_TUE_POISON_SHFT                       0x19
#define HWIO_APCS_L3U04_HML3_HCRA_F1NPWNS_BMSK                        0x1000000
#define HWIO_APCS_L3U04_HML3_HCRA_F1NPWNS_SHFT                             0x18
#define HWIO_APCS_L3U04_HML3_HCRA_XTNDBQLF_BMSK                        0xf00000
#define HWIO_APCS_L3U04_HML3_HCRA_XTNDBQLF_SHFT                            0x14
#define HWIO_APCS_L3U04_HML3_HCRA_SVFRPC_BMSK                           0xc0000
#define HWIO_APCS_L3U04_HML3_HCRA_SVFRPC_SHFT                              0x12
#define HWIO_APCS_L3U04_HML3_HCRA_DAS64D_BMSK                           0x20000
#define HWIO_APCS_L3U04_HML3_HCRA_DAS64D_SHFT                              0x11
#define HWIO_APCS_L3U04_HML3_HCRA_FLFSRON_BMSK                          0x10000
#define HWIO_APCS_L3U04_HML3_HCRA_FLFSRON_SHFT                             0x10
#define HWIO_APCS_L3U04_HML3_HCRA_DBRABORT_BMSK                          0x8000
#define HWIO_APCS_L3U04_HML3_HCRA_DBRABORT_SHFT                             0xf
#define HWIO_APCS_L3U04_HML3_HCRA_FRDBOQD_BMSK                           0x4000
#define HWIO_APCS_L3U04_HML3_HCRA_FRDBOQD_SHFT                              0xe
#define HWIO_APCS_L3U04_HML3_HCRA_ASDAPC_BMSK                            0x2000
#define HWIO_APCS_L3U04_HML3_HCRA_ASDAPC_SHFT                               0xd
#define HWIO_APCS_L3U04_HML3_HCRA_MAX_BOQ_BUSY_BMSK                       0xf00
#define HWIO_APCS_L3U04_HML3_HCRA_MAX_BOQ_BUSY_SHFT                         0x8
#define HWIO_APCS_L3U04_HML3_HCRA_FORCE_CGC_HAZ_BMSK                       0x80
#define HWIO_APCS_L3U04_HML3_HCRA_FORCE_CGC_HAZ_SHFT                        0x7
#define HWIO_APCS_L3U04_HML3_HCRA_ADDRESS_HASH_BMSK                        0x40
#define HWIO_APCS_L3U04_HML3_HCRA_ADDRESS_HASH_SHFT                         0x6
#define HWIO_APCS_L3U04_HML3_HCRA_READ_MISS_BYP_BMSK                       0x20
#define HWIO_APCS_L3U04_HML3_HCRA_READ_MISS_BYP_SHFT                        0x5
#define HWIO_APCS_L3U04_HML3_HCRA_DATA_RET_PATH_BMSK                       0x10
#define HWIO_APCS_L3U04_HML3_HCRA_DATA_RET_PATH_SHFT                        0x4
#define HWIO_APCS_L3U04_HML3_HCRA_OUT_BNG_DIS_BMSK                          0x8
#define HWIO_APCS_L3U04_HML3_HCRA_OUT_BNG_DIS_SHFT                          0x3
#define HWIO_APCS_L3U04_HML3_HCRA_CPQDAT_DIS_BMSK                           0x4
#define HWIO_APCS_L3U04_HML3_HCRA_CPQDAT_DIS_SHFT                           0x2
#define HWIO_APCS_L3U04_HML3_HCRA_BBDRD_BMSK                                0x2
#define HWIO_APCS_L3U04_HML3_HCRA_BBDRD_SHFT                                0x1
#define HWIO_APCS_L3U04_HML3_HCRA_BBBRD_BMSK                                0x1
#define HWIO_APCS_L3U04_HML3_HCRA_BBBRD_SHFT                                0x0

#define HWIO_APCS_L3U04_HML3_HPDIV_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00005014)
#define HWIO_APCS_L3U04_HML3_HPDIV_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00005014)
#define HWIO_APCS_L3U04_HML3_HPDIV_RMSK                                 0xf000f
#define HWIO_APCS_L3U04_HML3_HPDIV_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_HPDIV_ADDR, HWIO_APCS_L3U04_HML3_HPDIV_RMSK)
#define HWIO_APCS_L3U04_HML3_HPDIV_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_HPDIV_ADDR, m)
#define HWIO_APCS_L3U04_HML3_HPDIV_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_HPDIV_ADDR,v)
#define HWIO_APCS_L3U04_HML3_HPDIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_HPDIV_ADDR,m,v,HWIO_APCS_L3U04_HML3_HPDIV_IN)
#define HWIO_APCS_L3U04_HML3_HPDIV_HPDCDP_BMSK                          0xf0000
#define HWIO_APCS_L3U04_HML3_HPDIV_HPDCDP_SHFT                             0x10
#define HWIO_APCS_L3U04_HML3_HPDIV_HPDCAP_BMSK                              0xf
#define HWIO_APCS_L3U04_HML3_HPDIV_HPDCAP_SHFT                              0x0

#define HWIO_APCS_L3U04_HML3_HSHMCTL_ADDR                            (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000705c)
#define HWIO_APCS_L3U04_HML3_HSHMCTL_OFFS                            (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000705c)
#define HWIO_APCS_L3U04_HML3_HSHMCTL_RMSK                              0x3fffff
#define HWIO_APCS_L3U04_HML3_HSHMCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_HSHMCTL_ADDR, HWIO_APCS_L3U04_HML3_HSHMCTL_RMSK)
#define HWIO_APCS_L3U04_HML3_HSHMCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_HSHMCTL_ADDR, m)
#define HWIO_APCS_L3U04_HML3_HSHMCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_HSHMCTL_ADDR,v)
#define HWIO_APCS_L3U04_HML3_HSHMCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_HSHMCTL_ADDR,m,v,HWIO_APCS_L3U04_HML3_HSHMCTL_IN)
#define HWIO_APCS_L3U04_HML3_HSHMCTL_HMASK_BMSK                        0x3fffff
#define HWIO_APCS_L3U04_HML3_HSHMCTL_HMASK_SHFT                             0x0

#define HWIO_APCS_L3U04_HML3_INJERR0_ADDR                            (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00009210)
#define HWIO_APCS_L3U04_HML3_INJERR0_OFFS                            (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00009210)
#define HWIO_APCS_L3U04_HML3_INJERR0_RMSK                                  0x1f
#define HWIO_APCS_L3U04_HML3_INJERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_INJERR0_ADDR, HWIO_APCS_L3U04_HML3_INJERR0_RMSK)
#define HWIO_APCS_L3U04_HML3_INJERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_INJERR0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_INJERR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_INJERR0_ADDR,v)
#define HWIO_APCS_L3U04_HML3_INJERR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_INJERR0_ADDR,m,v,HWIO_APCS_L3U04_HML3_INJERR0_IN)
#define HWIO_APCS_L3U04_HML3_INJERR0_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U04_HML3_INJERR0_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U04_HML3_INJERR0_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U04_HML3_INJERR0_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U04_HML3_INJERR0_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U04_HML3_INJERR0_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U04_HML3_INJERR0_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U04_HML3_INJERR0_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U04_HML3_INJERR0_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U04_HML3_INJERR0_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U04_HML3_INJERR1_ADDR                            (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00009310)
#define HWIO_APCS_L3U04_HML3_INJERR1_OFFS                            (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00009310)
#define HWIO_APCS_L3U04_HML3_INJERR1_RMSK                                  0x1f
#define HWIO_APCS_L3U04_HML3_INJERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_INJERR1_ADDR, HWIO_APCS_L3U04_HML3_INJERR1_RMSK)
#define HWIO_APCS_L3U04_HML3_INJERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_INJERR1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_INJERR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_INJERR1_ADDR,v)
#define HWIO_APCS_L3U04_HML3_INJERR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_INJERR1_ADDR,m,v,HWIO_APCS_L3U04_HML3_INJERR1_IN)
#define HWIO_APCS_L3U04_HML3_INJERR1_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U04_HML3_INJERR1_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U04_HML3_INJERR1_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U04_HML3_INJERR1_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U04_HML3_INJERR1_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U04_HML3_INJERR1_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U04_HML3_INJERR1_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U04_HML3_INJERR1_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U04_HML3_INJERR1_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U04_HML3_INJERR1_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U04_HML3_LLBCR_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00007038)
#define HWIO_APCS_L3U04_HML3_LLBCR_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00007038)
#define HWIO_APCS_L3U04_HML3_LLBCR_RMSK                              0xff00001f
#define HWIO_APCS_L3U04_HML3_LLBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_LLBCR_ADDR, HWIO_APCS_L3U04_HML3_LLBCR_RMSK)
#define HWIO_APCS_L3U04_HML3_LLBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_LLBCR_ADDR, m)
#define HWIO_APCS_L3U04_HML3_LLBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_LLBCR_ADDR,v)
#define HWIO_APCS_L3U04_HML3_LLBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_LLBCR_ADDR,m,v,HWIO_APCS_L3U04_HML3_LLBCR_IN)
#define HWIO_APCS_L3U04_HML3_LLBCR_BRKR_LVL_SPACING_BMSK             0xff000000
#define HWIO_APCS_L3U04_HML3_LLBCR_BRKR_LVL_SPACING_SHFT                   0x18
#define HWIO_APCS_L3U04_HML3_LLBCR_LIVELOCK_TTAG_BMSK                      0x18
#define HWIO_APCS_L3U04_HML3_LLBCR_LIVELOCK_TTAG_SHFT                       0x3
#define HWIO_APCS_L3U04_HML3_LLBCR_LIVELOCK_BREAK_BMSK                      0x4
#define HWIO_APCS_L3U04_HML3_LLBCR_LIVELOCK_BREAK_SHFT                      0x2
#define HWIO_APCS_L3U04_HML3_LLBCR_LIVELOCK_QUERY_D_BMSK                    0x2
#define HWIO_APCS_L3U04_HML3_LLBCR_LIVELOCK_QUERY_D_SHFT                    0x1
#define HWIO_APCS_L3U04_HML3_LLBCR_LIVELOCK_QUERY_A_BMSK                    0x1
#define HWIO_APCS_L3U04_HML3_LLBCR_LIVELOCK_QUERY_A_SHFT                    0x0

#define HWIO_APCS_L3U04_HML3_LLBQF_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000703c)
#define HWIO_APCS_L3U04_HML3_LLBQF_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000703c)
#define HWIO_APCS_L3U04_HML3_LLBQF_RMSK                              0xffffffff
#define HWIO_APCS_L3U04_HML3_LLBQF_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_LLBQF_ADDR, HWIO_APCS_L3U04_HML3_LLBQF_RMSK)
#define HWIO_APCS_L3U04_HML3_LLBQF_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_LLBQF_ADDR, m)
#define HWIO_APCS_L3U04_HML3_LLBQF_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_LLBQF_ADDR,v)
#define HWIO_APCS_L3U04_HML3_LLBQF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_LLBQF_ADDR,m,v,HWIO_APCS_L3U04_HML3_LLBQF_IN)
#define HWIO_APCS_L3U04_HML3_LLBQF_LLQ_DATA_DLY_BMSK                 0xffff0000
#define HWIO_APCS_L3U04_HML3_LLBQF_LLQ_DATA_DLY_SHFT                       0x10
#define HWIO_APCS_L3U04_HML3_LLBQF_LLQ_ADDR_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U04_HML3_LLBQF_LLQ_ADDR_DLY_SHFT                        0x0

#define HWIO_APCS_L3U04_HML3_POSCRA_ADDR                             (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00005020)
#define HWIO_APCS_L3U04_HML3_POSCRA_OFFS                             (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00005020)
#define HWIO_APCS_L3U04_HML3_POSCRA_RMSK                             0x3fffef9f
#define HWIO_APCS_L3U04_HML3_POSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_POSCRA_ADDR, HWIO_APCS_L3U04_HML3_POSCRA_RMSK)
#define HWIO_APCS_L3U04_HML3_POSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_POSCRA_ADDR, m)
#define HWIO_APCS_L3U04_HML3_POSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_POSCRA_ADDR,v)
#define HWIO_APCS_L3U04_HML3_POSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_POSCRA_ADDR,m,v,HWIO_APCS_L3U04_HML3_POSCRA_IN)
#define HWIO_APCS_L3U04_HML3_POSCRA_EN_RND_POSB_BMSK                 0x20000000
#define HWIO_APCS_L3U04_HML3_POSCRA_EN_RND_POSB_SHFT                       0x1d
#define HWIO_APCS_L3U04_HML3_POSCRA_WSRWSFD_BMSK                     0x10000000
#define HWIO_APCS_L3U04_HML3_POSCRA_WSRWSFD_SHFT                           0x1c
#define HWIO_APCS_L3U04_HML3_POSCRA_IGNORE_SNP_FILTER_BMSK            0x8000000
#define HWIO_APCS_L3U04_HML3_POSCRA_IGNORE_SNP_FILTER_SHFT                 0x1b
#define HWIO_APCS_L3U04_HML3_POSCRA_FORCE_SNP_BCAST_BMSK              0x4000000
#define HWIO_APCS_L3U04_HML3_POSCRA_FORCE_SNP_BCAST_SHFT                   0x1a
#define HWIO_APCS_L3U04_HML3_POSCRA_FORCE_BAR_RTY_BMSK                0x2000000
#define HWIO_APCS_L3U04_HML3_POSCRA_FORCE_BAR_RTY_SHFT                     0x19
#define HWIO_APCS_L3U04_HML3_POSCRA_FORCE_RSLT_BCAST_BMSK             0x1000000
#define HWIO_APCS_L3U04_HML3_POSCRA_FORCE_RSLT_BCAST_SHFT                  0x18
#define HWIO_APCS_L3U04_HML3_POSCRA_LCL_RTY_CONDITION_BMSK             0x800000
#define HWIO_APCS_L3U04_HML3_POSCRA_LCL_RTY_CONDITION_SHFT                 0x17
#define HWIO_APCS_L3U04_HML3_POSCRA_NADMBFDSB_BMSK                     0x400000
#define HWIO_APCS_L3U04_HML3_POSCRA_NADMBFDSB_SHFT                         0x16
#define HWIO_APCS_L3U04_HML3_POSCRA_FNSULGC_BMSK                       0x200000
#define HWIO_APCS_L3U04_HML3_POSCRA_FNSULGC_SHFT                           0x15
#define HWIO_APCS_L3U04_HML3_POSCRA_CNV_RTY_GLBL_CNT_BMSK              0x1f0000
#define HWIO_APCS_L3U04_HML3_POSCRA_CNV_RTY_GLBL_CNT_SHFT                  0x10
#define HWIO_APCS_L3U04_HML3_POSCRA_FORCE_LCL_RTY_GLBL_BMSK              0x8000
#define HWIO_APCS_L3U04_HML3_POSCRA_FORCE_LCL_RTY_GLBL_SHFT                 0xf
#define HWIO_APCS_L3U04_HML3_POSCRA_POS_MODE_BMSK                        0x6000
#define HWIO_APCS_L3U04_HML3_POSCRA_POS_MODE_SHFT                           0xd
#define HWIO_APCS_L3U04_HML3_POSCRA_POSQ_OLDEST_MODE_BMSK                 0x800
#define HWIO_APCS_L3U04_HML3_POSCRA_POSQ_OLDEST_MODE_SHFT                   0xb
#define HWIO_APCS_L3U04_HML3_POSCRA_RCQ_OLDEST_MODE_BMSK                  0x400
#define HWIO_APCS_L3U04_HML3_POSCRA_RCQ_OLDEST_MODE_SHFT                    0xa
#define HWIO_APCS_L3U04_HML3_POSCRA_BYP_POSQ_DIS_BMSK                     0x200
#define HWIO_APCS_L3U04_HML3_POSCRA_BYP_POSQ_DIS_SHFT                       0x9
#define HWIO_APCS_L3U04_HML3_POSCRA_BYP_SNPQ_DIS_BMSK                     0x100
#define HWIO_APCS_L3U04_HML3_POSCRA_BYP_SNPQ_DIS_SHFT                       0x8
#define HWIO_APCS_L3U04_HML3_POSCRA_BYP_RCQ_DIS_BMSK                       0x80
#define HWIO_APCS_L3U04_HML3_POSCRA_BYP_RCQ_DIS_SHFT                        0x7
#define HWIO_APCS_L3U04_HML3_POSCRA_MAX_SNOOP_CNT_BMSK                     0x1f
#define HWIO_APCS_L3U04_HML3_POSCRA_MAX_SNOOP_CNT_SHFT                      0x0

#define HWIO_APCS_L3U04_HML3_POSCRB_ADDR                             (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00005024)
#define HWIO_APCS_L3U04_HML3_POSCRB_OFFS                             (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00005024)
#define HWIO_APCS_L3U04_HML3_POSCRB_RMSK                             0xffffffff
#define HWIO_APCS_L3U04_HML3_POSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_POSCRB_ADDR, HWIO_APCS_L3U04_HML3_POSCRB_RMSK)
#define HWIO_APCS_L3U04_HML3_POSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_POSCRB_ADDR, m)
#define HWIO_APCS_L3U04_HML3_POSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_POSCRB_ADDR,v)
#define HWIO_APCS_L3U04_HML3_POSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_POSCRB_ADDR,m,v,HWIO_APCS_L3U04_HML3_POSCRB_IN)
#define HWIO_APCS_L3U04_HML3_POSCRB_PSCBL_BMSK                       0xf0000000
#define HWIO_APCS_L3U04_HML3_POSCRB_PSCBL_SHFT                             0x1c
#define HWIO_APCS_L3U04_HML3_POSCRB_PSCSDLYCR_BMSK                    0xe000000
#define HWIO_APCS_L3U04_HML3_POSCRB_PSCSDLYCR_SHFT                         0x19
#define HWIO_APCS_L3U04_HML3_POSCRB_PSCLIME_BMSK                      0x1000000
#define HWIO_APCS_L3U04_HML3_POSCRB_PSCLIME_SHFT                           0x18
#define HWIO_APCS_L3U04_HML3_POSCRB_PSCSDLYCA_BMSK                     0xc00000
#define HWIO_APCS_L3U04_HML3_POSCRB_PSCSDLYCA_SHFT                         0x16
#define HWIO_APCS_L3U04_HML3_POSCRB_PSBBL_BMSK                         0x3c0000
#define HWIO_APCS_L3U04_HML3_POSCRB_PSBBL_SHFT                             0x12
#define HWIO_APCS_L3U04_HML3_POSCRB_PSBSDLYCR_BMSK                      0x38000
#define HWIO_APCS_L3U04_HML3_POSCRB_PSBSDLYCR_SHFT                          0xf
#define HWIO_APCS_L3U04_HML3_POSCRB_PSBSDLYCA_BMSK                       0x6000
#define HWIO_APCS_L3U04_HML3_POSCRB_PSBSDLYCA_SHFT                          0xd
#define HWIO_APCS_L3U04_HML3_POSCRB_PSABL_BMSK                           0x1e00
#define HWIO_APCS_L3U04_HML3_POSCRB_PSABL_SHFT                              0x9
#define HWIO_APCS_L3U04_HML3_POSCRB_PSASDLYCR_BMSK                        0x1c0
#define HWIO_APCS_L3U04_HML3_POSCRB_PSASDLYCR_SHFT                          0x6
#define HWIO_APCS_L3U04_HML3_POSCRB_PSASDLYCA_BMSK                         0x30
#define HWIO_APCS_L3U04_HML3_POSCRB_PSASDLYCA_SHFT                          0x4
#define HWIO_APCS_L3U04_HML3_POSCRB_PNSDC_BMSK                              0xf
#define HWIO_APCS_L3U04_HML3_POSCRB_PNSDC_SHFT                              0x0

#define HWIO_APCS_L3U04_HML3_POSCRC_ADDR                             (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00007008)
#define HWIO_APCS_L3U04_HML3_POSCRC_OFFS                             (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00007008)
#define HWIO_APCS_L3U04_HML3_POSCRC_RMSK                                   0xff
#define HWIO_APCS_L3U04_HML3_POSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_POSCRC_ADDR, HWIO_APCS_L3U04_HML3_POSCRC_RMSK)
#define HWIO_APCS_L3U04_HML3_POSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_POSCRC_ADDR, m)
#define HWIO_APCS_L3U04_HML3_POSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_POSCRC_ADDR,v)
#define HWIO_APCS_L3U04_HML3_POSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_POSCRC_ADDR,m,v,HWIO_APCS_L3U04_HML3_POSCRC_IN)
#define HWIO_APCS_L3U04_HML3_POSCRC_QB_IV1_EN_BMSK                         0x80
#define HWIO_APCS_L3U04_HML3_POSCRC_QB_IV1_EN_SHFT                          0x7
#define HWIO_APCS_L3U04_HML3_POSCRC_LLBC_IV1_EN_BMSK                       0x40
#define HWIO_APCS_L3U04_HML3_POSCRC_LLBC_IV1_EN_SHFT                        0x6
#define HWIO_APCS_L3U04_HML3_POSCRC_BAR_OP_IV1_EN_BMSK                     0x20
#define HWIO_APCS_L3U04_HML3_POSCRC_BAR_OP_IV1_EN_SHFT                      0x5
#define HWIO_APCS_L3U04_HML3_POSCRC_TLBI_OP_IV1_EN_BMSK                    0x10
#define HWIO_APCS_L3U04_HML3_POSCRC_TLBI_OP_IV1_EN_SHFT                     0x4
#define HWIO_APCS_L3U04_HML3_POSCRC_QB_IV0_EN_BMSK                          0x8
#define HWIO_APCS_L3U04_HML3_POSCRC_QB_IV0_EN_SHFT                          0x3
#define HWIO_APCS_L3U04_HML3_POSCRC_LLBC_IV0_EN_BMSK                        0x4
#define HWIO_APCS_L3U04_HML3_POSCRC_LLBC_IV0_EN_SHFT                        0x2
#define HWIO_APCS_L3U04_HML3_POSCRC_BAR_OP_IV0_EN_BMSK                      0x2
#define HWIO_APCS_L3U04_HML3_POSCRC_BAR_OP_IV0_EN_SHFT                      0x1
#define HWIO_APCS_L3U04_HML3_POSCRC_TLBI_OP_IV0_EN_BMSK                     0x1
#define HWIO_APCS_L3U04_HML3_POSCRC_TLBI_OP_IV0_EN_SHFT                     0x0

#define HWIO_APCS_L3U04_HML3_POSCRD_ADDR                             (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000502c)
#define HWIO_APCS_L3U04_HML3_POSCRD_OFFS                             (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_APCS_L3U04_HML3_POSCRD_RMSK                                  0x7ff
#define HWIO_APCS_L3U04_HML3_POSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_POSCRD_ADDR, HWIO_APCS_L3U04_HML3_POSCRD_RMSK)
#define HWIO_APCS_L3U04_HML3_POSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_POSCRD_ADDR, m)
#define HWIO_APCS_L3U04_HML3_POSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_POSCRD_ADDR,v)
#define HWIO_APCS_L3U04_HML3_POSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_POSCRD_ADDR,m,v,HWIO_APCS_L3U04_HML3_POSCRD_IN)
#define HWIO_APCS_L3U04_HML3_POSCRD_SPBRCM_BMSK                           0x700
#define HWIO_APCS_L3U04_HML3_POSCRD_SPBRCM_SHFT                             0x8
#define HWIO_APCS_L3U04_HML3_POSCRD_XRDAPRP_BMSK                           0xf0
#define HWIO_APCS_L3U04_HML3_POSCRD_XRDAPRP_SHFT                            0x4
#define HWIO_APCS_L3U04_HML3_POSCRD_SPBRAC_BMSK                             0xe
#define HWIO_APCS_L3U04_HML3_POSCRD_SPBRAC_SHFT                             0x1
#define HWIO_APCS_L3U04_HML3_POSCRD_SPBRAD_BMSK                             0x1
#define HWIO_APCS_L3U04_HML3_POSCRD_SPBRAD_SHFT                             0x0

#define HWIO_APCS_L3U04_HML3_PSCRA_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00007040)
#define HWIO_APCS_L3U04_HML3_PSCRA_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00007040)
#define HWIO_APCS_L3U04_HML3_PSCRA_RMSK                                    0xff
#define HWIO_APCS_L3U04_HML3_PSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_PSCRA_ADDR, HWIO_APCS_L3U04_HML3_PSCRA_RMSK)
#define HWIO_APCS_L3U04_HML3_PSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_PSCRA_ADDR, m)
#define HWIO_APCS_L3U04_HML3_PSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_PSCRA_ADDR,v)
#define HWIO_APCS_L3U04_HML3_PSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_PSCRA_ADDR,m,v,HWIO_APCS_L3U04_HML3_PSCRA_IN)
#define HWIO_APCS_L3U04_HML3_PSCRA_SPARE2_BMSK                             0x80
#define HWIO_APCS_L3U04_HML3_PSCRA_SPARE2_SHFT                              0x7
#define HWIO_APCS_L3U04_HML3_PSCRA_DBQRHS_BMSK                             0x40
#define HWIO_APCS_L3U04_HML3_PSCRA_DBQRHS_SHFT                              0x6
#define HWIO_APCS_L3U04_HML3_PSCRA_PL3SLPIIRP_BMSK                         0x20
#define HWIO_APCS_L3U04_HML3_PSCRA_PL3SLPIIRP_SHFT                          0x5
#define HWIO_APCS_L3U04_HML3_PSCRA_EL3SLPREQ_BMSK                          0x10
#define HWIO_APCS_L3U04_HML3_PSCRA_EL3SLPREQ_SHFT                           0x4
#define HWIO_APCS_L3U04_HML3_PSCRA_EL3DCCLKG1_BMSK                          0x8
#define HWIO_APCS_L3U04_HML3_PSCRA_EL3DCCLKG1_SHFT                          0x3
#define HWIO_APCS_L3U04_HML3_PSCRA_EDCGWLLE_BMSK                            0x4
#define HWIO_APCS_L3U04_HML3_PSCRA_EDCGWLLE_SHFT                            0x2
#define HWIO_APCS_L3U04_HML3_PSCRA_EL3DCCLKG0_BMSK                          0x2
#define HWIO_APCS_L3U04_HML3_PSCRA_EL3DCCLKG0_SHFT                          0x1
#define HWIO_APCS_L3U04_HML3_PSCRA_SPARE_BMSK                               0x1
#define HWIO_APCS_L3U04_HML3_PSCRA_SPARE_SHFT                               0x0

#define HWIO_APCS_L3U04_HML3_PSCRB_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00007044)
#define HWIO_APCS_L3U04_HML3_PSCRB_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00007044)
#define HWIO_APCS_L3U04_HML3_PSCRB_RMSK                              0xffffffff
#define HWIO_APCS_L3U04_HML3_PSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_PSCRB_ADDR, HWIO_APCS_L3U04_HML3_PSCRB_RMSK)
#define HWIO_APCS_L3U04_HML3_PSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_PSCRB_ADDR, m)
#define HWIO_APCS_L3U04_HML3_PSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_PSCRB_ADDR,v)
#define HWIO_APCS_L3U04_HML3_PSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_PSCRB_ADDR,m,v,HWIO_APCS_L3U04_HML3_PSCRB_IN)
#define HWIO_APCS_L3U04_HML3_PSCRB_L3_SLPREQ_CNT_BMSK                0xffff0000
#define HWIO_APCS_L3U04_HML3_PSCRB_L3_SLPREQ_CNT_SHFT                      0x10
#define HWIO_APCS_L3U04_HML3_PSCRB_L3_CLKOFF_CNT_BMSK                    0xffff
#define HWIO_APCS_L3U04_HML3_PSCRB_L3_CLKOFF_CNT_SHFT                       0x0

#define HWIO_APCS_L3U04_HML3_PSCRC_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00005038)
#define HWIO_APCS_L3U04_HML3_PSCRC_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00005038)
#define HWIO_APCS_L3U04_HML3_PSCRC_RMSK                              0xffffffff
#define HWIO_APCS_L3U04_HML3_PSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_PSCRC_ADDR, HWIO_APCS_L3U04_HML3_PSCRC_RMSK)
#define HWIO_APCS_L3U04_HML3_PSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_PSCRC_ADDR, m)
#define HWIO_APCS_L3U04_HML3_PSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_PSCRC_ADDR,v)
#define HWIO_APCS_L3U04_HML3_PSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_PSCRC_ADDR,m,v,HWIO_APCS_L3U04_HML3_PSCRC_IN)
#define HWIO_APCS_L3U04_HML3_PSCRC_SPARE_BMSK                        0xfffc0000
#define HWIO_APCS_L3U04_HML3_PSCRC_SPARE_SHFT                              0x12
#define HWIO_APCS_L3U04_HML3_PSCRC_CLKONDCNT_BMSK                       0x3f000
#define HWIO_APCS_L3U04_HML3_PSCRC_CLKONDCNT_SHFT                           0xc
#define HWIO_APCS_L3U04_HML3_PSCRC_SPARE2_BMSK                            0xc00
#define HWIO_APCS_L3U04_HML3_PSCRC_SPARE2_SHFT                              0xa
#define HWIO_APCS_L3U04_HML3_PSCRC_L3WFDCGDCNT_BMSK                       0x3ff
#define HWIO_APCS_L3U04_HML3_PSCRC_L3WFDCGDCNT_SHFT                         0x0

#define HWIO_APCS_L3U04_HML3_PSCRD_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000503c)
#define HWIO_APCS_L3U04_HML3_PSCRD_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_APCS_L3U04_HML3_PSCRD_RMSK                               0x1ff01ff
#define HWIO_APCS_L3U04_HML3_PSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_PSCRD_ADDR, HWIO_APCS_L3U04_HML3_PSCRD_RMSK)
#define HWIO_APCS_L3U04_HML3_PSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_PSCRD_ADDR, m)
#define HWIO_APCS_L3U04_HML3_PSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_PSCRD_ADDR,v)
#define HWIO_APCS_L3U04_HML3_PSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_PSCRD_ADDR,m,v,HWIO_APCS_L3U04_HML3_PSCRD_IN)
#define HWIO_APCS_L3U04_HML3_PSCRD_DATA_REQ_WINDOW_BMSK               0x1800000
#define HWIO_APCS_L3U04_HML3_PSCRD_DATA_REQ_WINDOW_SHFT                    0x17
#define HWIO_APCS_L3U04_HML3_PSCRD_DATA_REQ_LIMIT_BMSK                 0x700000
#define HWIO_APCS_L3U04_HML3_PSCRD_DATA_REQ_LIMIT_SHFT                     0x14
#define HWIO_APCS_L3U04_HML3_PSCRD_DATA_B2BDLY_BMSK                     0xf0000
#define HWIO_APCS_L3U04_HML3_PSCRD_DATA_B2BDLY_SHFT                        0x10
#define HWIO_APCS_L3U04_HML3_PSCRD_POS_REQ_WINDOW_BMSK                    0x180
#define HWIO_APCS_L3U04_HML3_PSCRD_POS_REQ_WINDOW_SHFT                      0x7
#define HWIO_APCS_L3U04_HML3_PSCRD_POS_REQ_LIMIT_BMSK                      0x70
#define HWIO_APCS_L3U04_HML3_PSCRD_POS_REQ_LIMIT_SHFT                       0x4
#define HWIO_APCS_L3U04_HML3_PSCRD_POS_REQ_B2BDLY_BMSK                      0xf
#define HWIO_APCS_L3U04_HML3_PSCRD_POS_REQ_B2BDLY_SHFT                      0x0

#define HWIO_APCS_L3U04_HML3_RSCTL_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000b008)
#define HWIO_APCS_L3U04_HML3_RSCTL_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000b008)
#define HWIO_APCS_L3U04_HML3_RSCTL_RMSK                              0x80000fff
#define HWIO_APCS_L3U04_HML3_RSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_RSCTL_ADDR, HWIO_APCS_L3U04_HML3_RSCTL_RMSK)
#define HWIO_APCS_L3U04_HML3_RSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_RSCTL_ADDR, m)
#define HWIO_APCS_L3U04_HML3_RSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_RSCTL_ADDR,v)
#define HWIO_APCS_L3U04_HML3_RSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_RSCTL_ADDR,m,v,HWIO_APCS_L3U04_HML3_RSCTL_IN)
#define HWIO_APCS_L3U04_HML3_RSCTL_APB_NSBIT_BMSK                    0x80000000
#define HWIO_APCS_L3U04_HML3_RSCTL_APB_NSBIT_SHFT                          0x1f
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG11_BMSK                        0x800
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG11_SHFT                          0xb
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG10_BMSK                        0x400
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG10_SHFT                          0xa
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG9_BMSK                         0x200
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG9_SHFT                           0x9
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG8_BMSK                         0x100
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG8_SHFT                           0x8
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG7_BMSK                          0x80
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG7_SHFT                           0x7
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG6_BMSK                          0x40
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG6_SHFT                           0x6
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG5_BMSK                          0x20
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG5_SHFT                           0x5
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG4_BMSK                          0x10
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG4_SHFT                           0x4
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG3_BMSK                           0x8
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG3_SHFT                           0x3
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG2_BMSK                           0x4
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG2_SHFT                           0x2
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG1_BMSK                           0x2
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG1_SHFT                           0x1
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG0_BMSK                           0x1
#define HWIO_APCS_L3U04_HML3_RSCTL_EN_NS_RG0_SHFT                           0x0

#define HWIO_APCS_L3U04_HML3_SFAEERR0_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003244)
#define HWIO_APCS_L3U04_HML3_SFAEERR0_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003244)
#define HWIO_APCS_L3U04_HML3_SFAEERR0_RMSK                             0xffffff
#define HWIO_APCS_L3U04_HML3_SFAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_SFAEERR0_ADDR, HWIO_APCS_L3U04_HML3_SFAEERR0_RMSK)
#define HWIO_APCS_L3U04_HML3_SFAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_SFAEERR0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_SFAEERR0_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U04_HML3_SFAEERR0_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U04_HML3_SFAEERR1_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003344)
#define HWIO_APCS_L3U04_HML3_SFAEERR1_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003344)
#define HWIO_APCS_L3U04_HML3_SFAEERR1_RMSK                             0xffffff
#define HWIO_APCS_L3U04_HML3_SFAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_SFAEERR1_ADDR, HWIO_APCS_L3U04_HML3_SFAEERR1_RMSK)
#define HWIO_APCS_L3U04_HML3_SFAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_SFAEERR1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_SFAEERR1_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U04_HML3_SFAEERR1_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U04_HML3_SFTCR_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00005050)
#define HWIO_APCS_L3U04_HML3_SFTCR_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00005050)
#define HWIO_APCS_L3U04_HML3_SFTCR_RMSK                                 0xffff3
#define HWIO_APCS_L3U04_HML3_SFTCR_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_SFTCR_ADDR, HWIO_APCS_L3U04_HML3_SFTCR_RMSK)
#define HWIO_APCS_L3U04_HML3_SFTCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_SFTCR_ADDR, m)
#define HWIO_APCS_L3U04_HML3_SFTCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_SFTCR_ADDR,v)
#define HWIO_APCS_L3U04_HML3_SFTCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_SFTCR_ADDR,m,v,HWIO_APCS_L3U04_HML3_SFTCR_IN)
#define HWIO_APCS_L3U04_HML3_SFTCR_DISSFTPF_BMSK                        0x80000
#define HWIO_APCS_L3U04_HML3_SFTCR_DISSFTPF_SHFT                           0x13
#define HWIO_APCS_L3U04_HML3_SFTCR_ISCOQRTY_BMSK                        0x40000
#define HWIO_APCS_L3U04_HML3_SFTCR_ISCOQRTY_SHFT                           0x12
#define HWIO_APCS_L3U04_HML3_SFTCR_L2SUSP_MODE_BMSK                     0x30000
#define HWIO_APCS_L3U04_HML3_SFTCR_L2SUSP_MODE_SHFT                        0x10
#define HWIO_APCS_L3U04_HML3_SFTCR_SPARE_BMSK                            0xc000
#define HWIO_APCS_L3U04_HML3_SFTCR_SPARE_SHFT                               0xe
#define HWIO_APCS_L3U04_HML3_SFTCR_ESMPH_BMSK                            0x2000
#define HWIO_APCS_L3U04_HML3_SFTCR_ESMPH_SHFT                               0xd
#define HWIO_APCS_L3U04_HML3_SFTCR_L3DATA_IF_NS_BMSK                     0x1000
#define HWIO_APCS_L3U04_HML3_SFTCR_L3DATA_IF_NS_SHFT                        0xc
#define HWIO_APCS_L3U04_HML3_SFTCR_INTRV_IF_VLD_BMSK                      0x800
#define HWIO_APCS_L3U04_HML3_SFTCR_INTRV_IF_VLD_SHFT                        0xb
#define HWIO_APCS_L3U04_HML3_SFTCR_DGRTYCQH_BMSK                          0x400
#define HWIO_APCS_L3U04_HML3_SFTCR_DGRTYCQH_SHFT                            0xa
#define HWIO_APCS_L3U04_HML3_SFTCR_EGRTYSSH_BMSK                          0x200
#define HWIO_APCS_L3U04_HML3_SFTCR_EGRTYSSH_SHFT                            0x9
#define HWIO_APCS_L3U04_HML3_SFTCR_DORUWNP_BMSK                           0x100
#define HWIO_APCS_L3U04_HML3_SFTCR_DORUWNP_SHFT                             0x8
#define HWIO_APCS_L3U04_HML3_SFTCR_SNP_TARGET_REQ_BMSK                     0x80
#define HWIO_APCS_L3U04_HML3_SFTCR_SNP_TARGET_REQ_SHFT                      0x7
#define HWIO_APCS_L3U04_HML3_SFTCR_SNP_TARGET_UP_BMSK                      0x40
#define HWIO_APCS_L3U04_HML3_SFTCR_SNP_TARGET_UP_SHFT                       0x6
#define HWIO_APCS_L3U04_HML3_SFTCR_SNP_TARGET_RD_BMSK                      0x20
#define HWIO_APCS_L3U04_HML3_SFTCR_SNP_TARGET_RD_SHFT                       0x5
#define HWIO_APCS_L3U04_HML3_SFTCR_SNP_TARGET_WR_BMSK                      0x10
#define HWIO_APCS_L3U04_HML3_SFTCR_SNP_TARGET_WR_SHFT                       0x4
#define HWIO_APCS_L3U04_HML3_SFTCR_SFT_MODE_BMSK                            0x3
#define HWIO_APCS_L3U04_HML3_SFTCR_SFT_MODE_SHFT                            0x0

#define HWIO_APCS_L3U04_HML3_SFTPGC0_ADDR                            (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00005254)
#define HWIO_APCS_L3U04_HML3_SFTPGC0_OFFS                            (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00005254)
#define HWIO_APCS_L3U04_HML3_SFTPGC0_RMSK                                 0x707
#define HWIO_APCS_L3U04_HML3_SFTPGC0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_SFTPGC0_ADDR, HWIO_APCS_L3U04_HML3_SFTPGC0_RMSK)
#define HWIO_APCS_L3U04_HML3_SFTPGC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_SFTPGC0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_SFTPGC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_SFTPGC0_ADDR,v)
#define HWIO_APCS_L3U04_HML3_SFTPGC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_SFTPGC0_ADDR,m,v,HWIO_APCS_L3U04_HML3_SFTPGC0_IN)
#define HWIO_APCS_L3U04_HML3_SFTPGC0_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U04_HML3_SFTPGC0_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U04_HML3_SFTPGC0_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U04_HML3_SFTPGC0_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U04_HML3_SFTPGC0_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U04_HML3_SFTPGC0_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U04_HML3_SFTPGC1_ADDR                            (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00005354)
#define HWIO_APCS_L3U04_HML3_SFTPGC1_OFFS                            (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00005354)
#define HWIO_APCS_L3U04_HML3_SFTPGC1_RMSK                                 0x707
#define HWIO_APCS_L3U04_HML3_SFTPGC1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_SFTPGC1_ADDR, HWIO_APCS_L3U04_HML3_SFTPGC1_RMSK)
#define HWIO_APCS_L3U04_HML3_SFTPGC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_SFTPGC1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_SFTPGC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_SFTPGC1_ADDR,v)
#define HWIO_APCS_L3U04_HML3_SFTPGC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_SFTPGC1_ADDR,m,v,HWIO_APCS_L3U04_HML3_SFTPGC1_IN)
#define HWIO_APCS_L3U04_HML3_SFTPGC1_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U04_HML3_SFTPGC1_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U04_HML3_SFTPGC1_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U04_HML3_SFTPGC1_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U04_HML3_SFTPGC1_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U04_HML3_SFTPGC1_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U04_HML3_TAEERR0_ADDR                            (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003240)
#define HWIO_APCS_L3U04_HML3_TAEERR0_OFFS                            (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003240)
#define HWIO_APCS_L3U04_HML3_TAEERR0_RMSK                            0xc00003ff
#define HWIO_APCS_L3U04_HML3_TAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_TAEERR0_ADDR, HWIO_APCS_L3U04_HML3_TAEERR0_RMSK)
#define HWIO_APCS_L3U04_HML3_TAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_TAEERR0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_TAEERR0_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U04_HML3_TAEERR0_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U04_HML3_TAEERR0_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U04_HML3_TAEERR0_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U04_HML3_TAEERR1_ADDR                            (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00003340)
#define HWIO_APCS_L3U04_HML3_TAEERR1_OFFS                            (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00003340)
#define HWIO_APCS_L3U04_HML3_TAEERR1_RMSK                            0xc00003ff
#define HWIO_APCS_L3U04_HML3_TAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_TAEERR1_ADDR, HWIO_APCS_L3U04_HML3_TAEERR1_RMSK)
#define HWIO_APCS_L3U04_HML3_TAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_TAEERR1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_TAEERR1_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U04_HML3_TAEERR1_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U04_HML3_TAEERR1_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U04_HML3_TAEERR1_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U04_HML3_WDCR0_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00006208)
#define HWIO_APCS_L3U04_HML3_WDCR0_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00006208)
#define HWIO_APCS_L3U04_HML3_WDCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U04_HML3_WDCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_WDCR0_ADDR, HWIO_APCS_L3U04_HML3_WDCR0_RMSK)
#define HWIO_APCS_L3U04_HML3_WDCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_WDCR0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_WDCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_WDCR0_ADDR,v)
#define HWIO_APCS_L3U04_HML3_WDCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_WDCR0_ADDR,m,v,HWIO_APCS_L3U04_HML3_WDCR0_IN)
#define HWIO_APCS_L3U04_HML3_WDCR0_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U04_HML3_WDCR0_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U04_HML3_WDCR1_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00006308)
#define HWIO_APCS_L3U04_HML3_WDCR1_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00006308)
#define HWIO_APCS_L3U04_HML3_WDCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U04_HML3_WDCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_WDCR1_ADDR, HWIO_APCS_L3U04_HML3_WDCR1_RMSK)
#define HWIO_APCS_L3U04_HML3_WDCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_WDCR1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_WDCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_WDCR1_ADDR,v)
#define HWIO_APCS_L3U04_HML3_WDCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_WDCR1_ADDR,m,v,HWIO_APCS_L3U04_HML3_WDCR1_IN)
#define HWIO_APCS_L3U04_HML3_WDCR1_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U04_HML3_WDCR1_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U04_HML3_WMCR0_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000620c)
#define HWIO_APCS_L3U04_HML3_WMCR0_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000620c)
#define HWIO_APCS_L3U04_HML3_WMCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U04_HML3_WMCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_WMCR0_ADDR, HWIO_APCS_L3U04_HML3_WMCR0_RMSK)
#define HWIO_APCS_L3U04_HML3_WMCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_WMCR0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_WMCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_WMCR0_ADDR,v)
#define HWIO_APCS_L3U04_HML3_WMCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_WMCR0_ADDR,m,v,HWIO_APCS_L3U04_HML3_WMCR0_IN)
#define HWIO_APCS_L3U04_HML3_WMCR0_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U04_HML3_WMCR0_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U04_HML3_WMCR1_ADDR                              (APCS_L3U04_HML3_CFG_REG_BASE      + 0x0000630c)
#define HWIO_APCS_L3U04_HML3_WMCR1_OFFS                              (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x0000630c)
#define HWIO_APCS_L3U04_HML3_WMCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U04_HML3_WMCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_WMCR1_ADDR, HWIO_APCS_L3U04_HML3_WMCR1_RMSK)
#define HWIO_APCS_L3U04_HML3_WMCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_WMCR1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_WMCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_WMCR1_ADDR,v)
#define HWIO_APCS_L3U04_HML3_WMCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_WMCR1_ADDR,m,v,HWIO_APCS_L3U04_HML3_WMCR1_IN)
#define HWIO_APCS_L3U04_HML3_WMCR1_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U04_HML3_WMCR1_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U04_HML3_TCMAACA0_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00002200)
#define HWIO_APCS_L3U04_HML3_TCMAACA0_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00002200)
#define HWIO_APCS_L3U04_HML3_TCMAACA0_RMSK                           0xff000000
#define HWIO_APCS_L3U04_HML3_TCMAACA0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_TCMAACA0_ADDR, HWIO_APCS_L3U04_HML3_TCMAACA0_RMSK)
#define HWIO_APCS_L3U04_HML3_TCMAACA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_TCMAACA0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_TCMAACA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_TCMAACA0_ADDR,v)
#define HWIO_APCS_L3U04_HML3_TCMAACA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_TCMAACA0_ADDR,m,v,HWIO_APCS_L3U04_HML3_TCMAACA0_IN)
#define HWIO_APCS_L3U04_HML3_TCMAACA0_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U04_HML3_TCMAACA0_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U04_HML3_TCMAACA0_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U04_HML3_TCMAACA0_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U04_HML3_TCMAACB0_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00002204)
#define HWIO_APCS_L3U04_HML3_TCMAACB0_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00002204)
#define HWIO_APCS_L3U04_HML3_TCMAACB0_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U04_HML3_TCMAACB0_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_TCMAACB0_ADDR, HWIO_APCS_L3U04_HML3_TCMAACB0_RMSK)
#define HWIO_APCS_L3U04_HML3_TCMAACB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_TCMAACB0_ADDR, m)
#define HWIO_APCS_L3U04_HML3_TCMAACB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_TCMAACB0_ADDR,v)
#define HWIO_APCS_L3U04_HML3_TCMAACB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_TCMAACB0_ADDR,m,v,HWIO_APCS_L3U04_HML3_TCMAACB0_IN)
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U04_HML3_TCMAACB0_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U04_HML3_TCMAACA1_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00002300)
#define HWIO_APCS_L3U04_HML3_TCMAACA1_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00002300)
#define HWIO_APCS_L3U04_HML3_TCMAACA1_RMSK                           0xff000000
#define HWIO_APCS_L3U04_HML3_TCMAACA1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_TCMAACA1_ADDR, HWIO_APCS_L3U04_HML3_TCMAACA1_RMSK)
#define HWIO_APCS_L3U04_HML3_TCMAACA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_TCMAACA1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_TCMAACA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_TCMAACA1_ADDR,v)
#define HWIO_APCS_L3U04_HML3_TCMAACA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_TCMAACA1_ADDR,m,v,HWIO_APCS_L3U04_HML3_TCMAACA1_IN)
#define HWIO_APCS_L3U04_HML3_TCMAACA1_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U04_HML3_TCMAACA1_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U04_HML3_TCMAACA1_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U04_HML3_TCMAACA1_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U04_HML3_TCMAACB1_ADDR                           (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00002304)
#define HWIO_APCS_L3U04_HML3_TCMAACB1_OFFS                           (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00002304)
#define HWIO_APCS_L3U04_HML3_TCMAACB1_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U04_HML3_TCMAACB1_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_TCMAACB1_ADDR, HWIO_APCS_L3U04_HML3_TCMAACB1_RMSK)
#define HWIO_APCS_L3U04_HML3_TCMAACB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_TCMAACB1_ADDR, m)
#define HWIO_APCS_L3U04_HML3_TCMAACB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_TCMAACB1_ADDR,v)
#define HWIO_APCS_L3U04_HML3_TCMAACB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_TCMAACB1_ADDR,m,v,HWIO_APCS_L3U04_HML3_TCMAACB1_IN)
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U04_HML3_TCMAACB1_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U04_HML3_QBCR_ADDR                               (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00007070)
#define HWIO_APCS_L3U04_HML3_QBCR_OFFS                               (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00007070)
#define HWIO_APCS_L3U04_HML3_QBCR_RMSK                               0xc003ffff
#define HWIO_APCS_L3U04_HML3_QBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_QBCR_ADDR, HWIO_APCS_L3U04_HML3_QBCR_RMSK)
#define HWIO_APCS_L3U04_HML3_QBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_QBCR_ADDR, m)
#define HWIO_APCS_L3U04_HML3_QBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_QBCR_ADDR,v)
#define HWIO_APCS_L3U04_HML3_QBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_QBCR_ADDR,m,v,HWIO_APCS_L3U04_HML3_QBCR_IN)
#define HWIO_APCS_L3U04_HML3_QBCR_QB_TTAG_BMSK                       0xc0000000
#define HWIO_APCS_L3U04_HML3_QBCR_QB_TTAG_SHFT                             0x1e
#define HWIO_APCS_L3U04_HML3_QBCR_BOQ_QB_THRES_BMSK                     0x30000
#define HWIO_APCS_L3U04_HML3_QBCR_BOQ_QB_THRES_SHFT                        0x10
#define HWIO_APCS_L3U04_HML3_QBCR_QOSBEACON_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U04_HML3_QBCR_QOSBEACON_DLY_SHFT                        0x0

#define HWIO_APCS_L3U04_HML3_QCCMCR_ADDR                             (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00004050)
#define HWIO_APCS_L3U04_HML3_QCCMCR_OFFS                             (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00004050)
#define HWIO_APCS_L3U04_HML3_QCCMCR_RMSK                                    0x3
#define HWIO_APCS_L3U04_HML3_QCCMCR_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_QCCMCR_ADDR, HWIO_APCS_L3U04_HML3_QCCMCR_RMSK)
#define HWIO_APCS_L3U04_HML3_QCCMCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_QCCMCR_ADDR, m)
#define HWIO_APCS_L3U04_HML3_QCCMCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_QCCMCR_ADDR,v)
#define HWIO_APCS_L3U04_HML3_QCCMCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_QCCMCR_ADDR,m,v,HWIO_APCS_L3U04_HML3_QCCMCR_IN)
#define HWIO_APCS_L3U04_HML3_QCCMCR_CCMC_SS_BMSK                            0x2
#define HWIO_APCS_L3U04_HML3_QCCMCR_CCMC_SS_SHFT                            0x1
#define HWIO_APCS_L3U04_HML3_QCCMCR_DSBL_CCMC_BMSK                          0x1
#define HWIO_APCS_L3U04_HML3_QCCMCR_DSBL_CCMC_SHFT                          0x0

#define HWIO_APCS_L3U04_HML3_QCCECR_ADDR                             (APCS_L3U04_HML3_CFG_REG_BASE      + 0x00004060)
#define HWIO_APCS_L3U04_HML3_QCCECR_OFFS                             (APCS_L3U04_HML3_CFG_REG_BASE_OFFS + 0x00004060)
#define HWIO_APCS_L3U04_HML3_QCCECR_RMSK                                    0x3
#define HWIO_APCS_L3U04_HML3_QCCECR_IN          \
        in_dword_masked(HWIO_APCS_L3U04_HML3_QCCECR_ADDR, HWIO_APCS_L3U04_HML3_QCCECR_RMSK)
#define HWIO_APCS_L3U04_HML3_QCCECR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U04_HML3_QCCECR_ADDR, m)
#define HWIO_APCS_L3U04_HML3_QCCECR_OUT(v)      \
        out_dword(HWIO_APCS_L3U04_HML3_QCCECR_ADDR,v)
#define HWIO_APCS_L3U04_HML3_QCCECR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U04_HML3_QCCECR_ADDR,m,v,HWIO_APCS_L3U04_HML3_QCCECR_IN)
#define HWIO_APCS_L3U04_HML3_QCCECR_UNIFIED_CCEW_BMSK                       0x2
#define HWIO_APCS_L3U04_HML3_QCCECR_UNIFIED_CCEW_SHFT                       0x1
#define HWIO_APCS_L3U04_HML3_QCCECR_DSBL_CCE_BMSK                           0x1
#define HWIO_APCS_L3U04_HML3_QCCECR_DSBL_CCE_SHFT                           0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U05_HML3_CFG
 *--------------------------------------------------------------------------*/

#define APCS_L3U05_HML3_CFG_REG_BASE                                 (HMSS_QLL_BASE      + 0x00a90000)
#define APCS_L3U05_HML3_CFG_REG_BASE_OFFS                            0x00a90000

#define HWIO_APCS_L3U05_HML3_ARYCA_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00005110)
#define HWIO_APCS_L3U05_HML3_ARYCA_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00005110)
#define HWIO_APCS_L3U05_HML3_ARYCA_RMSK                              0xffffffff
#define HWIO_APCS_L3U05_HML3_ARYCA_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_ARYCA_ADDR, HWIO_APCS_L3U05_HML3_ARYCA_RMSK)
#define HWIO_APCS_L3U05_HML3_ARYCA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_ARYCA_ADDR, m)
#define HWIO_APCS_L3U05_HML3_ARYCA_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_ARYCA_ADDR,v)
#define HWIO_APCS_L3U05_HML3_ARYCA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_ARYCA_ADDR,m,v,HWIO_APCS_L3U05_HML3_ARYCA_IN)
#define HWIO_APCS_L3U05_HML3_ARYCA_DPWCALT_BMSK                      0xff000000
#define HWIO_APCS_L3U05_HML3_ARYCA_DPWCALT_SHFT                            0x18
#define HWIO_APCS_L3U05_HML3_ARYCA_DPWCDFLT_BMSK                       0xff0000
#define HWIO_APCS_L3U05_HML3_ARYCA_DPWCDFLT_SHFT                           0x10
#define HWIO_APCS_L3U05_HML3_ARYCA_DPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U05_HML3_ARYCA_DPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U05_HML3_ARYCA_DPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U05_HML3_ARYCA_DPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U05_HML3_ARYCB_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00005114)
#define HWIO_APCS_L3U05_HML3_ARYCB_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00005114)
#define HWIO_APCS_L3U05_HML3_ARYCB_RMSK                              0xffffffff
#define HWIO_APCS_L3U05_HML3_ARYCB_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_ARYCB_ADDR, HWIO_APCS_L3U05_HML3_ARYCB_RMSK)
#define HWIO_APCS_L3U05_HML3_ARYCB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_ARYCB_ADDR, m)
#define HWIO_APCS_L3U05_HML3_ARYCB_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_ARYCB_ADDR,v)
#define HWIO_APCS_L3U05_HML3_ARYCB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_ARYCB_ADDR,m,v,HWIO_APCS_L3U05_HML3_ARYCB_IN)
#define HWIO_APCS_L3U05_HML3_ARYCB_APAUSEDLY_BMSK                    0xff000000
#define HWIO_APCS_L3U05_HML3_ARYCB_APAUSEDLY_SHFT                          0x18
#define HWIO_APCS_L3U05_HML3_ARYCB_DPRAALT_BMSK                        0xf00000
#define HWIO_APCS_L3U05_HML3_ARYCB_DPRAALT_SHFT                            0x14
#define HWIO_APCS_L3U05_HML3_ARYCB_DPRADFLT_BMSK                        0xf0000
#define HWIO_APCS_L3U05_HML3_ARYCB_DPRADFLT_SHFT                           0x10
#define HWIO_APCS_L3U05_HML3_ARYCB_TPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U05_HML3_ARYCB_TPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U05_HML3_ARYCB_TPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U05_HML3_ARYCB_TPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U05_HML3_ARYCC_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00005118)
#define HWIO_APCS_L3U05_HML3_ARYCC_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00005118)
#define HWIO_APCS_L3U05_HML3_ARYCC_RMSK                                     0x7
#define HWIO_APCS_L3U05_HML3_ARYCC_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_ARYCC_ADDR, HWIO_APCS_L3U05_HML3_ARYCC_RMSK)
#define HWIO_APCS_L3U05_HML3_ARYCC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_ARYCC_ADDR, m)
#define HWIO_APCS_L3U05_HML3_ARYCC_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_ARYCC_ADDR,v)
#define HWIO_APCS_L3U05_HML3_ARYCC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_ARYCC_ADDR,m,v,HWIO_APCS_L3U05_HML3_ARYCC_IN)
#define HWIO_APCS_L3U05_HML3_ARYCC_DALARY_BMSK                              0x7
#define HWIO_APCS_L3U05_HML3_ARYCC_DALARY_SHFT                              0x0

#define HWIO_APCS_L3U05_HML3_ASTCA0_ADDR                             (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00006210)
#define HWIO_APCS_L3U05_HML3_ASTCA0_OFFS                             (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00006210)
#define HWIO_APCS_L3U05_HML3_ASTCA0_RMSK                             0xffffffff
#define HWIO_APCS_L3U05_HML3_ASTCA0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_ASTCA0_ADDR, HWIO_APCS_L3U05_HML3_ASTCA0_RMSK)
#define HWIO_APCS_L3U05_HML3_ASTCA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_ASTCA0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_ASTCA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_ASTCA0_ADDR,v)
#define HWIO_APCS_L3U05_HML3_ASTCA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_ASTCA0_ADDR,m,v,HWIO_APCS_L3U05_HML3_ASTCA0_IN)
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U05_HML3_ASTCA0_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U05_HML3_ASTCA0_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U05_HML3_ASTCA0_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U05_HML3_ASTCA0_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U05_HML3_ASTCA0_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U05_HML3_ASTCA0_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U05_HML3_ASTCA0_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U05_HML3_ASTCA0_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U05_HML3_ASTCA0_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U05_HML3_ASTCA1_ADDR                             (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00006310)
#define HWIO_APCS_L3U05_HML3_ASTCA1_OFFS                             (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00006310)
#define HWIO_APCS_L3U05_HML3_ASTCA1_RMSK                             0xffffffff
#define HWIO_APCS_L3U05_HML3_ASTCA1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_ASTCA1_ADDR, HWIO_APCS_L3U05_HML3_ASTCA1_RMSK)
#define HWIO_APCS_L3U05_HML3_ASTCA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_ASTCA1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_ASTCA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_ASTCA1_ADDR,v)
#define HWIO_APCS_L3U05_HML3_ASTCA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_ASTCA1_ADDR,m,v,HWIO_APCS_L3U05_HML3_ASTCA1_IN)
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U05_HML3_ASTCA1_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U05_HML3_ASTCA1_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U05_HML3_ASTCA1_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U05_HML3_ASTCA1_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U05_HML3_ASTCA1_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U05_HML3_ASTCA1_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U05_HML3_ASTCA1_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U05_HML3_ASTCA1_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U05_HML3_ASTCA1_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U05_HML3_ASTCB0_ADDR                             (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00006214)
#define HWIO_APCS_L3U05_HML3_ASTCB0_OFFS                             (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00006214)
#define HWIO_APCS_L3U05_HML3_ASTCB0_RMSK                                  0xfff
#define HWIO_APCS_L3U05_HML3_ASTCB0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_ASTCB0_ADDR, HWIO_APCS_L3U05_HML3_ASTCB0_RMSK)
#define HWIO_APCS_L3U05_HML3_ASTCB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_ASTCB0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_ASTCB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_ASTCB0_ADDR,v)
#define HWIO_APCS_L3U05_HML3_ASTCB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_ASTCB0_ADDR,m,v,HWIO_APCS_L3U05_HML3_ASTCB0_IN)
#define HWIO_APCS_L3U05_HML3_ASTCB0_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U05_HML3_ASTCB0_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U05_HML3_ASTCB1_ADDR                             (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00006314)
#define HWIO_APCS_L3U05_HML3_ASTCB1_OFFS                             (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00006314)
#define HWIO_APCS_L3U05_HML3_ASTCB1_RMSK                                  0xfff
#define HWIO_APCS_L3U05_HML3_ASTCB1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_ASTCB1_ADDR, HWIO_APCS_L3U05_HML3_ASTCB1_RMSK)
#define HWIO_APCS_L3U05_HML3_ASTCB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_ASTCB1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_ASTCB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_ASTCB1_ADDR,v)
#define HWIO_APCS_L3U05_HML3_ASTCB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_ASTCB1_ADDR,m,v,HWIO_APCS_L3U05_HML3_ASTCB1_IN)
#define HWIO_APCS_L3U05_HML3_ASTCB1_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U05_HML3_ASTCB1_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U05_HML3_CJSCTL_ADDR                             (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000a000)
#define HWIO_APCS_L3U05_HML3_CJSCTL_OFFS                             (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_APCS_L3U05_HML3_CJSCTL_RMSK                              0x73fff7f
#define HWIO_APCS_L3U05_HML3_CJSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CJSCTL_ADDR, HWIO_APCS_L3U05_HML3_CJSCTL_RMSK)
#define HWIO_APCS_L3U05_HML3_CJSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CJSCTL_ADDR, m)
#define HWIO_APCS_L3U05_HML3_CJSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_CJSCTL_ADDR,v)
#define HWIO_APCS_L3U05_HML3_CJSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_CJSCTL_ADDR,m,v,HWIO_APCS_L3U05_HML3_CJSCTL_IN)
#define HWIO_APCS_L3U05_HML3_CJSCTL_JTR_STOP_CNT_BMSK                 0x7000000
#define HWIO_APCS_L3U05_HML3_CJSCTL_JTR_STOP_CNT_SHFT                      0x18
#define HWIO_APCS_L3U05_HML3_CJSCTL_JTR_TRIG_CNT_BMSK                  0x3fff00
#define HWIO_APCS_L3U05_HML3_CJSCTL_JTR_TRIG_CNT_SHFT                       0x8
#define HWIO_APCS_L3U05_HML3_CJSCTL_JTR_STOP_MODE_BMSK                     0x60
#define HWIO_APCS_L3U05_HML3_CJSCTL_JTR_STOP_MODE_SHFT                      0x5
#define HWIO_APCS_L3U05_HML3_CJSCTL_JTR_RETAIN_BMSK                        0x10
#define HWIO_APCS_L3U05_HML3_CJSCTL_JTR_RETAIN_SHFT                         0x4
#define HWIO_APCS_L3U05_HML3_CJSCTL_JTR_STRT_MODE_BMSK                      0xc
#define HWIO_APCS_L3U05_HML3_CJSCTL_JTR_STRT_MODE_SHFT                      0x2
#define HWIO_APCS_L3U05_HML3_CJSCTL_JTR_SENS_RST_BMSK                       0x2
#define HWIO_APCS_L3U05_HML3_CJSCTL_JTR_SENS_RST_SHFT                       0x1
#define HWIO_APCS_L3U05_HML3_CJSCTL_JTR_SENS_EN_BMSK                        0x1
#define HWIO_APCS_L3U05_HML3_CJSCTL_JTR_SENS_EN_SHFT                        0x0

#define HWIO_APCS_L3U05_HML3_CJSD0_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000a008)
#define HWIO_APCS_L3U05_HML3_CJSD0_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_APCS_L3U05_HML3_CJSD0_RMSK                              0xffffffff
#define HWIO_APCS_L3U05_HML3_CJSD0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CJSD0_ADDR, HWIO_APCS_L3U05_HML3_CJSD0_RMSK)
#define HWIO_APCS_L3U05_HML3_CJSD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CJSD0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_CJSD0_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U05_HML3_CJSD0_DATA_SHFT                                0x0

#define HWIO_APCS_L3U05_HML3_CJSD1_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000a00c)
#define HWIO_APCS_L3U05_HML3_CJSD1_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_APCS_L3U05_HML3_CJSD1_RMSK                              0xffffffff
#define HWIO_APCS_L3U05_HML3_CJSD1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CJSD1_ADDR, HWIO_APCS_L3U05_HML3_CJSD1_RMSK)
#define HWIO_APCS_L3U05_HML3_CJSD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CJSD1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_CJSD1_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U05_HML3_CJSD1_DATA_SHFT                                0x0

#define HWIO_APCS_L3U05_HML3_CJSD2_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000a010)
#define HWIO_APCS_L3U05_HML3_CJSD2_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_APCS_L3U05_HML3_CJSD2_RMSK                              0xffffffff
#define HWIO_APCS_L3U05_HML3_CJSD2_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CJSD2_ADDR, HWIO_APCS_L3U05_HML3_CJSD2_RMSK)
#define HWIO_APCS_L3U05_HML3_CJSD2_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CJSD2_ADDR, m)
#define HWIO_APCS_L3U05_HML3_CJSD2_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U05_HML3_CJSD2_DATA_SHFT                                0x0

#define HWIO_APCS_L3U05_HML3_CJSD3_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000a014)
#define HWIO_APCS_L3U05_HML3_CJSD3_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_APCS_L3U05_HML3_CJSD3_RMSK                              0xffffffff
#define HWIO_APCS_L3U05_HML3_CJSD3_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CJSD3_ADDR, HWIO_APCS_L3U05_HML3_CJSD3_RMSK)
#define HWIO_APCS_L3U05_HML3_CJSD3_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CJSD3_ADDR, m)
#define HWIO_APCS_L3U05_HML3_CJSD3_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U05_HML3_CJSD3_DATA_SHFT                                0x0

#define HWIO_APCS_L3U05_HML3_CJSD4_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000a018)
#define HWIO_APCS_L3U05_HML3_CJSD4_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000a018)
#define HWIO_APCS_L3U05_HML3_CJSD4_RMSK                              0xffffffff
#define HWIO_APCS_L3U05_HML3_CJSD4_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CJSD4_ADDR, HWIO_APCS_L3U05_HML3_CJSD4_RMSK)
#define HWIO_APCS_L3U05_HML3_CJSD4_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CJSD4_ADDR, m)
#define HWIO_APCS_L3U05_HML3_CJSD4_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U05_HML3_CJSD4_DATA_SHFT                                0x0

#define HWIO_APCS_L3U05_HML3_CJSD5_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000a01c)
#define HWIO_APCS_L3U05_HML3_CJSD5_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000a01c)
#define HWIO_APCS_L3U05_HML3_CJSD5_RMSK                              0xffffffff
#define HWIO_APCS_L3U05_HML3_CJSD5_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CJSD5_ADDR, HWIO_APCS_L3U05_HML3_CJSD5_RMSK)
#define HWIO_APCS_L3U05_HML3_CJSD5_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CJSD5_ADDR, m)
#define HWIO_APCS_L3U05_HML3_CJSD5_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U05_HML3_CJSD5_DATA_SHFT                                0x0

#define HWIO_APCS_L3U05_HML3_CR0_ADDR                                (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00005200)
#define HWIO_APCS_L3U05_HML3_CR0_OFFS                                (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00005200)
#define HWIO_APCS_L3U05_HML3_CR0_RMSK                                      0x1f
#define HWIO_APCS_L3U05_HML3_CR0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CR0_ADDR, HWIO_APCS_L3U05_HML3_CR0_RMSK)
#define HWIO_APCS_L3U05_HML3_CR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CR0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_CR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_CR0_ADDR,v)
#define HWIO_APCS_L3U05_HML3_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_CR0_ADDR,m,v,HWIO_APCS_L3U05_HML3_CR0_IN)
#define HWIO_APCS_L3U05_HML3_CR0_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U05_HML3_CR0_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U05_HML3_CR0_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U05_HML3_CR0_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U05_HML3_CR0_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U05_HML3_CR0_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U05_HML3_CR0_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U05_HML3_CR0_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U05_HML3_CR0_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U05_HML3_CR0_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U05_HML3_CR1_ADDR                                (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00005300)
#define HWIO_APCS_L3U05_HML3_CR1_OFFS                                (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00005300)
#define HWIO_APCS_L3U05_HML3_CR1_RMSK                                      0x1f
#define HWIO_APCS_L3U05_HML3_CR1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CR1_ADDR, HWIO_APCS_L3U05_HML3_CR1_RMSK)
#define HWIO_APCS_L3U05_HML3_CR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CR1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_CR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_CR1_ADDR,v)
#define HWIO_APCS_L3U05_HML3_CR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_CR1_ADDR,m,v,HWIO_APCS_L3U05_HML3_CR1_IN)
#define HWIO_APCS_L3U05_HML3_CR1_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U05_HML3_CR1_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U05_HML3_CR1_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U05_HML3_CR1_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U05_HML3_CR1_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U05_HML3_CR1_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U05_HML3_CR1_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U05_HML3_CR1_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U05_HML3_CR1_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U05_HML3_CR1_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U05_HML3_CRA_ADDR                                (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00007020)
#define HWIO_APCS_L3U05_HML3_CRA_OFFS                                (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00007020)
#define HWIO_APCS_L3U05_HML3_CRA_RMSK                                0xffffc03d
#define HWIO_APCS_L3U05_HML3_CRA_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CRA_ADDR, HWIO_APCS_L3U05_HML3_CRA_RMSK)
#define HWIO_APCS_L3U05_HML3_CRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CRA_ADDR, m)
#define HWIO_APCS_L3U05_HML3_CRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_CRA_ADDR,v)
#define HWIO_APCS_L3U05_HML3_CRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_CRA_ADDR,m,v,HWIO_APCS_L3U05_HML3_CRA_IN)
#define HWIO_APCS_L3U05_HML3_CRA_SPARE_BMSK                          0xe0000000
#define HWIO_APCS_L3U05_HML3_CRA_SPARE_SHFT                                0x1d
#define HWIO_APCS_L3U05_HML3_CRA_QID_ECC_BMSK                        0x10000000
#define HWIO_APCS_L3U05_HML3_CRA_QID_ECC_SHFT                              0x1c
#define HWIO_APCS_L3U05_HML3_CRA_QID_CE_SEQ_BMSK                      0x8000000
#define HWIO_APCS_L3U05_HML3_CRA_QID_CE_SEQ_SHFT                           0x1b
#define HWIO_APCS_L3U05_HML3_CRA_RD_SNP_RD_TIME_BMSK                  0x4000000
#define HWIO_APCS_L3U05_HML3_CRA_RD_SNP_RD_TIME_SHFT                       0x1a
#define HWIO_APCS_L3U05_HML3_CRA_FAPSHA_BMSK                          0x2000000
#define HWIO_APCS_L3U05_HML3_CRA_FAPSHA_SHFT                               0x19
#define HWIO_APCS_L3U05_HML3_CRA_BLOCK_TUE_BMSK                       0x1000000
#define HWIO_APCS_L3U05_HML3_CRA_BLOCK_TUE_SHFT                            0x18
#define HWIO_APCS_L3U05_HML3_CRA_SFT_CE_SEQ_BMSK                       0x800000
#define HWIO_APCS_L3U05_HML3_CRA_SFT_CE_SEQ_SHFT                           0x17
#define HWIO_APCS_L3U05_HML3_CRA_DCH_INV0_BMSK                         0x400000
#define HWIO_APCS_L3U05_HML3_CRA_DCH_INV0_SHFT                             0x16
#define HWIO_APCS_L3U05_HML3_CRA_DCH_INV1_BMSK                         0x200000
#define HWIO_APCS_L3U05_HML3_CRA_DCH_INV1_SHFT                             0x15
#define HWIO_APCS_L3U05_HML3_CRA_DETC_BMSK                             0x100000
#define HWIO_APCS_L3U05_HML3_CRA_DETC_SHFT                                 0x14
#define HWIO_APCS_L3U05_HML3_CRA_AMVSMC_BMSK                            0x80000
#define HWIO_APCS_L3U05_HML3_CRA_AMVSMC_SHFT                               0x13
#define HWIO_APCS_L3U05_HML3_CRA_DCIALL_SFT_BMSK                        0x40000
#define HWIO_APCS_L3U05_HML3_CRA_DCIALL_SFT_SHFT                           0x12
#define HWIO_APCS_L3U05_HML3_CRA_TAG_ECC_BMSK                           0x20000
#define HWIO_APCS_L3U05_HML3_CRA_TAG_ECC_SHFT                              0x11
#define HWIO_APCS_L3U05_HML3_CRA_TAG_CE_SEQ_BMSK                        0x10000
#define HWIO_APCS_L3U05_HML3_CRA_TAG_CE_SEQ_SHFT                           0x10
#define HWIO_APCS_L3U05_HML3_CRA_DATA_ECC_BMSK                           0x8000
#define HWIO_APCS_L3U05_HML3_CRA_DATA_ECC_SHFT                              0xf
#define HWIO_APCS_L3U05_HML3_CRA_ENFGECCDAT_BMSK                         0x4000
#define HWIO_APCS_L3U05_HML3_CRA_ENFGECCDAT_SHFT                            0xe
#define HWIO_APCS_L3U05_HML3_CRA_CO_REQ_TIME_BMSK                          0x30
#define HWIO_APCS_L3U05_HML3_CRA_CO_REQ_TIME_SHFT                           0x4
#define HWIO_APCS_L3U05_HML3_CRA_WR_MISS_RD_TIME_BMSK                       0x8
#define HWIO_APCS_L3U05_HML3_CRA_WR_MISS_RD_TIME_SHFT                       0x3
#define HWIO_APCS_L3U05_HML3_CRA_RD_MISS_RD_TIME_BMSK                       0x4
#define HWIO_APCS_L3U05_HML3_CRA_RD_MISS_RD_TIME_SHFT                       0x2
#define HWIO_APCS_L3U05_HML3_CRA_EARLY_RD_BMSK                              0x1
#define HWIO_APCS_L3U05_HML3_CRA_EARLY_RD_SHFT                              0x0

#define HWIO_APCS_L3U05_HML3_CRB_ADDR                                (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00007024)
#define HWIO_APCS_L3U05_HML3_CRB_OFFS                                (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00007024)
#define HWIO_APCS_L3U05_HML3_CRB_RMSK                                    0xffe0
#define HWIO_APCS_L3U05_HML3_CRB_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CRB_ADDR, HWIO_APCS_L3U05_HML3_CRB_RMSK)
#define HWIO_APCS_L3U05_HML3_CRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CRB_ADDR, m)
#define HWIO_APCS_L3U05_HML3_CRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_CRB_ADDR,v)
#define HWIO_APCS_L3U05_HML3_CRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_CRB_ADDR,m,v,HWIO_APCS_L3U05_HML3_CRB_IN)
#define HWIO_APCS_L3U05_HML3_CRB_SPARE_BMSK                              0xff80
#define HWIO_APCS_L3U05_HML3_CRB_SPARE_SHFT                                 0x7
#define HWIO_APCS_L3U05_HML3_CRB_RTY_BACKOFF_BMSK                          0x60
#define HWIO_APCS_L3U05_HML3_CRB_RTY_BACKOFF_SHFT                           0x5

#define HWIO_APCS_L3U05_HML3_CRD_ADDR                                (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000702c)
#define HWIO_APCS_L3U05_HML3_CRD_OFFS                                (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000702c)
#define HWIO_APCS_L3U05_HML3_CRD_RMSK                                   0x10001
#define HWIO_APCS_L3U05_HML3_CRD_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CRD_ADDR, HWIO_APCS_L3U05_HML3_CRD_RMSK)
#define HWIO_APCS_L3U05_HML3_CRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_CRD_ADDR, m)
#define HWIO_APCS_L3U05_HML3_CRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_CRD_ADDR,v)
#define HWIO_APCS_L3U05_HML3_CRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_CRD_ADDR,m,v,HWIO_APCS_L3U05_HML3_CRD_IN)
#define HWIO_APCS_L3U05_HML3_CRD_PL3APOS_BMSK                           0x10000
#define HWIO_APCS_L3U05_HML3_CRD_PL3APOS_SHFT                              0x10
#define HWIO_APCS_L3U05_HML3_CRD_DDCIALL_BMSK                               0x1
#define HWIO_APCS_L3U05_HML3_CRD_DDCIALL_SHFT                               0x0

#define HWIO_APCS_L3U05_HML3_DAEERR0_ADDR                            (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000324c)
#define HWIO_APCS_L3U05_HML3_DAEERR0_OFFS                            (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000324c)
#define HWIO_APCS_L3U05_HML3_DAEERR0_RMSK                               0xfffff
#define HWIO_APCS_L3U05_HML3_DAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DAEERR0_ADDR, HWIO_APCS_L3U05_HML3_DAEERR0_RMSK)
#define HWIO_APCS_L3U05_HML3_DAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DAEERR0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DAEERR0_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U05_HML3_DAEERR0_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U05_HML3_DAEERR1_ADDR                            (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000334c)
#define HWIO_APCS_L3U05_HML3_DAEERR1_OFFS                            (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000334c)
#define HWIO_APCS_L3U05_HML3_DAEERR1_RMSK                               0xfffff
#define HWIO_APCS_L3U05_HML3_DAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DAEERR1_ADDR, HWIO_APCS_L3U05_HML3_DAEERR1_RMSK)
#define HWIO_APCS_L3U05_HML3_DAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DAEERR1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DAEERR1_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U05_HML3_DAEERR1_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U05_HML3_DCRSWCR_ADDR                            (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003000)
#define HWIO_APCS_L3U05_HML3_DCRSWCR_OFFS                            (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003000)
#define HWIO_APCS_L3U05_HML3_DCRSWCR_RMSK                                 0xfff
#define HWIO_APCS_L3U05_HML3_DCRSWCR_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWCR_ADDR, HWIO_APCS_L3U05_HML3_DCRSWCR_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWCR_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_DCRSWCR_ADDR,v)
#define HWIO_APCS_L3U05_HML3_DCRSWCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_DCRSWCR_ADDR,m,v,HWIO_APCS_L3U05_HML3_DCRSWCR_IN)
#define HWIO_APCS_L3U05_HML3_DCRSWCR_SFTBID_BMSK                          0xc00
#define HWIO_APCS_L3U05_HML3_DCRSWCR_SFTBID_SHFT                            0xa
#define HWIO_APCS_L3U05_HML3_DCRSWCR_SFTPID_BMSK                          0x3f0
#define HWIO_APCS_L3U05_HML3_DCRSWCR_SFTPID_SHFT                            0x4
#define HWIO_APCS_L3U05_HML3_DCRSWCR_SPARE_BMSK                             0x8
#define HWIO_APCS_L3U05_HML3_DCRSWCR_SPARE_SHFT                             0x3
#define HWIO_APCS_L3U05_HML3_DCRSWCR_CVFS_BMSK                              0x4
#define HWIO_APCS_L3U05_HML3_DCRSWCR_CVFS_SHFT                              0x2
#define HWIO_APCS_L3U05_HML3_DCRSWCR_BYPTECC_BMSK                           0x2
#define HWIO_APCS_L3U05_HML3_DCRSWCR_BYPTECC_SHFT                           0x1
#define HWIO_APCS_L3U05_HML3_DCRSWCR_BYPDECC_BMSK                           0x1
#define HWIO_APCS_L3U05_HML3_DCRSWCR_BYPDECC_SHFT                           0x0

#define HWIO_APCS_L3U05_HML3_DCRSWDA0_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003200)
#define HWIO_APCS_L3U05_HML3_DCRSWDA0_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003200)
#define HWIO_APCS_L3U05_HML3_DCRSWDA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDA0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDA0_ADDR, HWIO_APCS_L3U05_HML3_DCRSWDA0_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWDA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDA0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWDA0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDA0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U05_HML3_DCRSWDA1_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003300)
#define HWIO_APCS_L3U05_HML3_DCRSWDA1_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003300)
#define HWIO_APCS_L3U05_HML3_DCRSWDA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDA1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDA1_ADDR, HWIO_APCS_L3U05_HML3_DCRSWDA1_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWDA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDA1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWDA1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDA1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U05_HML3_DCRSWDB0_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003204)
#define HWIO_APCS_L3U05_HML3_DCRSWDB0_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003204)
#define HWIO_APCS_L3U05_HML3_DCRSWDB0_RMSK                           0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDB0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDB0_ADDR, HWIO_APCS_L3U05_HML3_DCRSWDB0_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWDB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDB0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWDB0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDB0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U05_HML3_DCRSWDB1_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003304)
#define HWIO_APCS_L3U05_HML3_DCRSWDB1_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003304)
#define HWIO_APCS_L3U05_HML3_DCRSWDB1_RMSK                           0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDB1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDB1_ADDR, HWIO_APCS_L3U05_HML3_DCRSWDB1_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWDB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDB1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWDB1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDB1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U05_HML3_DCRSWDC0_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003208)
#define HWIO_APCS_L3U05_HML3_DCRSWDC0_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003208)
#define HWIO_APCS_L3U05_HML3_DCRSWDC0_RMSK                           0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDC0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDC0_ADDR, HWIO_APCS_L3U05_HML3_DCRSWDC0_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWDC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDC0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWDC0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDC0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U05_HML3_DCRSWDC1_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003308)
#define HWIO_APCS_L3U05_HML3_DCRSWDC1_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003308)
#define HWIO_APCS_L3U05_HML3_DCRSWDC1_RMSK                           0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDC1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDC1_ADDR, HWIO_APCS_L3U05_HML3_DCRSWDC1_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWDC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDC1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWDC1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDC1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U05_HML3_DCRSWDD0_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000320c)
#define HWIO_APCS_L3U05_HML3_DCRSWDD0_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000320c)
#define HWIO_APCS_L3U05_HML3_DCRSWDD0_RMSK                           0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDD0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDD0_ADDR, HWIO_APCS_L3U05_HML3_DCRSWDD0_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWDD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDD0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWDD0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDD0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U05_HML3_DCRSWDD1_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000330c)
#define HWIO_APCS_L3U05_HML3_DCRSWDD1_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000330c)
#define HWIO_APCS_L3U05_HML3_DCRSWDD1_RMSK                           0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDD1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDD1_ADDR, HWIO_APCS_L3U05_HML3_DCRSWDD1_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWDD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDD1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWDD1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWDD1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U05_HML3_DCRSWDE0_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003210)
#define HWIO_APCS_L3U05_HML3_DCRSWDE0_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003210)
#define HWIO_APCS_L3U05_HML3_DCRSWDE0_RMSK                              0x1ffff
#define HWIO_APCS_L3U05_HML3_DCRSWDE0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDE0_ADDR, HWIO_APCS_L3U05_HML3_DCRSWDE0_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWDE0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDE0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWDE0_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U05_HML3_DCRSWDE0_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U05_HML3_DCRSWDE0_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U05_HML3_DCRSWDE0_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U05_HML3_DCRSWDE0_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U05_HML3_DCRSWDE0_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U05_HML3_DCRSWDE1_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003310)
#define HWIO_APCS_L3U05_HML3_DCRSWDE1_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003310)
#define HWIO_APCS_L3U05_HML3_DCRSWDE1_RMSK                              0x1ffff
#define HWIO_APCS_L3U05_HML3_DCRSWDE1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDE1_ADDR, HWIO_APCS_L3U05_HML3_DCRSWDE1_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWDE1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWDE1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWDE1_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U05_HML3_DCRSWDE1_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U05_HML3_DCRSWDE1_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U05_HML3_DCRSWDE1_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U05_HML3_DCRSWDE1_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U05_HML3_DCRSWDE1_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U05_HML3_DCRSWTA0_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003218)
#define HWIO_APCS_L3U05_HML3_DCRSWTA0_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003218)
#define HWIO_APCS_L3U05_HML3_DCRSWTA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWTA0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWTA0_ADDR, HWIO_APCS_L3U05_HML3_DCRSWTA0_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWTA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWTA0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWTA0_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U05_HML3_DCRSWTA0_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U05_HML3_DCRSWTA0_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U05_HML3_DCRSWTA0_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U05_HML3_DCRSWTA1_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003318)
#define HWIO_APCS_L3U05_HML3_DCRSWTA1_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003318)
#define HWIO_APCS_L3U05_HML3_DCRSWTA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U05_HML3_DCRSWTA1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWTA1_ADDR, HWIO_APCS_L3U05_HML3_DCRSWTA1_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWTA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWTA1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWTA1_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U05_HML3_DCRSWTA1_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U05_HML3_DCRSWTA1_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U05_HML3_DCRSWTA1_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U05_HML3_DCRSWTB0_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000321c)
#define HWIO_APCS_L3U05_HML3_DCRSWTB0_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000321c)
#define HWIO_APCS_L3U05_HML3_DCRSWTB0_RMSK                           0x7fffff00
#define HWIO_APCS_L3U05_HML3_DCRSWTB0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWTB0_ADDR, HWIO_APCS_L3U05_HML3_DCRSWTB0_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWTB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWTB0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWTB0_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U05_HML3_DCRSWTB0_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U05_HML3_DCRSWTB1_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000331c)
#define HWIO_APCS_L3U05_HML3_DCRSWTB1_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000331c)
#define HWIO_APCS_L3U05_HML3_DCRSWTB1_RMSK                           0x7fffff00
#define HWIO_APCS_L3U05_HML3_DCRSWTB1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWTB1_ADDR, HWIO_APCS_L3U05_HML3_DCRSWTB1_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWTB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWTB1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWTB1_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U05_HML3_DCRSWTB1_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U05_HML3_DCRSWTC0_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003220)
#define HWIO_APCS_L3U05_HML3_DCRSWTC0_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003220)
#define HWIO_APCS_L3U05_HML3_DCRSWTC0_RMSK                              0xfffff
#define HWIO_APCS_L3U05_HML3_DCRSWTC0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWTC0_ADDR, HWIO_APCS_L3U05_HML3_DCRSWTC0_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWTC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWTC0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWTC0_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U05_HML3_DCRSWTC0_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U05_HML3_DCRSWTC1_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003320)
#define HWIO_APCS_L3U05_HML3_DCRSWTC1_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003320)
#define HWIO_APCS_L3U05_HML3_DCRSWTC1_RMSK                              0xfffff
#define HWIO_APCS_L3U05_HML3_DCRSWTC1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWTC1_ADDR, HWIO_APCS_L3U05_HML3_DCRSWTC1_RMSK)
#define HWIO_APCS_L3U05_HML3_DCRSWTC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_DCRSWTC1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_DCRSWTC1_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U05_HML3_DCRSWTC1_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U05_HML3_FAICCRA0_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00002208)
#define HWIO_APCS_L3U05_HML3_FAICCRA0_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00002208)
#define HWIO_APCS_L3U05_HML3_FAICCRA0_RMSK                            0xfffffff
#define HWIO_APCS_L3U05_HML3_FAICCRA0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICCRA0_ADDR, HWIO_APCS_L3U05_HML3_FAICCRA0_RMSK)
#define HWIO_APCS_L3U05_HML3_FAICCRA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICCRA0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_FAICCRA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_FAICCRA0_ADDR,v)
#define HWIO_APCS_L3U05_HML3_FAICCRA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_FAICCRA0_ADDR,m,v,HWIO_APCS_L3U05_HML3_FAICCRA0_IN)
#define HWIO_APCS_L3U05_HML3_FAICCRA0_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U05_HML3_FAICCRA0_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U05_HML3_FAICCRA1_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00002308)
#define HWIO_APCS_L3U05_HML3_FAICCRA1_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00002308)
#define HWIO_APCS_L3U05_HML3_FAICCRA1_RMSK                            0xfffffff
#define HWIO_APCS_L3U05_HML3_FAICCRA1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICCRA1_ADDR, HWIO_APCS_L3U05_HML3_FAICCRA1_RMSK)
#define HWIO_APCS_L3U05_HML3_FAICCRA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICCRA1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_FAICCRA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_FAICCRA1_ADDR,v)
#define HWIO_APCS_L3U05_HML3_FAICCRA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_FAICCRA1_ADDR,m,v,HWIO_APCS_L3U05_HML3_FAICCRA1_IN)
#define HWIO_APCS_L3U05_HML3_FAICCRA1_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U05_HML3_FAICCRA1_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U05_HML3_FAICCRB0_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000220c)
#define HWIO_APCS_L3U05_HML3_FAICCRB0_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000220c)
#define HWIO_APCS_L3U05_HML3_FAICCRB0_RMSK                           0xfffeffff
#define HWIO_APCS_L3U05_HML3_FAICCRB0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICCRB0_ADDR, HWIO_APCS_L3U05_HML3_FAICCRB0_RMSK)
#define HWIO_APCS_L3U05_HML3_FAICCRB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICCRB0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_FAICCRB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_FAICCRB0_ADDR,v)
#define HWIO_APCS_L3U05_HML3_FAICCRB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_FAICCRB0_ADDR,m,v,HWIO_APCS_L3U05_HML3_FAICCRB0_IN)
#define HWIO_APCS_L3U05_HML3_FAICCRB0_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U05_HML3_FAICCRB0_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U05_HML3_FAICCRB0_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U05_HML3_FAICCRB0_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U05_HML3_FAICCRB0_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U05_HML3_FAICCRB0_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U05_HML3_FAICCRB0_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U05_HML3_FAICCRB1_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000230c)
#define HWIO_APCS_L3U05_HML3_FAICCRB1_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000230c)
#define HWIO_APCS_L3U05_HML3_FAICCRB1_RMSK                           0xfffeffff
#define HWIO_APCS_L3U05_HML3_FAICCRB1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICCRB1_ADDR, HWIO_APCS_L3U05_HML3_FAICCRB1_RMSK)
#define HWIO_APCS_L3U05_HML3_FAICCRB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICCRB1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_FAICCRB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_FAICCRB1_ADDR,v)
#define HWIO_APCS_L3U05_HML3_FAICCRB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_FAICCRB1_ADDR,m,v,HWIO_APCS_L3U05_HML3_FAICCRB1_IN)
#define HWIO_APCS_L3U05_HML3_FAICCRB1_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U05_HML3_FAICCRB1_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U05_HML3_FAICCRB1_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U05_HML3_FAICCRB1_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U05_HML3_FAICCRB1_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U05_HML3_FAICCRB1_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U05_HML3_FAICCRB1_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U05_HML3_FAICCRC0_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00002210)
#define HWIO_APCS_L3U05_HML3_FAICCRC0_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00002210)
#define HWIO_APCS_L3U05_HML3_FAICCRC0_RMSK                                 0xff
#define HWIO_APCS_L3U05_HML3_FAICCRC0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICCRC0_ADDR, HWIO_APCS_L3U05_HML3_FAICCRC0_RMSK)
#define HWIO_APCS_L3U05_HML3_FAICCRC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICCRC0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_FAICCRC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_FAICCRC0_ADDR,v)
#define HWIO_APCS_L3U05_HML3_FAICCRC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_FAICCRC0_ADDR,m,v,HWIO_APCS_L3U05_HML3_FAICCRC0_IN)
#define HWIO_APCS_L3U05_HML3_FAICCRC0_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U05_HML3_FAICCRC0_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U05_HML3_FAICCRC1_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00002310)
#define HWIO_APCS_L3U05_HML3_FAICCRC1_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00002310)
#define HWIO_APCS_L3U05_HML3_FAICCRC1_RMSK                                 0xff
#define HWIO_APCS_L3U05_HML3_FAICCRC1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICCRC1_ADDR, HWIO_APCS_L3U05_HML3_FAICCRC1_RMSK)
#define HWIO_APCS_L3U05_HML3_FAICCRC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICCRC1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_FAICCRC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_FAICCRC1_ADDR,v)
#define HWIO_APCS_L3U05_HML3_FAICCRC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_FAICCRC1_ADDR,m,v,HWIO_APCS_L3U05_HML3_FAICCRC1_IN)
#define HWIO_APCS_L3U05_HML3_FAICCRC1_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U05_HML3_FAICCRC1_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U05_HML3_FAICSR0_ADDR                            (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000223c)
#define HWIO_APCS_L3U05_HML3_FAICSR0_OFFS                            (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000223c)
#define HWIO_APCS_L3U05_HML3_FAICSR0_RMSK                              0xffffff
#define HWIO_APCS_L3U05_HML3_FAICSR0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICSR0_ADDR, HWIO_APCS_L3U05_HML3_FAICSR0_RMSK)
#define HWIO_APCS_L3U05_HML3_FAICSR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICSR0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_FAICSR0_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U05_HML3_FAICSR0_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U05_HML3_FAICSR0_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U05_HML3_FAICSR0_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U05_HML3_FAICSR0_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U05_HML3_FAICSR0_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U05_HML3_FAICSR0_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U05_HML3_FAICSR0_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U05_HML3_FAICSR0_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U05_HML3_FAICSR0_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U05_HML3_FAICSR0_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U05_HML3_FAICSR0_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U05_HML3_FAICSR0_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U05_HML3_FAICSR0_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U05_HML3_FAICSR1_ADDR                            (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000233c)
#define HWIO_APCS_L3U05_HML3_FAICSR1_OFFS                            (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000233c)
#define HWIO_APCS_L3U05_HML3_FAICSR1_RMSK                              0xffffff
#define HWIO_APCS_L3U05_HML3_FAICSR1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICSR1_ADDR, HWIO_APCS_L3U05_HML3_FAICSR1_RMSK)
#define HWIO_APCS_L3U05_HML3_FAICSR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FAICSR1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_FAICSR1_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U05_HML3_FAICSR1_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U05_HML3_FAICSR1_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U05_HML3_FAICSR1_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U05_HML3_FAICSR1_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U05_HML3_FAICSR1_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U05_HML3_FAICSR1_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U05_HML3_FAICSR1_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U05_HML3_FAICSR1_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U05_HML3_FAICSR1_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U05_HML3_FAICSR1_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U05_HML3_FAICSR1_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U05_HML3_FAICSR1_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U05_HML3_FAICSR1_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U05_HML3_FUSEDATH_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000302c)
#define HWIO_APCS_L3U05_HML3_FUSEDATH_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_APCS_L3U05_HML3_FUSEDATH_RMSK                           0xffffffff
#define HWIO_APCS_L3U05_HML3_FUSEDATH_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FUSEDATH_ADDR, HWIO_APCS_L3U05_HML3_FUSEDATH_RMSK)
#define HWIO_APCS_L3U05_HML3_FUSEDATH_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FUSEDATH_ADDR, m)
#define HWIO_APCS_L3U05_HML3_FUSEDATH_FUSES_HI_BMSK                  0xffffffff
#define HWIO_APCS_L3U05_HML3_FUSEDATH_FUSES_HI_SHFT                         0x0

#define HWIO_APCS_L3U05_HML3_FUSEDATL_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003028)
#define HWIO_APCS_L3U05_HML3_FUSEDATL_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003028)
#define HWIO_APCS_L3U05_HML3_FUSEDATL_RMSK                           0xffffffff
#define HWIO_APCS_L3U05_HML3_FUSEDATL_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FUSEDATL_ADDR, HWIO_APCS_L3U05_HML3_FUSEDATL_RMSK)
#define HWIO_APCS_L3U05_HML3_FUSEDATL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FUSEDATL_ADDR, m)
#define HWIO_APCS_L3U05_HML3_FUSEDATL_FUSES_LO_BMSK                  0xffffffff
#define HWIO_APCS_L3U05_HML3_FUSEDATL_FUSES_LO_SHFT                         0x0

#define HWIO_APCS_L3U05_HML3_FUSEIDX_ADDR                            (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003024)
#define HWIO_APCS_L3U05_HML3_FUSEIDX_OFFS                            (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003024)
#define HWIO_APCS_L3U05_HML3_FUSEIDX_RMSK                                  0x3f
#define HWIO_APCS_L3U05_HML3_FUSEIDX_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FUSEIDX_ADDR, HWIO_APCS_L3U05_HML3_FUSEIDX_RMSK)
#define HWIO_APCS_L3U05_HML3_FUSEIDX_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_FUSEIDX_ADDR, m)
#define HWIO_APCS_L3U05_HML3_FUSEIDX_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_FUSEIDX_ADDR,v)
#define HWIO_APCS_L3U05_HML3_FUSEIDX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_FUSEIDX_ADDR,m,v,HWIO_APCS_L3U05_HML3_FUSEIDX_IN)
#define HWIO_APCS_L3U05_HML3_FUSEIDX_FUSE_INDEX_BMSK                       0x3f
#define HWIO_APCS_L3U05_HML3_FUSEIDX_FUSE_INDEX_SHFT                        0x0

#define HWIO_APCS_L3U05_HML3_HCRA_ADDR                               (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00005010)
#define HWIO_APCS_L3U05_HML3_HCRA_OFFS                               (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00005010)
#define HWIO_APCS_L3U05_HML3_HCRA_RMSK                               0xffffefff
#define HWIO_APCS_L3U05_HML3_HCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_HCRA_ADDR, HWIO_APCS_L3U05_HML3_HCRA_RMSK)
#define HWIO_APCS_L3U05_HML3_HCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_HCRA_ADDR, m)
#define HWIO_APCS_L3U05_HML3_HCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_HCRA_ADDR,v)
#define HWIO_APCS_L3U05_HML3_HCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_HCRA_ADDR,m,v,HWIO_APCS_L3U05_HML3_HCRA_IN)
#define HWIO_APCS_L3U05_HML3_HCRA_SPARE_BMSK                         0xf0000000
#define HWIO_APCS_L3U05_HML3_HCRA_SPARE_SHFT                               0x1c
#define HWIO_APCS_L3U05_HML3_HCRA_IGNR_CLEAN_BMSK                     0x8000000
#define HWIO_APCS_L3U05_HML3_HCRA_IGNR_CLEAN_SHFT                          0x1b
#define HWIO_APCS_L3U05_HML3_HCRA_BLK_NBSDCINV_BMSK                   0x4000000
#define HWIO_APCS_L3U05_HML3_HCRA_BLK_NBSDCINV_SHFT                        0x1a
#define HWIO_APCS_L3U05_HML3_HCRA_EN_TUE_POISON_BMSK                  0x2000000
#define HWIO_APCS_L3U05_HML3_HCRA_EN_TUE_POISON_SHFT                       0x19
#define HWIO_APCS_L3U05_HML3_HCRA_F1NPWNS_BMSK                        0x1000000
#define HWIO_APCS_L3U05_HML3_HCRA_F1NPWNS_SHFT                             0x18
#define HWIO_APCS_L3U05_HML3_HCRA_XTNDBQLF_BMSK                        0xf00000
#define HWIO_APCS_L3U05_HML3_HCRA_XTNDBQLF_SHFT                            0x14
#define HWIO_APCS_L3U05_HML3_HCRA_SVFRPC_BMSK                           0xc0000
#define HWIO_APCS_L3U05_HML3_HCRA_SVFRPC_SHFT                              0x12
#define HWIO_APCS_L3U05_HML3_HCRA_DAS64D_BMSK                           0x20000
#define HWIO_APCS_L3U05_HML3_HCRA_DAS64D_SHFT                              0x11
#define HWIO_APCS_L3U05_HML3_HCRA_FLFSRON_BMSK                          0x10000
#define HWIO_APCS_L3U05_HML3_HCRA_FLFSRON_SHFT                             0x10
#define HWIO_APCS_L3U05_HML3_HCRA_DBRABORT_BMSK                          0x8000
#define HWIO_APCS_L3U05_HML3_HCRA_DBRABORT_SHFT                             0xf
#define HWIO_APCS_L3U05_HML3_HCRA_FRDBOQD_BMSK                           0x4000
#define HWIO_APCS_L3U05_HML3_HCRA_FRDBOQD_SHFT                              0xe
#define HWIO_APCS_L3U05_HML3_HCRA_ASDAPC_BMSK                            0x2000
#define HWIO_APCS_L3U05_HML3_HCRA_ASDAPC_SHFT                               0xd
#define HWIO_APCS_L3U05_HML3_HCRA_MAX_BOQ_BUSY_BMSK                       0xf00
#define HWIO_APCS_L3U05_HML3_HCRA_MAX_BOQ_BUSY_SHFT                         0x8
#define HWIO_APCS_L3U05_HML3_HCRA_FORCE_CGC_HAZ_BMSK                       0x80
#define HWIO_APCS_L3U05_HML3_HCRA_FORCE_CGC_HAZ_SHFT                        0x7
#define HWIO_APCS_L3U05_HML3_HCRA_ADDRESS_HASH_BMSK                        0x40
#define HWIO_APCS_L3U05_HML3_HCRA_ADDRESS_HASH_SHFT                         0x6
#define HWIO_APCS_L3U05_HML3_HCRA_READ_MISS_BYP_BMSK                       0x20
#define HWIO_APCS_L3U05_HML3_HCRA_READ_MISS_BYP_SHFT                        0x5
#define HWIO_APCS_L3U05_HML3_HCRA_DATA_RET_PATH_BMSK                       0x10
#define HWIO_APCS_L3U05_HML3_HCRA_DATA_RET_PATH_SHFT                        0x4
#define HWIO_APCS_L3U05_HML3_HCRA_OUT_BNG_DIS_BMSK                          0x8
#define HWIO_APCS_L3U05_HML3_HCRA_OUT_BNG_DIS_SHFT                          0x3
#define HWIO_APCS_L3U05_HML3_HCRA_CPQDAT_DIS_BMSK                           0x4
#define HWIO_APCS_L3U05_HML3_HCRA_CPQDAT_DIS_SHFT                           0x2
#define HWIO_APCS_L3U05_HML3_HCRA_BBDRD_BMSK                                0x2
#define HWIO_APCS_L3U05_HML3_HCRA_BBDRD_SHFT                                0x1
#define HWIO_APCS_L3U05_HML3_HCRA_BBBRD_BMSK                                0x1
#define HWIO_APCS_L3U05_HML3_HCRA_BBBRD_SHFT                                0x0

#define HWIO_APCS_L3U05_HML3_HPDIV_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00005014)
#define HWIO_APCS_L3U05_HML3_HPDIV_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00005014)
#define HWIO_APCS_L3U05_HML3_HPDIV_RMSK                                 0xf000f
#define HWIO_APCS_L3U05_HML3_HPDIV_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_HPDIV_ADDR, HWIO_APCS_L3U05_HML3_HPDIV_RMSK)
#define HWIO_APCS_L3U05_HML3_HPDIV_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_HPDIV_ADDR, m)
#define HWIO_APCS_L3U05_HML3_HPDIV_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_HPDIV_ADDR,v)
#define HWIO_APCS_L3U05_HML3_HPDIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_HPDIV_ADDR,m,v,HWIO_APCS_L3U05_HML3_HPDIV_IN)
#define HWIO_APCS_L3U05_HML3_HPDIV_HPDCDP_BMSK                          0xf0000
#define HWIO_APCS_L3U05_HML3_HPDIV_HPDCDP_SHFT                             0x10
#define HWIO_APCS_L3U05_HML3_HPDIV_HPDCAP_BMSK                              0xf
#define HWIO_APCS_L3U05_HML3_HPDIV_HPDCAP_SHFT                              0x0

#define HWIO_APCS_L3U05_HML3_HSHMCTL_ADDR                            (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000705c)
#define HWIO_APCS_L3U05_HML3_HSHMCTL_OFFS                            (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000705c)
#define HWIO_APCS_L3U05_HML3_HSHMCTL_RMSK                              0x3fffff
#define HWIO_APCS_L3U05_HML3_HSHMCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_HSHMCTL_ADDR, HWIO_APCS_L3U05_HML3_HSHMCTL_RMSK)
#define HWIO_APCS_L3U05_HML3_HSHMCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_HSHMCTL_ADDR, m)
#define HWIO_APCS_L3U05_HML3_HSHMCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_HSHMCTL_ADDR,v)
#define HWIO_APCS_L3U05_HML3_HSHMCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_HSHMCTL_ADDR,m,v,HWIO_APCS_L3U05_HML3_HSHMCTL_IN)
#define HWIO_APCS_L3U05_HML3_HSHMCTL_HMASK_BMSK                        0x3fffff
#define HWIO_APCS_L3U05_HML3_HSHMCTL_HMASK_SHFT                             0x0

#define HWIO_APCS_L3U05_HML3_INJERR0_ADDR                            (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00009210)
#define HWIO_APCS_L3U05_HML3_INJERR0_OFFS                            (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00009210)
#define HWIO_APCS_L3U05_HML3_INJERR0_RMSK                                  0x1f
#define HWIO_APCS_L3U05_HML3_INJERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_INJERR0_ADDR, HWIO_APCS_L3U05_HML3_INJERR0_RMSK)
#define HWIO_APCS_L3U05_HML3_INJERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_INJERR0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_INJERR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_INJERR0_ADDR,v)
#define HWIO_APCS_L3U05_HML3_INJERR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_INJERR0_ADDR,m,v,HWIO_APCS_L3U05_HML3_INJERR0_IN)
#define HWIO_APCS_L3U05_HML3_INJERR0_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U05_HML3_INJERR0_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U05_HML3_INJERR0_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U05_HML3_INJERR0_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U05_HML3_INJERR0_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U05_HML3_INJERR0_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U05_HML3_INJERR0_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U05_HML3_INJERR0_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U05_HML3_INJERR0_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U05_HML3_INJERR0_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U05_HML3_INJERR1_ADDR                            (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00009310)
#define HWIO_APCS_L3U05_HML3_INJERR1_OFFS                            (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00009310)
#define HWIO_APCS_L3U05_HML3_INJERR1_RMSK                                  0x1f
#define HWIO_APCS_L3U05_HML3_INJERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_INJERR1_ADDR, HWIO_APCS_L3U05_HML3_INJERR1_RMSK)
#define HWIO_APCS_L3U05_HML3_INJERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_INJERR1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_INJERR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_INJERR1_ADDR,v)
#define HWIO_APCS_L3U05_HML3_INJERR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_INJERR1_ADDR,m,v,HWIO_APCS_L3U05_HML3_INJERR1_IN)
#define HWIO_APCS_L3U05_HML3_INJERR1_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U05_HML3_INJERR1_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U05_HML3_INJERR1_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U05_HML3_INJERR1_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U05_HML3_INJERR1_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U05_HML3_INJERR1_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U05_HML3_INJERR1_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U05_HML3_INJERR1_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U05_HML3_INJERR1_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U05_HML3_INJERR1_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U05_HML3_LLBCR_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00007038)
#define HWIO_APCS_L3U05_HML3_LLBCR_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00007038)
#define HWIO_APCS_L3U05_HML3_LLBCR_RMSK                              0xff00001f
#define HWIO_APCS_L3U05_HML3_LLBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_LLBCR_ADDR, HWIO_APCS_L3U05_HML3_LLBCR_RMSK)
#define HWIO_APCS_L3U05_HML3_LLBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_LLBCR_ADDR, m)
#define HWIO_APCS_L3U05_HML3_LLBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_LLBCR_ADDR,v)
#define HWIO_APCS_L3U05_HML3_LLBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_LLBCR_ADDR,m,v,HWIO_APCS_L3U05_HML3_LLBCR_IN)
#define HWIO_APCS_L3U05_HML3_LLBCR_BRKR_LVL_SPACING_BMSK             0xff000000
#define HWIO_APCS_L3U05_HML3_LLBCR_BRKR_LVL_SPACING_SHFT                   0x18
#define HWIO_APCS_L3U05_HML3_LLBCR_LIVELOCK_TTAG_BMSK                      0x18
#define HWIO_APCS_L3U05_HML3_LLBCR_LIVELOCK_TTAG_SHFT                       0x3
#define HWIO_APCS_L3U05_HML3_LLBCR_LIVELOCK_BREAK_BMSK                      0x4
#define HWIO_APCS_L3U05_HML3_LLBCR_LIVELOCK_BREAK_SHFT                      0x2
#define HWIO_APCS_L3U05_HML3_LLBCR_LIVELOCK_QUERY_D_BMSK                    0x2
#define HWIO_APCS_L3U05_HML3_LLBCR_LIVELOCK_QUERY_D_SHFT                    0x1
#define HWIO_APCS_L3U05_HML3_LLBCR_LIVELOCK_QUERY_A_BMSK                    0x1
#define HWIO_APCS_L3U05_HML3_LLBCR_LIVELOCK_QUERY_A_SHFT                    0x0

#define HWIO_APCS_L3U05_HML3_LLBQF_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000703c)
#define HWIO_APCS_L3U05_HML3_LLBQF_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000703c)
#define HWIO_APCS_L3U05_HML3_LLBQF_RMSK                              0xffffffff
#define HWIO_APCS_L3U05_HML3_LLBQF_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_LLBQF_ADDR, HWIO_APCS_L3U05_HML3_LLBQF_RMSK)
#define HWIO_APCS_L3U05_HML3_LLBQF_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_LLBQF_ADDR, m)
#define HWIO_APCS_L3U05_HML3_LLBQF_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_LLBQF_ADDR,v)
#define HWIO_APCS_L3U05_HML3_LLBQF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_LLBQF_ADDR,m,v,HWIO_APCS_L3U05_HML3_LLBQF_IN)
#define HWIO_APCS_L3U05_HML3_LLBQF_LLQ_DATA_DLY_BMSK                 0xffff0000
#define HWIO_APCS_L3U05_HML3_LLBQF_LLQ_DATA_DLY_SHFT                       0x10
#define HWIO_APCS_L3U05_HML3_LLBQF_LLQ_ADDR_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U05_HML3_LLBQF_LLQ_ADDR_DLY_SHFT                        0x0

#define HWIO_APCS_L3U05_HML3_POSCRA_ADDR                             (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00005020)
#define HWIO_APCS_L3U05_HML3_POSCRA_OFFS                             (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00005020)
#define HWIO_APCS_L3U05_HML3_POSCRA_RMSK                             0x3fffef9f
#define HWIO_APCS_L3U05_HML3_POSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_POSCRA_ADDR, HWIO_APCS_L3U05_HML3_POSCRA_RMSK)
#define HWIO_APCS_L3U05_HML3_POSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_POSCRA_ADDR, m)
#define HWIO_APCS_L3U05_HML3_POSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_POSCRA_ADDR,v)
#define HWIO_APCS_L3U05_HML3_POSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_POSCRA_ADDR,m,v,HWIO_APCS_L3U05_HML3_POSCRA_IN)
#define HWIO_APCS_L3U05_HML3_POSCRA_EN_RND_POSB_BMSK                 0x20000000
#define HWIO_APCS_L3U05_HML3_POSCRA_EN_RND_POSB_SHFT                       0x1d
#define HWIO_APCS_L3U05_HML3_POSCRA_WSRWSFD_BMSK                     0x10000000
#define HWIO_APCS_L3U05_HML3_POSCRA_WSRWSFD_SHFT                           0x1c
#define HWIO_APCS_L3U05_HML3_POSCRA_IGNORE_SNP_FILTER_BMSK            0x8000000
#define HWIO_APCS_L3U05_HML3_POSCRA_IGNORE_SNP_FILTER_SHFT                 0x1b
#define HWIO_APCS_L3U05_HML3_POSCRA_FORCE_SNP_BCAST_BMSK              0x4000000
#define HWIO_APCS_L3U05_HML3_POSCRA_FORCE_SNP_BCAST_SHFT                   0x1a
#define HWIO_APCS_L3U05_HML3_POSCRA_FORCE_BAR_RTY_BMSK                0x2000000
#define HWIO_APCS_L3U05_HML3_POSCRA_FORCE_BAR_RTY_SHFT                     0x19
#define HWIO_APCS_L3U05_HML3_POSCRA_FORCE_RSLT_BCAST_BMSK             0x1000000
#define HWIO_APCS_L3U05_HML3_POSCRA_FORCE_RSLT_BCAST_SHFT                  0x18
#define HWIO_APCS_L3U05_HML3_POSCRA_LCL_RTY_CONDITION_BMSK             0x800000
#define HWIO_APCS_L3U05_HML3_POSCRA_LCL_RTY_CONDITION_SHFT                 0x17
#define HWIO_APCS_L3U05_HML3_POSCRA_NADMBFDSB_BMSK                     0x400000
#define HWIO_APCS_L3U05_HML3_POSCRA_NADMBFDSB_SHFT                         0x16
#define HWIO_APCS_L3U05_HML3_POSCRA_FNSULGC_BMSK                       0x200000
#define HWIO_APCS_L3U05_HML3_POSCRA_FNSULGC_SHFT                           0x15
#define HWIO_APCS_L3U05_HML3_POSCRA_CNV_RTY_GLBL_CNT_BMSK              0x1f0000
#define HWIO_APCS_L3U05_HML3_POSCRA_CNV_RTY_GLBL_CNT_SHFT                  0x10
#define HWIO_APCS_L3U05_HML3_POSCRA_FORCE_LCL_RTY_GLBL_BMSK              0x8000
#define HWIO_APCS_L3U05_HML3_POSCRA_FORCE_LCL_RTY_GLBL_SHFT                 0xf
#define HWIO_APCS_L3U05_HML3_POSCRA_POS_MODE_BMSK                        0x6000
#define HWIO_APCS_L3U05_HML3_POSCRA_POS_MODE_SHFT                           0xd
#define HWIO_APCS_L3U05_HML3_POSCRA_POSQ_OLDEST_MODE_BMSK                 0x800
#define HWIO_APCS_L3U05_HML3_POSCRA_POSQ_OLDEST_MODE_SHFT                   0xb
#define HWIO_APCS_L3U05_HML3_POSCRA_RCQ_OLDEST_MODE_BMSK                  0x400
#define HWIO_APCS_L3U05_HML3_POSCRA_RCQ_OLDEST_MODE_SHFT                    0xa
#define HWIO_APCS_L3U05_HML3_POSCRA_BYP_POSQ_DIS_BMSK                     0x200
#define HWIO_APCS_L3U05_HML3_POSCRA_BYP_POSQ_DIS_SHFT                       0x9
#define HWIO_APCS_L3U05_HML3_POSCRA_BYP_SNPQ_DIS_BMSK                     0x100
#define HWIO_APCS_L3U05_HML3_POSCRA_BYP_SNPQ_DIS_SHFT                       0x8
#define HWIO_APCS_L3U05_HML3_POSCRA_BYP_RCQ_DIS_BMSK                       0x80
#define HWIO_APCS_L3U05_HML3_POSCRA_BYP_RCQ_DIS_SHFT                        0x7
#define HWIO_APCS_L3U05_HML3_POSCRA_MAX_SNOOP_CNT_BMSK                     0x1f
#define HWIO_APCS_L3U05_HML3_POSCRA_MAX_SNOOP_CNT_SHFT                      0x0

#define HWIO_APCS_L3U05_HML3_POSCRB_ADDR                             (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00005024)
#define HWIO_APCS_L3U05_HML3_POSCRB_OFFS                             (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00005024)
#define HWIO_APCS_L3U05_HML3_POSCRB_RMSK                             0xffffffff
#define HWIO_APCS_L3U05_HML3_POSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_POSCRB_ADDR, HWIO_APCS_L3U05_HML3_POSCRB_RMSK)
#define HWIO_APCS_L3U05_HML3_POSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_POSCRB_ADDR, m)
#define HWIO_APCS_L3U05_HML3_POSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_POSCRB_ADDR,v)
#define HWIO_APCS_L3U05_HML3_POSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_POSCRB_ADDR,m,v,HWIO_APCS_L3U05_HML3_POSCRB_IN)
#define HWIO_APCS_L3U05_HML3_POSCRB_PSCBL_BMSK                       0xf0000000
#define HWIO_APCS_L3U05_HML3_POSCRB_PSCBL_SHFT                             0x1c
#define HWIO_APCS_L3U05_HML3_POSCRB_PSCSDLYCR_BMSK                    0xe000000
#define HWIO_APCS_L3U05_HML3_POSCRB_PSCSDLYCR_SHFT                         0x19
#define HWIO_APCS_L3U05_HML3_POSCRB_PSCLIME_BMSK                      0x1000000
#define HWIO_APCS_L3U05_HML3_POSCRB_PSCLIME_SHFT                           0x18
#define HWIO_APCS_L3U05_HML3_POSCRB_PSCSDLYCA_BMSK                     0xc00000
#define HWIO_APCS_L3U05_HML3_POSCRB_PSCSDLYCA_SHFT                         0x16
#define HWIO_APCS_L3U05_HML3_POSCRB_PSBBL_BMSK                         0x3c0000
#define HWIO_APCS_L3U05_HML3_POSCRB_PSBBL_SHFT                             0x12
#define HWIO_APCS_L3U05_HML3_POSCRB_PSBSDLYCR_BMSK                      0x38000
#define HWIO_APCS_L3U05_HML3_POSCRB_PSBSDLYCR_SHFT                          0xf
#define HWIO_APCS_L3U05_HML3_POSCRB_PSBSDLYCA_BMSK                       0x6000
#define HWIO_APCS_L3U05_HML3_POSCRB_PSBSDLYCA_SHFT                          0xd
#define HWIO_APCS_L3U05_HML3_POSCRB_PSABL_BMSK                           0x1e00
#define HWIO_APCS_L3U05_HML3_POSCRB_PSABL_SHFT                              0x9
#define HWIO_APCS_L3U05_HML3_POSCRB_PSASDLYCR_BMSK                        0x1c0
#define HWIO_APCS_L3U05_HML3_POSCRB_PSASDLYCR_SHFT                          0x6
#define HWIO_APCS_L3U05_HML3_POSCRB_PSASDLYCA_BMSK                         0x30
#define HWIO_APCS_L3U05_HML3_POSCRB_PSASDLYCA_SHFT                          0x4
#define HWIO_APCS_L3U05_HML3_POSCRB_PNSDC_BMSK                              0xf
#define HWIO_APCS_L3U05_HML3_POSCRB_PNSDC_SHFT                              0x0

#define HWIO_APCS_L3U05_HML3_POSCRC_ADDR                             (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00007008)
#define HWIO_APCS_L3U05_HML3_POSCRC_OFFS                             (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00007008)
#define HWIO_APCS_L3U05_HML3_POSCRC_RMSK                                   0xff
#define HWIO_APCS_L3U05_HML3_POSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_POSCRC_ADDR, HWIO_APCS_L3U05_HML3_POSCRC_RMSK)
#define HWIO_APCS_L3U05_HML3_POSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_POSCRC_ADDR, m)
#define HWIO_APCS_L3U05_HML3_POSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_POSCRC_ADDR,v)
#define HWIO_APCS_L3U05_HML3_POSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_POSCRC_ADDR,m,v,HWIO_APCS_L3U05_HML3_POSCRC_IN)
#define HWIO_APCS_L3U05_HML3_POSCRC_QB_IV1_EN_BMSK                         0x80
#define HWIO_APCS_L3U05_HML3_POSCRC_QB_IV1_EN_SHFT                          0x7
#define HWIO_APCS_L3U05_HML3_POSCRC_LLBC_IV1_EN_BMSK                       0x40
#define HWIO_APCS_L3U05_HML3_POSCRC_LLBC_IV1_EN_SHFT                        0x6
#define HWIO_APCS_L3U05_HML3_POSCRC_BAR_OP_IV1_EN_BMSK                     0x20
#define HWIO_APCS_L3U05_HML3_POSCRC_BAR_OP_IV1_EN_SHFT                      0x5
#define HWIO_APCS_L3U05_HML3_POSCRC_TLBI_OP_IV1_EN_BMSK                    0x10
#define HWIO_APCS_L3U05_HML3_POSCRC_TLBI_OP_IV1_EN_SHFT                     0x4
#define HWIO_APCS_L3U05_HML3_POSCRC_QB_IV0_EN_BMSK                          0x8
#define HWIO_APCS_L3U05_HML3_POSCRC_QB_IV0_EN_SHFT                          0x3
#define HWIO_APCS_L3U05_HML3_POSCRC_LLBC_IV0_EN_BMSK                        0x4
#define HWIO_APCS_L3U05_HML3_POSCRC_LLBC_IV0_EN_SHFT                        0x2
#define HWIO_APCS_L3U05_HML3_POSCRC_BAR_OP_IV0_EN_BMSK                      0x2
#define HWIO_APCS_L3U05_HML3_POSCRC_BAR_OP_IV0_EN_SHFT                      0x1
#define HWIO_APCS_L3U05_HML3_POSCRC_TLBI_OP_IV0_EN_BMSK                     0x1
#define HWIO_APCS_L3U05_HML3_POSCRC_TLBI_OP_IV0_EN_SHFT                     0x0

#define HWIO_APCS_L3U05_HML3_POSCRD_ADDR                             (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000502c)
#define HWIO_APCS_L3U05_HML3_POSCRD_OFFS                             (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_APCS_L3U05_HML3_POSCRD_RMSK                                  0x7ff
#define HWIO_APCS_L3U05_HML3_POSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_POSCRD_ADDR, HWIO_APCS_L3U05_HML3_POSCRD_RMSK)
#define HWIO_APCS_L3U05_HML3_POSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_POSCRD_ADDR, m)
#define HWIO_APCS_L3U05_HML3_POSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_POSCRD_ADDR,v)
#define HWIO_APCS_L3U05_HML3_POSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_POSCRD_ADDR,m,v,HWIO_APCS_L3U05_HML3_POSCRD_IN)
#define HWIO_APCS_L3U05_HML3_POSCRD_SPBRCM_BMSK                           0x700
#define HWIO_APCS_L3U05_HML3_POSCRD_SPBRCM_SHFT                             0x8
#define HWIO_APCS_L3U05_HML3_POSCRD_XRDAPRP_BMSK                           0xf0
#define HWIO_APCS_L3U05_HML3_POSCRD_XRDAPRP_SHFT                            0x4
#define HWIO_APCS_L3U05_HML3_POSCRD_SPBRAC_BMSK                             0xe
#define HWIO_APCS_L3U05_HML3_POSCRD_SPBRAC_SHFT                             0x1
#define HWIO_APCS_L3U05_HML3_POSCRD_SPBRAD_BMSK                             0x1
#define HWIO_APCS_L3U05_HML3_POSCRD_SPBRAD_SHFT                             0x0

#define HWIO_APCS_L3U05_HML3_PSCRA_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00007040)
#define HWIO_APCS_L3U05_HML3_PSCRA_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00007040)
#define HWIO_APCS_L3U05_HML3_PSCRA_RMSK                                    0xff
#define HWIO_APCS_L3U05_HML3_PSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_PSCRA_ADDR, HWIO_APCS_L3U05_HML3_PSCRA_RMSK)
#define HWIO_APCS_L3U05_HML3_PSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_PSCRA_ADDR, m)
#define HWIO_APCS_L3U05_HML3_PSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_PSCRA_ADDR,v)
#define HWIO_APCS_L3U05_HML3_PSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_PSCRA_ADDR,m,v,HWIO_APCS_L3U05_HML3_PSCRA_IN)
#define HWIO_APCS_L3U05_HML3_PSCRA_SPARE2_BMSK                             0x80
#define HWIO_APCS_L3U05_HML3_PSCRA_SPARE2_SHFT                              0x7
#define HWIO_APCS_L3U05_HML3_PSCRA_DBQRHS_BMSK                             0x40
#define HWIO_APCS_L3U05_HML3_PSCRA_DBQRHS_SHFT                              0x6
#define HWIO_APCS_L3U05_HML3_PSCRA_PL3SLPIIRP_BMSK                         0x20
#define HWIO_APCS_L3U05_HML3_PSCRA_PL3SLPIIRP_SHFT                          0x5
#define HWIO_APCS_L3U05_HML3_PSCRA_EL3SLPREQ_BMSK                          0x10
#define HWIO_APCS_L3U05_HML3_PSCRA_EL3SLPREQ_SHFT                           0x4
#define HWIO_APCS_L3U05_HML3_PSCRA_EL3DCCLKG1_BMSK                          0x8
#define HWIO_APCS_L3U05_HML3_PSCRA_EL3DCCLKG1_SHFT                          0x3
#define HWIO_APCS_L3U05_HML3_PSCRA_EDCGWLLE_BMSK                            0x4
#define HWIO_APCS_L3U05_HML3_PSCRA_EDCGWLLE_SHFT                            0x2
#define HWIO_APCS_L3U05_HML3_PSCRA_EL3DCCLKG0_BMSK                          0x2
#define HWIO_APCS_L3U05_HML3_PSCRA_EL3DCCLKG0_SHFT                          0x1
#define HWIO_APCS_L3U05_HML3_PSCRA_SPARE_BMSK                               0x1
#define HWIO_APCS_L3U05_HML3_PSCRA_SPARE_SHFT                               0x0

#define HWIO_APCS_L3U05_HML3_PSCRB_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00007044)
#define HWIO_APCS_L3U05_HML3_PSCRB_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00007044)
#define HWIO_APCS_L3U05_HML3_PSCRB_RMSK                              0xffffffff
#define HWIO_APCS_L3U05_HML3_PSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_PSCRB_ADDR, HWIO_APCS_L3U05_HML3_PSCRB_RMSK)
#define HWIO_APCS_L3U05_HML3_PSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_PSCRB_ADDR, m)
#define HWIO_APCS_L3U05_HML3_PSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_PSCRB_ADDR,v)
#define HWIO_APCS_L3U05_HML3_PSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_PSCRB_ADDR,m,v,HWIO_APCS_L3U05_HML3_PSCRB_IN)
#define HWIO_APCS_L3U05_HML3_PSCRB_L3_SLPREQ_CNT_BMSK                0xffff0000
#define HWIO_APCS_L3U05_HML3_PSCRB_L3_SLPREQ_CNT_SHFT                      0x10
#define HWIO_APCS_L3U05_HML3_PSCRB_L3_CLKOFF_CNT_BMSK                    0xffff
#define HWIO_APCS_L3U05_HML3_PSCRB_L3_CLKOFF_CNT_SHFT                       0x0

#define HWIO_APCS_L3U05_HML3_PSCRC_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00005038)
#define HWIO_APCS_L3U05_HML3_PSCRC_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00005038)
#define HWIO_APCS_L3U05_HML3_PSCRC_RMSK                              0xffffffff
#define HWIO_APCS_L3U05_HML3_PSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_PSCRC_ADDR, HWIO_APCS_L3U05_HML3_PSCRC_RMSK)
#define HWIO_APCS_L3U05_HML3_PSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_PSCRC_ADDR, m)
#define HWIO_APCS_L3U05_HML3_PSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_PSCRC_ADDR,v)
#define HWIO_APCS_L3U05_HML3_PSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_PSCRC_ADDR,m,v,HWIO_APCS_L3U05_HML3_PSCRC_IN)
#define HWIO_APCS_L3U05_HML3_PSCRC_SPARE_BMSK                        0xfffc0000
#define HWIO_APCS_L3U05_HML3_PSCRC_SPARE_SHFT                              0x12
#define HWIO_APCS_L3U05_HML3_PSCRC_CLKONDCNT_BMSK                       0x3f000
#define HWIO_APCS_L3U05_HML3_PSCRC_CLKONDCNT_SHFT                           0xc
#define HWIO_APCS_L3U05_HML3_PSCRC_SPARE2_BMSK                            0xc00
#define HWIO_APCS_L3U05_HML3_PSCRC_SPARE2_SHFT                              0xa
#define HWIO_APCS_L3U05_HML3_PSCRC_L3WFDCGDCNT_BMSK                       0x3ff
#define HWIO_APCS_L3U05_HML3_PSCRC_L3WFDCGDCNT_SHFT                         0x0

#define HWIO_APCS_L3U05_HML3_PSCRD_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000503c)
#define HWIO_APCS_L3U05_HML3_PSCRD_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_APCS_L3U05_HML3_PSCRD_RMSK                               0x1ff01ff
#define HWIO_APCS_L3U05_HML3_PSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_PSCRD_ADDR, HWIO_APCS_L3U05_HML3_PSCRD_RMSK)
#define HWIO_APCS_L3U05_HML3_PSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_PSCRD_ADDR, m)
#define HWIO_APCS_L3U05_HML3_PSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_PSCRD_ADDR,v)
#define HWIO_APCS_L3U05_HML3_PSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_PSCRD_ADDR,m,v,HWIO_APCS_L3U05_HML3_PSCRD_IN)
#define HWIO_APCS_L3U05_HML3_PSCRD_DATA_REQ_WINDOW_BMSK               0x1800000
#define HWIO_APCS_L3U05_HML3_PSCRD_DATA_REQ_WINDOW_SHFT                    0x17
#define HWIO_APCS_L3U05_HML3_PSCRD_DATA_REQ_LIMIT_BMSK                 0x700000
#define HWIO_APCS_L3U05_HML3_PSCRD_DATA_REQ_LIMIT_SHFT                     0x14
#define HWIO_APCS_L3U05_HML3_PSCRD_DATA_B2BDLY_BMSK                     0xf0000
#define HWIO_APCS_L3U05_HML3_PSCRD_DATA_B2BDLY_SHFT                        0x10
#define HWIO_APCS_L3U05_HML3_PSCRD_POS_REQ_WINDOW_BMSK                    0x180
#define HWIO_APCS_L3U05_HML3_PSCRD_POS_REQ_WINDOW_SHFT                      0x7
#define HWIO_APCS_L3U05_HML3_PSCRD_POS_REQ_LIMIT_BMSK                      0x70
#define HWIO_APCS_L3U05_HML3_PSCRD_POS_REQ_LIMIT_SHFT                       0x4
#define HWIO_APCS_L3U05_HML3_PSCRD_POS_REQ_B2BDLY_BMSK                      0xf
#define HWIO_APCS_L3U05_HML3_PSCRD_POS_REQ_B2BDLY_SHFT                      0x0

#define HWIO_APCS_L3U05_HML3_RSCTL_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000b008)
#define HWIO_APCS_L3U05_HML3_RSCTL_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000b008)
#define HWIO_APCS_L3U05_HML3_RSCTL_RMSK                              0x80000fff
#define HWIO_APCS_L3U05_HML3_RSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_RSCTL_ADDR, HWIO_APCS_L3U05_HML3_RSCTL_RMSK)
#define HWIO_APCS_L3U05_HML3_RSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_RSCTL_ADDR, m)
#define HWIO_APCS_L3U05_HML3_RSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_RSCTL_ADDR,v)
#define HWIO_APCS_L3U05_HML3_RSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_RSCTL_ADDR,m,v,HWIO_APCS_L3U05_HML3_RSCTL_IN)
#define HWIO_APCS_L3U05_HML3_RSCTL_APB_NSBIT_BMSK                    0x80000000
#define HWIO_APCS_L3U05_HML3_RSCTL_APB_NSBIT_SHFT                          0x1f
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG11_BMSK                        0x800
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG11_SHFT                          0xb
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG10_BMSK                        0x400
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG10_SHFT                          0xa
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG9_BMSK                         0x200
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG9_SHFT                           0x9
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG8_BMSK                         0x100
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG8_SHFT                           0x8
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG7_BMSK                          0x80
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG7_SHFT                           0x7
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG6_BMSK                          0x40
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG6_SHFT                           0x6
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG5_BMSK                          0x20
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG5_SHFT                           0x5
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG4_BMSK                          0x10
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG4_SHFT                           0x4
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG3_BMSK                           0x8
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG3_SHFT                           0x3
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG2_BMSK                           0x4
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG2_SHFT                           0x2
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG1_BMSK                           0x2
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG1_SHFT                           0x1
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG0_BMSK                           0x1
#define HWIO_APCS_L3U05_HML3_RSCTL_EN_NS_RG0_SHFT                           0x0

#define HWIO_APCS_L3U05_HML3_SFAEERR0_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003244)
#define HWIO_APCS_L3U05_HML3_SFAEERR0_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003244)
#define HWIO_APCS_L3U05_HML3_SFAEERR0_RMSK                             0xffffff
#define HWIO_APCS_L3U05_HML3_SFAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_SFAEERR0_ADDR, HWIO_APCS_L3U05_HML3_SFAEERR0_RMSK)
#define HWIO_APCS_L3U05_HML3_SFAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_SFAEERR0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_SFAEERR0_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U05_HML3_SFAEERR0_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U05_HML3_SFAEERR1_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003344)
#define HWIO_APCS_L3U05_HML3_SFAEERR1_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003344)
#define HWIO_APCS_L3U05_HML3_SFAEERR1_RMSK                             0xffffff
#define HWIO_APCS_L3U05_HML3_SFAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_SFAEERR1_ADDR, HWIO_APCS_L3U05_HML3_SFAEERR1_RMSK)
#define HWIO_APCS_L3U05_HML3_SFAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_SFAEERR1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_SFAEERR1_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U05_HML3_SFAEERR1_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U05_HML3_SFTCR_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00005050)
#define HWIO_APCS_L3U05_HML3_SFTCR_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00005050)
#define HWIO_APCS_L3U05_HML3_SFTCR_RMSK                                 0xffff3
#define HWIO_APCS_L3U05_HML3_SFTCR_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_SFTCR_ADDR, HWIO_APCS_L3U05_HML3_SFTCR_RMSK)
#define HWIO_APCS_L3U05_HML3_SFTCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_SFTCR_ADDR, m)
#define HWIO_APCS_L3U05_HML3_SFTCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_SFTCR_ADDR,v)
#define HWIO_APCS_L3U05_HML3_SFTCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_SFTCR_ADDR,m,v,HWIO_APCS_L3U05_HML3_SFTCR_IN)
#define HWIO_APCS_L3U05_HML3_SFTCR_DISSFTPF_BMSK                        0x80000
#define HWIO_APCS_L3U05_HML3_SFTCR_DISSFTPF_SHFT                           0x13
#define HWIO_APCS_L3U05_HML3_SFTCR_ISCOQRTY_BMSK                        0x40000
#define HWIO_APCS_L3U05_HML3_SFTCR_ISCOQRTY_SHFT                           0x12
#define HWIO_APCS_L3U05_HML3_SFTCR_L2SUSP_MODE_BMSK                     0x30000
#define HWIO_APCS_L3U05_HML3_SFTCR_L2SUSP_MODE_SHFT                        0x10
#define HWIO_APCS_L3U05_HML3_SFTCR_SPARE_BMSK                            0xc000
#define HWIO_APCS_L3U05_HML3_SFTCR_SPARE_SHFT                               0xe
#define HWIO_APCS_L3U05_HML3_SFTCR_ESMPH_BMSK                            0x2000
#define HWIO_APCS_L3U05_HML3_SFTCR_ESMPH_SHFT                               0xd
#define HWIO_APCS_L3U05_HML3_SFTCR_L3DATA_IF_NS_BMSK                     0x1000
#define HWIO_APCS_L3U05_HML3_SFTCR_L3DATA_IF_NS_SHFT                        0xc
#define HWIO_APCS_L3U05_HML3_SFTCR_INTRV_IF_VLD_BMSK                      0x800
#define HWIO_APCS_L3U05_HML3_SFTCR_INTRV_IF_VLD_SHFT                        0xb
#define HWIO_APCS_L3U05_HML3_SFTCR_DGRTYCQH_BMSK                          0x400
#define HWIO_APCS_L3U05_HML3_SFTCR_DGRTYCQH_SHFT                            0xa
#define HWIO_APCS_L3U05_HML3_SFTCR_EGRTYSSH_BMSK                          0x200
#define HWIO_APCS_L3U05_HML3_SFTCR_EGRTYSSH_SHFT                            0x9
#define HWIO_APCS_L3U05_HML3_SFTCR_DORUWNP_BMSK                           0x100
#define HWIO_APCS_L3U05_HML3_SFTCR_DORUWNP_SHFT                             0x8
#define HWIO_APCS_L3U05_HML3_SFTCR_SNP_TARGET_REQ_BMSK                     0x80
#define HWIO_APCS_L3U05_HML3_SFTCR_SNP_TARGET_REQ_SHFT                      0x7
#define HWIO_APCS_L3U05_HML3_SFTCR_SNP_TARGET_UP_BMSK                      0x40
#define HWIO_APCS_L3U05_HML3_SFTCR_SNP_TARGET_UP_SHFT                       0x6
#define HWIO_APCS_L3U05_HML3_SFTCR_SNP_TARGET_RD_BMSK                      0x20
#define HWIO_APCS_L3U05_HML3_SFTCR_SNP_TARGET_RD_SHFT                       0x5
#define HWIO_APCS_L3U05_HML3_SFTCR_SNP_TARGET_WR_BMSK                      0x10
#define HWIO_APCS_L3U05_HML3_SFTCR_SNP_TARGET_WR_SHFT                       0x4
#define HWIO_APCS_L3U05_HML3_SFTCR_SFT_MODE_BMSK                            0x3
#define HWIO_APCS_L3U05_HML3_SFTCR_SFT_MODE_SHFT                            0x0

#define HWIO_APCS_L3U05_HML3_SFTPGC0_ADDR                            (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00005254)
#define HWIO_APCS_L3U05_HML3_SFTPGC0_OFFS                            (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00005254)
#define HWIO_APCS_L3U05_HML3_SFTPGC0_RMSK                                 0x707
#define HWIO_APCS_L3U05_HML3_SFTPGC0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_SFTPGC0_ADDR, HWIO_APCS_L3U05_HML3_SFTPGC0_RMSK)
#define HWIO_APCS_L3U05_HML3_SFTPGC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_SFTPGC0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_SFTPGC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_SFTPGC0_ADDR,v)
#define HWIO_APCS_L3U05_HML3_SFTPGC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_SFTPGC0_ADDR,m,v,HWIO_APCS_L3U05_HML3_SFTPGC0_IN)
#define HWIO_APCS_L3U05_HML3_SFTPGC0_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U05_HML3_SFTPGC0_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U05_HML3_SFTPGC0_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U05_HML3_SFTPGC0_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U05_HML3_SFTPGC0_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U05_HML3_SFTPGC0_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U05_HML3_SFTPGC1_ADDR                            (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00005354)
#define HWIO_APCS_L3U05_HML3_SFTPGC1_OFFS                            (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00005354)
#define HWIO_APCS_L3U05_HML3_SFTPGC1_RMSK                                 0x707
#define HWIO_APCS_L3U05_HML3_SFTPGC1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_SFTPGC1_ADDR, HWIO_APCS_L3U05_HML3_SFTPGC1_RMSK)
#define HWIO_APCS_L3U05_HML3_SFTPGC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_SFTPGC1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_SFTPGC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_SFTPGC1_ADDR,v)
#define HWIO_APCS_L3U05_HML3_SFTPGC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_SFTPGC1_ADDR,m,v,HWIO_APCS_L3U05_HML3_SFTPGC1_IN)
#define HWIO_APCS_L3U05_HML3_SFTPGC1_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U05_HML3_SFTPGC1_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U05_HML3_SFTPGC1_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U05_HML3_SFTPGC1_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U05_HML3_SFTPGC1_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U05_HML3_SFTPGC1_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U05_HML3_TAEERR0_ADDR                            (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003240)
#define HWIO_APCS_L3U05_HML3_TAEERR0_OFFS                            (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003240)
#define HWIO_APCS_L3U05_HML3_TAEERR0_RMSK                            0xc00003ff
#define HWIO_APCS_L3U05_HML3_TAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_TAEERR0_ADDR, HWIO_APCS_L3U05_HML3_TAEERR0_RMSK)
#define HWIO_APCS_L3U05_HML3_TAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_TAEERR0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_TAEERR0_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U05_HML3_TAEERR0_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U05_HML3_TAEERR0_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U05_HML3_TAEERR0_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U05_HML3_TAEERR1_ADDR                            (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00003340)
#define HWIO_APCS_L3U05_HML3_TAEERR1_OFFS                            (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00003340)
#define HWIO_APCS_L3U05_HML3_TAEERR1_RMSK                            0xc00003ff
#define HWIO_APCS_L3U05_HML3_TAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_TAEERR1_ADDR, HWIO_APCS_L3U05_HML3_TAEERR1_RMSK)
#define HWIO_APCS_L3U05_HML3_TAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_TAEERR1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_TAEERR1_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U05_HML3_TAEERR1_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U05_HML3_TAEERR1_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U05_HML3_TAEERR1_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U05_HML3_WDCR0_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00006208)
#define HWIO_APCS_L3U05_HML3_WDCR0_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00006208)
#define HWIO_APCS_L3U05_HML3_WDCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U05_HML3_WDCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_WDCR0_ADDR, HWIO_APCS_L3U05_HML3_WDCR0_RMSK)
#define HWIO_APCS_L3U05_HML3_WDCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_WDCR0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_WDCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_WDCR0_ADDR,v)
#define HWIO_APCS_L3U05_HML3_WDCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_WDCR0_ADDR,m,v,HWIO_APCS_L3U05_HML3_WDCR0_IN)
#define HWIO_APCS_L3U05_HML3_WDCR0_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U05_HML3_WDCR0_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U05_HML3_WDCR1_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00006308)
#define HWIO_APCS_L3U05_HML3_WDCR1_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00006308)
#define HWIO_APCS_L3U05_HML3_WDCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U05_HML3_WDCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_WDCR1_ADDR, HWIO_APCS_L3U05_HML3_WDCR1_RMSK)
#define HWIO_APCS_L3U05_HML3_WDCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_WDCR1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_WDCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_WDCR1_ADDR,v)
#define HWIO_APCS_L3U05_HML3_WDCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_WDCR1_ADDR,m,v,HWIO_APCS_L3U05_HML3_WDCR1_IN)
#define HWIO_APCS_L3U05_HML3_WDCR1_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U05_HML3_WDCR1_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U05_HML3_WMCR0_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000620c)
#define HWIO_APCS_L3U05_HML3_WMCR0_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000620c)
#define HWIO_APCS_L3U05_HML3_WMCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U05_HML3_WMCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_WMCR0_ADDR, HWIO_APCS_L3U05_HML3_WMCR0_RMSK)
#define HWIO_APCS_L3U05_HML3_WMCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_WMCR0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_WMCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_WMCR0_ADDR,v)
#define HWIO_APCS_L3U05_HML3_WMCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_WMCR0_ADDR,m,v,HWIO_APCS_L3U05_HML3_WMCR0_IN)
#define HWIO_APCS_L3U05_HML3_WMCR0_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U05_HML3_WMCR0_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U05_HML3_WMCR1_ADDR                              (APCS_L3U05_HML3_CFG_REG_BASE      + 0x0000630c)
#define HWIO_APCS_L3U05_HML3_WMCR1_OFFS                              (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x0000630c)
#define HWIO_APCS_L3U05_HML3_WMCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U05_HML3_WMCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_WMCR1_ADDR, HWIO_APCS_L3U05_HML3_WMCR1_RMSK)
#define HWIO_APCS_L3U05_HML3_WMCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_WMCR1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_WMCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_WMCR1_ADDR,v)
#define HWIO_APCS_L3U05_HML3_WMCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_WMCR1_ADDR,m,v,HWIO_APCS_L3U05_HML3_WMCR1_IN)
#define HWIO_APCS_L3U05_HML3_WMCR1_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U05_HML3_WMCR1_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U05_HML3_TCMAACA0_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00002200)
#define HWIO_APCS_L3U05_HML3_TCMAACA0_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00002200)
#define HWIO_APCS_L3U05_HML3_TCMAACA0_RMSK                           0xff000000
#define HWIO_APCS_L3U05_HML3_TCMAACA0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_TCMAACA0_ADDR, HWIO_APCS_L3U05_HML3_TCMAACA0_RMSK)
#define HWIO_APCS_L3U05_HML3_TCMAACA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_TCMAACA0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_TCMAACA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_TCMAACA0_ADDR,v)
#define HWIO_APCS_L3U05_HML3_TCMAACA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_TCMAACA0_ADDR,m,v,HWIO_APCS_L3U05_HML3_TCMAACA0_IN)
#define HWIO_APCS_L3U05_HML3_TCMAACA0_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U05_HML3_TCMAACA0_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U05_HML3_TCMAACA0_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U05_HML3_TCMAACA0_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U05_HML3_TCMAACB0_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00002204)
#define HWIO_APCS_L3U05_HML3_TCMAACB0_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00002204)
#define HWIO_APCS_L3U05_HML3_TCMAACB0_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U05_HML3_TCMAACB0_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_TCMAACB0_ADDR, HWIO_APCS_L3U05_HML3_TCMAACB0_RMSK)
#define HWIO_APCS_L3U05_HML3_TCMAACB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_TCMAACB0_ADDR, m)
#define HWIO_APCS_L3U05_HML3_TCMAACB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_TCMAACB0_ADDR,v)
#define HWIO_APCS_L3U05_HML3_TCMAACB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_TCMAACB0_ADDR,m,v,HWIO_APCS_L3U05_HML3_TCMAACB0_IN)
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U05_HML3_TCMAACB0_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U05_HML3_TCMAACA1_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00002300)
#define HWIO_APCS_L3U05_HML3_TCMAACA1_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00002300)
#define HWIO_APCS_L3U05_HML3_TCMAACA1_RMSK                           0xff000000
#define HWIO_APCS_L3U05_HML3_TCMAACA1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_TCMAACA1_ADDR, HWIO_APCS_L3U05_HML3_TCMAACA1_RMSK)
#define HWIO_APCS_L3U05_HML3_TCMAACA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_TCMAACA1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_TCMAACA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_TCMAACA1_ADDR,v)
#define HWIO_APCS_L3U05_HML3_TCMAACA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_TCMAACA1_ADDR,m,v,HWIO_APCS_L3U05_HML3_TCMAACA1_IN)
#define HWIO_APCS_L3U05_HML3_TCMAACA1_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U05_HML3_TCMAACA1_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U05_HML3_TCMAACA1_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U05_HML3_TCMAACA1_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U05_HML3_TCMAACB1_ADDR                           (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00002304)
#define HWIO_APCS_L3U05_HML3_TCMAACB1_OFFS                           (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00002304)
#define HWIO_APCS_L3U05_HML3_TCMAACB1_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U05_HML3_TCMAACB1_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_TCMAACB1_ADDR, HWIO_APCS_L3U05_HML3_TCMAACB1_RMSK)
#define HWIO_APCS_L3U05_HML3_TCMAACB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_TCMAACB1_ADDR, m)
#define HWIO_APCS_L3U05_HML3_TCMAACB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_TCMAACB1_ADDR,v)
#define HWIO_APCS_L3U05_HML3_TCMAACB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_TCMAACB1_ADDR,m,v,HWIO_APCS_L3U05_HML3_TCMAACB1_IN)
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U05_HML3_TCMAACB1_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U05_HML3_QBCR_ADDR                               (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00007070)
#define HWIO_APCS_L3U05_HML3_QBCR_OFFS                               (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00007070)
#define HWIO_APCS_L3U05_HML3_QBCR_RMSK                               0xc003ffff
#define HWIO_APCS_L3U05_HML3_QBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_QBCR_ADDR, HWIO_APCS_L3U05_HML3_QBCR_RMSK)
#define HWIO_APCS_L3U05_HML3_QBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_QBCR_ADDR, m)
#define HWIO_APCS_L3U05_HML3_QBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_QBCR_ADDR,v)
#define HWIO_APCS_L3U05_HML3_QBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_QBCR_ADDR,m,v,HWIO_APCS_L3U05_HML3_QBCR_IN)
#define HWIO_APCS_L3U05_HML3_QBCR_QB_TTAG_BMSK                       0xc0000000
#define HWIO_APCS_L3U05_HML3_QBCR_QB_TTAG_SHFT                             0x1e
#define HWIO_APCS_L3U05_HML3_QBCR_BOQ_QB_THRES_BMSK                     0x30000
#define HWIO_APCS_L3U05_HML3_QBCR_BOQ_QB_THRES_SHFT                        0x10
#define HWIO_APCS_L3U05_HML3_QBCR_QOSBEACON_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U05_HML3_QBCR_QOSBEACON_DLY_SHFT                        0x0

#define HWIO_APCS_L3U05_HML3_QCCMCR_ADDR                             (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00004050)
#define HWIO_APCS_L3U05_HML3_QCCMCR_OFFS                             (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00004050)
#define HWIO_APCS_L3U05_HML3_QCCMCR_RMSK                                    0x3
#define HWIO_APCS_L3U05_HML3_QCCMCR_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_QCCMCR_ADDR, HWIO_APCS_L3U05_HML3_QCCMCR_RMSK)
#define HWIO_APCS_L3U05_HML3_QCCMCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_QCCMCR_ADDR, m)
#define HWIO_APCS_L3U05_HML3_QCCMCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_QCCMCR_ADDR,v)
#define HWIO_APCS_L3U05_HML3_QCCMCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_QCCMCR_ADDR,m,v,HWIO_APCS_L3U05_HML3_QCCMCR_IN)
#define HWIO_APCS_L3U05_HML3_QCCMCR_CCMC_SS_BMSK                            0x2
#define HWIO_APCS_L3U05_HML3_QCCMCR_CCMC_SS_SHFT                            0x1
#define HWIO_APCS_L3U05_HML3_QCCMCR_DSBL_CCMC_BMSK                          0x1
#define HWIO_APCS_L3U05_HML3_QCCMCR_DSBL_CCMC_SHFT                          0x0

#define HWIO_APCS_L3U05_HML3_QCCECR_ADDR                             (APCS_L3U05_HML3_CFG_REG_BASE      + 0x00004060)
#define HWIO_APCS_L3U05_HML3_QCCECR_OFFS                             (APCS_L3U05_HML3_CFG_REG_BASE_OFFS + 0x00004060)
#define HWIO_APCS_L3U05_HML3_QCCECR_RMSK                                    0x3
#define HWIO_APCS_L3U05_HML3_QCCECR_IN          \
        in_dword_masked(HWIO_APCS_L3U05_HML3_QCCECR_ADDR, HWIO_APCS_L3U05_HML3_QCCECR_RMSK)
#define HWIO_APCS_L3U05_HML3_QCCECR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U05_HML3_QCCECR_ADDR, m)
#define HWIO_APCS_L3U05_HML3_QCCECR_OUT(v)      \
        out_dword(HWIO_APCS_L3U05_HML3_QCCECR_ADDR,v)
#define HWIO_APCS_L3U05_HML3_QCCECR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U05_HML3_QCCECR_ADDR,m,v,HWIO_APCS_L3U05_HML3_QCCECR_IN)
#define HWIO_APCS_L3U05_HML3_QCCECR_UNIFIED_CCEW_BMSK                       0x2
#define HWIO_APCS_L3U05_HML3_QCCECR_UNIFIED_CCEW_SHFT                       0x1
#define HWIO_APCS_L3U05_HML3_QCCECR_DSBL_CCE_BMSK                           0x1
#define HWIO_APCS_L3U05_HML3_QCCECR_DSBL_CCE_SHFT                           0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U06_HML3_CFG
 *--------------------------------------------------------------------------*/

#define APCS_L3U06_HML3_CFG_REG_BASE                                 (HMSS_QLL_BASE      + 0x00b90000)
#define APCS_L3U06_HML3_CFG_REG_BASE_OFFS                            0x00b90000

#define HWIO_APCS_L3U06_HML3_ARYCA_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00005110)
#define HWIO_APCS_L3U06_HML3_ARYCA_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00005110)
#define HWIO_APCS_L3U06_HML3_ARYCA_RMSK                              0xffffffff
#define HWIO_APCS_L3U06_HML3_ARYCA_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_ARYCA_ADDR, HWIO_APCS_L3U06_HML3_ARYCA_RMSK)
#define HWIO_APCS_L3U06_HML3_ARYCA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_ARYCA_ADDR, m)
#define HWIO_APCS_L3U06_HML3_ARYCA_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_ARYCA_ADDR,v)
#define HWIO_APCS_L3U06_HML3_ARYCA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_ARYCA_ADDR,m,v,HWIO_APCS_L3U06_HML3_ARYCA_IN)
#define HWIO_APCS_L3U06_HML3_ARYCA_DPWCALT_BMSK                      0xff000000
#define HWIO_APCS_L3U06_HML3_ARYCA_DPWCALT_SHFT                            0x18
#define HWIO_APCS_L3U06_HML3_ARYCA_DPWCDFLT_BMSK                       0xff0000
#define HWIO_APCS_L3U06_HML3_ARYCA_DPWCDFLT_SHFT                           0x10
#define HWIO_APCS_L3U06_HML3_ARYCA_DPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U06_HML3_ARYCA_DPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U06_HML3_ARYCA_DPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U06_HML3_ARYCA_DPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U06_HML3_ARYCB_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00005114)
#define HWIO_APCS_L3U06_HML3_ARYCB_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00005114)
#define HWIO_APCS_L3U06_HML3_ARYCB_RMSK                              0xffffffff
#define HWIO_APCS_L3U06_HML3_ARYCB_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_ARYCB_ADDR, HWIO_APCS_L3U06_HML3_ARYCB_RMSK)
#define HWIO_APCS_L3U06_HML3_ARYCB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_ARYCB_ADDR, m)
#define HWIO_APCS_L3U06_HML3_ARYCB_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_ARYCB_ADDR,v)
#define HWIO_APCS_L3U06_HML3_ARYCB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_ARYCB_ADDR,m,v,HWIO_APCS_L3U06_HML3_ARYCB_IN)
#define HWIO_APCS_L3U06_HML3_ARYCB_APAUSEDLY_BMSK                    0xff000000
#define HWIO_APCS_L3U06_HML3_ARYCB_APAUSEDLY_SHFT                          0x18
#define HWIO_APCS_L3U06_HML3_ARYCB_DPRAALT_BMSK                        0xf00000
#define HWIO_APCS_L3U06_HML3_ARYCB_DPRAALT_SHFT                            0x14
#define HWIO_APCS_L3U06_HML3_ARYCB_DPRADFLT_BMSK                        0xf0000
#define HWIO_APCS_L3U06_HML3_ARYCB_DPRADFLT_SHFT                           0x10
#define HWIO_APCS_L3U06_HML3_ARYCB_TPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U06_HML3_ARYCB_TPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U06_HML3_ARYCB_TPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U06_HML3_ARYCB_TPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U06_HML3_ARYCC_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00005118)
#define HWIO_APCS_L3U06_HML3_ARYCC_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00005118)
#define HWIO_APCS_L3U06_HML3_ARYCC_RMSK                                     0x7
#define HWIO_APCS_L3U06_HML3_ARYCC_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_ARYCC_ADDR, HWIO_APCS_L3U06_HML3_ARYCC_RMSK)
#define HWIO_APCS_L3U06_HML3_ARYCC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_ARYCC_ADDR, m)
#define HWIO_APCS_L3U06_HML3_ARYCC_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_ARYCC_ADDR,v)
#define HWIO_APCS_L3U06_HML3_ARYCC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_ARYCC_ADDR,m,v,HWIO_APCS_L3U06_HML3_ARYCC_IN)
#define HWIO_APCS_L3U06_HML3_ARYCC_DALARY_BMSK                              0x7
#define HWIO_APCS_L3U06_HML3_ARYCC_DALARY_SHFT                              0x0

#define HWIO_APCS_L3U06_HML3_ASTCA0_ADDR                             (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00006210)
#define HWIO_APCS_L3U06_HML3_ASTCA0_OFFS                             (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00006210)
#define HWIO_APCS_L3U06_HML3_ASTCA0_RMSK                             0xffffffff
#define HWIO_APCS_L3U06_HML3_ASTCA0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_ASTCA0_ADDR, HWIO_APCS_L3U06_HML3_ASTCA0_RMSK)
#define HWIO_APCS_L3U06_HML3_ASTCA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_ASTCA0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_ASTCA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_ASTCA0_ADDR,v)
#define HWIO_APCS_L3U06_HML3_ASTCA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_ASTCA0_ADDR,m,v,HWIO_APCS_L3U06_HML3_ASTCA0_IN)
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U06_HML3_ASTCA0_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U06_HML3_ASTCA0_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U06_HML3_ASTCA0_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U06_HML3_ASTCA0_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U06_HML3_ASTCA0_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U06_HML3_ASTCA0_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U06_HML3_ASTCA0_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U06_HML3_ASTCA0_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U06_HML3_ASTCA0_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U06_HML3_ASTCA1_ADDR                             (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00006310)
#define HWIO_APCS_L3U06_HML3_ASTCA1_OFFS                             (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00006310)
#define HWIO_APCS_L3U06_HML3_ASTCA1_RMSK                             0xffffffff
#define HWIO_APCS_L3U06_HML3_ASTCA1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_ASTCA1_ADDR, HWIO_APCS_L3U06_HML3_ASTCA1_RMSK)
#define HWIO_APCS_L3U06_HML3_ASTCA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_ASTCA1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_ASTCA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_ASTCA1_ADDR,v)
#define HWIO_APCS_L3U06_HML3_ASTCA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_ASTCA1_ADDR,m,v,HWIO_APCS_L3U06_HML3_ASTCA1_IN)
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U06_HML3_ASTCA1_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U06_HML3_ASTCA1_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U06_HML3_ASTCA1_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U06_HML3_ASTCA1_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U06_HML3_ASTCA1_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U06_HML3_ASTCA1_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U06_HML3_ASTCA1_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U06_HML3_ASTCA1_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U06_HML3_ASTCA1_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U06_HML3_ASTCB0_ADDR                             (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00006214)
#define HWIO_APCS_L3U06_HML3_ASTCB0_OFFS                             (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00006214)
#define HWIO_APCS_L3U06_HML3_ASTCB0_RMSK                                  0xfff
#define HWIO_APCS_L3U06_HML3_ASTCB0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_ASTCB0_ADDR, HWIO_APCS_L3U06_HML3_ASTCB0_RMSK)
#define HWIO_APCS_L3U06_HML3_ASTCB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_ASTCB0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_ASTCB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_ASTCB0_ADDR,v)
#define HWIO_APCS_L3U06_HML3_ASTCB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_ASTCB0_ADDR,m,v,HWIO_APCS_L3U06_HML3_ASTCB0_IN)
#define HWIO_APCS_L3U06_HML3_ASTCB0_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U06_HML3_ASTCB0_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U06_HML3_ASTCB1_ADDR                             (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00006314)
#define HWIO_APCS_L3U06_HML3_ASTCB1_OFFS                             (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00006314)
#define HWIO_APCS_L3U06_HML3_ASTCB1_RMSK                                  0xfff
#define HWIO_APCS_L3U06_HML3_ASTCB1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_ASTCB1_ADDR, HWIO_APCS_L3U06_HML3_ASTCB1_RMSK)
#define HWIO_APCS_L3U06_HML3_ASTCB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_ASTCB1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_ASTCB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_ASTCB1_ADDR,v)
#define HWIO_APCS_L3U06_HML3_ASTCB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_ASTCB1_ADDR,m,v,HWIO_APCS_L3U06_HML3_ASTCB1_IN)
#define HWIO_APCS_L3U06_HML3_ASTCB1_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U06_HML3_ASTCB1_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U06_HML3_CJSCTL_ADDR                             (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000a000)
#define HWIO_APCS_L3U06_HML3_CJSCTL_OFFS                             (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_APCS_L3U06_HML3_CJSCTL_RMSK                              0x73fff7f
#define HWIO_APCS_L3U06_HML3_CJSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CJSCTL_ADDR, HWIO_APCS_L3U06_HML3_CJSCTL_RMSK)
#define HWIO_APCS_L3U06_HML3_CJSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CJSCTL_ADDR, m)
#define HWIO_APCS_L3U06_HML3_CJSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_CJSCTL_ADDR,v)
#define HWIO_APCS_L3U06_HML3_CJSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_CJSCTL_ADDR,m,v,HWIO_APCS_L3U06_HML3_CJSCTL_IN)
#define HWIO_APCS_L3U06_HML3_CJSCTL_JTR_STOP_CNT_BMSK                 0x7000000
#define HWIO_APCS_L3U06_HML3_CJSCTL_JTR_STOP_CNT_SHFT                      0x18
#define HWIO_APCS_L3U06_HML3_CJSCTL_JTR_TRIG_CNT_BMSK                  0x3fff00
#define HWIO_APCS_L3U06_HML3_CJSCTL_JTR_TRIG_CNT_SHFT                       0x8
#define HWIO_APCS_L3U06_HML3_CJSCTL_JTR_STOP_MODE_BMSK                     0x60
#define HWIO_APCS_L3U06_HML3_CJSCTL_JTR_STOP_MODE_SHFT                      0x5
#define HWIO_APCS_L3U06_HML3_CJSCTL_JTR_RETAIN_BMSK                        0x10
#define HWIO_APCS_L3U06_HML3_CJSCTL_JTR_RETAIN_SHFT                         0x4
#define HWIO_APCS_L3U06_HML3_CJSCTL_JTR_STRT_MODE_BMSK                      0xc
#define HWIO_APCS_L3U06_HML3_CJSCTL_JTR_STRT_MODE_SHFT                      0x2
#define HWIO_APCS_L3U06_HML3_CJSCTL_JTR_SENS_RST_BMSK                       0x2
#define HWIO_APCS_L3U06_HML3_CJSCTL_JTR_SENS_RST_SHFT                       0x1
#define HWIO_APCS_L3U06_HML3_CJSCTL_JTR_SENS_EN_BMSK                        0x1
#define HWIO_APCS_L3U06_HML3_CJSCTL_JTR_SENS_EN_SHFT                        0x0

#define HWIO_APCS_L3U06_HML3_CJSD0_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000a008)
#define HWIO_APCS_L3U06_HML3_CJSD0_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_APCS_L3U06_HML3_CJSD0_RMSK                              0xffffffff
#define HWIO_APCS_L3U06_HML3_CJSD0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CJSD0_ADDR, HWIO_APCS_L3U06_HML3_CJSD0_RMSK)
#define HWIO_APCS_L3U06_HML3_CJSD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CJSD0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_CJSD0_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U06_HML3_CJSD0_DATA_SHFT                                0x0

#define HWIO_APCS_L3U06_HML3_CJSD1_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000a00c)
#define HWIO_APCS_L3U06_HML3_CJSD1_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_APCS_L3U06_HML3_CJSD1_RMSK                              0xffffffff
#define HWIO_APCS_L3U06_HML3_CJSD1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CJSD1_ADDR, HWIO_APCS_L3U06_HML3_CJSD1_RMSK)
#define HWIO_APCS_L3U06_HML3_CJSD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CJSD1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_CJSD1_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U06_HML3_CJSD1_DATA_SHFT                                0x0

#define HWIO_APCS_L3U06_HML3_CJSD2_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000a010)
#define HWIO_APCS_L3U06_HML3_CJSD2_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_APCS_L3U06_HML3_CJSD2_RMSK                              0xffffffff
#define HWIO_APCS_L3U06_HML3_CJSD2_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CJSD2_ADDR, HWIO_APCS_L3U06_HML3_CJSD2_RMSK)
#define HWIO_APCS_L3U06_HML3_CJSD2_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CJSD2_ADDR, m)
#define HWIO_APCS_L3U06_HML3_CJSD2_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U06_HML3_CJSD2_DATA_SHFT                                0x0

#define HWIO_APCS_L3U06_HML3_CJSD3_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000a014)
#define HWIO_APCS_L3U06_HML3_CJSD3_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_APCS_L3U06_HML3_CJSD3_RMSK                              0xffffffff
#define HWIO_APCS_L3U06_HML3_CJSD3_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CJSD3_ADDR, HWIO_APCS_L3U06_HML3_CJSD3_RMSK)
#define HWIO_APCS_L3U06_HML3_CJSD3_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CJSD3_ADDR, m)
#define HWIO_APCS_L3U06_HML3_CJSD3_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U06_HML3_CJSD3_DATA_SHFT                                0x0

#define HWIO_APCS_L3U06_HML3_CJSD4_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000a018)
#define HWIO_APCS_L3U06_HML3_CJSD4_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000a018)
#define HWIO_APCS_L3U06_HML3_CJSD4_RMSK                              0xffffffff
#define HWIO_APCS_L3U06_HML3_CJSD4_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CJSD4_ADDR, HWIO_APCS_L3U06_HML3_CJSD4_RMSK)
#define HWIO_APCS_L3U06_HML3_CJSD4_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CJSD4_ADDR, m)
#define HWIO_APCS_L3U06_HML3_CJSD4_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U06_HML3_CJSD4_DATA_SHFT                                0x0

#define HWIO_APCS_L3U06_HML3_CJSD5_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000a01c)
#define HWIO_APCS_L3U06_HML3_CJSD5_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000a01c)
#define HWIO_APCS_L3U06_HML3_CJSD5_RMSK                              0xffffffff
#define HWIO_APCS_L3U06_HML3_CJSD5_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CJSD5_ADDR, HWIO_APCS_L3U06_HML3_CJSD5_RMSK)
#define HWIO_APCS_L3U06_HML3_CJSD5_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CJSD5_ADDR, m)
#define HWIO_APCS_L3U06_HML3_CJSD5_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U06_HML3_CJSD5_DATA_SHFT                                0x0

#define HWIO_APCS_L3U06_HML3_CR0_ADDR                                (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00005200)
#define HWIO_APCS_L3U06_HML3_CR0_OFFS                                (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00005200)
#define HWIO_APCS_L3U06_HML3_CR0_RMSK                                      0x1f
#define HWIO_APCS_L3U06_HML3_CR0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CR0_ADDR, HWIO_APCS_L3U06_HML3_CR0_RMSK)
#define HWIO_APCS_L3U06_HML3_CR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CR0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_CR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_CR0_ADDR,v)
#define HWIO_APCS_L3U06_HML3_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_CR0_ADDR,m,v,HWIO_APCS_L3U06_HML3_CR0_IN)
#define HWIO_APCS_L3U06_HML3_CR0_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U06_HML3_CR0_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U06_HML3_CR0_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U06_HML3_CR0_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U06_HML3_CR0_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U06_HML3_CR0_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U06_HML3_CR0_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U06_HML3_CR0_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U06_HML3_CR0_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U06_HML3_CR0_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U06_HML3_CR1_ADDR                                (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00005300)
#define HWIO_APCS_L3U06_HML3_CR1_OFFS                                (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00005300)
#define HWIO_APCS_L3U06_HML3_CR1_RMSK                                      0x1f
#define HWIO_APCS_L3U06_HML3_CR1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CR1_ADDR, HWIO_APCS_L3U06_HML3_CR1_RMSK)
#define HWIO_APCS_L3U06_HML3_CR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CR1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_CR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_CR1_ADDR,v)
#define HWIO_APCS_L3U06_HML3_CR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_CR1_ADDR,m,v,HWIO_APCS_L3U06_HML3_CR1_IN)
#define HWIO_APCS_L3U06_HML3_CR1_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U06_HML3_CR1_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U06_HML3_CR1_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U06_HML3_CR1_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U06_HML3_CR1_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U06_HML3_CR1_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U06_HML3_CR1_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U06_HML3_CR1_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U06_HML3_CR1_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U06_HML3_CR1_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U06_HML3_CRA_ADDR                                (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00007020)
#define HWIO_APCS_L3U06_HML3_CRA_OFFS                                (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00007020)
#define HWIO_APCS_L3U06_HML3_CRA_RMSK                                0xffffc03d
#define HWIO_APCS_L3U06_HML3_CRA_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CRA_ADDR, HWIO_APCS_L3U06_HML3_CRA_RMSK)
#define HWIO_APCS_L3U06_HML3_CRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CRA_ADDR, m)
#define HWIO_APCS_L3U06_HML3_CRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_CRA_ADDR,v)
#define HWIO_APCS_L3U06_HML3_CRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_CRA_ADDR,m,v,HWIO_APCS_L3U06_HML3_CRA_IN)
#define HWIO_APCS_L3U06_HML3_CRA_SPARE_BMSK                          0xe0000000
#define HWIO_APCS_L3U06_HML3_CRA_SPARE_SHFT                                0x1d
#define HWIO_APCS_L3U06_HML3_CRA_QID_ECC_BMSK                        0x10000000
#define HWIO_APCS_L3U06_HML3_CRA_QID_ECC_SHFT                              0x1c
#define HWIO_APCS_L3U06_HML3_CRA_QID_CE_SEQ_BMSK                      0x8000000
#define HWIO_APCS_L3U06_HML3_CRA_QID_CE_SEQ_SHFT                           0x1b
#define HWIO_APCS_L3U06_HML3_CRA_RD_SNP_RD_TIME_BMSK                  0x4000000
#define HWIO_APCS_L3U06_HML3_CRA_RD_SNP_RD_TIME_SHFT                       0x1a
#define HWIO_APCS_L3U06_HML3_CRA_FAPSHA_BMSK                          0x2000000
#define HWIO_APCS_L3U06_HML3_CRA_FAPSHA_SHFT                               0x19
#define HWIO_APCS_L3U06_HML3_CRA_BLOCK_TUE_BMSK                       0x1000000
#define HWIO_APCS_L3U06_HML3_CRA_BLOCK_TUE_SHFT                            0x18
#define HWIO_APCS_L3U06_HML3_CRA_SFT_CE_SEQ_BMSK                       0x800000
#define HWIO_APCS_L3U06_HML3_CRA_SFT_CE_SEQ_SHFT                           0x17
#define HWIO_APCS_L3U06_HML3_CRA_DCH_INV0_BMSK                         0x400000
#define HWIO_APCS_L3U06_HML3_CRA_DCH_INV0_SHFT                             0x16
#define HWIO_APCS_L3U06_HML3_CRA_DCH_INV1_BMSK                         0x200000
#define HWIO_APCS_L3U06_HML3_CRA_DCH_INV1_SHFT                             0x15
#define HWIO_APCS_L3U06_HML3_CRA_DETC_BMSK                             0x100000
#define HWIO_APCS_L3U06_HML3_CRA_DETC_SHFT                                 0x14
#define HWIO_APCS_L3U06_HML3_CRA_AMVSMC_BMSK                            0x80000
#define HWIO_APCS_L3U06_HML3_CRA_AMVSMC_SHFT                               0x13
#define HWIO_APCS_L3U06_HML3_CRA_DCIALL_SFT_BMSK                        0x40000
#define HWIO_APCS_L3U06_HML3_CRA_DCIALL_SFT_SHFT                           0x12
#define HWIO_APCS_L3U06_HML3_CRA_TAG_ECC_BMSK                           0x20000
#define HWIO_APCS_L3U06_HML3_CRA_TAG_ECC_SHFT                              0x11
#define HWIO_APCS_L3U06_HML3_CRA_TAG_CE_SEQ_BMSK                        0x10000
#define HWIO_APCS_L3U06_HML3_CRA_TAG_CE_SEQ_SHFT                           0x10
#define HWIO_APCS_L3U06_HML3_CRA_DATA_ECC_BMSK                           0x8000
#define HWIO_APCS_L3U06_HML3_CRA_DATA_ECC_SHFT                              0xf
#define HWIO_APCS_L3U06_HML3_CRA_ENFGECCDAT_BMSK                         0x4000
#define HWIO_APCS_L3U06_HML3_CRA_ENFGECCDAT_SHFT                            0xe
#define HWIO_APCS_L3U06_HML3_CRA_CO_REQ_TIME_BMSK                          0x30
#define HWIO_APCS_L3U06_HML3_CRA_CO_REQ_TIME_SHFT                           0x4
#define HWIO_APCS_L3U06_HML3_CRA_WR_MISS_RD_TIME_BMSK                       0x8
#define HWIO_APCS_L3U06_HML3_CRA_WR_MISS_RD_TIME_SHFT                       0x3
#define HWIO_APCS_L3U06_HML3_CRA_RD_MISS_RD_TIME_BMSK                       0x4
#define HWIO_APCS_L3U06_HML3_CRA_RD_MISS_RD_TIME_SHFT                       0x2
#define HWIO_APCS_L3U06_HML3_CRA_EARLY_RD_BMSK                              0x1
#define HWIO_APCS_L3U06_HML3_CRA_EARLY_RD_SHFT                              0x0

#define HWIO_APCS_L3U06_HML3_CRB_ADDR                                (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00007024)
#define HWIO_APCS_L3U06_HML3_CRB_OFFS                                (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00007024)
#define HWIO_APCS_L3U06_HML3_CRB_RMSK                                    0xffe0
#define HWIO_APCS_L3U06_HML3_CRB_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CRB_ADDR, HWIO_APCS_L3U06_HML3_CRB_RMSK)
#define HWIO_APCS_L3U06_HML3_CRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CRB_ADDR, m)
#define HWIO_APCS_L3U06_HML3_CRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_CRB_ADDR,v)
#define HWIO_APCS_L3U06_HML3_CRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_CRB_ADDR,m,v,HWIO_APCS_L3U06_HML3_CRB_IN)
#define HWIO_APCS_L3U06_HML3_CRB_SPARE_BMSK                              0xff80
#define HWIO_APCS_L3U06_HML3_CRB_SPARE_SHFT                                 0x7
#define HWIO_APCS_L3U06_HML3_CRB_RTY_BACKOFF_BMSK                          0x60
#define HWIO_APCS_L3U06_HML3_CRB_RTY_BACKOFF_SHFT                           0x5

#define HWIO_APCS_L3U06_HML3_CRD_ADDR                                (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000702c)
#define HWIO_APCS_L3U06_HML3_CRD_OFFS                                (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000702c)
#define HWIO_APCS_L3U06_HML3_CRD_RMSK                                   0x10001
#define HWIO_APCS_L3U06_HML3_CRD_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CRD_ADDR, HWIO_APCS_L3U06_HML3_CRD_RMSK)
#define HWIO_APCS_L3U06_HML3_CRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_CRD_ADDR, m)
#define HWIO_APCS_L3U06_HML3_CRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_CRD_ADDR,v)
#define HWIO_APCS_L3U06_HML3_CRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_CRD_ADDR,m,v,HWIO_APCS_L3U06_HML3_CRD_IN)
#define HWIO_APCS_L3U06_HML3_CRD_PL3APOS_BMSK                           0x10000
#define HWIO_APCS_L3U06_HML3_CRD_PL3APOS_SHFT                              0x10
#define HWIO_APCS_L3U06_HML3_CRD_DDCIALL_BMSK                               0x1
#define HWIO_APCS_L3U06_HML3_CRD_DDCIALL_SHFT                               0x0

#define HWIO_APCS_L3U06_HML3_DAEERR0_ADDR                            (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000324c)
#define HWIO_APCS_L3U06_HML3_DAEERR0_OFFS                            (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000324c)
#define HWIO_APCS_L3U06_HML3_DAEERR0_RMSK                               0xfffff
#define HWIO_APCS_L3U06_HML3_DAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DAEERR0_ADDR, HWIO_APCS_L3U06_HML3_DAEERR0_RMSK)
#define HWIO_APCS_L3U06_HML3_DAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DAEERR0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DAEERR0_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U06_HML3_DAEERR0_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U06_HML3_DAEERR1_ADDR                            (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000334c)
#define HWIO_APCS_L3U06_HML3_DAEERR1_OFFS                            (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000334c)
#define HWIO_APCS_L3U06_HML3_DAEERR1_RMSK                               0xfffff
#define HWIO_APCS_L3U06_HML3_DAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DAEERR1_ADDR, HWIO_APCS_L3U06_HML3_DAEERR1_RMSK)
#define HWIO_APCS_L3U06_HML3_DAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DAEERR1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DAEERR1_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U06_HML3_DAEERR1_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U06_HML3_DCRSWCR_ADDR                            (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003000)
#define HWIO_APCS_L3U06_HML3_DCRSWCR_OFFS                            (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003000)
#define HWIO_APCS_L3U06_HML3_DCRSWCR_RMSK                                 0xfff
#define HWIO_APCS_L3U06_HML3_DCRSWCR_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWCR_ADDR, HWIO_APCS_L3U06_HML3_DCRSWCR_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWCR_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_DCRSWCR_ADDR,v)
#define HWIO_APCS_L3U06_HML3_DCRSWCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_DCRSWCR_ADDR,m,v,HWIO_APCS_L3U06_HML3_DCRSWCR_IN)
#define HWIO_APCS_L3U06_HML3_DCRSWCR_SFTBID_BMSK                          0xc00
#define HWIO_APCS_L3U06_HML3_DCRSWCR_SFTBID_SHFT                            0xa
#define HWIO_APCS_L3U06_HML3_DCRSWCR_SFTPID_BMSK                          0x3f0
#define HWIO_APCS_L3U06_HML3_DCRSWCR_SFTPID_SHFT                            0x4
#define HWIO_APCS_L3U06_HML3_DCRSWCR_SPARE_BMSK                             0x8
#define HWIO_APCS_L3U06_HML3_DCRSWCR_SPARE_SHFT                             0x3
#define HWIO_APCS_L3U06_HML3_DCRSWCR_CVFS_BMSK                              0x4
#define HWIO_APCS_L3U06_HML3_DCRSWCR_CVFS_SHFT                              0x2
#define HWIO_APCS_L3U06_HML3_DCRSWCR_BYPTECC_BMSK                           0x2
#define HWIO_APCS_L3U06_HML3_DCRSWCR_BYPTECC_SHFT                           0x1
#define HWIO_APCS_L3U06_HML3_DCRSWCR_BYPDECC_BMSK                           0x1
#define HWIO_APCS_L3U06_HML3_DCRSWCR_BYPDECC_SHFT                           0x0

#define HWIO_APCS_L3U06_HML3_DCRSWDA0_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003200)
#define HWIO_APCS_L3U06_HML3_DCRSWDA0_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003200)
#define HWIO_APCS_L3U06_HML3_DCRSWDA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDA0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDA0_ADDR, HWIO_APCS_L3U06_HML3_DCRSWDA0_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWDA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDA0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWDA0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDA0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U06_HML3_DCRSWDA1_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003300)
#define HWIO_APCS_L3U06_HML3_DCRSWDA1_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003300)
#define HWIO_APCS_L3U06_HML3_DCRSWDA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDA1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDA1_ADDR, HWIO_APCS_L3U06_HML3_DCRSWDA1_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWDA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDA1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWDA1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDA1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U06_HML3_DCRSWDB0_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003204)
#define HWIO_APCS_L3U06_HML3_DCRSWDB0_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003204)
#define HWIO_APCS_L3U06_HML3_DCRSWDB0_RMSK                           0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDB0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDB0_ADDR, HWIO_APCS_L3U06_HML3_DCRSWDB0_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWDB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDB0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWDB0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDB0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U06_HML3_DCRSWDB1_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003304)
#define HWIO_APCS_L3U06_HML3_DCRSWDB1_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003304)
#define HWIO_APCS_L3U06_HML3_DCRSWDB1_RMSK                           0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDB1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDB1_ADDR, HWIO_APCS_L3U06_HML3_DCRSWDB1_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWDB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDB1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWDB1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDB1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U06_HML3_DCRSWDC0_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003208)
#define HWIO_APCS_L3U06_HML3_DCRSWDC0_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003208)
#define HWIO_APCS_L3U06_HML3_DCRSWDC0_RMSK                           0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDC0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDC0_ADDR, HWIO_APCS_L3U06_HML3_DCRSWDC0_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWDC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDC0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWDC0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDC0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U06_HML3_DCRSWDC1_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003308)
#define HWIO_APCS_L3U06_HML3_DCRSWDC1_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003308)
#define HWIO_APCS_L3U06_HML3_DCRSWDC1_RMSK                           0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDC1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDC1_ADDR, HWIO_APCS_L3U06_HML3_DCRSWDC1_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWDC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDC1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWDC1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDC1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U06_HML3_DCRSWDD0_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000320c)
#define HWIO_APCS_L3U06_HML3_DCRSWDD0_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000320c)
#define HWIO_APCS_L3U06_HML3_DCRSWDD0_RMSK                           0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDD0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDD0_ADDR, HWIO_APCS_L3U06_HML3_DCRSWDD0_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWDD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDD0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWDD0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDD0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U06_HML3_DCRSWDD1_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000330c)
#define HWIO_APCS_L3U06_HML3_DCRSWDD1_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000330c)
#define HWIO_APCS_L3U06_HML3_DCRSWDD1_RMSK                           0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDD1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDD1_ADDR, HWIO_APCS_L3U06_HML3_DCRSWDD1_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWDD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDD1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWDD1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWDD1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U06_HML3_DCRSWDE0_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003210)
#define HWIO_APCS_L3U06_HML3_DCRSWDE0_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003210)
#define HWIO_APCS_L3U06_HML3_DCRSWDE0_RMSK                              0x1ffff
#define HWIO_APCS_L3U06_HML3_DCRSWDE0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDE0_ADDR, HWIO_APCS_L3U06_HML3_DCRSWDE0_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWDE0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDE0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWDE0_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U06_HML3_DCRSWDE0_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U06_HML3_DCRSWDE0_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U06_HML3_DCRSWDE0_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U06_HML3_DCRSWDE0_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U06_HML3_DCRSWDE0_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U06_HML3_DCRSWDE1_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003310)
#define HWIO_APCS_L3U06_HML3_DCRSWDE1_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003310)
#define HWIO_APCS_L3U06_HML3_DCRSWDE1_RMSK                              0x1ffff
#define HWIO_APCS_L3U06_HML3_DCRSWDE1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDE1_ADDR, HWIO_APCS_L3U06_HML3_DCRSWDE1_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWDE1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWDE1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWDE1_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U06_HML3_DCRSWDE1_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U06_HML3_DCRSWDE1_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U06_HML3_DCRSWDE1_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U06_HML3_DCRSWDE1_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U06_HML3_DCRSWDE1_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U06_HML3_DCRSWTA0_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003218)
#define HWIO_APCS_L3U06_HML3_DCRSWTA0_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003218)
#define HWIO_APCS_L3U06_HML3_DCRSWTA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWTA0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWTA0_ADDR, HWIO_APCS_L3U06_HML3_DCRSWTA0_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWTA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWTA0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWTA0_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U06_HML3_DCRSWTA0_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U06_HML3_DCRSWTA0_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U06_HML3_DCRSWTA0_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U06_HML3_DCRSWTA1_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003318)
#define HWIO_APCS_L3U06_HML3_DCRSWTA1_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003318)
#define HWIO_APCS_L3U06_HML3_DCRSWTA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U06_HML3_DCRSWTA1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWTA1_ADDR, HWIO_APCS_L3U06_HML3_DCRSWTA1_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWTA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWTA1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWTA1_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U06_HML3_DCRSWTA1_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U06_HML3_DCRSWTA1_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U06_HML3_DCRSWTA1_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U06_HML3_DCRSWTB0_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000321c)
#define HWIO_APCS_L3U06_HML3_DCRSWTB0_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000321c)
#define HWIO_APCS_L3U06_HML3_DCRSWTB0_RMSK                           0x7fffff00
#define HWIO_APCS_L3U06_HML3_DCRSWTB0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWTB0_ADDR, HWIO_APCS_L3U06_HML3_DCRSWTB0_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWTB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWTB0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWTB0_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U06_HML3_DCRSWTB0_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U06_HML3_DCRSWTB1_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000331c)
#define HWIO_APCS_L3U06_HML3_DCRSWTB1_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000331c)
#define HWIO_APCS_L3U06_HML3_DCRSWTB1_RMSK                           0x7fffff00
#define HWIO_APCS_L3U06_HML3_DCRSWTB1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWTB1_ADDR, HWIO_APCS_L3U06_HML3_DCRSWTB1_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWTB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWTB1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWTB1_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U06_HML3_DCRSWTB1_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U06_HML3_DCRSWTC0_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003220)
#define HWIO_APCS_L3U06_HML3_DCRSWTC0_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003220)
#define HWIO_APCS_L3U06_HML3_DCRSWTC0_RMSK                              0xfffff
#define HWIO_APCS_L3U06_HML3_DCRSWTC0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWTC0_ADDR, HWIO_APCS_L3U06_HML3_DCRSWTC0_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWTC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWTC0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWTC0_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U06_HML3_DCRSWTC0_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U06_HML3_DCRSWTC1_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003320)
#define HWIO_APCS_L3U06_HML3_DCRSWTC1_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003320)
#define HWIO_APCS_L3U06_HML3_DCRSWTC1_RMSK                              0xfffff
#define HWIO_APCS_L3U06_HML3_DCRSWTC1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWTC1_ADDR, HWIO_APCS_L3U06_HML3_DCRSWTC1_RMSK)
#define HWIO_APCS_L3U06_HML3_DCRSWTC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_DCRSWTC1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_DCRSWTC1_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U06_HML3_DCRSWTC1_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U06_HML3_FAICCRA0_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00002208)
#define HWIO_APCS_L3U06_HML3_FAICCRA0_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00002208)
#define HWIO_APCS_L3U06_HML3_FAICCRA0_RMSK                            0xfffffff
#define HWIO_APCS_L3U06_HML3_FAICCRA0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICCRA0_ADDR, HWIO_APCS_L3U06_HML3_FAICCRA0_RMSK)
#define HWIO_APCS_L3U06_HML3_FAICCRA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICCRA0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_FAICCRA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_FAICCRA0_ADDR,v)
#define HWIO_APCS_L3U06_HML3_FAICCRA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_FAICCRA0_ADDR,m,v,HWIO_APCS_L3U06_HML3_FAICCRA0_IN)
#define HWIO_APCS_L3U06_HML3_FAICCRA0_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U06_HML3_FAICCRA0_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U06_HML3_FAICCRA1_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00002308)
#define HWIO_APCS_L3U06_HML3_FAICCRA1_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00002308)
#define HWIO_APCS_L3U06_HML3_FAICCRA1_RMSK                            0xfffffff
#define HWIO_APCS_L3U06_HML3_FAICCRA1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICCRA1_ADDR, HWIO_APCS_L3U06_HML3_FAICCRA1_RMSK)
#define HWIO_APCS_L3U06_HML3_FAICCRA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICCRA1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_FAICCRA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_FAICCRA1_ADDR,v)
#define HWIO_APCS_L3U06_HML3_FAICCRA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_FAICCRA1_ADDR,m,v,HWIO_APCS_L3U06_HML3_FAICCRA1_IN)
#define HWIO_APCS_L3U06_HML3_FAICCRA1_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U06_HML3_FAICCRA1_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U06_HML3_FAICCRB0_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000220c)
#define HWIO_APCS_L3U06_HML3_FAICCRB0_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000220c)
#define HWIO_APCS_L3U06_HML3_FAICCRB0_RMSK                           0xfffeffff
#define HWIO_APCS_L3U06_HML3_FAICCRB0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICCRB0_ADDR, HWIO_APCS_L3U06_HML3_FAICCRB0_RMSK)
#define HWIO_APCS_L3U06_HML3_FAICCRB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICCRB0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_FAICCRB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_FAICCRB0_ADDR,v)
#define HWIO_APCS_L3U06_HML3_FAICCRB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_FAICCRB0_ADDR,m,v,HWIO_APCS_L3U06_HML3_FAICCRB0_IN)
#define HWIO_APCS_L3U06_HML3_FAICCRB0_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U06_HML3_FAICCRB0_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U06_HML3_FAICCRB0_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U06_HML3_FAICCRB0_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U06_HML3_FAICCRB0_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U06_HML3_FAICCRB0_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U06_HML3_FAICCRB0_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U06_HML3_FAICCRB1_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000230c)
#define HWIO_APCS_L3U06_HML3_FAICCRB1_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000230c)
#define HWIO_APCS_L3U06_HML3_FAICCRB1_RMSK                           0xfffeffff
#define HWIO_APCS_L3U06_HML3_FAICCRB1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICCRB1_ADDR, HWIO_APCS_L3U06_HML3_FAICCRB1_RMSK)
#define HWIO_APCS_L3U06_HML3_FAICCRB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICCRB1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_FAICCRB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_FAICCRB1_ADDR,v)
#define HWIO_APCS_L3U06_HML3_FAICCRB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_FAICCRB1_ADDR,m,v,HWIO_APCS_L3U06_HML3_FAICCRB1_IN)
#define HWIO_APCS_L3U06_HML3_FAICCRB1_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U06_HML3_FAICCRB1_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U06_HML3_FAICCRB1_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U06_HML3_FAICCRB1_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U06_HML3_FAICCRB1_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U06_HML3_FAICCRB1_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U06_HML3_FAICCRB1_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U06_HML3_FAICCRC0_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00002210)
#define HWIO_APCS_L3U06_HML3_FAICCRC0_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00002210)
#define HWIO_APCS_L3U06_HML3_FAICCRC0_RMSK                                 0xff
#define HWIO_APCS_L3U06_HML3_FAICCRC0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICCRC0_ADDR, HWIO_APCS_L3U06_HML3_FAICCRC0_RMSK)
#define HWIO_APCS_L3U06_HML3_FAICCRC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICCRC0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_FAICCRC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_FAICCRC0_ADDR,v)
#define HWIO_APCS_L3U06_HML3_FAICCRC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_FAICCRC0_ADDR,m,v,HWIO_APCS_L3U06_HML3_FAICCRC0_IN)
#define HWIO_APCS_L3U06_HML3_FAICCRC0_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U06_HML3_FAICCRC0_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U06_HML3_FAICCRC1_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00002310)
#define HWIO_APCS_L3U06_HML3_FAICCRC1_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00002310)
#define HWIO_APCS_L3U06_HML3_FAICCRC1_RMSK                                 0xff
#define HWIO_APCS_L3U06_HML3_FAICCRC1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICCRC1_ADDR, HWIO_APCS_L3U06_HML3_FAICCRC1_RMSK)
#define HWIO_APCS_L3U06_HML3_FAICCRC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICCRC1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_FAICCRC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_FAICCRC1_ADDR,v)
#define HWIO_APCS_L3U06_HML3_FAICCRC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_FAICCRC1_ADDR,m,v,HWIO_APCS_L3U06_HML3_FAICCRC1_IN)
#define HWIO_APCS_L3U06_HML3_FAICCRC1_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U06_HML3_FAICCRC1_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U06_HML3_FAICSR0_ADDR                            (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000223c)
#define HWIO_APCS_L3U06_HML3_FAICSR0_OFFS                            (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000223c)
#define HWIO_APCS_L3U06_HML3_FAICSR0_RMSK                              0xffffff
#define HWIO_APCS_L3U06_HML3_FAICSR0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICSR0_ADDR, HWIO_APCS_L3U06_HML3_FAICSR0_RMSK)
#define HWIO_APCS_L3U06_HML3_FAICSR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICSR0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_FAICSR0_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U06_HML3_FAICSR0_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U06_HML3_FAICSR0_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U06_HML3_FAICSR0_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U06_HML3_FAICSR0_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U06_HML3_FAICSR0_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U06_HML3_FAICSR0_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U06_HML3_FAICSR0_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U06_HML3_FAICSR0_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U06_HML3_FAICSR0_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U06_HML3_FAICSR0_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U06_HML3_FAICSR0_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U06_HML3_FAICSR0_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U06_HML3_FAICSR0_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U06_HML3_FAICSR1_ADDR                            (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000233c)
#define HWIO_APCS_L3U06_HML3_FAICSR1_OFFS                            (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000233c)
#define HWIO_APCS_L3U06_HML3_FAICSR1_RMSK                              0xffffff
#define HWIO_APCS_L3U06_HML3_FAICSR1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICSR1_ADDR, HWIO_APCS_L3U06_HML3_FAICSR1_RMSK)
#define HWIO_APCS_L3U06_HML3_FAICSR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FAICSR1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_FAICSR1_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U06_HML3_FAICSR1_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U06_HML3_FAICSR1_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U06_HML3_FAICSR1_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U06_HML3_FAICSR1_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U06_HML3_FAICSR1_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U06_HML3_FAICSR1_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U06_HML3_FAICSR1_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U06_HML3_FAICSR1_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U06_HML3_FAICSR1_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U06_HML3_FAICSR1_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U06_HML3_FAICSR1_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U06_HML3_FAICSR1_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U06_HML3_FAICSR1_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U06_HML3_FUSEDATH_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000302c)
#define HWIO_APCS_L3U06_HML3_FUSEDATH_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_APCS_L3U06_HML3_FUSEDATH_RMSK                           0xffffffff
#define HWIO_APCS_L3U06_HML3_FUSEDATH_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FUSEDATH_ADDR, HWIO_APCS_L3U06_HML3_FUSEDATH_RMSK)
#define HWIO_APCS_L3U06_HML3_FUSEDATH_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FUSEDATH_ADDR, m)
#define HWIO_APCS_L3U06_HML3_FUSEDATH_FUSES_HI_BMSK                  0xffffffff
#define HWIO_APCS_L3U06_HML3_FUSEDATH_FUSES_HI_SHFT                         0x0

#define HWIO_APCS_L3U06_HML3_FUSEDATL_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003028)
#define HWIO_APCS_L3U06_HML3_FUSEDATL_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003028)
#define HWIO_APCS_L3U06_HML3_FUSEDATL_RMSK                           0xffffffff
#define HWIO_APCS_L3U06_HML3_FUSEDATL_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FUSEDATL_ADDR, HWIO_APCS_L3U06_HML3_FUSEDATL_RMSK)
#define HWIO_APCS_L3U06_HML3_FUSEDATL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FUSEDATL_ADDR, m)
#define HWIO_APCS_L3U06_HML3_FUSEDATL_FUSES_LO_BMSK                  0xffffffff
#define HWIO_APCS_L3U06_HML3_FUSEDATL_FUSES_LO_SHFT                         0x0

#define HWIO_APCS_L3U06_HML3_FUSEIDX_ADDR                            (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003024)
#define HWIO_APCS_L3U06_HML3_FUSEIDX_OFFS                            (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003024)
#define HWIO_APCS_L3U06_HML3_FUSEIDX_RMSK                                  0x3f
#define HWIO_APCS_L3U06_HML3_FUSEIDX_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FUSEIDX_ADDR, HWIO_APCS_L3U06_HML3_FUSEIDX_RMSK)
#define HWIO_APCS_L3U06_HML3_FUSEIDX_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_FUSEIDX_ADDR, m)
#define HWIO_APCS_L3U06_HML3_FUSEIDX_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_FUSEIDX_ADDR,v)
#define HWIO_APCS_L3U06_HML3_FUSEIDX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_FUSEIDX_ADDR,m,v,HWIO_APCS_L3U06_HML3_FUSEIDX_IN)
#define HWIO_APCS_L3U06_HML3_FUSEIDX_FUSE_INDEX_BMSK                       0x3f
#define HWIO_APCS_L3U06_HML3_FUSEIDX_FUSE_INDEX_SHFT                        0x0

#define HWIO_APCS_L3U06_HML3_HCRA_ADDR                               (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00005010)
#define HWIO_APCS_L3U06_HML3_HCRA_OFFS                               (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00005010)
#define HWIO_APCS_L3U06_HML3_HCRA_RMSK                               0xffffefff
#define HWIO_APCS_L3U06_HML3_HCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_HCRA_ADDR, HWIO_APCS_L3U06_HML3_HCRA_RMSK)
#define HWIO_APCS_L3U06_HML3_HCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_HCRA_ADDR, m)
#define HWIO_APCS_L3U06_HML3_HCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_HCRA_ADDR,v)
#define HWIO_APCS_L3U06_HML3_HCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_HCRA_ADDR,m,v,HWIO_APCS_L3U06_HML3_HCRA_IN)
#define HWIO_APCS_L3U06_HML3_HCRA_SPARE_BMSK                         0xf0000000
#define HWIO_APCS_L3U06_HML3_HCRA_SPARE_SHFT                               0x1c
#define HWIO_APCS_L3U06_HML3_HCRA_IGNR_CLEAN_BMSK                     0x8000000
#define HWIO_APCS_L3U06_HML3_HCRA_IGNR_CLEAN_SHFT                          0x1b
#define HWIO_APCS_L3U06_HML3_HCRA_BLK_NBSDCINV_BMSK                   0x4000000
#define HWIO_APCS_L3U06_HML3_HCRA_BLK_NBSDCINV_SHFT                        0x1a
#define HWIO_APCS_L3U06_HML3_HCRA_EN_TUE_POISON_BMSK                  0x2000000
#define HWIO_APCS_L3U06_HML3_HCRA_EN_TUE_POISON_SHFT                       0x19
#define HWIO_APCS_L3U06_HML3_HCRA_F1NPWNS_BMSK                        0x1000000
#define HWIO_APCS_L3U06_HML3_HCRA_F1NPWNS_SHFT                             0x18
#define HWIO_APCS_L3U06_HML3_HCRA_XTNDBQLF_BMSK                        0xf00000
#define HWIO_APCS_L3U06_HML3_HCRA_XTNDBQLF_SHFT                            0x14
#define HWIO_APCS_L3U06_HML3_HCRA_SVFRPC_BMSK                           0xc0000
#define HWIO_APCS_L3U06_HML3_HCRA_SVFRPC_SHFT                              0x12
#define HWIO_APCS_L3U06_HML3_HCRA_DAS64D_BMSK                           0x20000
#define HWIO_APCS_L3U06_HML3_HCRA_DAS64D_SHFT                              0x11
#define HWIO_APCS_L3U06_HML3_HCRA_FLFSRON_BMSK                          0x10000
#define HWIO_APCS_L3U06_HML3_HCRA_FLFSRON_SHFT                             0x10
#define HWIO_APCS_L3U06_HML3_HCRA_DBRABORT_BMSK                          0x8000
#define HWIO_APCS_L3U06_HML3_HCRA_DBRABORT_SHFT                             0xf
#define HWIO_APCS_L3U06_HML3_HCRA_FRDBOQD_BMSK                           0x4000
#define HWIO_APCS_L3U06_HML3_HCRA_FRDBOQD_SHFT                              0xe
#define HWIO_APCS_L3U06_HML3_HCRA_ASDAPC_BMSK                            0x2000
#define HWIO_APCS_L3U06_HML3_HCRA_ASDAPC_SHFT                               0xd
#define HWIO_APCS_L3U06_HML3_HCRA_MAX_BOQ_BUSY_BMSK                       0xf00
#define HWIO_APCS_L3U06_HML3_HCRA_MAX_BOQ_BUSY_SHFT                         0x8
#define HWIO_APCS_L3U06_HML3_HCRA_FORCE_CGC_HAZ_BMSK                       0x80
#define HWIO_APCS_L3U06_HML3_HCRA_FORCE_CGC_HAZ_SHFT                        0x7
#define HWIO_APCS_L3U06_HML3_HCRA_ADDRESS_HASH_BMSK                        0x40
#define HWIO_APCS_L3U06_HML3_HCRA_ADDRESS_HASH_SHFT                         0x6
#define HWIO_APCS_L3U06_HML3_HCRA_READ_MISS_BYP_BMSK                       0x20
#define HWIO_APCS_L3U06_HML3_HCRA_READ_MISS_BYP_SHFT                        0x5
#define HWIO_APCS_L3U06_HML3_HCRA_DATA_RET_PATH_BMSK                       0x10
#define HWIO_APCS_L3U06_HML3_HCRA_DATA_RET_PATH_SHFT                        0x4
#define HWIO_APCS_L3U06_HML3_HCRA_OUT_BNG_DIS_BMSK                          0x8
#define HWIO_APCS_L3U06_HML3_HCRA_OUT_BNG_DIS_SHFT                          0x3
#define HWIO_APCS_L3U06_HML3_HCRA_CPQDAT_DIS_BMSK                           0x4
#define HWIO_APCS_L3U06_HML3_HCRA_CPQDAT_DIS_SHFT                           0x2
#define HWIO_APCS_L3U06_HML3_HCRA_BBDRD_BMSK                                0x2
#define HWIO_APCS_L3U06_HML3_HCRA_BBDRD_SHFT                                0x1
#define HWIO_APCS_L3U06_HML3_HCRA_BBBRD_BMSK                                0x1
#define HWIO_APCS_L3U06_HML3_HCRA_BBBRD_SHFT                                0x0

#define HWIO_APCS_L3U06_HML3_HPDIV_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00005014)
#define HWIO_APCS_L3U06_HML3_HPDIV_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00005014)
#define HWIO_APCS_L3U06_HML3_HPDIV_RMSK                                 0xf000f
#define HWIO_APCS_L3U06_HML3_HPDIV_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_HPDIV_ADDR, HWIO_APCS_L3U06_HML3_HPDIV_RMSK)
#define HWIO_APCS_L3U06_HML3_HPDIV_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_HPDIV_ADDR, m)
#define HWIO_APCS_L3U06_HML3_HPDIV_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_HPDIV_ADDR,v)
#define HWIO_APCS_L3U06_HML3_HPDIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_HPDIV_ADDR,m,v,HWIO_APCS_L3U06_HML3_HPDIV_IN)
#define HWIO_APCS_L3U06_HML3_HPDIV_HPDCDP_BMSK                          0xf0000
#define HWIO_APCS_L3U06_HML3_HPDIV_HPDCDP_SHFT                             0x10
#define HWIO_APCS_L3U06_HML3_HPDIV_HPDCAP_BMSK                              0xf
#define HWIO_APCS_L3U06_HML3_HPDIV_HPDCAP_SHFT                              0x0

#define HWIO_APCS_L3U06_HML3_HSHMCTL_ADDR                            (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000705c)
#define HWIO_APCS_L3U06_HML3_HSHMCTL_OFFS                            (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000705c)
#define HWIO_APCS_L3U06_HML3_HSHMCTL_RMSK                              0x3fffff
#define HWIO_APCS_L3U06_HML3_HSHMCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_HSHMCTL_ADDR, HWIO_APCS_L3U06_HML3_HSHMCTL_RMSK)
#define HWIO_APCS_L3U06_HML3_HSHMCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_HSHMCTL_ADDR, m)
#define HWIO_APCS_L3U06_HML3_HSHMCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_HSHMCTL_ADDR,v)
#define HWIO_APCS_L3U06_HML3_HSHMCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_HSHMCTL_ADDR,m,v,HWIO_APCS_L3U06_HML3_HSHMCTL_IN)
#define HWIO_APCS_L3U06_HML3_HSHMCTL_HMASK_BMSK                        0x3fffff
#define HWIO_APCS_L3U06_HML3_HSHMCTL_HMASK_SHFT                             0x0

#define HWIO_APCS_L3U06_HML3_INJERR0_ADDR                            (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00009210)
#define HWIO_APCS_L3U06_HML3_INJERR0_OFFS                            (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00009210)
#define HWIO_APCS_L3U06_HML3_INJERR0_RMSK                                  0x1f
#define HWIO_APCS_L3U06_HML3_INJERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_INJERR0_ADDR, HWIO_APCS_L3U06_HML3_INJERR0_RMSK)
#define HWIO_APCS_L3U06_HML3_INJERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_INJERR0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_INJERR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_INJERR0_ADDR,v)
#define HWIO_APCS_L3U06_HML3_INJERR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_INJERR0_ADDR,m,v,HWIO_APCS_L3U06_HML3_INJERR0_IN)
#define HWIO_APCS_L3U06_HML3_INJERR0_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U06_HML3_INJERR0_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U06_HML3_INJERR0_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U06_HML3_INJERR0_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U06_HML3_INJERR0_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U06_HML3_INJERR0_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U06_HML3_INJERR0_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U06_HML3_INJERR0_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U06_HML3_INJERR0_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U06_HML3_INJERR0_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U06_HML3_INJERR1_ADDR                            (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00009310)
#define HWIO_APCS_L3U06_HML3_INJERR1_OFFS                            (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00009310)
#define HWIO_APCS_L3U06_HML3_INJERR1_RMSK                                  0x1f
#define HWIO_APCS_L3U06_HML3_INJERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_INJERR1_ADDR, HWIO_APCS_L3U06_HML3_INJERR1_RMSK)
#define HWIO_APCS_L3U06_HML3_INJERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_INJERR1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_INJERR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_INJERR1_ADDR,v)
#define HWIO_APCS_L3U06_HML3_INJERR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_INJERR1_ADDR,m,v,HWIO_APCS_L3U06_HML3_INJERR1_IN)
#define HWIO_APCS_L3U06_HML3_INJERR1_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U06_HML3_INJERR1_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U06_HML3_INJERR1_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U06_HML3_INJERR1_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U06_HML3_INJERR1_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U06_HML3_INJERR1_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U06_HML3_INJERR1_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U06_HML3_INJERR1_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U06_HML3_INJERR1_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U06_HML3_INJERR1_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U06_HML3_LLBCR_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00007038)
#define HWIO_APCS_L3U06_HML3_LLBCR_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00007038)
#define HWIO_APCS_L3U06_HML3_LLBCR_RMSK                              0xff00001f
#define HWIO_APCS_L3U06_HML3_LLBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_LLBCR_ADDR, HWIO_APCS_L3U06_HML3_LLBCR_RMSK)
#define HWIO_APCS_L3U06_HML3_LLBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_LLBCR_ADDR, m)
#define HWIO_APCS_L3U06_HML3_LLBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_LLBCR_ADDR,v)
#define HWIO_APCS_L3U06_HML3_LLBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_LLBCR_ADDR,m,v,HWIO_APCS_L3U06_HML3_LLBCR_IN)
#define HWIO_APCS_L3U06_HML3_LLBCR_BRKR_LVL_SPACING_BMSK             0xff000000
#define HWIO_APCS_L3U06_HML3_LLBCR_BRKR_LVL_SPACING_SHFT                   0x18
#define HWIO_APCS_L3U06_HML3_LLBCR_LIVELOCK_TTAG_BMSK                      0x18
#define HWIO_APCS_L3U06_HML3_LLBCR_LIVELOCK_TTAG_SHFT                       0x3
#define HWIO_APCS_L3U06_HML3_LLBCR_LIVELOCK_BREAK_BMSK                      0x4
#define HWIO_APCS_L3U06_HML3_LLBCR_LIVELOCK_BREAK_SHFT                      0x2
#define HWIO_APCS_L3U06_HML3_LLBCR_LIVELOCK_QUERY_D_BMSK                    0x2
#define HWIO_APCS_L3U06_HML3_LLBCR_LIVELOCK_QUERY_D_SHFT                    0x1
#define HWIO_APCS_L3U06_HML3_LLBCR_LIVELOCK_QUERY_A_BMSK                    0x1
#define HWIO_APCS_L3U06_HML3_LLBCR_LIVELOCK_QUERY_A_SHFT                    0x0

#define HWIO_APCS_L3U06_HML3_LLBQF_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000703c)
#define HWIO_APCS_L3U06_HML3_LLBQF_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000703c)
#define HWIO_APCS_L3U06_HML3_LLBQF_RMSK                              0xffffffff
#define HWIO_APCS_L3U06_HML3_LLBQF_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_LLBQF_ADDR, HWIO_APCS_L3U06_HML3_LLBQF_RMSK)
#define HWIO_APCS_L3U06_HML3_LLBQF_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_LLBQF_ADDR, m)
#define HWIO_APCS_L3U06_HML3_LLBQF_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_LLBQF_ADDR,v)
#define HWIO_APCS_L3U06_HML3_LLBQF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_LLBQF_ADDR,m,v,HWIO_APCS_L3U06_HML3_LLBQF_IN)
#define HWIO_APCS_L3U06_HML3_LLBQF_LLQ_DATA_DLY_BMSK                 0xffff0000
#define HWIO_APCS_L3U06_HML3_LLBQF_LLQ_DATA_DLY_SHFT                       0x10
#define HWIO_APCS_L3U06_HML3_LLBQF_LLQ_ADDR_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U06_HML3_LLBQF_LLQ_ADDR_DLY_SHFT                        0x0

#define HWIO_APCS_L3U06_HML3_POSCRA_ADDR                             (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00005020)
#define HWIO_APCS_L3U06_HML3_POSCRA_OFFS                             (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00005020)
#define HWIO_APCS_L3U06_HML3_POSCRA_RMSK                             0x3fffef9f
#define HWIO_APCS_L3U06_HML3_POSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_POSCRA_ADDR, HWIO_APCS_L3U06_HML3_POSCRA_RMSK)
#define HWIO_APCS_L3U06_HML3_POSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_POSCRA_ADDR, m)
#define HWIO_APCS_L3U06_HML3_POSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_POSCRA_ADDR,v)
#define HWIO_APCS_L3U06_HML3_POSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_POSCRA_ADDR,m,v,HWIO_APCS_L3U06_HML3_POSCRA_IN)
#define HWIO_APCS_L3U06_HML3_POSCRA_EN_RND_POSB_BMSK                 0x20000000
#define HWIO_APCS_L3U06_HML3_POSCRA_EN_RND_POSB_SHFT                       0x1d
#define HWIO_APCS_L3U06_HML3_POSCRA_WSRWSFD_BMSK                     0x10000000
#define HWIO_APCS_L3U06_HML3_POSCRA_WSRWSFD_SHFT                           0x1c
#define HWIO_APCS_L3U06_HML3_POSCRA_IGNORE_SNP_FILTER_BMSK            0x8000000
#define HWIO_APCS_L3U06_HML3_POSCRA_IGNORE_SNP_FILTER_SHFT                 0x1b
#define HWIO_APCS_L3U06_HML3_POSCRA_FORCE_SNP_BCAST_BMSK              0x4000000
#define HWIO_APCS_L3U06_HML3_POSCRA_FORCE_SNP_BCAST_SHFT                   0x1a
#define HWIO_APCS_L3U06_HML3_POSCRA_FORCE_BAR_RTY_BMSK                0x2000000
#define HWIO_APCS_L3U06_HML3_POSCRA_FORCE_BAR_RTY_SHFT                     0x19
#define HWIO_APCS_L3U06_HML3_POSCRA_FORCE_RSLT_BCAST_BMSK             0x1000000
#define HWIO_APCS_L3U06_HML3_POSCRA_FORCE_RSLT_BCAST_SHFT                  0x18
#define HWIO_APCS_L3U06_HML3_POSCRA_LCL_RTY_CONDITION_BMSK             0x800000
#define HWIO_APCS_L3U06_HML3_POSCRA_LCL_RTY_CONDITION_SHFT                 0x17
#define HWIO_APCS_L3U06_HML3_POSCRA_NADMBFDSB_BMSK                     0x400000
#define HWIO_APCS_L3U06_HML3_POSCRA_NADMBFDSB_SHFT                         0x16
#define HWIO_APCS_L3U06_HML3_POSCRA_FNSULGC_BMSK                       0x200000
#define HWIO_APCS_L3U06_HML3_POSCRA_FNSULGC_SHFT                           0x15
#define HWIO_APCS_L3U06_HML3_POSCRA_CNV_RTY_GLBL_CNT_BMSK              0x1f0000
#define HWIO_APCS_L3U06_HML3_POSCRA_CNV_RTY_GLBL_CNT_SHFT                  0x10
#define HWIO_APCS_L3U06_HML3_POSCRA_FORCE_LCL_RTY_GLBL_BMSK              0x8000
#define HWIO_APCS_L3U06_HML3_POSCRA_FORCE_LCL_RTY_GLBL_SHFT                 0xf
#define HWIO_APCS_L3U06_HML3_POSCRA_POS_MODE_BMSK                        0x6000
#define HWIO_APCS_L3U06_HML3_POSCRA_POS_MODE_SHFT                           0xd
#define HWIO_APCS_L3U06_HML3_POSCRA_POSQ_OLDEST_MODE_BMSK                 0x800
#define HWIO_APCS_L3U06_HML3_POSCRA_POSQ_OLDEST_MODE_SHFT                   0xb
#define HWIO_APCS_L3U06_HML3_POSCRA_RCQ_OLDEST_MODE_BMSK                  0x400
#define HWIO_APCS_L3U06_HML3_POSCRA_RCQ_OLDEST_MODE_SHFT                    0xa
#define HWIO_APCS_L3U06_HML3_POSCRA_BYP_POSQ_DIS_BMSK                     0x200
#define HWIO_APCS_L3U06_HML3_POSCRA_BYP_POSQ_DIS_SHFT                       0x9
#define HWIO_APCS_L3U06_HML3_POSCRA_BYP_SNPQ_DIS_BMSK                     0x100
#define HWIO_APCS_L3U06_HML3_POSCRA_BYP_SNPQ_DIS_SHFT                       0x8
#define HWIO_APCS_L3U06_HML3_POSCRA_BYP_RCQ_DIS_BMSK                       0x80
#define HWIO_APCS_L3U06_HML3_POSCRA_BYP_RCQ_DIS_SHFT                        0x7
#define HWIO_APCS_L3U06_HML3_POSCRA_MAX_SNOOP_CNT_BMSK                     0x1f
#define HWIO_APCS_L3U06_HML3_POSCRA_MAX_SNOOP_CNT_SHFT                      0x0

#define HWIO_APCS_L3U06_HML3_POSCRB_ADDR                             (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00005024)
#define HWIO_APCS_L3U06_HML3_POSCRB_OFFS                             (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00005024)
#define HWIO_APCS_L3U06_HML3_POSCRB_RMSK                             0xffffffff
#define HWIO_APCS_L3U06_HML3_POSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_POSCRB_ADDR, HWIO_APCS_L3U06_HML3_POSCRB_RMSK)
#define HWIO_APCS_L3U06_HML3_POSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_POSCRB_ADDR, m)
#define HWIO_APCS_L3U06_HML3_POSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_POSCRB_ADDR,v)
#define HWIO_APCS_L3U06_HML3_POSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_POSCRB_ADDR,m,v,HWIO_APCS_L3U06_HML3_POSCRB_IN)
#define HWIO_APCS_L3U06_HML3_POSCRB_PSCBL_BMSK                       0xf0000000
#define HWIO_APCS_L3U06_HML3_POSCRB_PSCBL_SHFT                             0x1c
#define HWIO_APCS_L3U06_HML3_POSCRB_PSCSDLYCR_BMSK                    0xe000000
#define HWIO_APCS_L3U06_HML3_POSCRB_PSCSDLYCR_SHFT                         0x19
#define HWIO_APCS_L3U06_HML3_POSCRB_PSCLIME_BMSK                      0x1000000
#define HWIO_APCS_L3U06_HML3_POSCRB_PSCLIME_SHFT                           0x18
#define HWIO_APCS_L3U06_HML3_POSCRB_PSCSDLYCA_BMSK                     0xc00000
#define HWIO_APCS_L3U06_HML3_POSCRB_PSCSDLYCA_SHFT                         0x16
#define HWIO_APCS_L3U06_HML3_POSCRB_PSBBL_BMSK                         0x3c0000
#define HWIO_APCS_L3U06_HML3_POSCRB_PSBBL_SHFT                             0x12
#define HWIO_APCS_L3U06_HML3_POSCRB_PSBSDLYCR_BMSK                      0x38000
#define HWIO_APCS_L3U06_HML3_POSCRB_PSBSDLYCR_SHFT                          0xf
#define HWIO_APCS_L3U06_HML3_POSCRB_PSBSDLYCA_BMSK                       0x6000
#define HWIO_APCS_L3U06_HML3_POSCRB_PSBSDLYCA_SHFT                          0xd
#define HWIO_APCS_L3U06_HML3_POSCRB_PSABL_BMSK                           0x1e00
#define HWIO_APCS_L3U06_HML3_POSCRB_PSABL_SHFT                              0x9
#define HWIO_APCS_L3U06_HML3_POSCRB_PSASDLYCR_BMSK                        0x1c0
#define HWIO_APCS_L3U06_HML3_POSCRB_PSASDLYCR_SHFT                          0x6
#define HWIO_APCS_L3U06_HML3_POSCRB_PSASDLYCA_BMSK                         0x30
#define HWIO_APCS_L3U06_HML3_POSCRB_PSASDLYCA_SHFT                          0x4
#define HWIO_APCS_L3U06_HML3_POSCRB_PNSDC_BMSK                              0xf
#define HWIO_APCS_L3U06_HML3_POSCRB_PNSDC_SHFT                              0x0

#define HWIO_APCS_L3U06_HML3_POSCRC_ADDR                             (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00007008)
#define HWIO_APCS_L3U06_HML3_POSCRC_OFFS                             (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00007008)
#define HWIO_APCS_L3U06_HML3_POSCRC_RMSK                                   0xff
#define HWIO_APCS_L3U06_HML3_POSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_POSCRC_ADDR, HWIO_APCS_L3U06_HML3_POSCRC_RMSK)
#define HWIO_APCS_L3U06_HML3_POSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_POSCRC_ADDR, m)
#define HWIO_APCS_L3U06_HML3_POSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_POSCRC_ADDR,v)
#define HWIO_APCS_L3U06_HML3_POSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_POSCRC_ADDR,m,v,HWIO_APCS_L3U06_HML3_POSCRC_IN)
#define HWIO_APCS_L3U06_HML3_POSCRC_QB_IV1_EN_BMSK                         0x80
#define HWIO_APCS_L3U06_HML3_POSCRC_QB_IV1_EN_SHFT                          0x7
#define HWIO_APCS_L3U06_HML3_POSCRC_LLBC_IV1_EN_BMSK                       0x40
#define HWIO_APCS_L3U06_HML3_POSCRC_LLBC_IV1_EN_SHFT                        0x6
#define HWIO_APCS_L3U06_HML3_POSCRC_BAR_OP_IV1_EN_BMSK                     0x20
#define HWIO_APCS_L3U06_HML3_POSCRC_BAR_OP_IV1_EN_SHFT                      0x5
#define HWIO_APCS_L3U06_HML3_POSCRC_TLBI_OP_IV1_EN_BMSK                    0x10
#define HWIO_APCS_L3U06_HML3_POSCRC_TLBI_OP_IV1_EN_SHFT                     0x4
#define HWIO_APCS_L3U06_HML3_POSCRC_QB_IV0_EN_BMSK                          0x8
#define HWIO_APCS_L3U06_HML3_POSCRC_QB_IV0_EN_SHFT                          0x3
#define HWIO_APCS_L3U06_HML3_POSCRC_LLBC_IV0_EN_BMSK                        0x4
#define HWIO_APCS_L3U06_HML3_POSCRC_LLBC_IV0_EN_SHFT                        0x2
#define HWIO_APCS_L3U06_HML3_POSCRC_BAR_OP_IV0_EN_BMSK                      0x2
#define HWIO_APCS_L3U06_HML3_POSCRC_BAR_OP_IV0_EN_SHFT                      0x1
#define HWIO_APCS_L3U06_HML3_POSCRC_TLBI_OP_IV0_EN_BMSK                     0x1
#define HWIO_APCS_L3U06_HML3_POSCRC_TLBI_OP_IV0_EN_SHFT                     0x0

#define HWIO_APCS_L3U06_HML3_POSCRD_ADDR                             (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000502c)
#define HWIO_APCS_L3U06_HML3_POSCRD_OFFS                             (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_APCS_L3U06_HML3_POSCRD_RMSK                                  0x7ff
#define HWIO_APCS_L3U06_HML3_POSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_POSCRD_ADDR, HWIO_APCS_L3U06_HML3_POSCRD_RMSK)
#define HWIO_APCS_L3U06_HML3_POSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_POSCRD_ADDR, m)
#define HWIO_APCS_L3U06_HML3_POSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_POSCRD_ADDR,v)
#define HWIO_APCS_L3U06_HML3_POSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_POSCRD_ADDR,m,v,HWIO_APCS_L3U06_HML3_POSCRD_IN)
#define HWIO_APCS_L3U06_HML3_POSCRD_SPBRCM_BMSK                           0x700
#define HWIO_APCS_L3U06_HML3_POSCRD_SPBRCM_SHFT                             0x8
#define HWIO_APCS_L3U06_HML3_POSCRD_XRDAPRP_BMSK                           0xf0
#define HWIO_APCS_L3U06_HML3_POSCRD_XRDAPRP_SHFT                            0x4
#define HWIO_APCS_L3U06_HML3_POSCRD_SPBRAC_BMSK                             0xe
#define HWIO_APCS_L3U06_HML3_POSCRD_SPBRAC_SHFT                             0x1
#define HWIO_APCS_L3U06_HML3_POSCRD_SPBRAD_BMSK                             0x1
#define HWIO_APCS_L3U06_HML3_POSCRD_SPBRAD_SHFT                             0x0

#define HWIO_APCS_L3U06_HML3_PSCRA_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00007040)
#define HWIO_APCS_L3U06_HML3_PSCRA_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00007040)
#define HWIO_APCS_L3U06_HML3_PSCRA_RMSK                                    0xff
#define HWIO_APCS_L3U06_HML3_PSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_PSCRA_ADDR, HWIO_APCS_L3U06_HML3_PSCRA_RMSK)
#define HWIO_APCS_L3U06_HML3_PSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_PSCRA_ADDR, m)
#define HWIO_APCS_L3U06_HML3_PSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_PSCRA_ADDR,v)
#define HWIO_APCS_L3U06_HML3_PSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_PSCRA_ADDR,m,v,HWIO_APCS_L3U06_HML3_PSCRA_IN)
#define HWIO_APCS_L3U06_HML3_PSCRA_SPARE2_BMSK                             0x80
#define HWIO_APCS_L3U06_HML3_PSCRA_SPARE2_SHFT                              0x7
#define HWIO_APCS_L3U06_HML3_PSCRA_DBQRHS_BMSK                             0x40
#define HWIO_APCS_L3U06_HML3_PSCRA_DBQRHS_SHFT                              0x6
#define HWIO_APCS_L3U06_HML3_PSCRA_PL3SLPIIRP_BMSK                         0x20
#define HWIO_APCS_L3U06_HML3_PSCRA_PL3SLPIIRP_SHFT                          0x5
#define HWIO_APCS_L3U06_HML3_PSCRA_EL3SLPREQ_BMSK                          0x10
#define HWIO_APCS_L3U06_HML3_PSCRA_EL3SLPREQ_SHFT                           0x4
#define HWIO_APCS_L3U06_HML3_PSCRA_EL3DCCLKG1_BMSK                          0x8
#define HWIO_APCS_L3U06_HML3_PSCRA_EL3DCCLKG1_SHFT                          0x3
#define HWIO_APCS_L3U06_HML3_PSCRA_EDCGWLLE_BMSK                            0x4
#define HWIO_APCS_L3U06_HML3_PSCRA_EDCGWLLE_SHFT                            0x2
#define HWIO_APCS_L3U06_HML3_PSCRA_EL3DCCLKG0_BMSK                          0x2
#define HWIO_APCS_L3U06_HML3_PSCRA_EL3DCCLKG0_SHFT                          0x1
#define HWIO_APCS_L3U06_HML3_PSCRA_SPARE_BMSK                               0x1
#define HWIO_APCS_L3U06_HML3_PSCRA_SPARE_SHFT                               0x0

#define HWIO_APCS_L3U06_HML3_PSCRB_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00007044)
#define HWIO_APCS_L3U06_HML3_PSCRB_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00007044)
#define HWIO_APCS_L3U06_HML3_PSCRB_RMSK                              0xffffffff
#define HWIO_APCS_L3U06_HML3_PSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_PSCRB_ADDR, HWIO_APCS_L3U06_HML3_PSCRB_RMSK)
#define HWIO_APCS_L3U06_HML3_PSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_PSCRB_ADDR, m)
#define HWIO_APCS_L3U06_HML3_PSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_PSCRB_ADDR,v)
#define HWIO_APCS_L3U06_HML3_PSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_PSCRB_ADDR,m,v,HWIO_APCS_L3U06_HML3_PSCRB_IN)
#define HWIO_APCS_L3U06_HML3_PSCRB_L3_SLPREQ_CNT_BMSK                0xffff0000
#define HWIO_APCS_L3U06_HML3_PSCRB_L3_SLPREQ_CNT_SHFT                      0x10
#define HWIO_APCS_L3U06_HML3_PSCRB_L3_CLKOFF_CNT_BMSK                    0xffff
#define HWIO_APCS_L3U06_HML3_PSCRB_L3_CLKOFF_CNT_SHFT                       0x0

#define HWIO_APCS_L3U06_HML3_PSCRC_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00005038)
#define HWIO_APCS_L3U06_HML3_PSCRC_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00005038)
#define HWIO_APCS_L3U06_HML3_PSCRC_RMSK                              0xffffffff
#define HWIO_APCS_L3U06_HML3_PSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_PSCRC_ADDR, HWIO_APCS_L3U06_HML3_PSCRC_RMSK)
#define HWIO_APCS_L3U06_HML3_PSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_PSCRC_ADDR, m)
#define HWIO_APCS_L3U06_HML3_PSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_PSCRC_ADDR,v)
#define HWIO_APCS_L3U06_HML3_PSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_PSCRC_ADDR,m,v,HWIO_APCS_L3U06_HML3_PSCRC_IN)
#define HWIO_APCS_L3U06_HML3_PSCRC_SPARE_BMSK                        0xfffc0000
#define HWIO_APCS_L3U06_HML3_PSCRC_SPARE_SHFT                              0x12
#define HWIO_APCS_L3U06_HML3_PSCRC_CLKONDCNT_BMSK                       0x3f000
#define HWIO_APCS_L3U06_HML3_PSCRC_CLKONDCNT_SHFT                           0xc
#define HWIO_APCS_L3U06_HML3_PSCRC_SPARE2_BMSK                            0xc00
#define HWIO_APCS_L3U06_HML3_PSCRC_SPARE2_SHFT                              0xa
#define HWIO_APCS_L3U06_HML3_PSCRC_L3WFDCGDCNT_BMSK                       0x3ff
#define HWIO_APCS_L3U06_HML3_PSCRC_L3WFDCGDCNT_SHFT                         0x0

#define HWIO_APCS_L3U06_HML3_PSCRD_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000503c)
#define HWIO_APCS_L3U06_HML3_PSCRD_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_APCS_L3U06_HML3_PSCRD_RMSK                               0x1ff01ff
#define HWIO_APCS_L3U06_HML3_PSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_PSCRD_ADDR, HWIO_APCS_L3U06_HML3_PSCRD_RMSK)
#define HWIO_APCS_L3U06_HML3_PSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_PSCRD_ADDR, m)
#define HWIO_APCS_L3U06_HML3_PSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_PSCRD_ADDR,v)
#define HWIO_APCS_L3U06_HML3_PSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_PSCRD_ADDR,m,v,HWIO_APCS_L3U06_HML3_PSCRD_IN)
#define HWIO_APCS_L3U06_HML3_PSCRD_DATA_REQ_WINDOW_BMSK               0x1800000
#define HWIO_APCS_L3U06_HML3_PSCRD_DATA_REQ_WINDOW_SHFT                    0x17
#define HWIO_APCS_L3U06_HML3_PSCRD_DATA_REQ_LIMIT_BMSK                 0x700000
#define HWIO_APCS_L3U06_HML3_PSCRD_DATA_REQ_LIMIT_SHFT                     0x14
#define HWIO_APCS_L3U06_HML3_PSCRD_DATA_B2BDLY_BMSK                     0xf0000
#define HWIO_APCS_L3U06_HML3_PSCRD_DATA_B2BDLY_SHFT                        0x10
#define HWIO_APCS_L3U06_HML3_PSCRD_POS_REQ_WINDOW_BMSK                    0x180
#define HWIO_APCS_L3U06_HML3_PSCRD_POS_REQ_WINDOW_SHFT                      0x7
#define HWIO_APCS_L3U06_HML3_PSCRD_POS_REQ_LIMIT_BMSK                      0x70
#define HWIO_APCS_L3U06_HML3_PSCRD_POS_REQ_LIMIT_SHFT                       0x4
#define HWIO_APCS_L3U06_HML3_PSCRD_POS_REQ_B2BDLY_BMSK                      0xf
#define HWIO_APCS_L3U06_HML3_PSCRD_POS_REQ_B2BDLY_SHFT                      0x0

#define HWIO_APCS_L3U06_HML3_RSCTL_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000b008)
#define HWIO_APCS_L3U06_HML3_RSCTL_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000b008)
#define HWIO_APCS_L3U06_HML3_RSCTL_RMSK                              0x80000fff
#define HWIO_APCS_L3U06_HML3_RSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_RSCTL_ADDR, HWIO_APCS_L3U06_HML3_RSCTL_RMSK)
#define HWIO_APCS_L3U06_HML3_RSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_RSCTL_ADDR, m)
#define HWIO_APCS_L3U06_HML3_RSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_RSCTL_ADDR,v)
#define HWIO_APCS_L3U06_HML3_RSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_RSCTL_ADDR,m,v,HWIO_APCS_L3U06_HML3_RSCTL_IN)
#define HWIO_APCS_L3U06_HML3_RSCTL_APB_NSBIT_BMSK                    0x80000000
#define HWIO_APCS_L3U06_HML3_RSCTL_APB_NSBIT_SHFT                          0x1f
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG11_BMSK                        0x800
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG11_SHFT                          0xb
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG10_BMSK                        0x400
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG10_SHFT                          0xa
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG9_BMSK                         0x200
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG9_SHFT                           0x9
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG8_BMSK                         0x100
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG8_SHFT                           0x8
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG7_BMSK                          0x80
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG7_SHFT                           0x7
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG6_BMSK                          0x40
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG6_SHFT                           0x6
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG5_BMSK                          0x20
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG5_SHFT                           0x5
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG4_BMSK                          0x10
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG4_SHFT                           0x4
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG3_BMSK                           0x8
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG3_SHFT                           0x3
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG2_BMSK                           0x4
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG2_SHFT                           0x2
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG1_BMSK                           0x2
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG1_SHFT                           0x1
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG0_BMSK                           0x1
#define HWIO_APCS_L3U06_HML3_RSCTL_EN_NS_RG0_SHFT                           0x0

#define HWIO_APCS_L3U06_HML3_SFAEERR0_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003244)
#define HWIO_APCS_L3U06_HML3_SFAEERR0_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003244)
#define HWIO_APCS_L3U06_HML3_SFAEERR0_RMSK                             0xffffff
#define HWIO_APCS_L3U06_HML3_SFAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_SFAEERR0_ADDR, HWIO_APCS_L3U06_HML3_SFAEERR0_RMSK)
#define HWIO_APCS_L3U06_HML3_SFAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_SFAEERR0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_SFAEERR0_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U06_HML3_SFAEERR0_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U06_HML3_SFAEERR1_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003344)
#define HWIO_APCS_L3U06_HML3_SFAEERR1_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003344)
#define HWIO_APCS_L3U06_HML3_SFAEERR1_RMSK                             0xffffff
#define HWIO_APCS_L3U06_HML3_SFAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_SFAEERR1_ADDR, HWIO_APCS_L3U06_HML3_SFAEERR1_RMSK)
#define HWIO_APCS_L3U06_HML3_SFAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_SFAEERR1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_SFAEERR1_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U06_HML3_SFAEERR1_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U06_HML3_SFTCR_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00005050)
#define HWIO_APCS_L3U06_HML3_SFTCR_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00005050)
#define HWIO_APCS_L3U06_HML3_SFTCR_RMSK                                 0xffff3
#define HWIO_APCS_L3U06_HML3_SFTCR_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_SFTCR_ADDR, HWIO_APCS_L3U06_HML3_SFTCR_RMSK)
#define HWIO_APCS_L3U06_HML3_SFTCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_SFTCR_ADDR, m)
#define HWIO_APCS_L3U06_HML3_SFTCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_SFTCR_ADDR,v)
#define HWIO_APCS_L3U06_HML3_SFTCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_SFTCR_ADDR,m,v,HWIO_APCS_L3U06_HML3_SFTCR_IN)
#define HWIO_APCS_L3U06_HML3_SFTCR_DISSFTPF_BMSK                        0x80000
#define HWIO_APCS_L3U06_HML3_SFTCR_DISSFTPF_SHFT                           0x13
#define HWIO_APCS_L3U06_HML3_SFTCR_ISCOQRTY_BMSK                        0x40000
#define HWIO_APCS_L3U06_HML3_SFTCR_ISCOQRTY_SHFT                           0x12
#define HWIO_APCS_L3U06_HML3_SFTCR_L2SUSP_MODE_BMSK                     0x30000
#define HWIO_APCS_L3U06_HML3_SFTCR_L2SUSP_MODE_SHFT                        0x10
#define HWIO_APCS_L3U06_HML3_SFTCR_SPARE_BMSK                            0xc000
#define HWIO_APCS_L3U06_HML3_SFTCR_SPARE_SHFT                               0xe
#define HWIO_APCS_L3U06_HML3_SFTCR_ESMPH_BMSK                            0x2000
#define HWIO_APCS_L3U06_HML3_SFTCR_ESMPH_SHFT                               0xd
#define HWIO_APCS_L3U06_HML3_SFTCR_L3DATA_IF_NS_BMSK                     0x1000
#define HWIO_APCS_L3U06_HML3_SFTCR_L3DATA_IF_NS_SHFT                        0xc
#define HWIO_APCS_L3U06_HML3_SFTCR_INTRV_IF_VLD_BMSK                      0x800
#define HWIO_APCS_L3U06_HML3_SFTCR_INTRV_IF_VLD_SHFT                        0xb
#define HWIO_APCS_L3U06_HML3_SFTCR_DGRTYCQH_BMSK                          0x400
#define HWIO_APCS_L3U06_HML3_SFTCR_DGRTYCQH_SHFT                            0xa
#define HWIO_APCS_L3U06_HML3_SFTCR_EGRTYSSH_BMSK                          0x200
#define HWIO_APCS_L3U06_HML3_SFTCR_EGRTYSSH_SHFT                            0x9
#define HWIO_APCS_L3U06_HML3_SFTCR_DORUWNP_BMSK                           0x100
#define HWIO_APCS_L3U06_HML3_SFTCR_DORUWNP_SHFT                             0x8
#define HWIO_APCS_L3U06_HML3_SFTCR_SNP_TARGET_REQ_BMSK                     0x80
#define HWIO_APCS_L3U06_HML3_SFTCR_SNP_TARGET_REQ_SHFT                      0x7
#define HWIO_APCS_L3U06_HML3_SFTCR_SNP_TARGET_UP_BMSK                      0x40
#define HWIO_APCS_L3U06_HML3_SFTCR_SNP_TARGET_UP_SHFT                       0x6
#define HWIO_APCS_L3U06_HML3_SFTCR_SNP_TARGET_RD_BMSK                      0x20
#define HWIO_APCS_L3U06_HML3_SFTCR_SNP_TARGET_RD_SHFT                       0x5
#define HWIO_APCS_L3U06_HML3_SFTCR_SNP_TARGET_WR_BMSK                      0x10
#define HWIO_APCS_L3U06_HML3_SFTCR_SNP_TARGET_WR_SHFT                       0x4
#define HWIO_APCS_L3U06_HML3_SFTCR_SFT_MODE_BMSK                            0x3
#define HWIO_APCS_L3U06_HML3_SFTCR_SFT_MODE_SHFT                            0x0

#define HWIO_APCS_L3U06_HML3_SFTPGC0_ADDR                            (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00005254)
#define HWIO_APCS_L3U06_HML3_SFTPGC0_OFFS                            (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00005254)
#define HWIO_APCS_L3U06_HML3_SFTPGC0_RMSK                                 0x707
#define HWIO_APCS_L3U06_HML3_SFTPGC0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_SFTPGC0_ADDR, HWIO_APCS_L3U06_HML3_SFTPGC0_RMSK)
#define HWIO_APCS_L3U06_HML3_SFTPGC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_SFTPGC0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_SFTPGC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_SFTPGC0_ADDR,v)
#define HWIO_APCS_L3U06_HML3_SFTPGC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_SFTPGC0_ADDR,m,v,HWIO_APCS_L3U06_HML3_SFTPGC0_IN)
#define HWIO_APCS_L3U06_HML3_SFTPGC0_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U06_HML3_SFTPGC0_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U06_HML3_SFTPGC0_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U06_HML3_SFTPGC0_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U06_HML3_SFTPGC0_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U06_HML3_SFTPGC0_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U06_HML3_SFTPGC1_ADDR                            (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00005354)
#define HWIO_APCS_L3U06_HML3_SFTPGC1_OFFS                            (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00005354)
#define HWIO_APCS_L3U06_HML3_SFTPGC1_RMSK                                 0x707
#define HWIO_APCS_L3U06_HML3_SFTPGC1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_SFTPGC1_ADDR, HWIO_APCS_L3U06_HML3_SFTPGC1_RMSK)
#define HWIO_APCS_L3U06_HML3_SFTPGC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_SFTPGC1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_SFTPGC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_SFTPGC1_ADDR,v)
#define HWIO_APCS_L3U06_HML3_SFTPGC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_SFTPGC1_ADDR,m,v,HWIO_APCS_L3U06_HML3_SFTPGC1_IN)
#define HWIO_APCS_L3U06_HML3_SFTPGC1_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U06_HML3_SFTPGC1_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U06_HML3_SFTPGC1_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U06_HML3_SFTPGC1_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U06_HML3_SFTPGC1_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U06_HML3_SFTPGC1_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U06_HML3_TAEERR0_ADDR                            (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003240)
#define HWIO_APCS_L3U06_HML3_TAEERR0_OFFS                            (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003240)
#define HWIO_APCS_L3U06_HML3_TAEERR0_RMSK                            0xc00003ff
#define HWIO_APCS_L3U06_HML3_TAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_TAEERR0_ADDR, HWIO_APCS_L3U06_HML3_TAEERR0_RMSK)
#define HWIO_APCS_L3U06_HML3_TAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_TAEERR0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_TAEERR0_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U06_HML3_TAEERR0_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U06_HML3_TAEERR0_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U06_HML3_TAEERR0_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U06_HML3_TAEERR1_ADDR                            (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00003340)
#define HWIO_APCS_L3U06_HML3_TAEERR1_OFFS                            (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00003340)
#define HWIO_APCS_L3U06_HML3_TAEERR1_RMSK                            0xc00003ff
#define HWIO_APCS_L3U06_HML3_TAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_TAEERR1_ADDR, HWIO_APCS_L3U06_HML3_TAEERR1_RMSK)
#define HWIO_APCS_L3U06_HML3_TAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_TAEERR1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_TAEERR1_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U06_HML3_TAEERR1_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U06_HML3_TAEERR1_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U06_HML3_TAEERR1_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U06_HML3_WDCR0_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00006208)
#define HWIO_APCS_L3U06_HML3_WDCR0_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00006208)
#define HWIO_APCS_L3U06_HML3_WDCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U06_HML3_WDCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_WDCR0_ADDR, HWIO_APCS_L3U06_HML3_WDCR0_RMSK)
#define HWIO_APCS_L3U06_HML3_WDCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_WDCR0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_WDCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_WDCR0_ADDR,v)
#define HWIO_APCS_L3U06_HML3_WDCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_WDCR0_ADDR,m,v,HWIO_APCS_L3U06_HML3_WDCR0_IN)
#define HWIO_APCS_L3U06_HML3_WDCR0_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U06_HML3_WDCR0_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U06_HML3_WDCR1_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00006308)
#define HWIO_APCS_L3U06_HML3_WDCR1_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00006308)
#define HWIO_APCS_L3U06_HML3_WDCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U06_HML3_WDCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_WDCR1_ADDR, HWIO_APCS_L3U06_HML3_WDCR1_RMSK)
#define HWIO_APCS_L3U06_HML3_WDCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_WDCR1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_WDCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_WDCR1_ADDR,v)
#define HWIO_APCS_L3U06_HML3_WDCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_WDCR1_ADDR,m,v,HWIO_APCS_L3U06_HML3_WDCR1_IN)
#define HWIO_APCS_L3U06_HML3_WDCR1_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U06_HML3_WDCR1_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U06_HML3_WMCR0_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000620c)
#define HWIO_APCS_L3U06_HML3_WMCR0_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000620c)
#define HWIO_APCS_L3U06_HML3_WMCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U06_HML3_WMCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_WMCR0_ADDR, HWIO_APCS_L3U06_HML3_WMCR0_RMSK)
#define HWIO_APCS_L3U06_HML3_WMCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_WMCR0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_WMCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_WMCR0_ADDR,v)
#define HWIO_APCS_L3U06_HML3_WMCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_WMCR0_ADDR,m,v,HWIO_APCS_L3U06_HML3_WMCR0_IN)
#define HWIO_APCS_L3U06_HML3_WMCR0_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U06_HML3_WMCR0_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U06_HML3_WMCR1_ADDR                              (APCS_L3U06_HML3_CFG_REG_BASE      + 0x0000630c)
#define HWIO_APCS_L3U06_HML3_WMCR1_OFFS                              (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x0000630c)
#define HWIO_APCS_L3U06_HML3_WMCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U06_HML3_WMCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_WMCR1_ADDR, HWIO_APCS_L3U06_HML3_WMCR1_RMSK)
#define HWIO_APCS_L3U06_HML3_WMCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_WMCR1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_WMCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_WMCR1_ADDR,v)
#define HWIO_APCS_L3U06_HML3_WMCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_WMCR1_ADDR,m,v,HWIO_APCS_L3U06_HML3_WMCR1_IN)
#define HWIO_APCS_L3U06_HML3_WMCR1_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U06_HML3_WMCR1_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U06_HML3_TCMAACA0_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00002200)
#define HWIO_APCS_L3U06_HML3_TCMAACA0_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00002200)
#define HWIO_APCS_L3U06_HML3_TCMAACA0_RMSK                           0xff000000
#define HWIO_APCS_L3U06_HML3_TCMAACA0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_TCMAACA0_ADDR, HWIO_APCS_L3U06_HML3_TCMAACA0_RMSK)
#define HWIO_APCS_L3U06_HML3_TCMAACA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_TCMAACA0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_TCMAACA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_TCMAACA0_ADDR,v)
#define HWIO_APCS_L3U06_HML3_TCMAACA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_TCMAACA0_ADDR,m,v,HWIO_APCS_L3U06_HML3_TCMAACA0_IN)
#define HWIO_APCS_L3U06_HML3_TCMAACA0_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U06_HML3_TCMAACA0_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U06_HML3_TCMAACA0_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U06_HML3_TCMAACA0_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U06_HML3_TCMAACB0_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00002204)
#define HWIO_APCS_L3U06_HML3_TCMAACB0_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00002204)
#define HWIO_APCS_L3U06_HML3_TCMAACB0_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U06_HML3_TCMAACB0_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_TCMAACB0_ADDR, HWIO_APCS_L3U06_HML3_TCMAACB0_RMSK)
#define HWIO_APCS_L3U06_HML3_TCMAACB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_TCMAACB0_ADDR, m)
#define HWIO_APCS_L3U06_HML3_TCMAACB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_TCMAACB0_ADDR,v)
#define HWIO_APCS_L3U06_HML3_TCMAACB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_TCMAACB0_ADDR,m,v,HWIO_APCS_L3U06_HML3_TCMAACB0_IN)
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U06_HML3_TCMAACB0_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U06_HML3_TCMAACA1_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00002300)
#define HWIO_APCS_L3U06_HML3_TCMAACA1_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00002300)
#define HWIO_APCS_L3U06_HML3_TCMAACA1_RMSK                           0xff000000
#define HWIO_APCS_L3U06_HML3_TCMAACA1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_TCMAACA1_ADDR, HWIO_APCS_L3U06_HML3_TCMAACA1_RMSK)
#define HWIO_APCS_L3U06_HML3_TCMAACA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_TCMAACA1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_TCMAACA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_TCMAACA1_ADDR,v)
#define HWIO_APCS_L3U06_HML3_TCMAACA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_TCMAACA1_ADDR,m,v,HWIO_APCS_L3U06_HML3_TCMAACA1_IN)
#define HWIO_APCS_L3U06_HML3_TCMAACA1_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U06_HML3_TCMAACA1_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U06_HML3_TCMAACA1_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U06_HML3_TCMAACA1_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U06_HML3_TCMAACB1_ADDR                           (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00002304)
#define HWIO_APCS_L3U06_HML3_TCMAACB1_OFFS                           (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00002304)
#define HWIO_APCS_L3U06_HML3_TCMAACB1_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U06_HML3_TCMAACB1_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_TCMAACB1_ADDR, HWIO_APCS_L3U06_HML3_TCMAACB1_RMSK)
#define HWIO_APCS_L3U06_HML3_TCMAACB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_TCMAACB1_ADDR, m)
#define HWIO_APCS_L3U06_HML3_TCMAACB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_TCMAACB1_ADDR,v)
#define HWIO_APCS_L3U06_HML3_TCMAACB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_TCMAACB1_ADDR,m,v,HWIO_APCS_L3U06_HML3_TCMAACB1_IN)
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U06_HML3_TCMAACB1_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U06_HML3_QBCR_ADDR                               (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00007070)
#define HWIO_APCS_L3U06_HML3_QBCR_OFFS                               (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00007070)
#define HWIO_APCS_L3U06_HML3_QBCR_RMSK                               0xc003ffff
#define HWIO_APCS_L3U06_HML3_QBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_QBCR_ADDR, HWIO_APCS_L3U06_HML3_QBCR_RMSK)
#define HWIO_APCS_L3U06_HML3_QBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_QBCR_ADDR, m)
#define HWIO_APCS_L3U06_HML3_QBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_QBCR_ADDR,v)
#define HWIO_APCS_L3U06_HML3_QBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_QBCR_ADDR,m,v,HWIO_APCS_L3U06_HML3_QBCR_IN)
#define HWIO_APCS_L3U06_HML3_QBCR_QB_TTAG_BMSK                       0xc0000000
#define HWIO_APCS_L3U06_HML3_QBCR_QB_TTAG_SHFT                             0x1e
#define HWIO_APCS_L3U06_HML3_QBCR_BOQ_QB_THRES_BMSK                     0x30000
#define HWIO_APCS_L3U06_HML3_QBCR_BOQ_QB_THRES_SHFT                        0x10
#define HWIO_APCS_L3U06_HML3_QBCR_QOSBEACON_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U06_HML3_QBCR_QOSBEACON_DLY_SHFT                        0x0

#define HWIO_APCS_L3U06_HML3_QCCMCR_ADDR                             (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00004050)
#define HWIO_APCS_L3U06_HML3_QCCMCR_OFFS                             (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00004050)
#define HWIO_APCS_L3U06_HML3_QCCMCR_RMSK                                    0x3
#define HWIO_APCS_L3U06_HML3_QCCMCR_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_QCCMCR_ADDR, HWIO_APCS_L3U06_HML3_QCCMCR_RMSK)
#define HWIO_APCS_L3U06_HML3_QCCMCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_QCCMCR_ADDR, m)
#define HWIO_APCS_L3U06_HML3_QCCMCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_QCCMCR_ADDR,v)
#define HWIO_APCS_L3U06_HML3_QCCMCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_QCCMCR_ADDR,m,v,HWIO_APCS_L3U06_HML3_QCCMCR_IN)
#define HWIO_APCS_L3U06_HML3_QCCMCR_CCMC_SS_BMSK                            0x2
#define HWIO_APCS_L3U06_HML3_QCCMCR_CCMC_SS_SHFT                            0x1
#define HWIO_APCS_L3U06_HML3_QCCMCR_DSBL_CCMC_BMSK                          0x1
#define HWIO_APCS_L3U06_HML3_QCCMCR_DSBL_CCMC_SHFT                          0x0

#define HWIO_APCS_L3U06_HML3_QCCECR_ADDR                             (APCS_L3U06_HML3_CFG_REG_BASE      + 0x00004060)
#define HWIO_APCS_L3U06_HML3_QCCECR_OFFS                             (APCS_L3U06_HML3_CFG_REG_BASE_OFFS + 0x00004060)
#define HWIO_APCS_L3U06_HML3_QCCECR_RMSK                                    0x3
#define HWIO_APCS_L3U06_HML3_QCCECR_IN          \
        in_dword_masked(HWIO_APCS_L3U06_HML3_QCCECR_ADDR, HWIO_APCS_L3U06_HML3_QCCECR_RMSK)
#define HWIO_APCS_L3U06_HML3_QCCECR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U06_HML3_QCCECR_ADDR, m)
#define HWIO_APCS_L3U06_HML3_QCCECR_OUT(v)      \
        out_dword(HWIO_APCS_L3U06_HML3_QCCECR_ADDR,v)
#define HWIO_APCS_L3U06_HML3_QCCECR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U06_HML3_QCCECR_ADDR,m,v,HWIO_APCS_L3U06_HML3_QCCECR_IN)
#define HWIO_APCS_L3U06_HML3_QCCECR_UNIFIED_CCEW_BMSK                       0x2
#define HWIO_APCS_L3U06_HML3_QCCECR_UNIFIED_CCEW_SHFT                       0x1
#define HWIO_APCS_L3U06_HML3_QCCECR_DSBL_CCE_BMSK                           0x1
#define HWIO_APCS_L3U06_HML3_QCCECR_DSBL_CCE_SHFT                           0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U07_HML3_CFG
 *--------------------------------------------------------------------------*/

#define APCS_L3U07_HML3_CFG_REG_BASE                                 (HMSS_QLL_BASE      + 0x00c90000)
#define APCS_L3U07_HML3_CFG_REG_BASE_OFFS                            0x00c90000

#define HWIO_APCS_L3U07_HML3_ARYCA_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00005110)
#define HWIO_APCS_L3U07_HML3_ARYCA_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00005110)
#define HWIO_APCS_L3U07_HML3_ARYCA_RMSK                              0xffffffff
#define HWIO_APCS_L3U07_HML3_ARYCA_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_ARYCA_ADDR, HWIO_APCS_L3U07_HML3_ARYCA_RMSK)
#define HWIO_APCS_L3U07_HML3_ARYCA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_ARYCA_ADDR, m)
#define HWIO_APCS_L3U07_HML3_ARYCA_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_ARYCA_ADDR,v)
#define HWIO_APCS_L3U07_HML3_ARYCA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_ARYCA_ADDR,m,v,HWIO_APCS_L3U07_HML3_ARYCA_IN)
#define HWIO_APCS_L3U07_HML3_ARYCA_DPWCALT_BMSK                      0xff000000
#define HWIO_APCS_L3U07_HML3_ARYCA_DPWCALT_SHFT                            0x18
#define HWIO_APCS_L3U07_HML3_ARYCA_DPWCDFLT_BMSK                       0xff0000
#define HWIO_APCS_L3U07_HML3_ARYCA_DPWCDFLT_SHFT                           0x10
#define HWIO_APCS_L3U07_HML3_ARYCA_DPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U07_HML3_ARYCA_DPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U07_HML3_ARYCA_DPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U07_HML3_ARYCA_DPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U07_HML3_ARYCB_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00005114)
#define HWIO_APCS_L3U07_HML3_ARYCB_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00005114)
#define HWIO_APCS_L3U07_HML3_ARYCB_RMSK                              0xffffffff
#define HWIO_APCS_L3U07_HML3_ARYCB_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_ARYCB_ADDR, HWIO_APCS_L3U07_HML3_ARYCB_RMSK)
#define HWIO_APCS_L3U07_HML3_ARYCB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_ARYCB_ADDR, m)
#define HWIO_APCS_L3U07_HML3_ARYCB_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_ARYCB_ADDR,v)
#define HWIO_APCS_L3U07_HML3_ARYCB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_ARYCB_ADDR,m,v,HWIO_APCS_L3U07_HML3_ARYCB_IN)
#define HWIO_APCS_L3U07_HML3_ARYCB_APAUSEDLY_BMSK                    0xff000000
#define HWIO_APCS_L3U07_HML3_ARYCB_APAUSEDLY_SHFT                          0x18
#define HWIO_APCS_L3U07_HML3_ARYCB_DPRAALT_BMSK                        0xf00000
#define HWIO_APCS_L3U07_HML3_ARYCB_DPRAALT_SHFT                            0x14
#define HWIO_APCS_L3U07_HML3_ARYCB_DPRADFLT_BMSK                        0xf0000
#define HWIO_APCS_L3U07_HML3_ARYCB_DPRADFLT_SHFT                           0x10
#define HWIO_APCS_L3U07_HML3_ARYCB_TPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U07_HML3_ARYCB_TPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U07_HML3_ARYCB_TPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U07_HML3_ARYCB_TPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U07_HML3_ARYCC_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00005118)
#define HWIO_APCS_L3U07_HML3_ARYCC_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00005118)
#define HWIO_APCS_L3U07_HML3_ARYCC_RMSK                                     0x7
#define HWIO_APCS_L3U07_HML3_ARYCC_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_ARYCC_ADDR, HWIO_APCS_L3U07_HML3_ARYCC_RMSK)
#define HWIO_APCS_L3U07_HML3_ARYCC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_ARYCC_ADDR, m)
#define HWIO_APCS_L3U07_HML3_ARYCC_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_ARYCC_ADDR,v)
#define HWIO_APCS_L3U07_HML3_ARYCC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_ARYCC_ADDR,m,v,HWIO_APCS_L3U07_HML3_ARYCC_IN)
#define HWIO_APCS_L3U07_HML3_ARYCC_DALARY_BMSK                              0x7
#define HWIO_APCS_L3U07_HML3_ARYCC_DALARY_SHFT                              0x0

#define HWIO_APCS_L3U07_HML3_ASTCA0_ADDR                             (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00006210)
#define HWIO_APCS_L3U07_HML3_ASTCA0_OFFS                             (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00006210)
#define HWIO_APCS_L3U07_HML3_ASTCA0_RMSK                             0xffffffff
#define HWIO_APCS_L3U07_HML3_ASTCA0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_ASTCA0_ADDR, HWIO_APCS_L3U07_HML3_ASTCA0_RMSK)
#define HWIO_APCS_L3U07_HML3_ASTCA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_ASTCA0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_ASTCA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_ASTCA0_ADDR,v)
#define HWIO_APCS_L3U07_HML3_ASTCA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_ASTCA0_ADDR,m,v,HWIO_APCS_L3U07_HML3_ASTCA0_IN)
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U07_HML3_ASTCA0_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U07_HML3_ASTCA0_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U07_HML3_ASTCA0_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U07_HML3_ASTCA0_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U07_HML3_ASTCA0_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U07_HML3_ASTCA0_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U07_HML3_ASTCA0_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U07_HML3_ASTCA0_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U07_HML3_ASTCA0_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U07_HML3_ASTCA1_ADDR                             (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00006310)
#define HWIO_APCS_L3U07_HML3_ASTCA1_OFFS                             (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00006310)
#define HWIO_APCS_L3U07_HML3_ASTCA1_RMSK                             0xffffffff
#define HWIO_APCS_L3U07_HML3_ASTCA1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_ASTCA1_ADDR, HWIO_APCS_L3U07_HML3_ASTCA1_RMSK)
#define HWIO_APCS_L3U07_HML3_ASTCA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_ASTCA1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_ASTCA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_ASTCA1_ADDR,v)
#define HWIO_APCS_L3U07_HML3_ASTCA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_ASTCA1_ADDR,m,v,HWIO_APCS_L3U07_HML3_ASTCA1_IN)
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U07_HML3_ASTCA1_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U07_HML3_ASTCA1_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U07_HML3_ASTCA1_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U07_HML3_ASTCA1_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U07_HML3_ASTCA1_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U07_HML3_ASTCA1_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U07_HML3_ASTCA1_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U07_HML3_ASTCA1_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U07_HML3_ASTCA1_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U07_HML3_ASTCB0_ADDR                             (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00006214)
#define HWIO_APCS_L3U07_HML3_ASTCB0_OFFS                             (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00006214)
#define HWIO_APCS_L3U07_HML3_ASTCB0_RMSK                                  0xfff
#define HWIO_APCS_L3U07_HML3_ASTCB0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_ASTCB0_ADDR, HWIO_APCS_L3U07_HML3_ASTCB0_RMSK)
#define HWIO_APCS_L3U07_HML3_ASTCB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_ASTCB0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_ASTCB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_ASTCB0_ADDR,v)
#define HWIO_APCS_L3U07_HML3_ASTCB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_ASTCB0_ADDR,m,v,HWIO_APCS_L3U07_HML3_ASTCB0_IN)
#define HWIO_APCS_L3U07_HML3_ASTCB0_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U07_HML3_ASTCB0_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U07_HML3_ASTCB1_ADDR                             (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00006314)
#define HWIO_APCS_L3U07_HML3_ASTCB1_OFFS                             (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00006314)
#define HWIO_APCS_L3U07_HML3_ASTCB1_RMSK                                  0xfff
#define HWIO_APCS_L3U07_HML3_ASTCB1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_ASTCB1_ADDR, HWIO_APCS_L3U07_HML3_ASTCB1_RMSK)
#define HWIO_APCS_L3U07_HML3_ASTCB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_ASTCB1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_ASTCB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_ASTCB1_ADDR,v)
#define HWIO_APCS_L3U07_HML3_ASTCB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_ASTCB1_ADDR,m,v,HWIO_APCS_L3U07_HML3_ASTCB1_IN)
#define HWIO_APCS_L3U07_HML3_ASTCB1_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U07_HML3_ASTCB1_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U07_HML3_CJSCTL_ADDR                             (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000a000)
#define HWIO_APCS_L3U07_HML3_CJSCTL_OFFS                             (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_APCS_L3U07_HML3_CJSCTL_RMSK                              0x73fff7f
#define HWIO_APCS_L3U07_HML3_CJSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CJSCTL_ADDR, HWIO_APCS_L3U07_HML3_CJSCTL_RMSK)
#define HWIO_APCS_L3U07_HML3_CJSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CJSCTL_ADDR, m)
#define HWIO_APCS_L3U07_HML3_CJSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_CJSCTL_ADDR,v)
#define HWIO_APCS_L3U07_HML3_CJSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_CJSCTL_ADDR,m,v,HWIO_APCS_L3U07_HML3_CJSCTL_IN)
#define HWIO_APCS_L3U07_HML3_CJSCTL_JTR_STOP_CNT_BMSK                 0x7000000
#define HWIO_APCS_L3U07_HML3_CJSCTL_JTR_STOP_CNT_SHFT                      0x18
#define HWIO_APCS_L3U07_HML3_CJSCTL_JTR_TRIG_CNT_BMSK                  0x3fff00
#define HWIO_APCS_L3U07_HML3_CJSCTL_JTR_TRIG_CNT_SHFT                       0x8
#define HWIO_APCS_L3U07_HML3_CJSCTL_JTR_STOP_MODE_BMSK                     0x60
#define HWIO_APCS_L3U07_HML3_CJSCTL_JTR_STOP_MODE_SHFT                      0x5
#define HWIO_APCS_L3U07_HML3_CJSCTL_JTR_RETAIN_BMSK                        0x10
#define HWIO_APCS_L3U07_HML3_CJSCTL_JTR_RETAIN_SHFT                         0x4
#define HWIO_APCS_L3U07_HML3_CJSCTL_JTR_STRT_MODE_BMSK                      0xc
#define HWIO_APCS_L3U07_HML3_CJSCTL_JTR_STRT_MODE_SHFT                      0x2
#define HWIO_APCS_L3U07_HML3_CJSCTL_JTR_SENS_RST_BMSK                       0x2
#define HWIO_APCS_L3U07_HML3_CJSCTL_JTR_SENS_RST_SHFT                       0x1
#define HWIO_APCS_L3U07_HML3_CJSCTL_JTR_SENS_EN_BMSK                        0x1
#define HWIO_APCS_L3U07_HML3_CJSCTL_JTR_SENS_EN_SHFT                        0x0

#define HWIO_APCS_L3U07_HML3_CJSD0_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000a008)
#define HWIO_APCS_L3U07_HML3_CJSD0_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_APCS_L3U07_HML3_CJSD0_RMSK                              0xffffffff
#define HWIO_APCS_L3U07_HML3_CJSD0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CJSD0_ADDR, HWIO_APCS_L3U07_HML3_CJSD0_RMSK)
#define HWIO_APCS_L3U07_HML3_CJSD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CJSD0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_CJSD0_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U07_HML3_CJSD0_DATA_SHFT                                0x0

#define HWIO_APCS_L3U07_HML3_CJSD1_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000a00c)
#define HWIO_APCS_L3U07_HML3_CJSD1_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_APCS_L3U07_HML3_CJSD1_RMSK                              0xffffffff
#define HWIO_APCS_L3U07_HML3_CJSD1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CJSD1_ADDR, HWIO_APCS_L3U07_HML3_CJSD1_RMSK)
#define HWIO_APCS_L3U07_HML3_CJSD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CJSD1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_CJSD1_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U07_HML3_CJSD1_DATA_SHFT                                0x0

#define HWIO_APCS_L3U07_HML3_CJSD2_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000a010)
#define HWIO_APCS_L3U07_HML3_CJSD2_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_APCS_L3U07_HML3_CJSD2_RMSK                              0xffffffff
#define HWIO_APCS_L3U07_HML3_CJSD2_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CJSD2_ADDR, HWIO_APCS_L3U07_HML3_CJSD2_RMSK)
#define HWIO_APCS_L3U07_HML3_CJSD2_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CJSD2_ADDR, m)
#define HWIO_APCS_L3U07_HML3_CJSD2_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U07_HML3_CJSD2_DATA_SHFT                                0x0

#define HWIO_APCS_L3U07_HML3_CJSD3_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000a014)
#define HWIO_APCS_L3U07_HML3_CJSD3_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_APCS_L3U07_HML3_CJSD3_RMSK                              0xffffffff
#define HWIO_APCS_L3U07_HML3_CJSD3_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CJSD3_ADDR, HWIO_APCS_L3U07_HML3_CJSD3_RMSK)
#define HWIO_APCS_L3U07_HML3_CJSD3_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CJSD3_ADDR, m)
#define HWIO_APCS_L3U07_HML3_CJSD3_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U07_HML3_CJSD3_DATA_SHFT                                0x0

#define HWIO_APCS_L3U07_HML3_CJSD4_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000a018)
#define HWIO_APCS_L3U07_HML3_CJSD4_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000a018)
#define HWIO_APCS_L3U07_HML3_CJSD4_RMSK                              0xffffffff
#define HWIO_APCS_L3U07_HML3_CJSD4_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CJSD4_ADDR, HWIO_APCS_L3U07_HML3_CJSD4_RMSK)
#define HWIO_APCS_L3U07_HML3_CJSD4_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CJSD4_ADDR, m)
#define HWIO_APCS_L3U07_HML3_CJSD4_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U07_HML3_CJSD4_DATA_SHFT                                0x0

#define HWIO_APCS_L3U07_HML3_CJSD5_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000a01c)
#define HWIO_APCS_L3U07_HML3_CJSD5_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000a01c)
#define HWIO_APCS_L3U07_HML3_CJSD5_RMSK                              0xffffffff
#define HWIO_APCS_L3U07_HML3_CJSD5_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CJSD5_ADDR, HWIO_APCS_L3U07_HML3_CJSD5_RMSK)
#define HWIO_APCS_L3U07_HML3_CJSD5_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CJSD5_ADDR, m)
#define HWIO_APCS_L3U07_HML3_CJSD5_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U07_HML3_CJSD5_DATA_SHFT                                0x0

#define HWIO_APCS_L3U07_HML3_CR0_ADDR                                (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00005200)
#define HWIO_APCS_L3U07_HML3_CR0_OFFS                                (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00005200)
#define HWIO_APCS_L3U07_HML3_CR0_RMSK                                      0x1f
#define HWIO_APCS_L3U07_HML3_CR0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CR0_ADDR, HWIO_APCS_L3U07_HML3_CR0_RMSK)
#define HWIO_APCS_L3U07_HML3_CR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CR0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_CR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_CR0_ADDR,v)
#define HWIO_APCS_L3U07_HML3_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_CR0_ADDR,m,v,HWIO_APCS_L3U07_HML3_CR0_IN)
#define HWIO_APCS_L3U07_HML3_CR0_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U07_HML3_CR0_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U07_HML3_CR0_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U07_HML3_CR0_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U07_HML3_CR0_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U07_HML3_CR0_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U07_HML3_CR0_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U07_HML3_CR0_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U07_HML3_CR0_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U07_HML3_CR0_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U07_HML3_CR1_ADDR                                (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00005300)
#define HWIO_APCS_L3U07_HML3_CR1_OFFS                                (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00005300)
#define HWIO_APCS_L3U07_HML3_CR1_RMSK                                      0x1f
#define HWIO_APCS_L3U07_HML3_CR1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CR1_ADDR, HWIO_APCS_L3U07_HML3_CR1_RMSK)
#define HWIO_APCS_L3U07_HML3_CR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CR1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_CR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_CR1_ADDR,v)
#define HWIO_APCS_L3U07_HML3_CR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_CR1_ADDR,m,v,HWIO_APCS_L3U07_HML3_CR1_IN)
#define HWIO_APCS_L3U07_HML3_CR1_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U07_HML3_CR1_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U07_HML3_CR1_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U07_HML3_CR1_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U07_HML3_CR1_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U07_HML3_CR1_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U07_HML3_CR1_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U07_HML3_CR1_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U07_HML3_CR1_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U07_HML3_CR1_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U07_HML3_CRA_ADDR                                (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00007020)
#define HWIO_APCS_L3U07_HML3_CRA_OFFS                                (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00007020)
#define HWIO_APCS_L3U07_HML3_CRA_RMSK                                0xffffc03d
#define HWIO_APCS_L3U07_HML3_CRA_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CRA_ADDR, HWIO_APCS_L3U07_HML3_CRA_RMSK)
#define HWIO_APCS_L3U07_HML3_CRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CRA_ADDR, m)
#define HWIO_APCS_L3U07_HML3_CRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_CRA_ADDR,v)
#define HWIO_APCS_L3U07_HML3_CRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_CRA_ADDR,m,v,HWIO_APCS_L3U07_HML3_CRA_IN)
#define HWIO_APCS_L3U07_HML3_CRA_SPARE_BMSK                          0xe0000000
#define HWIO_APCS_L3U07_HML3_CRA_SPARE_SHFT                                0x1d
#define HWIO_APCS_L3U07_HML3_CRA_QID_ECC_BMSK                        0x10000000
#define HWIO_APCS_L3U07_HML3_CRA_QID_ECC_SHFT                              0x1c
#define HWIO_APCS_L3U07_HML3_CRA_QID_CE_SEQ_BMSK                      0x8000000
#define HWIO_APCS_L3U07_HML3_CRA_QID_CE_SEQ_SHFT                           0x1b
#define HWIO_APCS_L3U07_HML3_CRA_RD_SNP_RD_TIME_BMSK                  0x4000000
#define HWIO_APCS_L3U07_HML3_CRA_RD_SNP_RD_TIME_SHFT                       0x1a
#define HWIO_APCS_L3U07_HML3_CRA_FAPSHA_BMSK                          0x2000000
#define HWIO_APCS_L3U07_HML3_CRA_FAPSHA_SHFT                               0x19
#define HWIO_APCS_L3U07_HML3_CRA_BLOCK_TUE_BMSK                       0x1000000
#define HWIO_APCS_L3U07_HML3_CRA_BLOCK_TUE_SHFT                            0x18
#define HWIO_APCS_L3U07_HML3_CRA_SFT_CE_SEQ_BMSK                       0x800000
#define HWIO_APCS_L3U07_HML3_CRA_SFT_CE_SEQ_SHFT                           0x17
#define HWIO_APCS_L3U07_HML3_CRA_DCH_INV0_BMSK                         0x400000
#define HWIO_APCS_L3U07_HML3_CRA_DCH_INV0_SHFT                             0x16
#define HWIO_APCS_L3U07_HML3_CRA_DCH_INV1_BMSK                         0x200000
#define HWIO_APCS_L3U07_HML3_CRA_DCH_INV1_SHFT                             0x15
#define HWIO_APCS_L3U07_HML3_CRA_DETC_BMSK                             0x100000
#define HWIO_APCS_L3U07_HML3_CRA_DETC_SHFT                                 0x14
#define HWIO_APCS_L3U07_HML3_CRA_AMVSMC_BMSK                            0x80000
#define HWIO_APCS_L3U07_HML3_CRA_AMVSMC_SHFT                               0x13
#define HWIO_APCS_L3U07_HML3_CRA_DCIALL_SFT_BMSK                        0x40000
#define HWIO_APCS_L3U07_HML3_CRA_DCIALL_SFT_SHFT                           0x12
#define HWIO_APCS_L3U07_HML3_CRA_TAG_ECC_BMSK                           0x20000
#define HWIO_APCS_L3U07_HML3_CRA_TAG_ECC_SHFT                              0x11
#define HWIO_APCS_L3U07_HML3_CRA_TAG_CE_SEQ_BMSK                        0x10000
#define HWIO_APCS_L3U07_HML3_CRA_TAG_CE_SEQ_SHFT                           0x10
#define HWIO_APCS_L3U07_HML3_CRA_DATA_ECC_BMSK                           0x8000
#define HWIO_APCS_L3U07_HML3_CRA_DATA_ECC_SHFT                              0xf
#define HWIO_APCS_L3U07_HML3_CRA_ENFGECCDAT_BMSK                         0x4000
#define HWIO_APCS_L3U07_HML3_CRA_ENFGECCDAT_SHFT                            0xe
#define HWIO_APCS_L3U07_HML3_CRA_CO_REQ_TIME_BMSK                          0x30
#define HWIO_APCS_L3U07_HML3_CRA_CO_REQ_TIME_SHFT                           0x4
#define HWIO_APCS_L3U07_HML3_CRA_WR_MISS_RD_TIME_BMSK                       0x8
#define HWIO_APCS_L3U07_HML3_CRA_WR_MISS_RD_TIME_SHFT                       0x3
#define HWIO_APCS_L3U07_HML3_CRA_RD_MISS_RD_TIME_BMSK                       0x4
#define HWIO_APCS_L3U07_HML3_CRA_RD_MISS_RD_TIME_SHFT                       0x2
#define HWIO_APCS_L3U07_HML3_CRA_EARLY_RD_BMSK                              0x1
#define HWIO_APCS_L3U07_HML3_CRA_EARLY_RD_SHFT                              0x0

#define HWIO_APCS_L3U07_HML3_CRB_ADDR                                (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00007024)
#define HWIO_APCS_L3U07_HML3_CRB_OFFS                                (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00007024)
#define HWIO_APCS_L3U07_HML3_CRB_RMSK                                    0xffe0
#define HWIO_APCS_L3U07_HML3_CRB_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CRB_ADDR, HWIO_APCS_L3U07_HML3_CRB_RMSK)
#define HWIO_APCS_L3U07_HML3_CRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CRB_ADDR, m)
#define HWIO_APCS_L3U07_HML3_CRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_CRB_ADDR,v)
#define HWIO_APCS_L3U07_HML3_CRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_CRB_ADDR,m,v,HWIO_APCS_L3U07_HML3_CRB_IN)
#define HWIO_APCS_L3U07_HML3_CRB_SPARE_BMSK                              0xff80
#define HWIO_APCS_L3U07_HML3_CRB_SPARE_SHFT                                 0x7
#define HWIO_APCS_L3U07_HML3_CRB_RTY_BACKOFF_BMSK                          0x60
#define HWIO_APCS_L3U07_HML3_CRB_RTY_BACKOFF_SHFT                           0x5

#define HWIO_APCS_L3U07_HML3_CRD_ADDR                                (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000702c)
#define HWIO_APCS_L3U07_HML3_CRD_OFFS                                (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000702c)
#define HWIO_APCS_L3U07_HML3_CRD_RMSK                                   0x10001
#define HWIO_APCS_L3U07_HML3_CRD_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CRD_ADDR, HWIO_APCS_L3U07_HML3_CRD_RMSK)
#define HWIO_APCS_L3U07_HML3_CRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_CRD_ADDR, m)
#define HWIO_APCS_L3U07_HML3_CRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_CRD_ADDR,v)
#define HWIO_APCS_L3U07_HML3_CRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_CRD_ADDR,m,v,HWIO_APCS_L3U07_HML3_CRD_IN)
#define HWIO_APCS_L3U07_HML3_CRD_PL3APOS_BMSK                           0x10000
#define HWIO_APCS_L3U07_HML3_CRD_PL3APOS_SHFT                              0x10
#define HWIO_APCS_L3U07_HML3_CRD_DDCIALL_BMSK                               0x1
#define HWIO_APCS_L3U07_HML3_CRD_DDCIALL_SHFT                               0x0

#define HWIO_APCS_L3U07_HML3_DAEERR0_ADDR                            (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000324c)
#define HWIO_APCS_L3U07_HML3_DAEERR0_OFFS                            (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000324c)
#define HWIO_APCS_L3U07_HML3_DAEERR0_RMSK                               0xfffff
#define HWIO_APCS_L3U07_HML3_DAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DAEERR0_ADDR, HWIO_APCS_L3U07_HML3_DAEERR0_RMSK)
#define HWIO_APCS_L3U07_HML3_DAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DAEERR0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DAEERR0_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U07_HML3_DAEERR0_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U07_HML3_DAEERR1_ADDR                            (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000334c)
#define HWIO_APCS_L3U07_HML3_DAEERR1_OFFS                            (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000334c)
#define HWIO_APCS_L3U07_HML3_DAEERR1_RMSK                               0xfffff
#define HWIO_APCS_L3U07_HML3_DAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DAEERR1_ADDR, HWIO_APCS_L3U07_HML3_DAEERR1_RMSK)
#define HWIO_APCS_L3U07_HML3_DAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DAEERR1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DAEERR1_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U07_HML3_DAEERR1_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U07_HML3_DCRSWCR_ADDR                            (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003000)
#define HWIO_APCS_L3U07_HML3_DCRSWCR_OFFS                            (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003000)
#define HWIO_APCS_L3U07_HML3_DCRSWCR_RMSK                                 0xfff
#define HWIO_APCS_L3U07_HML3_DCRSWCR_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWCR_ADDR, HWIO_APCS_L3U07_HML3_DCRSWCR_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWCR_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_DCRSWCR_ADDR,v)
#define HWIO_APCS_L3U07_HML3_DCRSWCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_DCRSWCR_ADDR,m,v,HWIO_APCS_L3U07_HML3_DCRSWCR_IN)
#define HWIO_APCS_L3U07_HML3_DCRSWCR_SFTBID_BMSK                          0xc00
#define HWIO_APCS_L3U07_HML3_DCRSWCR_SFTBID_SHFT                            0xa
#define HWIO_APCS_L3U07_HML3_DCRSWCR_SFTPID_BMSK                          0x3f0
#define HWIO_APCS_L3U07_HML3_DCRSWCR_SFTPID_SHFT                            0x4
#define HWIO_APCS_L3U07_HML3_DCRSWCR_SPARE_BMSK                             0x8
#define HWIO_APCS_L3U07_HML3_DCRSWCR_SPARE_SHFT                             0x3
#define HWIO_APCS_L3U07_HML3_DCRSWCR_CVFS_BMSK                              0x4
#define HWIO_APCS_L3U07_HML3_DCRSWCR_CVFS_SHFT                              0x2
#define HWIO_APCS_L3U07_HML3_DCRSWCR_BYPTECC_BMSK                           0x2
#define HWIO_APCS_L3U07_HML3_DCRSWCR_BYPTECC_SHFT                           0x1
#define HWIO_APCS_L3U07_HML3_DCRSWCR_BYPDECC_BMSK                           0x1
#define HWIO_APCS_L3U07_HML3_DCRSWCR_BYPDECC_SHFT                           0x0

#define HWIO_APCS_L3U07_HML3_DCRSWDA0_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003200)
#define HWIO_APCS_L3U07_HML3_DCRSWDA0_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003200)
#define HWIO_APCS_L3U07_HML3_DCRSWDA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDA0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDA0_ADDR, HWIO_APCS_L3U07_HML3_DCRSWDA0_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWDA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDA0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWDA0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDA0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U07_HML3_DCRSWDA1_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003300)
#define HWIO_APCS_L3U07_HML3_DCRSWDA1_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003300)
#define HWIO_APCS_L3U07_HML3_DCRSWDA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDA1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDA1_ADDR, HWIO_APCS_L3U07_HML3_DCRSWDA1_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWDA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDA1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWDA1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDA1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U07_HML3_DCRSWDB0_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003204)
#define HWIO_APCS_L3U07_HML3_DCRSWDB0_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003204)
#define HWIO_APCS_L3U07_HML3_DCRSWDB0_RMSK                           0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDB0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDB0_ADDR, HWIO_APCS_L3U07_HML3_DCRSWDB0_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWDB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDB0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWDB0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDB0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U07_HML3_DCRSWDB1_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003304)
#define HWIO_APCS_L3U07_HML3_DCRSWDB1_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003304)
#define HWIO_APCS_L3U07_HML3_DCRSWDB1_RMSK                           0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDB1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDB1_ADDR, HWIO_APCS_L3U07_HML3_DCRSWDB1_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWDB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDB1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWDB1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDB1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U07_HML3_DCRSWDC0_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003208)
#define HWIO_APCS_L3U07_HML3_DCRSWDC0_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003208)
#define HWIO_APCS_L3U07_HML3_DCRSWDC0_RMSK                           0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDC0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDC0_ADDR, HWIO_APCS_L3U07_HML3_DCRSWDC0_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWDC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDC0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWDC0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDC0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U07_HML3_DCRSWDC1_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003308)
#define HWIO_APCS_L3U07_HML3_DCRSWDC1_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003308)
#define HWIO_APCS_L3U07_HML3_DCRSWDC1_RMSK                           0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDC1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDC1_ADDR, HWIO_APCS_L3U07_HML3_DCRSWDC1_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWDC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDC1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWDC1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDC1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U07_HML3_DCRSWDD0_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000320c)
#define HWIO_APCS_L3U07_HML3_DCRSWDD0_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000320c)
#define HWIO_APCS_L3U07_HML3_DCRSWDD0_RMSK                           0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDD0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDD0_ADDR, HWIO_APCS_L3U07_HML3_DCRSWDD0_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWDD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDD0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWDD0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDD0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U07_HML3_DCRSWDD1_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000330c)
#define HWIO_APCS_L3U07_HML3_DCRSWDD1_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000330c)
#define HWIO_APCS_L3U07_HML3_DCRSWDD1_RMSK                           0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDD1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDD1_ADDR, HWIO_APCS_L3U07_HML3_DCRSWDD1_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWDD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDD1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWDD1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWDD1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U07_HML3_DCRSWDE0_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003210)
#define HWIO_APCS_L3U07_HML3_DCRSWDE0_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003210)
#define HWIO_APCS_L3U07_HML3_DCRSWDE0_RMSK                              0x1ffff
#define HWIO_APCS_L3U07_HML3_DCRSWDE0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDE0_ADDR, HWIO_APCS_L3U07_HML3_DCRSWDE0_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWDE0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDE0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWDE0_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U07_HML3_DCRSWDE0_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U07_HML3_DCRSWDE0_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U07_HML3_DCRSWDE0_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U07_HML3_DCRSWDE0_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U07_HML3_DCRSWDE0_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U07_HML3_DCRSWDE1_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003310)
#define HWIO_APCS_L3U07_HML3_DCRSWDE1_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003310)
#define HWIO_APCS_L3U07_HML3_DCRSWDE1_RMSK                              0x1ffff
#define HWIO_APCS_L3U07_HML3_DCRSWDE1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDE1_ADDR, HWIO_APCS_L3U07_HML3_DCRSWDE1_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWDE1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWDE1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWDE1_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U07_HML3_DCRSWDE1_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U07_HML3_DCRSWDE1_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U07_HML3_DCRSWDE1_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U07_HML3_DCRSWDE1_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U07_HML3_DCRSWDE1_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U07_HML3_DCRSWTA0_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003218)
#define HWIO_APCS_L3U07_HML3_DCRSWTA0_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003218)
#define HWIO_APCS_L3U07_HML3_DCRSWTA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWTA0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWTA0_ADDR, HWIO_APCS_L3U07_HML3_DCRSWTA0_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWTA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWTA0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWTA0_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U07_HML3_DCRSWTA0_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U07_HML3_DCRSWTA0_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U07_HML3_DCRSWTA0_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U07_HML3_DCRSWTA1_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003318)
#define HWIO_APCS_L3U07_HML3_DCRSWTA1_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003318)
#define HWIO_APCS_L3U07_HML3_DCRSWTA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U07_HML3_DCRSWTA1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWTA1_ADDR, HWIO_APCS_L3U07_HML3_DCRSWTA1_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWTA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWTA1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWTA1_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U07_HML3_DCRSWTA1_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U07_HML3_DCRSWTA1_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U07_HML3_DCRSWTA1_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U07_HML3_DCRSWTB0_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000321c)
#define HWIO_APCS_L3U07_HML3_DCRSWTB0_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000321c)
#define HWIO_APCS_L3U07_HML3_DCRSWTB0_RMSK                           0x7fffff00
#define HWIO_APCS_L3U07_HML3_DCRSWTB0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWTB0_ADDR, HWIO_APCS_L3U07_HML3_DCRSWTB0_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWTB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWTB0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWTB0_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U07_HML3_DCRSWTB0_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U07_HML3_DCRSWTB1_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000331c)
#define HWIO_APCS_L3U07_HML3_DCRSWTB1_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000331c)
#define HWIO_APCS_L3U07_HML3_DCRSWTB1_RMSK                           0x7fffff00
#define HWIO_APCS_L3U07_HML3_DCRSWTB1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWTB1_ADDR, HWIO_APCS_L3U07_HML3_DCRSWTB1_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWTB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWTB1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWTB1_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U07_HML3_DCRSWTB1_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U07_HML3_DCRSWTC0_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003220)
#define HWIO_APCS_L3U07_HML3_DCRSWTC0_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003220)
#define HWIO_APCS_L3U07_HML3_DCRSWTC0_RMSK                              0xfffff
#define HWIO_APCS_L3U07_HML3_DCRSWTC0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWTC0_ADDR, HWIO_APCS_L3U07_HML3_DCRSWTC0_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWTC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWTC0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWTC0_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U07_HML3_DCRSWTC0_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U07_HML3_DCRSWTC1_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003320)
#define HWIO_APCS_L3U07_HML3_DCRSWTC1_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003320)
#define HWIO_APCS_L3U07_HML3_DCRSWTC1_RMSK                              0xfffff
#define HWIO_APCS_L3U07_HML3_DCRSWTC1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWTC1_ADDR, HWIO_APCS_L3U07_HML3_DCRSWTC1_RMSK)
#define HWIO_APCS_L3U07_HML3_DCRSWTC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_DCRSWTC1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_DCRSWTC1_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U07_HML3_DCRSWTC1_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U07_HML3_FAICCRA0_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00002208)
#define HWIO_APCS_L3U07_HML3_FAICCRA0_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00002208)
#define HWIO_APCS_L3U07_HML3_FAICCRA0_RMSK                            0xfffffff
#define HWIO_APCS_L3U07_HML3_FAICCRA0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICCRA0_ADDR, HWIO_APCS_L3U07_HML3_FAICCRA0_RMSK)
#define HWIO_APCS_L3U07_HML3_FAICCRA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICCRA0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_FAICCRA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_FAICCRA0_ADDR,v)
#define HWIO_APCS_L3U07_HML3_FAICCRA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_FAICCRA0_ADDR,m,v,HWIO_APCS_L3U07_HML3_FAICCRA0_IN)
#define HWIO_APCS_L3U07_HML3_FAICCRA0_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U07_HML3_FAICCRA0_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U07_HML3_FAICCRA1_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00002308)
#define HWIO_APCS_L3U07_HML3_FAICCRA1_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00002308)
#define HWIO_APCS_L3U07_HML3_FAICCRA1_RMSK                            0xfffffff
#define HWIO_APCS_L3U07_HML3_FAICCRA1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICCRA1_ADDR, HWIO_APCS_L3U07_HML3_FAICCRA1_RMSK)
#define HWIO_APCS_L3U07_HML3_FAICCRA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICCRA1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_FAICCRA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_FAICCRA1_ADDR,v)
#define HWIO_APCS_L3U07_HML3_FAICCRA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_FAICCRA1_ADDR,m,v,HWIO_APCS_L3U07_HML3_FAICCRA1_IN)
#define HWIO_APCS_L3U07_HML3_FAICCRA1_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U07_HML3_FAICCRA1_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U07_HML3_FAICCRB0_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000220c)
#define HWIO_APCS_L3U07_HML3_FAICCRB0_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000220c)
#define HWIO_APCS_L3U07_HML3_FAICCRB0_RMSK                           0xfffeffff
#define HWIO_APCS_L3U07_HML3_FAICCRB0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICCRB0_ADDR, HWIO_APCS_L3U07_HML3_FAICCRB0_RMSK)
#define HWIO_APCS_L3U07_HML3_FAICCRB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICCRB0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_FAICCRB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_FAICCRB0_ADDR,v)
#define HWIO_APCS_L3U07_HML3_FAICCRB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_FAICCRB0_ADDR,m,v,HWIO_APCS_L3U07_HML3_FAICCRB0_IN)
#define HWIO_APCS_L3U07_HML3_FAICCRB0_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U07_HML3_FAICCRB0_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U07_HML3_FAICCRB0_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U07_HML3_FAICCRB0_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U07_HML3_FAICCRB0_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U07_HML3_FAICCRB0_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U07_HML3_FAICCRB0_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U07_HML3_FAICCRB1_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000230c)
#define HWIO_APCS_L3U07_HML3_FAICCRB1_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000230c)
#define HWIO_APCS_L3U07_HML3_FAICCRB1_RMSK                           0xfffeffff
#define HWIO_APCS_L3U07_HML3_FAICCRB1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICCRB1_ADDR, HWIO_APCS_L3U07_HML3_FAICCRB1_RMSK)
#define HWIO_APCS_L3U07_HML3_FAICCRB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICCRB1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_FAICCRB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_FAICCRB1_ADDR,v)
#define HWIO_APCS_L3U07_HML3_FAICCRB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_FAICCRB1_ADDR,m,v,HWIO_APCS_L3U07_HML3_FAICCRB1_IN)
#define HWIO_APCS_L3U07_HML3_FAICCRB1_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U07_HML3_FAICCRB1_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U07_HML3_FAICCRB1_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U07_HML3_FAICCRB1_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U07_HML3_FAICCRB1_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U07_HML3_FAICCRB1_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U07_HML3_FAICCRB1_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U07_HML3_FAICCRC0_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00002210)
#define HWIO_APCS_L3U07_HML3_FAICCRC0_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00002210)
#define HWIO_APCS_L3U07_HML3_FAICCRC0_RMSK                                 0xff
#define HWIO_APCS_L3U07_HML3_FAICCRC0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICCRC0_ADDR, HWIO_APCS_L3U07_HML3_FAICCRC0_RMSK)
#define HWIO_APCS_L3U07_HML3_FAICCRC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICCRC0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_FAICCRC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_FAICCRC0_ADDR,v)
#define HWIO_APCS_L3U07_HML3_FAICCRC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_FAICCRC0_ADDR,m,v,HWIO_APCS_L3U07_HML3_FAICCRC0_IN)
#define HWIO_APCS_L3U07_HML3_FAICCRC0_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U07_HML3_FAICCRC0_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U07_HML3_FAICCRC1_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00002310)
#define HWIO_APCS_L3U07_HML3_FAICCRC1_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00002310)
#define HWIO_APCS_L3U07_HML3_FAICCRC1_RMSK                                 0xff
#define HWIO_APCS_L3U07_HML3_FAICCRC1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICCRC1_ADDR, HWIO_APCS_L3U07_HML3_FAICCRC1_RMSK)
#define HWIO_APCS_L3U07_HML3_FAICCRC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICCRC1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_FAICCRC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_FAICCRC1_ADDR,v)
#define HWIO_APCS_L3U07_HML3_FAICCRC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_FAICCRC1_ADDR,m,v,HWIO_APCS_L3U07_HML3_FAICCRC1_IN)
#define HWIO_APCS_L3U07_HML3_FAICCRC1_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U07_HML3_FAICCRC1_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U07_HML3_FAICSR0_ADDR                            (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000223c)
#define HWIO_APCS_L3U07_HML3_FAICSR0_OFFS                            (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000223c)
#define HWIO_APCS_L3U07_HML3_FAICSR0_RMSK                              0xffffff
#define HWIO_APCS_L3U07_HML3_FAICSR0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICSR0_ADDR, HWIO_APCS_L3U07_HML3_FAICSR0_RMSK)
#define HWIO_APCS_L3U07_HML3_FAICSR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICSR0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_FAICSR0_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U07_HML3_FAICSR0_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U07_HML3_FAICSR0_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U07_HML3_FAICSR0_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U07_HML3_FAICSR0_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U07_HML3_FAICSR0_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U07_HML3_FAICSR0_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U07_HML3_FAICSR0_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U07_HML3_FAICSR0_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U07_HML3_FAICSR0_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U07_HML3_FAICSR0_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U07_HML3_FAICSR0_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U07_HML3_FAICSR0_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U07_HML3_FAICSR0_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U07_HML3_FAICSR1_ADDR                            (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000233c)
#define HWIO_APCS_L3U07_HML3_FAICSR1_OFFS                            (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000233c)
#define HWIO_APCS_L3U07_HML3_FAICSR1_RMSK                              0xffffff
#define HWIO_APCS_L3U07_HML3_FAICSR1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICSR1_ADDR, HWIO_APCS_L3U07_HML3_FAICSR1_RMSK)
#define HWIO_APCS_L3U07_HML3_FAICSR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FAICSR1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_FAICSR1_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U07_HML3_FAICSR1_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U07_HML3_FAICSR1_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U07_HML3_FAICSR1_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U07_HML3_FAICSR1_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U07_HML3_FAICSR1_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U07_HML3_FAICSR1_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U07_HML3_FAICSR1_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U07_HML3_FAICSR1_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U07_HML3_FAICSR1_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U07_HML3_FAICSR1_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U07_HML3_FAICSR1_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U07_HML3_FAICSR1_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U07_HML3_FAICSR1_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U07_HML3_FUSEDATH_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000302c)
#define HWIO_APCS_L3U07_HML3_FUSEDATH_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_APCS_L3U07_HML3_FUSEDATH_RMSK                           0xffffffff
#define HWIO_APCS_L3U07_HML3_FUSEDATH_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FUSEDATH_ADDR, HWIO_APCS_L3U07_HML3_FUSEDATH_RMSK)
#define HWIO_APCS_L3U07_HML3_FUSEDATH_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FUSEDATH_ADDR, m)
#define HWIO_APCS_L3U07_HML3_FUSEDATH_FUSES_HI_BMSK                  0xffffffff
#define HWIO_APCS_L3U07_HML3_FUSEDATH_FUSES_HI_SHFT                         0x0

#define HWIO_APCS_L3U07_HML3_FUSEDATL_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003028)
#define HWIO_APCS_L3U07_HML3_FUSEDATL_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003028)
#define HWIO_APCS_L3U07_HML3_FUSEDATL_RMSK                           0xffffffff
#define HWIO_APCS_L3U07_HML3_FUSEDATL_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FUSEDATL_ADDR, HWIO_APCS_L3U07_HML3_FUSEDATL_RMSK)
#define HWIO_APCS_L3U07_HML3_FUSEDATL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FUSEDATL_ADDR, m)
#define HWIO_APCS_L3U07_HML3_FUSEDATL_FUSES_LO_BMSK                  0xffffffff
#define HWIO_APCS_L3U07_HML3_FUSEDATL_FUSES_LO_SHFT                         0x0

#define HWIO_APCS_L3U07_HML3_FUSEIDX_ADDR                            (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003024)
#define HWIO_APCS_L3U07_HML3_FUSEIDX_OFFS                            (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003024)
#define HWIO_APCS_L3U07_HML3_FUSEIDX_RMSK                                  0x3f
#define HWIO_APCS_L3U07_HML3_FUSEIDX_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FUSEIDX_ADDR, HWIO_APCS_L3U07_HML3_FUSEIDX_RMSK)
#define HWIO_APCS_L3U07_HML3_FUSEIDX_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_FUSEIDX_ADDR, m)
#define HWIO_APCS_L3U07_HML3_FUSEIDX_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_FUSEIDX_ADDR,v)
#define HWIO_APCS_L3U07_HML3_FUSEIDX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_FUSEIDX_ADDR,m,v,HWIO_APCS_L3U07_HML3_FUSEIDX_IN)
#define HWIO_APCS_L3U07_HML3_FUSEIDX_FUSE_INDEX_BMSK                       0x3f
#define HWIO_APCS_L3U07_HML3_FUSEIDX_FUSE_INDEX_SHFT                        0x0

#define HWIO_APCS_L3U07_HML3_HCRA_ADDR                               (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00005010)
#define HWIO_APCS_L3U07_HML3_HCRA_OFFS                               (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00005010)
#define HWIO_APCS_L3U07_HML3_HCRA_RMSK                               0xffffefff
#define HWIO_APCS_L3U07_HML3_HCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_HCRA_ADDR, HWIO_APCS_L3U07_HML3_HCRA_RMSK)
#define HWIO_APCS_L3U07_HML3_HCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_HCRA_ADDR, m)
#define HWIO_APCS_L3U07_HML3_HCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_HCRA_ADDR,v)
#define HWIO_APCS_L3U07_HML3_HCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_HCRA_ADDR,m,v,HWIO_APCS_L3U07_HML3_HCRA_IN)
#define HWIO_APCS_L3U07_HML3_HCRA_SPARE_BMSK                         0xf0000000
#define HWIO_APCS_L3U07_HML3_HCRA_SPARE_SHFT                               0x1c
#define HWIO_APCS_L3U07_HML3_HCRA_IGNR_CLEAN_BMSK                     0x8000000
#define HWIO_APCS_L3U07_HML3_HCRA_IGNR_CLEAN_SHFT                          0x1b
#define HWIO_APCS_L3U07_HML3_HCRA_BLK_NBSDCINV_BMSK                   0x4000000
#define HWIO_APCS_L3U07_HML3_HCRA_BLK_NBSDCINV_SHFT                        0x1a
#define HWIO_APCS_L3U07_HML3_HCRA_EN_TUE_POISON_BMSK                  0x2000000
#define HWIO_APCS_L3U07_HML3_HCRA_EN_TUE_POISON_SHFT                       0x19
#define HWIO_APCS_L3U07_HML3_HCRA_F1NPWNS_BMSK                        0x1000000
#define HWIO_APCS_L3U07_HML3_HCRA_F1NPWNS_SHFT                             0x18
#define HWIO_APCS_L3U07_HML3_HCRA_XTNDBQLF_BMSK                        0xf00000
#define HWIO_APCS_L3U07_HML3_HCRA_XTNDBQLF_SHFT                            0x14
#define HWIO_APCS_L3U07_HML3_HCRA_SVFRPC_BMSK                           0xc0000
#define HWIO_APCS_L3U07_HML3_HCRA_SVFRPC_SHFT                              0x12
#define HWIO_APCS_L3U07_HML3_HCRA_DAS64D_BMSK                           0x20000
#define HWIO_APCS_L3U07_HML3_HCRA_DAS64D_SHFT                              0x11
#define HWIO_APCS_L3U07_HML3_HCRA_FLFSRON_BMSK                          0x10000
#define HWIO_APCS_L3U07_HML3_HCRA_FLFSRON_SHFT                             0x10
#define HWIO_APCS_L3U07_HML3_HCRA_DBRABORT_BMSK                          0x8000
#define HWIO_APCS_L3U07_HML3_HCRA_DBRABORT_SHFT                             0xf
#define HWIO_APCS_L3U07_HML3_HCRA_FRDBOQD_BMSK                           0x4000
#define HWIO_APCS_L3U07_HML3_HCRA_FRDBOQD_SHFT                              0xe
#define HWIO_APCS_L3U07_HML3_HCRA_ASDAPC_BMSK                            0x2000
#define HWIO_APCS_L3U07_HML3_HCRA_ASDAPC_SHFT                               0xd
#define HWIO_APCS_L3U07_HML3_HCRA_MAX_BOQ_BUSY_BMSK                       0xf00
#define HWIO_APCS_L3U07_HML3_HCRA_MAX_BOQ_BUSY_SHFT                         0x8
#define HWIO_APCS_L3U07_HML3_HCRA_FORCE_CGC_HAZ_BMSK                       0x80
#define HWIO_APCS_L3U07_HML3_HCRA_FORCE_CGC_HAZ_SHFT                        0x7
#define HWIO_APCS_L3U07_HML3_HCRA_ADDRESS_HASH_BMSK                        0x40
#define HWIO_APCS_L3U07_HML3_HCRA_ADDRESS_HASH_SHFT                         0x6
#define HWIO_APCS_L3U07_HML3_HCRA_READ_MISS_BYP_BMSK                       0x20
#define HWIO_APCS_L3U07_HML3_HCRA_READ_MISS_BYP_SHFT                        0x5
#define HWIO_APCS_L3U07_HML3_HCRA_DATA_RET_PATH_BMSK                       0x10
#define HWIO_APCS_L3U07_HML3_HCRA_DATA_RET_PATH_SHFT                        0x4
#define HWIO_APCS_L3U07_HML3_HCRA_OUT_BNG_DIS_BMSK                          0x8
#define HWIO_APCS_L3U07_HML3_HCRA_OUT_BNG_DIS_SHFT                          0x3
#define HWIO_APCS_L3U07_HML3_HCRA_CPQDAT_DIS_BMSK                           0x4
#define HWIO_APCS_L3U07_HML3_HCRA_CPQDAT_DIS_SHFT                           0x2
#define HWIO_APCS_L3U07_HML3_HCRA_BBDRD_BMSK                                0x2
#define HWIO_APCS_L3U07_HML3_HCRA_BBDRD_SHFT                                0x1
#define HWIO_APCS_L3U07_HML3_HCRA_BBBRD_BMSK                                0x1
#define HWIO_APCS_L3U07_HML3_HCRA_BBBRD_SHFT                                0x0

#define HWIO_APCS_L3U07_HML3_HPDIV_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00005014)
#define HWIO_APCS_L3U07_HML3_HPDIV_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00005014)
#define HWIO_APCS_L3U07_HML3_HPDIV_RMSK                                 0xf000f
#define HWIO_APCS_L3U07_HML3_HPDIV_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_HPDIV_ADDR, HWIO_APCS_L3U07_HML3_HPDIV_RMSK)
#define HWIO_APCS_L3U07_HML3_HPDIV_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_HPDIV_ADDR, m)
#define HWIO_APCS_L3U07_HML3_HPDIV_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_HPDIV_ADDR,v)
#define HWIO_APCS_L3U07_HML3_HPDIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_HPDIV_ADDR,m,v,HWIO_APCS_L3U07_HML3_HPDIV_IN)
#define HWIO_APCS_L3U07_HML3_HPDIV_HPDCDP_BMSK                          0xf0000
#define HWIO_APCS_L3U07_HML3_HPDIV_HPDCDP_SHFT                             0x10
#define HWIO_APCS_L3U07_HML3_HPDIV_HPDCAP_BMSK                              0xf
#define HWIO_APCS_L3U07_HML3_HPDIV_HPDCAP_SHFT                              0x0

#define HWIO_APCS_L3U07_HML3_HSHMCTL_ADDR                            (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000705c)
#define HWIO_APCS_L3U07_HML3_HSHMCTL_OFFS                            (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000705c)
#define HWIO_APCS_L3U07_HML3_HSHMCTL_RMSK                              0x3fffff
#define HWIO_APCS_L3U07_HML3_HSHMCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_HSHMCTL_ADDR, HWIO_APCS_L3U07_HML3_HSHMCTL_RMSK)
#define HWIO_APCS_L3U07_HML3_HSHMCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_HSHMCTL_ADDR, m)
#define HWIO_APCS_L3U07_HML3_HSHMCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_HSHMCTL_ADDR,v)
#define HWIO_APCS_L3U07_HML3_HSHMCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_HSHMCTL_ADDR,m,v,HWIO_APCS_L3U07_HML3_HSHMCTL_IN)
#define HWIO_APCS_L3U07_HML3_HSHMCTL_HMASK_BMSK                        0x3fffff
#define HWIO_APCS_L3U07_HML3_HSHMCTL_HMASK_SHFT                             0x0

#define HWIO_APCS_L3U07_HML3_INJERR0_ADDR                            (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00009210)
#define HWIO_APCS_L3U07_HML3_INJERR0_OFFS                            (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00009210)
#define HWIO_APCS_L3U07_HML3_INJERR0_RMSK                                  0x1f
#define HWIO_APCS_L3U07_HML3_INJERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_INJERR0_ADDR, HWIO_APCS_L3U07_HML3_INJERR0_RMSK)
#define HWIO_APCS_L3U07_HML3_INJERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_INJERR0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_INJERR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_INJERR0_ADDR,v)
#define HWIO_APCS_L3U07_HML3_INJERR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_INJERR0_ADDR,m,v,HWIO_APCS_L3U07_HML3_INJERR0_IN)
#define HWIO_APCS_L3U07_HML3_INJERR0_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U07_HML3_INJERR0_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U07_HML3_INJERR0_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U07_HML3_INJERR0_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U07_HML3_INJERR0_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U07_HML3_INJERR0_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U07_HML3_INJERR0_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U07_HML3_INJERR0_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U07_HML3_INJERR0_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U07_HML3_INJERR0_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U07_HML3_INJERR1_ADDR                            (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00009310)
#define HWIO_APCS_L3U07_HML3_INJERR1_OFFS                            (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00009310)
#define HWIO_APCS_L3U07_HML3_INJERR1_RMSK                                  0x1f
#define HWIO_APCS_L3U07_HML3_INJERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_INJERR1_ADDR, HWIO_APCS_L3U07_HML3_INJERR1_RMSK)
#define HWIO_APCS_L3U07_HML3_INJERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_INJERR1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_INJERR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_INJERR1_ADDR,v)
#define HWIO_APCS_L3U07_HML3_INJERR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_INJERR1_ADDR,m,v,HWIO_APCS_L3U07_HML3_INJERR1_IN)
#define HWIO_APCS_L3U07_HML3_INJERR1_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U07_HML3_INJERR1_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U07_HML3_INJERR1_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U07_HML3_INJERR1_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U07_HML3_INJERR1_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U07_HML3_INJERR1_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U07_HML3_INJERR1_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U07_HML3_INJERR1_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U07_HML3_INJERR1_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U07_HML3_INJERR1_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U07_HML3_LLBCR_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00007038)
#define HWIO_APCS_L3U07_HML3_LLBCR_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00007038)
#define HWIO_APCS_L3U07_HML3_LLBCR_RMSK                              0xff00001f
#define HWIO_APCS_L3U07_HML3_LLBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_LLBCR_ADDR, HWIO_APCS_L3U07_HML3_LLBCR_RMSK)
#define HWIO_APCS_L3U07_HML3_LLBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_LLBCR_ADDR, m)
#define HWIO_APCS_L3U07_HML3_LLBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_LLBCR_ADDR,v)
#define HWIO_APCS_L3U07_HML3_LLBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_LLBCR_ADDR,m,v,HWIO_APCS_L3U07_HML3_LLBCR_IN)
#define HWIO_APCS_L3U07_HML3_LLBCR_BRKR_LVL_SPACING_BMSK             0xff000000
#define HWIO_APCS_L3U07_HML3_LLBCR_BRKR_LVL_SPACING_SHFT                   0x18
#define HWIO_APCS_L3U07_HML3_LLBCR_LIVELOCK_TTAG_BMSK                      0x18
#define HWIO_APCS_L3U07_HML3_LLBCR_LIVELOCK_TTAG_SHFT                       0x3
#define HWIO_APCS_L3U07_HML3_LLBCR_LIVELOCK_BREAK_BMSK                      0x4
#define HWIO_APCS_L3U07_HML3_LLBCR_LIVELOCK_BREAK_SHFT                      0x2
#define HWIO_APCS_L3U07_HML3_LLBCR_LIVELOCK_QUERY_D_BMSK                    0x2
#define HWIO_APCS_L3U07_HML3_LLBCR_LIVELOCK_QUERY_D_SHFT                    0x1
#define HWIO_APCS_L3U07_HML3_LLBCR_LIVELOCK_QUERY_A_BMSK                    0x1
#define HWIO_APCS_L3U07_HML3_LLBCR_LIVELOCK_QUERY_A_SHFT                    0x0

#define HWIO_APCS_L3U07_HML3_LLBQF_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000703c)
#define HWIO_APCS_L3U07_HML3_LLBQF_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000703c)
#define HWIO_APCS_L3U07_HML3_LLBQF_RMSK                              0xffffffff
#define HWIO_APCS_L3U07_HML3_LLBQF_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_LLBQF_ADDR, HWIO_APCS_L3U07_HML3_LLBQF_RMSK)
#define HWIO_APCS_L3U07_HML3_LLBQF_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_LLBQF_ADDR, m)
#define HWIO_APCS_L3U07_HML3_LLBQF_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_LLBQF_ADDR,v)
#define HWIO_APCS_L3U07_HML3_LLBQF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_LLBQF_ADDR,m,v,HWIO_APCS_L3U07_HML3_LLBQF_IN)
#define HWIO_APCS_L3U07_HML3_LLBQF_LLQ_DATA_DLY_BMSK                 0xffff0000
#define HWIO_APCS_L3U07_HML3_LLBQF_LLQ_DATA_DLY_SHFT                       0x10
#define HWIO_APCS_L3U07_HML3_LLBQF_LLQ_ADDR_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U07_HML3_LLBQF_LLQ_ADDR_DLY_SHFT                        0x0

#define HWIO_APCS_L3U07_HML3_POSCRA_ADDR                             (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00005020)
#define HWIO_APCS_L3U07_HML3_POSCRA_OFFS                             (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00005020)
#define HWIO_APCS_L3U07_HML3_POSCRA_RMSK                             0x3fffef9f
#define HWIO_APCS_L3U07_HML3_POSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_POSCRA_ADDR, HWIO_APCS_L3U07_HML3_POSCRA_RMSK)
#define HWIO_APCS_L3U07_HML3_POSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_POSCRA_ADDR, m)
#define HWIO_APCS_L3U07_HML3_POSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_POSCRA_ADDR,v)
#define HWIO_APCS_L3U07_HML3_POSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_POSCRA_ADDR,m,v,HWIO_APCS_L3U07_HML3_POSCRA_IN)
#define HWIO_APCS_L3U07_HML3_POSCRA_EN_RND_POSB_BMSK                 0x20000000
#define HWIO_APCS_L3U07_HML3_POSCRA_EN_RND_POSB_SHFT                       0x1d
#define HWIO_APCS_L3U07_HML3_POSCRA_WSRWSFD_BMSK                     0x10000000
#define HWIO_APCS_L3U07_HML3_POSCRA_WSRWSFD_SHFT                           0x1c
#define HWIO_APCS_L3U07_HML3_POSCRA_IGNORE_SNP_FILTER_BMSK            0x8000000
#define HWIO_APCS_L3U07_HML3_POSCRA_IGNORE_SNP_FILTER_SHFT                 0x1b
#define HWIO_APCS_L3U07_HML3_POSCRA_FORCE_SNP_BCAST_BMSK              0x4000000
#define HWIO_APCS_L3U07_HML3_POSCRA_FORCE_SNP_BCAST_SHFT                   0x1a
#define HWIO_APCS_L3U07_HML3_POSCRA_FORCE_BAR_RTY_BMSK                0x2000000
#define HWIO_APCS_L3U07_HML3_POSCRA_FORCE_BAR_RTY_SHFT                     0x19
#define HWIO_APCS_L3U07_HML3_POSCRA_FORCE_RSLT_BCAST_BMSK             0x1000000
#define HWIO_APCS_L3U07_HML3_POSCRA_FORCE_RSLT_BCAST_SHFT                  0x18
#define HWIO_APCS_L3U07_HML3_POSCRA_LCL_RTY_CONDITION_BMSK             0x800000
#define HWIO_APCS_L3U07_HML3_POSCRA_LCL_RTY_CONDITION_SHFT                 0x17
#define HWIO_APCS_L3U07_HML3_POSCRA_NADMBFDSB_BMSK                     0x400000
#define HWIO_APCS_L3U07_HML3_POSCRA_NADMBFDSB_SHFT                         0x16
#define HWIO_APCS_L3U07_HML3_POSCRA_FNSULGC_BMSK                       0x200000
#define HWIO_APCS_L3U07_HML3_POSCRA_FNSULGC_SHFT                           0x15
#define HWIO_APCS_L3U07_HML3_POSCRA_CNV_RTY_GLBL_CNT_BMSK              0x1f0000
#define HWIO_APCS_L3U07_HML3_POSCRA_CNV_RTY_GLBL_CNT_SHFT                  0x10
#define HWIO_APCS_L3U07_HML3_POSCRA_FORCE_LCL_RTY_GLBL_BMSK              0x8000
#define HWIO_APCS_L3U07_HML3_POSCRA_FORCE_LCL_RTY_GLBL_SHFT                 0xf
#define HWIO_APCS_L3U07_HML3_POSCRA_POS_MODE_BMSK                        0x6000
#define HWIO_APCS_L3U07_HML3_POSCRA_POS_MODE_SHFT                           0xd
#define HWIO_APCS_L3U07_HML3_POSCRA_POSQ_OLDEST_MODE_BMSK                 0x800
#define HWIO_APCS_L3U07_HML3_POSCRA_POSQ_OLDEST_MODE_SHFT                   0xb
#define HWIO_APCS_L3U07_HML3_POSCRA_RCQ_OLDEST_MODE_BMSK                  0x400
#define HWIO_APCS_L3U07_HML3_POSCRA_RCQ_OLDEST_MODE_SHFT                    0xa
#define HWIO_APCS_L3U07_HML3_POSCRA_BYP_POSQ_DIS_BMSK                     0x200
#define HWIO_APCS_L3U07_HML3_POSCRA_BYP_POSQ_DIS_SHFT                       0x9
#define HWIO_APCS_L3U07_HML3_POSCRA_BYP_SNPQ_DIS_BMSK                     0x100
#define HWIO_APCS_L3U07_HML3_POSCRA_BYP_SNPQ_DIS_SHFT                       0x8
#define HWIO_APCS_L3U07_HML3_POSCRA_BYP_RCQ_DIS_BMSK                       0x80
#define HWIO_APCS_L3U07_HML3_POSCRA_BYP_RCQ_DIS_SHFT                        0x7
#define HWIO_APCS_L3U07_HML3_POSCRA_MAX_SNOOP_CNT_BMSK                     0x1f
#define HWIO_APCS_L3U07_HML3_POSCRA_MAX_SNOOP_CNT_SHFT                      0x0

#define HWIO_APCS_L3U07_HML3_POSCRB_ADDR                             (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00005024)
#define HWIO_APCS_L3U07_HML3_POSCRB_OFFS                             (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00005024)
#define HWIO_APCS_L3U07_HML3_POSCRB_RMSK                             0xffffffff
#define HWIO_APCS_L3U07_HML3_POSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_POSCRB_ADDR, HWIO_APCS_L3U07_HML3_POSCRB_RMSK)
#define HWIO_APCS_L3U07_HML3_POSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_POSCRB_ADDR, m)
#define HWIO_APCS_L3U07_HML3_POSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_POSCRB_ADDR,v)
#define HWIO_APCS_L3U07_HML3_POSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_POSCRB_ADDR,m,v,HWIO_APCS_L3U07_HML3_POSCRB_IN)
#define HWIO_APCS_L3U07_HML3_POSCRB_PSCBL_BMSK                       0xf0000000
#define HWIO_APCS_L3U07_HML3_POSCRB_PSCBL_SHFT                             0x1c
#define HWIO_APCS_L3U07_HML3_POSCRB_PSCSDLYCR_BMSK                    0xe000000
#define HWIO_APCS_L3U07_HML3_POSCRB_PSCSDLYCR_SHFT                         0x19
#define HWIO_APCS_L3U07_HML3_POSCRB_PSCLIME_BMSK                      0x1000000
#define HWIO_APCS_L3U07_HML3_POSCRB_PSCLIME_SHFT                           0x18
#define HWIO_APCS_L3U07_HML3_POSCRB_PSCSDLYCA_BMSK                     0xc00000
#define HWIO_APCS_L3U07_HML3_POSCRB_PSCSDLYCA_SHFT                         0x16
#define HWIO_APCS_L3U07_HML3_POSCRB_PSBBL_BMSK                         0x3c0000
#define HWIO_APCS_L3U07_HML3_POSCRB_PSBBL_SHFT                             0x12
#define HWIO_APCS_L3U07_HML3_POSCRB_PSBSDLYCR_BMSK                      0x38000
#define HWIO_APCS_L3U07_HML3_POSCRB_PSBSDLYCR_SHFT                          0xf
#define HWIO_APCS_L3U07_HML3_POSCRB_PSBSDLYCA_BMSK                       0x6000
#define HWIO_APCS_L3U07_HML3_POSCRB_PSBSDLYCA_SHFT                          0xd
#define HWIO_APCS_L3U07_HML3_POSCRB_PSABL_BMSK                           0x1e00
#define HWIO_APCS_L3U07_HML3_POSCRB_PSABL_SHFT                              0x9
#define HWIO_APCS_L3U07_HML3_POSCRB_PSASDLYCR_BMSK                        0x1c0
#define HWIO_APCS_L3U07_HML3_POSCRB_PSASDLYCR_SHFT                          0x6
#define HWIO_APCS_L3U07_HML3_POSCRB_PSASDLYCA_BMSK                         0x30
#define HWIO_APCS_L3U07_HML3_POSCRB_PSASDLYCA_SHFT                          0x4
#define HWIO_APCS_L3U07_HML3_POSCRB_PNSDC_BMSK                              0xf
#define HWIO_APCS_L3U07_HML3_POSCRB_PNSDC_SHFT                              0x0

#define HWIO_APCS_L3U07_HML3_POSCRC_ADDR                             (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00007008)
#define HWIO_APCS_L3U07_HML3_POSCRC_OFFS                             (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00007008)
#define HWIO_APCS_L3U07_HML3_POSCRC_RMSK                                   0xff
#define HWIO_APCS_L3U07_HML3_POSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_POSCRC_ADDR, HWIO_APCS_L3U07_HML3_POSCRC_RMSK)
#define HWIO_APCS_L3U07_HML3_POSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_POSCRC_ADDR, m)
#define HWIO_APCS_L3U07_HML3_POSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_POSCRC_ADDR,v)
#define HWIO_APCS_L3U07_HML3_POSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_POSCRC_ADDR,m,v,HWIO_APCS_L3U07_HML3_POSCRC_IN)
#define HWIO_APCS_L3U07_HML3_POSCRC_QB_IV1_EN_BMSK                         0x80
#define HWIO_APCS_L3U07_HML3_POSCRC_QB_IV1_EN_SHFT                          0x7
#define HWIO_APCS_L3U07_HML3_POSCRC_LLBC_IV1_EN_BMSK                       0x40
#define HWIO_APCS_L3U07_HML3_POSCRC_LLBC_IV1_EN_SHFT                        0x6
#define HWIO_APCS_L3U07_HML3_POSCRC_BAR_OP_IV1_EN_BMSK                     0x20
#define HWIO_APCS_L3U07_HML3_POSCRC_BAR_OP_IV1_EN_SHFT                      0x5
#define HWIO_APCS_L3U07_HML3_POSCRC_TLBI_OP_IV1_EN_BMSK                    0x10
#define HWIO_APCS_L3U07_HML3_POSCRC_TLBI_OP_IV1_EN_SHFT                     0x4
#define HWIO_APCS_L3U07_HML3_POSCRC_QB_IV0_EN_BMSK                          0x8
#define HWIO_APCS_L3U07_HML3_POSCRC_QB_IV0_EN_SHFT                          0x3
#define HWIO_APCS_L3U07_HML3_POSCRC_LLBC_IV0_EN_BMSK                        0x4
#define HWIO_APCS_L3U07_HML3_POSCRC_LLBC_IV0_EN_SHFT                        0x2
#define HWIO_APCS_L3U07_HML3_POSCRC_BAR_OP_IV0_EN_BMSK                      0x2
#define HWIO_APCS_L3U07_HML3_POSCRC_BAR_OP_IV0_EN_SHFT                      0x1
#define HWIO_APCS_L3U07_HML3_POSCRC_TLBI_OP_IV0_EN_BMSK                     0x1
#define HWIO_APCS_L3U07_HML3_POSCRC_TLBI_OP_IV0_EN_SHFT                     0x0

#define HWIO_APCS_L3U07_HML3_POSCRD_ADDR                             (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000502c)
#define HWIO_APCS_L3U07_HML3_POSCRD_OFFS                             (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_APCS_L3U07_HML3_POSCRD_RMSK                                  0x7ff
#define HWIO_APCS_L3U07_HML3_POSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_POSCRD_ADDR, HWIO_APCS_L3U07_HML3_POSCRD_RMSK)
#define HWIO_APCS_L3U07_HML3_POSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_POSCRD_ADDR, m)
#define HWIO_APCS_L3U07_HML3_POSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_POSCRD_ADDR,v)
#define HWIO_APCS_L3U07_HML3_POSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_POSCRD_ADDR,m,v,HWIO_APCS_L3U07_HML3_POSCRD_IN)
#define HWIO_APCS_L3U07_HML3_POSCRD_SPBRCM_BMSK                           0x700
#define HWIO_APCS_L3U07_HML3_POSCRD_SPBRCM_SHFT                             0x8
#define HWIO_APCS_L3U07_HML3_POSCRD_XRDAPRP_BMSK                           0xf0
#define HWIO_APCS_L3U07_HML3_POSCRD_XRDAPRP_SHFT                            0x4
#define HWIO_APCS_L3U07_HML3_POSCRD_SPBRAC_BMSK                             0xe
#define HWIO_APCS_L3U07_HML3_POSCRD_SPBRAC_SHFT                             0x1
#define HWIO_APCS_L3U07_HML3_POSCRD_SPBRAD_BMSK                             0x1
#define HWIO_APCS_L3U07_HML3_POSCRD_SPBRAD_SHFT                             0x0

#define HWIO_APCS_L3U07_HML3_PSCRA_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00007040)
#define HWIO_APCS_L3U07_HML3_PSCRA_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00007040)
#define HWIO_APCS_L3U07_HML3_PSCRA_RMSK                                    0xff
#define HWIO_APCS_L3U07_HML3_PSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_PSCRA_ADDR, HWIO_APCS_L3U07_HML3_PSCRA_RMSK)
#define HWIO_APCS_L3U07_HML3_PSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_PSCRA_ADDR, m)
#define HWIO_APCS_L3U07_HML3_PSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_PSCRA_ADDR,v)
#define HWIO_APCS_L3U07_HML3_PSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_PSCRA_ADDR,m,v,HWIO_APCS_L3U07_HML3_PSCRA_IN)
#define HWIO_APCS_L3U07_HML3_PSCRA_SPARE2_BMSK                             0x80
#define HWIO_APCS_L3U07_HML3_PSCRA_SPARE2_SHFT                              0x7
#define HWIO_APCS_L3U07_HML3_PSCRA_DBQRHS_BMSK                             0x40
#define HWIO_APCS_L3U07_HML3_PSCRA_DBQRHS_SHFT                              0x6
#define HWIO_APCS_L3U07_HML3_PSCRA_PL3SLPIIRP_BMSK                         0x20
#define HWIO_APCS_L3U07_HML3_PSCRA_PL3SLPIIRP_SHFT                          0x5
#define HWIO_APCS_L3U07_HML3_PSCRA_EL3SLPREQ_BMSK                          0x10
#define HWIO_APCS_L3U07_HML3_PSCRA_EL3SLPREQ_SHFT                           0x4
#define HWIO_APCS_L3U07_HML3_PSCRA_EL3DCCLKG1_BMSK                          0x8
#define HWIO_APCS_L3U07_HML3_PSCRA_EL3DCCLKG1_SHFT                          0x3
#define HWIO_APCS_L3U07_HML3_PSCRA_EDCGWLLE_BMSK                            0x4
#define HWIO_APCS_L3U07_HML3_PSCRA_EDCGWLLE_SHFT                            0x2
#define HWIO_APCS_L3U07_HML3_PSCRA_EL3DCCLKG0_BMSK                          0x2
#define HWIO_APCS_L3U07_HML3_PSCRA_EL3DCCLKG0_SHFT                          0x1
#define HWIO_APCS_L3U07_HML3_PSCRA_SPARE_BMSK                               0x1
#define HWIO_APCS_L3U07_HML3_PSCRA_SPARE_SHFT                               0x0

#define HWIO_APCS_L3U07_HML3_PSCRB_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00007044)
#define HWIO_APCS_L3U07_HML3_PSCRB_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00007044)
#define HWIO_APCS_L3U07_HML3_PSCRB_RMSK                              0xffffffff
#define HWIO_APCS_L3U07_HML3_PSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_PSCRB_ADDR, HWIO_APCS_L3U07_HML3_PSCRB_RMSK)
#define HWIO_APCS_L3U07_HML3_PSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_PSCRB_ADDR, m)
#define HWIO_APCS_L3U07_HML3_PSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_PSCRB_ADDR,v)
#define HWIO_APCS_L3U07_HML3_PSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_PSCRB_ADDR,m,v,HWIO_APCS_L3U07_HML3_PSCRB_IN)
#define HWIO_APCS_L3U07_HML3_PSCRB_L3_SLPREQ_CNT_BMSK                0xffff0000
#define HWIO_APCS_L3U07_HML3_PSCRB_L3_SLPREQ_CNT_SHFT                      0x10
#define HWIO_APCS_L3U07_HML3_PSCRB_L3_CLKOFF_CNT_BMSK                    0xffff
#define HWIO_APCS_L3U07_HML3_PSCRB_L3_CLKOFF_CNT_SHFT                       0x0

#define HWIO_APCS_L3U07_HML3_PSCRC_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00005038)
#define HWIO_APCS_L3U07_HML3_PSCRC_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00005038)
#define HWIO_APCS_L3U07_HML3_PSCRC_RMSK                              0xffffffff
#define HWIO_APCS_L3U07_HML3_PSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_PSCRC_ADDR, HWIO_APCS_L3U07_HML3_PSCRC_RMSK)
#define HWIO_APCS_L3U07_HML3_PSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_PSCRC_ADDR, m)
#define HWIO_APCS_L3U07_HML3_PSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_PSCRC_ADDR,v)
#define HWIO_APCS_L3U07_HML3_PSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_PSCRC_ADDR,m,v,HWIO_APCS_L3U07_HML3_PSCRC_IN)
#define HWIO_APCS_L3U07_HML3_PSCRC_SPARE_BMSK                        0xfffc0000
#define HWIO_APCS_L3U07_HML3_PSCRC_SPARE_SHFT                              0x12
#define HWIO_APCS_L3U07_HML3_PSCRC_CLKONDCNT_BMSK                       0x3f000
#define HWIO_APCS_L3U07_HML3_PSCRC_CLKONDCNT_SHFT                           0xc
#define HWIO_APCS_L3U07_HML3_PSCRC_SPARE2_BMSK                            0xc00
#define HWIO_APCS_L3U07_HML3_PSCRC_SPARE2_SHFT                              0xa
#define HWIO_APCS_L3U07_HML3_PSCRC_L3WFDCGDCNT_BMSK                       0x3ff
#define HWIO_APCS_L3U07_HML3_PSCRC_L3WFDCGDCNT_SHFT                         0x0

#define HWIO_APCS_L3U07_HML3_PSCRD_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000503c)
#define HWIO_APCS_L3U07_HML3_PSCRD_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_APCS_L3U07_HML3_PSCRD_RMSK                               0x1ff01ff
#define HWIO_APCS_L3U07_HML3_PSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_PSCRD_ADDR, HWIO_APCS_L3U07_HML3_PSCRD_RMSK)
#define HWIO_APCS_L3U07_HML3_PSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_PSCRD_ADDR, m)
#define HWIO_APCS_L3U07_HML3_PSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_PSCRD_ADDR,v)
#define HWIO_APCS_L3U07_HML3_PSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_PSCRD_ADDR,m,v,HWIO_APCS_L3U07_HML3_PSCRD_IN)
#define HWIO_APCS_L3U07_HML3_PSCRD_DATA_REQ_WINDOW_BMSK               0x1800000
#define HWIO_APCS_L3U07_HML3_PSCRD_DATA_REQ_WINDOW_SHFT                    0x17
#define HWIO_APCS_L3U07_HML3_PSCRD_DATA_REQ_LIMIT_BMSK                 0x700000
#define HWIO_APCS_L3U07_HML3_PSCRD_DATA_REQ_LIMIT_SHFT                     0x14
#define HWIO_APCS_L3U07_HML3_PSCRD_DATA_B2BDLY_BMSK                     0xf0000
#define HWIO_APCS_L3U07_HML3_PSCRD_DATA_B2BDLY_SHFT                        0x10
#define HWIO_APCS_L3U07_HML3_PSCRD_POS_REQ_WINDOW_BMSK                    0x180
#define HWIO_APCS_L3U07_HML3_PSCRD_POS_REQ_WINDOW_SHFT                      0x7
#define HWIO_APCS_L3U07_HML3_PSCRD_POS_REQ_LIMIT_BMSK                      0x70
#define HWIO_APCS_L3U07_HML3_PSCRD_POS_REQ_LIMIT_SHFT                       0x4
#define HWIO_APCS_L3U07_HML3_PSCRD_POS_REQ_B2BDLY_BMSK                      0xf
#define HWIO_APCS_L3U07_HML3_PSCRD_POS_REQ_B2BDLY_SHFT                      0x0

#define HWIO_APCS_L3U07_HML3_RSCTL_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000b008)
#define HWIO_APCS_L3U07_HML3_RSCTL_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000b008)
#define HWIO_APCS_L3U07_HML3_RSCTL_RMSK                              0x80000fff
#define HWIO_APCS_L3U07_HML3_RSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_RSCTL_ADDR, HWIO_APCS_L3U07_HML3_RSCTL_RMSK)
#define HWIO_APCS_L3U07_HML3_RSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_RSCTL_ADDR, m)
#define HWIO_APCS_L3U07_HML3_RSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_RSCTL_ADDR,v)
#define HWIO_APCS_L3U07_HML3_RSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_RSCTL_ADDR,m,v,HWIO_APCS_L3U07_HML3_RSCTL_IN)
#define HWIO_APCS_L3U07_HML3_RSCTL_APB_NSBIT_BMSK                    0x80000000
#define HWIO_APCS_L3U07_HML3_RSCTL_APB_NSBIT_SHFT                          0x1f
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG11_BMSK                        0x800
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG11_SHFT                          0xb
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG10_BMSK                        0x400
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG10_SHFT                          0xa
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG9_BMSK                         0x200
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG9_SHFT                           0x9
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG8_BMSK                         0x100
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG8_SHFT                           0x8
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG7_BMSK                          0x80
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG7_SHFT                           0x7
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG6_BMSK                          0x40
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG6_SHFT                           0x6
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG5_BMSK                          0x20
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG5_SHFT                           0x5
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG4_BMSK                          0x10
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG4_SHFT                           0x4
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG3_BMSK                           0x8
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG3_SHFT                           0x3
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG2_BMSK                           0x4
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG2_SHFT                           0x2
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG1_BMSK                           0x2
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG1_SHFT                           0x1
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG0_BMSK                           0x1
#define HWIO_APCS_L3U07_HML3_RSCTL_EN_NS_RG0_SHFT                           0x0

#define HWIO_APCS_L3U07_HML3_SFAEERR0_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003244)
#define HWIO_APCS_L3U07_HML3_SFAEERR0_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003244)
#define HWIO_APCS_L3U07_HML3_SFAEERR0_RMSK                             0xffffff
#define HWIO_APCS_L3U07_HML3_SFAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_SFAEERR0_ADDR, HWIO_APCS_L3U07_HML3_SFAEERR0_RMSK)
#define HWIO_APCS_L3U07_HML3_SFAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_SFAEERR0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_SFAEERR0_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U07_HML3_SFAEERR0_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U07_HML3_SFAEERR1_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003344)
#define HWIO_APCS_L3U07_HML3_SFAEERR1_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003344)
#define HWIO_APCS_L3U07_HML3_SFAEERR1_RMSK                             0xffffff
#define HWIO_APCS_L3U07_HML3_SFAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_SFAEERR1_ADDR, HWIO_APCS_L3U07_HML3_SFAEERR1_RMSK)
#define HWIO_APCS_L3U07_HML3_SFAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_SFAEERR1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_SFAEERR1_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U07_HML3_SFAEERR1_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U07_HML3_SFTCR_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00005050)
#define HWIO_APCS_L3U07_HML3_SFTCR_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00005050)
#define HWIO_APCS_L3U07_HML3_SFTCR_RMSK                                 0xffff3
#define HWIO_APCS_L3U07_HML3_SFTCR_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_SFTCR_ADDR, HWIO_APCS_L3U07_HML3_SFTCR_RMSK)
#define HWIO_APCS_L3U07_HML3_SFTCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_SFTCR_ADDR, m)
#define HWIO_APCS_L3U07_HML3_SFTCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_SFTCR_ADDR,v)
#define HWIO_APCS_L3U07_HML3_SFTCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_SFTCR_ADDR,m,v,HWIO_APCS_L3U07_HML3_SFTCR_IN)
#define HWIO_APCS_L3U07_HML3_SFTCR_DISSFTPF_BMSK                        0x80000
#define HWIO_APCS_L3U07_HML3_SFTCR_DISSFTPF_SHFT                           0x13
#define HWIO_APCS_L3U07_HML3_SFTCR_ISCOQRTY_BMSK                        0x40000
#define HWIO_APCS_L3U07_HML3_SFTCR_ISCOQRTY_SHFT                           0x12
#define HWIO_APCS_L3U07_HML3_SFTCR_L2SUSP_MODE_BMSK                     0x30000
#define HWIO_APCS_L3U07_HML3_SFTCR_L2SUSP_MODE_SHFT                        0x10
#define HWIO_APCS_L3U07_HML3_SFTCR_SPARE_BMSK                            0xc000
#define HWIO_APCS_L3U07_HML3_SFTCR_SPARE_SHFT                               0xe
#define HWIO_APCS_L3U07_HML3_SFTCR_ESMPH_BMSK                            0x2000
#define HWIO_APCS_L3U07_HML3_SFTCR_ESMPH_SHFT                               0xd
#define HWIO_APCS_L3U07_HML3_SFTCR_L3DATA_IF_NS_BMSK                     0x1000
#define HWIO_APCS_L3U07_HML3_SFTCR_L3DATA_IF_NS_SHFT                        0xc
#define HWIO_APCS_L3U07_HML3_SFTCR_INTRV_IF_VLD_BMSK                      0x800
#define HWIO_APCS_L3U07_HML3_SFTCR_INTRV_IF_VLD_SHFT                        0xb
#define HWIO_APCS_L3U07_HML3_SFTCR_DGRTYCQH_BMSK                          0x400
#define HWIO_APCS_L3U07_HML3_SFTCR_DGRTYCQH_SHFT                            0xa
#define HWIO_APCS_L3U07_HML3_SFTCR_EGRTYSSH_BMSK                          0x200
#define HWIO_APCS_L3U07_HML3_SFTCR_EGRTYSSH_SHFT                            0x9
#define HWIO_APCS_L3U07_HML3_SFTCR_DORUWNP_BMSK                           0x100
#define HWIO_APCS_L3U07_HML3_SFTCR_DORUWNP_SHFT                             0x8
#define HWIO_APCS_L3U07_HML3_SFTCR_SNP_TARGET_REQ_BMSK                     0x80
#define HWIO_APCS_L3U07_HML3_SFTCR_SNP_TARGET_REQ_SHFT                      0x7
#define HWIO_APCS_L3U07_HML3_SFTCR_SNP_TARGET_UP_BMSK                      0x40
#define HWIO_APCS_L3U07_HML3_SFTCR_SNP_TARGET_UP_SHFT                       0x6
#define HWIO_APCS_L3U07_HML3_SFTCR_SNP_TARGET_RD_BMSK                      0x20
#define HWIO_APCS_L3U07_HML3_SFTCR_SNP_TARGET_RD_SHFT                       0x5
#define HWIO_APCS_L3U07_HML3_SFTCR_SNP_TARGET_WR_BMSK                      0x10
#define HWIO_APCS_L3U07_HML3_SFTCR_SNP_TARGET_WR_SHFT                       0x4
#define HWIO_APCS_L3U07_HML3_SFTCR_SFT_MODE_BMSK                            0x3
#define HWIO_APCS_L3U07_HML3_SFTCR_SFT_MODE_SHFT                            0x0

#define HWIO_APCS_L3U07_HML3_SFTPGC0_ADDR                            (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00005254)
#define HWIO_APCS_L3U07_HML3_SFTPGC0_OFFS                            (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00005254)
#define HWIO_APCS_L3U07_HML3_SFTPGC0_RMSK                                 0x707
#define HWIO_APCS_L3U07_HML3_SFTPGC0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_SFTPGC0_ADDR, HWIO_APCS_L3U07_HML3_SFTPGC0_RMSK)
#define HWIO_APCS_L3U07_HML3_SFTPGC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_SFTPGC0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_SFTPGC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_SFTPGC0_ADDR,v)
#define HWIO_APCS_L3U07_HML3_SFTPGC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_SFTPGC0_ADDR,m,v,HWIO_APCS_L3U07_HML3_SFTPGC0_IN)
#define HWIO_APCS_L3U07_HML3_SFTPGC0_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U07_HML3_SFTPGC0_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U07_HML3_SFTPGC0_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U07_HML3_SFTPGC0_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U07_HML3_SFTPGC0_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U07_HML3_SFTPGC0_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U07_HML3_SFTPGC1_ADDR                            (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00005354)
#define HWIO_APCS_L3U07_HML3_SFTPGC1_OFFS                            (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00005354)
#define HWIO_APCS_L3U07_HML3_SFTPGC1_RMSK                                 0x707
#define HWIO_APCS_L3U07_HML3_SFTPGC1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_SFTPGC1_ADDR, HWIO_APCS_L3U07_HML3_SFTPGC1_RMSK)
#define HWIO_APCS_L3U07_HML3_SFTPGC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_SFTPGC1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_SFTPGC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_SFTPGC1_ADDR,v)
#define HWIO_APCS_L3U07_HML3_SFTPGC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_SFTPGC1_ADDR,m,v,HWIO_APCS_L3U07_HML3_SFTPGC1_IN)
#define HWIO_APCS_L3U07_HML3_SFTPGC1_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U07_HML3_SFTPGC1_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U07_HML3_SFTPGC1_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U07_HML3_SFTPGC1_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U07_HML3_SFTPGC1_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U07_HML3_SFTPGC1_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U07_HML3_TAEERR0_ADDR                            (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003240)
#define HWIO_APCS_L3U07_HML3_TAEERR0_OFFS                            (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003240)
#define HWIO_APCS_L3U07_HML3_TAEERR0_RMSK                            0xc00003ff
#define HWIO_APCS_L3U07_HML3_TAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_TAEERR0_ADDR, HWIO_APCS_L3U07_HML3_TAEERR0_RMSK)
#define HWIO_APCS_L3U07_HML3_TAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_TAEERR0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_TAEERR0_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U07_HML3_TAEERR0_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U07_HML3_TAEERR0_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U07_HML3_TAEERR0_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U07_HML3_TAEERR1_ADDR                            (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00003340)
#define HWIO_APCS_L3U07_HML3_TAEERR1_OFFS                            (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00003340)
#define HWIO_APCS_L3U07_HML3_TAEERR1_RMSK                            0xc00003ff
#define HWIO_APCS_L3U07_HML3_TAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_TAEERR1_ADDR, HWIO_APCS_L3U07_HML3_TAEERR1_RMSK)
#define HWIO_APCS_L3U07_HML3_TAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_TAEERR1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_TAEERR1_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U07_HML3_TAEERR1_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U07_HML3_TAEERR1_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U07_HML3_TAEERR1_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U07_HML3_WDCR0_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00006208)
#define HWIO_APCS_L3U07_HML3_WDCR0_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00006208)
#define HWIO_APCS_L3U07_HML3_WDCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U07_HML3_WDCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_WDCR0_ADDR, HWIO_APCS_L3U07_HML3_WDCR0_RMSK)
#define HWIO_APCS_L3U07_HML3_WDCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_WDCR0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_WDCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_WDCR0_ADDR,v)
#define HWIO_APCS_L3U07_HML3_WDCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_WDCR0_ADDR,m,v,HWIO_APCS_L3U07_HML3_WDCR0_IN)
#define HWIO_APCS_L3U07_HML3_WDCR0_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U07_HML3_WDCR0_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U07_HML3_WDCR1_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00006308)
#define HWIO_APCS_L3U07_HML3_WDCR1_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00006308)
#define HWIO_APCS_L3U07_HML3_WDCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U07_HML3_WDCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_WDCR1_ADDR, HWIO_APCS_L3U07_HML3_WDCR1_RMSK)
#define HWIO_APCS_L3U07_HML3_WDCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_WDCR1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_WDCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_WDCR1_ADDR,v)
#define HWIO_APCS_L3U07_HML3_WDCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_WDCR1_ADDR,m,v,HWIO_APCS_L3U07_HML3_WDCR1_IN)
#define HWIO_APCS_L3U07_HML3_WDCR1_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U07_HML3_WDCR1_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U07_HML3_WMCR0_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000620c)
#define HWIO_APCS_L3U07_HML3_WMCR0_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000620c)
#define HWIO_APCS_L3U07_HML3_WMCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U07_HML3_WMCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_WMCR0_ADDR, HWIO_APCS_L3U07_HML3_WMCR0_RMSK)
#define HWIO_APCS_L3U07_HML3_WMCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_WMCR0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_WMCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_WMCR0_ADDR,v)
#define HWIO_APCS_L3U07_HML3_WMCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_WMCR0_ADDR,m,v,HWIO_APCS_L3U07_HML3_WMCR0_IN)
#define HWIO_APCS_L3U07_HML3_WMCR0_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U07_HML3_WMCR0_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U07_HML3_WMCR1_ADDR                              (APCS_L3U07_HML3_CFG_REG_BASE      + 0x0000630c)
#define HWIO_APCS_L3U07_HML3_WMCR1_OFFS                              (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x0000630c)
#define HWIO_APCS_L3U07_HML3_WMCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U07_HML3_WMCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_WMCR1_ADDR, HWIO_APCS_L3U07_HML3_WMCR1_RMSK)
#define HWIO_APCS_L3U07_HML3_WMCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_WMCR1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_WMCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_WMCR1_ADDR,v)
#define HWIO_APCS_L3U07_HML3_WMCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_WMCR1_ADDR,m,v,HWIO_APCS_L3U07_HML3_WMCR1_IN)
#define HWIO_APCS_L3U07_HML3_WMCR1_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U07_HML3_WMCR1_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U07_HML3_TCMAACA0_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00002200)
#define HWIO_APCS_L3U07_HML3_TCMAACA0_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00002200)
#define HWIO_APCS_L3U07_HML3_TCMAACA0_RMSK                           0xff000000
#define HWIO_APCS_L3U07_HML3_TCMAACA0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_TCMAACA0_ADDR, HWIO_APCS_L3U07_HML3_TCMAACA0_RMSK)
#define HWIO_APCS_L3U07_HML3_TCMAACA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_TCMAACA0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_TCMAACA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_TCMAACA0_ADDR,v)
#define HWIO_APCS_L3U07_HML3_TCMAACA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_TCMAACA0_ADDR,m,v,HWIO_APCS_L3U07_HML3_TCMAACA0_IN)
#define HWIO_APCS_L3U07_HML3_TCMAACA0_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U07_HML3_TCMAACA0_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U07_HML3_TCMAACA0_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U07_HML3_TCMAACA0_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U07_HML3_TCMAACB0_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00002204)
#define HWIO_APCS_L3U07_HML3_TCMAACB0_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00002204)
#define HWIO_APCS_L3U07_HML3_TCMAACB0_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U07_HML3_TCMAACB0_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_TCMAACB0_ADDR, HWIO_APCS_L3U07_HML3_TCMAACB0_RMSK)
#define HWIO_APCS_L3U07_HML3_TCMAACB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_TCMAACB0_ADDR, m)
#define HWIO_APCS_L3U07_HML3_TCMAACB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_TCMAACB0_ADDR,v)
#define HWIO_APCS_L3U07_HML3_TCMAACB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_TCMAACB0_ADDR,m,v,HWIO_APCS_L3U07_HML3_TCMAACB0_IN)
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U07_HML3_TCMAACB0_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U07_HML3_TCMAACA1_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00002300)
#define HWIO_APCS_L3U07_HML3_TCMAACA1_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00002300)
#define HWIO_APCS_L3U07_HML3_TCMAACA1_RMSK                           0xff000000
#define HWIO_APCS_L3U07_HML3_TCMAACA1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_TCMAACA1_ADDR, HWIO_APCS_L3U07_HML3_TCMAACA1_RMSK)
#define HWIO_APCS_L3U07_HML3_TCMAACA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_TCMAACA1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_TCMAACA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_TCMAACA1_ADDR,v)
#define HWIO_APCS_L3U07_HML3_TCMAACA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_TCMAACA1_ADDR,m,v,HWIO_APCS_L3U07_HML3_TCMAACA1_IN)
#define HWIO_APCS_L3U07_HML3_TCMAACA1_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U07_HML3_TCMAACA1_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U07_HML3_TCMAACA1_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U07_HML3_TCMAACA1_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U07_HML3_TCMAACB1_ADDR                           (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00002304)
#define HWIO_APCS_L3U07_HML3_TCMAACB1_OFFS                           (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00002304)
#define HWIO_APCS_L3U07_HML3_TCMAACB1_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U07_HML3_TCMAACB1_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_TCMAACB1_ADDR, HWIO_APCS_L3U07_HML3_TCMAACB1_RMSK)
#define HWIO_APCS_L3U07_HML3_TCMAACB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_TCMAACB1_ADDR, m)
#define HWIO_APCS_L3U07_HML3_TCMAACB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_TCMAACB1_ADDR,v)
#define HWIO_APCS_L3U07_HML3_TCMAACB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_TCMAACB1_ADDR,m,v,HWIO_APCS_L3U07_HML3_TCMAACB1_IN)
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U07_HML3_TCMAACB1_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U07_HML3_QBCR_ADDR                               (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00007070)
#define HWIO_APCS_L3U07_HML3_QBCR_OFFS                               (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00007070)
#define HWIO_APCS_L3U07_HML3_QBCR_RMSK                               0xc003ffff
#define HWIO_APCS_L3U07_HML3_QBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_QBCR_ADDR, HWIO_APCS_L3U07_HML3_QBCR_RMSK)
#define HWIO_APCS_L3U07_HML3_QBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_QBCR_ADDR, m)
#define HWIO_APCS_L3U07_HML3_QBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_QBCR_ADDR,v)
#define HWIO_APCS_L3U07_HML3_QBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_QBCR_ADDR,m,v,HWIO_APCS_L3U07_HML3_QBCR_IN)
#define HWIO_APCS_L3U07_HML3_QBCR_QB_TTAG_BMSK                       0xc0000000
#define HWIO_APCS_L3U07_HML3_QBCR_QB_TTAG_SHFT                             0x1e
#define HWIO_APCS_L3U07_HML3_QBCR_BOQ_QB_THRES_BMSK                     0x30000
#define HWIO_APCS_L3U07_HML3_QBCR_BOQ_QB_THRES_SHFT                        0x10
#define HWIO_APCS_L3U07_HML3_QBCR_QOSBEACON_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U07_HML3_QBCR_QOSBEACON_DLY_SHFT                        0x0

#define HWIO_APCS_L3U07_HML3_QCCMCR_ADDR                             (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00004050)
#define HWIO_APCS_L3U07_HML3_QCCMCR_OFFS                             (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00004050)
#define HWIO_APCS_L3U07_HML3_QCCMCR_RMSK                                    0x3
#define HWIO_APCS_L3U07_HML3_QCCMCR_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_QCCMCR_ADDR, HWIO_APCS_L3U07_HML3_QCCMCR_RMSK)
#define HWIO_APCS_L3U07_HML3_QCCMCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_QCCMCR_ADDR, m)
#define HWIO_APCS_L3U07_HML3_QCCMCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_QCCMCR_ADDR,v)
#define HWIO_APCS_L3U07_HML3_QCCMCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_QCCMCR_ADDR,m,v,HWIO_APCS_L3U07_HML3_QCCMCR_IN)
#define HWIO_APCS_L3U07_HML3_QCCMCR_CCMC_SS_BMSK                            0x2
#define HWIO_APCS_L3U07_HML3_QCCMCR_CCMC_SS_SHFT                            0x1
#define HWIO_APCS_L3U07_HML3_QCCMCR_DSBL_CCMC_BMSK                          0x1
#define HWIO_APCS_L3U07_HML3_QCCMCR_DSBL_CCMC_SHFT                          0x0

#define HWIO_APCS_L3U07_HML3_QCCECR_ADDR                             (APCS_L3U07_HML3_CFG_REG_BASE      + 0x00004060)
#define HWIO_APCS_L3U07_HML3_QCCECR_OFFS                             (APCS_L3U07_HML3_CFG_REG_BASE_OFFS + 0x00004060)
#define HWIO_APCS_L3U07_HML3_QCCECR_RMSK                                    0x3
#define HWIO_APCS_L3U07_HML3_QCCECR_IN          \
        in_dword_masked(HWIO_APCS_L3U07_HML3_QCCECR_ADDR, HWIO_APCS_L3U07_HML3_QCCECR_RMSK)
#define HWIO_APCS_L3U07_HML3_QCCECR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U07_HML3_QCCECR_ADDR, m)
#define HWIO_APCS_L3U07_HML3_QCCECR_OUT(v)      \
        out_dword(HWIO_APCS_L3U07_HML3_QCCECR_ADDR,v)
#define HWIO_APCS_L3U07_HML3_QCCECR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U07_HML3_QCCECR_ADDR,m,v,HWIO_APCS_L3U07_HML3_QCCECR_IN)
#define HWIO_APCS_L3U07_HML3_QCCECR_UNIFIED_CCEW_BMSK                       0x2
#define HWIO_APCS_L3U07_HML3_QCCECR_UNIFIED_CCEW_SHFT                       0x1
#define HWIO_APCS_L3U07_HML3_QCCECR_DSBL_CCE_BMSK                           0x1
#define HWIO_APCS_L3U07_HML3_QCCECR_DSBL_CCE_SHFT                           0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U08_HML3_CFG
 *--------------------------------------------------------------------------*/

#define APCS_L3U08_HML3_CFG_REG_BASE                                 (HMSS_QLL_BASE      + 0x00d90000)
#define APCS_L3U08_HML3_CFG_REG_BASE_OFFS                            0x00d90000

#define HWIO_APCS_L3U08_HML3_ARYCA_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00005110)
#define HWIO_APCS_L3U08_HML3_ARYCA_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00005110)
#define HWIO_APCS_L3U08_HML3_ARYCA_RMSK                              0xffffffff
#define HWIO_APCS_L3U08_HML3_ARYCA_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_ARYCA_ADDR, HWIO_APCS_L3U08_HML3_ARYCA_RMSK)
#define HWIO_APCS_L3U08_HML3_ARYCA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_ARYCA_ADDR, m)
#define HWIO_APCS_L3U08_HML3_ARYCA_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_ARYCA_ADDR,v)
#define HWIO_APCS_L3U08_HML3_ARYCA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_ARYCA_ADDR,m,v,HWIO_APCS_L3U08_HML3_ARYCA_IN)
#define HWIO_APCS_L3U08_HML3_ARYCA_DPWCALT_BMSK                      0xff000000
#define HWIO_APCS_L3U08_HML3_ARYCA_DPWCALT_SHFT                            0x18
#define HWIO_APCS_L3U08_HML3_ARYCA_DPWCDFLT_BMSK                       0xff0000
#define HWIO_APCS_L3U08_HML3_ARYCA_DPWCDFLT_SHFT                           0x10
#define HWIO_APCS_L3U08_HML3_ARYCA_DPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U08_HML3_ARYCA_DPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U08_HML3_ARYCA_DPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U08_HML3_ARYCA_DPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U08_HML3_ARYCB_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00005114)
#define HWIO_APCS_L3U08_HML3_ARYCB_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00005114)
#define HWIO_APCS_L3U08_HML3_ARYCB_RMSK                              0xffffffff
#define HWIO_APCS_L3U08_HML3_ARYCB_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_ARYCB_ADDR, HWIO_APCS_L3U08_HML3_ARYCB_RMSK)
#define HWIO_APCS_L3U08_HML3_ARYCB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_ARYCB_ADDR, m)
#define HWIO_APCS_L3U08_HML3_ARYCB_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_ARYCB_ADDR,v)
#define HWIO_APCS_L3U08_HML3_ARYCB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_ARYCB_ADDR,m,v,HWIO_APCS_L3U08_HML3_ARYCB_IN)
#define HWIO_APCS_L3U08_HML3_ARYCB_APAUSEDLY_BMSK                    0xff000000
#define HWIO_APCS_L3U08_HML3_ARYCB_APAUSEDLY_SHFT                          0x18
#define HWIO_APCS_L3U08_HML3_ARYCB_DPRAALT_BMSK                        0xf00000
#define HWIO_APCS_L3U08_HML3_ARYCB_DPRAALT_SHFT                            0x14
#define HWIO_APCS_L3U08_HML3_ARYCB_DPRADFLT_BMSK                        0xf0000
#define HWIO_APCS_L3U08_HML3_ARYCB_DPRADFLT_SHFT                           0x10
#define HWIO_APCS_L3U08_HML3_ARYCB_TPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U08_HML3_ARYCB_TPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U08_HML3_ARYCB_TPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U08_HML3_ARYCB_TPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U08_HML3_ARYCC_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00005118)
#define HWIO_APCS_L3U08_HML3_ARYCC_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00005118)
#define HWIO_APCS_L3U08_HML3_ARYCC_RMSK                                     0x7
#define HWIO_APCS_L3U08_HML3_ARYCC_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_ARYCC_ADDR, HWIO_APCS_L3U08_HML3_ARYCC_RMSK)
#define HWIO_APCS_L3U08_HML3_ARYCC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_ARYCC_ADDR, m)
#define HWIO_APCS_L3U08_HML3_ARYCC_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_ARYCC_ADDR,v)
#define HWIO_APCS_L3U08_HML3_ARYCC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_ARYCC_ADDR,m,v,HWIO_APCS_L3U08_HML3_ARYCC_IN)
#define HWIO_APCS_L3U08_HML3_ARYCC_DALARY_BMSK                              0x7
#define HWIO_APCS_L3U08_HML3_ARYCC_DALARY_SHFT                              0x0

#define HWIO_APCS_L3U08_HML3_ASTCA0_ADDR                             (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00006210)
#define HWIO_APCS_L3U08_HML3_ASTCA0_OFFS                             (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00006210)
#define HWIO_APCS_L3U08_HML3_ASTCA0_RMSK                             0xffffffff
#define HWIO_APCS_L3U08_HML3_ASTCA0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_ASTCA0_ADDR, HWIO_APCS_L3U08_HML3_ASTCA0_RMSK)
#define HWIO_APCS_L3U08_HML3_ASTCA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_ASTCA0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_ASTCA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_ASTCA0_ADDR,v)
#define HWIO_APCS_L3U08_HML3_ASTCA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_ASTCA0_ADDR,m,v,HWIO_APCS_L3U08_HML3_ASTCA0_IN)
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U08_HML3_ASTCA0_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U08_HML3_ASTCA0_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U08_HML3_ASTCA0_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U08_HML3_ASTCA0_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U08_HML3_ASTCA0_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U08_HML3_ASTCA0_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U08_HML3_ASTCA0_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U08_HML3_ASTCA0_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U08_HML3_ASTCA0_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U08_HML3_ASTCA1_ADDR                             (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00006310)
#define HWIO_APCS_L3U08_HML3_ASTCA1_OFFS                             (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00006310)
#define HWIO_APCS_L3U08_HML3_ASTCA1_RMSK                             0xffffffff
#define HWIO_APCS_L3U08_HML3_ASTCA1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_ASTCA1_ADDR, HWIO_APCS_L3U08_HML3_ASTCA1_RMSK)
#define HWIO_APCS_L3U08_HML3_ASTCA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_ASTCA1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_ASTCA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_ASTCA1_ADDR,v)
#define HWIO_APCS_L3U08_HML3_ASTCA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_ASTCA1_ADDR,m,v,HWIO_APCS_L3U08_HML3_ASTCA1_IN)
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U08_HML3_ASTCA1_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U08_HML3_ASTCA1_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U08_HML3_ASTCA1_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U08_HML3_ASTCA1_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U08_HML3_ASTCA1_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U08_HML3_ASTCA1_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U08_HML3_ASTCA1_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U08_HML3_ASTCA1_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U08_HML3_ASTCA1_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U08_HML3_ASTCB0_ADDR                             (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00006214)
#define HWIO_APCS_L3U08_HML3_ASTCB0_OFFS                             (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00006214)
#define HWIO_APCS_L3U08_HML3_ASTCB0_RMSK                                  0xfff
#define HWIO_APCS_L3U08_HML3_ASTCB0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_ASTCB0_ADDR, HWIO_APCS_L3U08_HML3_ASTCB0_RMSK)
#define HWIO_APCS_L3U08_HML3_ASTCB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_ASTCB0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_ASTCB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_ASTCB0_ADDR,v)
#define HWIO_APCS_L3U08_HML3_ASTCB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_ASTCB0_ADDR,m,v,HWIO_APCS_L3U08_HML3_ASTCB0_IN)
#define HWIO_APCS_L3U08_HML3_ASTCB0_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U08_HML3_ASTCB0_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U08_HML3_ASTCB1_ADDR                             (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00006314)
#define HWIO_APCS_L3U08_HML3_ASTCB1_OFFS                             (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00006314)
#define HWIO_APCS_L3U08_HML3_ASTCB1_RMSK                                  0xfff
#define HWIO_APCS_L3U08_HML3_ASTCB1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_ASTCB1_ADDR, HWIO_APCS_L3U08_HML3_ASTCB1_RMSK)
#define HWIO_APCS_L3U08_HML3_ASTCB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_ASTCB1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_ASTCB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_ASTCB1_ADDR,v)
#define HWIO_APCS_L3U08_HML3_ASTCB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_ASTCB1_ADDR,m,v,HWIO_APCS_L3U08_HML3_ASTCB1_IN)
#define HWIO_APCS_L3U08_HML3_ASTCB1_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U08_HML3_ASTCB1_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U08_HML3_CJSCTL_ADDR                             (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000a000)
#define HWIO_APCS_L3U08_HML3_CJSCTL_OFFS                             (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_APCS_L3U08_HML3_CJSCTL_RMSK                              0x73fff7f
#define HWIO_APCS_L3U08_HML3_CJSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CJSCTL_ADDR, HWIO_APCS_L3U08_HML3_CJSCTL_RMSK)
#define HWIO_APCS_L3U08_HML3_CJSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CJSCTL_ADDR, m)
#define HWIO_APCS_L3U08_HML3_CJSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_CJSCTL_ADDR,v)
#define HWIO_APCS_L3U08_HML3_CJSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_CJSCTL_ADDR,m,v,HWIO_APCS_L3U08_HML3_CJSCTL_IN)
#define HWIO_APCS_L3U08_HML3_CJSCTL_JTR_STOP_CNT_BMSK                 0x7000000
#define HWIO_APCS_L3U08_HML3_CJSCTL_JTR_STOP_CNT_SHFT                      0x18
#define HWIO_APCS_L3U08_HML3_CJSCTL_JTR_TRIG_CNT_BMSK                  0x3fff00
#define HWIO_APCS_L3U08_HML3_CJSCTL_JTR_TRIG_CNT_SHFT                       0x8
#define HWIO_APCS_L3U08_HML3_CJSCTL_JTR_STOP_MODE_BMSK                     0x60
#define HWIO_APCS_L3U08_HML3_CJSCTL_JTR_STOP_MODE_SHFT                      0x5
#define HWIO_APCS_L3U08_HML3_CJSCTL_JTR_RETAIN_BMSK                        0x10
#define HWIO_APCS_L3U08_HML3_CJSCTL_JTR_RETAIN_SHFT                         0x4
#define HWIO_APCS_L3U08_HML3_CJSCTL_JTR_STRT_MODE_BMSK                      0xc
#define HWIO_APCS_L3U08_HML3_CJSCTL_JTR_STRT_MODE_SHFT                      0x2
#define HWIO_APCS_L3U08_HML3_CJSCTL_JTR_SENS_RST_BMSK                       0x2
#define HWIO_APCS_L3U08_HML3_CJSCTL_JTR_SENS_RST_SHFT                       0x1
#define HWIO_APCS_L3U08_HML3_CJSCTL_JTR_SENS_EN_BMSK                        0x1
#define HWIO_APCS_L3U08_HML3_CJSCTL_JTR_SENS_EN_SHFT                        0x0

#define HWIO_APCS_L3U08_HML3_CJSD0_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000a008)
#define HWIO_APCS_L3U08_HML3_CJSD0_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_APCS_L3U08_HML3_CJSD0_RMSK                              0xffffffff
#define HWIO_APCS_L3U08_HML3_CJSD0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CJSD0_ADDR, HWIO_APCS_L3U08_HML3_CJSD0_RMSK)
#define HWIO_APCS_L3U08_HML3_CJSD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CJSD0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_CJSD0_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U08_HML3_CJSD0_DATA_SHFT                                0x0

#define HWIO_APCS_L3U08_HML3_CJSD1_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000a00c)
#define HWIO_APCS_L3U08_HML3_CJSD1_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_APCS_L3U08_HML3_CJSD1_RMSK                              0xffffffff
#define HWIO_APCS_L3U08_HML3_CJSD1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CJSD1_ADDR, HWIO_APCS_L3U08_HML3_CJSD1_RMSK)
#define HWIO_APCS_L3U08_HML3_CJSD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CJSD1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_CJSD1_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U08_HML3_CJSD1_DATA_SHFT                                0x0

#define HWIO_APCS_L3U08_HML3_CJSD2_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000a010)
#define HWIO_APCS_L3U08_HML3_CJSD2_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_APCS_L3U08_HML3_CJSD2_RMSK                              0xffffffff
#define HWIO_APCS_L3U08_HML3_CJSD2_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CJSD2_ADDR, HWIO_APCS_L3U08_HML3_CJSD2_RMSK)
#define HWIO_APCS_L3U08_HML3_CJSD2_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CJSD2_ADDR, m)
#define HWIO_APCS_L3U08_HML3_CJSD2_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U08_HML3_CJSD2_DATA_SHFT                                0x0

#define HWIO_APCS_L3U08_HML3_CJSD3_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000a014)
#define HWIO_APCS_L3U08_HML3_CJSD3_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_APCS_L3U08_HML3_CJSD3_RMSK                              0xffffffff
#define HWIO_APCS_L3U08_HML3_CJSD3_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CJSD3_ADDR, HWIO_APCS_L3U08_HML3_CJSD3_RMSK)
#define HWIO_APCS_L3U08_HML3_CJSD3_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CJSD3_ADDR, m)
#define HWIO_APCS_L3U08_HML3_CJSD3_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U08_HML3_CJSD3_DATA_SHFT                                0x0

#define HWIO_APCS_L3U08_HML3_CJSD4_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000a018)
#define HWIO_APCS_L3U08_HML3_CJSD4_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000a018)
#define HWIO_APCS_L3U08_HML3_CJSD4_RMSK                              0xffffffff
#define HWIO_APCS_L3U08_HML3_CJSD4_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CJSD4_ADDR, HWIO_APCS_L3U08_HML3_CJSD4_RMSK)
#define HWIO_APCS_L3U08_HML3_CJSD4_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CJSD4_ADDR, m)
#define HWIO_APCS_L3U08_HML3_CJSD4_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U08_HML3_CJSD4_DATA_SHFT                                0x0

#define HWIO_APCS_L3U08_HML3_CJSD5_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000a01c)
#define HWIO_APCS_L3U08_HML3_CJSD5_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000a01c)
#define HWIO_APCS_L3U08_HML3_CJSD5_RMSK                              0xffffffff
#define HWIO_APCS_L3U08_HML3_CJSD5_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CJSD5_ADDR, HWIO_APCS_L3U08_HML3_CJSD5_RMSK)
#define HWIO_APCS_L3U08_HML3_CJSD5_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CJSD5_ADDR, m)
#define HWIO_APCS_L3U08_HML3_CJSD5_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U08_HML3_CJSD5_DATA_SHFT                                0x0

#define HWIO_APCS_L3U08_HML3_CR0_ADDR                                (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00005200)
#define HWIO_APCS_L3U08_HML3_CR0_OFFS                                (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00005200)
#define HWIO_APCS_L3U08_HML3_CR0_RMSK                                      0x1f
#define HWIO_APCS_L3U08_HML3_CR0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CR0_ADDR, HWIO_APCS_L3U08_HML3_CR0_RMSK)
#define HWIO_APCS_L3U08_HML3_CR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CR0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_CR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_CR0_ADDR,v)
#define HWIO_APCS_L3U08_HML3_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_CR0_ADDR,m,v,HWIO_APCS_L3U08_HML3_CR0_IN)
#define HWIO_APCS_L3U08_HML3_CR0_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U08_HML3_CR0_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U08_HML3_CR0_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U08_HML3_CR0_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U08_HML3_CR0_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U08_HML3_CR0_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U08_HML3_CR0_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U08_HML3_CR0_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U08_HML3_CR0_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U08_HML3_CR0_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U08_HML3_CR1_ADDR                                (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00005300)
#define HWIO_APCS_L3U08_HML3_CR1_OFFS                                (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00005300)
#define HWIO_APCS_L3U08_HML3_CR1_RMSK                                      0x1f
#define HWIO_APCS_L3U08_HML3_CR1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CR1_ADDR, HWIO_APCS_L3U08_HML3_CR1_RMSK)
#define HWIO_APCS_L3U08_HML3_CR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CR1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_CR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_CR1_ADDR,v)
#define HWIO_APCS_L3U08_HML3_CR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_CR1_ADDR,m,v,HWIO_APCS_L3U08_HML3_CR1_IN)
#define HWIO_APCS_L3U08_HML3_CR1_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U08_HML3_CR1_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U08_HML3_CR1_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U08_HML3_CR1_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U08_HML3_CR1_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U08_HML3_CR1_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U08_HML3_CR1_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U08_HML3_CR1_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U08_HML3_CR1_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U08_HML3_CR1_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U08_HML3_CRA_ADDR                                (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00007020)
#define HWIO_APCS_L3U08_HML3_CRA_OFFS                                (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00007020)
#define HWIO_APCS_L3U08_HML3_CRA_RMSK                                0xffffc03d
#define HWIO_APCS_L3U08_HML3_CRA_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CRA_ADDR, HWIO_APCS_L3U08_HML3_CRA_RMSK)
#define HWIO_APCS_L3U08_HML3_CRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CRA_ADDR, m)
#define HWIO_APCS_L3U08_HML3_CRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_CRA_ADDR,v)
#define HWIO_APCS_L3U08_HML3_CRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_CRA_ADDR,m,v,HWIO_APCS_L3U08_HML3_CRA_IN)
#define HWIO_APCS_L3U08_HML3_CRA_SPARE_BMSK                          0xe0000000
#define HWIO_APCS_L3U08_HML3_CRA_SPARE_SHFT                                0x1d
#define HWIO_APCS_L3U08_HML3_CRA_QID_ECC_BMSK                        0x10000000
#define HWIO_APCS_L3U08_HML3_CRA_QID_ECC_SHFT                              0x1c
#define HWIO_APCS_L3U08_HML3_CRA_QID_CE_SEQ_BMSK                      0x8000000
#define HWIO_APCS_L3U08_HML3_CRA_QID_CE_SEQ_SHFT                           0x1b
#define HWIO_APCS_L3U08_HML3_CRA_RD_SNP_RD_TIME_BMSK                  0x4000000
#define HWIO_APCS_L3U08_HML3_CRA_RD_SNP_RD_TIME_SHFT                       0x1a
#define HWIO_APCS_L3U08_HML3_CRA_FAPSHA_BMSK                          0x2000000
#define HWIO_APCS_L3U08_HML3_CRA_FAPSHA_SHFT                               0x19
#define HWIO_APCS_L3U08_HML3_CRA_BLOCK_TUE_BMSK                       0x1000000
#define HWIO_APCS_L3U08_HML3_CRA_BLOCK_TUE_SHFT                            0x18
#define HWIO_APCS_L3U08_HML3_CRA_SFT_CE_SEQ_BMSK                       0x800000
#define HWIO_APCS_L3U08_HML3_CRA_SFT_CE_SEQ_SHFT                           0x17
#define HWIO_APCS_L3U08_HML3_CRA_DCH_INV0_BMSK                         0x400000
#define HWIO_APCS_L3U08_HML3_CRA_DCH_INV0_SHFT                             0x16
#define HWIO_APCS_L3U08_HML3_CRA_DCH_INV1_BMSK                         0x200000
#define HWIO_APCS_L3U08_HML3_CRA_DCH_INV1_SHFT                             0x15
#define HWIO_APCS_L3U08_HML3_CRA_DETC_BMSK                             0x100000
#define HWIO_APCS_L3U08_HML3_CRA_DETC_SHFT                                 0x14
#define HWIO_APCS_L3U08_HML3_CRA_AMVSMC_BMSK                            0x80000
#define HWIO_APCS_L3U08_HML3_CRA_AMVSMC_SHFT                               0x13
#define HWIO_APCS_L3U08_HML3_CRA_DCIALL_SFT_BMSK                        0x40000
#define HWIO_APCS_L3U08_HML3_CRA_DCIALL_SFT_SHFT                           0x12
#define HWIO_APCS_L3U08_HML3_CRA_TAG_ECC_BMSK                           0x20000
#define HWIO_APCS_L3U08_HML3_CRA_TAG_ECC_SHFT                              0x11
#define HWIO_APCS_L3U08_HML3_CRA_TAG_CE_SEQ_BMSK                        0x10000
#define HWIO_APCS_L3U08_HML3_CRA_TAG_CE_SEQ_SHFT                           0x10
#define HWIO_APCS_L3U08_HML3_CRA_DATA_ECC_BMSK                           0x8000
#define HWIO_APCS_L3U08_HML3_CRA_DATA_ECC_SHFT                              0xf
#define HWIO_APCS_L3U08_HML3_CRA_ENFGECCDAT_BMSK                         0x4000
#define HWIO_APCS_L3U08_HML3_CRA_ENFGECCDAT_SHFT                            0xe
#define HWIO_APCS_L3U08_HML3_CRA_CO_REQ_TIME_BMSK                          0x30
#define HWIO_APCS_L3U08_HML3_CRA_CO_REQ_TIME_SHFT                           0x4
#define HWIO_APCS_L3U08_HML3_CRA_WR_MISS_RD_TIME_BMSK                       0x8
#define HWIO_APCS_L3U08_HML3_CRA_WR_MISS_RD_TIME_SHFT                       0x3
#define HWIO_APCS_L3U08_HML3_CRA_RD_MISS_RD_TIME_BMSK                       0x4
#define HWIO_APCS_L3U08_HML3_CRA_RD_MISS_RD_TIME_SHFT                       0x2
#define HWIO_APCS_L3U08_HML3_CRA_EARLY_RD_BMSK                              0x1
#define HWIO_APCS_L3U08_HML3_CRA_EARLY_RD_SHFT                              0x0

#define HWIO_APCS_L3U08_HML3_CRB_ADDR                                (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00007024)
#define HWIO_APCS_L3U08_HML3_CRB_OFFS                                (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00007024)
#define HWIO_APCS_L3U08_HML3_CRB_RMSK                                    0xffe0
#define HWIO_APCS_L3U08_HML3_CRB_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CRB_ADDR, HWIO_APCS_L3U08_HML3_CRB_RMSK)
#define HWIO_APCS_L3U08_HML3_CRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CRB_ADDR, m)
#define HWIO_APCS_L3U08_HML3_CRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_CRB_ADDR,v)
#define HWIO_APCS_L3U08_HML3_CRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_CRB_ADDR,m,v,HWIO_APCS_L3U08_HML3_CRB_IN)
#define HWIO_APCS_L3U08_HML3_CRB_SPARE_BMSK                              0xff80
#define HWIO_APCS_L3U08_HML3_CRB_SPARE_SHFT                                 0x7
#define HWIO_APCS_L3U08_HML3_CRB_RTY_BACKOFF_BMSK                          0x60
#define HWIO_APCS_L3U08_HML3_CRB_RTY_BACKOFF_SHFT                           0x5

#define HWIO_APCS_L3U08_HML3_CRD_ADDR                                (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000702c)
#define HWIO_APCS_L3U08_HML3_CRD_OFFS                                (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000702c)
#define HWIO_APCS_L3U08_HML3_CRD_RMSK                                   0x10001
#define HWIO_APCS_L3U08_HML3_CRD_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CRD_ADDR, HWIO_APCS_L3U08_HML3_CRD_RMSK)
#define HWIO_APCS_L3U08_HML3_CRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_CRD_ADDR, m)
#define HWIO_APCS_L3U08_HML3_CRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_CRD_ADDR,v)
#define HWIO_APCS_L3U08_HML3_CRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_CRD_ADDR,m,v,HWIO_APCS_L3U08_HML3_CRD_IN)
#define HWIO_APCS_L3U08_HML3_CRD_PL3APOS_BMSK                           0x10000
#define HWIO_APCS_L3U08_HML3_CRD_PL3APOS_SHFT                              0x10
#define HWIO_APCS_L3U08_HML3_CRD_DDCIALL_BMSK                               0x1
#define HWIO_APCS_L3U08_HML3_CRD_DDCIALL_SHFT                               0x0

#define HWIO_APCS_L3U08_HML3_DAEERR0_ADDR                            (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000324c)
#define HWIO_APCS_L3U08_HML3_DAEERR0_OFFS                            (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000324c)
#define HWIO_APCS_L3U08_HML3_DAEERR0_RMSK                               0xfffff
#define HWIO_APCS_L3U08_HML3_DAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DAEERR0_ADDR, HWIO_APCS_L3U08_HML3_DAEERR0_RMSK)
#define HWIO_APCS_L3U08_HML3_DAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DAEERR0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DAEERR0_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U08_HML3_DAEERR0_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U08_HML3_DAEERR1_ADDR                            (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000334c)
#define HWIO_APCS_L3U08_HML3_DAEERR1_OFFS                            (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000334c)
#define HWIO_APCS_L3U08_HML3_DAEERR1_RMSK                               0xfffff
#define HWIO_APCS_L3U08_HML3_DAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DAEERR1_ADDR, HWIO_APCS_L3U08_HML3_DAEERR1_RMSK)
#define HWIO_APCS_L3U08_HML3_DAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DAEERR1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DAEERR1_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U08_HML3_DAEERR1_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U08_HML3_DCRSWCR_ADDR                            (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003000)
#define HWIO_APCS_L3U08_HML3_DCRSWCR_OFFS                            (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003000)
#define HWIO_APCS_L3U08_HML3_DCRSWCR_RMSK                                 0xfff
#define HWIO_APCS_L3U08_HML3_DCRSWCR_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWCR_ADDR, HWIO_APCS_L3U08_HML3_DCRSWCR_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWCR_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_DCRSWCR_ADDR,v)
#define HWIO_APCS_L3U08_HML3_DCRSWCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_DCRSWCR_ADDR,m,v,HWIO_APCS_L3U08_HML3_DCRSWCR_IN)
#define HWIO_APCS_L3U08_HML3_DCRSWCR_SFTBID_BMSK                          0xc00
#define HWIO_APCS_L3U08_HML3_DCRSWCR_SFTBID_SHFT                            0xa
#define HWIO_APCS_L3U08_HML3_DCRSWCR_SFTPID_BMSK                          0x3f0
#define HWIO_APCS_L3U08_HML3_DCRSWCR_SFTPID_SHFT                            0x4
#define HWIO_APCS_L3U08_HML3_DCRSWCR_SPARE_BMSK                             0x8
#define HWIO_APCS_L3U08_HML3_DCRSWCR_SPARE_SHFT                             0x3
#define HWIO_APCS_L3U08_HML3_DCRSWCR_CVFS_BMSK                              0x4
#define HWIO_APCS_L3U08_HML3_DCRSWCR_CVFS_SHFT                              0x2
#define HWIO_APCS_L3U08_HML3_DCRSWCR_BYPTECC_BMSK                           0x2
#define HWIO_APCS_L3U08_HML3_DCRSWCR_BYPTECC_SHFT                           0x1
#define HWIO_APCS_L3U08_HML3_DCRSWCR_BYPDECC_BMSK                           0x1
#define HWIO_APCS_L3U08_HML3_DCRSWCR_BYPDECC_SHFT                           0x0

#define HWIO_APCS_L3U08_HML3_DCRSWDA0_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003200)
#define HWIO_APCS_L3U08_HML3_DCRSWDA0_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003200)
#define HWIO_APCS_L3U08_HML3_DCRSWDA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDA0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDA0_ADDR, HWIO_APCS_L3U08_HML3_DCRSWDA0_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWDA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDA0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWDA0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDA0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U08_HML3_DCRSWDA1_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003300)
#define HWIO_APCS_L3U08_HML3_DCRSWDA1_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003300)
#define HWIO_APCS_L3U08_HML3_DCRSWDA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDA1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDA1_ADDR, HWIO_APCS_L3U08_HML3_DCRSWDA1_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWDA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDA1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWDA1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDA1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U08_HML3_DCRSWDB0_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003204)
#define HWIO_APCS_L3U08_HML3_DCRSWDB0_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003204)
#define HWIO_APCS_L3U08_HML3_DCRSWDB0_RMSK                           0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDB0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDB0_ADDR, HWIO_APCS_L3U08_HML3_DCRSWDB0_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWDB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDB0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWDB0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDB0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U08_HML3_DCRSWDB1_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003304)
#define HWIO_APCS_L3U08_HML3_DCRSWDB1_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003304)
#define HWIO_APCS_L3U08_HML3_DCRSWDB1_RMSK                           0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDB1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDB1_ADDR, HWIO_APCS_L3U08_HML3_DCRSWDB1_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWDB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDB1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWDB1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDB1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U08_HML3_DCRSWDC0_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003208)
#define HWIO_APCS_L3U08_HML3_DCRSWDC0_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003208)
#define HWIO_APCS_L3U08_HML3_DCRSWDC0_RMSK                           0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDC0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDC0_ADDR, HWIO_APCS_L3U08_HML3_DCRSWDC0_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWDC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDC0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWDC0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDC0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U08_HML3_DCRSWDC1_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003308)
#define HWIO_APCS_L3U08_HML3_DCRSWDC1_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003308)
#define HWIO_APCS_L3U08_HML3_DCRSWDC1_RMSK                           0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDC1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDC1_ADDR, HWIO_APCS_L3U08_HML3_DCRSWDC1_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWDC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDC1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWDC1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDC1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U08_HML3_DCRSWDD0_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000320c)
#define HWIO_APCS_L3U08_HML3_DCRSWDD0_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000320c)
#define HWIO_APCS_L3U08_HML3_DCRSWDD0_RMSK                           0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDD0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDD0_ADDR, HWIO_APCS_L3U08_HML3_DCRSWDD0_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWDD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDD0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWDD0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDD0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U08_HML3_DCRSWDD1_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000330c)
#define HWIO_APCS_L3U08_HML3_DCRSWDD1_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000330c)
#define HWIO_APCS_L3U08_HML3_DCRSWDD1_RMSK                           0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDD1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDD1_ADDR, HWIO_APCS_L3U08_HML3_DCRSWDD1_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWDD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDD1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWDD1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWDD1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U08_HML3_DCRSWDE0_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003210)
#define HWIO_APCS_L3U08_HML3_DCRSWDE0_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003210)
#define HWIO_APCS_L3U08_HML3_DCRSWDE0_RMSK                              0x1ffff
#define HWIO_APCS_L3U08_HML3_DCRSWDE0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDE0_ADDR, HWIO_APCS_L3U08_HML3_DCRSWDE0_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWDE0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDE0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWDE0_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U08_HML3_DCRSWDE0_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U08_HML3_DCRSWDE0_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U08_HML3_DCRSWDE0_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U08_HML3_DCRSWDE0_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U08_HML3_DCRSWDE0_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U08_HML3_DCRSWDE1_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003310)
#define HWIO_APCS_L3U08_HML3_DCRSWDE1_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003310)
#define HWIO_APCS_L3U08_HML3_DCRSWDE1_RMSK                              0x1ffff
#define HWIO_APCS_L3U08_HML3_DCRSWDE1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDE1_ADDR, HWIO_APCS_L3U08_HML3_DCRSWDE1_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWDE1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWDE1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWDE1_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U08_HML3_DCRSWDE1_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U08_HML3_DCRSWDE1_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U08_HML3_DCRSWDE1_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U08_HML3_DCRSWDE1_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U08_HML3_DCRSWDE1_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U08_HML3_DCRSWTA0_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003218)
#define HWIO_APCS_L3U08_HML3_DCRSWTA0_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003218)
#define HWIO_APCS_L3U08_HML3_DCRSWTA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWTA0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWTA0_ADDR, HWIO_APCS_L3U08_HML3_DCRSWTA0_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWTA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWTA0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWTA0_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U08_HML3_DCRSWTA0_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U08_HML3_DCRSWTA0_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U08_HML3_DCRSWTA0_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U08_HML3_DCRSWTA1_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003318)
#define HWIO_APCS_L3U08_HML3_DCRSWTA1_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003318)
#define HWIO_APCS_L3U08_HML3_DCRSWTA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U08_HML3_DCRSWTA1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWTA1_ADDR, HWIO_APCS_L3U08_HML3_DCRSWTA1_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWTA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWTA1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWTA1_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U08_HML3_DCRSWTA1_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U08_HML3_DCRSWTA1_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U08_HML3_DCRSWTA1_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U08_HML3_DCRSWTB0_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000321c)
#define HWIO_APCS_L3U08_HML3_DCRSWTB0_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000321c)
#define HWIO_APCS_L3U08_HML3_DCRSWTB0_RMSK                           0x7fffff00
#define HWIO_APCS_L3U08_HML3_DCRSWTB0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWTB0_ADDR, HWIO_APCS_L3U08_HML3_DCRSWTB0_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWTB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWTB0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWTB0_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U08_HML3_DCRSWTB0_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U08_HML3_DCRSWTB1_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000331c)
#define HWIO_APCS_L3U08_HML3_DCRSWTB1_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000331c)
#define HWIO_APCS_L3U08_HML3_DCRSWTB1_RMSK                           0x7fffff00
#define HWIO_APCS_L3U08_HML3_DCRSWTB1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWTB1_ADDR, HWIO_APCS_L3U08_HML3_DCRSWTB1_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWTB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWTB1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWTB1_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U08_HML3_DCRSWTB1_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U08_HML3_DCRSWTC0_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003220)
#define HWIO_APCS_L3U08_HML3_DCRSWTC0_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003220)
#define HWIO_APCS_L3U08_HML3_DCRSWTC0_RMSK                              0xfffff
#define HWIO_APCS_L3U08_HML3_DCRSWTC0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWTC0_ADDR, HWIO_APCS_L3U08_HML3_DCRSWTC0_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWTC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWTC0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWTC0_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U08_HML3_DCRSWTC0_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U08_HML3_DCRSWTC1_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003320)
#define HWIO_APCS_L3U08_HML3_DCRSWTC1_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003320)
#define HWIO_APCS_L3U08_HML3_DCRSWTC1_RMSK                              0xfffff
#define HWIO_APCS_L3U08_HML3_DCRSWTC1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWTC1_ADDR, HWIO_APCS_L3U08_HML3_DCRSWTC1_RMSK)
#define HWIO_APCS_L3U08_HML3_DCRSWTC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_DCRSWTC1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_DCRSWTC1_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U08_HML3_DCRSWTC1_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U08_HML3_FAICCRA0_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00002208)
#define HWIO_APCS_L3U08_HML3_FAICCRA0_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00002208)
#define HWIO_APCS_L3U08_HML3_FAICCRA0_RMSK                            0xfffffff
#define HWIO_APCS_L3U08_HML3_FAICCRA0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICCRA0_ADDR, HWIO_APCS_L3U08_HML3_FAICCRA0_RMSK)
#define HWIO_APCS_L3U08_HML3_FAICCRA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICCRA0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_FAICCRA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_FAICCRA0_ADDR,v)
#define HWIO_APCS_L3U08_HML3_FAICCRA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_FAICCRA0_ADDR,m,v,HWIO_APCS_L3U08_HML3_FAICCRA0_IN)
#define HWIO_APCS_L3U08_HML3_FAICCRA0_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U08_HML3_FAICCRA0_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U08_HML3_FAICCRA1_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00002308)
#define HWIO_APCS_L3U08_HML3_FAICCRA1_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00002308)
#define HWIO_APCS_L3U08_HML3_FAICCRA1_RMSK                            0xfffffff
#define HWIO_APCS_L3U08_HML3_FAICCRA1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICCRA1_ADDR, HWIO_APCS_L3U08_HML3_FAICCRA1_RMSK)
#define HWIO_APCS_L3U08_HML3_FAICCRA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICCRA1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_FAICCRA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_FAICCRA1_ADDR,v)
#define HWIO_APCS_L3U08_HML3_FAICCRA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_FAICCRA1_ADDR,m,v,HWIO_APCS_L3U08_HML3_FAICCRA1_IN)
#define HWIO_APCS_L3U08_HML3_FAICCRA1_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U08_HML3_FAICCRA1_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U08_HML3_FAICCRB0_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000220c)
#define HWIO_APCS_L3U08_HML3_FAICCRB0_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000220c)
#define HWIO_APCS_L3U08_HML3_FAICCRB0_RMSK                           0xfffeffff
#define HWIO_APCS_L3U08_HML3_FAICCRB0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICCRB0_ADDR, HWIO_APCS_L3U08_HML3_FAICCRB0_RMSK)
#define HWIO_APCS_L3U08_HML3_FAICCRB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICCRB0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_FAICCRB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_FAICCRB0_ADDR,v)
#define HWIO_APCS_L3U08_HML3_FAICCRB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_FAICCRB0_ADDR,m,v,HWIO_APCS_L3U08_HML3_FAICCRB0_IN)
#define HWIO_APCS_L3U08_HML3_FAICCRB0_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U08_HML3_FAICCRB0_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U08_HML3_FAICCRB0_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U08_HML3_FAICCRB0_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U08_HML3_FAICCRB0_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U08_HML3_FAICCRB0_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U08_HML3_FAICCRB0_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U08_HML3_FAICCRB1_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000230c)
#define HWIO_APCS_L3U08_HML3_FAICCRB1_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000230c)
#define HWIO_APCS_L3U08_HML3_FAICCRB1_RMSK                           0xfffeffff
#define HWIO_APCS_L3U08_HML3_FAICCRB1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICCRB1_ADDR, HWIO_APCS_L3U08_HML3_FAICCRB1_RMSK)
#define HWIO_APCS_L3U08_HML3_FAICCRB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICCRB1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_FAICCRB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_FAICCRB1_ADDR,v)
#define HWIO_APCS_L3U08_HML3_FAICCRB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_FAICCRB1_ADDR,m,v,HWIO_APCS_L3U08_HML3_FAICCRB1_IN)
#define HWIO_APCS_L3U08_HML3_FAICCRB1_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U08_HML3_FAICCRB1_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U08_HML3_FAICCRB1_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U08_HML3_FAICCRB1_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U08_HML3_FAICCRB1_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U08_HML3_FAICCRB1_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U08_HML3_FAICCRB1_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U08_HML3_FAICCRC0_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00002210)
#define HWIO_APCS_L3U08_HML3_FAICCRC0_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00002210)
#define HWIO_APCS_L3U08_HML3_FAICCRC0_RMSK                                 0xff
#define HWIO_APCS_L3U08_HML3_FAICCRC0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICCRC0_ADDR, HWIO_APCS_L3U08_HML3_FAICCRC0_RMSK)
#define HWIO_APCS_L3U08_HML3_FAICCRC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICCRC0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_FAICCRC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_FAICCRC0_ADDR,v)
#define HWIO_APCS_L3U08_HML3_FAICCRC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_FAICCRC0_ADDR,m,v,HWIO_APCS_L3U08_HML3_FAICCRC0_IN)
#define HWIO_APCS_L3U08_HML3_FAICCRC0_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U08_HML3_FAICCRC0_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U08_HML3_FAICCRC1_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00002310)
#define HWIO_APCS_L3U08_HML3_FAICCRC1_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00002310)
#define HWIO_APCS_L3U08_HML3_FAICCRC1_RMSK                                 0xff
#define HWIO_APCS_L3U08_HML3_FAICCRC1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICCRC1_ADDR, HWIO_APCS_L3U08_HML3_FAICCRC1_RMSK)
#define HWIO_APCS_L3U08_HML3_FAICCRC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICCRC1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_FAICCRC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_FAICCRC1_ADDR,v)
#define HWIO_APCS_L3U08_HML3_FAICCRC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_FAICCRC1_ADDR,m,v,HWIO_APCS_L3U08_HML3_FAICCRC1_IN)
#define HWIO_APCS_L3U08_HML3_FAICCRC1_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U08_HML3_FAICCRC1_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U08_HML3_FAICSR0_ADDR                            (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000223c)
#define HWIO_APCS_L3U08_HML3_FAICSR0_OFFS                            (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000223c)
#define HWIO_APCS_L3U08_HML3_FAICSR0_RMSK                              0xffffff
#define HWIO_APCS_L3U08_HML3_FAICSR0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICSR0_ADDR, HWIO_APCS_L3U08_HML3_FAICSR0_RMSK)
#define HWIO_APCS_L3U08_HML3_FAICSR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICSR0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_FAICSR0_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U08_HML3_FAICSR0_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U08_HML3_FAICSR0_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U08_HML3_FAICSR0_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U08_HML3_FAICSR0_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U08_HML3_FAICSR0_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U08_HML3_FAICSR0_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U08_HML3_FAICSR0_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U08_HML3_FAICSR0_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U08_HML3_FAICSR0_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U08_HML3_FAICSR0_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U08_HML3_FAICSR0_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U08_HML3_FAICSR0_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U08_HML3_FAICSR0_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U08_HML3_FAICSR1_ADDR                            (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000233c)
#define HWIO_APCS_L3U08_HML3_FAICSR1_OFFS                            (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000233c)
#define HWIO_APCS_L3U08_HML3_FAICSR1_RMSK                              0xffffff
#define HWIO_APCS_L3U08_HML3_FAICSR1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICSR1_ADDR, HWIO_APCS_L3U08_HML3_FAICSR1_RMSK)
#define HWIO_APCS_L3U08_HML3_FAICSR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FAICSR1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_FAICSR1_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U08_HML3_FAICSR1_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U08_HML3_FAICSR1_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U08_HML3_FAICSR1_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U08_HML3_FAICSR1_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U08_HML3_FAICSR1_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U08_HML3_FAICSR1_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U08_HML3_FAICSR1_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U08_HML3_FAICSR1_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U08_HML3_FAICSR1_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U08_HML3_FAICSR1_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U08_HML3_FAICSR1_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U08_HML3_FAICSR1_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U08_HML3_FAICSR1_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U08_HML3_FUSEDATH_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000302c)
#define HWIO_APCS_L3U08_HML3_FUSEDATH_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_APCS_L3U08_HML3_FUSEDATH_RMSK                           0xffffffff
#define HWIO_APCS_L3U08_HML3_FUSEDATH_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FUSEDATH_ADDR, HWIO_APCS_L3U08_HML3_FUSEDATH_RMSK)
#define HWIO_APCS_L3U08_HML3_FUSEDATH_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FUSEDATH_ADDR, m)
#define HWIO_APCS_L3U08_HML3_FUSEDATH_FUSES_HI_BMSK                  0xffffffff
#define HWIO_APCS_L3U08_HML3_FUSEDATH_FUSES_HI_SHFT                         0x0

#define HWIO_APCS_L3U08_HML3_FUSEDATL_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003028)
#define HWIO_APCS_L3U08_HML3_FUSEDATL_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003028)
#define HWIO_APCS_L3U08_HML3_FUSEDATL_RMSK                           0xffffffff
#define HWIO_APCS_L3U08_HML3_FUSEDATL_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FUSEDATL_ADDR, HWIO_APCS_L3U08_HML3_FUSEDATL_RMSK)
#define HWIO_APCS_L3U08_HML3_FUSEDATL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FUSEDATL_ADDR, m)
#define HWIO_APCS_L3U08_HML3_FUSEDATL_FUSES_LO_BMSK                  0xffffffff
#define HWIO_APCS_L3U08_HML3_FUSEDATL_FUSES_LO_SHFT                         0x0

#define HWIO_APCS_L3U08_HML3_FUSEIDX_ADDR                            (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003024)
#define HWIO_APCS_L3U08_HML3_FUSEIDX_OFFS                            (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003024)
#define HWIO_APCS_L3U08_HML3_FUSEIDX_RMSK                                  0x3f
#define HWIO_APCS_L3U08_HML3_FUSEIDX_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FUSEIDX_ADDR, HWIO_APCS_L3U08_HML3_FUSEIDX_RMSK)
#define HWIO_APCS_L3U08_HML3_FUSEIDX_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_FUSEIDX_ADDR, m)
#define HWIO_APCS_L3U08_HML3_FUSEIDX_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_FUSEIDX_ADDR,v)
#define HWIO_APCS_L3U08_HML3_FUSEIDX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_FUSEIDX_ADDR,m,v,HWIO_APCS_L3U08_HML3_FUSEIDX_IN)
#define HWIO_APCS_L3U08_HML3_FUSEIDX_FUSE_INDEX_BMSK                       0x3f
#define HWIO_APCS_L3U08_HML3_FUSEIDX_FUSE_INDEX_SHFT                        0x0

#define HWIO_APCS_L3U08_HML3_HCRA_ADDR                               (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00005010)
#define HWIO_APCS_L3U08_HML3_HCRA_OFFS                               (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00005010)
#define HWIO_APCS_L3U08_HML3_HCRA_RMSK                               0xffffefff
#define HWIO_APCS_L3U08_HML3_HCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_HCRA_ADDR, HWIO_APCS_L3U08_HML3_HCRA_RMSK)
#define HWIO_APCS_L3U08_HML3_HCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_HCRA_ADDR, m)
#define HWIO_APCS_L3U08_HML3_HCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_HCRA_ADDR,v)
#define HWIO_APCS_L3U08_HML3_HCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_HCRA_ADDR,m,v,HWIO_APCS_L3U08_HML3_HCRA_IN)
#define HWIO_APCS_L3U08_HML3_HCRA_SPARE_BMSK                         0xf0000000
#define HWIO_APCS_L3U08_HML3_HCRA_SPARE_SHFT                               0x1c
#define HWIO_APCS_L3U08_HML3_HCRA_IGNR_CLEAN_BMSK                     0x8000000
#define HWIO_APCS_L3U08_HML3_HCRA_IGNR_CLEAN_SHFT                          0x1b
#define HWIO_APCS_L3U08_HML3_HCRA_BLK_NBSDCINV_BMSK                   0x4000000
#define HWIO_APCS_L3U08_HML3_HCRA_BLK_NBSDCINV_SHFT                        0x1a
#define HWIO_APCS_L3U08_HML3_HCRA_EN_TUE_POISON_BMSK                  0x2000000
#define HWIO_APCS_L3U08_HML3_HCRA_EN_TUE_POISON_SHFT                       0x19
#define HWIO_APCS_L3U08_HML3_HCRA_F1NPWNS_BMSK                        0x1000000
#define HWIO_APCS_L3U08_HML3_HCRA_F1NPWNS_SHFT                             0x18
#define HWIO_APCS_L3U08_HML3_HCRA_XTNDBQLF_BMSK                        0xf00000
#define HWIO_APCS_L3U08_HML3_HCRA_XTNDBQLF_SHFT                            0x14
#define HWIO_APCS_L3U08_HML3_HCRA_SVFRPC_BMSK                           0xc0000
#define HWIO_APCS_L3U08_HML3_HCRA_SVFRPC_SHFT                              0x12
#define HWIO_APCS_L3U08_HML3_HCRA_DAS64D_BMSK                           0x20000
#define HWIO_APCS_L3U08_HML3_HCRA_DAS64D_SHFT                              0x11
#define HWIO_APCS_L3U08_HML3_HCRA_FLFSRON_BMSK                          0x10000
#define HWIO_APCS_L3U08_HML3_HCRA_FLFSRON_SHFT                             0x10
#define HWIO_APCS_L3U08_HML3_HCRA_DBRABORT_BMSK                          0x8000
#define HWIO_APCS_L3U08_HML3_HCRA_DBRABORT_SHFT                             0xf
#define HWIO_APCS_L3U08_HML3_HCRA_FRDBOQD_BMSK                           0x4000
#define HWIO_APCS_L3U08_HML3_HCRA_FRDBOQD_SHFT                              0xe
#define HWIO_APCS_L3U08_HML3_HCRA_ASDAPC_BMSK                            0x2000
#define HWIO_APCS_L3U08_HML3_HCRA_ASDAPC_SHFT                               0xd
#define HWIO_APCS_L3U08_HML3_HCRA_MAX_BOQ_BUSY_BMSK                       0xf00
#define HWIO_APCS_L3U08_HML3_HCRA_MAX_BOQ_BUSY_SHFT                         0x8
#define HWIO_APCS_L3U08_HML3_HCRA_FORCE_CGC_HAZ_BMSK                       0x80
#define HWIO_APCS_L3U08_HML3_HCRA_FORCE_CGC_HAZ_SHFT                        0x7
#define HWIO_APCS_L3U08_HML3_HCRA_ADDRESS_HASH_BMSK                        0x40
#define HWIO_APCS_L3U08_HML3_HCRA_ADDRESS_HASH_SHFT                         0x6
#define HWIO_APCS_L3U08_HML3_HCRA_READ_MISS_BYP_BMSK                       0x20
#define HWIO_APCS_L3U08_HML3_HCRA_READ_MISS_BYP_SHFT                        0x5
#define HWIO_APCS_L3U08_HML3_HCRA_DATA_RET_PATH_BMSK                       0x10
#define HWIO_APCS_L3U08_HML3_HCRA_DATA_RET_PATH_SHFT                        0x4
#define HWIO_APCS_L3U08_HML3_HCRA_OUT_BNG_DIS_BMSK                          0x8
#define HWIO_APCS_L3U08_HML3_HCRA_OUT_BNG_DIS_SHFT                          0x3
#define HWIO_APCS_L3U08_HML3_HCRA_CPQDAT_DIS_BMSK                           0x4
#define HWIO_APCS_L3U08_HML3_HCRA_CPQDAT_DIS_SHFT                           0x2
#define HWIO_APCS_L3U08_HML3_HCRA_BBDRD_BMSK                                0x2
#define HWIO_APCS_L3U08_HML3_HCRA_BBDRD_SHFT                                0x1
#define HWIO_APCS_L3U08_HML3_HCRA_BBBRD_BMSK                                0x1
#define HWIO_APCS_L3U08_HML3_HCRA_BBBRD_SHFT                                0x0

#define HWIO_APCS_L3U08_HML3_HPDIV_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00005014)
#define HWIO_APCS_L3U08_HML3_HPDIV_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00005014)
#define HWIO_APCS_L3U08_HML3_HPDIV_RMSK                                 0xf000f
#define HWIO_APCS_L3U08_HML3_HPDIV_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_HPDIV_ADDR, HWIO_APCS_L3U08_HML3_HPDIV_RMSK)
#define HWIO_APCS_L3U08_HML3_HPDIV_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_HPDIV_ADDR, m)
#define HWIO_APCS_L3U08_HML3_HPDIV_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_HPDIV_ADDR,v)
#define HWIO_APCS_L3U08_HML3_HPDIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_HPDIV_ADDR,m,v,HWIO_APCS_L3U08_HML3_HPDIV_IN)
#define HWIO_APCS_L3U08_HML3_HPDIV_HPDCDP_BMSK                          0xf0000
#define HWIO_APCS_L3U08_HML3_HPDIV_HPDCDP_SHFT                             0x10
#define HWIO_APCS_L3U08_HML3_HPDIV_HPDCAP_BMSK                              0xf
#define HWIO_APCS_L3U08_HML3_HPDIV_HPDCAP_SHFT                              0x0

#define HWIO_APCS_L3U08_HML3_HSHMCTL_ADDR                            (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000705c)
#define HWIO_APCS_L3U08_HML3_HSHMCTL_OFFS                            (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000705c)
#define HWIO_APCS_L3U08_HML3_HSHMCTL_RMSK                              0x3fffff
#define HWIO_APCS_L3U08_HML3_HSHMCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_HSHMCTL_ADDR, HWIO_APCS_L3U08_HML3_HSHMCTL_RMSK)
#define HWIO_APCS_L3U08_HML3_HSHMCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_HSHMCTL_ADDR, m)
#define HWIO_APCS_L3U08_HML3_HSHMCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_HSHMCTL_ADDR,v)
#define HWIO_APCS_L3U08_HML3_HSHMCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_HSHMCTL_ADDR,m,v,HWIO_APCS_L3U08_HML3_HSHMCTL_IN)
#define HWIO_APCS_L3U08_HML3_HSHMCTL_HMASK_BMSK                        0x3fffff
#define HWIO_APCS_L3U08_HML3_HSHMCTL_HMASK_SHFT                             0x0

#define HWIO_APCS_L3U08_HML3_INJERR0_ADDR                            (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00009210)
#define HWIO_APCS_L3U08_HML3_INJERR0_OFFS                            (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00009210)
#define HWIO_APCS_L3U08_HML3_INJERR0_RMSK                                  0x1f
#define HWIO_APCS_L3U08_HML3_INJERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_INJERR0_ADDR, HWIO_APCS_L3U08_HML3_INJERR0_RMSK)
#define HWIO_APCS_L3U08_HML3_INJERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_INJERR0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_INJERR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_INJERR0_ADDR,v)
#define HWIO_APCS_L3U08_HML3_INJERR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_INJERR0_ADDR,m,v,HWIO_APCS_L3U08_HML3_INJERR0_IN)
#define HWIO_APCS_L3U08_HML3_INJERR0_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U08_HML3_INJERR0_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U08_HML3_INJERR0_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U08_HML3_INJERR0_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U08_HML3_INJERR0_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U08_HML3_INJERR0_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U08_HML3_INJERR0_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U08_HML3_INJERR0_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U08_HML3_INJERR0_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U08_HML3_INJERR0_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U08_HML3_INJERR1_ADDR                            (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00009310)
#define HWIO_APCS_L3U08_HML3_INJERR1_OFFS                            (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00009310)
#define HWIO_APCS_L3U08_HML3_INJERR1_RMSK                                  0x1f
#define HWIO_APCS_L3U08_HML3_INJERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_INJERR1_ADDR, HWIO_APCS_L3U08_HML3_INJERR1_RMSK)
#define HWIO_APCS_L3U08_HML3_INJERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_INJERR1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_INJERR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_INJERR1_ADDR,v)
#define HWIO_APCS_L3U08_HML3_INJERR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_INJERR1_ADDR,m,v,HWIO_APCS_L3U08_HML3_INJERR1_IN)
#define HWIO_APCS_L3U08_HML3_INJERR1_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U08_HML3_INJERR1_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U08_HML3_INJERR1_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U08_HML3_INJERR1_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U08_HML3_INJERR1_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U08_HML3_INJERR1_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U08_HML3_INJERR1_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U08_HML3_INJERR1_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U08_HML3_INJERR1_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U08_HML3_INJERR1_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U08_HML3_LLBCR_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00007038)
#define HWIO_APCS_L3U08_HML3_LLBCR_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00007038)
#define HWIO_APCS_L3U08_HML3_LLBCR_RMSK                              0xff00001f
#define HWIO_APCS_L3U08_HML3_LLBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_LLBCR_ADDR, HWIO_APCS_L3U08_HML3_LLBCR_RMSK)
#define HWIO_APCS_L3U08_HML3_LLBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_LLBCR_ADDR, m)
#define HWIO_APCS_L3U08_HML3_LLBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_LLBCR_ADDR,v)
#define HWIO_APCS_L3U08_HML3_LLBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_LLBCR_ADDR,m,v,HWIO_APCS_L3U08_HML3_LLBCR_IN)
#define HWIO_APCS_L3U08_HML3_LLBCR_BRKR_LVL_SPACING_BMSK             0xff000000
#define HWIO_APCS_L3U08_HML3_LLBCR_BRKR_LVL_SPACING_SHFT                   0x18
#define HWIO_APCS_L3U08_HML3_LLBCR_LIVELOCK_TTAG_BMSK                      0x18
#define HWIO_APCS_L3U08_HML3_LLBCR_LIVELOCK_TTAG_SHFT                       0x3
#define HWIO_APCS_L3U08_HML3_LLBCR_LIVELOCK_BREAK_BMSK                      0x4
#define HWIO_APCS_L3U08_HML3_LLBCR_LIVELOCK_BREAK_SHFT                      0x2
#define HWIO_APCS_L3U08_HML3_LLBCR_LIVELOCK_QUERY_D_BMSK                    0x2
#define HWIO_APCS_L3U08_HML3_LLBCR_LIVELOCK_QUERY_D_SHFT                    0x1
#define HWIO_APCS_L3U08_HML3_LLBCR_LIVELOCK_QUERY_A_BMSK                    0x1
#define HWIO_APCS_L3U08_HML3_LLBCR_LIVELOCK_QUERY_A_SHFT                    0x0

#define HWIO_APCS_L3U08_HML3_LLBQF_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000703c)
#define HWIO_APCS_L3U08_HML3_LLBQF_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000703c)
#define HWIO_APCS_L3U08_HML3_LLBQF_RMSK                              0xffffffff
#define HWIO_APCS_L3U08_HML3_LLBQF_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_LLBQF_ADDR, HWIO_APCS_L3U08_HML3_LLBQF_RMSK)
#define HWIO_APCS_L3U08_HML3_LLBQF_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_LLBQF_ADDR, m)
#define HWIO_APCS_L3U08_HML3_LLBQF_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_LLBQF_ADDR,v)
#define HWIO_APCS_L3U08_HML3_LLBQF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_LLBQF_ADDR,m,v,HWIO_APCS_L3U08_HML3_LLBQF_IN)
#define HWIO_APCS_L3U08_HML3_LLBQF_LLQ_DATA_DLY_BMSK                 0xffff0000
#define HWIO_APCS_L3U08_HML3_LLBQF_LLQ_DATA_DLY_SHFT                       0x10
#define HWIO_APCS_L3U08_HML3_LLBQF_LLQ_ADDR_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U08_HML3_LLBQF_LLQ_ADDR_DLY_SHFT                        0x0

#define HWIO_APCS_L3U08_HML3_POSCRA_ADDR                             (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00005020)
#define HWIO_APCS_L3U08_HML3_POSCRA_OFFS                             (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00005020)
#define HWIO_APCS_L3U08_HML3_POSCRA_RMSK                             0x3fffef9f
#define HWIO_APCS_L3U08_HML3_POSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_POSCRA_ADDR, HWIO_APCS_L3U08_HML3_POSCRA_RMSK)
#define HWIO_APCS_L3U08_HML3_POSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_POSCRA_ADDR, m)
#define HWIO_APCS_L3U08_HML3_POSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_POSCRA_ADDR,v)
#define HWIO_APCS_L3U08_HML3_POSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_POSCRA_ADDR,m,v,HWIO_APCS_L3U08_HML3_POSCRA_IN)
#define HWIO_APCS_L3U08_HML3_POSCRA_EN_RND_POSB_BMSK                 0x20000000
#define HWIO_APCS_L3U08_HML3_POSCRA_EN_RND_POSB_SHFT                       0x1d
#define HWIO_APCS_L3U08_HML3_POSCRA_WSRWSFD_BMSK                     0x10000000
#define HWIO_APCS_L3U08_HML3_POSCRA_WSRWSFD_SHFT                           0x1c
#define HWIO_APCS_L3U08_HML3_POSCRA_IGNORE_SNP_FILTER_BMSK            0x8000000
#define HWIO_APCS_L3U08_HML3_POSCRA_IGNORE_SNP_FILTER_SHFT                 0x1b
#define HWIO_APCS_L3U08_HML3_POSCRA_FORCE_SNP_BCAST_BMSK              0x4000000
#define HWIO_APCS_L3U08_HML3_POSCRA_FORCE_SNP_BCAST_SHFT                   0x1a
#define HWIO_APCS_L3U08_HML3_POSCRA_FORCE_BAR_RTY_BMSK                0x2000000
#define HWIO_APCS_L3U08_HML3_POSCRA_FORCE_BAR_RTY_SHFT                     0x19
#define HWIO_APCS_L3U08_HML3_POSCRA_FORCE_RSLT_BCAST_BMSK             0x1000000
#define HWIO_APCS_L3U08_HML3_POSCRA_FORCE_RSLT_BCAST_SHFT                  0x18
#define HWIO_APCS_L3U08_HML3_POSCRA_LCL_RTY_CONDITION_BMSK             0x800000
#define HWIO_APCS_L3U08_HML3_POSCRA_LCL_RTY_CONDITION_SHFT                 0x17
#define HWIO_APCS_L3U08_HML3_POSCRA_NADMBFDSB_BMSK                     0x400000
#define HWIO_APCS_L3U08_HML3_POSCRA_NADMBFDSB_SHFT                         0x16
#define HWIO_APCS_L3U08_HML3_POSCRA_FNSULGC_BMSK                       0x200000
#define HWIO_APCS_L3U08_HML3_POSCRA_FNSULGC_SHFT                           0x15
#define HWIO_APCS_L3U08_HML3_POSCRA_CNV_RTY_GLBL_CNT_BMSK              0x1f0000
#define HWIO_APCS_L3U08_HML3_POSCRA_CNV_RTY_GLBL_CNT_SHFT                  0x10
#define HWIO_APCS_L3U08_HML3_POSCRA_FORCE_LCL_RTY_GLBL_BMSK              0x8000
#define HWIO_APCS_L3U08_HML3_POSCRA_FORCE_LCL_RTY_GLBL_SHFT                 0xf
#define HWIO_APCS_L3U08_HML3_POSCRA_POS_MODE_BMSK                        0x6000
#define HWIO_APCS_L3U08_HML3_POSCRA_POS_MODE_SHFT                           0xd
#define HWIO_APCS_L3U08_HML3_POSCRA_POSQ_OLDEST_MODE_BMSK                 0x800
#define HWIO_APCS_L3U08_HML3_POSCRA_POSQ_OLDEST_MODE_SHFT                   0xb
#define HWIO_APCS_L3U08_HML3_POSCRA_RCQ_OLDEST_MODE_BMSK                  0x400
#define HWIO_APCS_L3U08_HML3_POSCRA_RCQ_OLDEST_MODE_SHFT                    0xa
#define HWIO_APCS_L3U08_HML3_POSCRA_BYP_POSQ_DIS_BMSK                     0x200
#define HWIO_APCS_L3U08_HML3_POSCRA_BYP_POSQ_DIS_SHFT                       0x9
#define HWIO_APCS_L3U08_HML3_POSCRA_BYP_SNPQ_DIS_BMSK                     0x100
#define HWIO_APCS_L3U08_HML3_POSCRA_BYP_SNPQ_DIS_SHFT                       0x8
#define HWIO_APCS_L3U08_HML3_POSCRA_BYP_RCQ_DIS_BMSK                       0x80
#define HWIO_APCS_L3U08_HML3_POSCRA_BYP_RCQ_DIS_SHFT                        0x7
#define HWIO_APCS_L3U08_HML3_POSCRA_MAX_SNOOP_CNT_BMSK                     0x1f
#define HWIO_APCS_L3U08_HML3_POSCRA_MAX_SNOOP_CNT_SHFT                      0x0

#define HWIO_APCS_L3U08_HML3_POSCRB_ADDR                             (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00005024)
#define HWIO_APCS_L3U08_HML3_POSCRB_OFFS                             (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00005024)
#define HWIO_APCS_L3U08_HML3_POSCRB_RMSK                             0xffffffff
#define HWIO_APCS_L3U08_HML3_POSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_POSCRB_ADDR, HWIO_APCS_L3U08_HML3_POSCRB_RMSK)
#define HWIO_APCS_L3U08_HML3_POSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_POSCRB_ADDR, m)
#define HWIO_APCS_L3U08_HML3_POSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_POSCRB_ADDR,v)
#define HWIO_APCS_L3U08_HML3_POSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_POSCRB_ADDR,m,v,HWIO_APCS_L3U08_HML3_POSCRB_IN)
#define HWIO_APCS_L3U08_HML3_POSCRB_PSCBL_BMSK                       0xf0000000
#define HWIO_APCS_L3U08_HML3_POSCRB_PSCBL_SHFT                             0x1c
#define HWIO_APCS_L3U08_HML3_POSCRB_PSCSDLYCR_BMSK                    0xe000000
#define HWIO_APCS_L3U08_HML3_POSCRB_PSCSDLYCR_SHFT                         0x19
#define HWIO_APCS_L3U08_HML3_POSCRB_PSCLIME_BMSK                      0x1000000
#define HWIO_APCS_L3U08_HML3_POSCRB_PSCLIME_SHFT                           0x18
#define HWIO_APCS_L3U08_HML3_POSCRB_PSCSDLYCA_BMSK                     0xc00000
#define HWIO_APCS_L3U08_HML3_POSCRB_PSCSDLYCA_SHFT                         0x16
#define HWIO_APCS_L3U08_HML3_POSCRB_PSBBL_BMSK                         0x3c0000
#define HWIO_APCS_L3U08_HML3_POSCRB_PSBBL_SHFT                             0x12
#define HWIO_APCS_L3U08_HML3_POSCRB_PSBSDLYCR_BMSK                      0x38000
#define HWIO_APCS_L3U08_HML3_POSCRB_PSBSDLYCR_SHFT                          0xf
#define HWIO_APCS_L3U08_HML3_POSCRB_PSBSDLYCA_BMSK                       0x6000
#define HWIO_APCS_L3U08_HML3_POSCRB_PSBSDLYCA_SHFT                          0xd
#define HWIO_APCS_L3U08_HML3_POSCRB_PSABL_BMSK                           0x1e00
#define HWIO_APCS_L3U08_HML3_POSCRB_PSABL_SHFT                              0x9
#define HWIO_APCS_L3U08_HML3_POSCRB_PSASDLYCR_BMSK                        0x1c0
#define HWIO_APCS_L3U08_HML3_POSCRB_PSASDLYCR_SHFT                          0x6
#define HWIO_APCS_L3U08_HML3_POSCRB_PSASDLYCA_BMSK                         0x30
#define HWIO_APCS_L3U08_HML3_POSCRB_PSASDLYCA_SHFT                          0x4
#define HWIO_APCS_L3U08_HML3_POSCRB_PNSDC_BMSK                              0xf
#define HWIO_APCS_L3U08_HML3_POSCRB_PNSDC_SHFT                              0x0

#define HWIO_APCS_L3U08_HML3_POSCRC_ADDR                             (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00007008)
#define HWIO_APCS_L3U08_HML3_POSCRC_OFFS                             (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00007008)
#define HWIO_APCS_L3U08_HML3_POSCRC_RMSK                                   0xff
#define HWIO_APCS_L3U08_HML3_POSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_POSCRC_ADDR, HWIO_APCS_L3U08_HML3_POSCRC_RMSK)
#define HWIO_APCS_L3U08_HML3_POSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_POSCRC_ADDR, m)
#define HWIO_APCS_L3U08_HML3_POSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_POSCRC_ADDR,v)
#define HWIO_APCS_L3U08_HML3_POSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_POSCRC_ADDR,m,v,HWIO_APCS_L3U08_HML3_POSCRC_IN)
#define HWIO_APCS_L3U08_HML3_POSCRC_QB_IV1_EN_BMSK                         0x80
#define HWIO_APCS_L3U08_HML3_POSCRC_QB_IV1_EN_SHFT                          0x7
#define HWIO_APCS_L3U08_HML3_POSCRC_LLBC_IV1_EN_BMSK                       0x40
#define HWIO_APCS_L3U08_HML3_POSCRC_LLBC_IV1_EN_SHFT                        0x6
#define HWIO_APCS_L3U08_HML3_POSCRC_BAR_OP_IV1_EN_BMSK                     0x20
#define HWIO_APCS_L3U08_HML3_POSCRC_BAR_OP_IV1_EN_SHFT                      0x5
#define HWIO_APCS_L3U08_HML3_POSCRC_TLBI_OP_IV1_EN_BMSK                    0x10
#define HWIO_APCS_L3U08_HML3_POSCRC_TLBI_OP_IV1_EN_SHFT                     0x4
#define HWIO_APCS_L3U08_HML3_POSCRC_QB_IV0_EN_BMSK                          0x8
#define HWIO_APCS_L3U08_HML3_POSCRC_QB_IV0_EN_SHFT                          0x3
#define HWIO_APCS_L3U08_HML3_POSCRC_LLBC_IV0_EN_BMSK                        0x4
#define HWIO_APCS_L3U08_HML3_POSCRC_LLBC_IV0_EN_SHFT                        0x2
#define HWIO_APCS_L3U08_HML3_POSCRC_BAR_OP_IV0_EN_BMSK                      0x2
#define HWIO_APCS_L3U08_HML3_POSCRC_BAR_OP_IV0_EN_SHFT                      0x1
#define HWIO_APCS_L3U08_HML3_POSCRC_TLBI_OP_IV0_EN_BMSK                     0x1
#define HWIO_APCS_L3U08_HML3_POSCRC_TLBI_OP_IV0_EN_SHFT                     0x0

#define HWIO_APCS_L3U08_HML3_POSCRD_ADDR                             (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000502c)
#define HWIO_APCS_L3U08_HML3_POSCRD_OFFS                             (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_APCS_L3U08_HML3_POSCRD_RMSK                                  0x7ff
#define HWIO_APCS_L3U08_HML3_POSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_POSCRD_ADDR, HWIO_APCS_L3U08_HML3_POSCRD_RMSK)
#define HWIO_APCS_L3U08_HML3_POSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_POSCRD_ADDR, m)
#define HWIO_APCS_L3U08_HML3_POSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_POSCRD_ADDR,v)
#define HWIO_APCS_L3U08_HML3_POSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_POSCRD_ADDR,m,v,HWIO_APCS_L3U08_HML3_POSCRD_IN)
#define HWIO_APCS_L3U08_HML3_POSCRD_SPBRCM_BMSK                           0x700
#define HWIO_APCS_L3U08_HML3_POSCRD_SPBRCM_SHFT                             0x8
#define HWIO_APCS_L3U08_HML3_POSCRD_XRDAPRP_BMSK                           0xf0
#define HWIO_APCS_L3U08_HML3_POSCRD_XRDAPRP_SHFT                            0x4
#define HWIO_APCS_L3U08_HML3_POSCRD_SPBRAC_BMSK                             0xe
#define HWIO_APCS_L3U08_HML3_POSCRD_SPBRAC_SHFT                             0x1
#define HWIO_APCS_L3U08_HML3_POSCRD_SPBRAD_BMSK                             0x1
#define HWIO_APCS_L3U08_HML3_POSCRD_SPBRAD_SHFT                             0x0

#define HWIO_APCS_L3U08_HML3_PSCRA_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00007040)
#define HWIO_APCS_L3U08_HML3_PSCRA_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00007040)
#define HWIO_APCS_L3U08_HML3_PSCRA_RMSK                                    0xff
#define HWIO_APCS_L3U08_HML3_PSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_PSCRA_ADDR, HWIO_APCS_L3U08_HML3_PSCRA_RMSK)
#define HWIO_APCS_L3U08_HML3_PSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_PSCRA_ADDR, m)
#define HWIO_APCS_L3U08_HML3_PSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_PSCRA_ADDR,v)
#define HWIO_APCS_L3U08_HML3_PSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_PSCRA_ADDR,m,v,HWIO_APCS_L3U08_HML3_PSCRA_IN)
#define HWIO_APCS_L3U08_HML3_PSCRA_SPARE2_BMSK                             0x80
#define HWIO_APCS_L3U08_HML3_PSCRA_SPARE2_SHFT                              0x7
#define HWIO_APCS_L3U08_HML3_PSCRA_DBQRHS_BMSK                             0x40
#define HWIO_APCS_L3U08_HML3_PSCRA_DBQRHS_SHFT                              0x6
#define HWIO_APCS_L3U08_HML3_PSCRA_PL3SLPIIRP_BMSK                         0x20
#define HWIO_APCS_L3U08_HML3_PSCRA_PL3SLPIIRP_SHFT                          0x5
#define HWIO_APCS_L3U08_HML3_PSCRA_EL3SLPREQ_BMSK                          0x10
#define HWIO_APCS_L3U08_HML3_PSCRA_EL3SLPREQ_SHFT                           0x4
#define HWIO_APCS_L3U08_HML3_PSCRA_EL3DCCLKG1_BMSK                          0x8
#define HWIO_APCS_L3U08_HML3_PSCRA_EL3DCCLKG1_SHFT                          0x3
#define HWIO_APCS_L3U08_HML3_PSCRA_EDCGWLLE_BMSK                            0x4
#define HWIO_APCS_L3U08_HML3_PSCRA_EDCGWLLE_SHFT                            0x2
#define HWIO_APCS_L3U08_HML3_PSCRA_EL3DCCLKG0_BMSK                          0x2
#define HWIO_APCS_L3U08_HML3_PSCRA_EL3DCCLKG0_SHFT                          0x1
#define HWIO_APCS_L3U08_HML3_PSCRA_SPARE_BMSK                               0x1
#define HWIO_APCS_L3U08_HML3_PSCRA_SPARE_SHFT                               0x0

#define HWIO_APCS_L3U08_HML3_PSCRB_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00007044)
#define HWIO_APCS_L3U08_HML3_PSCRB_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00007044)
#define HWIO_APCS_L3U08_HML3_PSCRB_RMSK                              0xffffffff
#define HWIO_APCS_L3U08_HML3_PSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_PSCRB_ADDR, HWIO_APCS_L3U08_HML3_PSCRB_RMSK)
#define HWIO_APCS_L3U08_HML3_PSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_PSCRB_ADDR, m)
#define HWIO_APCS_L3U08_HML3_PSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_PSCRB_ADDR,v)
#define HWIO_APCS_L3U08_HML3_PSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_PSCRB_ADDR,m,v,HWIO_APCS_L3U08_HML3_PSCRB_IN)
#define HWIO_APCS_L3U08_HML3_PSCRB_L3_SLPREQ_CNT_BMSK                0xffff0000
#define HWIO_APCS_L3U08_HML3_PSCRB_L3_SLPREQ_CNT_SHFT                      0x10
#define HWIO_APCS_L3U08_HML3_PSCRB_L3_CLKOFF_CNT_BMSK                    0xffff
#define HWIO_APCS_L3U08_HML3_PSCRB_L3_CLKOFF_CNT_SHFT                       0x0

#define HWIO_APCS_L3U08_HML3_PSCRC_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00005038)
#define HWIO_APCS_L3U08_HML3_PSCRC_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00005038)
#define HWIO_APCS_L3U08_HML3_PSCRC_RMSK                              0xffffffff
#define HWIO_APCS_L3U08_HML3_PSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_PSCRC_ADDR, HWIO_APCS_L3U08_HML3_PSCRC_RMSK)
#define HWIO_APCS_L3U08_HML3_PSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_PSCRC_ADDR, m)
#define HWIO_APCS_L3U08_HML3_PSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_PSCRC_ADDR,v)
#define HWIO_APCS_L3U08_HML3_PSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_PSCRC_ADDR,m,v,HWIO_APCS_L3U08_HML3_PSCRC_IN)
#define HWIO_APCS_L3U08_HML3_PSCRC_SPARE_BMSK                        0xfffc0000
#define HWIO_APCS_L3U08_HML3_PSCRC_SPARE_SHFT                              0x12
#define HWIO_APCS_L3U08_HML3_PSCRC_CLKONDCNT_BMSK                       0x3f000
#define HWIO_APCS_L3U08_HML3_PSCRC_CLKONDCNT_SHFT                           0xc
#define HWIO_APCS_L3U08_HML3_PSCRC_SPARE2_BMSK                            0xc00
#define HWIO_APCS_L3U08_HML3_PSCRC_SPARE2_SHFT                              0xa
#define HWIO_APCS_L3U08_HML3_PSCRC_L3WFDCGDCNT_BMSK                       0x3ff
#define HWIO_APCS_L3U08_HML3_PSCRC_L3WFDCGDCNT_SHFT                         0x0

#define HWIO_APCS_L3U08_HML3_PSCRD_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000503c)
#define HWIO_APCS_L3U08_HML3_PSCRD_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_APCS_L3U08_HML3_PSCRD_RMSK                               0x1ff01ff
#define HWIO_APCS_L3U08_HML3_PSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_PSCRD_ADDR, HWIO_APCS_L3U08_HML3_PSCRD_RMSK)
#define HWIO_APCS_L3U08_HML3_PSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_PSCRD_ADDR, m)
#define HWIO_APCS_L3U08_HML3_PSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_PSCRD_ADDR,v)
#define HWIO_APCS_L3U08_HML3_PSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_PSCRD_ADDR,m,v,HWIO_APCS_L3U08_HML3_PSCRD_IN)
#define HWIO_APCS_L3U08_HML3_PSCRD_DATA_REQ_WINDOW_BMSK               0x1800000
#define HWIO_APCS_L3U08_HML3_PSCRD_DATA_REQ_WINDOW_SHFT                    0x17
#define HWIO_APCS_L3U08_HML3_PSCRD_DATA_REQ_LIMIT_BMSK                 0x700000
#define HWIO_APCS_L3U08_HML3_PSCRD_DATA_REQ_LIMIT_SHFT                     0x14
#define HWIO_APCS_L3U08_HML3_PSCRD_DATA_B2BDLY_BMSK                     0xf0000
#define HWIO_APCS_L3U08_HML3_PSCRD_DATA_B2BDLY_SHFT                        0x10
#define HWIO_APCS_L3U08_HML3_PSCRD_POS_REQ_WINDOW_BMSK                    0x180
#define HWIO_APCS_L3U08_HML3_PSCRD_POS_REQ_WINDOW_SHFT                      0x7
#define HWIO_APCS_L3U08_HML3_PSCRD_POS_REQ_LIMIT_BMSK                      0x70
#define HWIO_APCS_L3U08_HML3_PSCRD_POS_REQ_LIMIT_SHFT                       0x4
#define HWIO_APCS_L3U08_HML3_PSCRD_POS_REQ_B2BDLY_BMSK                      0xf
#define HWIO_APCS_L3U08_HML3_PSCRD_POS_REQ_B2BDLY_SHFT                      0x0

#define HWIO_APCS_L3U08_HML3_RSCTL_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000b008)
#define HWIO_APCS_L3U08_HML3_RSCTL_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000b008)
#define HWIO_APCS_L3U08_HML3_RSCTL_RMSK                              0x80000fff
#define HWIO_APCS_L3U08_HML3_RSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_RSCTL_ADDR, HWIO_APCS_L3U08_HML3_RSCTL_RMSK)
#define HWIO_APCS_L3U08_HML3_RSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_RSCTL_ADDR, m)
#define HWIO_APCS_L3U08_HML3_RSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_RSCTL_ADDR,v)
#define HWIO_APCS_L3U08_HML3_RSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_RSCTL_ADDR,m,v,HWIO_APCS_L3U08_HML3_RSCTL_IN)
#define HWIO_APCS_L3U08_HML3_RSCTL_APB_NSBIT_BMSK                    0x80000000
#define HWIO_APCS_L3U08_HML3_RSCTL_APB_NSBIT_SHFT                          0x1f
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG11_BMSK                        0x800
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG11_SHFT                          0xb
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG10_BMSK                        0x400
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG10_SHFT                          0xa
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG9_BMSK                         0x200
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG9_SHFT                           0x9
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG8_BMSK                         0x100
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG8_SHFT                           0x8
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG7_BMSK                          0x80
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG7_SHFT                           0x7
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG6_BMSK                          0x40
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG6_SHFT                           0x6
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG5_BMSK                          0x20
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG5_SHFT                           0x5
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG4_BMSK                          0x10
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG4_SHFT                           0x4
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG3_BMSK                           0x8
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG3_SHFT                           0x3
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG2_BMSK                           0x4
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG2_SHFT                           0x2
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG1_BMSK                           0x2
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG1_SHFT                           0x1
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG0_BMSK                           0x1
#define HWIO_APCS_L3U08_HML3_RSCTL_EN_NS_RG0_SHFT                           0x0

#define HWIO_APCS_L3U08_HML3_SFAEERR0_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003244)
#define HWIO_APCS_L3U08_HML3_SFAEERR0_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003244)
#define HWIO_APCS_L3U08_HML3_SFAEERR0_RMSK                             0xffffff
#define HWIO_APCS_L3U08_HML3_SFAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_SFAEERR0_ADDR, HWIO_APCS_L3U08_HML3_SFAEERR0_RMSK)
#define HWIO_APCS_L3U08_HML3_SFAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_SFAEERR0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_SFAEERR0_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U08_HML3_SFAEERR0_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U08_HML3_SFAEERR1_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003344)
#define HWIO_APCS_L3U08_HML3_SFAEERR1_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003344)
#define HWIO_APCS_L3U08_HML3_SFAEERR1_RMSK                             0xffffff
#define HWIO_APCS_L3U08_HML3_SFAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_SFAEERR1_ADDR, HWIO_APCS_L3U08_HML3_SFAEERR1_RMSK)
#define HWIO_APCS_L3U08_HML3_SFAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_SFAEERR1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_SFAEERR1_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U08_HML3_SFAEERR1_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U08_HML3_SFTCR_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00005050)
#define HWIO_APCS_L3U08_HML3_SFTCR_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00005050)
#define HWIO_APCS_L3U08_HML3_SFTCR_RMSK                                 0xffff3
#define HWIO_APCS_L3U08_HML3_SFTCR_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_SFTCR_ADDR, HWIO_APCS_L3U08_HML3_SFTCR_RMSK)
#define HWIO_APCS_L3U08_HML3_SFTCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_SFTCR_ADDR, m)
#define HWIO_APCS_L3U08_HML3_SFTCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_SFTCR_ADDR,v)
#define HWIO_APCS_L3U08_HML3_SFTCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_SFTCR_ADDR,m,v,HWIO_APCS_L3U08_HML3_SFTCR_IN)
#define HWIO_APCS_L3U08_HML3_SFTCR_DISSFTPF_BMSK                        0x80000
#define HWIO_APCS_L3U08_HML3_SFTCR_DISSFTPF_SHFT                           0x13
#define HWIO_APCS_L3U08_HML3_SFTCR_ISCOQRTY_BMSK                        0x40000
#define HWIO_APCS_L3U08_HML3_SFTCR_ISCOQRTY_SHFT                           0x12
#define HWIO_APCS_L3U08_HML3_SFTCR_L2SUSP_MODE_BMSK                     0x30000
#define HWIO_APCS_L3U08_HML3_SFTCR_L2SUSP_MODE_SHFT                        0x10
#define HWIO_APCS_L3U08_HML3_SFTCR_SPARE_BMSK                            0xc000
#define HWIO_APCS_L3U08_HML3_SFTCR_SPARE_SHFT                               0xe
#define HWIO_APCS_L3U08_HML3_SFTCR_ESMPH_BMSK                            0x2000
#define HWIO_APCS_L3U08_HML3_SFTCR_ESMPH_SHFT                               0xd
#define HWIO_APCS_L3U08_HML3_SFTCR_L3DATA_IF_NS_BMSK                     0x1000
#define HWIO_APCS_L3U08_HML3_SFTCR_L3DATA_IF_NS_SHFT                        0xc
#define HWIO_APCS_L3U08_HML3_SFTCR_INTRV_IF_VLD_BMSK                      0x800
#define HWIO_APCS_L3U08_HML3_SFTCR_INTRV_IF_VLD_SHFT                        0xb
#define HWIO_APCS_L3U08_HML3_SFTCR_DGRTYCQH_BMSK                          0x400
#define HWIO_APCS_L3U08_HML3_SFTCR_DGRTYCQH_SHFT                            0xa
#define HWIO_APCS_L3U08_HML3_SFTCR_EGRTYSSH_BMSK                          0x200
#define HWIO_APCS_L3U08_HML3_SFTCR_EGRTYSSH_SHFT                            0x9
#define HWIO_APCS_L3U08_HML3_SFTCR_DORUWNP_BMSK                           0x100
#define HWIO_APCS_L3U08_HML3_SFTCR_DORUWNP_SHFT                             0x8
#define HWIO_APCS_L3U08_HML3_SFTCR_SNP_TARGET_REQ_BMSK                     0x80
#define HWIO_APCS_L3U08_HML3_SFTCR_SNP_TARGET_REQ_SHFT                      0x7
#define HWIO_APCS_L3U08_HML3_SFTCR_SNP_TARGET_UP_BMSK                      0x40
#define HWIO_APCS_L3U08_HML3_SFTCR_SNP_TARGET_UP_SHFT                       0x6
#define HWIO_APCS_L3U08_HML3_SFTCR_SNP_TARGET_RD_BMSK                      0x20
#define HWIO_APCS_L3U08_HML3_SFTCR_SNP_TARGET_RD_SHFT                       0x5
#define HWIO_APCS_L3U08_HML3_SFTCR_SNP_TARGET_WR_BMSK                      0x10
#define HWIO_APCS_L3U08_HML3_SFTCR_SNP_TARGET_WR_SHFT                       0x4
#define HWIO_APCS_L3U08_HML3_SFTCR_SFT_MODE_BMSK                            0x3
#define HWIO_APCS_L3U08_HML3_SFTCR_SFT_MODE_SHFT                            0x0

#define HWIO_APCS_L3U08_HML3_SFTPGC0_ADDR                            (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00005254)
#define HWIO_APCS_L3U08_HML3_SFTPGC0_OFFS                            (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00005254)
#define HWIO_APCS_L3U08_HML3_SFTPGC0_RMSK                                 0x707
#define HWIO_APCS_L3U08_HML3_SFTPGC0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_SFTPGC0_ADDR, HWIO_APCS_L3U08_HML3_SFTPGC0_RMSK)
#define HWIO_APCS_L3U08_HML3_SFTPGC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_SFTPGC0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_SFTPGC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_SFTPGC0_ADDR,v)
#define HWIO_APCS_L3U08_HML3_SFTPGC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_SFTPGC0_ADDR,m,v,HWIO_APCS_L3U08_HML3_SFTPGC0_IN)
#define HWIO_APCS_L3U08_HML3_SFTPGC0_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U08_HML3_SFTPGC0_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U08_HML3_SFTPGC0_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U08_HML3_SFTPGC0_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U08_HML3_SFTPGC0_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U08_HML3_SFTPGC0_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U08_HML3_SFTPGC1_ADDR                            (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00005354)
#define HWIO_APCS_L3U08_HML3_SFTPGC1_OFFS                            (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00005354)
#define HWIO_APCS_L3U08_HML3_SFTPGC1_RMSK                                 0x707
#define HWIO_APCS_L3U08_HML3_SFTPGC1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_SFTPGC1_ADDR, HWIO_APCS_L3U08_HML3_SFTPGC1_RMSK)
#define HWIO_APCS_L3U08_HML3_SFTPGC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_SFTPGC1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_SFTPGC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_SFTPGC1_ADDR,v)
#define HWIO_APCS_L3U08_HML3_SFTPGC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_SFTPGC1_ADDR,m,v,HWIO_APCS_L3U08_HML3_SFTPGC1_IN)
#define HWIO_APCS_L3U08_HML3_SFTPGC1_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U08_HML3_SFTPGC1_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U08_HML3_SFTPGC1_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U08_HML3_SFTPGC1_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U08_HML3_SFTPGC1_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U08_HML3_SFTPGC1_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U08_HML3_TAEERR0_ADDR                            (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003240)
#define HWIO_APCS_L3U08_HML3_TAEERR0_OFFS                            (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003240)
#define HWIO_APCS_L3U08_HML3_TAEERR0_RMSK                            0xc00003ff
#define HWIO_APCS_L3U08_HML3_TAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_TAEERR0_ADDR, HWIO_APCS_L3U08_HML3_TAEERR0_RMSK)
#define HWIO_APCS_L3U08_HML3_TAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_TAEERR0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_TAEERR0_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U08_HML3_TAEERR0_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U08_HML3_TAEERR0_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U08_HML3_TAEERR0_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U08_HML3_TAEERR1_ADDR                            (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00003340)
#define HWIO_APCS_L3U08_HML3_TAEERR1_OFFS                            (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00003340)
#define HWIO_APCS_L3U08_HML3_TAEERR1_RMSK                            0xc00003ff
#define HWIO_APCS_L3U08_HML3_TAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_TAEERR1_ADDR, HWIO_APCS_L3U08_HML3_TAEERR1_RMSK)
#define HWIO_APCS_L3U08_HML3_TAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_TAEERR1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_TAEERR1_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U08_HML3_TAEERR1_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U08_HML3_TAEERR1_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U08_HML3_TAEERR1_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U08_HML3_WDCR0_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00006208)
#define HWIO_APCS_L3U08_HML3_WDCR0_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00006208)
#define HWIO_APCS_L3U08_HML3_WDCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U08_HML3_WDCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_WDCR0_ADDR, HWIO_APCS_L3U08_HML3_WDCR0_RMSK)
#define HWIO_APCS_L3U08_HML3_WDCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_WDCR0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_WDCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_WDCR0_ADDR,v)
#define HWIO_APCS_L3U08_HML3_WDCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_WDCR0_ADDR,m,v,HWIO_APCS_L3U08_HML3_WDCR0_IN)
#define HWIO_APCS_L3U08_HML3_WDCR0_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U08_HML3_WDCR0_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U08_HML3_WDCR1_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00006308)
#define HWIO_APCS_L3U08_HML3_WDCR1_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00006308)
#define HWIO_APCS_L3U08_HML3_WDCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U08_HML3_WDCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_WDCR1_ADDR, HWIO_APCS_L3U08_HML3_WDCR1_RMSK)
#define HWIO_APCS_L3U08_HML3_WDCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_WDCR1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_WDCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_WDCR1_ADDR,v)
#define HWIO_APCS_L3U08_HML3_WDCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_WDCR1_ADDR,m,v,HWIO_APCS_L3U08_HML3_WDCR1_IN)
#define HWIO_APCS_L3U08_HML3_WDCR1_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U08_HML3_WDCR1_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U08_HML3_WMCR0_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000620c)
#define HWIO_APCS_L3U08_HML3_WMCR0_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000620c)
#define HWIO_APCS_L3U08_HML3_WMCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U08_HML3_WMCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_WMCR0_ADDR, HWIO_APCS_L3U08_HML3_WMCR0_RMSK)
#define HWIO_APCS_L3U08_HML3_WMCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_WMCR0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_WMCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_WMCR0_ADDR,v)
#define HWIO_APCS_L3U08_HML3_WMCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_WMCR0_ADDR,m,v,HWIO_APCS_L3U08_HML3_WMCR0_IN)
#define HWIO_APCS_L3U08_HML3_WMCR0_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U08_HML3_WMCR0_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U08_HML3_WMCR1_ADDR                              (APCS_L3U08_HML3_CFG_REG_BASE      + 0x0000630c)
#define HWIO_APCS_L3U08_HML3_WMCR1_OFFS                              (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x0000630c)
#define HWIO_APCS_L3U08_HML3_WMCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U08_HML3_WMCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_WMCR1_ADDR, HWIO_APCS_L3U08_HML3_WMCR1_RMSK)
#define HWIO_APCS_L3U08_HML3_WMCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_WMCR1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_WMCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_WMCR1_ADDR,v)
#define HWIO_APCS_L3U08_HML3_WMCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_WMCR1_ADDR,m,v,HWIO_APCS_L3U08_HML3_WMCR1_IN)
#define HWIO_APCS_L3U08_HML3_WMCR1_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U08_HML3_WMCR1_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U08_HML3_TCMAACA0_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00002200)
#define HWIO_APCS_L3U08_HML3_TCMAACA0_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00002200)
#define HWIO_APCS_L3U08_HML3_TCMAACA0_RMSK                           0xff000000
#define HWIO_APCS_L3U08_HML3_TCMAACA0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_TCMAACA0_ADDR, HWIO_APCS_L3U08_HML3_TCMAACA0_RMSK)
#define HWIO_APCS_L3U08_HML3_TCMAACA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_TCMAACA0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_TCMAACA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_TCMAACA0_ADDR,v)
#define HWIO_APCS_L3U08_HML3_TCMAACA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_TCMAACA0_ADDR,m,v,HWIO_APCS_L3U08_HML3_TCMAACA0_IN)
#define HWIO_APCS_L3U08_HML3_TCMAACA0_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U08_HML3_TCMAACA0_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U08_HML3_TCMAACA0_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U08_HML3_TCMAACA0_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U08_HML3_TCMAACB0_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00002204)
#define HWIO_APCS_L3U08_HML3_TCMAACB0_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00002204)
#define HWIO_APCS_L3U08_HML3_TCMAACB0_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U08_HML3_TCMAACB0_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_TCMAACB0_ADDR, HWIO_APCS_L3U08_HML3_TCMAACB0_RMSK)
#define HWIO_APCS_L3U08_HML3_TCMAACB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_TCMAACB0_ADDR, m)
#define HWIO_APCS_L3U08_HML3_TCMAACB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_TCMAACB0_ADDR,v)
#define HWIO_APCS_L3U08_HML3_TCMAACB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_TCMAACB0_ADDR,m,v,HWIO_APCS_L3U08_HML3_TCMAACB0_IN)
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U08_HML3_TCMAACB0_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U08_HML3_TCMAACA1_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00002300)
#define HWIO_APCS_L3U08_HML3_TCMAACA1_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00002300)
#define HWIO_APCS_L3U08_HML3_TCMAACA1_RMSK                           0xff000000
#define HWIO_APCS_L3U08_HML3_TCMAACA1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_TCMAACA1_ADDR, HWIO_APCS_L3U08_HML3_TCMAACA1_RMSK)
#define HWIO_APCS_L3U08_HML3_TCMAACA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_TCMAACA1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_TCMAACA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_TCMAACA1_ADDR,v)
#define HWIO_APCS_L3U08_HML3_TCMAACA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_TCMAACA1_ADDR,m,v,HWIO_APCS_L3U08_HML3_TCMAACA1_IN)
#define HWIO_APCS_L3U08_HML3_TCMAACA1_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U08_HML3_TCMAACA1_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U08_HML3_TCMAACA1_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U08_HML3_TCMAACA1_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U08_HML3_TCMAACB1_ADDR                           (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00002304)
#define HWIO_APCS_L3U08_HML3_TCMAACB1_OFFS                           (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00002304)
#define HWIO_APCS_L3U08_HML3_TCMAACB1_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U08_HML3_TCMAACB1_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_TCMAACB1_ADDR, HWIO_APCS_L3U08_HML3_TCMAACB1_RMSK)
#define HWIO_APCS_L3U08_HML3_TCMAACB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_TCMAACB1_ADDR, m)
#define HWIO_APCS_L3U08_HML3_TCMAACB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_TCMAACB1_ADDR,v)
#define HWIO_APCS_L3U08_HML3_TCMAACB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_TCMAACB1_ADDR,m,v,HWIO_APCS_L3U08_HML3_TCMAACB1_IN)
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U08_HML3_TCMAACB1_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U08_HML3_QBCR_ADDR                               (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00007070)
#define HWIO_APCS_L3U08_HML3_QBCR_OFFS                               (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00007070)
#define HWIO_APCS_L3U08_HML3_QBCR_RMSK                               0xc003ffff
#define HWIO_APCS_L3U08_HML3_QBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_QBCR_ADDR, HWIO_APCS_L3U08_HML3_QBCR_RMSK)
#define HWIO_APCS_L3U08_HML3_QBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_QBCR_ADDR, m)
#define HWIO_APCS_L3U08_HML3_QBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_QBCR_ADDR,v)
#define HWIO_APCS_L3U08_HML3_QBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_QBCR_ADDR,m,v,HWIO_APCS_L3U08_HML3_QBCR_IN)
#define HWIO_APCS_L3U08_HML3_QBCR_QB_TTAG_BMSK                       0xc0000000
#define HWIO_APCS_L3U08_HML3_QBCR_QB_TTAG_SHFT                             0x1e
#define HWIO_APCS_L3U08_HML3_QBCR_BOQ_QB_THRES_BMSK                     0x30000
#define HWIO_APCS_L3U08_HML3_QBCR_BOQ_QB_THRES_SHFT                        0x10
#define HWIO_APCS_L3U08_HML3_QBCR_QOSBEACON_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U08_HML3_QBCR_QOSBEACON_DLY_SHFT                        0x0

#define HWIO_APCS_L3U08_HML3_QCCMCR_ADDR                             (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00004050)
#define HWIO_APCS_L3U08_HML3_QCCMCR_OFFS                             (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00004050)
#define HWIO_APCS_L3U08_HML3_QCCMCR_RMSK                                    0x3
#define HWIO_APCS_L3U08_HML3_QCCMCR_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_QCCMCR_ADDR, HWIO_APCS_L3U08_HML3_QCCMCR_RMSK)
#define HWIO_APCS_L3U08_HML3_QCCMCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_QCCMCR_ADDR, m)
#define HWIO_APCS_L3U08_HML3_QCCMCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_QCCMCR_ADDR,v)
#define HWIO_APCS_L3U08_HML3_QCCMCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_QCCMCR_ADDR,m,v,HWIO_APCS_L3U08_HML3_QCCMCR_IN)
#define HWIO_APCS_L3U08_HML3_QCCMCR_CCMC_SS_BMSK                            0x2
#define HWIO_APCS_L3U08_HML3_QCCMCR_CCMC_SS_SHFT                            0x1
#define HWIO_APCS_L3U08_HML3_QCCMCR_DSBL_CCMC_BMSK                          0x1
#define HWIO_APCS_L3U08_HML3_QCCMCR_DSBL_CCMC_SHFT                          0x0

#define HWIO_APCS_L3U08_HML3_QCCECR_ADDR                             (APCS_L3U08_HML3_CFG_REG_BASE      + 0x00004060)
#define HWIO_APCS_L3U08_HML3_QCCECR_OFFS                             (APCS_L3U08_HML3_CFG_REG_BASE_OFFS + 0x00004060)
#define HWIO_APCS_L3U08_HML3_QCCECR_RMSK                                    0x3
#define HWIO_APCS_L3U08_HML3_QCCECR_IN          \
        in_dword_masked(HWIO_APCS_L3U08_HML3_QCCECR_ADDR, HWIO_APCS_L3U08_HML3_QCCECR_RMSK)
#define HWIO_APCS_L3U08_HML3_QCCECR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U08_HML3_QCCECR_ADDR, m)
#define HWIO_APCS_L3U08_HML3_QCCECR_OUT(v)      \
        out_dword(HWIO_APCS_L3U08_HML3_QCCECR_ADDR,v)
#define HWIO_APCS_L3U08_HML3_QCCECR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U08_HML3_QCCECR_ADDR,m,v,HWIO_APCS_L3U08_HML3_QCCECR_IN)
#define HWIO_APCS_L3U08_HML3_QCCECR_UNIFIED_CCEW_BMSK                       0x2
#define HWIO_APCS_L3U08_HML3_QCCECR_UNIFIED_CCEW_SHFT                       0x1
#define HWIO_APCS_L3U08_HML3_QCCECR_DSBL_CCE_BMSK                           0x1
#define HWIO_APCS_L3U08_HML3_QCCECR_DSBL_CCE_SHFT                           0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U09_HML3_CFG
 *--------------------------------------------------------------------------*/

#define APCS_L3U09_HML3_CFG_REG_BASE                                 (HMSS_QLL_BASE      + 0x00e90000)
#define APCS_L3U09_HML3_CFG_REG_BASE_OFFS                            0x00e90000

#define HWIO_APCS_L3U09_HML3_ARYCA_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00005110)
#define HWIO_APCS_L3U09_HML3_ARYCA_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00005110)
#define HWIO_APCS_L3U09_HML3_ARYCA_RMSK                              0xffffffff
#define HWIO_APCS_L3U09_HML3_ARYCA_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_ARYCA_ADDR, HWIO_APCS_L3U09_HML3_ARYCA_RMSK)
#define HWIO_APCS_L3U09_HML3_ARYCA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_ARYCA_ADDR, m)
#define HWIO_APCS_L3U09_HML3_ARYCA_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_ARYCA_ADDR,v)
#define HWIO_APCS_L3U09_HML3_ARYCA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_ARYCA_ADDR,m,v,HWIO_APCS_L3U09_HML3_ARYCA_IN)
#define HWIO_APCS_L3U09_HML3_ARYCA_DPWCALT_BMSK                      0xff000000
#define HWIO_APCS_L3U09_HML3_ARYCA_DPWCALT_SHFT                            0x18
#define HWIO_APCS_L3U09_HML3_ARYCA_DPWCDFLT_BMSK                       0xff0000
#define HWIO_APCS_L3U09_HML3_ARYCA_DPWCDFLT_SHFT                           0x10
#define HWIO_APCS_L3U09_HML3_ARYCA_DPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U09_HML3_ARYCA_DPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U09_HML3_ARYCA_DPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U09_HML3_ARYCA_DPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U09_HML3_ARYCB_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00005114)
#define HWIO_APCS_L3U09_HML3_ARYCB_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00005114)
#define HWIO_APCS_L3U09_HML3_ARYCB_RMSK                              0xffffffff
#define HWIO_APCS_L3U09_HML3_ARYCB_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_ARYCB_ADDR, HWIO_APCS_L3U09_HML3_ARYCB_RMSK)
#define HWIO_APCS_L3U09_HML3_ARYCB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_ARYCB_ADDR, m)
#define HWIO_APCS_L3U09_HML3_ARYCB_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_ARYCB_ADDR,v)
#define HWIO_APCS_L3U09_HML3_ARYCB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_ARYCB_ADDR,m,v,HWIO_APCS_L3U09_HML3_ARYCB_IN)
#define HWIO_APCS_L3U09_HML3_ARYCB_APAUSEDLY_BMSK                    0xff000000
#define HWIO_APCS_L3U09_HML3_ARYCB_APAUSEDLY_SHFT                          0x18
#define HWIO_APCS_L3U09_HML3_ARYCB_DPRAALT_BMSK                        0xf00000
#define HWIO_APCS_L3U09_HML3_ARYCB_DPRAALT_SHFT                            0x14
#define HWIO_APCS_L3U09_HML3_ARYCB_DPRADFLT_BMSK                        0xf0000
#define HWIO_APCS_L3U09_HML3_ARYCB_DPRADFLT_SHFT                           0x10
#define HWIO_APCS_L3U09_HML3_ARYCB_TPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U09_HML3_ARYCB_TPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U09_HML3_ARYCB_TPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U09_HML3_ARYCB_TPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U09_HML3_ARYCC_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00005118)
#define HWIO_APCS_L3U09_HML3_ARYCC_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00005118)
#define HWIO_APCS_L3U09_HML3_ARYCC_RMSK                                     0x7
#define HWIO_APCS_L3U09_HML3_ARYCC_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_ARYCC_ADDR, HWIO_APCS_L3U09_HML3_ARYCC_RMSK)
#define HWIO_APCS_L3U09_HML3_ARYCC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_ARYCC_ADDR, m)
#define HWIO_APCS_L3U09_HML3_ARYCC_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_ARYCC_ADDR,v)
#define HWIO_APCS_L3U09_HML3_ARYCC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_ARYCC_ADDR,m,v,HWIO_APCS_L3U09_HML3_ARYCC_IN)
#define HWIO_APCS_L3U09_HML3_ARYCC_DALARY_BMSK                              0x7
#define HWIO_APCS_L3U09_HML3_ARYCC_DALARY_SHFT                              0x0

#define HWIO_APCS_L3U09_HML3_ASTCA0_ADDR                             (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00006210)
#define HWIO_APCS_L3U09_HML3_ASTCA0_OFFS                             (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00006210)
#define HWIO_APCS_L3U09_HML3_ASTCA0_RMSK                             0xffffffff
#define HWIO_APCS_L3U09_HML3_ASTCA0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_ASTCA0_ADDR, HWIO_APCS_L3U09_HML3_ASTCA0_RMSK)
#define HWIO_APCS_L3U09_HML3_ASTCA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_ASTCA0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_ASTCA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_ASTCA0_ADDR,v)
#define HWIO_APCS_L3U09_HML3_ASTCA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_ASTCA0_ADDR,m,v,HWIO_APCS_L3U09_HML3_ASTCA0_IN)
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U09_HML3_ASTCA0_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U09_HML3_ASTCA0_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U09_HML3_ASTCA0_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U09_HML3_ASTCA0_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U09_HML3_ASTCA0_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U09_HML3_ASTCA0_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U09_HML3_ASTCA0_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U09_HML3_ASTCA0_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U09_HML3_ASTCA0_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U09_HML3_ASTCA1_ADDR                             (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00006310)
#define HWIO_APCS_L3U09_HML3_ASTCA1_OFFS                             (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00006310)
#define HWIO_APCS_L3U09_HML3_ASTCA1_RMSK                             0xffffffff
#define HWIO_APCS_L3U09_HML3_ASTCA1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_ASTCA1_ADDR, HWIO_APCS_L3U09_HML3_ASTCA1_RMSK)
#define HWIO_APCS_L3U09_HML3_ASTCA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_ASTCA1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_ASTCA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_ASTCA1_ADDR,v)
#define HWIO_APCS_L3U09_HML3_ASTCA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_ASTCA1_ADDR,m,v,HWIO_APCS_L3U09_HML3_ASTCA1_IN)
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U09_HML3_ASTCA1_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U09_HML3_ASTCA1_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U09_HML3_ASTCA1_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U09_HML3_ASTCA1_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U09_HML3_ASTCA1_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U09_HML3_ASTCA1_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U09_HML3_ASTCA1_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U09_HML3_ASTCA1_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U09_HML3_ASTCA1_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U09_HML3_ASTCB0_ADDR                             (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00006214)
#define HWIO_APCS_L3U09_HML3_ASTCB0_OFFS                             (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00006214)
#define HWIO_APCS_L3U09_HML3_ASTCB0_RMSK                                  0xfff
#define HWIO_APCS_L3U09_HML3_ASTCB0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_ASTCB0_ADDR, HWIO_APCS_L3U09_HML3_ASTCB0_RMSK)
#define HWIO_APCS_L3U09_HML3_ASTCB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_ASTCB0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_ASTCB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_ASTCB0_ADDR,v)
#define HWIO_APCS_L3U09_HML3_ASTCB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_ASTCB0_ADDR,m,v,HWIO_APCS_L3U09_HML3_ASTCB0_IN)
#define HWIO_APCS_L3U09_HML3_ASTCB0_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U09_HML3_ASTCB0_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U09_HML3_ASTCB1_ADDR                             (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00006314)
#define HWIO_APCS_L3U09_HML3_ASTCB1_OFFS                             (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00006314)
#define HWIO_APCS_L3U09_HML3_ASTCB1_RMSK                                  0xfff
#define HWIO_APCS_L3U09_HML3_ASTCB1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_ASTCB1_ADDR, HWIO_APCS_L3U09_HML3_ASTCB1_RMSK)
#define HWIO_APCS_L3U09_HML3_ASTCB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_ASTCB1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_ASTCB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_ASTCB1_ADDR,v)
#define HWIO_APCS_L3U09_HML3_ASTCB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_ASTCB1_ADDR,m,v,HWIO_APCS_L3U09_HML3_ASTCB1_IN)
#define HWIO_APCS_L3U09_HML3_ASTCB1_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U09_HML3_ASTCB1_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U09_HML3_CJSCTL_ADDR                             (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000a000)
#define HWIO_APCS_L3U09_HML3_CJSCTL_OFFS                             (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_APCS_L3U09_HML3_CJSCTL_RMSK                              0x73fff7f
#define HWIO_APCS_L3U09_HML3_CJSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CJSCTL_ADDR, HWIO_APCS_L3U09_HML3_CJSCTL_RMSK)
#define HWIO_APCS_L3U09_HML3_CJSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CJSCTL_ADDR, m)
#define HWIO_APCS_L3U09_HML3_CJSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_CJSCTL_ADDR,v)
#define HWIO_APCS_L3U09_HML3_CJSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_CJSCTL_ADDR,m,v,HWIO_APCS_L3U09_HML3_CJSCTL_IN)
#define HWIO_APCS_L3U09_HML3_CJSCTL_JTR_STOP_CNT_BMSK                 0x7000000
#define HWIO_APCS_L3U09_HML3_CJSCTL_JTR_STOP_CNT_SHFT                      0x18
#define HWIO_APCS_L3U09_HML3_CJSCTL_JTR_TRIG_CNT_BMSK                  0x3fff00
#define HWIO_APCS_L3U09_HML3_CJSCTL_JTR_TRIG_CNT_SHFT                       0x8
#define HWIO_APCS_L3U09_HML3_CJSCTL_JTR_STOP_MODE_BMSK                     0x60
#define HWIO_APCS_L3U09_HML3_CJSCTL_JTR_STOP_MODE_SHFT                      0x5
#define HWIO_APCS_L3U09_HML3_CJSCTL_JTR_RETAIN_BMSK                        0x10
#define HWIO_APCS_L3U09_HML3_CJSCTL_JTR_RETAIN_SHFT                         0x4
#define HWIO_APCS_L3U09_HML3_CJSCTL_JTR_STRT_MODE_BMSK                      0xc
#define HWIO_APCS_L3U09_HML3_CJSCTL_JTR_STRT_MODE_SHFT                      0x2
#define HWIO_APCS_L3U09_HML3_CJSCTL_JTR_SENS_RST_BMSK                       0x2
#define HWIO_APCS_L3U09_HML3_CJSCTL_JTR_SENS_RST_SHFT                       0x1
#define HWIO_APCS_L3U09_HML3_CJSCTL_JTR_SENS_EN_BMSK                        0x1
#define HWIO_APCS_L3U09_HML3_CJSCTL_JTR_SENS_EN_SHFT                        0x0

#define HWIO_APCS_L3U09_HML3_CJSD0_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000a008)
#define HWIO_APCS_L3U09_HML3_CJSD0_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_APCS_L3U09_HML3_CJSD0_RMSK                              0xffffffff
#define HWIO_APCS_L3U09_HML3_CJSD0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CJSD0_ADDR, HWIO_APCS_L3U09_HML3_CJSD0_RMSK)
#define HWIO_APCS_L3U09_HML3_CJSD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CJSD0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_CJSD0_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U09_HML3_CJSD0_DATA_SHFT                                0x0

#define HWIO_APCS_L3U09_HML3_CJSD1_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000a00c)
#define HWIO_APCS_L3U09_HML3_CJSD1_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_APCS_L3U09_HML3_CJSD1_RMSK                              0xffffffff
#define HWIO_APCS_L3U09_HML3_CJSD1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CJSD1_ADDR, HWIO_APCS_L3U09_HML3_CJSD1_RMSK)
#define HWIO_APCS_L3U09_HML3_CJSD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CJSD1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_CJSD1_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U09_HML3_CJSD1_DATA_SHFT                                0x0

#define HWIO_APCS_L3U09_HML3_CJSD2_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000a010)
#define HWIO_APCS_L3U09_HML3_CJSD2_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_APCS_L3U09_HML3_CJSD2_RMSK                              0xffffffff
#define HWIO_APCS_L3U09_HML3_CJSD2_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CJSD2_ADDR, HWIO_APCS_L3U09_HML3_CJSD2_RMSK)
#define HWIO_APCS_L3U09_HML3_CJSD2_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CJSD2_ADDR, m)
#define HWIO_APCS_L3U09_HML3_CJSD2_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U09_HML3_CJSD2_DATA_SHFT                                0x0

#define HWIO_APCS_L3U09_HML3_CJSD3_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000a014)
#define HWIO_APCS_L3U09_HML3_CJSD3_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_APCS_L3U09_HML3_CJSD3_RMSK                              0xffffffff
#define HWIO_APCS_L3U09_HML3_CJSD3_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CJSD3_ADDR, HWIO_APCS_L3U09_HML3_CJSD3_RMSK)
#define HWIO_APCS_L3U09_HML3_CJSD3_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CJSD3_ADDR, m)
#define HWIO_APCS_L3U09_HML3_CJSD3_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U09_HML3_CJSD3_DATA_SHFT                                0x0

#define HWIO_APCS_L3U09_HML3_CJSD4_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000a018)
#define HWIO_APCS_L3U09_HML3_CJSD4_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000a018)
#define HWIO_APCS_L3U09_HML3_CJSD4_RMSK                              0xffffffff
#define HWIO_APCS_L3U09_HML3_CJSD4_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CJSD4_ADDR, HWIO_APCS_L3U09_HML3_CJSD4_RMSK)
#define HWIO_APCS_L3U09_HML3_CJSD4_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CJSD4_ADDR, m)
#define HWIO_APCS_L3U09_HML3_CJSD4_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U09_HML3_CJSD4_DATA_SHFT                                0x0

#define HWIO_APCS_L3U09_HML3_CJSD5_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000a01c)
#define HWIO_APCS_L3U09_HML3_CJSD5_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000a01c)
#define HWIO_APCS_L3U09_HML3_CJSD5_RMSK                              0xffffffff
#define HWIO_APCS_L3U09_HML3_CJSD5_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CJSD5_ADDR, HWIO_APCS_L3U09_HML3_CJSD5_RMSK)
#define HWIO_APCS_L3U09_HML3_CJSD5_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CJSD5_ADDR, m)
#define HWIO_APCS_L3U09_HML3_CJSD5_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U09_HML3_CJSD5_DATA_SHFT                                0x0

#define HWIO_APCS_L3U09_HML3_CR0_ADDR                                (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00005200)
#define HWIO_APCS_L3U09_HML3_CR0_OFFS                                (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00005200)
#define HWIO_APCS_L3U09_HML3_CR0_RMSK                                      0x1f
#define HWIO_APCS_L3U09_HML3_CR0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CR0_ADDR, HWIO_APCS_L3U09_HML3_CR0_RMSK)
#define HWIO_APCS_L3U09_HML3_CR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CR0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_CR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_CR0_ADDR,v)
#define HWIO_APCS_L3U09_HML3_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_CR0_ADDR,m,v,HWIO_APCS_L3U09_HML3_CR0_IN)
#define HWIO_APCS_L3U09_HML3_CR0_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U09_HML3_CR0_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U09_HML3_CR0_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U09_HML3_CR0_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U09_HML3_CR0_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U09_HML3_CR0_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U09_HML3_CR0_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U09_HML3_CR0_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U09_HML3_CR0_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U09_HML3_CR0_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U09_HML3_CR1_ADDR                                (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00005300)
#define HWIO_APCS_L3U09_HML3_CR1_OFFS                                (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00005300)
#define HWIO_APCS_L3U09_HML3_CR1_RMSK                                      0x1f
#define HWIO_APCS_L3U09_HML3_CR1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CR1_ADDR, HWIO_APCS_L3U09_HML3_CR1_RMSK)
#define HWIO_APCS_L3U09_HML3_CR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CR1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_CR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_CR1_ADDR,v)
#define HWIO_APCS_L3U09_HML3_CR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_CR1_ADDR,m,v,HWIO_APCS_L3U09_HML3_CR1_IN)
#define HWIO_APCS_L3U09_HML3_CR1_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U09_HML3_CR1_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U09_HML3_CR1_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U09_HML3_CR1_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U09_HML3_CR1_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U09_HML3_CR1_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U09_HML3_CR1_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U09_HML3_CR1_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U09_HML3_CR1_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U09_HML3_CR1_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U09_HML3_CRA_ADDR                                (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00007020)
#define HWIO_APCS_L3U09_HML3_CRA_OFFS                                (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00007020)
#define HWIO_APCS_L3U09_HML3_CRA_RMSK                                0xffffc03d
#define HWIO_APCS_L3U09_HML3_CRA_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CRA_ADDR, HWIO_APCS_L3U09_HML3_CRA_RMSK)
#define HWIO_APCS_L3U09_HML3_CRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CRA_ADDR, m)
#define HWIO_APCS_L3U09_HML3_CRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_CRA_ADDR,v)
#define HWIO_APCS_L3U09_HML3_CRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_CRA_ADDR,m,v,HWIO_APCS_L3U09_HML3_CRA_IN)
#define HWIO_APCS_L3U09_HML3_CRA_SPARE_BMSK                          0xe0000000
#define HWIO_APCS_L3U09_HML3_CRA_SPARE_SHFT                                0x1d
#define HWIO_APCS_L3U09_HML3_CRA_QID_ECC_BMSK                        0x10000000
#define HWIO_APCS_L3U09_HML3_CRA_QID_ECC_SHFT                              0x1c
#define HWIO_APCS_L3U09_HML3_CRA_QID_CE_SEQ_BMSK                      0x8000000
#define HWIO_APCS_L3U09_HML3_CRA_QID_CE_SEQ_SHFT                           0x1b
#define HWIO_APCS_L3U09_HML3_CRA_RD_SNP_RD_TIME_BMSK                  0x4000000
#define HWIO_APCS_L3U09_HML3_CRA_RD_SNP_RD_TIME_SHFT                       0x1a
#define HWIO_APCS_L3U09_HML3_CRA_FAPSHA_BMSK                          0x2000000
#define HWIO_APCS_L3U09_HML3_CRA_FAPSHA_SHFT                               0x19
#define HWIO_APCS_L3U09_HML3_CRA_BLOCK_TUE_BMSK                       0x1000000
#define HWIO_APCS_L3U09_HML3_CRA_BLOCK_TUE_SHFT                            0x18
#define HWIO_APCS_L3U09_HML3_CRA_SFT_CE_SEQ_BMSK                       0x800000
#define HWIO_APCS_L3U09_HML3_CRA_SFT_CE_SEQ_SHFT                           0x17
#define HWIO_APCS_L3U09_HML3_CRA_DCH_INV0_BMSK                         0x400000
#define HWIO_APCS_L3U09_HML3_CRA_DCH_INV0_SHFT                             0x16
#define HWIO_APCS_L3U09_HML3_CRA_DCH_INV1_BMSK                         0x200000
#define HWIO_APCS_L3U09_HML3_CRA_DCH_INV1_SHFT                             0x15
#define HWIO_APCS_L3U09_HML3_CRA_DETC_BMSK                             0x100000
#define HWIO_APCS_L3U09_HML3_CRA_DETC_SHFT                                 0x14
#define HWIO_APCS_L3U09_HML3_CRA_AMVSMC_BMSK                            0x80000
#define HWIO_APCS_L3U09_HML3_CRA_AMVSMC_SHFT                               0x13
#define HWIO_APCS_L3U09_HML3_CRA_DCIALL_SFT_BMSK                        0x40000
#define HWIO_APCS_L3U09_HML3_CRA_DCIALL_SFT_SHFT                           0x12
#define HWIO_APCS_L3U09_HML3_CRA_TAG_ECC_BMSK                           0x20000
#define HWIO_APCS_L3U09_HML3_CRA_TAG_ECC_SHFT                              0x11
#define HWIO_APCS_L3U09_HML3_CRA_TAG_CE_SEQ_BMSK                        0x10000
#define HWIO_APCS_L3U09_HML3_CRA_TAG_CE_SEQ_SHFT                           0x10
#define HWIO_APCS_L3U09_HML3_CRA_DATA_ECC_BMSK                           0x8000
#define HWIO_APCS_L3U09_HML3_CRA_DATA_ECC_SHFT                              0xf
#define HWIO_APCS_L3U09_HML3_CRA_ENFGECCDAT_BMSK                         0x4000
#define HWIO_APCS_L3U09_HML3_CRA_ENFGECCDAT_SHFT                            0xe
#define HWIO_APCS_L3U09_HML3_CRA_CO_REQ_TIME_BMSK                          0x30
#define HWIO_APCS_L3U09_HML3_CRA_CO_REQ_TIME_SHFT                           0x4
#define HWIO_APCS_L3U09_HML3_CRA_WR_MISS_RD_TIME_BMSK                       0x8
#define HWIO_APCS_L3U09_HML3_CRA_WR_MISS_RD_TIME_SHFT                       0x3
#define HWIO_APCS_L3U09_HML3_CRA_RD_MISS_RD_TIME_BMSK                       0x4
#define HWIO_APCS_L3U09_HML3_CRA_RD_MISS_RD_TIME_SHFT                       0x2
#define HWIO_APCS_L3U09_HML3_CRA_EARLY_RD_BMSK                              0x1
#define HWIO_APCS_L3U09_HML3_CRA_EARLY_RD_SHFT                              0x0

#define HWIO_APCS_L3U09_HML3_CRB_ADDR                                (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00007024)
#define HWIO_APCS_L3U09_HML3_CRB_OFFS                                (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00007024)
#define HWIO_APCS_L3U09_HML3_CRB_RMSK                                    0xffe0
#define HWIO_APCS_L3U09_HML3_CRB_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CRB_ADDR, HWIO_APCS_L3U09_HML3_CRB_RMSK)
#define HWIO_APCS_L3U09_HML3_CRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CRB_ADDR, m)
#define HWIO_APCS_L3U09_HML3_CRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_CRB_ADDR,v)
#define HWIO_APCS_L3U09_HML3_CRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_CRB_ADDR,m,v,HWIO_APCS_L3U09_HML3_CRB_IN)
#define HWIO_APCS_L3U09_HML3_CRB_SPARE_BMSK                              0xff80
#define HWIO_APCS_L3U09_HML3_CRB_SPARE_SHFT                                 0x7
#define HWIO_APCS_L3U09_HML3_CRB_RTY_BACKOFF_BMSK                          0x60
#define HWIO_APCS_L3U09_HML3_CRB_RTY_BACKOFF_SHFT                           0x5

#define HWIO_APCS_L3U09_HML3_CRD_ADDR                                (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000702c)
#define HWIO_APCS_L3U09_HML3_CRD_OFFS                                (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000702c)
#define HWIO_APCS_L3U09_HML3_CRD_RMSK                                   0x10001
#define HWIO_APCS_L3U09_HML3_CRD_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CRD_ADDR, HWIO_APCS_L3U09_HML3_CRD_RMSK)
#define HWIO_APCS_L3U09_HML3_CRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_CRD_ADDR, m)
#define HWIO_APCS_L3U09_HML3_CRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_CRD_ADDR,v)
#define HWIO_APCS_L3U09_HML3_CRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_CRD_ADDR,m,v,HWIO_APCS_L3U09_HML3_CRD_IN)
#define HWIO_APCS_L3U09_HML3_CRD_PL3APOS_BMSK                           0x10000
#define HWIO_APCS_L3U09_HML3_CRD_PL3APOS_SHFT                              0x10
#define HWIO_APCS_L3U09_HML3_CRD_DDCIALL_BMSK                               0x1
#define HWIO_APCS_L3U09_HML3_CRD_DDCIALL_SHFT                               0x0

#define HWIO_APCS_L3U09_HML3_DAEERR0_ADDR                            (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000324c)
#define HWIO_APCS_L3U09_HML3_DAEERR0_OFFS                            (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000324c)
#define HWIO_APCS_L3U09_HML3_DAEERR0_RMSK                               0xfffff
#define HWIO_APCS_L3U09_HML3_DAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DAEERR0_ADDR, HWIO_APCS_L3U09_HML3_DAEERR0_RMSK)
#define HWIO_APCS_L3U09_HML3_DAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DAEERR0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DAEERR0_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U09_HML3_DAEERR0_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U09_HML3_DAEERR1_ADDR                            (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000334c)
#define HWIO_APCS_L3U09_HML3_DAEERR1_OFFS                            (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000334c)
#define HWIO_APCS_L3U09_HML3_DAEERR1_RMSK                               0xfffff
#define HWIO_APCS_L3U09_HML3_DAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DAEERR1_ADDR, HWIO_APCS_L3U09_HML3_DAEERR1_RMSK)
#define HWIO_APCS_L3U09_HML3_DAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DAEERR1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DAEERR1_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U09_HML3_DAEERR1_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U09_HML3_DCRSWCR_ADDR                            (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003000)
#define HWIO_APCS_L3U09_HML3_DCRSWCR_OFFS                            (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003000)
#define HWIO_APCS_L3U09_HML3_DCRSWCR_RMSK                                 0xfff
#define HWIO_APCS_L3U09_HML3_DCRSWCR_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWCR_ADDR, HWIO_APCS_L3U09_HML3_DCRSWCR_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWCR_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_DCRSWCR_ADDR,v)
#define HWIO_APCS_L3U09_HML3_DCRSWCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_DCRSWCR_ADDR,m,v,HWIO_APCS_L3U09_HML3_DCRSWCR_IN)
#define HWIO_APCS_L3U09_HML3_DCRSWCR_SFTBID_BMSK                          0xc00
#define HWIO_APCS_L3U09_HML3_DCRSWCR_SFTBID_SHFT                            0xa
#define HWIO_APCS_L3U09_HML3_DCRSWCR_SFTPID_BMSK                          0x3f0
#define HWIO_APCS_L3U09_HML3_DCRSWCR_SFTPID_SHFT                            0x4
#define HWIO_APCS_L3U09_HML3_DCRSWCR_SPARE_BMSK                             0x8
#define HWIO_APCS_L3U09_HML3_DCRSWCR_SPARE_SHFT                             0x3
#define HWIO_APCS_L3U09_HML3_DCRSWCR_CVFS_BMSK                              0x4
#define HWIO_APCS_L3U09_HML3_DCRSWCR_CVFS_SHFT                              0x2
#define HWIO_APCS_L3U09_HML3_DCRSWCR_BYPTECC_BMSK                           0x2
#define HWIO_APCS_L3U09_HML3_DCRSWCR_BYPTECC_SHFT                           0x1
#define HWIO_APCS_L3U09_HML3_DCRSWCR_BYPDECC_BMSK                           0x1
#define HWIO_APCS_L3U09_HML3_DCRSWCR_BYPDECC_SHFT                           0x0

#define HWIO_APCS_L3U09_HML3_DCRSWDA0_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003200)
#define HWIO_APCS_L3U09_HML3_DCRSWDA0_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003200)
#define HWIO_APCS_L3U09_HML3_DCRSWDA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDA0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDA0_ADDR, HWIO_APCS_L3U09_HML3_DCRSWDA0_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWDA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDA0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWDA0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDA0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U09_HML3_DCRSWDA1_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003300)
#define HWIO_APCS_L3U09_HML3_DCRSWDA1_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003300)
#define HWIO_APCS_L3U09_HML3_DCRSWDA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDA1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDA1_ADDR, HWIO_APCS_L3U09_HML3_DCRSWDA1_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWDA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDA1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWDA1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDA1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U09_HML3_DCRSWDB0_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003204)
#define HWIO_APCS_L3U09_HML3_DCRSWDB0_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003204)
#define HWIO_APCS_L3U09_HML3_DCRSWDB0_RMSK                           0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDB0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDB0_ADDR, HWIO_APCS_L3U09_HML3_DCRSWDB0_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWDB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDB0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWDB0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDB0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U09_HML3_DCRSWDB1_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003304)
#define HWIO_APCS_L3U09_HML3_DCRSWDB1_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003304)
#define HWIO_APCS_L3U09_HML3_DCRSWDB1_RMSK                           0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDB1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDB1_ADDR, HWIO_APCS_L3U09_HML3_DCRSWDB1_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWDB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDB1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWDB1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDB1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U09_HML3_DCRSWDC0_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003208)
#define HWIO_APCS_L3U09_HML3_DCRSWDC0_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003208)
#define HWIO_APCS_L3U09_HML3_DCRSWDC0_RMSK                           0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDC0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDC0_ADDR, HWIO_APCS_L3U09_HML3_DCRSWDC0_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWDC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDC0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWDC0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDC0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U09_HML3_DCRSWDC1_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003308)
#define HWIO_APCS_L3U09_HML3_DCRSWDC1_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003308)
#define HWIO_APCS_L3U09_HML3_DCRSWDC1_RMSK                           0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDC1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDC1_ADDR, HWIO_APCS_L3U09_HML3_DCRSWDC1_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWDC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDC1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWDC1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDC1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U09_HML3_DCRSWDD0_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000320c)
#define HWIO_APCS_L3U09_HML3_DCRSWDD0_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000320c)
#define HWIO_APCS_L3U09_HML3_DCRSWDD0_RMSK                           0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDD0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDD0_ADDR, HWIO_APCS_L3U09_HML3_DCRSWDD0_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWDD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDD0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWDD0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDD0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U09_HML3_DCRSWDD1_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000330c)
#define HWIO_APCS_L3U09_HML3_DCRSWDD1_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000330c)
#define HWIO_APCS_L3U09_HML3_DCRSWDD1_RMSK                           0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDD1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDD1_ADDR, HWIO_APCS_L3U09_HML3_DCRSWDD1_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWDD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDD1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWDD1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWDD1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U09_HML3_DCRSWDE0_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003210)
#define HWIO_APCS_L3U09_HML3_DCRSWDE0_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003210)
#define HWIO_APCS_L3U09_HML3_DCRSWDE0_RMSK                              0x1ffff
#define HWIO_APCS_L3U09_HML3_DCRSWDE0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDE0_ADDR, HWIO_APCS_L3U09_HML3_DCRSWDE0_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWDE0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDE0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWDE0_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U09_HML3_DCRSWDE0_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U09_HML3_DCRSWDE0_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U09_HML3_DCRSWDE0_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U09_HML3_DCRSWDE0_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U09_HML3_DCRSWDE0_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U09_HML3_DCRSWDE1_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003310)
#define HWIO_APCS_L3U09_HML3_DCRSWDE1_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003310)
#define HWIO_APCS_L3U09_HML3_DCRSWDE1_RMSK                              0x1ffff
#define HWIO_APCS_L3U09_HML3_DCRSWDE1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDE1_ADDR, HWIO_APCS_L3U09_HML3_DCRSWDE1_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWDE1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWDE1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWDE1_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U09_HML3_DCRSWDE1_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U09_HML3_DCRSWDE1_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U09_HML3_DCRSWDE1_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U09_HML3_DCRSWDE1_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U09_HML3_DCRSWDE1_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U09_HML3_DCRSWTA0_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003218)
#define HWIO_APCS_L3U09_HML3_DCRSWTA0_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003218)
#define HWIO_APCS_L3U09_HML3_DCRSWTA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWTA0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWTA0_ADDR, HWIO_APCS_L3U09_HML3_DCRSWTA0_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWTA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWTA0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWTA0_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U09_HML3_DCRSWTA0_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U09_HML3_DCRSWTA0_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U09_HML3_DCRSWTA0_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U09_HML3_DCRSWTA1_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003318)
#define HWIO_APCS_L3U09_HML3_DCRSWTA1_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003318)
#define HWIO_APCS_L3U09_HML3_DCRSWTA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U09_HML3_DCRSWTA1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWTA1_ADDR, HWIO_APCS_L3U09_HML3_DCRSWTA1_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWTA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWTA1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWTA1_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U09_HML3_DCRSWTA1_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U09_HML3_DCRSWTA1_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U09_HML3_DCRSWTA1_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U09_HML3_DCRSWTB0_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000321c)
#define HWIO_APCS_L3U09_HML3_DCRSWTB0_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000321c)
#define HWIO_APCS_L3U09_HML3_DCRSWTB0_RMSK                           0x7fffff00
#define HWIO_APCS_L3U09_HML3_DCRSWTB0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWTB0_ADDR, HWIO_APCS_L3U09_HML3_DCRSWTB0_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWTB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWTB0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWTB0_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U09_HML3_DCRSWTB0_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U09_HML3_DCRSWTB1_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000331c)
#define HWIO_APCS_L3U09_HML3_DCRSWTB1_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000331c)
#define HWIO_APCS_L3U09_HML3_DCRSWTB1_RMSK                           0x7fffff00
#define HWIO_APCS_L3U09_HML3_DCRSWTB1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWTB1_ADDR, HWIO_APCS_L3U09_HML3_DCRSWTB1_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWTB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWTB1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWTB1_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U09_HML3_DCRSWTB1_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U09_HML3_DCRSWTC0_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003220)
#define HWIO_APCS_L3U09_HML3_DCRSWTC0_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003220)
#define HWIO_APCS_L3U09_HML3_DCRSWTC0_RMSK                              0xfffff
#define HWIO_APCS_L3U09_HML3_DCRSWTC0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWTC0_ADDR, HWIO_APCS_L3U09_HML3_DCRSWTC0_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWTC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWTC0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWTC0_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U09_HML3_DCRSWTC0_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U09_HML3_DCRSWTC1_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003320)
#define HWIO_APCS_L3U09_HML3_DCRSWTC1_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003320)
#define HWIO_APCS_L3U09_HML3_DCRSWTC1_RMSK                              0xfffff
#define HWIO_APCS_L3U09_HML3_DCRSWTC1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWTC1_ADDR, HWIO_APCS_L3U09_HML3_DCRSWTC1_RMSK)
#define HWIO_APCS_L3U09_HML3_DCRSWTC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_DCRSWTC1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_DCRSWTC1_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U09_HML3_DCRSWTC1_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U09_HML3_FAICCRA0_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00002208)
#define HWIO_APCS_L3U09_HML3_FAICCRA0_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00002208)
#define HWIO_APCS_L3U09_HML3_FAICCRA0_RMSK                            0xfffffff
#define HWIO_APCS_L3U09_HML3_FAICCRA0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICCRA0_ADDR, HWIO_APCS_L3U09_HML3_FAICCRA0_RMSK)
#define HWIO_APCS_L3U09_HML3_FAICCRA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICCRA0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_FAICCRA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_FAICCRA0_ADDR,v)
#define HWIO_APCS_L3U09_HML3_FAICCRA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_FAICCRA0_ADDR,m,v,HWIO_APCS_L3U09_HML3_FAICCRA0_IN)
#define HWIO_APCS_L3U09_HML3_FAICCRA0_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U09_HML3_FAICCRA0_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U09_HML3_FAICCRA1_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00002308)
#define HWIO_APCS_L3U09_HML3_FAICCRA1_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00002308)
#define HWIO_APCS_L3U09_HML3_FAICCRA1_RMSK                            0xfffffff
#define HWIO_APCS_L3U09_HML3_FAICCRA1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICCRA1_ADDR, HWIO_APCS_L3U09_HML3_FAICCRA1_RMSK)
#define HWIO_APCS_L3U09_HML3_FAICCRA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICCRA1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_FAICCRA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_FAICCRA1_ADDR,v)
#define HWIO_APCS_L3U09_HML3_FAICCRA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_FAICCRA1_ADDR,m,v,HWIO_APCS_L3U09_HML3_FAICCRA1_IN)
#define HWIO_APCS_L3U09_HML3_FAICCRA1_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U09_HML3_FAICCRA1_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U09_HML3_FAICCRB0_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000220c)
#define HWIO_APCS_L3U09_HML3_FAICCRB0_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000220c)
#define HWIO_APCS_L3U09_HML3_FAICCRB0_RMSK                           0xfffeffff
#define HWIO_APCS_L3U09_HML3_FAICCRB0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICCRB0_ADDR, HWIO_APCS_L3U09_HML3_FAICCRB0_RMSK)
#define HWIO_APCS_L3U09_HML3_FAICCRB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICCRB0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_FAICCRB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_FAICCRB0_ADDR,v)
#define HWIO_APCS_L3U09_HML3_FAICCRB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_FAICCRB0_ADDR,m,v,HWIO_APCS_L3U09_HML3_FAICCRB0_IN)
#define HWIO_APCS_L3U09_HML3_FAICCRB0_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U09_HML3_FAICCRB0_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U09_HML3_FAICCRB0_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U09_HML3_FAICCRB0_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U09_HML3_FAICCRB0_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U09_HML3_FAICCRB0_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U09_HML3_FAICCRB0_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U09_HML3_FAICCRB1_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000230c)
#define HWIO_APCS_L3U09_HML3_FAICCRB1_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000230c)
#define HWIO_APCS_L3U09_HML3_FAICCRB1_RMSK                           0xfffeffff
#define HWIO_APCS_L3U09_HML3_FAICCRB1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICCRB1_ADDR, HWIO_APCS_L3U09_HML3_FAICCRB1_RMSK)
#define HWIO_APCS_L3U09_HML3_FAICCRB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICCRB1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_FAICCRB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_FAICCRB1_ADDR,v)
#define HWIO_APCS_L3U09_HML3_FAICCRB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_FAICCRB1_ADDR,m,v,HWIO_APCS_L3U09_HML3_FAICCRB1_IN)
#define HWIO_APCS_L3U09_HML3_FAICCRB1_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U09_HML3_FAICCRB1_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U09_HML3_FAICCRB1_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U09_HML3_FAICCRB1_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U09_HML3_FAICCRB1_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U09_HML3_FAICCRB1_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U09_HML3_FAICCRB1_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U09_HML3_FAICCRC0_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00002210)
#define HWIO_APCS_L3U09_HML3_FAICCRC0_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00002210)
#define HWIO_APCS_L3U09_HML3_FAICCRC0_RMSK                                 0xff
#define HWIO_APCS_L3U09_HML3_FAICCRC0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICCRC0_ADDR, HWIO_APCS_L3U09_HML3_FAICCRC0_RMSK)
#define HWIO_APCS_L3U09_HML3_FAICCRC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICCRC0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_FAICCRC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_FAICCRC0_ADDR,v)
#define HWIO_APCS_L3U09_HML3_FAICCRC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_FAICCRC0_ADDR,m,v,HWIO_APCS_L3U09_HML3_FAICCRC0_IN)
#define HWIO_APCS_L3U09_HML3_FAICCRC0_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U09_HML3_FAICCRC0_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U09_HML3_FAICCRC1_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00002310)
#define HWIO_APCS_L3U09_HML3_FAICCRC1_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00002310)
#define HWIO_APCS_L3U09_HML3_FAICCRC1_RMSK                                 0xff
#define HWIO_APCS_L3U09_HML3_FAICCRC1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICCRC1_ADDR, HWIO_APCS_L3U09_HML3_FAICCRC1_RMSK)
#define HWIO_APCS_L3U09_HML3_FAICCRC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICCRC1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_FAICCRC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_FAICCRC1_ADDR,v)
#define HWIO_APCS_L3U09_HML3_FAICCRC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_FAICCRC1_ADDR,m,v,HWIO_APCS_L3U09_HML3_FAICCRC1_IN)
#define HWIO_APCS_L3U09_HML3_FAICCRC1_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U09_HML3_FAICCRC1_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U09_HML3_FAICSR0_ADDR                            (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000223c)
#define HWIO_APCS_L3U09_HML3_FAICSR0_OFFS                            (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000223c)
#define HWIO_APCS_L3U09_HML3_FAICSR0_RMSK                              0xffffff
#define HWIO_APCS_L3U09_HML3_FAICSR0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICSR0_ADDR, HWIO_APCS_L3U09_HML3_FAICSR0_RMSK)
#define HWIO_APCS_L3U09_HML3_FAICSR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICSR0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_FAICSR0_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U09_HML3_FAICSR0_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U09_HML3_FAICSR0_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U09_HML3_FAICSR0_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U09_HML3_FAICSR0_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U09_HML3_FAICSR0_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U09_HML3_FAICSR0_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U09_HML3_FAICSR0_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U09_HML3_FAICSR0_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U09_HML3_FAICSR0_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U09_HML3_FAICSR0_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U09_HML3_FAICSR0_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U09_HML3_FAICSR0_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U09_HML3_FAICSR0_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U09_HML3_FAICSR1_ADDR                            (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000233c)
#define HWIO_APCS_L3U09_HML3_FAICSR1_OFFS                            (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000233c)
#define HWIO_APCS_L3U09_HML3_FAICSR1_RMSK                              0xffffff
#define HWIO_APCS_L3U09_HML3_FAICSR1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICSR1_ADDR, HWIO_APCS_L3U09_HML3_FAICSR1_RMSK)
#define HWIO_APCS_L3U09_HML3_FAICSR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FAICSR1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_FAICSR1_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U09_HML3_FAICSR1_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U09_HML3_FAICSR1_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U09_HML3_FAICSR1_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U09_HML3_FAICSR1_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U09_HML3_FAICSR1_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U09_HML3_FAICSR1_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U09_HML3_FAICSR1_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U09_HML3_FAICSR1_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U09_HML3_FAICSR1_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U09_HML3_FAICSR1_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U09_HML3_FAICSR1_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U09_HML3_FAICSR1_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U09_HML3_FAICSR1_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U09_HML3_FUSEDATH_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000302c)
#define HWIO_APCS_L3U09_HML3_FUSEDATH_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_APCS_L3U09_HML3_FUSEDATH_RMSK                           0xffffffff
#define HWIO_APCS_L3U09_HML3_FUSEDATH_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FUSEDATH_ADDR, HWIO_APCS_L3U09_HML3_FUSEDATH_RMSK)
#define HWIO_APCS_L3U09_HML3_FUSEDATH_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FUSEDATH_ADDR, m)
#define HWIO_APCS_L3U09_HML3_FUSEDATH_FUSES_HI_BMSK                  0xffffffff
#define HWIO_APCS_L3U09_HML3_FUSEDATH_FUSES_HI_SHFT                         0x0

#define HWIO_APCS_L3U09_HML3_FUSEDATL_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003028)
#define HWIO_APCS_L3U09_HML3_FUSEDATL_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003028)
#define HWIO_APCS_L3U09_HML3_FUSEDATL_RMSK                           0xffffffff
#define HWIO_APCS_L3U09_HML3_FUSEDATL_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FUSEDATL_ADDR, HWIO_APCS_L3U09_HML3_FUSEDATL_RMSK)
#define HWIO_APCS_L3U09_HML3_FUSEDATL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FUSEDATL_ADDR, m)
#define HWIO_APCS_L3U09_HML3_FUSEDATL_FUSES_LO_BMSK                  0xffffffff
#define HWIO_APCS_L3U09_HML3_FUSEDATL_FUSES_LO_SHFT                         0x0

#define HWIO_APCS_L3U09_HML3_FUSEIDX_ADDR                            (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003024)
#define HWIO_APCS_L3U09_HML3_FUSEIDX_OFFS                            (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003024)
#define HWIO_APCS_L3U09_HML3_FUSEIDX_RMSK                                  0x3f
#define HWIO_APCS_L3U09_HML3_FUSEIDX_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FUSEIDX_ADDR, HWIO_APCS_L3U09_HML3_FUSEIDX_RMSK)
#define HWIO_APCS_L3U09_HML3_FUSEIDX_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_FUSEIDX_ADDR, m)
#define HWIO_APCS_L3U09_HML3_FUSEIDX_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_FUSEIDX_ADDR,v)
#define HWIO_APCS_L3U09_HML3_FUSEIDX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_FUSEIDX_ADDR,m,v,HWIO_APCS_L3U09_HML3_FUSEIDX_IN)
#define HWIO_APCS_L3U09_HML3_FUSEIDX_FUSE_INDEX_BMSK                       0x3f
#define HWIO_APCS_L3U09_HML3_FUSEIDX_FUSE_INDEX_SHFT                        0x0

#define HWIO_APCS_L3U09_HML3_HCRA_ADDR                               (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00005010)
#define HWIO_APCS_L3U09_HML3_HCRA_OFFS                               (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00005010)
#define HWIO_APCS_L3U09_HML3_HCRA_RMSK                               0xffffefff
#define HWIO_APCS_L3U09_HML3_HCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_HCRA_ADDR, HWIO_APCS_L3U09_HML3_HCRA_RMSK)
#define HWIO_APCS_L3U09_HML3_HCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_HCRA_ADDR, m)
#define HWIO_APCS_L3U09_HML3_HCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_HCRA_ADDR,v)
#define HWIO_APCS_L3U09_HML3_HCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_HCRA_ADDR,m,v,HWIO_APCS_L3U09_HML3_HCRA_IN)
#define HWIO_APCS_L3U09_HML3_HCRA_SPARE_BMSK                         0xf0000000
#define HWIO_APCS_L3U09_HML3_HCRA_SPARE_SHFT                               0x1c
#define HWIO_APCS_L3U09_HML3_HCRA_IGNR_CLEAN_BMSK                     0x8000000
#define HWIO_APCS_L3U09_HML3_HCRA_IGNR_CLEAN_SHFT                          0x1b
#define HWIO_APCS_L3U09_HML3_HCRA_BLK_NBSDCINV_BMSK                   0x4000000
#define HWIO_APCS_L3U09_HML3_HCRA_BLK_NBSDCINV_SHFT                        0x1a
#define HWIO_APCS_L3U09_HML3_HCRA_EN_TUE_POISON_BMSK                  0x2000000
#define HWIO_APCS_L3U09_HML3_HCRA_EN_TUE_POISON_SHFT                       0x19
#define HWIO_APCS_L3U09_HML3_HCRA_F1NPWNS_BMSK                        0x1000000
#define HWIO_APCS_L3U09_HML3_HCRA_F1NPWNS_SHFT                             0x18
#define HWIO_APCS_L3U09_HML3_HCRA_XTNDBQLF_BMSK                        0xf00000
#define HWIO_APCS_L3U09_HML3_HCRA_XTNDBQLF_SHFT                            0x14
#define HWIO_APCS_L3U09_HML3_HCRA_SVFRPC_BMSK                           0xc0000
#define HWIO_APCS_L3U09_HML3_HCRA_SVFRPC_SHFT                              0x12
#define HWIO_APCS_L3U09_HML3_HCRA_DAS64D_BMSK                           0x20000
#define HWIO_APCS_L3U09_HML3_HCRA_DAS64D_SHFT                              0x11
#define HWIO_APCS_L3U09_HML3_HCRA_FLFSRON_BMSK                          0x10000
#define HWIO_APCS_L3U09_HML3_HCRA_FLFSRON_SHFT                             0x10
#define HWIO_APCS_L3U09_HML3_HCRA_DBRABORT_BMSK                          0x8000
#define HWIO_APCS_L3U09_HML3_HCRA_DBRABORT_SHFT                             0xf
#define HWIO_APCS_L3U09_HML3_HCRA_FRDBOQD_BMSK                           0x4000
#define HWIO_APCS_L3U09_HML3_HCRA_FRDBOQD_SHFT                              0xe
#define HWIO_APCS_L3U09_HML3_HCRA_ASDAPC_BMSK                            0x2000
#define HWIO_APCS_L3U09_HML3_HCRA_ASDAPC_SHFT                               0xd
#define HWIO_APCS_L3U09_HML3_HCRA_MAX_BOQ_BUSY_BMSK                       0xf00
#define HWIO_APCS_L3U09_HML3_HCRA_MAX_BOQ_BUSY_SHFT                         0x8
#define HWIO_APCS_L3U09_HML3_HCRA_FORCE_CGC_HAZ_BMSK                       0x80
#define HWIO_APCS_L3U09_HML3_HCRA_FORCE_CGC_HAZ_SHFT                        0x7
#define HWIO_APCS_L3U09_HML3_HCRA_ADDRESS_HASH_BMSK                        0x40
#define HWIO_APCS_L3U09_HML3_HCRA_ADDRESS_HASH_SHFT                         0x6
#define HWIO_APCS_L3U09_HML3_HCRA_READ_MISS_BYP_BMSK                       0x20
#define HWIO_APCS_L3U09_HML3_HCRA_READ_MISS_BYP_SHFT                        0x5
#define HWIO_APCS_L3U09_HML3_HCRA_DATA_RET_PATH_BMSK                       0x10
#define HWIO_APCS_L3U09_HML3_HCRA_DATA_RET_PATH_SHFT                        0x4
#define HWIO_APCS_L3U09_HML3_HCRA_OUT_BNG_DIS_BMSK                          0x8
#define HWIO_APCS_L3U09_HML3_HCRA_OUT_BNG_DIS_SHFT                          0x3
#define HWIO_APCS_L3U09_HML3_HCRA_CPQDAT_DIS_BMSK                           0x4
#define HWIO_APCS_L3U09_HML3_HCRA_CPQDAT_DIS_SHFT                           0x2
#define HWIO_APCS_L3U09_HML3_HCRA_BBDRD_BMSK                                0x2
#define HWIO_APCS_L3U09_HML3_HCRA_BBDRD_SHFT                                0x1
#define HWIO_APCS_L3U09_HML3_HCRA_BBBRD_BMSK                                0x1
#define HWIO_APCS_L3U09_HML3_HCRA_BBBRD_SHFT                                0x0

#define HWIO_APCS_L3U09_HML3_HPDIV_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00005014)
#define HWIO_APCS_L3U09_HML3_HPDIV_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00005014)
#define HWIO_APCS_L3U09_HML3_HPDIV_RMSK                                 0xf000f
#define HWIO_APCS_L3U09_HML3_HPDIV_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_HPDIV_ADDR, HWIO_APCS_L3U09_HML3_HPDIV_RMSK)
#define HWIO_APCS_L3U09_HML3_HPDIV_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_HPDIV_ADDR, m)
#define HWIO_APCS_L3U09_HML3_HPDIV_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_HPDIV_ADDR,v)
#define HWIO_APCS_L3U09_HML3_HPDIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_HPDIV_ADDR,m,v,HWIO_APCS_L3U09_HML3_HPDIV_IN)
#define HWIO_APCS_L3U09_HML3_HPDIV_HPDCDP_BMSK                          0xf0000
#define HWIO_APCS_L3U09_HML3_HPDIV_HPDCDP_SHFT                             0x10
#define HWIO_APCS_L3U09_HML3_HPDIV_HPDCAP_BMSK                              0xf
#define HWIO_APCS_L3U09_HML3_HPDIV_HPDCAP_SHFT                              0x0

#define HWIO_APCS_L3U09_HML3_HSHMCTL_ADDR                            (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000705c)
#define HWIO_APCS_L3U09_HML3_HSHMCTL_OFFS                            (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000705c)
#define HWIO_APCS_L3U09_HML3_HSHMCTL_RMSK                              0x3fffff
#define HWIO_APCS_L3U09_HML3_HSHMCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_HSHMCTL_ADDR, HWIO_APCS_L3U09_HML3_HSHMCTL_RMSK)
#define HWIO_APCS_L3U09_HML3_HSHMCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_HSHMCTL_ADDR, m)
#define HWIO_APCS_L3U09_HML3_HSHMCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_HSHMCTL_ADDR,v)
#define HWIO_APCS_L3U09_HML3_HSHMCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_HSHMCTL_ADDR,m,v,HWIO_APCS_L3U09_HML3_HSHMCTL_IN)
#define HWIO_APCS_L3U09_HML3_HSHMCTL_HMASK_BMSK                        0x3fffff
#define HWIO_APCS_L3U09_HML3_HSHMCTL_HMASK_SHFT                             0x0

#define HWIO_APCS_L3U09_HML3_INJERR0_ADDR                            (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00009210)
#define HWIO_APCS_L3U09_HML3_INJERR0_OFFS                            (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00009210)
#define HWIO_APCS_L3U09_HML3_INJERR0_RMSK                                  0x1f
#define HWIO_APCS_L3U09_HML3_INJERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_INJERR0_ADDR, HWIO_APCS_L3U09_HML3_INJERR0_RMSK)
#define HWIO_APCS_L3U09_HML3_INJERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_INJERR0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_INJERR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_INJERR0_ADDR,v)
#define HWIO_APCS_L3U09_HML3_INJERR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_INJERR0_ADDR,m,v,HWIO_APCS_L3U09_HML3_INJERR0_IN)
#define HWIO_APCS_L3U09_HML3_INJERR0_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U09_HML3_INJERR0_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U09_HML3_INJERR0_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U09_HML3_INJERR0_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U09_HML3_INJERR0_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U09_HML3_INJERR0_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U09_HML3_INJERR0_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U09_HML3_INJERR0_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U09_HML3_INJERR0_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U09_HML3_INJERR0_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U09_HML3_INJERR1_ADDR                            (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00009310)
#define HWIO_APCS_L3U09_HML3_INJERR1_OFFS                            (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00009310)
#define HWIO_APCS_L3U09_HML3_INJERR1_RMSK                                  0x1f
#define HWIO_APCS_L3U09_HML3_INJERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_INJERR1_ADDR, HWIO_APCS_L3U09_HML3_INJERR1_RMSK)
#define HWIO_APCS_L3U09_HML3_INJERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_INJERR1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_INJERR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_INJERR1_ADDR,v)
#define HWIO_APCS_L3U09_HML3_INJERR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_INJERR1_ADDR,m,v,HWIO_APCS_L3U09_HML3_INJERR1_IN)
#define HWIO_APCS_L3U09_HML3_INJERR1_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U09_HML3_INJERR1_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U09_HML3_INJERR1_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U09_HML3_INJERR1_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U09_HML3_INJERR1_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U09_HML3_INJERR1_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U09_HML3_INJERR1_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U09_HML3_INJERR1_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U09_HML3_INJERR1_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U09_HML3_INJERR1_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U09_HML3_LLBCR_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00007038)
#define HWIO_APCS_L3U09_HML3_LLBCR_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00007038)
#define HWIO_APCS_L3U09_HML3_LLBCR_RMSK                              0xff00001f
#define HWIO_APCS_L3U09_HML3_LLBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_LLBCR_ADDR, HWIO_APCS_L3U09_HML3_LLBCR_RMSK)
#define HWIO_APCS_L3U09_HML3_LLBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_LLBCR_ADDR, m)
#define HWIO_APCS_L3U09_HML3_LLBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_LLBCR_ADDR,v)
#define HWIO_APCS_L3U09_HML3_LLBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_LLBCR_ADDR,m,v,HWIO_APCS_L3U09_HML3_LLBCR_IN)
#define HWIO_APCS_L3U09_HML3_LLBCR_BRKR_LVL_SPACING_BMSK             0xff000000
#define HWIO_APCS_L3U09_HML3_LLBCR_BRKR_LVL_SPACING_SHFT                   0x18
#define HWIO_APCS_L3U09_HML3_LLBCR_LIVELOCK_TTAG_BMSK                      0x18
#define HWIO_APCS_L3U09_HML3_LLBCR_LIVELOCK_TTAG_SHFT                       0x3
#define HWIO_APCS_L3U09_HML3_LLBCR_LIVELOCK_BREAK_BMSK                      0x4
#define HWIO_APCS_L3U09_HML3_LLBCR_LIVELOCK_BREAK_SHFT                      0x2
#define HWIO_APCS_L3U09_HML3_LLBCR_LIVELOCK_QUERY_D_BMSK                    0x2
#define HWIO_APCS_L3U09_HML3_LLBCR_LIVELOCK_QUERY_D_SHFT                    0x1
#define HWIO_APCS_L3U09_HML3_LLBCR_LIVELOCK_QUERY_A_BMSK                    0x1
#define HWIO_APCS_L3U09_HML3_LLBCR_LIVELOCK_QUERY_A_SHFT                    0x0

#define HWIO_APCS_L3U09_HML3_LLBQF_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000703c)
#define HWIO_APCS_L3U09_HML3_LLBQF_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000703c)
#define HWIO_APCS_L3U09_HML3_LLBQF_RMSK                              0xffffffff
#define HWIO_APCS_L3U09_HML3_LLBQF_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_LLBQF_ADDR, HWIO_APCS_L3U09_HML3_LLBQF_RMSK)
#define HWIO_APCS_L3U09_HML3_LLBQF_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_LLBQF_ADDR, m)
#define HWIO_APCS_L3U09_HML3_LLBQF_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_LLBQF_ADDR,v)
#define HWIO_APCS_L3U09_HML3_LLBQF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_LLBQF_ADDR,m,v,HWIO_APCS_L3U09_HML3_LLBQF_IN)
#define HWIO_APCS_L3U09_HML3_LLBQF_LLQ_DATA_DLY_BMSK                 0xffff0000
#define HWIO_APCS_L3U09_HML3_LLBQF_LLQ_DATA_DLY_SHFT                       0x10
#define HWIO_APCS_L3U09_HML3_LLBQF_LLQ_ADDR_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U09_HML3_LLBQF_LLQ_ADDR_DLY_SHFT                        0x0

#define HWIO_APCS_L3U09_HML3_POSCRA_ADDR                             (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00005020)
#define HWIO_APCS_L3U09_HML3_POSCRA_OFFS                             (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00005020)
#define HWIO_APCS_L3U09_HML3_POSCRA_RMSK                             0x3fffef9f
#define HWIO_APCS_L3U09_HML3_POSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_POSCRA_ADDR, HWIO_APCS_L3U09_HML3_POSCRA_RMSK)
#define HWIO_APCS_L3U09_HML3_POSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_POSCRA_ADDR, m)
#define HWIO_APCS_L3U09_HML3_POSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_POSCRA_ADDR,v)
#define HWIO_APCS_L3U09_HML3_POSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_POSCRA_ADDR,m,v,HWIO_APCS_L3U09_HML3_POSCRA_IN)
#define HWIO_APCS_L3U09_HML3_POSCRA_EN_RND_POSB_BMSK                 0x20000000
#define HWIO_APCS_L3U09_HML3_POSCRA_EN_RND_POSB_SHFT                       0x1d
#define HWIO_APCS_L3U09_HML3_POSCRA_WSRWSFD_BMSK                     0x10000000
#define HWIO_APCS_L3U09_HML3_POSCRA_WSRWSFD_SHFT                           0x1c
#define HWIO_APCS_L3U09_HML3_POSCRA_IGNORE_SNP_FILTER_BMSK            0x8000000
#define HWIO_APCS_L3U09_HML3_POSCRA_IGNORE_SNP_FILTER_SHFT                 0x1b
#define HWIO_APCS_L3U09_HML3_POSCRA_FORCE_SNP_BCAST_BMSK              0x4000000
#define HWIO_APCS_L3U09_HML3_POSCRA_FORCE_SNP_BCAST_SHFT                   0x1a
#define HWIO_APCS_L3U09_HML3_POSCRA_FORCE_BAR_RTY_BMSK                0x2000000
#define HWIO_APCS_L3U09_HML3_POSCRA_FORCE_BAR_RTY_SHFT                     0x19
#define HWIO_APCS_L3U09_HML3_POSCRA_FORCE_RSLT_BCAST_BMSK             0x1000000
#define HWIO_APCS_L3U09_HML3_POSCRA_FORCE_RSLT_BCAST_SHFT                  0x18
#define HWIO_APCS_L3U09_HML3_POSCRA_LCL_RTY_CONDITION_BMSK             0x800000
#define HWIO_APCS_L3U09_HML3_POSCRA_LCL_RTY_CONDITION_SHFT                 0x17
#define HWIO_APCS_L3U09_HML3_POSCRA_NADMBFDSB_BMSK                     0x400000
#define HWIO_APCS_L3U09_HML3_POSCRA_NADMBFDSB_SHFT                         0x16
#define HWIO_APCS_L3U09_HML3_POSCRA_FNSULGC_BMSK                       0x200000
#define HWIO_APCS_L3U09_HML3_POSCRA_FNSULGC_SHFT                           0x15
#define HWIO_APCS_L3U09_HML3_POSCRA_CNV_RTY_GLBL_CNT_BMSK              0x1f0000
#define HWIO_APCS_L3U09_HML3_POSCRA_CNV_RTY_GLBL_CNT_SHFT                  0x10
#define HWIO_APCS_L3U09_HML3_POSCRA_FORCE_LCL_RTY_GLBL_BMSK              0x8000
#define HWIO_APCS_L3U09_HML3_POSCRA_FORCE_LCL_RTY_GLBL_SHFT                 0xf
#define HWIO_APCS_L3U09_HML3_POSCRA_POS_MODE_BMSK                        0x6000
#define HWIO_APCS_L3U09_HML3_POSCRA_POS_MODE_SHFT                           0xd
#define HWIO_APCS_L3U09_HML3_POSCRA_POSQ_OLDEST_MODE_BMSK                 0x800
#define HWIO_APCS_L3U09_HML3_POSCRA_POSQ_OLDEST_MODE_SHFT                   0xb
#define HWIO_APCS_L3U09_HML3_POSCRA_RCQ_OLDEST_MODE_BMSK                  0x400
#define HWIO_APCS_L3U09_HML3_POSCRA_RCQ_OLDEST_MODE_SHFT                    0xa
#define HWIO_APCS_L3U09_HML3_POSCRA_BYP_POSQ_DIS_BMSK                     0x200
#define HWIO_APCS_L3U09_HML3_POSCRA_BYP_POSQ_DIS_SHFT                       0x9
#define HWIO_APCS_L3U09_HML3_POSCRA_BYP_SNPQ_DIS_BMSK                     0x100
#define HWIO_APCS_L3U09_HML3_POSCRA_BYP_SNPQ_DIS_SHFT                       0x8
#define HWIO_APCS_L3U09_HML3_POSCRA_BYP_RCQ_DIS_BMSK                       0x80
#define HWIO_APCS_L3U09_HML3_POSCRA_BYP_RCQ_DIS_SHFT                        0x7
#define HWIO_APCS_L3U09_HML3_POSCRA_MAX_SNOOP_CNT_BMSK                     0x1f
#define HWIO_APCS_L3U09_HML3_POSCRA_MAX_SNOOP_CNT_SHFT                      0x0

#define HWIO_APCS_L3U09_HML3_POSCRB_ADDR                             (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00005024)
#define HWIO_APCS_L3U09_HML3_POSCRB_OFFS                             (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00005024)
#define HWIO_APCS_L3U09_HML3_POSCRB_RMSK                             0xffffffff
#define HWIO_APCS_L3U09_HML3_POSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_POSCRB_ADDR, HWIO_APCS_L3U09_HML3_POSCRB_RMSK)
#define HWIO_APCS_L3U09_HML3_POSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_POSCRB_ADDR, m)
#define HWIO_APCS_L3U09_HML3_POSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_POSCRB_ADDR,v)
#define HWIO_APCS_L3U09_HML3_POSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_POSCRB_ADDR,m,v,HWIO_APCS_L3U09_HML3_POSCRB_IN)
#define HWIO_APCS_L3U09_HML3_POSCRB_PSCBL_BMSK                       0xf0000000
#define HWIO_APCS_L3U09_HML3_POSCRB_PSCBL_SHFT                             0x1c
#define HWIO_APCS_L3U09_HML3_POSCRB_PSCSDLYCR_BMSK                    0xe000000
#define HWIO_APCS_L3U09_HML3_POSCRB_PSCSDLYCR_SHFT                         0x19
#define HWIO_APCS_L3U09_HML3_POSCRB_PSCLIME_BMSK                      0x1000000
#define HWIO_APCS_L3U09_HML3_POSCRB_PSCLIME_SHFT                           0x18
#define HWIO_APCS_L3U09_HML3_POSCRB_PSCSDLYCA_BMSK                     0xc00000
#define HWIO_APCS_L3U09_HML3_POSCRB_PSCSDLYCA_SHFT                         0x16
#define HWIO_APCS_L3U09_HML3_POSCRB_PSBBL_BMSK                         0x3c0000
#define HWIO_APCS_L3U09_HML3_POSCRB_PSBBL_SHFT                             0x12
#define HWIO_APCS_L3U09_HML3_POSCRB_PSBSDLYCR_BMSK                      0x38000
#define HWIO_APCS_L3U09_HML3_POSCRB_PSBSDLYCR_SHFT                          0xf
#define HWIO_APCS_L3U09_HML3_POSCRB_PSBSDLYCA_BMSK                       0x6000
#define HWIO_APCS_L3U09_HML3_POSCRB_PSBSDLYCA_SHFT                          0xd
#define HWIO_APCS_L3U09_HML3_POSCRB_PSABL_BMSK                           0x1e00
#define HWIO_APCS_L3U09_HML3_POSCRB_PSABL_SHFT                              0x9
#define HWIO_APCS_L3U09_HML3_POSCRB_PSASDLYCR_BMSK                        0x1c0
#define HWIO_APCS_L3U09_HML3_POSCRB_PSASDLYCR_SHFT                          0x6
#define HWIO_APCS_L3U09_HML3_POSCRB_PSASDLYCA_BMSK                         0x30
#define HWIO_APCS_L3U09_HML3_POSCRB_PSASDLYCA_SHFT                          0x4
#define HWIO_APCS_L3U09_HML3_POSCRB_PNSDC_BMSK                              0xf
#define HWIO_APCS_L3U09_HML3_POSCRB_PNSDC_SHFT                              0x0

#define HWIO_APCS_L3U09_HML3_POSCRC_ADDR                             (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00007008)
#define HWIO_APCS_L3U09_HML3_POSCRC_OFFS                             (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00007008)
#define HWIO_APCS_L3U09_HML3_POSCRC_RMSK                                   0xff
#define HWIO_APCS_L3U09_HML3_POSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_POSCRC_ADDR, HWIO_APCS_L3U09_HML3_POSCRC_RMSK)
#define HWIO_APCS_L3U09_HML3_POSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_POSCRC_ADDR, m)
#define HWIO_APCS_L3U09_HML3_POSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_POSCRC_ADDR,v)
#define HWIO_APCS_L3U09_HML3_POSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_POSCRC_ADDR,m,v,HWIO_APCS_L3U09_HML3_POSCRC_IN)
#define HWIO_APCS_L3U09_HML3_POSCRC_QB_IV1_EN_BMSK                         0x80
#define HWIO_APCS_L3U09_HML3_POSCRC_QB_IV1_EN_SHFT                          0x7
#define HWIO_APCS_L3U09_HML3_POSCRC_LLBC_IV1_EN_BMSK                       0x40
#define HWIO_APCS_L3U09_HML3_POSCRC_LLBC_IV1_EN_SHFT                        0x6
#define HWIO_APCS_L3U09_HML3_POSCRC_BAR_OP_IV1_EN_BMSK                     0x20
#define HWIO_APCS_L3U09_HML3_POSCRC_BAR_OP_IV1_EN_SHFT                      0x5
#define HWIO_APCS_L3U09_HML3_POSCRC_TLBI_OP_IV1_EN_BMSK                    0x10
#define HWIO_APCS_L3U09_HML3_POSCRC_TLBI_OP_IV1_EN_SHFT                     0x4
#define HWIO_APCS_L3U09_HML3_POSCRC_QB_IV0_EN_BMSK                          0x8
#define HWIO_APCS_L3U09_HML3_POSCRC_QB_IV0_EN_SHFT                          0x3
#define HWIO_APCS_L3U09_HML3_POSCRC_LLBC_IV0_EN_BMSK                        0x4
#define HWIO_APCS_L3U09_HML3_POSCRC_LLBC_IV0_EN_SHFT                        0x2
#define HWIO_APCS_L3U09_HML3_POSCRC_BAR_OP_IV0_EN_BMSK                      0x2
#define HWIO_APCS_L3U09_HML3_POSCRC_BAR_OP_IV0_EN_SHFT                      0x1
#define HWIO_APCS_L3U09_HML3_POSCRC_TLBI_OP_IV0_EN_BMSK                     0x1
#define HWIO_APCS_L3U09_HML3_POSCRC_TLBI_OP_IV0_EN_SHFT                     0x0

#define HWIO_APCS_L3U09_HML3_POSCRD_ADDR                             (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000502c)
#define HWIO_APCS_L3U09_HML3_POSCRD_OFFS                             (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_APCS_L3U09_HML3_POSCRD_RMSK                                  0x7ff
#define HWIO_APCS_L3U09_HML3_POSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_POSCRD_ADDR, HWIO_APCS_L3U09_HML3_POSCRD_RMSK)
#define HWIO_APCS_L3U09_HML3_POSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_POSCRD_ADDR, m)
#define HWIO_APCS_L3U09_HML3_POSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_POSCRD_ADDR,v)
#define HWIO_APCS_L3U09_HML3_POSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_POSCRD_ADDR,m,v,HWIO_APCS_L3U09_HML3_POSCRD_IN)
#define HWIO_APCS_L3U09_HML3_POSCRD_SPBRCM_BMSK                           0x700
#define HWIO_APCS_L3U09_HML3_POSCRD_SPBRCM_SHFT                             0x8
#define HWIO_APCS_L3U09_HML3_POSCRD_XRDAPRP_BMSK                           0xf0
#define HWIO_APCS_L3U09_HML3_POSCRD_XRDAPRP_SHFT                            0x4
#define HWIO_APCS_L3U09_HML3_POSCRD_SPBRAC_BMSK                             0xe
#define HWIO_APCS_L3U09_HML3_POSCRD_SPBRAC_SHFT                             0x1
#define HWIO_APCS_L3U09_HML3_POSCRD_SPBRAD_BMSK                             0x1
#define HWIO_APCS_L3U09_HML3_POSCRD_SPBRAD_SHFT                             0x0

#define HWIO_APCS_L3U09_HML3_PSCRA_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00007040)
#define HWIO_APCS_L3U09_HML3_PSCRA_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00007040)
#define HWIO_APCS_L3U09_HML3_PSCRA_RMSK                                    0xff
#define HWIO_APCS_L3U09_HML3_PSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_PSCRA_ADDR, HWIO_APCS_L3U09_HML3_PSCRA_RMSK)
#define HWIO_APCS_L3U09_HML3_PSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_PSCRA_ADDR, m)
#define HWIO_APCS_L3U09_HML3_PSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_PSCRA_ADDR,v)
#define HWIO_APCS_L3U09_HML3_PSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_PSCRA_ADDR,m,v,HWIO_APCS_L3U09_HML3_PSCRA_IN)
#define HWIO_APCS_L3U09_HML3_PSCRA_SPARE2_BMSK                             0x80
#define HWIO_APCS_L3U09_HML3_PSCRA_SPARE2_SHFT                              0x7
#define HWIO_APCS_L3U09_HML3_PSCRA_DBQRHS_BMSK                             0x40
#define HWIO_APCS_L3U09_HML3_PSCRA_DBQRHS_SHFT                              0x6
#define HWIO_APCS_L3U09_HML3_PSCRA_PL3SLPIIRP_BMSK                         0x20
#define HWIO_APCS_L3U09_HML3_PSCRA_PL3SLPIIRP_SHFT                          0x5
#define HWIO_APCS_L3U09_HML3_PSCRA_EL3SLPREQ_BMSK                          0x10
#define HWIO_APCS_L3U09_HML3_PSCRA_EL3SLPREQ_SHFT                           0x4
#define HWIO_APCS_L3U09_HML3_PSCRA_EL3DCCLKG1_BMSK                          0x8
#define HWIO_APCS_L3U09_HML3_PSCRA_EL3DCCLKG1_SHFT                          0x3
#define HWIO_APCS_L3U09_HML3_PSCRA_EDCGWLLE_BMSK                            0x4
#define HWIO_APCS_L3U09_HML3_PSCRA_EDCGWLLE_SHFT                            0x2
#define HWIO_APCS_L3U09_HML3_PSCRA_EL3DCCLKG0_BMSK                          0x2
#define HWIO_APCS_L3U09_HML3_PSCRA_EL3DCCLKG0_SHFT                          0x1
#define HWIO_APCS_L3U09_HML3_PSCRA_SPARE_BMSK                               0x1
#define HWIO_APCS_L3U09_HML3_PSCRA_SPARE_SHFT                               0x0

#define HWIO_APCS_L3U09_HML3_PSCRB_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00007044)
#define HWIO_APCS_L3U09_HML3_PSCRB_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00007044)
#define HWIO_APCS_L3U09_HML3_PSCRB_RMSK                              0xffffffff
#define HWIO_APCS_L3U09_HML3_PSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_PSCRB_ADDR, HWIO_APCS_L3U09_HML3_PSCRB_RMSK)
#define HWIO_APCS_L3U09_HML3_PSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_PSCRB_ADDR, m)
#define HWIO_APCS_L3U09_HML3_PSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_PSCRB_ADDR,v)
#define HWIO_APCS_L3U09_HML3_PSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_PSCRB_ADDR,m,v,HWIO_APCS_L3U09_HML3_PSCRB_IN)
#define HWIO_APCS_L3U09_HML3_PSCRB_L3_SLPREQ_CNT_BMSK                0xffff0000
#define HWIO_APCS_L3U09_HML3_PSCRB_L3_SLPREQ_CNT_SHFT                      0x10
#define HWIO_APCS_L3U09_HML3_PSCRB_L3_CLKOFF_CNT_BMSK                    0xffff
#define HWIO_APCS_L3U09_HML3_PSCRB_L3_CLKOFF_CNT_SHFT                       0x0

#define HWIO_APCS_L3U09_HML3_PSCRC_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00005038)
#define HWIO_APCS_L3U09_HML3_PSCRC_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00005038)
#define HWIO_APCS_L3U09_HML3_PSCRC_RMSK                              0xffffffff
#define HWIO_APCS_L3U09_HML3_PSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_PSCRC_ADDR, HWIO_APCS_L3U09_HML3_PSCRC_RMSK)
#define HWIO_APCS_L3U09_HML3_PSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_PSCRC_ADDR, m)
#define HWIO_APCS_L3U09_HML3_PSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_PSCRC_ADDR,v)
#define HWIO_APCS_L3U09_HML3_PSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_PSCRC_ADDR,m,v,HWIO_APCS_L3U09_HML3_PSCRC_IN)
#define HWIO_APCS_L3U09_HML3_PSCRC_SPARE_BMSK                        0xfffc0000
#define HWIO_APCS_L3U09_HML3_PSCRC_SPARE_SHFT                              0x12
#define HWIO_APCS_L3U09_HML3_PSCRC_CLKONDCNT_BMSK                       0x3f000
#define HWIO_APCS_L3U09_HML3_PSCRC_CLKONDCNT_SHFT                           0xc
#define HWIO_APCS_L3U09_HML3_PSCRC_SPARE2_BMSK                            0xc00
#define HWIO_APCS_L3U09_HML3_PSCRC_SPARE2_SHFT                              0xa
#define HWIO_APCS_L3U09_HML3_PSCRC_L3WFDCGDCNT_BMSK                       0x3ff
#define HWIO_APCS_L3U09_HML3_PSCRC_L3WFDCGDCNT_SHFT                         0x0

#define HWIO_APCS_L3U09_HML3_PSCRD_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000503c)
#define HWIO_APCS_L3U09_HML3_PSCRD_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_APCS_L3U09_HML3_PSCRD_RMSK                               0x1ff01ff
#define HWIO_APCS_L3U09_HML3_PSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_PSCRD_ADDR, HWIO_APCS_L3U09_HML3_PSCRD_RMSK)
#define HWIO_APCS_L3U09_HML3_PSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_PSCRD_ADDR, m)
#define HWIO_APCS_L3U09_HML3_PSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_PSCRD_ADDR,v)
#define HWIO_APCS_L3U09_HML3_PSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_PSCRD_ADDR,m,v,HWIO_APCS_L3U09_HML3_PSCRD_IN)
#define HWIO_APCS_L3U09_HML3_PSCRD_DATA_REQ_WINDOW_BMSK               0x1800000
#define HWIO_APCS_L3U09_HML3_PSCRD_DATA_REQ_WINDOW_SHFT                    0x17
#define HWIO_APCS_L3U09_HML3_PSCRD_DATA_REQ_LIMIT_BMSK                 0x700000
#define HWIO_APCS_L3U09_HML3_PSCRD_DATA_REQ_LIMIT_SHFT                     0x14
#define HWIO_APCS_L3U09_HML3_PSCRD_DATA_B2BDLY_BMSK                     0xf0000
#define HWIO_APCS_L3U09_HML3_PSCRD_DATA_B2BDLY_SHFT                        0x10
#define HWIO_APCS_L3U09_HML3_PSCRD_POS_REQ_WINDOW_BMSK                    0x180
#define HWIO_APCS_L3U09_HML3_PSCRD_POS_REQ_WINDOW_SHFT                      0x7
#define HWIO_APCS_L3U09_HML3_PSCRD_POS_REQ_LIMIT_BMSK                      0x70
#define HWIO_APCS_L3U09_HML3_PSCRD_POS_REQ_LIMIT_SHFT                       0x4
#define HWIO_APCS_L3U09_HML3_PSCRD_POS_REQ_B2BDLY_BMSK                      0xf
#define HWIO_APCS_L3U09_HML3_PSCRD_POS_REQ_B2BDLY_SHFT                      0x0

#define HWIO_APCS_L3U09_HML3_RSCTL_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000b008)
#define HWIO_APCS_L3U09_HML3_RSCTL_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000b008)
#define HWIO_APCS_L3U09_HML3_RSCTL_RMSK                              0x80000fff
#define HWIO_APCS_L3U09_HML3_RSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_RSCTL_ADDR, HWIO_APCS_L3U09_HML3_RSCTL_RMSK)
#define HWIO_APCS_L3U09_HML3_RSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_RSCTL_ADDR, m)
#define HWIO_APCS_L3U09_HML3_RSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_RSCTL_ADDR,v)
#define HWIO_APCS_L3U09_HML3_RSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_RSCTL_ADDR,m,v,HWIO_APCS_L3U09_HML3_RSCTL_IN)
#define HWIO_APCS_L3U09_HML3_RSCTL_APB_NSBIT_BMSK                    0x80000000
#define HWIO_APCS_L3U09_HML3_RSCTL_APB_NSBIT_SHFT                          0x1f
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG11_BMSK                        0x800
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG11_SHFT                          0xb
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG10_BMSK                        0x400
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG10_SHFT                          0xa
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG9_BMSK                         0x200
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG9_SHFT                           0x9
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG8_BMSK                         0x100
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG8_SHFT                           0x8
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG7_BMSK                          0x80
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG7_SHFT                           0x7
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG6_BMSK                          0x40
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG6_SHFT                           0x6
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG5_BMSK                          0x20
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG5_SHFT                           0x5
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG4_BMSK                          0x10
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG4_SHFT                           0x4
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG3_BMSK                           0x8
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG3_SHFT                           0x3
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG2_BMSK                           0x4
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG2_SHFT                           0x2
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG1_BMSK                           0x2
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG1_SHFT                           0x1
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG0_BMSK                           0x1
#define HWIO_APCS_L3U09_HML3_RSCTL_EN_NS_RG0_SHFT                           0x0

#define HWIO_APCS_L3U09_HML3_SFAEERR0_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003244)
#define HWIO_APCS_L3U09_HML3_SFAEERR0_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003244)
#define HWIO_APCS_L3U09_HML3_SFAEERR0_RMSK                             0xffffff
#define HWIO_APCS_L3U09_HML3_SFAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_SFAEERR0_ADDR, HWIO_APCS_L3U09_HML3_SFAEERR0_RMSK)
#define HWIO_APCS_L3U09_HML3_SFAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_SFAEERR0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_SFAEERR0_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U09_HML3_SFAEERR0_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U09_HML3_SFAEERR1_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003344)
#define HWIO_APCS_L3U09_HML3_SFAEERR1_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003344)
#define HWIO_APCS_L3U09_HML3_SFAEERR1_RMSK                             0xffffff
#define HWIO_APCS_L3U09_HML3_SFAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_SFAEERR1_ADDR, HWIO_APCS_L3U09_HML3_SFAEERR1_RMSK)
#define HWIO_APCS_L3U09_HML3_SFAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_SFAEERR1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_SFAEERR1_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U09_HML3_SFAEERR1_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U09_HML3_SFTCR_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00005050)
#define HWIO_APCS_L3U09_HML3_SFTCR_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00005050)
#define HWIO_APCS_L3U09_HML3_SFTCR_RMSK                                 0xffff3
#define HWIO_APCS_L3U09_HML3_SFTCR_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_SFTCR_ADDR, HWIO_APCS_L3U09_HML3_SFTCR_RMSK)
#define HWIO_APCS_L3U09_HML3_SFTCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_SFTCR_ADDR, m)
#define HWIO_APCS_L3U09_HML3_SFTCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_SFTCR_ADDR,v)
#define HWIO_APCS_L3U09_HML3_SFTCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_SFTCR_ADDR,m,v,HWIO_APCS_L3U09_HML3_SFTCR_IN)
#define HWIO_APCS_L3U09_HML3_SFTCR_DISSFTPF_BMSK                        0x80000
#define HWIO_APCS_L3U09_HML3_SFTCR_DISSFTPF_SHFT                           0x13
#define HWIO_APCS_L3U09_HML3_SFTCR_ISCOQRTY_BMSK                        0x40000
#define HWIO_APCS_L3U09_HML3_SFTCR_ISCOQRTY_SHFT                           0x12
#define HWIO_APCS_L3U09_HML3_SFTCR_L2SUSP_MODE_BMSK                     0x30000
#define HWIO_APCS_L3U09_HML3_SFTCR_L2SUSP_MODE_SHFT                        0x10
#define HWIO_APCS_L3U09_HML3_SFTCR_SPARE_BMSK                            0xc000
#define HWIO_APCS_L3U09_HML3_SFTCR_SPARE_SHFT                               0xe
#define HWIO_APCS_L3U09_HML3_SFTCR_ESMPH_BMSK                            0x2000
#define HWIO_APCS_L3U09_HML3_SFTCR_ESMPH_SHFT                               0xd
#define HWIO_APCS_L3U09_HML3_SFTCR_L3DATA_IF_NS_BMSK                     0x1000
#define HWIO_APCS_L3U09_HML3_SFTCR_L3DATA_IF_NS_SHFT                        0xc
#define HWIO_APCS_L3U09_HML3_SFTCR_INTRV_IF_VLD_BMSK                      0x800
#define HWIO_APCS_L3U09_HML3_SFTCR_INTRV_IF_VLD_SHFT                        0xb
#define HWIO_APCS_L3U09_HML3_SFTCR_DGRTYCQH_BMSK                          0x400
#define HWIO_APCS_L3U09_HML3_SFTCR_DGRTYCQH_SHFT                            0xa
#define HWIO_APCS_L3U09_HML3_SFTCR_EGRTYSSH_BMSK                          0x200
#define HWIO_APCS_L3U09_HML3_SFTCR_EGRTYSSH_SHFT                            0x9
#define HWIO_APCS_L3U09_HML3_SFTCR_DORUWNP_BMSK                           0x100
#define HWIO_APCS_L3U09_HML3_SFTCR_DORUWNP_SHFT                             0x8
#define HWIO_APCS_L3U09_HML3_SFTCR_SNP_TARGET_REQ_BMSK                     0x80
#define HWIO_APCS_L3U09_HML3_SFTCR_SNP_TARGET_REQ_SHFT                      0x7
#define HWIO_APCS_L3U09_HML3_SFTCR_SNP_TARGET_UP_BMSK                      0x40
#define HWIO_APCS_L3U09_HML3_SFTCR_SNP_TARGET_UP_SHFT                       0x6
#define HWIO_APCS_L3U09_HML3_SFTCR_SNP_TARGET_RD_BMSK                      0x20
#define HWIO_APCS_L3U09_HML3_SFTCR_SNP_TARGET_RD_SHFT                       0x5
#define HWIO_APCS_L3U09_HML3_SFTCR_SNP_TARGET_WR_BMSK                      0x10
#define HWIO_APCS_L3U09_HML3_SFTCR_SNP_TARGET_WR_SHFT                       0x4
#define HWIO_APCS_L3U09_HML3_SFTCR_SFT_MODE_BMSK                            0x3
#define HWIO_APCS_L3U09_HML3_SFTCR_SFT_MODE_SHFT                            0x0

#define HWIO_APCS_L3U09_HML3_SFTPGC0_ADDR                            (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00005254)
#define HWIO_APCS_L3U09_HML3_SFTPGC0_OFFS                            (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00005254)
#define HWIO_APCS_L3U09_HML3_SFTPGC0_RMSK                                 0x707
#define HWIO_APCS_L3U09_HML3_SFTPGC0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_SFTPGC0_ADDR, HWIO_APCS_L3U09_HML3_SFTPGC0_RMSK)
#define HWIO_APCS_L3U09_HML3_SFTPGC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_SFTPGC0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_SFTPGC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_SFTPGC0_ADDR,v)
#define HWIO_APCS_L3U09_HML3_SFTPGC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_SFTPGC0_ADDR,m,v,HWIO_APCS_L3U09_HML3_SFTPGC0_IN)
#define HWIO_APCS_L3U09_HML3_SFTPGC0_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U09_HML3_SFTPGC0_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U09_HML3_SFTPGC0_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U09_HML3_SFTPGC0_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U09_HML3_SFTPGC0_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U09_HML3_SFTPGC0_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U09_HML3_SFTPGC1_ADDR                            (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00005354)
#define HWIO_APCS_L3U09_HML3_SFTPGC1_OFFS                            (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00005354)
#define HWIO_APCS_L3U09_HML3_SFTPGC1_RMSK                                 0x707
#define HWIO_APCS_L3U09_HML3_SFTPGC1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_SFTPGC1_ADDR, HWIO_APCS_L3U09_HML3_SFTPGC1_RMSK)
#define HWIO_APCS_L3U09_HML3_SFTPGC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_SFTPGC1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_SFTPGC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_SFTPGC1_ADDR,v)
#define HWIO_APCS_L3U09_HML3_SFTPGC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_SFTPGC1_ADDR,m,v,HWIO_APCS_L3U09_HML3_SFTPGC1_IN)
#define HWIO_APCS_L3U09_HML3_SFTPGC1_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U09_HML3_SFTPGC1_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U09_HML3_SFTPGC1_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U09_HML3_SFTPGC1_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U09_HML3_SFTPGC1_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U09_HML3_SFTPGC1_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U09_HML3_TAEERR0_ADDR                            (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003240)
#define HWIO_APCS_L3U09_HML3_TAEERR0_OFFS                            (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003240)
#define HWIO_APCS_L3U09_HML3_TAEERR0_RMSK                            0xc00003ff
#define HWIO_APCS_L3U09_HML3_TAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_TAEERR0_ADDR, HWIO_APCS_L3U09_HML3_TAEERR0_RMSK)
#define HWIO_APCS_L3U09_HML3_TAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_TAEERR0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_TAEERR0_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U09_HML3_TAEERR0_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U09_HML3_TAEERR0_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U09_HML3_TAEERR0_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U09_HML3_TAEERR1_ADDR                            (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00003340)
#define HWIO_APCS_L3U09_HML3_TAEERR1_OFFS                            (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00003340)
#define HWIO_APCS_L3U09_HML3_TAEERR1_RMSK                            0xc00003ff
#define HWIO_APCS_L3U09_HML3_TAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_TAEERR1_ADDR, HWIO_APCS_L3U09_HML3_TAEERR1_RMSK)
#define HWIO_APCS_L3U09_HML3_TAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_TAEERR1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_TAEERR1_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U09_HML3_TAEERR1_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U09_HML3_TAEERR1_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U09_HML3_TAEERR1_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U09_HML3_WDCR0_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00006208)
#define HWIO_APCS_L3U09_HML3_WDCR0_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00006208)
#define HWIO_APCS_L3U09_HML3_WDCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U09_HML3_WDCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_WDCR0_ADDR, HWIO_APCS_L3U09_HML3_WDCR0_RMSK)
#define HWIO_APCS_L3U09_HML3_WDCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_WDCR0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_WDCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_WDCR0_ADDR,v)
#define HWIO_APCS_L3U09_HML3_WDCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_WDCR0_ADDR,m,v,HWIO_APCS_L3U09_HML3_WDCR0_IN)
#define HWIO_APCS_L3U09_HML3_WDCR0_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U09_HML3_WDCR0_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U09_HML3_WDCR1_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00006308)
#define HWIO_APCS_L3U09_HML3_WDCR1_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00006308)
#define HWIO_APCS_L3U09_HML3_WDCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U09_HML3_WDCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_WDCR1_ADDR, HWIO_APCS_L3U09_HML3_WDCR1_RMSK)
#define HWIO_APCS_L3U09_HML3_WDCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_WDCR1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_WDCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_WDCR1_ADDR,v)
#define HWIO_APCS_L3U09_HML3_WDCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_WDCR1_ADDR,m,v,HWIO_APCS_L3U09_HML3_WDCR1_IN)
#define HWIO_APCS_L3U09_HML3_WDCR1_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U09_HML3_WDCR1_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U09_HML3_WMCR0_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000620c)
#define HWIO_APCS_L3U09_HML3_WMCR0_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000620c)
#define HWIO_APCS_L3U09_HML3_WMCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U09_HML3_WMCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_WMCR0_ADDR, HWIO_APCS_L3U09_HML3_WMCR0_RMSK)
#define HWIO_APCS_L3U09_HML3_WMCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_WMCR0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_WMCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_WMCR0_ADDR,v)
#define HWIO_APCS_L3U09_HML3_WMCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_WMCR0_ADDR,m,v,HWIO_APCS_L3U09_HML3_WMCR0_IN)
#define HWIO_APCS_L3U09_HML3_WMCR0_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U09_HML3_WMCR0_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U09_HML3_WMCR1_ADDR                              (APCS_L3U09_HML3_CFG_REG_BASE      + 0x0000630c)
#define HWIO_APCS_L3U09_HML3_WMCR1_OFFS                              (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x0000630c)
#define HWIO_APCS_L3U09_HML3_WMCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U09_HML3_WMCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_WMCR1_ADDR, HWIO_APCS_L3U09_HML3_WMCR1_RMSK)
#define HWIO_APCS_L3U09_HML3_WMCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_WMCR1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_WMCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_WMCR1_ADDR,v)
#define HWIO_APCS_L3U09_HML3_WMCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_WMCR1_ADDR,m,v,HWIO_APCS_L3U09_HML3_WMCR1_IN)
#define HWIO_APCS_L3U09_HML3_WMCR1_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U09_HML3_WMCR1_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U09_HML3_TCMAACA0_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00002200)
#define HWIO_APCS_L3U09_HML3_TCMAACA0_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00002200)
#define HWIO_APCS_L3U09_HML3_TCMAACA0_RMSK                           0xff000000
#define HWIO_APCS_L3U09_HML3_TCMAACA0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_TCMAACA0_ADDR, HWIO_APCS_L3U09_HML3_TCMAACA0_RMSK)
#define HWIO_APCS_L3U09_HML3_TCMAACA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_TCMAACA0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_TCMAACA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_TCMAACA0_ADDR,v)
#define HWIO_APCS_L3U09_HML3_TCMAACA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_TCMAACA0_ADDR,m,v,HWIO_APCS_L3U09_HML3_TCMAACA0_IN)
#define HWIO_APCS_L3U09_HML3_TCMAACA0_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U09_HML3_TCMAACA0_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U09_HML3_TCMAACA0_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U09_HML3_TCMAACA0_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U09_HML3_TCMAACB0_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00002204)
#define HWIO_APCS_L3U09_HML3_TCMAACB0_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00002204)
#define HWIO_APCS_L3U09_HML3_TCMAACB0_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U09_HML3_TCMAACB0_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_TCMAACB0_ADDR, HWIO_APCS_L3U09_HML3_TCMAACB0_RMSK)
#define HWIO_APCS_L3U09_HML3_TCMAACB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_TCMAACB0_ADDR, m)
#define HWIO_APCS_L3U09_HML3_TCMAACB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_TCMAACB0_ADDR,v)
#define HWIO_APCS_L3U09_HML3_TCMAACB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_TCMAACB0_ADDR,m,v,HWIO_APCS_L3U09_HML3_TCMAACB0_IN)
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U09_HML3_TCMAACB0_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U09_HML3_TCMAACA1_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00002300)
#define HWIO_APCS_L3U09_HML3_TCMAACA1_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00002300)
#define HWIO_APCS_L3U09_HML3_TCMAACA1_RMSK                           0xff000000
#define HWIO_APCS_L3U09_HML3_TCMAACA1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_TCMAACA1_ADDR, HWIO_APCS_L3U09_HML3_TCMAACA1_RMSK)
#define HWIO_APCS_L3U09_HML3_TCMAACA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_TCMAACA1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_TCMAACA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_TCMAACA1_ADDR,v)
#define HWIO_APCS_L3U09_HML3_TCMAACA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_TCMAACA1_ADDR,m,v,HWIO_APCS_L3U09_HML3_TCMAACA1_IN)
#define HWIO_APCS_L3U09_HML3_TCMAACA1_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U09_HML3_TCMAACA1_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U09_HML3_TCMAACA1_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U09_HML3_TCMAACA1_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U09_HML3_TCMAACB1_ADDR                           (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00002304)
#define HWIO_APCS_L3U09_HML3_TCMAACB1_OFFS                           (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00002304)
#define HWIO_APCS_L3U09_HML3_TCMAACB1_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U09_HML3_TCMAACB1_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_TCMAACB1_ADDR, HWIO_APCS_L3U09_HML3_TCMAACB1_RMSK)
#define HWIO_APCS_L3U09_HML3_TCMAACB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_TCMAACB1_ADDR, m)
#define HWIO_APCS_L3U09_HML3_TCMAACB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_TCMAACB1_ADDR,v)
#define HWIO_APCS_L3U09_HML3_TCMAACB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_TCMAACB1_ADDR,m,v,HWIO_APCS_L3U09_HML3_TCMAACB1_IN)
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U09_HML3_TCMAACB1_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U09_HML3_QBCR_ADDR                               (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00007070)
#define HWIO_APCS_L3U09_HML3_QBCR_OFFS                               (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00007070)
#define HWIO_APCS_L3U09_HML3_QBCR_RMSK                               0xc003ffff
#define HWIO_APCS_L3U09_HML3_QBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_QBCR_ADDR, HWIO_APCS_L3U09_HML3_QBCR_RMSK)
#define HWIO_APCS_L3U09_HML3_QBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_QBCR_ADDR, m)
#define HWIO_APCS_L3U09_HML3_QBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_QBCR_ADDR,v)
#define HWIO_APCS_L3U09_HML3_QBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_QBCR_ADDR,m,v,HWIO_APCS_L3U09_HML3_QBCR_IN)
#define HWIO_APCS_L3U09_HML3_QBCR_QB_TTAG_BMSK                       0xc0000000
#define HWIO_APCS_L3U09_HML3_QBCR_QB_TTAG_SHFT                             0x1e
#define HWIO_APCS_L3U09_HML3_QBCR_BOQ_QB_THRES_BMSK                     0x30000
#define HWIO_APCS_L3U09_HML3_QBCR_BOQ_QB_THRES_SHFT                        0x10
#define HWIO_APCS_L3U09_HML3_QBCR_QOSBEACON_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U09_HML3_QBCR_QOSBEACON_DLY_SHFT                        0x0

#define HWIO_APCS_L3U09_HML3_QCCMCR_ADDR                             (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00004050)
#define HWIO_APCS_L3U09_HML3_QCCMCR_OFFS                             (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00004050)
#define HWIO_APCS_L3U09_HML3_QCCMCR_RMSK                                    0x3
#define HWIO_APCS_L3U09_HML3_QCCMCR_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_QCCMCR_ADDR, HWIO_APCS_L3U09_HML3_QCCMCR_RMSK)
#define HWIO_APCS_L3U09_HML3_QCCMCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_QCCMCR_ADDR, m)
#define HWIO_APCS_L3U09_HML3_QCCMCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_QCCMCR_ADDR,v)
#define HWIO_APCS_L3U09_HML3_QCCMCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_QCCMCR_ADDR,m,v,HWIO_APCS_L3U09_HML3_QCCMCR_IN)
#define HWIO_APCS_L3U09_HML3_QCCMCR_CCMC_SS_BMSK                            0x2
#define HWIO_APCS_L3U09_HML3_QCCMCR_CCMC_SS_SHFT                            0x1
#define HWIO_APCS_L3U09_HML3_QCCMCR_DSBL_CCMC_BMSK                          0x1
#define HWIO_APCS_L3U09_HML3_QCCMCR_DSBL_CCMC_SHFT                          0x0

#define HWIO_APCS_L3U09_HML3_QCCECR_ADDR                             (APCS_L3U09_HML3_CFG_REG_BASE      + 0x00004060)
#define HWIO_APCS_L3U09_HML3_QCCECR_OFFS                             (APCS_L3U09_HML3_CFG_REG_BASE_OFFS + 0x00004060)
#define HWIO_APCS_L3U09_HML3_QCCECR_RMSK                                    0x3
#define HWIO_APCS_L3U09_HML3_QCCECR_IN          \
        in_dword_masked(HWIO_APCS_L3U09_HML3_QCCECR_ADDR, HWIO_APCS_L3U09_HML3_QCCECR_RMSK)
#define HWIO_APCS_L3U09_HML3_QCCECR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U09_HML3_QCCECR_ADDR, m)
#define HWIO_APCS_L3U09_HML3_QCCECR_OUT(v)      \
        out_dword(HWIO_APCS_L3U09_HML3_QCCECR_ADDR,v)
#define HWIO_APCS_L3U09_HML3_QCCECR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U09_HML3_QCCECR_ADDR,m,v,HWIO_APCS_L3U09_HML3_QCCECR_IN)
#define HWIO_APCS_L3U09_HML3_QCCECR_UNIFIED_CCEW_BMSK                       0x2
#define HWIO_APCS_L3U09_HML3_QCCECR_UNIFIED_CCEW_SHFT                       0x1
#define HWIO_APCS_L3U09_HML3_QCCECR_DSBL_CCE_BMSK                           0x1
#define HWIO_APCS_L3U09_HML3_QCCECR_DSBL_CCE_SHFT                           0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U10_HML3_CFG
 *--------------------------------------------------------------------------*/

#define APCS_L3U10_HML3_CFG_REG_BASE                                 (HMSS_QLL_BASE      + 0x00f90000)
#define APCS_L3U10_HML3_CFG_REG_BASE_OFFS                            0x00f90000

#define HWIO_APCS_L3U10_HML3_ARYCA_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00005110)
#define HWIO_APCS_L3U10_HML3_ARYCA_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00005110)
#define HWIO_APCS_L3U10_HML3_ARYCA_RMSK                              0xffffffff
#define HWIO_APCS_L3U10_HML3_ARYCA_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_ARYCA_ADDR, HWIO_APCS_L3U10_HML3_ARYCA_RMSK)
#define HWIO_APCS_L3U10_HML3_ARYCA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_ARYCA_ADDR, m)
#define HWIO_APCS_L3U10_HML3_ARYCA_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_ARYCA_ADDR,v)
#define HWIO_APCS_L3U10_HML3_ARYCA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_ARYCA_ADDR,m,v,HWIO_APCS_L3U10_HML3_ARYCA_IN)
#define HWIO_APCS_L3U10_HML3_ARYCA_DPWCALT_BMSK                      0xff000000
#define HWIO_APCS_L3U10_HML3_ARYCA_DPWCALT_SHFT                            0x18
#define HWIO_APCS_L3U10_HML3_ARYCA_DPWCDFLT_BMSK                       0xff0000
#define HWIO_APCS_L3U10_HML3_ARYCA_DPWCDFLT_SHFT                           0x10
#define HWIO_APCS_L3U10_HML3_ARYCA_DPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U10_HML3_ARYCA_DPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U10_HML3_ARYCA_DPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U10_HML3_ARYCA_DPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U10_HML3_ARYCB_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00005114)
#define HWIO_APCS_L3U10_HML3_ARYCB_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00005114)
#define HWIO_APCS_L3U10_HML3_ARYCB_RMSK                              0xffffffff
#define HWIO_APCS_L3U10_HML3_ARYCB_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_ARYCB_ADDR, HWIO_APCS_L3U10_HML3_ARYCB_RMSK)
#define HWIO_APCS_L3U10_HML3_ARYCB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_ARYCB_ADDR, m)
#define HWIO_APCS_L3U10_HML3_ARYCB_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_ARYCB_ADDR,v)
#define HWIO_APCS_L3U10_HML3_ARYCB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_ARYCB_ADDR,m,v,HWIO_APCS_L3U10_HML3_ARYCB_IN)
#define HWIO_APCS_L3U10_HML3_ARYCB_APAUSEDLY_BMSK                    0xff000000
#define HWIO_APCS_L3U10_HML3_ARYCB_APAUSEDLY_SHFT                          0x18
#define HWIO_APCS_L3U10_HML3_ARYCB_DPRAALT_BMSK                        0xf00000
#define HWIO_APCS_L3U10_HML3_ARYCB_DPRAALT_SHFT                            0x14
#define HWIO_APCS_L3U10_HML3_ARYCB_DPRADFLT_BMSK                        0xf0000
#define HWIO_APCS_L3U10_HML3_ARYCB_DPRADFLT_SHFT                           0x10
#define HWIO_APCS_L3U10_HML3_ARYCB_TPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U10_HML3_ARYCB_TPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U10_HML3_ARYCB_TPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U10_HML3_ARYCB_TPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U10_HML3_ARYCC_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00005118)
#define HWIO_APCS_L3U10_HML3_ARYCC_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00005118)
#define HWIO_APCS_L3U10_HML3_ARYCC_RMSK                                     0x7
#define HWIO_APCS_L3U10_HML3_ARYCC_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_ARYCC_ADDR, HWIO_APCS_L3U10_HML3_ARYCC_RMSK)
#define HWIO_APCS_L3U10_HML3_ARYCC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_ARYCC_ADDR, m)
#define HWIO_APCS_L3U10_HML3_ARYCC_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_ARYCC_ADDR,v)
#define HWIO_APCS_L3U10_HML3_ARYCC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_ARYCC_ADDR,m,v,HWIO_APCS_L3U10_HML3_ARYCC_IN)
#define HWIO_APCS_L3U10_HML3_ARYCC_DALARY_BMSK                              0x7
#define HWIO_APCS_L3U10_HML3_ARYCC_DALARY_SHFT                              0x0

#define HWIO_APCS_L3U10_HML3_ASTCA0_ADDR                             (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00006210)
#define HWIO_APCS_L3U10_HML3_ASTCA0_OFFS                             (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00006210)
#define HWIO_APCS_L3U10_HML3_ASTCA0_RMSK                             0xffffffff
#define HWIO_APCS_L3U10_HML3_ASTCA0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_ASTCA0_ADDR, HWIO_APCS_L3U10_HML3_ASTCA0_RMSK)
#define HWIO_APCS_L3U10_HML3_ASTCA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_ASTCA0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_ASTCA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_ASTCA0_ADDR,v)
#define HWIO_APCS_L3U10_HML3_ASTCA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_ASTCA0_ADDR,m,v,HWIO_APCS_L3U10_HML3_ASTCA0_IN)
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U10_HML3_ASTCA0_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U10_HML3_ASTCA0_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U10_HML3_ASTCA0_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U10_HML3_ASTCA0_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U10_HML3_ASTCA0_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U10_HML3_ASTCA0_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U10_HML3_ASTCA0_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U10_HML3_ASTCA0_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U10_HML3_ASTCA0_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U10_HML3_ASTCA1_ADDR                             (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00006310)
#define HWIO_APCS_L3U10_HML3_ASTCA1_OFFS                             (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00006310)
#define HWIO_APCS_L3U10_HML3_ASTCA1_RMSK                             0xffffffff
#define HWIO_APCS_L3U10_HML3_ASTCA1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_ASTCA1_ADDR, HWIO_APCS_L3U10_HML3_ASTCA1_RMSK)
#define HWIO_APCS_L3U10_HML3_ASTCA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_ASTCA1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_ASTCA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_ASTCA1_ADDR,v)
#define HWIO_APCS_L3U10_HML3_ASTCA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_ASTCA1_ADDR,m,v,HWIO_APCS_L3U10_HML3_ASTCA1_IN)
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U10_HML3_ASTCA1_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U10_HML3_ASTCA1_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U10_HML3_ASTCA1_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U10_HML3_ASTCA1_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U10_HML3_ASTCA1_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U10_HML3_ASTCA1_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U10_HML3_ASTCA1_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U10_HML3_ASTCA1_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U10_HML3_ASTCA1_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U10_HML3_ASTCB0_ADDR                             (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00006214)
#define HWIO_APCS_L3U10_HML3_ASTCB0_OFFS                             (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00006214)
#define HWIO_APCS_L3U10_HML3_ASTCB0_RMSK                                  0xfff
#define HWIO_APCS_L3U10_HML3_ASTCB0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_ASTCB0_ADDR, HWIO_APCS_L3U10_HML3_ASTCB0_RMSK)
#define HWIO_APCS_L3U10_HML3_ASTCB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_ASTCB0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_ASTCB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_ASTCB0_ADDR,v)
#define HWIO_APCS_L3U10_HML3_ASTCB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_ASTCB0_ADDR,m,v,HWIO_APCS_L3U10_HML3_ASTCB0_IN)
#define HWIO_APCS_L3U10_HML3_ASTCB0_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U10_HML3_ASTCB0_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U10_HML3_ASTCB1_ADDR                             (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00006314)
#define HWIO_APCS_L3U10_HML3_ASTCB1_OFFS                             (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00006314)
#define HWIO_APCS_L3U10_HML3_ASTCB1_RMSK                                  0xfff
#define HWIO_APCS_L3U10_HML3_ASTCB1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_ASTCB1_ADDR, HWIO_APCS_L3U10_HML3_ASTCB1_RMSK)
#define HWIO_APCS_L3U10_HML3_ASTCB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_ASTCB1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_ASTCB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_ASTCB1_ADDR,v)
#define HWIO_APCS_L3U10_HML3_ASTCB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_ASTCB1_ADDR,m,v,HWIO_APCS_L3U10_HML3_ASTCB1_IN)
#define HWIO_APCS_L3U10_HML3_ASTCB1_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U10_HML3_ASTCB1_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U10_HML3_CJSCTL_ADDR                             (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000a000)
#define HWIO_APCS_L3U10_HML3_CJSCTL_OFFS                             (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_APCS_L3U10_HML3_CJSCTL_RMSK                              0x73fff7f
#define HWIO_APCS_L3U10_HML3_CJSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CJSCTL_ADDR, HWIO_APCS_L3U10_HML3_CJSCTL_RMSK)
#define HWIO_APCS_L3U10_HML3_CJSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CJSCTL_ADDR, m)
#define HWIO_APCS_L3U10_HML3_CJSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_CJSCTL_ADDR,v)
#define HWIO_APCS_L3U10_HML3_CJSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_CJSCTL_ADDR,m,v,HWIO_APCS_L3U10_HML3_CJSCTL_IN)
#define HWIO_APCS_L3U10_HML3_CJSCTL_JTR_STOP_CNT_BMSK                 0x7000000
#define HWIO_APCS_L3U10_HML3_CJSCTL_JTR_STOP_CNT_SHFT                      0x18
#define HWIO_APCS_L3U10_HML3_CJSCTL_JTR_TRIG_CNT_BMSK                  0x3fff00
#define HWIO_APCS_L3U10_HML3_CJSCTL_JTR_TRIG_CNT_SHFT                       0x8
#define HWIO_APCS_L3U10_HML3_CJSCTL_JTR_STOP_MODE_BMSK                     0x60
#define HWIO_APCS_L3U10_HML3_CJSCTL_JTR_STOP_MODE_SHFT                      0x5
#define HWIO_APCS_L3U10_HML3_CJSCTL_JTR_RETAIN_BMSK                        0x10
#define HWIO_APCS_L3U10_HML3_CJSCTL_JTR_RETAIN_SHFT                         0x4
#define HWIO_APCS_L3U10_HML3_CJSCTL_JTR_STRT_MODE_BMSK                      0xc
#define HWIO_APCS_L3U10_HML3_CJSCTL_JTR_STRT_MODE_SHFT                      0x2
#define HWIO_APCS_L3U10_HML3_CJSCTL_JTR_SENS_RST_BMSK                       0x2
#define HWIO_APCS_L3U10_HML3_CJSCTL_JTR_SENS_RST_SHFT                       0x1
#define HWIO_APCS_L3U10_HML3_CJSCTL_JTR_SENS_EN_BMSK                        0x1
#define HWIO_APCS_L3U10_HML3_CJSCTL_JTR_SENS_EN_SHFT                        0x0

#define HWIO_APCS_L3U10_HML3_CJSD0_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000a008)
#define HWIO_APCS_L3U10_HML3_CJSD0_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_APCS_L3U10_HML3_CJSD0_RMSK                              0xffffffff
#define HWIO_APCS_L3U10_HML3_CJSD0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CJSD0_ADDR, HWIO_APCS_L3U10_HML3_CJSD0_RMSK)
#define HWIO_APCS_L3U10_HML3_CJSD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CJSD0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_CJSD0_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U10_HML3_CJSD0_DATA_SHFT                                0x0

#define HWIO_APCS_L3U10_HML3_CJSD1_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000a00c)
#define HWIO_APCS_L3U10_HML3_CJSD1_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_APCS_L3U10_HML3_CJSD1_RMSK                              0xffffffff
#define HWIO_APCS_L3U10_HML3_CJSD1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CJSD1_ADDR, HWIO_APCS_L3U10_HML3_CJSD1_RMSK)
#define HWIO_APCS_L3U10_HML3_CJSD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CJSD1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_CJSD1_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U10_HML3_CJSD1_DATA_SHFT                                0x0

#define HWIO_APCS_L3U10_HML3_CJSD2_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000a010)
#define HWIO_APCS_L3U10_HML3_CJSD2_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_APCS_L3U10_HML3_CJSD2_RMSK                              0xffffffff
#define HWIO_APCS_L3U10_HML3_CJSD2_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CJSD2_ADDR, HWIO_APCS_L3U10_HML3_CJSD2_RMSK)
#define HWIO_APCS_L3U10_HML3_CJSD2_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CJSD2_ADDR, m)
#define HWIO_APCS_L3U10_HML3_CJSD2_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U10_HML3_CJSD2_DATA_SHFT                                0x0

#define HWIO_APCS_L3U10_HML3_CJSD3_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000a014)
#define HWIO_APCS_L3U10_HML3_CJSD3_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_APCS_L3U10_HML3_CJSD3_RMSK                              0xffffffff
#define HWIO_APCS_L3U10_HML3_CJSD3_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CJSD3_ADDR, HWIO_APCS_L3U10_HML3_CJSD3_RMSK)
#define HWIO_APCS_L3U10_HML3_CJSD3_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CJSD3_ADDR, m)
#define HWIO_APCS_L3U10_HML3_CJSD3_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U10_HML3_CJSD3_DATA_SHFT                                0x0

#define HWIO_APCS_L3U10_HML3_CJSD4_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000a018)
#define HWIO_APCS_L3U10_HML3_CJSD4_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000a018)
#define HWIO_APCS_L3U10_HML3_CJSD4_RMSK                              0xffffffff
#define HWIO_APCS_L3U10_HML3_CJSD4_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CJSD4_ADDR, HWIO_APCS_L3U10_HML3_CJSD4_RMSK)
#define HWIO_APCS_L3U10_HML3_CJSD4_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CJSD4_ADDR, m)
#define HWIO_APCS_L3U10_HML3_CJSD4_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U10_HML3_CJSD4_DATA_SHFT                                0x0

#define HWIO_APCS_L3U10_HML3_CJSD5_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000a01c)
#define HWIO_APCS_L3U10_HML3_CJSD5_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000a01c)
#define HWIO_APCS_L3U10_HML3_CJSD5_RMSK                              0xffffffff
#define HWIO_APCS_L3U10_HML3_CJSD5_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CJSD5_ADDR, HWIO_APCS_L3U10_HML3_CJSD5_RMSK)
#define HWIO_APCS_L3U10_HML3_CJSD5_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CJSD5_ADDR, m)
#define HWIO_APCS_L3U10_HML3_CJSD5_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U10_HML3_CJSD5_DATA_SHFT                                0x0

#define HWIO_APCS_L3U10_HML3_CR0_ADDR                                (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00005200)
#define HWIO_APCS_L3U10_HML3_CR0_OFFS                                (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00005200)
#define HWIO_APCS_L3U10_HML3_CR0_RMSK                                      0x1f
#define HWIO_APCS_L3U10_HML3_CR0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CR0_ADDR, HWIO_APCS_L3U10_HML3_CR0_RMSK)
#define HWIO_APCS_L3U10_HML3_CR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CR0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_CR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_CR0_ADDR,v)
#define HWIO_APCS_L3U10_HML3_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_CR0_ADDR,m,v,HWIO_APCS_L3U10_HML3_CR0_IN)
#define HWIO_APCS_L3U10_HML3_CR0_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U10_HML3_CR0_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U10_HML3_CR0_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U10_HML3_CR0_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U10_HML3_CR0_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U10_HML3_CR0_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U10_HML3_CR0_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U10_HML3_CR0_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U10_HML3_CR0_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U10_HML3_CR0_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U10_HML3_CR1_ADDR                                (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00005300)
#define HWIO_APCS_L3U10_HML3_CR1_OFFS                                (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00005300)
#define HWIO_APCS_L3U10_HML3_CR1_RMSK                                      0x1f
#define HWIO_APCS_L3U10_HML3_CR1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CR1_ADDR, HWIO_APCS_L3U10_HML3_CR1_RMSK)
#define HWIO_APCS_L3U10_HML3_CR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CR1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_CR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_CR1_ADDR,v)
#define HWIO_APCS_L3U10_HML3_CR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_CR1_ADDR,m,v,HWIO_APCS_L3U10_HML3_CR1_IN)
#define HWIO_APCS_L3U10_HML3_CR1_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U10_HML3_CR1_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U10_HML3_CR1_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U10_HML3_CR1_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U10_HML3_CR1_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U10_HML3_CR1_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U10_HML3_CR1_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U10_HML3_CR1_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U10_HML3_CR1_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U10_HML3_CR1_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U10_HML3_CRA_ADDR                                (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00007020)
#define HWIO_APCS_L3U10_HML3_CRA_OFFS                                (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00007020)
#define HWIO_APCS_L3U10_HML3_CRA_RMSK                                0xffffc03d
#define HWIO_APCS_L3U10_HML3_CRA_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CRA_ADDR, HWIO_APCS_L3U10_HML3_CRA_RMSK)
#define HWIO_APCS_L3U10_HML3_CRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CRA_ADDR, m)
#define HWIO_APCS_L3U10_HML3_CRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_CRA_ADDR,v)
#define HWIO_APCS_L3U10_HML3_CRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_CRA_ADDR,m,v,HWIO_APCS_L3U10_HML3_CRA_IN)
#define HWIO_APCS_L3U10_HML3_CRA_SPARE_BMSK                          0xe0000000
#define HWIO_APCS_L3U10_HML3_CRA_SPARE_SHFT                                0x1d
#define HWIO_APCS_L3U10_HML3_CRA_QID_ECC_BMSK                        0x10000000
#define HWIO_APCS_L3U10_HML3_CRA_QID_ECC_SHFT                              0x1c
#define HWIO_APCS_L3U10_HML3_CRA_QID_CE_SEQ_BMSK                      0x8000000
#define HWIO_APCS_L3U10_HML3_CRA_QID_CE_SEQ_SHFT                           0x1b
#define HWIO_APCS_L3U10_HML3_CRA_RD_SNP_RD_TIME_BMSK                  0x4000000
#define HWIO_APCS_L3U10_HML3_CRA_RD_SNP_RD_TIME_SHFT                       0x1a
#define HWIO_APCS_L3U10_HML3_CRA_FAPSHA_BMSK                          0x2000000
#define HWIO_APCS_L3U10_HML3_CRA_FAPSHA_SHFT                               0x19
#define HWIO_APCS_L3U10_HML3_CRA_BLOCK_TUE_BMSK                       0x1000000
#define HWIO_APCS_L3U10_HML3_CRA_BLOCK_TUE_SHFT                            0x18
#define HWIO_APCS_L3U10_HML3_CRA_SFT_CE_SEQ_BMSK                       0x800000
#define HWIO_APCS_L3U10_HML3_CRA_SFT_CE_SEQ_SHFT                           0x17
#define HWIO_APCS_L3U10_HML3_CRA_DCH_INV0_BMSK                         0x400000
#define HWIO_APCS_L3U10_HML3_CRA_DCH_INV0_SHFT                             0x16
#define HWIO_APCS_L3U10_HML3_CRA_DCH_INV1_BMSK                         0x200000
#define HWIO_APCS_L3U10_HML3_CRA_DCH_INV1_SHFT                             0x15
#define HWIO_APCS_L3U10_HML3_CRA_DETC_BMSK                             0x100000
#define HWIO_APCS_L3U10_HML3_CRA_DETC_SHFT                                 0x14
#define HWIO_APCS_L3U10_HML3_CRA_AMVSMC_BMSK                            0x80000
#define HWIO_APCS_L3U10_HML3_CRA_AMVSMC_SHFT                               0x13
#define HWIO_APCS_L3U10_HML3_CRA_DCIALL_SFT_BMSK                        0x40000
#define HWIO_APCS_L3U10_HML3_CRA_DCIALL_SFT_SHFT                           0x12
#define HWIO_APCS_L3U10_HML3_CRA_TAG_ECC_BMSK                           0x20000
#define HWIO_APCS_L3U10_HML3_CRA_TAG_ECC_SHFT                              0x11
#define HWIO_APCS_L3U10_HML3_CRA_TAG_CE_SEQ_BMSK                        0x10000
#define HWIO_APCS_L3U10_HML3_CRA_TAG_CE_SEQ_SHFT                           0x10
#define HWIO_APCS_L3U10_HML3_CRA_DATA_ECC_BMSK                           0x8000
#define HWIO_APCS_L3U10_HML3_CRA_DATA_ECC_SHFT                              0xf
#define HWIO_APCS_L3U10_HML3_CRA_ENFGECCDAT_BMSK                         0x4000
#define HWIO_APCS_L3U10_HML3_CRA_ENFGECCDAT_SHFT                            0xe
#define HWIO_APCS_L3U10_HML3_CRA_CO_REQ_TIME_BMSK                          0x30
#define HWIO_APCS_L3U10_HML3_CRA_CO_REQ_TIME_SHFT                           0x4
#define HWIO_APCS_L3U10_HML3_CRA_WR_MISS_RD_TIME_BMSK                       0x8
#define HWIO_APCS_L3U10_HML3_CRA_WR_MISS_RD_TIME_SHFT                       0x3
#define HWIO_APCS_L3U10_HML3_CRA_RD_MISS_RD_TIME_BMSK                       0x4
#define HWIO_APCS_L3U10_HML3_CRA_RD_MISS_RD_TIME_SHFT                       0x2
#define HWIO_APCS_L3U10_HML3_CRA_EARLY_RD_BMSK                              0x1
#define HWIO_APCS_L3U10_HML3_CRA_EARLY_RD_SHFT                              0x0

#define HWIO_APCS_L3U10_HML3_CRB_ADDR                                (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00007024)
#define HWIO_APCS_L3U10_HML3_CRB_OFFS                                (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00007024)
#define HWIO_APCS_L3U10_HML3_CRB_RMSK                                    0xffe0
#define HWIO_APCS_L3U10_HML3_CRB_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CRB_ADDR, HWIO_APCS_L3U10_HML3_CRB_RMSK)
#define HWIO_APCS_L3U10_HML3_CRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CRB_ADDR, m)
#define HWIO_APCS_L3U10_HML3_CRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_CRB_ADDR,v)
#define HWIO_APCS_L3U10_HML3_CRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_CRB_ADDR,m,v,HWIO_APCS_L3U10_HML3_CRB_IN)
#define HWIO_APCS_L3U10_HML3_CRB_SPARE_BMSK                              0xff80
#define HWIO_APCS_L3U10_HML3_CRB_SPARE_SHFT                                 0x7
#define HWIO_APCS_L3U10_HML3_CRB_RTY_BACKOFF_BMSK                          0x60
#define HWIO_APCS_L3U10_HML3_CRB_RTY_BACKOFF_SHFT                           0x5

#define HWIO_APCS_L3U10_HML3_CRD_ADDR                                (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000702c)
#define HWIO_APCS_L3U10_HML3_CRD_OFFS                                (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000702c)
#define HWIO_APCS_L3U10_HML3_CRD_RMSK                                   0x10001
#define HWIO_APCS_L3U10_HML3_CRD_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CRD_ADDR, HWIO_APCS_L3U10_HML3_CRD_RMSK)
#define HWIO_APCS_L3U10_HML3_CRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_CRD_ADDR, m)
#define HWIO_APCS_L3U10_HML3_CRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_CRD_ADDR,v)
#define HWIO_APCS_L3U10_HML3_CRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_CRD_ADDR,m,v,HWIO_APCS_L3U10_HML3_CRD_IN)
#define HWIO_APCS_L3U10_HML3_CRD_PL3APOS_BMSK                           0x10000
#define HWIO_APCS_L3U10_HML3_CRD_PL3APOS_SHFT                              0x10
#define HWIO_APCS_L3U10_HML3_CRD_DDCIALL_BMSK                               0x1
#define HWIO_APCS_L3U10_HML3_CRD_DDCIALL_SHFT                               0x0

#define HWIO_APCS_L3U10_HML3_DAEERR0_ADDR                            (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000324c)
#define HWIO_APCS_L3U10_HML3_DAEERR0_OFFS                            (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000324c)
#define HWIO_APCS_L3U10_HML3_DAEERR0_RMSK                               0xfffff
#define HWIO_APCS_L3U10_HML3_DAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DAEERR0_ADDR, HWIO_APCS_L3U10_HML3_DAEERR0_RMSK)
#define HWIO_APCS_L3U10_HML3_DAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DAEERR0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DAEERR0_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U10_HML3_DAEERR0_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U10_HML3_DAEERR1_ADDR                            (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000334c)
#define HWIO_APCS_L3U10_HML3_DAEERR1_OFFS                            (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000334c)
#define HWIO_APCS_L3U10_HML3_DAEERR1_RMSK                               0xfffff
#define HWIO_APCS_L3U10_HML3_DAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DAEERR1_ADDR, HWIO_APCS_L3U10_HML3_DAEERR1_RMSK)
#define HWIO_APCS_L3U10_HML3_DAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DAEERR1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DAEERR1_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U10_HML3_DAEERR1_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U10_HML3_DCRSWCR_ADDR                            (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003000)
#define HWIO_APCS_L3U10_HML3_DCRSWCR_OFFS                            (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003000)
#define HWIO_APCS_L3U10_HML3_DCRSWCR_RMSK                                 0xfff
#define HWIO_APCS_L3U10_HML3_DCRSWCR_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWCR_ADDR, HWIO_APCS_L3U10_HML3_DCRSWCR_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWCR_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_DCRSWCR_ADDR,v)
#define HWIO_APCS_L3U10_HML3_DCRSWCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_DCRSWCR_ADDR,m,v,HWIO_APCS_L3U10_HML3_DCRSWCR_IN)
#define HWIO_APCS_L3U10_HML3_DCRSWCR_SFTBID_BMSK                          0xc00
#define HWIO_APCS_L3U10_HML3_DCRSWCR_SFTBID_SHFT                            0xa
#define HWIO_APCS_L3U10_HML3_DCRSWCR_SFTPID_BMSK                          0x3f0
#define HWIO_APCS_L3U10_HML3_DCRSWCR_SFTPID_SHFT                            0x4
#define HWIO_APCS_L3U10_HML3_DCRSWCR_SPARE_BMSK                             0x8
#define HWIO_APCS_L3U10_HML3_DCRSWCR_SPARE_SHFT                             0x3
#define HWIO_APCS_L3U10_HML3_DCRSWCR_CVFS_BMSK                              0x4
#define HWIO_APCS_L3U10_HML3_DCRSWCR_CVFS_SHFT                              0x2
#define HWIO_APCS_L3U10_HML3_DCRSWCR_BYPTECC_BMSK                           0x2
#define HWIO_APCS_L3U10_HML3_DCRSWCR_BYPTECC_SHFT                           0x1
#define HWIO_APCS_L3U10_HML3_DCRSWCR_BYPDECC_BMSK                           0x1
#define HWIO_APCS_L3U10_HML3_DCRSWCR_BYPDECC_SHFT                           0x0

#define HWIO_APCS_L3U10_HML3_DCRSWDA0_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003200)
#define HWIO_APCS_L3U10_HML3_DCRSWDA0_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003200)
#define HWIO_APCS_L3U10_HML3_DCRSWDA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDA0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDA0_ADDR, HWIO_APCS_L3U10_HML3_DCRSWDA0_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWDA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDA0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWDA0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDA0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U10_HML3_DCRSWDA1_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003300)
#define HWIO_APCS_L3U10_HML3_DCRSWDA1_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003300)
#define HWIO_APCS_L3U10_HML3_DCRSWDA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDA1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDA1_ADDR, HWIO_APCS_L3U10_HML3_DCRSWDA1_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWDA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDA1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWDA1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDA1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U10_HML3_DCRSWDB0_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003204)
#define HWIO_APCS_L3U10_HML3_DCRSWDB0_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003204)
#define HWIO_APCS_L3U10_HML3_DCRSWDB0_RMSK                           0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDB0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDB0_ADDR, HWIO_APCS_L3U10_HML3_DCRSWDB0_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWDB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDB0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWDB0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDB0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U10_HML3_DCRSWDB1_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003304)
#define HWIO_APCS_L3U10_HML3_DCRSWDB1_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003304)
#define HWIO_APCS_L3U10_HML3_DCRSWDB1_RMSK                           0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDB1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDB1_ADDR, HWIO_APCS_L3U10_HML3_DCRSWDB1_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWDB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDB1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWDB1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDB1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U10_HML3_DCRSWDC0_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003208)
#define HWIO_APCS_L3U10_HML3_DCRSWDC0_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003208)
#define HWIO_APCS_L3U10_HML3_DCRSWDC0_RMSK                           0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDC0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDC0_ADDR, HWIO_APCS_L3U10_HML3_DCRSWDC0_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWDC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDC0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWDC0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDC0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U10_HML3_DCRSWDC1_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003308)
#define HWIO_APCS_L3U10_HML3_DCRSWDC1_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003308)
#define HWIO_APCS_L3U10_HML3_DCRSWDC1_RMSK                           0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDC1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDC1_ADDR, HWIO_APCS_L3U10_HML3_DCRSWDC1_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWDC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDC1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWDC1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDC1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U10_HML3_DCRSWDD0_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000320c)
#define HWIO_APCS_L3U10_HML3_DCRSWDD0_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000320c)
#define HWIO_APCS_L3U10_HML3_DCRSWDD0_RMSK                           0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDD0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDD0_ADDR, HWIO_APCS_L3U10_HML3_DCRSWDD0_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWDD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDD0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWDD0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDD0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U10_HML3_DCRSWDD1_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000330c)
#define HWIO_APCS_L3U10_HML3_DCRSWDD1_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000330c)
#define HWIO_APCS_L3U10_HML3_DCRSWDD1_RMSK                           0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDD1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDD1_ADDR, HWIO_APCS_L3U10_HML3_DCRSWDD1_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWDD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDD1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWDD1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWDD1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U10_HML3_DCRSWDE0_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003210)
#define HWIO_APCS_L3U10_HML3_DCRSWDE0_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003210)
#define HWIO_APCS_L3U10_HML3_DCRSWDE0_RMSK                              0x1ffff
#define HWIO_APCS_L3U10_HML3_DCRSWDE0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDE0_ADDR, HWIO_APCS_L3U10_HML3_DCRSWDE0_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWDE0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDE0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWDE0_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U10_HML3_DCRSWDE0_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U10_HML3_DCRSWDE0_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U10_HML3_DCRSWDE0_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U10_HML3_DCRSWDE0_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U10_HML3_DCRSWDE0_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U10_HML3_DCRSWDE1_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003310)
#define HWIO_APCS_L3U10_HML3_DCRSWDE1_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003310)
#define HWIO_APCS_L3U10_HML3_DCRSWDE1_RMSK                              0x1ffff
#define HWIO_APCS_L3U10_HML3_DCRSWDE1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDE1_ADDR, HWIO_APCS_L3U10_HML3_DCRSWDE1_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWDE1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWDE1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWDE1_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U10_HML3_DCRSWDE1_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U10_HML3_DCRSWDE1_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U10_HML3_DCRSWDE1_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U10_HML3_DCRSWDE1_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U10_HML3_DCRSWDE1_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U10_HML3_DCRSWTA0_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003218)
#define HWIO_APCS_L3U10_HML3_DCRSWTA0_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003218)
#define HWIO_APCS_L3U10_HML3_DCRSWTA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWTA0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWTA0_ADDR, HWIO_APCS_L3U10_HML3_DCRSWTA0_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWTA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWTA0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWTA0_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U10_HML3_DCRSWTA0_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U10_HML3_DCRSWTA0_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U10_HML3_DCRSWTA0_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U10_HML3_DCRSWTA1_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003318)
#define HWIO_APCS_L3U10_HML3_DCRSWTA1_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003318)
#define HWIO_APCS_L3U10_HML3_DCRSWTA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U10_HML3_DCRSWTA1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWTA1_ADDR, HWIO_APCS_L3U10_HML3_DCRSWTA1_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWTA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWTA1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWTA1_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U10_HML3_DCRSWTA1_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U10_HML3_DCRSWTA1_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U10_HML3_DCRSWTA1_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U10_HML3_DCRSWTB0_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000321c)
#define HWIO_APCS_L3U10_HML3_DCRSWTB0_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000321c)
#define HWIO_APCS_L3U10_HML3_DCRSWTB0_RMSK                           0x7fffff00
#define HWIO_APCS_L3U10_HML3_DCRSWTB0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWTB0_ADDR, HWIO_APCS_L3U10_HML3_DCRSWTB0_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWTB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWTB0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWTB0_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U10_HML3_DCRSWTB0_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U10_HML3_DCRSWTB1_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000331c)
#define HWIO_APCS_L3U10_HML3_DCRSWTB1_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000331c)
#define HWIO_APCS_L3U10_HML3_DCRSWTB1_RMSK                           0x7fffff00
#define HWIO_APCS_L3U10_HML3_DCRSWTB1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWTB1_ADDR, HWIO_APCS_L3U10_HML3_DCRSWTB1_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWTB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWTB1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWTB1_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U10_HML3_DCRSWTB1_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U10_HML3_DCRSWTC0_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003220)
#define HWIO_APCS_L3U10_HML3_DCRSWTC0_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003220)
#define HWIO_APCS_L3U10_HML3_DCRSWTC0_RMSK                              0xfffff
#define HWIO_APCS_L3U10_HML3_DCRSWTC0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWTC0_ADDR, HWIO_APCS_L3U10_HML3_DCRSWTC0_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWTC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWTC0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWTC0_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U10_HML3_DCRSWTC0_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U10_HML3_DCRSWTC1_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003320)
#define HWIO_APCS_L3U10_HML3_DCRSWTC1_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003320)
#define HWIO_APCS_L3U10_HML3_DCRSWTC1_RMSK                              0xfffff
#define HWIO_APCS_L3U10_HML3_DCRSWTC1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWTC1_ADDR, HWIO_APCS_L3U10_HML3_DCRSWTC1_RMSK)
#define HWIO_APCS_L3U10_HML3_DCRSWTC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_DCRSWTC1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_DCRSWTC1_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U10_HML3_DCRSWTC1_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U10_HML3_FAICCRA0_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00002208)
#define HWIO_APCS_L3U10_HML3_FAICCRA0_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00002208)
#define HWIO_APCS_L3U10_HML3_FAICCRA0_RMSK                            0xfffffff
#define HWIO_APCS_L3U10_HML3_FAICCRA0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICCRA0_ADDR, HWIO_APCS_L3U10_HML3_FAICCRA0_RMSK)
#define HWIO_APCS_L3U10_HML3_FAICCRA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICCRA0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_FAICCRA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_FAICCRA0_ADDR,v)
#define HWIO_APCS_L3U10_HML3_FAICCRA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_FAICCRA0_ADDR,m,v,HWIO_APCS_L3U10_HML3_FAICCRA0_IN)
#define HWIO_APCS_L3U10_HML3_FAICCRA0_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U10_HML3_FAICCRA0_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U10_HML3_FAICCRA1_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00002308)
#define HWIO_APCS_L3U10_HML3_FAICCRA1_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00002308)
#define HWIO_APCS_L3U10_HML3_FAICCRA1_RMSK                            0xfffffff
#define HWIO_APCS_L3U10_HML3_FAICCRA1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICCRA1_ADDR, HWIO_APCS_L3U10_HML3_FAICCRA1_RMSK)
#define HWIO_APCS_L3U10_HML3_FAICCRA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICCRA1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_FAICCRA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_FAICCRA1_ADDR,v)
#define HWIO_APCS_L3U10_HML3_FAICCRA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_FAICCRA1_ADDR,m,v,HWIO_APCS_L3U10_HML3_FAICCRA1_IN)
#define HWIO_APCS_L3U10_HML3_FAICCRA1_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U10_HML3_FAICCRA1_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U10_HML3_FAICCRB0_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000220c)
#define HWIO_APCS_L3U10_HML3_FAICCRB0_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000220c)
#define HWIO_APCS_L3U10_HML3_FAICCRB0_RMSK                           0xfffeffff
#define HWIO_APCS_L3U10_HML3_FAICCRB0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICCRB0_ADDR, HWIO_APCS_L3U10_HML3_FAICCRB0_RMSK)
#define HWIO_APCS_L3U10_HML3_FAICCRB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICCRB0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_FAICCRB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_FAICCRB0_ADDR,v)
#define HWIO_APCS_L3U10_HML3_FAICCRB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_FAICCRB0_ADDR,m,v,HWIO_APCS_L3U10_HML3_FAICCRB0_IN)
#define HWIO_APCS_L3U10_HML3_FAICCRB0_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U10_HML3_FAICCRB0_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U10_HML3_FAICCRB0_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U10_HML3_FAICCRB0_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U10_HML3_FAICCRB0_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U10_HML3_FAICCRB0_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U10_HML3_FAICCRB0_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U10_HML3_FAICCRB1_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000230c)
#define HWIO_APCS_L3U10_HML3_FAICCRB1_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000230c)
#define HWIO_APCS_L3U10_HML3_FAICCRB1_RMSK                           0xfffeffff
#define HWIO_APCS_L3U10_HML3_FAICCRB1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICCRB1_ADDR, HWIO_APCS_L3U10_HML3_FAICCRB1_RMSK)
#define HWIO_APCS_L3U10_HML3_FAICCRB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICCRB1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_FAICCRB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_FAICCRB1_ADDR,v)
#define HWIO_APCS_L3U10_HML3_FAICCRB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_FAICCRB1_ADDR,m,v,HWIO_APCS_L3U10_HML3_FAICCRB1_IN)
#define HWIO_APCS_L3U10_HML3_FAICCRB1_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U10_HML3_FAICCRB1_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U10_HML3_FAICCRB1_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U10_HML3_FAICCRB1_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U10_HML3_FAICCRB1_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U10_HML3_FAICCRB1_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U10_HML3_FAICCRB1_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U10_HML3_FAICCRC0_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00002210)
#define HWIO_APCS_L3U10_HML3_FAICCRC0_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00002210)
#define HWIO_APCS_L3U10_HML3_FAICCRC0_RMSK                                 0xff
#define HWIO_APCS_L3U10_HML3_FAICCRC0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICCRC0_ADDR, HWIO_APCS_L3U10_HML3_FAICCRC0_RMSK)
#define HWIO_APCS_L3U10_HML3_FAICCRC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICCRC0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_FAICCRC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_FAICCRC0_ADDR,v)
#define HWIO_APCS_L3U10_HML3_FAICCRC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_FAICCRC0_ADDR,m,v,HWIO_APCS_L3U10_HML3_FAICCRC0_IN)
#define HWIO_APCS_L3U10_HML3_FAICCRC0_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U10_HML3_FAICCRC0_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U10_HML3_FAICCRC1_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00002310)
#define HWIO_APCS_L3U10_HML3_FAICCRC1_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00002310)
#define HWIO_APCS_L3U10_HML3_FAICCRC1_RMSK                                 0xff
#define HWIO_APCS_L3U10_HML3_FAICCRC1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICCRC1_ADDR, HWIO_APCS_L3U10_HML3_FAICCRC1_RMSK)
#define HWIO_APCS_L3U10_HML3_FAICCRC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICCRC1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_FAICCRC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_FAICCRC1_ADDR,v)
#define HWIO_APCS_L3U10_HML3_FAICCRC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_FAICCRC1_ADDR,m,v,HWIO_APCS_L3U10_HML3_FAICCRC1_IN)
#define HWIO_APCS_L3U10_HML3_FAICCRC1_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U10_HML3_FAICCRC1_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U10_HML3_FAICSR0_ADDR                            (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000223c)
#define HWIO_APCS_L3U10_HML3_FAICSR0_OFFS                            (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000223c)
#define HWIO_APCS_L3U10_HML3_FAICSR0_RMSK                              0xffffff
#define HWIO_APCS_L3U10_HML3_FAICSR0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICSR0_ADDR, HWIO_APCS_L3U10_HML3_FAICSR0_RMSK)
#define HWIO_APCS_L3U10_HML3_FAICSR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICSR0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_FAICSR0_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U10_HML3_FAICSR0_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U10_HML3_FAICSR0_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U10_HML3_FAICSR0_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U10_HML3_FAICSR0_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U10_HML3_FAICSR0_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U10_HML3_FAICSR0_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U10_HML3_FAICSR0_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U10_HML3_FAICSR0_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U10_HML3_FAICSR0_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U10_HML3_FAICSR0_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U10_HML3_FAICSR0_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U10_HML3_FAICSR0_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U10_HML3_FAICSR0_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U10_HML3_FAICSR1_ADDR                            (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000233c)
#define HWIO_APCS_L3U10_HML3_FAICSR1_OFFS                            (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000233c)
#define HWIO_APCS_L3U10_HML3_FAICSR1_RMSK                              0xffffff
#define HWIO_APCS_L3U10_HML3_FAICSR1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICSR1_ADDR, HWIO_APCS_L3U10_HML3_FAICSR1_RMSK)
#define HWIO_APCS_L3U10_HML3_FAICSR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FAICSR1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_FAICSR1_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U10_HML3_FAICSR1_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U10_HML3_FAICSR1_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U10_HML3_FAICSR1_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U10_HML3_FAICSR1_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U10_HML3_FAICSR1_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U10_HML3_FAICSR1_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U10_HML3_FAICSR1_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U10_HML3_FAICSR1_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U10_HML3_FAICSR1_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U10_HML3_FAICSR1_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U10_HML3_FAICSR1_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U10_HML3_FAICSR1_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U10_HML3_FAICSR1_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U10_HML3_FUSEDATH_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000302c)
#define HWIO_APCS_L3U10_HML3_FUSEDATH_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_APCS_L3U10_HML3_FUSEDATH_RMSK                           0xffffffff
#define HWIO_APCS_L3U10_HML3_FUSEDATH_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FUSEDATH_ADDR, HWIO_APCS_L3U10_HML3_FUSEDATH_RMSK)
#define HWIO_APCS_L3U10_HML3_FUSEDATH_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FUSEDATH_ADDR, m)
#define HWIO_APCS_L3U10_HML3_FUSEDATH_FUSES_HI_BMSK                  0xffffffff
#define HWIO_APCS_L3U10_HML3_FUSEDATH_FUSES_HI_SHFT                         0x0

#define HWIO_APCS_L3U10_HML3_FUSEDATL_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003028)
#define HWIO_APCS_L3U10_HML3_FUSEDATL_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003028)
#define HWIO_APCS_L3U10_HML3_FUSEDATL_RMSK                           0xffffffff
#define HWIO_APCS_L3U10_HML3_FUSEDATL_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FUSEDATL_ADDR, HWIO_APCS_L3U10_HML3_FUSEDATL_RMSK)
#define HWIO_APCS_L3U10_HML3_FUSEDATL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FUSEDATL_ADDR, m)
#define HWIO_APCS_L3U10_HML3_FUSEDATL_FUSES_LO_BMSK                  0xffffffff
#define HWIO_APCS_L3U10_HML3_FUSEDATL_FUSES_LO_SHFT                         0x0

#define HWIO_APCS_L3U10_HML3_FUSEIDX_ADDR                            (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003024)
#define HWIO_APCS_L3U10_HML3_FUSEIDX_OFFS                            (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003024)
#define HWIO_APCS_L3U10_HML3_FUSEIDX_RMSK                                  0x3f
#define HWIO_APCS_L3U10_HML3_FUSEIDX_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FUSEIDX_ADDR, HWIO_APCS_L3U10_HML3_FUSEIDX_RMSK)
#define HWIO_APCS_L3U10_HML3_FUSEIDX_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_FUSEIDX_ADDR, m)
#define HWIO_APCS_L3U10_HML3_FUSEIDX_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_FUSEIDX_ADDR,v)
#define HWIO_APCS_L3U10_HML3_FUSEIDX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_FUSEIDX_ADDR,m,v,HWIO_APCS_L3U10_HML3_FUSEIDX_IN)
#define HWIO_APCS_L3U10_HML3_FUSEIDX_FUSE_INDEX_BMSK                       0x3f
#define HWIO_APCS_L3U10_HML3_FUSEIDX_FUSE_INDEX_SHFT                        0x0

#define HWIO_APCS_L3U10_HML3_HCRA_ADDR                               (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00005010)
#define HWIO_APCS_L3U10_HML3_HCRA_OFFS                               (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00005010)
#define HWIO_APCS_L3U10_HML3_HCRA_RMSK                               0xffffefff
#define HWIO_APCS_L3U10_HML3_HCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_HCRA_ADDR, HWIO_APCS_L3U10_HML3_HCRA_RMSK)
#define HWIO_APCS_L3U10_HML3_HCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_HCRA_ADDR, m)
#define HWIO_APCS_L3U10_HML3_HCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_HCRA_ADDR,v)
#define HWIO_APCS_L3U10_HML3_HCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_HCRA_ADDR,m,v,HWIO_APCS_L3U10_HML3_HCRA_IN)
#define HWIO_APCS_L3U10_HML3_HCRA_SPARE_BMSK                         0xf0000000
#define HWIO_APCS_L3U10_HML3_HCRA_SPARE_SHFT                               0x1c
#define HWIO_APCS_L3U10_HML3_HCRA_IGNR_CLEAN_BMSK                     0x8000000
#define HWIO_APCS_L3U10_HML3_HCRA_IGNR_CLEAN_SHFT                          0x1b
#define HWIO_APCS_L3U10_HML3_HCRA_BLK_NBSDCINV_BMSK                   0x4000000
#define HWIO_APCS_L3U10_HML3_HCRA_BLK_NBSDCINV_SHFT                        0x1a
#define HWIO_APCS_L3U10_HML3_HCRA_EN_TUE_POISON_BMSK                  0x2000000
#define HWIO_APCS_L3U10_HML3_HCRA_EN_TUE_POISON_SHFT                       0x19
#define HWIO_APCS_L3U10_HML3_HCRA_F1NPWNS_BMSK                        0x1000000
#define HWIO_APCS_L3U10_HML3_HCRA_F1NPWNS_SHFT                             0x18
#define HWIO_APCS_L3U10_HML3_HCRA_XTNDBQLF_BMSK                        0xf00000
#define HWIO_APCS_L3U10_HML3_HCRA_XTNDBQLF_SHFT                            0x14
#define HWIO_APCS_L3U10_HML3_HCRA_SVFRPC_BMSK                           0xc0000
#define HWIO_APCS_L3U10_HML3_HCRA_SVFRPC_SHFT                              0x12
#define HWIO_APCS_L3U10_HML3_HCRA_DAS64D_BMSK                           0x20000
#define HWIO_APCS_L3U10_HML3_HCRA_DAS64D_SHFT                              0x11
#define HWIO_APCS_L3U10_HML3_HCRA_FLFSRON_BMSK                          0x10000
#define HWIO_APCS_L3U10_HML3_HCRA_FLFSRON_SHFT                             0x10
#define HWIO_APCS_L3U10_HML3_HCRA_DBRABORT_BMSK                          0x8000
#define HWIO_APCS_L3U10_HML3_HCRA_DBRABORT_SHFT                             0xf
#define HWIO_APCS_L3U10_HML3_HCRA_FRDBOQD_BMSK                           0x4000
#define HWIO_APCS_L3U10_HML3_HCRA_FRDBOQD_SHFT                              0xe
#define HWIO_APCS_L3U10_HML3_HCRA_ASDAPC_BMSK                            0x2000
#define HWIO_APCS_L3U10_HML3_HCRA_ASDAPC_SHFT                               0xd
#define HWIO_APCS_L3U10_HML3_HCRA_MAX_BOQ_BUSY_BMSK                       0xf00
#define HWIO_APCS_L3U10_HML3_HCRA_MAX_BOQ_BUSY_SHFT                         0x8
#define HWIO_APCS_L3U10_HML3_HCRA_FORCE_CGC_HAZ_BMSK                       0x80
#define HWIO_APCS_L3U10_HML3_HCRA_FORCE_CGC_HAZ_SHFT                        0x7
#define HWIO_APCS_L3U10_HML3_HCRA_ADDRESS_HASH_BMSK                        0x40
#define HWIO_APCS_L3U10_HML3_HCRA_ADDRESS_HASH_SHFT                         0x6
#define HWIO_APCS_L3U10_HML3_HCRA_READ_MISS_BYP_BMSK                       0x20
#define HWIO_APCS_L3U10_HML3_HCRA_READ_MISS_BYP_SHFT                        0x5
#define HWIO_APCS_L3U10_HML3_HCRA_DATA_RET_PATH_BMSK                       0x10
#define HWIO_APCS_L3U10_HML3_HCRA_DATA_RET_PATH_SHFT                        0x4
#define HWIO_APCS_L3U10_HML3_HCRA_OUT_BNG_DIS_BMSK                          0x8
#define HWIO_APCS_L3U10_HML3_HCRA_OUT_BNG_DIS_SHFT                          0x3
#define HWIO_APCS_L3U10_HML3_HCRA_CPQDAT_DIS_BMSK                           0x4
#define HWIO_APCS_L3U10_HML3_HCRA_CPQDAT_DIS_SHFT                           0x2
#define HWIO_APCS_L3U10_HML3_HCRA_BBDRD_BMSK                                0x2
#define HWIO_APCS_L3U10_HML3_HCRA_BBDRD_SHFT                                0x1
#define HWIO_APCS_L3U10_HML3_HCRA_BBBRD_BMSK                                0x1
#define HWIO_APCS_L3U10_HML3_HCRA_BBBRD_SHFT                                0x0

#define HWIO_APCS_L3U10_HML3_HPDIV_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00005014)
#define HWIO_APCS_L3U10_HML3_HPDIV_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00005014)
#define HWIO_APCS_L3U10_HML3_HPDIV_RMSK                                 0xf000f
#define HWIO_APCS_L3U10_HML3_HPDIV_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_HPDIV_ADDR, HWIO_APCS_L3U10_HML3_HPDIV_RMSK)
#define HWIO_APCS_L3U10_HML3_HPDIV_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_HPDIV_ADDR, m)
#define HWIO_APCS_L3U10_HML3_HPDIV_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_HPDIV_ADDR,v)
#define HWIO_APCS_L3U10_HML3_HPDIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_HPDIV_ADDR,m,v,HWIO_APCS_L3U10_HML3_HPDIV_IN)
#define HWIO_APCS_L3U10_HML3_HPDIV_HPDCDP_BMSK                          0xf0000
#define HWIO_APCS_L3U10_HML3_HPDIV_HPDCDP_SHFT                             0x10
#define HWIO_APCS_L3U10_HML3_HPDIV_HPDCAP_BMSK                              0xf
#define HWIO_APCS_L3U10_HML3_HPDIV_HPDCAP_SHFT                              0x0

#define HWIO_APCS_L3U10_HML3_HSHMCTL_ADDR                            (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000705c)
#define HWIO_APCS_L3U10_HML3_HSHMCTL_OFFS                            (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000705c)
#define HWIO_APCS_L3U10_HML3_HSHMCTL_RMSK                              0x3fffff
#define HWIO_APCS_L3U10_HML3_HSHMCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_HSHMCTL_ADDR, HWIO_APCS_L3U10_HML3_HSHMCTL_RMSK)
#define HWIO_APCS_L3U10_HML3_HSHMCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_HSHMCTL_ADDR, m)
#define HWIO_APCS_L3U10_HML3_HSHMCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_HSHMCTL_ADDR,v)
#define HWIO_APCS_L3U10_HML3_HSHMCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_HSHMCTL_ADDR,m,v,HWIO_APCS_L3U10_HML3_HSHMCTL_IN)
#define HWIO_APCS_L3U10_HML3_HSHMCTL_HMASK_BMSK                        0x3fffff
#define HWIO_APCS_L3U10_HML3_HSHMCTL_HMASK_SHFT                             0x0

#define HWIO_APCS_L3U10_HML3_INJERR0_ADDR                            (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00009210)
#define HWIO_APCS_L3U10_HML3_INJERR0_OFFS                            (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00009210)
#define HWIO_APCS_L3U10_HML3_INJERR0_RMSK                                  0x1f
#define HWIO_APCS_L3U10_HML3_INJERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_INJERR0_ADDR, HWIO_APCS_L3U10_HML3_INJERR0_RMSK)
#define HWIO_APCS_L3U10_HML3_INJERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_INJERR0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_INJERR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_INJERR0_ADDR,v)
#define HWIO_APCS_L3U10_HML3_INJERR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_INJERR0_ADDR,m,v,HWIO_APCS_L3U10_HML3_INJERR0_IN)
#define HWIO_APCS_L3U10_HML3_INJERR0_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U10_HML3_INJERR0_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U10_HML3_INJERR0_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U10_HML3_INJERR0_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U10_HML3_INJERR0_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U10_HML3_INJERR0_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U10_HML3_INJERR0_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U10_HML3_INJERR0_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U10_HML3_INJERR0_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U10_HML3_INJERR0_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U10_HML3_INJERR1_ADDR                            (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00009310)
#define HWIO_APCS_L3U10_HML3_INJERR1_OFFS                            (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00009310)
#define HWIO_APCS_L3U10_HML3_INJERR1_RMSK                                  0x1f
#define HWIO_APCS_L3U10_HML3_INJERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_INJERR1_ADDR, HWIO_APCS_L3U10_HML3_INJERR1_RMSK)
#define HWIO_APCS_L3U10_HML3_INJERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_INJERR1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_INJERR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_INJERR1_ADDR,v)
#define HWIO_APCS_L3U10_HML3_INJERR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_INJERR1_ADDR,m,v,HWIO_APCS_L3U10_HML3_INJERR1_IN)
#define HWIO_APCS_L3U10_HML3_INJERR1_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U10_HML3_INJERR1_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U10_HML3_INJERR1_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U10_HML3_INJERR1_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U10_HML3_INJERR1_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U10_HML3_INJERR1_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U10_HML3_INJERR1_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U10_HML3_INJERR1_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U10_HML3_INJERR1_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U10_HML3_INJERR1_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U10_HML3_LLBCR_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00007038)
#define HWIO_APCS_L3U10_HML3_LLBCR_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00007038)
#define HWIO_APCS_L3U10_HML3_LLBCR_RMSK                              0xff00001f
#define HWIO_APCS_L3U10_HML3_LLBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_LLBCR_ADDR, HWIO_APCS_L3U10_HML3_LLBCR_RMSK)
#define HWIO_APCS_L3U10_HML3_LLBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_LLBCR_ADDR, m)
#define HWIO_APCS_L3U10_HML3_LLBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_LLBCR_ADDR,v)
#define HWIO_APCS_L3U10_HML3_LLBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_LLBCR_ADDR,m,v,HWIO_APCS_L3U10_HML3_LLBCR_IN)
#define HWIO_APCS_L3U10_HML3_LLBCR_BRKR_LVL_SPACING_BMSK             0xff000000
#define HWIO_APCS_L3U10_HML3_LLBCR_BRKR_LVL_SPACING_SHFT                   0x18
#define HWIO_APCS_L3U10_HML3_LLBCR_LIVELOCK_TTAG_BMSK                      0x18
#define HWIO_APCS_L3U10_HML3_LLBCR_LIVELOCK_TTAG_SHFT                       0x3
#define HWIO_APCS_L3U10_HML3_LLBCR_LIVELOCK_BREAK_BMSK                      0x4
#define HWIO_APCS_L3U10_HML3_LLBCR_LIVELOCK_BREAK_SHFT                      0x2
#define HWIO_APCS_L3U10_HML3_LLBCR_LIVELOCK_QUERY_D_BMSK                    0x2
#define HWIO_APCS_L3U10_HML3_LLBCR_LIVELOCK_QUERY_D_SHFT                    0x1
#define HWIO_APCS_L3U10_HML3_LLBCR_LIVELOCK_QUERY_A_BMSK                    0x1
#define HWIO_APCS_L3U10_HML3_LLBCR_LIVELOCK_QUERY_A_SHFT                    0x0

#define HWIO_APCS_L3U10_HML3_LLBQF_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000703c)
#define HWIO_APCS_L3U10_HML3_LLBQF_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000703c)
#define HWIO_APCS_L3U10_HML3_LLBQF_RMSK                              0xffffffff
#define HWIO_APCS_L3U10_HML3_LLBQF_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_LLBQF_ADDR, HWIO_APCS_L3U10_HML3_LLBQF_RMSK)
#define HWIO_APCS_L3U10_HML3_LLBQF_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_LLBQF_ADDR, m)
#define HWIO_APCS_L3U10_HML3_LLBQF_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_LLBQF_ADDR,v)
#define HWIO_APCS_L3U10_HML3_LLBQF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_LLBQF_ADDR,m,v,HWIO_APCS_L3U10_HML3_LLBQF_IN)
#define HWIO_APCS_L3U10_HML3_LLBQF_LLQ_DATA_DLY_BMSK                 0xffff0000
#define HWIO_APCS_L3U10_HML3_LLBQF_LLQ_DATA_DLY_SHFT                       0x10
#define HWIO_APCS_L3U10_HML3_LLBQF_LLQ_ADDR_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U10_HML3_LLBQF_LLQ_ADDR_DLY_SHFT                        0x0

#define HWIO_APCS_L3U10_HML3_POSCRA_ADDR                             (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00005020)
#define HWIO_APCS_L3U10_HML3_POSCRA_OFFS                             (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00005020)
#define HWIO_APCS_L3U10_HML3_POSCRA_RMSK                             0x3fffef9f
#define HWIO_APCS_L3U10_HML3_POSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_POSCRA_ADDR, HWIO_APCS_L3U10_HML3_POSCRA_RMSK)
#define HWIO_APCS_L3U10_HML3_POSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_POSCRA_ADDR, m)
#define HWIO_APCS_L3U10_HML3_POSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_POSCRA_ADDR,v)
#define HWIO_APCS_L3U10_HML3_POSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_POSCRA_ADDR,m,v,HWIO_APCS_L3U10_HML3_POSCRA_IN)
#define HWIO_APCS_L3U10_HML3_POSCRA_EN_RND_POSB_BMSK                 0x20000000
#define HWIO_APCS_L3U10_HML3_POSCRA_EN_RND_POSB_SHFT                       0x1d
#define HWIO_APCS_L3U10_HML3_POSCRA_WSRWSFD_BMSK                     0x10000000
#define HWIO_APCS_L3U10_HML3_POSCRA_WSRWSFD_SHFT                           0x1c
#define HWIO_APCS_L3U10_HML3_POSCRA_IGNORE_SNP_FILTER_BMSK            0x8000000
#define HWIO_APCS_L3U10_HML3_POSCRA_IGNORE_SNP_FILTER_SHFT                 0x1b
#define HWIO_APCS_L3U10_HML3_POSCRA_FORCE_SNP_BCAST_BMSK              0x4000000
#define HWIO_APCS_L3U10_HML3_POSCRA_FORCE_SNP_BCAST_SHFT                   0x1a
#define HWIO_APCS_L3U10_HML3_POSCRA_FORCE_BAR_RTY_BMSK                0x2000000
#define HWIO_APCS_L3U10_HML3_POSCRA_FORCE_BAR_RTY_SHFT                     0x19
#define HWIO_APCS_L3U10_HML3_POSCRA_FORCE_RSLT_BCAST_BMSK             0x1000000
#define HWIO_APCS_L3U10_HML3_POSCRA_FORCE_RSLT_BCAST_SHFT                  0x18
#define HWIO_APCS_L3U10_HML3_POSCRA_LCL_RTY_CONDITION_BMSK             0x800000
#define HWIO_APCS_L3U10_HML3_POSCRA_LCL_RTY_CONDITION_SHFT                 0x17
#define HWIO_APCS_L3U10_HML3_POSCRA_NADMBFDSB_BMSK                     0x400000
#define HWIO_APCS_L3U10_HML3_POSCRA_NADMBFDSB_SHFT                         0x16
#define HWIO_APCS_L3U10_HML3_POSCRA_FNSULGC_BMSK                       0x200000
#define HWIO_APCS_L3U10_HML3_POSCRA_FNSULGC_SHFT                           0x15
#define HWIO_APCS_L3U10_HML3_POSCRA_CNV_RTY_GLBL_CNT_BMSK              0x1f0000
#define HWIO_APCS_L3U10_HML3_POSCRA_CNV_RTY_GLBL_CNT_SHFT                  0x10
#define HWIO_APCS_L3U10_HML3_POSCRA_FORCE_LCL_RTY_GLBL_BMSK              0x8000
#define HWIO_APCS_L3U10_HML3_POSCRA_FORCE_LCL_RTY_GLBL_SHFT                 0xf
#define HWIO_APCS_L3U10_HML3_POSCRA_POS_MODE_BMSK                        0x6000
#define HWIO_APCS_L3U10_HML3_POSCRA_POS_MODE_SHFT                           0xd
#define HWIO_APCS_L3U10_HML3_POSCRA_POSQ_OLDEST_MODE_BMSK                 0x800
#define HWIO_APCS_L3U10_HML3_POSCRA_POSQ_OLDEST_MODE_SHFT                   0xb
#define HWIO_APCS_L3U10_HML3_POSCRA_RCQ_OLDEST_MODE_BMSK                  0x400
#define HWIO_APCS_L3U10_HML3_POSCRA_RCQ_OLDEST_MODE_SHFT                    0xa
#define HWIO_APCS_L3U10_HML3_POSCRA_BYP_POSQ_DIS_BMSK                     0x200
#define HWIO_APCS_L3U10_HML3_POSCRA_BYP_POSQ_DIS_SHFT                       0x9
#define HWIO_APCS_L3U10_HML3_POSCRA_BYP_SNPQ_DIS_BMSK                     0x100
#define HWIO_APCS_L3U10_HML3_POSCRA_BYP_SNPQ_DIS_SHFT                       0x8
#define HWIO_APCS_L3U10_HML3_POSCRA_BYP_RCQ_DIS_BMSK                       0x80
#define HWIO_APCS_L3U10_HML3_POSCRA_BYP_RCQ_DIS_SHFT                        0x7
#define HWIO_APCS_L3U10_HML3_POSCRA_MAX_SNOOP_CNT_BMSK                     0x1f
#define HWIO_APCS_L3U10_HML3_POSCRA_MAX_SNOOP_CNT_SHFT                      0x0

#define HWIO_APCS_L3U10_HML3_POSCRB_ADDR                             (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00005024)
#define HWIO_APCS_L3U10_HML3_POSCRB_OFFS                             (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00005024)
#define HWIO_APCS_L3U10_HML3_POSCRB_RMSK                             0xffffffff
#define HWIO_APCS_L3U10_HML3_POSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_POSCRB_ADDR, HWIO_APCS_L3U10_HML3_POSCRB_RMSK)
#define HWIO_APCS_L3U10_HML3_POSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_POSCRB_ADDR, m)
#define HWIO_APCS_L3U10_HML3_POSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_POSCRB_ADDR,v)
#define HWIO_APCS_L3U10_HML3_POSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_POSCRB_ADDR,m,v,HWIO_APCS_L3U10_HML3_POSCRB_IN)
#define HWIO_APCS_L3U10_HML3_POSCRB_PSCBL_BMSK                       0xf0000000
#define HWIO_APCS_L3U10_HML3_POSCRB_PSCBL_SHFT                             0x1c
#define HWIO_APCS_L3U10_HML3_POSCRB_PSCSDLYCR_BMSK                    0xe000000
#define HWIO_APCS_L3U10_HML3_POSCRB_PSCSDLYCR_SHFT                         0x19
#define HWIO_APCS_L3U10_HML3_POSCRB_PSCLIME_BMSK                      0x1000000
#define HWIO_APCS_L3U10_HML3_POSCRB_PSCLIME_SHFT                           0x18
#define HWIO_APCS_L3U10_HML3_POSCRB_PSCSDLYCA_BMSK                     0xc00000
#define HWIO_APCS_L3U10_HML3_POSCRB_PSCSDLYCA_SHFT                         0x16
#define HWIO_APCS_L3U10_HML3_POSCRB_PSBBL_BMSK                         0x3c0000
#define HWIO_APCS_L3U10_HML3_POSCRB_PSBBL_SHFT                             0x12
#define HWIO_APCS_L3U10_HML3_POSCRB_PSBSDLYCR_BMSK                      0x38000
#define HWIO_APCS_L3U10_HML3_POSCRB_PSBSDLYCR_SHFT                          0xf
#define HWIO_APCS_L3U10_HML3_POSCRB_PSBSDLYCA_BMSK                       0x6000
#define HWIO_APCS_L3U10_HML3_POSCRB_PSBSDLYCA_SHFT                          0xd
#define HWIO_APCS_L3U10_HML3_POSCRB_PSABL_BMSK                           0x1e00
#define HWIO_APCS_L3U10_HML3_POSCRB_PSABL_SHFT                              0x9
#define HWIO_APCS_L3U10_HML3_POSCRB_PSASDLYCR_BMSK                        0x1c0
#define HWIO_APCS_L3U10_HML3_POSCRB_PSASDLYCR_SHFT                          0x6
#define HWIO_APCS_L3U10_HML3_POSCRB_PSASDLYCA_BMSK                         0x30
#define HWIO_APCS_L3U10_HML3_POSCRB_PSASDLYCA_SHFT                          0x4
#define HWIO_APCS_L3U10_HML3_POSCRB_PNSDC_BMSK                              0xf
#define HWIO_APCS_L3U10_HML3_POSCRB_PNSDC_SHFT                              0x0

#define HWIO_APCS_L3U10_HML3_POSCRC_ADDR                             (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00007008)
#define HWIO_APCS_L3U10_HML3_POSCRC_OFFS                             (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00007008)
#define HWIO_APCS_L3U10_HML3_POSCRC_RMSK                                   0xff
#define HWIO_APCS_L3U10_HML3_POSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_POSCRC_ADDR, HWIO_APCS_L3U10_HML3_POSCRC_RMSK)
#define HWIO_APCS_L3U10_HML3_POSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_POSCRC_ADDR, m)
#define HWIO_APCS_L3U10_HML3_POSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_POSCRC_ADDR,v)
#define HWIO_APCS_L3U10_HML3_POSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_POSCRC_ADDR,m,v,HWIO_APCS_L3U10_HML3_POSCRC_IN)
#define HWIO_APCS_L3U10_HML3_POSCRC_QB_IV1_EN_BMSK                         0x80
#define HWIO_APCS_L3U10_HML3_POSCRC_QB_IV1_EN_SHFT                          0x7
#define HWIO_APCS_L3U10_HML3_POSCRC_LLBC_IV1_EN_BMSK                       0x40
#define HWIO_APCS_L3U10_HML3_POSCRC_LLBC_IV1_EN_SHFT                        0x6
#define HWIO_APCS_L3U10_HML3_POSCRC_BAR_OP_IV1_EN_BMSK                     0x20
#define HWIO_APCS_L3U10_HML3_POSCRC_BAR_OP_IV1_EN_SHFT                      0x5
#define HWIO_APCS_L3U10_HML3_POSCRC_TLBI_OP_IV1_EN_BMSK                    0x10
#define HWIO_APCS_L3U10_HML3_POSCRC_TLBI_OP_IV1_EN_SHFT                     0x4
#define HWIO_APCS_L3U10_HML3_POSCRC_QB_IV0_EN_BMSK                          0x8
#define HWIO_APCS_L3U10_HML3_POSCRC_QB_IV0_EN_SHFT                          0x3
#define HWIO_APCS_L3U10_HML3_POSCRC_LLBC_IV0_EN_BMSK                        0x4
#define HWIO_APCS_L3U10_HML3_POSCRC_LLBC_IV0_EN_SHFT                        0x2
#define HWIO_APCS_L3U10_HML3_POSCRC_BAR_OP_IV0_EN_BMSK                      0x2
#define HWIO_APCS_L3U10_HML3_POSCRC_BAR_OP_IV0_EN_SHFT                      0x1
#define HWIO_APCS_L3U10_HML3_POSCRC_TLBI_OP_IV0_EN_BMSK                     0x1
#define HWIO_APCS_L3U10_HML3_POSCRC_TLBI_OP_IV0_EN_SHFT                     0x0

#define HWIO_APCS_L3U10_HML3_POSCRD_ADDR                             (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000502c)
#define HWIO_APCS_L3U10_HML3_POSCRD_OFFS                             (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_APCS_L3U10_HML3_POSCRD_RMSK                                  0x7ff
#define HWIO_APCS_L3U10_HML3_POSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_POSCRD_ADDR, HWIO_APCS_L3U10_HML3_POSCRD_RMSK)
#define HWIO_APCS_L3U10_HML3_POSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_POSCRD_ADDR, m)
#define HWIO_APCS_L3U10_HML3_POSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_POSCRD_ADDR,v)
#define HWIO_APCS_L3U10_HML3_POSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_POSCRD_ADDR,m,v,HWIO_APCS_L3U10_HML3_POSCRD_IN)
#define HWIO_APCS_L3U10_HML3_POSCRD_SPBRCM_BMSK                           0x700
#define HWIO_APCS_L3U10_HML3_POSCRD_SPBRCM_SHFT                             0x8
#define HWIO_APCS_L3U10_HML3_POSCRD_XRDAPRP_BMSK                           0xf0
#define HWIO_APCS_L3U10_HML3_POSCRD_XRDAPRP_SHFT                            0x4
#define HWIO_APCS_L3U10_HML3_POSCRD_SPBRAC_BMSK                             0xe
#define HWIO_APCS_L3U10_HML3_POSCRD_SPBRAC_SHFT                             0x1
#define HWIO_APCS_L3U10_HML3_POSCRD_SPBRAD_BMSK                             0x1
#define HWIO_APCS_L3U10_HML3_POSCRD_SPBRAD_SHFT                             0x0

#define HWIO_APCS_L3U10_HML3_PSCRA_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00007040)
#define HWIO_APCS_L3U10_HML3_PSCRA_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00007040)
#define HWIO_APCS_L3U10_HML3_PSCRA_RMSK                                    0xff
#define HWIO_APCS_L3U10_HML3_PSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_PSCRA_ADDR, HWIO_APCS_L3U10_HML3_PSCRA_RMSK)
#define HWIO_APCS_L3U10_HML3_PSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_PSCRA_ADDR, m)
#define HWIO_APCS_L3U10_HML3_PSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_PSCRA_ADDR,v)
#define HWIO_APCS_L3U10_HML3_PSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_PSCRA_ADDR,m,v,HWIO_APCS_L3U10_HML3_PSCRA_IN)
#define HWIO_APCS_L3U10_HML3_PSCRA_SPARE2_BMSK                             0x80
#define HWIO_APCS_L3U10_HML3_PSCRA_SPARE2_SHFT                              0x7
#define HWIO_APCS_L3U10_HML3_PSCRA_DBQRHS_BMSK                             0x40
#define HWIO_APCS_L3U10_HML3_PSCRA_DBQRHS_SHFT                              0x6
#define HWIO_APCS_L3U10_HML3_PSCRA_PL3SLPIIRP_BMSK                         0x20
#define HWIO_APCS_L3U10_HML3_PSCRA_PL3SLPIIRP_SHFT                          0x5
#define HWIO_APCS_L3U10_HML3_PSCRA_EL3SLPREQ_BMSK                          0x10
#define HWIO_APCS_L3U10_HML3_PSCRA_EL3SLPREQ_SHFT                           0x4
#define HWIO_APCS_L3U10_HML3_PSCRA_EL3DCCLKG1_BMSK                          0x8
#define HWIO_APCS_L3U10_HML3_PSCRA_EL3DCCLKG1_SHFT                          0x3
#define HWIO_APCS_L3U10_HML3_PSCRA_EDCGWLLE_BMSK                            0x4
#define HWIO_APCS_L3U10_HML3_PSCRA_EDCGWLLE_SHFT                            0x2
#define HWIO_APCS_L3U10_HML3_PSCRA_EL3DCCLKG0_BMSK                          0x2
#define HWIO_APCS_L3U10_HML3_PSCRA_EL3DCCLKG0_SHFT                          0x1
#define HWIO_APCS_L3U10_HML3_PSCRA_SPARE_BMSK                               0x1
#define HWIO_APCS_L3U10_HML3_PSCRA_SPARE_SHFT                               0x0

#define HWIO_APCS_L3U10_HML3_PSCRB_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00007044)
#define HWIO_APCS_L3U10_HML3_PSCRB_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00007044)
#define HWIO_APCS_L3U10_HML3_PSCRB_RMSK                              0xffffffff
#define HWIO_APCS_L3U10_HML3_PSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_PSCRB_ADDR, HWIO_APCS_L3U10_HML3_PSCRB_RMSK)
#define HWIO_APCS_L3U10_HML3_PSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_PSCRB_ADDR, m)
#define HWIO_APCS_L3U10_HML3_PSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_PSCRB_ADDR,v)
#define HWIO_APCS_L3U10_HML3_PSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_PSCRB_ADDR,m,v,HWIO_APCS_L3U10_HML3_PSCRB_IN)
#define HWIO_APCS_L3U10_HML3_PSCRB_L3_SLPREQ_CNT_BMSK                0xffff0000
#define HWIO_APCS_L3U10_HML3_PSCRB_L3_SLPREQ_CNT_SHFT                      0x10
#define HWIO_APCS_L3U10_HML3_PSCRB_L3_CLKOFF_CNT_BMSK                    0xffff
#define HWIO_APCS_L3U10_HML3_PSCRB_L3_CLKOFF_CNT_SHFT                       0x0

#define HWIO_APCS_L3U10_HML3_PSCRC_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00005038)
#define HWIO_APCS_L3U10_HML3_PSCRC_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00005038)
#define HWIO_APCS_L3U10_HML3_PSCRC_RMSK                              0xffffffff
#define HWIO_APCS_L3U10_HML3_PSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_PSCRC_ADDR, HWIO_APCS_L3U10_HML3_PSCRC_RMSK)
#define HWIO_APCS_L3U10_HML3_PSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_PSCRC_ADDR, m)
#define HWIO_APCS_L3U10_HML3_PSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_PSCRC_ADDR,v)
#define HWIO_APCS_L3U10_HML3_PSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_PSCRC_ADDR,m,v,HWIO_APCS_L3U10_HML3_PSCRC_IN)
#define HWIO_APCS_L3U10_HML3_PSCRC_SPARE_BMSK                        0xfffc0000
#define HWIO_APCS_L3U10_HML3_PSCRC_SPARE_SHFT                              0x12
#define HWIO_APCS_L3U10_HML3_PSCRC_CLKONDCNT_BMSK                       0x3f000
#define HWIO_APCS_L3U10_HML3_PSCRC_CLKONDCNT_SHFT                           0xc
#define HWIO_APCS_L3U10_HML3_PSCRC_SPARE2_BMSK                            0xc00
#define HWIO_APCS_L3U10_HML3_PSCRC_SPARE2_SHFT                              0xa
#define HWIO_APCS_L3U10_HML3_PSCRC_L3WFDCGDCNT_BMSK                       0x3ff
#define HWIO_APCS_L3U10_HML3_PSCRC_L3WFDCGDCNT_SHFT                         0x0

#define HWIO_APCS_L3U10_HML3_PSCRD_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000503c)
#define HWIO_APCS_L3U10_HML3_PSCRD_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_APCS_L3U10_HML3_PSCRD_RMSK                               0x1ff01ff
#define HWIO_APCS_L3U10_HML3_PSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_PSCRD_ADDR, HWIO_APCS_L3U10_HML3_PSCRD_RMSK)
#define HWIO_APCS_L3U10_HML3_PSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_PSCRD_ADDR, m)
#define HWIO_APCS_L3U10_HML3_PSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_PSCRD_ADDR,v)
#define HWIO_APCS_L3U10_HML3_PSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_PSCRD_ADDR,m,v,HWIO_APCS_L3U10_HML3_PSCRD_IN)
#define HWIO_APCS_L3U10_HML3_PSCRD_DATA_REQ_WINDOW_BMSK               0x1800000
#define HWIO_APCS_L3U10_HML3_PSCRD_DATA_REQ_WINDOW_SHFT                    0x17
#define HWIO_APCS_L3U10_HML3_PSCRD_DATA_REQ_LIMIT_BMSK                 0x700000
#define HWIO_APCS_L3U10_HML3_PSCRD_DATA_REQ_LIMIT_SHFT                     0x14
#define HWIO_APCS_L3U10_HML3_PSCRD_DATA_B2BDLY_BMSK                     0xf0000
#define HWIO_APCS_L3U10_HML3_PSCRD_DATA_B2BDLY_SHFT                        0x10
#define HWIO_APCS_L3U10_HML3_PSCRD_POS_REQ_WINDOW_BMSK                    0x180
#define HWIO_APCS_L3U10_HML3_PSCRD_POS_REQ_WINDOW_SHFT                      0x7
#define HWIO_APCS_L3U10_HML3_PSCRD_POS_REQ_LIMIT_BMSK                      0x70
#define HWIO_APCS_L3U10_HML3_PSCRD_POS_REQ_LIMIT_SHFT                       0x4
#define HWIO_APCS_L3U10_HML3_PSCRD_POS_REQ_B2BDLY_BMSK                      0xf
#define HWIO_APCS_L3U10_HML3_PSCRD_POS_REQ_B2BDLY_SHFT                      0x0

#define HWIO_APCS_L3U10_HML3_RSCTL_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000b008)
#define HWIO_APCS_L3U10_HML3_RSCTL_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000b008)
#define HWIO_APCS_L3U10_HML3_RSCTL_RMSK                              0x80000fff
#define HWIO_APCS_L3U10_HML3_RSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_RSCTL_ADDR, HWIO_APCS_L3U10_HML3_RSCTL_RMSK)
#define HWIO_APCS_L3U10_HML3_RSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_RSCTL_ADDR, m)
#define HWIO_APCS_L3U10_HML3_RSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_RSCTL_ADDR,v)
#define HWIO_APCS_L3U10_HML3_RSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_RSCTL_ADDR,m,v,HWIO_APCS_L3U10_HML3_RSCTL_IN)
#define HWIO_APCS_L3U10_HML3_RSCTL_APB_NSBIT_BMSK                    0x80000000
#define HWIO_APCS_L3U10_HML3_RSCTL_APB_NSBIT_SHFT                          0x1f
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG11_BMSK                        0x800
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG11_SHFT                          0xb
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG10_BMSK                        0x400
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG10_SHFT                          0xa
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG9_BMSK                         0x200
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG9_SHFT                           0x9
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG8_BMSK                         0x100
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG8_SHFT                           0x8
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG7_BMSK                          0x80
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG7_SHFT                           0x7
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG6_BMSK                          0x40
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG6_SHFT                           0x6
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG5_BMSK                          0x20
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG5_SHFT                           0x5
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG4_BMSK                          0x10
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG4_SHFT                           0x4
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG3_BMSK                           0x8
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG3_SHFT                           0x3
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG2_BMSK                           0x4
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG2_SHFT                           0x2
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG1_BMSK                           0x2
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG1_SHFT                           0x1
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG0_BMSK                           0x1
#define HWIO_APCS_L3U10_HML3_RSCTL_EN_NS_RG0_SHFT                           0x0

#define HWIO_APCS_L3U10_HML3_SFAEERR0_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003244)
#define HWIO_APCS_L3U10_HML3_SFAEERR0_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003244)
#define HWIO_APCS_L3U10_HML3_SFAEERR0_RMSK                             0xffffff
#define HWIO_APCS_L3U10_HML3_SFAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_SFAEERR0_ADDR, HWIO_APCS_L3U10_HML3_SFAEERR0_RMSK)
#define HWIO_APCS_L3U10_HML3_SFAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_SFAEERR0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_SFAEERR0_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U10_HML3_SFAEERR0_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U10_HML3_SFAEERR1_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003344)
#define HWIO_APCS_L3U10_HML3_SFAEERR1_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003344)
#define HWIO_APCS_L3U10_HML3_SFAEERR1_RMSK                             0xffffff
#define HWIO_APCS_L3U10_HML3_SFAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_SFAEERR1_ADDR, HWIO_APCS_L3U10_HML3_SFAEERR1_RMSK)
#define HWIO_APCS_L3U10_HML3_SFAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_SFAEERR1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_SFAEERR1_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U10_HML3_SFAEERR1_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U10_HML3_SFTCR_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00005050)
#define HWIO_APCS_L3U10_HML3_SFTCR_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00005050)
#define HWIO_APCS_L3U10_HML3_SFTCR_RMSK                                 0xffff3
#define HWIO_APCS_L3U10_HML3_SFTCR_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_SFTCR_ADDR, HWIO_APCS_L3U10_HML3_SFTCR_RMSK)
#define HWIO_APCS_L3U10_HML3_SFTCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_SFTCR_ADDR, m)
#define HWIO_APCS_L3U10_HML3_SFTCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_SFTCR_ADDR,v)
#define HWIO_APCS_L3U10_HML3_SFTCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_SFTCR_ADDR,m,v,HWIO_APCS_L3U10_HML3_SFTCR_IN)
#define HWIO_APCS_L3U10_HML3_SFTCR_DISSFTPF_BMSK                        0x80000
#define HWIO_APCS_L3U10_HML3_SFTCR_DISSFTPF_SHFT                           0x13
#define HWIO_APCS_L3U10_HML3_SFTCR_ISCOQRTY_BMSK                        0x40000
#define HWIO_APCS_L3U10_HML3_SFTCR_ISCOQRTY_SHFT                           0x12
#define HWIO_APCS_L3U10_HML3_SFTCR_L2SUSP_MODE_BMSK                     0x30000
#define HWIO_APCS_L3U10_HML3_SFTCR_L2SUSP_MODE_SHFT                        0x10
#define HWIO_APCS_L3U10_HML3_SFTCR_SPARE_BMSK                            0xc000
#define HWIO_APCS_L3U10_HML3_SFTCR_SPARE_SHFT                               0xe
#define HWIO_APCS_L3U10_HML3_SFTCR_ESMPH_BMSK                            0x2000
#define HWIO_APCS_L3U10_HML3_SFTCR_ESMPH_SHFT                               0xd
#define HWIO_APCS_L3U10_HML3_SFTCR_L3DATA_IF_NS_BMSK                     0x1000
#define HWIO_APCS_L3U10_HML3_SFTCR_L3DATA_IF_NS_SHFT                        0xc
#define HWIO_APCS_L3U10_HML3_SFTCR_INTRV_IF_VLD_BMSK                      0x800
#define HWIO_APCS_L3U10_HML3_SFTCR_INTRV_IF_VLD_SHFT                        0xb
#define HWIO_APCS_L3U10_HML3_SFTCR_DGRTYCQH_BMSK                          0x400
#define HWIO_APCS_L3U10_HML3_SFTCR_DGRTYCQH_SHFT                            0xa
#define HWIO_APCS_L3U10_HML3_SFTCR_EGRTYSSH_BMSK                          0x200
#define HWIO_APCS_L3U10_HML3_SFTCR_EGRTYSSH_SHFT                            0x9
#define HWIO_APCS_L3U10_HML3_SFTCR_DORUWNP_BMSK                           0x100
#define HWIO_APCS_L3U10_HML3_SFTCR_DORUWNP_SHFT                             0x8
#define HWIO_APCS_L3U10_HML3_SFTCR_SNP_TARGET_REQ_BMSK                     0x80
#define HWIO_APCS_L3U10_HML3_SFTCR_SNP_TARGET_REQ_SHFT                      0x7
#define HWIO_APCS_L3U10_HML3_SFTCR_SNP_TARGET_UP_BMSK                      0x40
#define HWIO_APCS_L3U10_HML3_SFTCR_SNP_TARGET_UP_SHFT                       0x6
#define HWIO_APCS_L3U10_HML3_SFTCR_SNP_TARGET_RD_BMSK                      0x20
#define HWIO_APCS_L3U10_HML3_SFTCR_SNP_TARGET_RD_SHFT                       0x5
#define HWIO_APCS_L3U10_HML3_SFTCR_SNP_TARGET_WR_BMSK                      0x10
#define HWIO_APCS_L3U10_HML3_SFTCR_SNP_TARGET_WR_SHFT                       0x4
#define HWIO_APCS_L3U10_HML3_SFTCR_SFT_MODE_BMSK                            0x3
#define HWIO_APCS_L3U10_HML3_SFTCR_SFT_MODE_SHFT                            0x0

#define HWIO_APCS_L3U10_HML3_SFTPGC0_ADDR                            (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00005254)
#define HWIO_APCS_L3U10_HML3_SFTPGC0_OFFS                            (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00005254)
#define HWIO_APCS_L3U10_HML3_SFTPGC0_RMSK                                 0x707
#define HWIO_APCS_L3U10_HML3_SFTPGC0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_SFTPGC0_ADDR, HWIO_APCS_L3U10_HML3_SFTPGC0_RMSK)
#define HWIO_APCS_L3U10_HML3_SFTPGC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_SFTPGC0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_SFTPGC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_SFTPGC0_ADDR,v)
#define HWIO_APCS_L3U10_HML3_SFTPGC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_SFTPGC0_ADDR,m,v,HWIO_APCS_L3U10_HML3_SFTPGC0_IN)
#define HWIO_APCS_L3U10_HML3_SFTPGC0_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U10_HML3_SFTPGC0_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U10_HML3_SFTPGC0_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U10_HML3_SFTPGC0_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U10_HML3_SFTPGC0_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U10_HML3_SFTPGC0_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U10_HML3_SFTPGC1_ADDR                            (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00005354)
#define HWIO_APCS_L3U10_HML3_SFTPGC1_OFFS                            (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00005354)
#define HWIO_APCS_L3U10_HML3_SFTPGC1_RMSK                                 0x707
#define HWIO_APCS_L3U10_HML3_SFTPGC1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_SFTPGC1_ADDR, HWIO_APCS_L3U10_HML3_SFTPGC1_RMSK)
#define HWIO_APCS_L3U10_HML3_SFTPGC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_SFTPGC1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_SFTPGC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_SFTPGC1_ADDR,v)
#define HWIO_APCS_L3U10_HML3_SFTPGC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_SFTPGC1_ADDR,m,v,HWIO_APCS_L3U10_HML3_SFTPGC1_IN)
#define HWIO_APCS_L3U10_HML3_SFTPGC1_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U10_HML3_SFTPGC1_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U10_HML3_SFTPGC1_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U10_HML3_SFTPGC1_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U10_HML3_SFTPGC1_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U10_HML3_SFTPGC1_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U10_HML3_TAEERR0_ADDR                            (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003240)
#define HWIO_APCS_L3U10_HML3_TAEERR0_OFFS                            (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003240)
#define HWIO_APCS_L3U10_HML3_TAEERR0_RMSK                            0xc00003ff
#define HWIO_APCS_L3U10_HML3_TAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_TAEERR0_ADDR, HWIO_APCS_L3U10_HML3_TAEERR0_RMSK)
#define HWIO_APCS_L3U10_HML3_TAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_TAEERR0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_TAEERR0_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U10_HML3_TAEERR0_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U10_HML3_TAEERR0_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U10_HML3_TAEERR0_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U10_HML3_TAEERR1_ADDR                            (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00003340)
#define HWIO_APCS_L3U10_HML3_TAEERR1_OFFS                            (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00003340)
#define HWIO_APCS_L3U10_HML3_TAEERR1_RMSK                            0xc00003ff
#define HWIO_APCS_L3U10_HML3_TAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_TAEERR1_ADDR, HWIO_APCS_L3U10_HML3_TAEERR1_RMSK)
#define HWIO_APCS_L3U10_HML3_TAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_TAEERR1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_TAEERR1_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U10_HML3_TAEERR1_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U10_HML3_TAEERR1_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U10_HML3_TAEERR1_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U10_HML3_WDCR0_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00006208)
#define HWIO_APCS_L3U10_HML3_WDCR0_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00006208)
#define HWIO_APCS_L3U10_HML3_WDCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U10_HML3_WDCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_WDCR0_ADDR, HWIO_APCS_L3U10_HML3_WDCR0_RMSK)
#define HWIO_APCS_L3U10_HML3_WDCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_WDCR0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_WDCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_WDCR0_ADDR,v)
#define HWIO_APCS_L3U10_HML3_WDCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_WDCR0_ADDR,m,v,HWIO_APCS_L3U10_HML3_WDCR0_IN)
#define HWIO_APCS_L3U10_HML3_WDCR0_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U10_HML3_WDCR0_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U10_HML3_WDCR1_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00006308)
#define HWIO_APCS_L3U10_HML3_WDCR1_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00006308)
#define HWIO_APCS_L3U10_HML3_WDCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U10_HML3_WDCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_WDCR1_ADDR, HWIO_APCS_L3U10_HML3_WDCR1_RMSK)
#define HWIO_APCS_L3U10_HML3_WDCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_WDCR1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_WDCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_WDCR1_ADDR,v)
#define HWIO_APCS_L3U10_HML3_WDCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_WDCR1_ADDR,m,v,HWIO_APCS_L3U10_HML3_WDCR1_IN)
#define HWIO_APCS_L3U10_HML3_WDCR1_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U10_HML3_WDCR1_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U10_HML3_WMCR0_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000620c)
#define HWIO_APCS_L3U10_HML3_WMCR0_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000620c)
#define HWIO_APCS_L3U10_HML3_WMCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U10_HML3_WMCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_WMCR0_ADDR, HWIO_APCS_L3U10_HML3_WMCR0_RMSK)
#define HWIO_APCS_L3U10_HML3_WMCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_WMCR0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_WMCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_WMCR0_ADDR,v)
#define HWIO_APCS_L3U10_HML3_WMCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_WMCR0_ADDR,m,v,HWIO_APCS_L3U10_HML3_WMCR0_IN)
#define HWIO_APCS_L3U10_HML3_WMCR0_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U10_HML3_WMCR0_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U10_HML3_WMCR1_ADDR                              (APCS_L3U10_HML3_CFG_REG_BASE      + 0x0000630c)
#define HWIO_APCS_L3U10_HML3_WMCR1_OFFS                              (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x0000630c)
#define HWIO_APCS_L3U10_HML3_WMCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U10_HML3_WMCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_WMCR1_ADDR, HWIO_APCS_L3U10_HML3_WMCR1_RMSK)
#define HWIO_APCS_L3U10_HML3_WMCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_WMCR1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_WMCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_WMCR1_ADDR,v)
#define HWIO_APCS_L3U10_HML3_WMCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_WMCR1_ADDR,m,v,HWIO_APCS_L3U10_HML3_WMCR1_IN)
#define HWIO_APCS_L3U10_HML3_WMCR1_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U10_HML3_WMCR1_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U10_HML3_TCMAACA0_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00002200)
#define HWIO_APCS_L3U10_HML3_TCMAACA0_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00002200)
#define HWIO_APCS_L3U10_HML3_TCMAACA0_RMSK                           0xff000000
#define HWIO_APCS_L3U10_HML3_TCMAACA0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_TCMAACA0_ADDR, HWIO_APCS_L3U10_HML3_TCMAACA0_RMSK)
#define HWIO_APCS_L3U10_HML3_TCMAACA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_TCMAACA0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_TCMAACA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_TCMAACA0_ADDR,v)
#define HWIO_APCS_L3U10_HML3_TCMAACA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_TCMAACA0_ADDR,m,v,HWIO_APCS_L3U10_HML3_TCMAACA0_IN)
#define HWIO_APCS_L3U10_HML3_TCMAACA0_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U10_HML3_TCMAACA0_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U10_HML3_TCMAACA0_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U10_HML3_TCMAACA0_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U10_HML3_TCMAACB0_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00002204)
#define HWIO_APCS_L3U10_HML3_TCMAACB0_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00002204)
#define HWIO_APCS_L3U10_HML3_TCMAACB0_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U10_HML3_TCMAACB0_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_TCMAACB0_ADDR, HWIO_APCS_L3U10_HML3_TCMAACB0_RMSK)
#define HWIO_APCS_L3U10_HML3_TCMAACB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_TCMAACB0_ADDR, m)
#define HWIO_APCS_L3U10_HML3_TCMAACB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_TCMAACB0_ADDR,v)
#define HWIO_APCS_L3U10_HML3_TCMAACB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_TCMAACB0_ADDR,m,v,HWIO_APCS_L3U10_HML3_TCMAACB0_IN)
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U10_HML3_TCMAACB0_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U10_HML3_TCMAACA1_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00002300)
#define HWIO_APCS_L3U10_HML3_TCMAACA1_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00002300)
#define HWIO_APCS_L3U10_HML3_TCMAACA1_RMSK                           0xff000000
#define HWIO_APCS_L3U10_HML3_TCMAACA1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_TCMAACA1_ADDR, HWIO_APCS_L3U10_HML3_TCMAACA1_RMSK)
#define HWIO_APCS_L3U10_HML3_TCMAACA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_TCMAACA1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_TCMAACA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_TCMAACA1_ADDR,v)
#define HWIO_APCS_L3U10_HML3_TCMAACA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_TCMAACA1_ADDR,m,v,HWIO_APCS_L3U10_HML3_TCMAACA1_IN)
#define HWIO_APCS_L3U10_HML3_TCMAACA1_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U10_HML3_TCMAACA1_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U10_HML3_TCMAACA1_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U10_HML3_TCMAACA1_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U10_HML3_TCMAACB1_ADDR                           (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00002304)
#define HWIO_APCS_L3U10_HML3_TCMAACB1_OFFS                           (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00002304)
#define HWIO_APCS_L3U10_HML3_TCMAACB1_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U10_HML3_TCMAACB1_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_TCMAACB1_ADDR, HWIO_APCS_L3U10_HML3_TCMAACB1_RMSK)
#define HWIO_APCS_L3U10_HML3_TCMAACB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_TCMAACB1_ADDR, m)
#define HWIO_APCS_L3U10_HML3_TCMAACB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_TCMAACB1_ADDR,v)
#define HWIO_APCS_L3U10_HML3_TCMAACB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_TCMAACB1_ADDR,m,v,HWIO_APCS_L3U10_HML3_TCMAACB1_IN)
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U10_HML3_TCMAACB1_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U10_HML3_QBCR_ADDR                               (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00007070)
#define HWIO_APCS_L3U10_HML3_QBCR_OFFS                               (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00007070)
#define HWIO_APCS_L3U10_HML3_QBCR_RMSK                               0xc003ffff
#define HWIO_APCS_L3U10_HML3_QBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_QBCR_ADDR, HWIO_APCS_L3U10_HML3_QBCR_RMSK)
#define HWIO_APCS_L3U10_HML3_QBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_QBCR_ADDR, m)
#define HWIO_APCS_L3U10_HML3_QBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_QBCR_ADDR,v)
#define HWIO_APCS_L3U10_HML3_QBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_QBCR_ADDR,m,v,HWIO_APCS_L3U10_HML3_QBCR_IN)
#define HWIO_APCS_L3U10_HML3_QBCR_QB_TTAG_BMSK                       0xc0000000
#define HWIO_APCS_L3U10_HML3_QBCR_QB_TTAG_SHFT                             0x1e
#define HWIO_APCS_L3U10_HML3_QBCR_BOQ_QB_THRES_BMSK                     0x30000
#define HWIO_APCS_L3U10_HML3_QBCR_BOQ_QB_THRES_SHFT                        0x10
#define HWIO_APCS_L3U10_HML3_QBCR_QOSBEACON_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U10_HML3_QBCR_QOSBEACON_DLY_SHFT                        0x0

#define HWIO_APCS_L3U10_HML3_QCCMCR_ADDR                             (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00004050)
#define HWIO_APCS_L3U10_HML3_QCCMCR_OFFS                             (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00004050)
#define HWIO_APCS_L3U10_HML3_QCCMCR_RMSK                                    0x3
#define HWIO_APCS_L3U10_HML3_QCCMCR_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_QCCMCR_ADDR, HWIO_APCS_L3U10_HML3_QCCMCR_RMSK)
#define HWIO_APCS_L3U10_HML3_QCCMCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_QCCMCR_ADDR, m)
#define HWIO_APCS_L3U10_HML3_QCCMCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_QCCMCR_ADDR,v)
#define HWIO_APCS_L3U10_HML3_QCCMCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_QCCMCR_ADDR,m,v,HWIO_APCS_L3U10_HML3_QCCMCR_IN)
#define HWIO_APCS_L3U10_HML3_QCCMCR_CCMC_SS_BMSK                            0x2
#define HWIO_APCS_L3U10_HML3_QCCMCR_CCMC_SS_SHFT                            0x1
#define HWIO_APCS_L3U10_HML3_QCCMCR_DSBL_CCMC_BMSK                          0x1
#define HWIO_APCS_L3U10_HML3_QCCMCR_DSBL_CCMC_SHFT                          0x0

#define HWIO_APCS_L3U10_HML3_QCCECR_ADDR                             (APCS_L3U10_HML3_CFG_REG_BASE      + 0x00004060)
#define HWIO_APCS_L3U10_HML3_QCCECR_OFFS                             (APCS_L3U10_HML3_CFG_REG_BASE_OFFS + 0x00004060)
#define HWIO_APCS_L3U10_HML3_QCCECR_RMSK                                    0x3
#define HWIO_APCS_L3U10_HML3_QCCECR_IN          \
        in_dword_masked(HWIO_APCS_L3U10_HML3_QCCECR_ADDR, HWIO_APCS_L3U10_HML3_QCCECR_RMSK)
#define HWIO_APCS_L3U10_HML3_QCCECR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U10_HML3_QCCECR_ADDR, m)
#define HWIO_APCS_L3U10_HML3_QCCECR_OUT(v)      \
        out_dword(HWIO_APCS_L3U10_HML3_QCCECR_ADDR,v)
#define HWIO_APCS_L3U10_HML3_QCCECR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U10_HML3_QCCECR_ADDR,m,v,HWIO_APCS_L3U10_HML3_QCCECR_IN)
#define HWIO_APCS_L3U10_HML3_QCCECR_UNIFIED_CCEW_BMSK                       0x2
#define HWIO_APCS_L3U10_HML3_QCCECR_UNIFIED_CCEW_SHFT                       0x1
#define HWIO_APCS_L3U10_HML3_QCCECR_DSBL_CCE_BMSK                           0x1
#define HWIO_APCS_L3U10_HML3_QCCECR_DSBL_CCE_SHFT                           0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_L3U11_HML3_CFG
 *--------------------------------------------------------------------------*/

#define APCS_L3U11_HML3_CFG_REG_BASE                                 (HMSS_QLL_BASE      + 0x01090000)
#define APCS_L3U11_HML3_CFG_REG_BASE_OFFS                            0x01090000

#define HWIO_APCS_L3U11_HML3_ARYCA_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00005110)
#define HWIO_APCS_L3U11_HML3_ARYCA_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00005110)
#define HWIO_APCS_L3U11_HML3_ARYCA_RMSK                              0xffffffff
#define HWIO_APCS_L3U11_HML3_ARYCA_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_ARYCA_ADDR, HWIO_APCS_L3U11_HML3_ARYCA_RMSK)
#define HWIO_APCS_L3U11_HML3_ARYCA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_ARYCA_ADDR, m)
#define HWIO_APCS_L3U11_HML3_ARYCA_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_ARYCA_ADDR,v)
#define HWIO_APCS_L3U11_HML3_ARYCA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_ARYCA_ADDR,m,v,HWIO_APCS_L3U11_HML3_ARYCA_IN)
#define HWIO_APCS_L3U11_HML3_ARYCA_DPWCALT_BMSK                      0xff000000
#define HWIO_APCS_L3U11_HML3_ARYCA_DPWCALT_SHFT                            0x18
#define HWIO_APCS_L3U11_HML3_ARYCA_DPWCDFLT_BMSK                       0xff0000
#define HWIO_APCS_L3U11_HML3_ARYCA_DPWCDFLT_SHFT                           0x10
#define HWIO_APCS_L3U11_HML3_ARYCA_DPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U11_HML3_ARYCA_DPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U11_HML3_ARYCA_DPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U11_HML3_ARYCA_DPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U11_HML3_ARYCB_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00005114)
#define HWIO_APCS_L3U11_HML3_ARYCB_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00005114)
#define HWIO_APCS_L3U11_HML3_ARYCB_RMSK                              0xffffffff
#define HWIO_APCS_L3U11_HML3_ARYCB_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_ARYCB_ADDR, HWIO_APCS_L3U11_HML3_ARYCB_RMSK)
#define HWIO_APCS_L3U11_HML3_ARYCB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_ARYCB_ADDR, m)
#define HWIO_APCS_L3U11_HML3_ARYCB_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_ARYCB_ADDR,v)
#define HWIO_APCS_L3U11_HML3_ARYCB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_ARYCB_ADDR,m,v,HWIO_APCS_L3U11_HML3_ARYCB_IN)
#define HWIO_APCS_L3U11_HML3_ARYCB_APAUSEDLY_BMSK                    0xff000000
#define HWIO_APCS_L3U11_HML3_ARYCB_APAUSEDLY_SHFT                          0x18
#define HWIO_APCS_L3U11_HML3_ARYCB_DPRAALT_BMSK                        0xf00000
#define HWIO_APCS_L3U11_HML3_ARYCB_DPRAALT_SHFT                            0x14
#define HWIO_APCS_L3U11_HML3_ARYCB_DPRADFLT_BMSK                        0xf0000
#define HWIO_APCS_L3U11_HML3_ARYCB_DPRADFLT_SHFT                           0x10
#define HWIO_APCS_L3U11_HML3_ARYCB_TPSAALT_BMSK                          0xff00
#define HWIO_APCS_L3U11_HML3_ARYCB_TPSAALT_SHFT                             0x8
#define HWIO_APCS_L3U11_HML3_ARYCB_TPSADFLT_BMSK                           0xff
#define HWIO_APCS_L3U11_HML3_ARYCB_TPSADFLT_SHFT                            0x0

#define HWIO_APCS_L3U11_HML3_ARYCC_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00005118)
#define HWIO_APCS_L3U11_HML3_ARYCC_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00005118)
#define HWIO_APCS_L3U11_HML3_ARYCC_RMSK                                     0x7
#define HWIO_APCS_L3U11_HML3_ARYCC_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_ARYCC_ADDR, HWIO_APCS_L3U11_HML3_ARYCC_RMSK)
#define HWIO_APCS_L3U11_HML3_ARYCC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_ARYCC_ADDR, m)
#define HWIO_APCS_L3U11_HML3_ARYCC_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_ARYCC_ADDR,v)
#define HWIO_APCS_L3U11_HML3_ARYCC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_ARYCC_ADDR,m,v,HWIO_APCS_L3U11_HML3_ARYCC_IN)
#define HWIO_APCS_L3U11_HML3_ARYCC_DALARY_BMSK                              0x7
#define HWIO_APCS_L3U11_HML3_ARYCC_DALARY_SHFT                              0x0

#define HWIO_APCS_L3U11_HML3_ASTCA0_ADDR                             (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00006210)
#define HWIO_APCS_L3U11_HML3_ASTCA0_OFFS                             (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00006210)
#define HWIO_APCS_L3U11_HML3_ASTCA0_RMSK                             0xffffffff
#define HWIO_APCS_L3U11_HML3_ASTCA0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_ASTCA0_ADDR, HWIO_APCS_L3U11_HML3_ASTCA0_RMSK)
#define HWIO_APCS_L3U11_HML3_ASTCA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_ASTCA0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_ASTCA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_ASTCA0_ADDR,v)
#define HWIO_APCS_L3U11_HML3_ASTCA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_ASTCA0_ADDR,m,v,HWIO_APCS_L3U11_HML3_ASTCA0_IN)
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U11_HML3_ASTCA0_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U11_HML3_ASTCA0_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U11_HML3_ASTCA0_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U11_HML3_ASTCA0_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U11_HML3_ASTCA0_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U11_HML3_ASTCA0_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U11_HML3_ASTCA0_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U11_HML3_ASTCA0_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U11_HML3_ASTCA0_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U11_HML3_ASTCA1_ADDR                             (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00006310)
#define HWIO_APCS_L3U11_HML3_ASTCA1_OFFS                             (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00006310)
#define HWIO_APCS_L3U11_HML3_ASTCA1_RMSK                             0xffffffff
#define HWIO_APCS_L3U11_HML3_ASTCA1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_ASTCA1_ADDR, HWIO_APCS_L3U11_HML3_ASTCA1_RMSK)
#define HWIO_APCS_L3U11_HML3_ASTCA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_ASTCA1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_ASTCA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_ASTCA1_ADDR,v)
#define HWIO_APCS_L3U11_HML3_ASTCA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_ASTCA1_ADDR,m,v,HWIO_APCS_L3U11_HML3_ASTCA1_IN)
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_STRT_TIME_BMSK               0x80000000
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_STRT_TIME_SHFT                     0x1f
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_STRT_TRIG_BMSK               0x7e000000
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_STRT_TRIG_SHFT                     0x19
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_STOP_TIME_BMSK                0x1800000
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_STOP_TIME_SHFT                     0x17
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_STOP_TRIG_BMSK                 0x7e0000
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_STOP_TRIG_SHFT                     0x11
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_SNT_BMSK                        0x10000
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_SNT_SHFT                           0x10
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_SNO_BMSK                         0xf000
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_SNO_SHFT                            0xc
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_SNAP_MODE_BMSK                    0xc00
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_SNAP_MODE_SHFT                      0xa
#define HWIO_APCS_L3U11_HML3_ASTCA1_ASTLHCC_BMSK                          0x200
#define HWIO_APCS_L3U11_HML3_ASTCA1_ASTLHCC_SHFT                            0x9
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_GRPSEL_HI_BMSK                    0x1c0
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_GRPSEL_HI_SHFT                      0x6
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_GRPSEL_LO_BMSK                     0x38
#define HWIO_APCS_L3U11_HML3_ASTCA1_AST_GRPSEL_LO_SHFT                      0x3
#define HWIO_APCS_L3U11_HML3_ASTCA1_AS_TRACE_COL0_BMSK                      0x4
#define HWIO_APCS_L3U11_HML3_ASTCA1_AS_TRACE_COL0_SHFT                      0x2
#define HWIO_APCS_L3U11_HML3_ASTCA1_AS_TRACE_COL1_BMSK                      0x2
#define HWIO_APCS_L3U11_HML3_ASTCA1_AS_TRACE_COL1_SHFT                      0x1
#define HWIO_APCS_L3U11_HML3_ASTCA1_AS_TRACE_EN_BMSK                        0x1
#define HWIO_APCS_L3U11_HML3_ASTCA1_AS_TRACE_EN_SHFT                        0x0

#define HWIO_APCS_L3U11_HML3_ASTCB0_ADDR                             (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00006214)
#define HWIO_APCS_L3U11_HML3_ASTCB0_OFFS                             (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00006214)
#define HWIO_APCS_L3U11_HML3_ASTCB0_RMSK                                  0xfff
#define HWIO_APCS_L3U11_HML3_ASTCB0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_ASTCB0_ADDR, HWIO_APCS_L3U11_HML3_ASTCB0_RMSK)
#define HWIO_APCS_L3U11_HML3_ASTCB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_ASTCB0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_ASTCB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_ASTCB0_ADDR,v)
#define HWIO_APCS_L3U11_HML3_ASTCB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_ASTCB0_ADDR,m,v,HWIO_APCS_L3U11_HML3_ASTCB0_IN)
#define HWIO_APCS_L3U11_HML3_ASTCB0_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U11_HML3_ASTCB0_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U11_HML3_ASTCB1_ADDR                             (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00006314)
#define HWIO_APCS_L3U11_HML3_ASTCB1_OFFS                             (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00006314)
#define HWIO_APCS_L3U11_HML3_ASTCB1_RMSK                                  0xfff
#define HWIO_APCS_L3U11_HML3_ASTCB1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_ASTCB1_ADDR, HWIO_APCS_L3U11_HML3_ASTCB1_RMSK)
#define HWIO_APCS_L3U11_HML3_ASTCB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_ASTCB1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_ASTCB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_ASTCB1_ADDR,v)
#define HWIO_APCS_L3U11_HML3_ASTCB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_ASTCB1_ADDR,m,v,HWIO_APCS_L3U11_HML3_ASTCB1_IN)
#define HWIO_APCS_L3U11_HML3_ASTCB1_TRIG_CNT_BMSK                         0xfff
#define HWIO_APCS_L3U11_HML3_ASTCB1_TRIG_CNT_SHFT                           0x0

#define HWIO_APCS_L3U11_HML3_CJSCTL_ADDR                             (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000a000)
#define HWIO_APCS_L3U11_HML3_CJSCTL_OFFS                             (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_APCS_L3U11_HML3_CJSCTL_RMSK                              0x73fff7f
#define HWIO_APCS_L3U11_HML3_CJSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CJSCTL_ADDR, HWIO_APCS_L3U11_HML3_CJSCTL_RMSK)
#define HWIO_APCS_L3U11_HML3_CJSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CJSCTL_ADDR, m)
#define HWIO_APCS_L3U11_HML3_CJSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_CJSCTL_ADDR,v)
#define HWIO_APCS_L3U11_HML3_CJSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_CJSCTL_ADDR,m,v,HWIO_APCS_L3U11_HML3_CJSCTL_IN)
#define HWIO_APCS_L3U11_HML3_CJSCTL_JTR_STOP_CNT_BMSK                 0x7000000
#define HWIO_APCS_L3U11_HML3_CJSCTL_JTR_STOP_CNT_SHFT                      0x18
#define HWIO_APCS_L3U11_HML3_CJSCTL_JTR_TRIG_CNT_BMSK                  0x3fff00
#define HWIO_APCS_L3U11_HML3_CJSCTL_JTR_TRIG_CNT_SHFT                       0x8
#define HWIO_APCS_L3U11_HML3_CJSCTL_JTR_STOP_MODE_BMSK                     0x60
#define HWIO_APCS_L3U11_HML3_CJSCTL_JTR_STOP_MODE_SHFT                      0x5
#define HWIO_APCS_L3U11_HML3_CJSCTL_JTR_RETAIN_BMSK                        0x10
#define HWIO_APCS_L3U11_HML3_CJSCTL_JTR_RETAIN_SHFT                         0x4
#define HWIO_APCS_L3U11_HML3_CJSCTL_JTR_STRT_MODE_BMSK                      0xc
#define HWIO_APCS_L3U11_HML3_CJSCTL_JTR_STRT_MODE_SHFT                      0x2
#define HWIO_APCS_L3U11_HML3_CJSCTL_JTR_SENS_RST_BMSK                       0x2
#define HWIO_APCS_L3U11_HML3_CJSCTL_JTR_SENS_RST_SHFT                       0x1
#define HWIO_APCS_L3U11_HML3_CJSCTL_JTR_SENS_EN_BMSK                        0x1
#define HWIO_APCS_L3U11_HML3_CJSCTL_JTR_SENS_EN_SHFT                        0x0

#define HWIO_APCS_L3U11_HML3_CJSD0_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000a008)
#define HWIO_APCS_L3U11_HML3_CJSD0_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_APCS_L3U11_HML3_CJSD0_RMSK                              0xffffffff
#define HWIO_APCS_L3U11_HML3_CJSD0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CJSD0_ADDR, HWIO_APCS_L3U11_HML3_CJSD0_RMSK)
#define HWIO_APCS_L3U11_HML3_CJSD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CJSD0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_CJSD0_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U11_HML3_CJSD0_DATA_SHFT                                0x0

#define HWIO_APCS_L3U11_HML3_CJSD1_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000a00c)
#define HWIO_APCS_L3U11_HML3_CJSD1_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_APCS_L3U11_HML3_CJSD1_RMSK                              0xffffffff
#define HWIO_APCS_L3U11_HML3_CJSD1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CJSD1_ADDR, HWIO_APCS_L3U11_HML3_CJSD1_RMSK)
#define HWIO_APCS_L3U11_HML3_CJSD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CJSD1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_CJSD1_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U11_HML3_CJSD1_DATA_SHFT                                0x0

#define HWIO_APCS_L3U11_HML3_CJSD2_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000a010)
#define HWIO_APCS_L3U11_HML3_CJSD2_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_APCS_L3U11_HML3_CJSD2_RMSK                              0xffffffff
#define HWIO_APCS_L3U11_HML3_CJSD2_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CJSD2_ADDR, HWIO_APCS_L3U11_HML3_CJSD2_RMSK)
#define HWIO_APCS_L3U11_HML3_CJSD2_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CJSD2_ADDR, m)
#define HWIO_APCS_L3U11_HML3_CJSD2_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U11_HML3_CJSD2_DATA_SHFT                                0x0

#define HWIO_APCS_L3U11_HML3_CJSD3_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000a014)
#define HWIO_APCS_L3U11_HML3_CJSD3_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_APCS_L3U11_HML3_CJSD3_RMSK                              0xffffffff
#define HWIO_APCS_L3U11_HML3_CJSD3_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CJSD3_ADDR, HWIO_APCS_L3U11_HML3_CJSD3_RMSK)
#define HWIO_APCS_L3U11_HML3_CJSD3_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CJSD3_ADDR, m)
#define HWIO_APCS_L3U11_HML3_CJSD3_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U11_HML3_CJSD3_DATA_SHFT                                0x0

#define HWIO_APCS_L3U11_HML3_CJSD4_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000a018)
#define HWIO_APCS_L3U11_HML3_CJSD4_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000a018)
#define HWIO_APCS_L3U11_HML3_CJSD4_RMSK                              0xffffffff
#define HWIO_APCS_L3U11_HML3_CJSD4_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CJSD4_ADDR, HWIO_APCS_L3U11_HML3_CJSD4_RMSK)
#define HWIO_APCS_L3U11_HML3_CJSD4_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CJSD4_ADDR, m)
#define HWIO_APCS_L3U11_HML3_CJSD4_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U11_HML3_CJSD4_DATA_SHFT                                0x0

#define HWIO_APCS_L3U11_HML3_CJSD5_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000a01c)
#define HWIO_APCS_L3U11_HML3_CJSD5_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000a01c)
#define HWIO_APCS_L3U11_HML3_CJSD5_RMSK                              0xffffffff
#define HWIO_APCS_L3U11_HML3_CJSD5_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CJSD5_ADDR, HWIO_APCS_L3U11_HML3_CJSD5_RMSK)
#define HWIO_APCS_L3U11_HML3_CJSD5_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CJSD5_ADDR, m)
#define HWIO_APCS_L3U11_HML3_CJSD5_DATA_BMSK                         0xffffffff
#define HWIO_APCS_L3U11_HML3_CJSD5_DATA_SHFT                                0x0

#define HWIO_APCS_L3U11_HML3_CR0_ADDR                                (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00005200)
#define HWIO_APCS_L3U11_HML3_CR0_OFFS                                (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00005200)
#define HWIO_APCS_L3U11_HML3_CR0_RMSK                                      0x1f
#define HWIO_APCS_L3U11_HML3_CR0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CR0_ADDR, HWIO_APCS_L3U11_HML3_CR0_RMSK)
#define HWIO_APCS_L3U11_HML3_CR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CR0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_CR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_CR0_ADDR,v)
#define HWIO_APCS_L3U11_HML3_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_CR0_ADDR,m,v,HWIO_APCS_L3U11_HML3_CR0_IN)
#define HWIO_APCS_L3U11_HML3_CR0_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U11_HML3_CR0_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U11_HML3_CR0_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U11_HML3_CR0_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U11_HML3_CR0_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U11_HML3_CR0_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U11_HML3_CR0_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U11_HML3_CR0_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U11_HML3_CR0_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U11_HML3_CR0_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U11_HML3_CR1_ADDR                                (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00005300)
#define HWIO_APCS_L3U11_HML3_CR1_OFFS                                (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00005300)
#define HWIO_APCS_L3U11_HML3_CR1_RMSK                                      0x1f
#define HWIO_APCS_L3U11_HML3_CR1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CR1_ADDR, HWIO_APCS_L3U11_HML3_CR1_RMSK)
#define HWIO_APCS_L3U11_HML3_CR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CR1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_CR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_CR1_ADDR,v)
#define HWIO_APCS_L3U11_HML3_CR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_CR1_ADDR,m,v,HWIO_APCS_L3U11_HML3_CR1_IN)
#define HWIO_APCS_L3U11_HML3_CR1_FLMNA_BMSK                                0x10
#define HWIO_APCS_L3U11_HML3_CR1_FLMNA_SHFT                                 0x4
#define HWIO_APCS_L3U11_HML3_CR1_SPARE3_BMSK                                0x8
#define HWIO_APCS_L3U11_HML3_CR1_SPARE3_SHFT                                0x3
#define HWIO_APCS_L3U11_HML3_CR1_SPARE2_BMSK                                0x4
#define HWIO_APCS_L3U11_HML3_CR1_SPARE2_SHFT                                0x2
#define HWIO_APCS_L3U11_HML3_CR1_SPARE1_BMSK                                0x2
#define HWIO_APCS_L3U11_HML3_CR1_SPARE1_SHFT                                0x1
#define HWIO_APCS_L3U11_HML3_CR1_SPARE0_BMSK                                0x1
#define HWIO_APCS_L3U11_HML3_CR1_SPARE0_SHFT                                0x0

#define HWIO_APCS_L3U11_HML3_CRA_ADDR                                (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00007020)
#define HWIO_APCS_L3U11_HML3_CRA_OFFS                                (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00007020)
#define HWIO_APCS_L3U11_HML3_CRA_RMSK                                0xffffc03d
#define HWIO_APCS_L3U11_HML3_CRA_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CRA_ADDR, HWIO_APCS_L3U11_HML3_CRA_RMSK)
#define HWIO_APCS_L3U11_HML3_CRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CRA_ADDR, m)
#define HWIO_APCS_L3U11_HML3_CRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_CRA_ADDR,v)
#define HWIO_APCS_L3U11_HML3_CRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_CRA_ADDR,m,v,HWIO_APCS_L3U11_HML3_CRA_IN)
#define HWIO_APCS_L3U11_HML3_CRA_SPARE_BMSK                          0xe0000000
#define HWIO_APCS_L3U11_HML3_CRA_SPARE_SHFT                                0x1d
#define HWIO_APCS_L3U11_HML3_CRA_QID_ECC_BMSK                        0x10000000
#define HWIO_APCS_L3U11_HML3_CRA_QID_ECC_SHFT                              0x1c
#define HWIO_APCS_L3U11_HML3_CRA_QID_CE_SEQ_BMSK                      0x8000000
#define HWIO_APCS_L3U11_HML3_CRA_QID_CE_SEQ_SHFT                           0x1b
#define HWIO_APCS_L3U11_HML3_CRA_RD_SNP_RD_TIME_BMSK                  0x4000000
#define HWIO_APCS_L3U11_HML3_CRA_RD_SNP_RD_TIME_SHFT                       0x1a
#define HWIO_APCS_L3U11_HML3_CRA_FAPSHA_BMSK                          0x2000000
#define HWIO_APCS_L3U11_HML3_CRA_FAPSHA_SHFT                               0x19
#define HWIO_APCS_L3U11_HML3_CRA_BLOCK_TUE_BMSK                       0x1000000
#define HWIO_APCS_L3U11_HML3_CRA_BLOCK_TUE_SHFT                            0x18
#define HWIO_APCS_L3U11_HML3_CRA_SFT_CE_SEQ_BMSK                       0x800000
#define HWIO_APCS_L3U11_HML3_CRA_SFT_CE_SEQ_SHFT                           0x17
#define HWIO_APCS_L3U11_HML3_CRA_DCH_INV0_BMSK                         0x400000
#define HWIO_APCS_L3U11_HML3_CRA_DCH_INV0_SHFT                             0x16
#define HWIO_APCS_L3U11_HML3_CRA_DCH_INV1_BMSK                         0x200000
#define HWIO_APCS_L3U11_HML3_CRA_DCH_INV1_SHFT                             0x15
#define HWIO_APCS_L3U11_HML3_CRA_DETC_BMSK                             0x100000
#define HWIO_APCS_L3U11_HML3_CRA_DETC_SHFT                                 0x14
#define HWIO_APCS_L3U11_HML3_CRA_AMVSMC_BMSK                            0x80000
#define HWIO_APCS_L3U11_HML3_CRA_AMVSMC_SHFT                               0x13
#define HWIO_APCS_L3U11_HML3_CRA_DCIALL_SFT_BMSK                        0x40000
#define HWIO_APCS_L3U11_HML3_CRA_DCIALL_SFT_SHFT                           0x12
#define HWIO_APCS_L3U11_HML3_CRA_TAG_ECC_BMSK                           0x20000
#define HWIO_APCS_L3U11_HML3_CRA_TAG_ECC_SHFT                              0x11
#define HWIO_APCS_L3U11_HML3_CRA_TAG_CE_SEQ_BMSK                        0x10000
#define HWIO_APCS_L3U11_HML3_CRA_TAG_CE_SEQ_SHFT                           0x10
#define HWIO_APCS_L3U11_HML3_CRA_DATA_ECC_BMSK                           0x8000
#define HWIO_APCS_L3U11_HML3_CRA_DATA_ECC_SHFT                              0xf
#define HWIO_APCS_L3U11_HML3_CRA_ENFGECCDAT_BMSK                         0x4000
#define HWIO_APCS_L3U11_HML3_CRA_ENFGECCDAT_SHFT                            0xe
#define HWIO_APCS_L3U11_HML3_CRA_CO_REQ_TIME_BMSK                          0x30
#define HWIO_APCS_L3U11_HML3_CRA_CO_REQ_TIME_SHFT                           0x4
#define HWIO_APCS_L3U11_HML3_CRA_WR_MISS_RD_TIME_BMSK                       0x8
#define HWIO_APCS_L3U11_HML3_CRA_WR_MISS_RD_TIME_SHFT                       0x3
#define HWIO_APCS_L3U11_HML3_CRA_RD_MISS_RD_TIME_BMSK                       0x4
#define HWIO_APCS_L3U11_HML3_CRA_RD_MISS_RD_TIME_SHFT                       0x2
#define HWIO_APCS_L3U11_HML3_CRA_EARLY_RD_BMSK                              0x1
#define HWIO_APCS_L3U11_HML3_CRA_EARLY_RD_SHFT                              0x0

#define HWIO_APCS_L3U11_HML3_CRB_ADDR                                (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00007024)
#define HWIO_APCS_L3U11_HML3_CRB_OFFS                                (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00007024)
#define HWIO_APCS_L3U11_HML3_CRB_RMSK                                    0xffe0
#define HWIO_APCS_L3U11_HML3_CRB_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CRB_ADDR, HWIO_APCS_L3U11_HML3_CRB_RMSK)
#define HWIO_APCS_L3U11_HML3_CRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CRB_ADDR, m)
#define HWIO_APCS_L3U11_HML3_CRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_CRB_ADDR,v)
#define HWIO_APCS_L3U11_HML3_CRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_CRB_ADDR,m,v,HWIO_APCS_L3U11_HML3_CRB_IN)
#define HWIO_APCS_L3U11_HML3_CRB_SPARE_BMSK                              0xff80
#define HWIO_APCS_L3U11_HML3_CRB_SPARE_SHFT                                 0x7
#define HWIO_APCS_L3U11_HML3_CRB_RTY_BACKOFF_BMSK                          0x60
#define HWIO_APCS_L3U11_HML3_CRB_RTY_BACKOFF_SHFT                           0x5

#define HWIO_APCS_L3U11_HML3_CRD_ADDR                                (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000702c)
#define HWIO_APCS_L3U11_HML3_CRD_OFFS                                (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000702c)
#define HWIO_APCS_L3U11_HML3_CRD_RMSK                                   0x10001
#define HWIO_APCS_L3U11_HML3_CRD_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CRD_ADDR, HWIO_APCS_L3U11_HML3_CRD_RMSK)
#define HWIO_APCS_L3U11_HML3_CRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_CRD_ADDR, m)
#define HWIO_APCS_L3U11_HML3_CRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_CRD_ADDR,v)
#define HWIO_APCS_L3U11_HML3_CRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_CRD_ADDR,m,v,HWIO_APCS_L3U11_HML3_CRD_IN)
#define HWIO_APCS_L3U11_HML3_CRD_PL3APOS_BMSK                           0x10000
#define HWIO_APCS_L3U11_HML3_CRD_PL3APOS_SHFT                              0x10
#define HWIO_APCS_L3U11_HML3_CRD_DDCIALL_BMSK                               0x1
#define HWIO_APCS_L3U11_HML3_CRD_DDCIALL_SHFT                               0x0

#define HWIO_APCS_L3U11_HML3_DAEERR0_ADDR                            (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000324c)
#define HWIO_APCS_L3U11_HML3_DAEERR0_OFFS                            (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000324c)
#define HWIO_APCS_L3U11_HML3_DAEERR0_RMSK                               0xfffff
#define HWIO_APCS_L3U11_HML3_DAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DAEERR0_ADDR, HWIO_APCS_L3U11_HML3_DAEERR0_RMSK)
#define HWIO_APCS_L3U11_HML3_DAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DAEERR0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DAEERR0_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U11_HML3_DAEERR0_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U11_HML3_DAEERR1_ADDR                            (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000334c)
#define HWIO_APCS_L3U11_HML3_DAEERR1_OFFS                            (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000334c)
#define HWIO_APCS_L3U11_HML3_DAEERR1_RMSK                               0xfffff
#define HWIO_APCS_L3U11_HML3_DAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DAEERR1_ADDR, HWIO_APCS_L3U11_HML3_DAEERR1_RMSK)
#define HWIO_APCS_L3U11_HML3_DAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DAEERR1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DAEERR1_DATA_ARY_BMSK                      0xfffff
#define HWIO_APCS_L3U11_HML3_DAEERR1_DATA_ARY_SHFT                          0x0

#define HWIO_APCS_L3U11_HML3_DCRSWCR_ADDR                            (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003000)
#define HWIO_APCS_L3U11_HML3_DCRSWCR_OFFS                            (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003000)
#define HWIO_APCS_L3U11_HML3_DCRSWCR_RMSK                                 0xfff
#define HWIO_APCS_L3U11_HML3_DCRSWCR_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWCR_ADDR, HWIO_APCS_L3U11_HML3_DCRSWCR_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWCR_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_DCRSWCR_ADDR,v)
#define HWIO_APCS_L3U11_HML3_DCRSWCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_DCRSWCR_ADDR,m,v,HWIO_APCS_L3U11_HML3_DCRSWCR_IN)
#define HWIO_APCS_L3U11_HML3_DCRSWCR_SFTBID_BMSK                          0xc00
#define HWIO_APCS_L3U11_HML3_DCRSWCR_SFTBID_SHFT                            0xa
#define HWIO_APCS_L3U11_HML3_DCRSWCR_SFTPID_BMSK                          0x3f0
#define HWIO_APCS_L3U11_HML3_DCRSWCR_SFTPID_SHFT                            0x4
#define HWIO_APCS_L3U11_HML3_DCRSWCR_SPARE_BMSK                             0x8
#define HWIO_APCS_L3U11_HML3_DCRSWCR_SPARE_SHFT                             0x3
#define HWIO_APCS_L3U11_HML3_DCRSWCR_CVFS_BMSK                              0x4
#define HWIO_APCS_L3U11_HML3_DCRSWCR_CVFS_SHFT                              0x2
#define HWIO_APCS_L3U11_HML3_DCRSWCR_BYPTECC_BMSK                           0x2
#define HWIO_APCS_L3U11_HML3_DCRSWCR_BYPTECC_SHFT                           0x1
#define HWIO_APCS_L3U11_HML3_DCRSWCR_BYPDECC_BMSK                           0x1
#define HWIO_APCS_L3U11_HML3_DCRSWCR_BYPDECC_SHFT                           0x0

#define HWIO_APCS_L3U11_HML3_DCRSWDA0_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003200)
#define HWIO_APCS_L3U11_HML3_DCRSWDA0_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003200)
#define HWIO_APCS_L3U11_HML3_DCRSWDA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDA0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDA0_ADDR, HWIO_APCS_L3U11_HML3_DCRSWDA0_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWDA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDA0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWDA0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDA0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U11_HML3_DCRSWDA1_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003300)
#define HWIO_APCS_L3U11_HML3_DCRSWDA1_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003300)
#define HWIO_APCS_L3U11_HML3_DCRSWDA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDA1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDA1_ADDR, HWIO_APCS_L3U11_HML3_DCRSWDA1_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWDA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDA1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWDA1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDA1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U11_HML3_DCRSWDB0_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003204)
#define HWIO_APCS_L3U11_HML3_DCRSWDB0_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003204)
#define HWIO_APCS_L3U11_HML3_DCRSWDB0_RMSK                           0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDB0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDB0_ADDR, HWIO_APCS_L3U11_HML3_DCRSWDB0_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWDB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDB0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWDB0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDB0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U11_HML3_DCRSWDB1_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003304)
#define HWIO_APCS_L3U11_HML3_DCRSWDB1_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003304)
#define HWIO_APCS_L3U11_HML3_DCRSWDB1_RMSK                           0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDB1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDB1_ADDR, HWIO_APCS_L3U11_HML3_DCRSWDB1_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWDB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDB1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWDB1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDB1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U11_HML3_DCRSWDC0_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003208)
#define HWIO_APCS_L3U11_HML3_DCRSWDC0_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003208)
#define HWIO_APCS_L3U11_HML3_DCRSWDC0_RMSK                           0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDC0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDC0_ADDR, HWIO_APCS_L3U11_HML3_DCRSWDC0_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWDC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDC0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWDC0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDC0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U11_HML3_DCRSWDC1_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003308)
#define HWIO_APCS_L3U11_HML3_DCRSWDC1_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003308)
#define HWIO_APCS_L3U11_HML3_DCRSWDC1_RMSK                           0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDC1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDC1_ADDR, HWIO_APCS_L3U11_HML3_DCRSWDC1_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWDC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDC1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWDC1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDC1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U11_HML3_DCRSWDD0_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000320c)
#define HWIO_APCS_L3U11_HML3_DCRSWDD0_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000320c)
#define HWIO_APCS_L3U11_HML3_DCRSWDD0_RMSK                           0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDD0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDD0_ADDR, HWIO_APCS_L3U11_HML3_DCRSWDD0_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWDD0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDD0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWDD0_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDD0_DATA_SHFT                             0x0

#define HWIO_APCS_L3U11_HML3_DCRSWDD1_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000330c)
#define HWIO_APCS_L3U11_HML3_DCRSWDD1_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000330c)
#define HWIO_APCS_L3U11_HML3_DCRSWDD1_RMSK                           0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDD1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDD1_ADDR, HWIO_APCS_L3U11_HML3_DCRSWDD1_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWDD1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDD1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWDD1_DATA_BMSK                      0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWDD1_DATA_SHFT                             0x0

#define HWIO_APCS_L3U11_HML3_DCRSWDE0_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003210)
#define HWIO_APCS_L3U11_HML3_DCRSWDE0_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003210)
#define HWIO_APCS_L3U11_HML3_DCRSWDE0_RMSK                              0x1ffff
#define HWIO_APCS_L3U11_HML3_DCRSWDE0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDE0_ADDR, HWIO_APCS_L3U11_HML3_DCRSWDE0_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWDE0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDE0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWDE0_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U11_HML3_DCRSWDE0_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U11_HML3_DCRSWDE0_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U11_HML3_DCRSWDE0_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U11_HML3_DCRSWDE0_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U11_HML3_DCRSWDE0_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U11_HML3_DCRSWDE1_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003310)
#define HWIO_APCS_L3U11_HML3_DCRSWDE1_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003310)
#define HWIO_APCS_L3U11_HML3_DCRSWDE1_RMSK                              0x1ffff
#define HWIO_APCS_L3U11_HML3_DCRSWDE1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDE1_ADDR, HWIO_APCS_L3U11_HML3_DCRSWDE1_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWDE1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWDE1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWDE1_CLEAN_BMSK                        0x10000
#define HWIO_APCS_L3U11_HML3_DCRSWDE1_CLEAN_SHFT                           0x10
#define HWIO_APCS_L3U11_HML3_DCRSWDE1_DATECC_HI_BMSK                     0xff00
#define HWIO_APCS_L3U11_HML3_DCRSWDE1_DATECC_HI_SHFT                        0x8
#define HWIO_APCS_L3U11_HML3_DCRSWDE1_DATECC_LO_BMSK                       0xff
#define HWIO_APCS_L3U11_HML3_DCRSWDE1_DATECC_LO_SHFT                        0x0

#define HWIO_APCS_L3U11_HML3_DCRSWTA0_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003218)
#define HWIO_APCS_L3U11_HML3_DCRSWTA0_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003218)
#define HWIO_APCS_L3U11_HML3_DCRSWTA0_RMSK                           0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWTA0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWTA0_ADDR, HWIO_APCS_L3U11_HML3_DCRSWTA0_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWTA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWTA0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWTA0_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U11_HML3_DCRSWTA0_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U11_HML3_DCRSWTA0_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U11_HML3_DCRSWTA0_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U11_HML3_DCRSWTA1_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003318)
#define HWIO_APCS_L3U11_HML3_DCRSWTA1_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003318)
#define HWIO_APCS_L3U11_HML3_DCRSWTA1_RMSK                           0xffffffff
#define HWIO_APCS_L3U11_HML3_DCRSWTA1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWTA1_ADDR, HWIO_APCS_L3U11_HML3_DCRSWTA1_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWTA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWTA1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWTA1_CVF_BMSK                       0x80000000
#define HWIO_APCS_L3U11_HML3_DCRSWTA1_CVF_SHFT                             0x1f
#define HWIO_APCS_L3U11_HML3_DCRSWTA1_TAGINFO_LO_BMSK                0x7fffffff
#define HWIO_APCS_L3U11_HML3_DCRSWTA1_TAGINFO_LO_SHFT                       0x0

#define HWIO_APCS_L3U11_HML3_DCRSWTB0_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000321c)
#define HWIO_APCS_L3U11_HML3_DCRSWTB0_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000321c)
#define HWIO_APCS_L3U11_HML3_DCRSWTB0_RMSK                           0x7fffff00
#define HWIO_APCS_L3U11_HML3_DCRSWTB0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWTB0_ADDR, HWIO_APCS_L3U11_HML3_DCRSWTB0_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWTB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWTB0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWTB0_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U11_HML3_DCRSWTB0_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U11_HML3_DCRSWTB1_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000331c)
#define HWIO_APCS_L3U11_HML3_DCRSWTB1_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000331c)
#define HWIO_APCS_L3U11_HML3_DCRSWTB1_RMSK                           0x7fffff00
#define HWIO_APCS_L3U11_HML3_DCRSWTB1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWTB1_ADDR, HWIO_APCS_L3U11_HML3_DCRSWTB1_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWTB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWTB1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWTB1_TAGINFO_HI_BMSK                0x7fffff00
#define HWIO_APCS_L3U11_HML3_DCRSWTB1_TAGINFO_HI_SHFT                       0x8

#define HWIO_APCS_L3U11_HML3_DCRSWTC0_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003220)
#define HWIO_APCS_L3U11_HML3_DCRSWTC0_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003220)
#define HWIO_APCS_L3U11_HML3_DCRSWTC0_RMSK                              0xfffff
#define HWIO_APCS_L3U11_HML3_DCRSWTC0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWTC0_ADDR, HWIO_APCS_L3U11_HML3_DCRSWTC0_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWTC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWTC0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWTC0_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U11_HML3_DCRSWTC0_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U11_HML3_DCRSWTC1_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003320)
#define HWIO_APCS_L3U11_HML3_DCRSWTC1_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003320)
#define HWIO_APCS_L3U11_HML3_DCRSWTC1_RMSK                              0xfffff
#define HWIO_APCS_L3U11_HML3_DCRSWTC1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWTC1_ADDR, HWIO_APCS_L3U11_HML3_DCRSWTC1_RMSK)
#define HWIO_APCS_L3U11_HML3_DCRSWTC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_DCRSWTC1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_DCRSWTC1_TAGINFO_RPL_BMSK                  0xfffff
#define HWIO_APCS_L3U11_HML3_DCRSWTC1_TAGINFO_RPL_SHFT                      0x0

#define HWIO_APCS_L3U11_HML3_FAICCRA0_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00002208)
#define HWIO_APCS_L3U11_HML3_FAICCRA0_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00002208)
#define HWIO_APCS_L3U11_HML3_FAICCRA0_RMSK                            0xfffffff
#define HWIO_APCS_L3U11_HML3_FAICCRA0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICCRA0_ADDR, HWIO_APCS_L3U11_HML3_FAICCRA0_RMSK)
#define HWIO_APCS_L3U11_HML3_FAICCRA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICCRA0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_FAICCRA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_FAICCRA0_ADDR,v)
#define HWIO_APCS_L3U11_HML3_FAICCRA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_FAICCRA0_ADDR,m,v,HWIO_APCS_L3U11_HML3_FAICCRA0_IN)
#define HWIO_APCS_L3U11_HML3_FAICCRA0_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U11_HML3_FAICCRA0_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U11_HML3_FAICCRA1_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00002308)
#define HWIO_APCS_L3U11_HML3_FAICCRA1_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00002308)
#define HWIO_APCS_L3U11_HML3_FAICCRA1_RMSK                            0xfffffff
#define HWIO_APCS_L3U11_HML3_FAICCRA1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICCRA1_ADDR, HWIO_APCS_L3U11_HML3_FAICCRA1_RMSK)
#define HWIO_APCS_L3U11_HML3_FAICCRA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICCRA1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_FAICCRA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_FAICCRA1_ADDR,v)
#define HWIO_APCS_L3U11_HML3_FAICCRA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_FAICCRA1_ADDR,m,v,HWIO_APCS_L3U11_HML3_FAICCRA1_IN)
#define HWIO_APCS_L3U11_HML3_FAICCRA1_ALLOC_ADDR_HI_BMSK              0xfffffff
#define HWIO_APCS_L3U11_HML3_FAICCRA1_ALLOC_ADDR_HI_SHFT                    0x0

#define HWIO_APCS_L3U11_HML3_FAICCRB0_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000220c)
#define HWIO_APCS_L3U11_HML3_FAICCRB0_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000220c)
#define HWIO_APCS_L3U11_HML3_FAICCRB0_RMSK                           0xfffeffff
#define HWIO_APCS_L3U11_HML3_FAICCRB0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICCRB0_ADDR, HWIO_APCS_L3U11_HML3_FAICCRB0_RMSK)
#define HWIO_APCS_L3U11_HML3_FAICCRB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICCRB0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_FAICCRB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_FAICCRB0_ADDR,v)
#define HWIO_APCS_L3U11_HML3_FAICCRB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_FAICCRB0_ADDR,m,v,HWIO_APCS_L3U11_HML3_FAICCRB0_IN)
#define HWIO_APCS_L3U11_HML3_FAICCRB0_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U11_HML3_FAICCRB0_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U11_HML3_FAICCRB0_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U11_HML3_FAICCRB0_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U11_HML3_FAICCRB0_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U11_HML3_FAICCRB0_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U11_HML3_FAICCRB0_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U11_HML3_FAICCRB1_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000230c)
#define HWIO_APCS_L3U11_HML3_FAICCRB1_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000230c)
#define HWIO_APCS_L3U11_HML3_FAICCRB1_RMSK                           0xfffeffff
#define HWIO_APCS_L3U11_HML3_FAICCRB1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICCRB1_ADDR, HWIO_APCS_L3U11_HML3_FAICCRB1_RMSK)
#define HWIO_APCS_L3U11_HML3_FAICCRB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICCRB1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_FAICCRB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_FAICCRB1_ADDR,v)
#define HWIO_APCS_L3U11_HML3_FAICCRB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_FAICCRB1_ADDR,m,v,HWIO_APCS_L3U11_HML3_FAICCRB1_IN)
#define HWIO_APCS_L3U11_HML3_FAICCRB1_SPARE1_BMSK                    0x80000000
#define HWIO_APCS_L3U11_HML3_FAICCRB1_SPARE1_SHFT                          0x1f
#define HWIO_APCS_L3U11_HML3_FAICCRB1_SPARE0_BMSK                    0x40000000
#define HWIO_APCS_L3U11_HML3_FAICCRB1_SPARE0_SHFT                          0x1e
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_UATTR1_BMSK              0x20000000
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_UATTR1_SHFT                    0x1d
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_UATTR0_BMSK              0x10000000
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_UATTR0_SHFT                    0x1c
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_NSPROT_BMSK               0x8000000
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_NSPROT_SHFT                    0x1b
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_LLK_BMSK                  0x4000000
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_LLK_SHFT                       0x1a
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_NOBACK_BMSK               0x2000000
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_NOBACK_SHFT                    0x19
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_BLK_SIZE_BMSK             0x1000000
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_BLK_SIZE_SHFT                  0x18
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_BLK_CNT_BMSK               0xfc0000
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_BLK_CNT_SHFT                   0x12
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_DIRTY_BMSK                  0x20000
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_DIRTY_SHFT                     0x11
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_ADDR_BMSK                    0xfff0
#define HWIO_APCS_L3U11_HML3_FAICCRB1_ALLOC_ADDR_SHFT                       0x4
#define HWIO_APCS_L3U11_HML3_FAICCRB1_FAIC_FUNCTION_BMSK                    0xf
#define HWIO_APCS_L3U11_HML3_FAICCRB1_FAIC_FUNCTION_SHFT                    0x0

#define HWIO_APCS_L3U11_HML3_FAICCRC0_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00002210)
#define HWIO_APCS_L3U11_HML3_FAICCRC0_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00002210)
#define HWIO_APCS_L3U11_HML3_FAICCRC0_RMSK                                 0xff
#define HWIO_APCS_L3U11_HML3_FAICCRC0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICCRC0_ADDR, HWIO_APCS_L3U11_HML3_FAICCRC0_RMSK)
#define HWIO_APCS_L3U11_HML3_FAICCRC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICCRC0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_FAICCRC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_FAICCRC0_ADDR,v)
#define HWIO_APCS_L3U11_HML3_FAICCRC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_FAICCRC0_ADDR,m,v,HWIO_APCS_L3U11_HML3_FAICCRC0_IN)
#define HWIO_APCS_L3U11_HML3_FAICCRC0_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U11_HML3_FAICCRC0_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U11_HML3_FAICCRC1_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00002310)
#define HWIO_APCS_L3U11_HML3_FAICCRC1_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00002310)
#define HWIO_APCS_L3U11_HML3_FAICCRC1_RMSK                                 0xff
#define HWIO_APCS_L3U11_HML3_FAICCRC1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICCRC1_ADDR, HWIO_APCS_L3U11_HML3_FAICCRC1_RMSK)
#define HWIO_APCS_L3U11_HML3_FAICCRC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICCRC1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_FAICCRC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_FAICCRC1_ADDR,v)
#define HWIO_APCS_L3U11_HML3_FAICCRC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_FAICCRC1_ADDR,m,v,HWIO_APCS_L3U11_HML3_FAICCRC1_IN)
#define HWIO_APCS_L3U11_HML3_FAICCRC1_ALLOC_QOSID_BMSK                     0xff
#define HWIO_APCS_L3U11_HML3_FAICCRC1_ALLOC_QOSID_SHFT                      0x0

#define HWIO_APCS_L3U11_HML3_FAICSR0_ADDR                            (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000223c)
#define HWIO_APCS_L3U11_HML3_FAICSR0_OFFS                            (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000223c)
#define HWIO_APCS_L3U11_HML3_FAICSR0_RMSK                              0xffffff
#define HWIO_APCS_L3U11_HML3_FAICSR0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICSR0_ADDR, HWIO_APCS_L3U11_HML3_FAICSR0_RMSK)
#define HWIO_APCS_L3U11_HML3_FAICSR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICSR0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_FAICSR0_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U11_HML3_FAICSR0_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U11_HML3_FAICSR0_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U11_HML3_FAICSR0_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U11_HML3_FAICSR0_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U11_HML3_FAICSR0_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U11_HML3_FAICSR0_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U11_HML3_FAICSR0_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U11_HML3_FAICSR0_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U11_HML3_FAICSR0_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U11_HML3_FAICSR0_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U11_HML3_FAICSR0_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U11_HML3_FAICSR0_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U11_HML3_FAICSR0_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U11_HML3_FAICSR1_ADDR                            (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000233c)
#define HWIO_APCS_L3U11_HML3_FAICSR1_OFFS                            (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000233c)
#define HWIO_APCS_L3U11_HML3_FAICSR1_RMSK                              0xffffff
#define HWIO_APCS_L3U11_HML3_FAICSR1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICSR1_ADDR, HWIO_APCS_L3U11_HML3_FAICSR1_RMSK)
#define HWIO_APCS_L3U11_HML3_FAICSR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FAICSR1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_FAICSR1_LAST_L3_INST_BMSK                 0xf00000
#define HWIO_APCS_L3U11_HML3_FAICSR1_LAST_L3_INST_SHFT                     0x14
#define HWIO_APCS_L3U11_HML3_FAICSR1_LAST_CMD_BMSK                      0xf0000
#define HWIO_APCS_L3U11_HML3_FAICSR1_LAST_CMD_SHFT                         0x10
#define HWIO_APCS_L3U11_HML3_FAICSR1_LAST_CGC_BMSK                       0xffe0
#define HWIO_APCS_L3U11_HML3_FAICSR1_LAST_CGC_SHFT                          0x5
#define HWIO_APCS_L3U11_HML3_FAICSR1_LAST_MMIO_WR_STAT_BMSK                0x10
#define HWIO_APCS_L3U11_HML3_FAICSR1_LAST_MMIO_WR_STAT_SHFT                 0x4
#define HWIO_APCS_L3U11_HML3_FAICSR1_MMIO_WR_FAIL_CODE_BMSK                 0xc
#define HWIO_APCS_L3U11_HML3_FAICSR1_MMIO_WR_FAIL_CODE_SHFT                 0x2
#define HWIO_APCS_L3U11_HML3_FAICSR1_ALLOCF_FAIL_BMSK                       0x2
#define HWIO_APCS_L3U11_HML3_FAICSR1_ALLOCF_FAIL_SHFT                       0x1
#define HWIO_APCS_L3U11_HML3_FAICSR1_FAIC_MACH_STAT_BMSK                    0x1
#define HWIO_APCS_L3U11_HML3_FAICSR1_FAIC_MACH_STAT_SHFT                    0x0

#define HWIO_APCS_L3U11_HML3_FUSEDATH_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000302c)
#define HWIO_APCS_L3U11_HML3_FUSEDATH_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_APCS_L3U11_HML3_FUSEDATH_RMSK                           0xffffffff
#define HWIO_APCS_L3U11_HML3_FUSEDATH_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FUSEDATH_ADDR, HWIO_APCS_L3U11_HML3_FUSEDATH_RMSK)
#define HWIO_APCS_L3U11_HML3_FUSEDATH_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FUSEDATH_ADDR, m)
#define HWIO_APCS_L3U11_HML3_FUSEDATH_FUSES_HI_BMSK                  0xffffffff
#define HWIO_APCS_L3U11_HML3_FUSEDATH_FUSES_HI_SHFT                         0x0

#define HWIO_APCS_L3U11_HML3_FUSEDATL_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003028)
#define HWIO_APCS_L3U11_HML3_FUSEDATL_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003028)
#define HWIO_APCS_L3U11_HML3_FUSEDATL_RMSK                           0xffffffff
#define HWIO_APCS_L3U11_HML3_FUSEDATL_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FUSEDATL_ADDR, HWIO_APCS_L3U11_HML3_FUSEDATL_RMSK)
#define HWIO_APCS_L3U11_HML3_FUSEDATL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FUSEDATL_ADDR, m)
#define HWIO_APCS_L3U11_HML3_FUSEDATL_FUSES_LO_BMSK                  0xffffffff
#define HWIO_APCS_L3U11_HML3_FUSEDATL_FUSES_LO_SHFT                         0x0

#define HWIO_APCS_L3U11_HML3_FUSEIDX_ADDR                            (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003024)
#define HWIO_APCS_L3U11_HML3_FUSEIDX_OFFS                            (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003024)
#define HWIO_APCS_L3U11_HML3_FUSEIDX_RMSK                                  0x3f
#define HWIO_APCS_L3U11_HML3_FUSEIDX_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FUSEIDX_ADDR, HWIO_APCS_L3U11_HML3_FUSEIDX_RMSK)
#define HWIO_APCS_L3U11_HML3_FUSEIDX_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_FUSEIDX_ADDR, m)
#define HWIO_APCS_L3U11_HML3_FUSEIDX_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_FUSEIDX_ADDR,v)
#define HWIO_APCS_L3U11_HML3_FUSEIDX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_FUSEIDX_ADDR,m,v,HWIO_APCS_L3U11_HML3_FUSEIDX_IN)
#define HWIO_APCS_L3U11_HML3_FUSEIDX_FUSE_INDEX_BMSK                       0x3f
#define HWIO_APCS_L3U11_HML3_FUSEIDX_FUSE_INDEX_SHFT                        0x0

#define HWIO_APCS_L3U11_HML3_HCRA_ADDR                               (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00005010)
#define HWIO_APCS_L3U11_HML3_HCRA_OFFS                               (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00005010)
#define HWIO_APCS_L3U11_HML3_HCRA_RMSK                               0xffffefff
#define HWIO_APCS_L3U11_HML3_HCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_HCRA_ADDR, HWIO_APCS_L3U11_HML3_HCRA_RMSK)
#define HWIO_APCS_L3U11_HML3_HCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_HCRA_ADDR, m)
#define HWIO_APCS_L3U11_HML3_HCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_HCRA_ADDR,v)
#define HWIO_APCS_L3U11_HML3_HCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_HCRA_ADDR,m,v,HWIO_APCS_L3U11_HML3_HCRA_IN)
#define HWIO_APCS_L3U11_HML3_HCRA_SPARE_BMSK                         0xf0000000
#define HWIO_APCS_L3U11_HML3_HCRA_SPARE_SHFT                               0x1c
#define HWIO_APCS_L3U11_HML3_HCRA_IGNR_CLEAN_BMSK                     0x8000000
#define HWIO_APCS_L3U11_HML3_HCRA_IGNR_CLEAN_SHFT                          0x1b
#define HWIO_APCS_L3U11_HML3_HCRA_BLK_NBSDCINV_BMSK                   0x4000000
#define HWIO_APCS_L3U11_HML3_HCRA_BLK_NBSDCINV_SHFT                        0x1a
#define HWIO_APCS_L3U11_HML3_HCRA_EN_TUE_POISON_BMSK                  0x2000000
#define HWIO_APCS_L3U11_HML3_HCRA_EN_TUE_POISON_SHFT                       0x19
#define HWIO_APCS_L3U11_HML3_HCRA_F1NPWNS_BMSK                        0x1000000
#define HWIO_APCS_L3U11_HML3_HCRA_F1NPWNS_SHFT                             0x18
#define HWIO_APCS_L3U11_HML3_HCRA_XTNDBQLF_BMSK                        0xf00000
#define HWIO_APCS_L3U11_HML3_HCRA_XTNDBQLF_SHFT                            0x14
#define HWIO_APCS_L3U11_HML3_HCRA_SVFRPC_BMSK                           0xc0000
#define HWIO_APCS_L3U11_HML3_HCRA_SVFRPC_SHFT                              0x12
#define HWIO_APCS_L3U11_HML3_HCRA_DAS64D_BMSK                           0x20000
#define HWIO_APCS_L3U11_HML3_HCRA_DAS64D_SHFT                              0x11
#define HWIO_APCS_L3U11_HML3_HCRA_FLFSRON_BMSK                          0x10000
#define HWIO_APCS_L3U11_HML3_HCRA_FLFSRON_SHFT                             0x10
#define HWIO_APCS_L3U11_HML3_HCRA_DBRABORT_BMSK                          0x8000
#define HWIO_APCS_L3U11_HML3_HCRA_DBRABORT_SHFT                             0xf
#define HWIO_APCS_L3U11_HML3_HCRA_FRDBOQD_BMSK                           0x4000
#define HWIO_APCS_L3U11_HML3_HCRA_FRDBOQD_SHFT                              0xe
#define HWIO_APCS_L3U11_HML3_HCRA_ASDAPC_BMSK                            0x2000
#define HWIO_APCS_L3U11_HML3_HCRA_ASDAPC_SHFT                               0xd
#define HWIO_APCS_L3U11_HML3_HCRA_MAX_BOQ_BUSY_BMSK                       0xf00
#define HWIO_APCS_L3U11_HML3_HCRA_MAX_BOQ_BUSY_SHFT                         0x8
#define HWIO_APCS_L3U11_HML3_HCRA_FORCE_CGC_HAZ_BMSK                       0x80
#define HWIO_APCS_L3U11_HML3_HCRA_FORCE_CGC_HAZ_SHFT                        0x7
#define HWIO_APCS_L3U11_HML3_HCRA_ADDRESS_HASH_BMSK                        0x40
#define HWIO_APCS_L3U11_HML3_HCRA_ADDRESS_HASH_SHFT                         0x6
#define HWIO_APCS_L3U11_HML3_HCRA_READ_MISS_BYP_BMSK                       0x20
#define HWIO_APCS_L3U11_HML3_HCRA_READ_MISS_BYP_SHFT                        0x5
#define HWIO_APCS_L3U11_HML3_HCRA_DATA_RET_PATH_BMSK                       0x10
#define HWIO_APCS_L3U11_HML3_HCRA_DATA_RET_PATH_SHFT                        0x4
#define HWIO_APCS_L3U11_HML3_HCRA_OUT_BNG_DIS_BMSK                          0x8
#define HWIO_APCS_L3U11_HML3_HCRA_OUT_BNG_DIS_SHFT                          0x3
#define HWIO_APCS_L3U11_HML3_HCRA_CPQDAT_DIS_BMSK                           0x4
#define HWIO_APCS_L3U11_HML3_HCRA_CPQDAT_DIS_SHFT                           0x2
#define HWIO_APCS_L3U11_HML3_HCRA_BBDRD_BMSK                                0x2
#define HWIO_APCS_L3U11_HML3_HCRA_BBDRD_SHFT                                0x1
#define HWIO_APCS_L3U11_HML3_HCRA_BBBRD_BMSK                                0x1
#define HWIO_APCS_L3U11_HML3_HCRA_BBBRD_SHFT                                0x0

#define HWIO_APCS_L3U11_HML3_HPDIV_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00005014)
#define HWIO_APCS_L3U11_HML3_HPDIV_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00005014)
#define HWIO_APCS_L3U11_HML3_HPDIV_RMSK                                 0xf000f
#define HWIO_APCS_L3U11_HML3_HPDIV_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_HPDIV_ADDR, HWIO_APCS_L3U11_HML3_HPDIV_RMSK)
#define HWIO_APCS_L3U11_HML3_HPDIV_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_HPDIV_ADDR, m)
#define HWIO_APCS_L3U11_HML3_HPDIV_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_HPDIV_ADDR,v)
#define HWIO_APCS_L3U11_HML3_HPDIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_HPDIV_ADDR,m,v,HWIO_APCS_L3U11_HML3_HPDIV_IN)
#define HWIO_APCS_L3U11_HML3_HPDIV_HPDCDP_BMSK                          0xf0000
#define HWIO_APCS_L3U11_HML3_HPDIV_HPDCDP_SHFT                             0x10
#define HWIO_APCS_L3U11_HML3_HPDIV_HPDCAP_BMSK                              0xf
#define HWIO_APCS_L3U11_HML3_HPDIV_HPDCAP_SHFT                              0x0

#define HWIO_APCS_L3U11_HML3_HSHMCTL_ADDR                            (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000705c)
#define HWIO_APCS_L3U11_HML3_HSHMCTL_OFFS                            (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000705c)
#define HWIO_APCS_L3U11_HML3_HSHMCTL_RMSK                              0x3fffff
#define HWIO_APCS_L3U11_HML3_HSHMCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_HSHMCTL_ADDR, HWIO_APCS_L3U11_HML3_HSHMCTL_RMSK)
#define HWIO_APCS_L3U11_HML3_HSHMCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_HSHMCTL_ADDR, m)
#define HWIO_APCS_L3U11_HML3_HSHMCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_HSHMCTL_ADDR,v)
#define HWIO_APCS_L3U11_HML3_HSHMCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_HSHMCTL_ADDR,m,v,HWIO_APCS_L3U11_HML3_HSHMCTL_IN)
#define HWIO_APCS_L3U11_HML3_HSHMCTL_HMASK_BMSK                        0x3fffff
#define HWIO_APCS_L3U11_HML3_HSHMCTL_HMASK_SHFT                             0x0

#define HWIO_APCS_L3U11_HML3_INJERR0_ADDR                            (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00009210)
#define HWIO_APCS_L3U11_HML3_INJERR0_OFFS                            (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00009210)
#define HWIO_APCS_L3U11_HML3_INJERR0_RMSK                                  0x1f
#define HWIO_APCS_L3U11_HML3_INJERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_INJERR0_ADDR, HWIO_APCS_L3U11_HML3_INJERR0_RMSK)
#define HWIO_APCS_L3U11_HML3_INJERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_INJERR0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_INJERR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_INJERR0_ADDR,v)
#define HWIO_APCS_L3U11_HML3_INJERR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_INJERR0_ADDR,m,v,HWIO_APCS_L3U11_HML3_INJERR0_IN)
#define HWIO_APCS_L3U11_HML3_INJERR0_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U11_HML3_INJERR0_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U11_HML3_INJERR0_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U11_HML3_INJERR0_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U11_HML3_INJERR0_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U11_HML3_INJERR0_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U11_HML3_INJERR0_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U11_HML3_INJERR0_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U11_HML3_INJERR0_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U11_HML3_INJERR0_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U11_HML3_INJERR1_ADDR                            (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00009310)
#define HWIO_APCS_L3U11_HML3_INJERR1_OFFS                            (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00009310)
#define HWIO_APCS_L3U11_HML3_INJERR1_RMSK                                  0x1f
#define HWIO_APCS_L3U11_HML3_INJERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_INJERR1_ADDR, HWIO_APCS_L3U11_HML3_INJERR1_RMSK)
#define HWIO_APCS_L3U11_HML3_INJERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_INJERR1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_INJERR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_INJERR1_ADDR,v)
#define HWIO_APCS_L3U11_HML3_INJERR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_INJERR1_ADDR,m,v,HWIO_APCS_L3U11_HML3_INJERR1_IN)
#define HWIO_APCS_L3U11_HML3_INJERR1_QERRIJ_BMSK                           0x10
#define HWIO_APCS_L3U11_HML3_INJERR1_QERRIJ_SHFT                            0x4
#define HWIO_APCS_L3U11_HML3_INJERR1_TERRIJ_BMSK                            0x8
#define HWIO_APCS_L3U11_HML3_INJERR1_TERRIJ_SHFT                            0x3
#define HWIO_APCS_L3U11_HML3_INJERR1_SERRIJ_BMSK                            0x4
#define HWIO_APCS_L3U11_HML3_INJERR1_SERRIJ_SHFT                            0x2
#define HWIO_APCS_L3U11_HML3_INJERR1_DERRIJ_BMSK                            0x2
#define HWIO_APCS_L3U11_HML3_INJERR1_DERRIJ_SHFT                            0x1
#define HWIO_APCS_L3U11_HML3_INJERR1_ERRIJ_TYPE_BMSK                        0x1
#define HWIO_APCS_L3U11_HML3_INJERR1_ERRIJ_TYPE_SHFT                        0x0

#define HWIO_APCS_L3U11_HML3_LLBCR_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00007038)
#define HWIO_APCS_L3U11_HML3_LLBCR_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00007038)
#define HWIO_APCS_L3U11_HML3_LLBCR_RMSK                              0xff00001f
#define HWIO_APCS_L3U11_HML3_LLBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_LLBCR_ADDR, HWIO_APCS_L3U11_HML3_LLBCR_RMSK)
#define HWIO_APCS_L3U11_HML3_LLBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_LLBCR_ADDR, m)
#define HWIO_APCS_L3U11_HML3_LLBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_LLBCR_ADDR,v)
#define HWIO_APCS_L3U11_HML3_LLBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_LLBCR_ADDR,m,v,HWIO_APCS_L3U11_HML3_LLBCR_IN)
#define HWIO_APCS_L3U11_HML3_LLBCR_BRKR_LVL_SPACING_BMSK             0xff000000
#define HWIO_APCS_L3U11_HML3_LLBCR_BRKR_LVL_SPACING_SHFT                   0x18
#define HWIO_APCS_L3U11_HML3_LLBCR_LIVELOCK_TTAG_BMSK                      0x18
#define HWIO_APCS_L3U11_HML3_LLBCR_LIVELOCK_TTAG_SHFT                       0x3
#define HWIO_APCS_L3U11_HML3_LLBCR_LIVELOCK_BREAK_BMSK                      0x4
#define HWIO_APCS_L3U11_HML3_LLBCR_LIVELOCK_BREAK_SHFT                      0x2
#define HWIO_APCS_L3U11_HML3_LLBCR_LIVELOCK_QUERY_D_BMSK                    0x2
#define HWIO_APCS_L3U11_HML3_LLBCR_LIVELOCK_QUERY_D_SHFT                    0x1
#define HWIO_APCS_L3U11_HML3_LLBCR_LIVELOCK_QUERY_A_BMSK                    0x1
#define HWIO_APCS_L3U11_HML3_LLBCR_LIVELOCK_QUERY_A_SHFT                    0x0

#define HWIO_APCS_L3U11_HML3_LLBQF_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000703c)
#define HWIO_APCS_L3U11_HML3_LLBQF_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000703c)
#define HWIO_APCS_L3U11_HML3_LLBQF_RMSK                              0xffffffff
#define HWIO_APCS_L3U11_HML3_LLBQF_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_LLBQF_ADDR, HWIO_APCS_L3U11_HML3_LLBQF_RMSK)
#define HWIO_APCS_L3U11_HML3_LLBQF_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_LLBQF_ADDR, m)
#define HWIO_APCS_L3U11_HML3_LLBQF_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_LLBQF_ADDR,v)
#define HWIO_APCS_L3U11_HML3_LLBQF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_LLBQF_ADDR,m,v,HWIO_APCS_L3U11_HML3_LLBQF_IN)
#define HWIO_APCS_L3U11_HML3_LLBQF_LLQ_DATA_DLY_BMSK                 0xffff0000
#define HWIO_APCS_L3U11_HML3_LLBQF_LLQ_DATA_DLY_SHFT                       0x10
#define HWIO_APCS_L3U11_HML3_LLBQF_LLQ_ADDR_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U11_HML3_LLBQF_LLQ_ADDR_DLY_SHFT                        0x0

#define HWIO_APCS_L3U11_HML3_POSCRA_ADDR                             (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00005020)
#define HWIO_APCS_L3U11_HML3_POSCRA_OFFS                             (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00005020)
#define HWIO_APCS_L3U11_HML3_POSCRA_RMSK                             0x3fffef9f
#define HWIO_APCS_L3U11_HML3_POSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_POSCRA_ADDR, HWIO_APCS_L3U11_HML3_POSCRA_RMSK)
#define HWIO_APCS_L3U11_HML3_POSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_POSCRA_ADDR, m)
#define HWIO_APCS_L3U11_HML3_POSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_POSCRA_ADDR,v)
#define HWIO_APCS_L3U11_HML3_POSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_POSCRA_ADDR,m,v,HWIO_APCS_L3U11_HML3_POSCRA_IN)
#define HWIO_APCS_L3U11_HML3_POSCRA_EN_RND_POSB_BMSK                 0x20000000
#define HWIO_APCS_L3U11_HML3_POSCRA_EN_RND_POSB_SHFT                       0x1d
#define HWIO_APCS_L3U11_HML3_POSCRA_WSRWSFD_BMSK                     0x10000000
#define HWIO_APCS_L3U11_HML3_POSCRA_WSRWSFD_SHFT                           0x1c
#define HWIO_APCS_L3U11_HML3_POSCRA_IGNORE_SNP_FILTER_BMSK            0x8000000
#define HWIO_APCS_L3U11_HML3_POSCRA_IGNORE_SNP_FILTER_SHFT                 0x1b
#define HWIO_APCS_L3U11_HML3_POSCRA_FORCE_SNP_BCAST_BMSK              0x4000000
#define HWIO_APCS_L3U11_HML3_POSCRA_FORCE_SNP_BCAST_SHFT                   0x1a
#define HWIO_APCS_L3U11_HML3_POSCRA_FORCE_BAR_RTY_BMSK                0x2000000
#define HWIO_APCS_L3U11_HML3_POSCRA_FORCE_BAR_RTY_SHFT                     0x19
#define HWIO_APCS_L3U11_HML3_POSCRA_FORCE_RSLT_BCAST_BMSK             0x1000000
#define HWIO_APCS_L3U11_HML3_POSCRA_FORCE_RSLT_BCAST_SHFT                  0x18
#define HWIO_APCS_L3U11_HML3_POSCRA_LCL_RTY_CONDITION_BMSK             0x800000
#define HWIO_APCS_L3U11_HML3_POSCRA_LCL_RTY_CONDITION_SHFT                 0x17
#define HWIO_APCS_L3U11_HML3_POSCRA_NADMBFDSB_BMSK                     0x400000
#define HWIO_APCS_L3U11_HML3_POSCRA_NADMBFDSB_SHFT                         0x16
#define HWIO_APCS_L3U11_HML3_POSCRA_FNSULGC_BMSK                       0x200000
#define HWIO_APCS_L3U11_HML3_POSCRA_FNSULGC_SHFT                           0x15
#define HWIO_APCS_L3U11_HML3_POSCRA_CNV_RTY_GLBL_CNT_BMSK              0x1f0000
#define HWIO_APCS_L3U11_HML3_POSCRA_CNV_RTY_GLBL_CNT_SHFT                  0x10
#define HWIO_APCS_L3U11_HML3_POSCRA_FORCE_LCL_RTY_GLBL_BMSK              0x8000
#define HWIO_APCS_L3U11_HML3_POSCRA_FORCE_LCL_RTY_GLBL_SHFT                 0xf
#define HWIO_APCS_L3U11_HML3_POSCRA_POS_MODE_BMSK                        0x6000
#define HWIO_APCS_L3U11_HML3_POSCRA_POS_MODE_SHFT                           0xd
#define HWIO_APCS_L3U11_HML3_POSCRA_POSQ_OLDEST_MODE_BMSK                 0x800
#define HWIO_APCS_L3U11_HML3_POSCRA_POSQ_OLDEST_MODE_SHFT                   0xb
#define HWIO_APCS_L3U11_HML3_POSCRA_RCQ_OLDEST_MODE_BMSK                  0x400
#define HWIO_APCS_L3U11_HML3_POSCRA_RCQ_OLDEST_MODE_SHFT                    0xa
#define HWIO_APCS_L3U11_HML3_POSCRA_BYP_POSQ_DIS_BMSK                     0x200
#define HWIO_APCS_L3U11_HML3_POSCRA_BYP_POSQ_DIS_SHFT                       0x9
#define HWIO_APCS_L3U11_HML3_POSCRA_BYP_SNPQ_DIS_BMSK                     0x100
#define HWIO_APCS_L3U11_HML3_POSCRA_BYP_SNPQ_DIS_SHFT                       0x8
#define HWIO_APCS_L3U11_HML3_POSCRA_BYP_RCQ_DIS_BMSK                       0x80
#define HWIO_APCS_L3U11_HML3_POSCRA_BYP_RCQ_DIS_SHFT                        0x7
#define HWIO_APCS_L3U11_HML3_POSCRA_MAX_SNOOP_CNT_BMSK                     0x1f
#define HWIO_APCS_L3U11_HML3_POSCRA_MAX_SNOOP_CNT_SHFT                      0x0

#define HWIO_APCS_L3U11_HML3_POSCRB_ADDR                             (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00005024)
#define HWIO_APCS_L3U11_HML3_POSCRB_OFFS                             (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00005024)
#define HWIO_APCS_L3U11_HML3_POSCRB_RMSK                             0xffffffff
#define HWIO_APCS_L3U11_HML3_POSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_POSCRB_ADDR, HWIO_APCS_L3U11_HML3_POSCRB_RMSK)
#define HWIO_APCS_L3U11_HML3_POSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_POSCRB_ADDR, m)
#define HWIO_APCS_L3U11_HML3_POSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_POSCRB_ADDR,v)
#define HWIO_APCS_L3U11_HML3_POSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_POSCRB_ADDR,m,v,HWIO_APCS_L3U11_HML3_POSCRB_IN)
#define HWIO_APCS_L3U11_HML3_POSCRB_PSCBL_BMSK                       0xf0000000
#define HWIO_APCS_L3U11_HML3_POSCRB_PSCBL_SHFT                             0x1c
#define HWIO_APCS_L3U11_HML3_POSCRB_PSCSDLYCR_BMSK                    0xe000000
#define HWIO_APCS_L3U11_HML3_POSCRB_PSCSDLYCR_SHFT                         0x19
#define HWIO_APCS_L3U11_HML3_POSCRB_PSCLIME_BMSK                      0x1000000
#define HWIO_APCS_L3U11_HML3_POSCRB_PSCLIME_SHFT                           0x18
#define HWIO_APCS_L3U11_HML3_POSCRB_PSCSDLYCA_BMSK                     0xc00000
#define HWIO_APCS_L3U11_HML3_POSCRB_PSCSDLYCA_SHFT                         0x16
#define HWIO_APCS_L3U11_HML3_POSCRB_PSBBL_BMSK                         0x3c0000
#define HWIO_APCS_L3U11_HML3_POSCRB_PSBBL_SHFT                             0x12
#define HWIO_APCS_L3U11_HML3_POSCRB_PSBSDLYCR_BMSK                      0x38000
#define HWIO_APCS_L3U11_HML3_POSCRB_PSBSDLYCR_SHFT                          0xf
#define HWIO_APCS_L3U11_HML3_POSCRB_PSBSDLYCA_BMSK                       0x6000
#define HWIO_APCS_L3U11_HML3_POSCRB_PSBSDLYCA_SHFT                          0xd
#define HWIO_APCS_L3U11_HML3_POSCRB_PSABL_BMSK                           0x1e00
#define HWIO_APCS_L3U11_HML3_POSCRB_PSABL_SHFT                              0x9
#define HWIO_APCS_L3U11_HML3_POSCRB_PSASDLYCR_BMSK                        0x1c0
#define HWIO_APCS_L3U11_HML3_POSCRB_PSASDLYCR_SHFT                          0x6
#define HWIO_APCS_L3U11_HML3_POSCRB_PSASDLYCA_BMSK                         0x30
#define HWIO_APCS_L3U11_HML3_POSCRB_PSASDLYCA_SHFT                          0x4
#define HWIO_APCS_L3U11_HML3_POSCRB_PNSDC_BMSK                              0xf
#define HWIO_APCS_L3U11_HML3_POSCRB_PNSDC_SHFT                              0x0

#define HWIO_APCS_L3U11_HML3_POSCRC_ADDR                             (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00007008)
#define HWIO_APCS_L3U11_HML3_POSCRC_OFFS                             (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00007008)
#define HWIO_APCS_L3U11_HML3_POSCRC_RMSK                                   0xff
#define HWIO_APCS_L3U11_HML3_POSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_POSCRC_ADDR, HWIO_APCS_L3U11_HML3_POSCRC_RMSK)
#define HWIO_APCS_L3U11_HML3_POSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_POSCRC_ADDR, m)
#define HWIO_APCS_L3U11_HML3_POSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_POSCRC_ADDR,v)
#define HWIO_APCS_L3U11_HML3_POSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_POSCRC_ADDR,m,v,HWIO_APCS_L3U11_HML3_POSCRC_IN)
#define HWIO_APCS_L3U11_HML3_POSCRC_QB_IV1_EN_BMSK                         0x80
#define HWIO_APCS_L3U11_HML3_POSCRC_QB_IV1_EN_SHFT                          0x7
#define HWIO_APCS_L3U11_HML3_POSCRC_LLBC_IV1_EN_BMSK                       0x40
#define HWIO_APCS_L3U11_HML3_POSCRC_LLBC_IV1_EN_SHFT                        0x6
#define HWIO_APCS_L3U11_HML3_POSCRC_BAR_OP_IV1_EN_BMSK                     0x20
#define HWIO_APCS_L3U11_HML3_POSCRC_BAR_OP_IV1_EN_SHFT                      0x5
#define HWIO_APCS_L3U11_HML3_POSCRC_TLBI_OP_IV1_EN_BMSK                    0x10
#define HWIO_APCS_L3U11_HML3_POSCRC_TLBI_OP_IV1_EN_SHFT                     0x4
#define HWIO_APCS_L3U11_HML3_POSCRC_QB_IV0_EN_BMSK                          0x8
#define HWIO_APCS_L3U11_HML3_POSCRC_QB_IV0_EN_SHFT                          0x3
#define HWIO_APCS_L3U11_HML3_POSCRC_LLBC_IV0_EN_BMSK                        0x4
#define HWIO_APCS_L3U11_HML3_POSCRC_LLBC_IV0_EN_SHFT                        0x2
#define HWIO_APCS_L3U11_HML3_POSCRC_BAR_OP_IV0_EN_BMSK                      0x2
#define HWIO_APCS_L3U11_HML3_POSCRC_BAR_OP_IV0_EN_SHFT                      0x1
#define HWIO_APCS_L3U11_HML3_POSCRC_TLBI_OP_IV0_EN_BMSK                     0x1
#define HWIO_APCS_L3U11_HML3_POSCRC_TLBI_OP_IV0_EN_SHFT                     0x0

#define HWIO_APCS_L3U11_HML3_POSCRD_ADDR                             (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000502c)
#define HWIO_APCS_L3U11_HML3_POSCRD_OFFS                             (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_APCS_L3U11_HML3_POSCRD_RMSK                                  0x7ff
#define HWIO_APCS_L3U11_HML3_POSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_POSCRD_ADDR, HWIO_APCS_L3U11_HML3_POSCRD_RMSK)
#define HWIO_APCS_L3U11_HML3_POSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_POSCRD_ADDR, m)
#define HWIO_APCS_L3U11_HML3_POSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_POSCRD_ADDR,v)
#define HWIO_APCS_L3U11_HML3_POSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_POSCRD_ADDR,m,v,HWIO_APCS_L3U11_HML3_POSCRD_IN)
#define HWIO_APCS_L3U11_HML3_POSCRD_SPBRCM_BMSK                           0x700
#define HWIO_APCS_L3U11_HML3_POSCRD_SPBRCM_SHFT                             0x8
#define HWIO_APCS_L3U11_HML3_POSCRD_XRDAPRP_BMSK                           0xf0
#define HWIO_APCS_L3U11_HML3_POSCRD_XRDAPRP_SHFT                            0x4
#define HWIO_APCS_L3U11_HML3_POSCRD_SPBRAC_BMSK                             0xe
#define HWIO_APCS_L3U11_HML3_POSCRD_SPBRAC_SHFT                             0x1
#define HWIO_APCS_L3U11_HML3_POSCRD_SPBRAD_BMSK                             0x1
#define HWIO_APCS_L3U11_HML3_POSCRD_SPBRAD_SHFT                             0x0

#define HWIO_APCS_L3U11_HML3_PSCRA_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00007040)
#define HWIO_APCS_L3U11_HML3_PSCRA_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00007040)
#define HWIO_APCS_L3U11_HML3_PSCRA_RMSK                                    0xff
#define HWIO_APCS_L3U11_HML3_PSCRA_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_PSCRA_ADDR, HWIO_APCS_L3U11_HML3_PSCRA_RMSK)
#define HWIO_APCS_L3U11_HML3_PSCRA_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_PSCRA_ADDR, m)
#define HWIO_APCS_L3U11_HML3_PSCRA_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_PSCRA_ADDR,v)
#define HWIO_APCS_L3U11_HML3_PSCRA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_PSCRA_ADDR,m,v,HWIO_APCS_L3U11_HML3_PSCRA_IN)
#define HWIO_APCS_L3U11_HML3_PSCRA_SPARE2_BMSK                             0x80
#define HWIO_APCS_L3U11_HML3_PSCRA_SPARE2_SHFT                              0x7
#define HWIO_APCS_L3U11_HML3_PSCRA_DBQRHS_BMSK                             0x40
#define HWIO_APCS_L3U11_HML3_PSCRA_DBQRHS_SHFT                              0x6
#define HWIO_APCS_L3U11_HML3_PSCRA_PL3SLPIIRP_BMSK                         0x20
#define HWIO_APCS_L3U11_HML3_PSCRA_PL3SLPIIRP_SHFT                          0x5
#define HWIO_APCS_L3U11_HML3_PSCRA_EL3SLPREQ_BMSK                          0x10
#define HWIO_APCS_L3U11_HML3_PSCRA_EL3SLPREQ_SHFT                           0x4
#define HWIO_APCS_L3U11_HML3_PSCRA_EL3DCCLKG1_BMSK                          0x8
#define HWIO_APCS_L3U11_HML3_PSCRA_EL3DCCLKG1_SHFT                          0x3
#define HWIO_APCS_L3U11_HML3_PSCRA_EDCGWLLE_BMSK                            0x4
#define HWIO_APCS_L3U11_HML3_PSCRA_EDCGWLLE_SHFT                            0x2
#define HWIO_APCS_L3U11_HML3_PSCRA_EL3DCCLKG0_BMSK                          0x2
#define HWIO_APCS_L3U11_HML3_PSCRA_EL3DCCLKG0_SHFT                          0x1
#define HWIO_APCS_L3U11_HML3_PSCRA_SPARE_BMSK                               0x1
#define HWIO_APCS_L3U11_HML3_PSCRA_SPARE_SHFT                               0x0

#define HWIO_APCS_L3U11_HML3_PSCRB_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00007044)
#define HWIO_APCS_L3U11_HML3_PSCRB_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00007044)
#define HWIO_APCS_L3U11_HML3_PSCRB_RMSK                              0xffffffff
#define HWIO_APCS_L3U11_HML3_PSCRB_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_PSCRB_ADDR, HWIO_APCS_L3U11_HML3_PSCRB_RMSK)
#define HWIO_APCS_L3U11_HML3_PSCRB_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_PSCRB_ADDR, m)
#define HWIO_APCS_L3U11_HML3_PSCRB_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_PSCRB_ADDR,v)
#define HWIO_APCS_L3U11_HML3_PSCRB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_PSCRB_ADDR,m,v,HWIO_APCS_L3U11_HML3_PSCRB_IN)
#define HWIO_APCS_L3U11_HML3_PSCRB_L3_SLPREQ_CNT_BMSK                0xffff0000
#define HWIO_APCS_L3U11_HML3_PSCRB_L3_SLPREQ_CNT_SHFT                      0x10
#define HWIO_APCS_L3U11_HML3_PSCRB_L3_CLKOFF_CNT_BMSK                    0xffff
#define HWIO_APCS_L3U11_HML3_PSCRB_L3_CLKOFF_CNT_SHFT                       0x0

#define HWIO_APCS_L3U11_HML3_PSCRC_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00005038)
#define HWIO_APCS_L3U11_HML3_PSCRC_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00005038)
#define HWIO_APCS_L3U11_HML3_PSCRC_RMSK                              0xffffffff
#define HWIO_APCS_L3U11_HML3_PSCRC_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_PSCRC_ADDR, HWIO_APCS_L3U11_HML3_PSCRC_RMSK)
#define HWIO_APCS_L3U11_HML3_PSCRC_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_PSCRC_ADDR, m)
#define HWIO_APCS_L3U11_HML3_PSCRC_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_PSCRC_ADDR,v)
#define HWIO_APCS_L3U11_HML3_PSCRC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_PSCRC_ADDR,m,v,HWIO_APCS_L3U11_HML3_PSCRC_IN)
#define HWIO_APCS_L3U11_HML3_PSCRC_SPARE_BMSK                        0xfffc0000
#define HWIO_APCS_L3U11_HML3_PSCRC_SPARE_SHFT                              0x12
#define HWIO_APCS_L3U11_HML3_PSCRC_CLKONDCNT_BMSK                       0x3f000
#define HWIO_APCS_L3U11_HML3_PSCRC_CLKONDCNT_SHFT                           0xc
#define HWIO_APCS_L3U11_HML3_PSCRC_SPARE2_BMSK                            0xc00
#define HWIO_APCS_L3U11_HML3_PSCRC_SPARE2_SHFT                              0xa
#define HWIO_APCS_L3U11_HML3_PSCRC_L3WFDCGDCNT_BMSK                       0x3ff
#define HWIO_APCS_L3U11_HML3_PSCRC_L3WFDCGDCNT_SHFT                         0x0

#define HWIO_APCS_L3U11_HML3_PSCRD_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000503c)
#define HWIO_APCS_L3U11_HML3_PSCRD_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_APCS_L3U11_HML3_PSCRD_RMSK                               0x1ff01ff
#define HWIO_APCS_L3U11_HML3_PSCRD_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_PSCRD_ADDR, HWIO_APCS_L3U11_HML3_PSCRD_RMSK)
#define HWIO_APCS_L3U11_HML3_PSCRD_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_PSCRD_ADDR, m)
#define HWIO_APCS_L3U11_HML3_PSCRD_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_PSCRD_ADDR,v)
#define HWIO_APCS_L3U11_HML3_PSCRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_PSCRD_ADDR,m,v,HWIO_APCS_L3U11_HML3_PSCRD_IN)
#define HWIO_APCS_L3U11_HML3_PSCRD_DATA_REQ_WINDOW_BMSK               0x1800000
#define HWIO_APCS_L3U11_HML3_PSCRD_DATA_REQ_WINDOW_SHFT                    0x17
#define HWIO_APCS_L3U11_HML3_PSCRD_DATA_REQ_LIMIT_BMSK                 0x700000
#define HWIO_APCS_L3U11_HML3_PSCRD_DATA_REQ_LIMIT_SHFT                     0x14
#define HWIO_APCS_L3U11_HML3_PSCRD_DATA_B2BDLY_BMSK                     0xf0000
#define HWIO_APCS_L3U11_HML3_PSCRD_DATA_B2BDLY_SHFT                        0x10
#define HWIO_APCS_L3U11_HML3_PSCRD_POS_REQ_WINDOW_BMSK                    0x180
#define HWIO_APCS_L3U11_HML3_PSCRD_POS_REQ_WINDOW_SHFT                      0x7
#define HWIO_APCS_L3U11_HML3_PSCRD_POS_REQ_LIMIT_BMSK                      0x70
#define HWIO_APCS_L3U11_HML3_PSCRD_POS_REQ_LIMIT_SHFT                       0x4
#define HWIO_APCS_L3U11_HML3_PSCRD_POS_REQ_B2BDLY_BMSK                      0xf
#define HWIO_APCS_L3U11_HML3_PSCRD_POS_REQ_B2BDLY_SHFT                      0x0

#define HWIO_APCS_L3U11_HML3_RSCTL_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000b008)
#define HWIO_APCS_L3U11_HML3_RSCTL_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000b008)
#define HWIO_APCS_L3U11_HML3_RSCTL_RMSK                              0x80000fff
#define HWIO_APCS_L3U11_HML3_RSCTL_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_RSCTL_ADDR, HWIO_APCS_L3U11_HML3_RSCTL_RMSK)
#define HWIO_APCS_L3U11_HML3_RSCTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_RSCTL_ADDR, m)
#define HWIO_APCS_L3U11_HML3_RSCTL_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_RSCTL_ADDR,v)
#define HWIO_APCS_L3U11_HML3_RSCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_RSCTL_ADDR,m,v,HWIO_APCS_L3U11_HML3_RSCTL_IN)
#define HWIO_APCS_L3U11_HML3_RSCTL_APB_NSBIT_BMSK                    0x80000000
#define HWIO_APCS_L3U11_HML3_RSCTL_APB_NSBIT_SHFT                          0x1f
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG11_BMSK                        0x800
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG11_SHFT                          0xb
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG10_BMSK                        0x400
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG10_SHFT                          0xa
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG9_BMSK                         0x200
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG9_SHFT                           0x9
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG8_BMSK                         0x100
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG8_SHFT                           0x8
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG7_BMSK                          0x80
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG7_SHFT                           0x7
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG6_BMSK                          0x40
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG6_SHFT                           0x6
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG5_BMSK                          0x20
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG5_SHFT                           0x5
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG4_BMSK                          0x10
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG4_SHFT                           0x4
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG3_BMSK                           0x8
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG3_SHFT                           0x3
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG2_BMSK                           0x4
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG2_SHFT                           0x2
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG1_BMSK                           0x2
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG1_SHFT                           0x1
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG0_BMSK                           0x1
#define HWIO_APCS_L3U11_HML3_RSCTL_EN_NS_RG0_SHFT                           0x0

#define HWIO_APCS_L3U11_HML3_SFAEERR0_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003244)
#define HWIO_APCS_L3U11_HML3_SFAEERR0_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003244)
#define HWIO_APCS_L3U11_HML3_SFAEERR0_RMSK                             0xffffff
#define HWIO_APCS_L3U11_HML3_SFAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_SFAEERR0_ADDR, HWIO_APCS_L3U11_HML3_SFAEERR0_RMSK)
#define HWIO_APCS_L3U11_HML3_SFAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_SFAEERR0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_SFAEERR0_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U11_HML3_SFAEERR0_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U11_HML3_SFAEERR1_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003344)
#define HWIO_APCS_L3U11_HML3_SFAEERR1_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003344)
#define HWIO_APCS_L3U11_HML3_SFAEERR1_RMSK                             0xffffff
#define HWIO_APCS_L3U11_HML3_SFAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_SFAEERR1_ADDR, HWIO_APCS_L3U11_HML3_SFAEERR1_RMSK)
#define HWIO_APCS_L3U11_HML3_SFAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_SFAEERR1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_SFAEERR1_SFT_ARY_BMSK                     0xffffff
#define HWIO_APCS_L3U11_HML3_SFAEERR1_SFT_ARY_SHFT                          0x0

#define HWIO_APCS_L3U11_HML3_SFTCR_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00005050)
#define HWIO_APCS_L3U11_HML3_SFTCR_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00005050)
#define HWIO_APCS_L3U11_HML3_SFTCR_RMSK                                 0xffff3
#define HWIO_APCS_L3U11_HML3_SFTCR_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_SFTCR_ADDR, HWIO_APCS_L3U11_HML3_SFTCR_RMSK)
#define HWIO_APCS_L3U11_HML3_SFTCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_SFTCR_ADDR, m)
#define HWIO_APCS_L3U11_HML3_SFTCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_SFTCR_ADDR,v)
#define HWIO_APCS_L3U11_HML3_SFTCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_SFTCR_ADDR,m,v,HWIO_APCS_L3U11_HML3_SFTCR_IN)
#define HWIO_APCS_L3U11_HML3_SFTCR_DISSFTPF_BMSK                        0x80000
#define HWIO_APCS_L3U11_HML3_SFTCR_DISSFTPF_SHFT                           0x13
#define HWIO_APCS_L3U11_HML3_SFTCR_ISCOQRTY_BMSK                        0x40000
#define HWIO_APCS_L3U11_HML3_SFTCR_ISCOQRTY_SHFT                           0x12
#define HWIO_APCS_L3U11_HML3_SFTCR_L2SUSP_MODE_BMSK                     0x30000
#define HWIO_APCS_L3U11_HML3_SFTCR_L2SUSP_MODE_SHFT                        0x10
#define HWIO_APCS_L3U11_HML3_SFTCR_SPARE_BMSK                            0xc000
#define HWIO_APCS_L3U11_HML3_SFTCR_SPARE_SHFT                               0xe
#define HWIO_APCS_L3U11_HML3_SFTCR_ESMPH_BMSK                            0x2000
#define HWIO_APCS_L3U11_HML3_SFTCR_ESMPH_SHFT                               0xd
#define HWIO_APCS_L3U11_HML3_SFTCR_L3DATA_IF_NS_BMSK                     0x1000
#define HWIO_APCS_L3U11_HML3_SFTCR_L3DATA_IF_NS_SHFT                        0xc
#define HWIO_APCS_L3U11_HML3_SFTCR_INTRV_IF_VLD_BMSK                      0x800
#define HWIO_APCS_L3U11_HML3_SFTCR_INTRV_IF_VLD_SHFT                        0xb
#define HWIO_APCS_L3U11_HML3_SFTCR_DGRTYCQH_BMSK                          0x400
#define HWIO_APCS_L3U11_HML3_SFTCR_DGRTYCQH_SHFT                            0xa
#define HWIO_APCS_L3U11_HML3_SFTCR_EGRTYSSH_BMSK                          0x200
#define HWIO_APCS_L3U11_HML3_SFTCR_EGRTYSSH_SHFT                            0x9
#define HWIO_APCS_L3U11_HML3_SFTCR_DORUWNP_BMSK                           0x100
#define HWIO_APCS_L3U11_HML3_SFTCR_DORUWNP_SHFT                             0x8
#define HWIO_APCS_L3U11_HML3_SFTCR_SNP_TARGET_REQ_BMSK                     0x80
#define HWIO_APCS_L3U11_HML3_SFTCR_SNP_TARGET_REQ_SHFT                      0x7
#define HWIO_APCS_L3U11_HML3_SFTCR_SNP_TARGET_UP_BMSK                      0x40
#define HWIO_APCS_L3U11_HML3_SFTCR_SNP_TARGET_UP_SHFT                       0x6
#define HWIO_APCS_L3U11_HML3_SFTCR_SNP_TARGET_RD_BMSK                      0x20
#define HWIO_APCS_L3U11_HML3_SFTCR_SNP_TARGET_RD_SHFT                       0x5
#define HWIO_APCS_L3U11_HML3_SFTCR_SNP_TARGET_WR_BMSK                      0x10
#define HWIO_APCS_L3U11_HML3_SFTCR_SNP_TARGET_WR_SHFT                       0x4
#define HWIO_APCS_L3U11_HML3_SFTCR_SFT_MODE_BMSK                            0x3
#define HWIO_APCS_L3U11_HML3_SFTCR_SFT_MODE_SHFT                            0x0

#define HWIO_APCS_L3U11_HML3_SFTPGC0_ADDR                            (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00005254)
#define HWIO_APCS_L3U11_HML3_SFTPGC0_OFFS                            (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00005254)
#define HWIO_APCS_L3U11_HML3_SFTPGC0_RMSK                                 0x707
#define HWIO_APCS_L3U11_HML3_SFTPGC0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_SFTPGC0_ADDR, HWIO_APCS_L3U11_HML3_SFTPGC0_RMSK)
#define HWIO_APCS_L3U11_HML3_SFTPGC0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_SFTPGC0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_SFTPGC0_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_SFTPGC0_ADDR,v)
#define HWIO_APCS_L3U11_HML3_SFTPGC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_SFTPGC0_ADDR,m,v,HWIO_APCS_L3U11_HML3_SFTPGC0_IN)
#define HWIO_APCS_L3U11_HML3_SFTPGC0_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U11_HML3_SFTPGC0_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U11_HML3_SFTPGC0_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U11_HML3_SFTPGC0_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U11_HML3_SFTPGC0_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U11_HML3_SFTPGC0_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U11_HML3_SFTPGC1_ADDR                            (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00005354)
#define HWIO_APCS_L3U11_HML3_SFTPGC1_OFFS                            (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00005354)
#define HWIO_APCS_L3U11_HML3_SFTPGC1_RMSK                                 0x707
#define HWIO_APCS_L3U11_HML3_SFTPGC1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_SFTPGC1_ADDR, HWIO_APCS_L3U11_HML3_SFTPGC1_RMSK)
#define HWIO_APCS_L3U11_HML3_SFTPGC1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_SFTPGC1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_SFTPGC1_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_SFTPGC1_ADDR,v)
#define HWIO_APCS_L3U11_HML3_SFTPGC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_SFTPGC1_ADDR,m,v,HWIO_APCS_L3U11_HML3_SFTPGC1_IN)
#define HWIO_APCS_L3U11_HML3_SFTPGC1_BAR_PA10_8_BMSK                      0x700
#define HWIO_APCS_L3U11_HML3_SFTPGC1_BAR_PA10_8_SHFT                        0x8
#define HWIO_APCS_L3U11_HML3_SFTPGC1_SFT_PG_MODE_BMSK                       0x6
#define HWIO_APCS_L3U11_HML3_SFTPGC1_SFT_PG_MODE_SHFT                       0x1
#define HWIO_APCS_L3U11_HML3_SFTPGC1_SFT_PG_EN_BMSK                         0x1
#define HWIO_APCS_L3U11_HML3_SFTPGC1_SFT_PG_EN_SHFT                         0x0

#define HWIO_APCS_L3U11_HML3_TAEERR0_ADDR                            (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003240)
#define HWIO_APCS_L3U11_HML3_TAEERR0_OFFS                            (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003240)
#define HWIO_APCS_L3U11_HML3_TAEERR0_RMSK                            0xc00003ff
#define HWIO_APCS_L3U11_HML3_TAEERR0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_TAEERR0_ADDR, HWIO_APCS_L3U11_HML3_TAEERR0_RMSK)
#define HWIO_APCS_L3U11_HML3_TAEERR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_TAEERR0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_TAEERR0_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U11_HML3_TAEERR0_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U11_HML3_TAEERR0_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U11_HML3_TAEERR0_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U11_HML3_TAEERR1_ADDR                            (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00003340)
#define HWIO_APCS_L3U11_HML3_TAEERR1_OFFS                            (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00003340)
#define HWIO_APCS_L3U11_HML3_TAEERR1_RMSK                            0xc00003ff
#define HWIO_APCS_L3U11_HML3_TAEERR1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_TAEERR1_ADDR, HWIO_APCS_L3U11_HML3_TAEERR1_RMSK)
#define HWIO_APCS_L3U11_HML3_TAEERR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_TAEERR1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_TAEERR1_QID_ARY_BMSK                    0xc0000000
#define HWIO_APCS_L3U11_HML3_TAEERR1_QID_ARY_SHFT                          0x1e
#define HWIO_APCS_L3U11_HML3_TAEERR1_TAG_ARY_BMSK                         0x3ff
#define HWIO_APCS_L3U11_HML3_TAEERR1_TAG_ARY_SHFT                           0x0

#define HWIO_APCS_L3U11_HML3_WDCR0_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00006208)
#define HWIO_APCS_L3U11_HML3_WDCR0_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00006208)
#define HWIO_APCS_L3U11_HML3_WDCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U11_HML3_WDCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_WDCR0_ADDR, HWIO_APCS_L3U11_HML3_WDCR0_RMSK)
#define HWIO_APCS_L3U11_HML3_WDCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_WDCR0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_WDCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_WDCR0_ADDR,v)
#define HWIO_APCS_L3U11_HML3_WDCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_WDCR0_ADDR,m,v,HWIO_APCS_L3U11_HML3_WDCR0_IN)
#define HWIO_APCS_L3U11_HML3_WDCR0_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U11_HML3_WDCR0_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U11_HML3_WDCR1_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00006308)
#define HWIO_APCS_L3U11_HML3_WDCR1_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00006308)
#define HWIO_APCS_L3U11_HML3_WDCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U11_HML3_WDCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_WDCR1_ADDR, HWIO_APCS_L3U11_HML3_WDCR1_RMSK)
#define HWIO_APCS_L3U11_HML3_WDCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_WDCR1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_WDCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_WDCR1_ADDR,v)
#define HWIO_APCS_L3U11_HML3_WDCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_WDCR1_ADDR,m,v,HWIO_APCS_L3U11_HML3_WDCR1_IN)
#define HWIO_APCS_L3U11_HML3_WDCR1_WAYDISABLE_BMSK                      0xfffff
#define HWIO_APCS_L3U11_HML3_WDCR1_WAYDISABLE_SHFT                          0x0

#define HWIO_APCS_L3U11_HML3_WMCR0_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000620c)
#define HWIO_APCS_L3U11_HML3_WMCR0_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000620c)
#define HWIO_APCS_L3U11_HML3_WMCR0_RMSK                                 0xfffff
#define HWIO_APCS_L3U11_HML3_WMCR0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_WMCR0_ADDR, HWIO_APCS_L3U11_HML3_WMCR0_RMSK)
#define HWIO_APCS_L3U11_HML3_WMCR0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_WMCR0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_WMCR0_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_WMCR0_ADDR,v)
#define HWIO_APCS_L3U11_HML3_WMCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_WMCR0_ADDR,m,v,HWIO_APCS_L3U11_HML3_WMCR0_IN)
#define HWIO_APCS_L3U11_HML3_WMCR0_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U11_HML3_WMCR0_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U11_HML3_WMCR1_ADDR                              (APCS_L3U11_HML3_CFG_REG_BASE      + 0x0000630c)
#define HWIO_APCS_L3U11_HML3_WMCR1_OFFS                              (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x0000630c)
#define HWIO_APCS_L3U11_HML3_WMCR1_RMSK                                 0xfffff
#define HWIO_APCS_L3U11_HML3_WMCR1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_WMCR1_ADDR, HWIO_APCS_L3U11_HML3_WMCR1_RMSK)
#define HWIO_APCS_L3U11_HML3_WMCR1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_WMCR1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_WMCR1_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_WMCR1_ADDR,v)
#define HWIO_APCS_L3U11_HML3_WMCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_WMCR1_ADDR,m,v,HWIO_APCS_L3U11_HML3_WMCR1_IN)
#define HWIO_APCS_L3U11_HML3_WMCR1_WAYMASK_BMSK                         0xfffff
#define HWIO_APCS_L3U11_HML3_WMCR1_WAYMASK_SHFT                             0x0

#define HWIO_APCS_L3U11_HML3_TCMAACA0_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00002200)
#define HWIO_APCS_L3U11_HML3_TCMAACA0_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00002200)
#define HWIO_APCS_L3U11_HML3_TCMAACA0_RMSK                           0xff000000
#define HWIO_APCS_L3U11_HML3_TCMAACA0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_TCMAACA0_ADDR, HWIO_APCS_L3U11_HML3_TCMAACA0_RMSK)
#define HWIO_APCS_L3U11_HML3_TCMAACA0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_TCMAACA0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_TCMAACA0_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_TCMAACA0_ADDR,v)
#define HWIO_APCS_L3U11_HML3_TCMAACA0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_TCMAACA0_ADDR,m,v,HWIO_APCS_L3U11_HML3_TCMAACA0_IN)
#define HWIO_APCS_L3U11_HML3_TCMAACA0_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U11_HML3_TCMAACA0_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U11_HML3_TCMAACA0_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U11_HML3_TCMAACA0_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U11_HML3_TCMAACB0_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00002204)
#define HWIO_APCS_L3U11_HML3_TCMAACB0_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00002204)
#define HWIO_APCS_L3U11_HML3_TCMAACB0_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U11_HML3_TCMAACB0_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_TCMAACB0_ADDR, HWIO_APCS_L3U11_HML3_TCMAACB0_RMSK)
#define HWIO_APCS_L3U11_HML3_TCMAACB0_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_TCMAACB0_ADDR, m)
#define HWIO_APCS_L3U11_HML3_TCMAACB0_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_TCMAACB0_ADDR,v)
#define HWIO_APCS_L3U11_HML3_TCMAACB0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_TCMAACB0_ADDR,m,v,HWIO_APCS_L3U11_HML3_TCMAACB0_IN)
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U11_HML3_TCMAACB0_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U11_HML3_TCMAACA1_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00002300)
#define HWIO_APCS_L3U11_HML3_TCMAACA1_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00002300)
#define HWIO_APCS_L3U11_HML3_TCMAACA1_RMSK                           0xff000000
#define HWIO_APCS_L3U11_HML3_TCMAACA1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_TCMAACA1_ADDR, HWIO_APCS_L3U11_HML3_TCMAACA1_RMSK)
#define HWIO_APCS_L3U11_HML3_TCMAACA1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_TCMAACA1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_TCMAACA1_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_TCMAACA1_ADDR,v)
#define HWIO_APCS_L3U11_HML3_TCMAACA1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_TCMAACA1_ADDR,m,v,HWIO_APCS_L3U11_HML3_TCMAACA1_IN)
#define HWIO_APCS_L3U11_HML3_TCMAACA1_L3BAR0_PRIM_BMSK               0xf0000000
#define HWIO_APCS_L3U11_HML3_TCMAACA1_L3BAR0_PRIM_SHFT                     0x1c
#define HWIO_APCS_L3U11_HML3_TCMAACA1_L3BAR0_PRIM_MASK_BMSK           0xf000000
#define HWIO_APCS_L3U11_HML3_TCMAACA1_L3BAR0_PRIM_MASK_SHFT                0x18

#define HWIO_APCS_L3U11_HML3_TCMAACB1_ADDR                           (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00002304)
#define HWIO_APCS_L3U11_HML3_TCMAACB1_OFFS                           (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00002304)
#define HWIO_APCS_L3U11_HML3_TCMAACB1_RMSK                            0x7ffdfff
#define HWIO_APCS_L3U11_HML3_TCMAACB1_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_TCMAACB1_ADDR, HWIO_APCS_L3U11_HML3_TCMAACB1_RMSK)
#define HWIO_APCS_L3U11_HML3_TCMAACB1_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_TCMAACB1_ADDR, m)
#define HWIO_APCS_L3U11_HML3_TCMAACB1_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_TCMAACB1_ADDR,v)
#define HWIO_APCS_L3U11_HML3_TCMAACB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_TCMAACB1_ADDR,m,v,HWIO_APCS_L3U11_HML3_TCMAACB1_IN)
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR1_EN_BMSK                  0x4000000
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR1_EN_SHFT                       0x1a
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR1_PRIM_BMSK                0x3c00000
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR1_PRIM_SHFT                     0x16
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR1_SEC_BMSK                  0x3c0000
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR1_SEC_SHFT                      0x12
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR1_SEC_MASK_BMSK              0x3c000
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR1_SEC_MASK_SHFT                  0xe
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR2_EN_BMSK                     0x1000
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR2_EN_SHFT                        0xc
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR2_PRIM_BMSK                    0xf00
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR2_PRIM_SHFT                      0x8
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR2_SEC_BMSK                      0xf0
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR2_SEC_SHFT                       0x4
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR2_SEC_MASK_BMSK                  0xf
#define HWIO_APCS_L3U11_HML3_TCMAACB1_L3BAR2_SEC_MASK_SHFT                  0x0

#define HWIO_APCS_L3U11_HML3_QBCR_ADDR                               (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00007070)
#define HWIO_APCS_L3U11_HML3_QBCR_OFFS                               (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00007070)
#define HWIO_APCS_L3U11_HML3_QBCR_RMSK                               0xc003ffff
#define HWIO_APCS_L3U11_HML3_QBCR_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_QBCR_ADDR, HWIO_APCS_L3U11_HML3_QBCR_RMSK)
#define HWIO_APCS_L3U11_HML3_QBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_QBCR_ADDR, m)
#define HWIO_APCS_L3U11_HML3_QBCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_QBCR_ADDR,v)
#define HWIO_APCS_L3U11_HML3_QBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_QBCR_ADDR,m,v,HWIO_APCS_L3U11_HML3_QBCR_IN)
#define HWIO_APCS_L3U11_HML3_QBCR_QB_TTAG_BMSK                       0xc0000000
#define HWIO_APCS_L3U11_HML3_QBCR_QB_TTAG_SHFT                             0x1e
#define HWIO_APCS_L3U11_HML3_QBCR_BOQ_QB_THRES_BMSK                     0x30000
#define HWIO_APCS_L3U11_HML3_QBCR_BOQ_QB_THRES_SHFT                        0x10
#define HWIO_APCS_L3U11_HML3_QBCR_QOSBEACON_DLY_BMSK                     0xffff
#define HWIO_APCS_L3U11_HML3_QBCR_QOSBEACON_DLY_SHFT                        0x0

#define HWIO_APCS_L3U11_HML3_QCCMCR_ADDR                             (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00004050)
#define HWIO_APCS_L3U11_HML3_QCCMCR_OFFS                             (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00004050)
#define HWIO_APCS_L3U11_HML3_QCCMCR_RMSK                                    0x3
#define HWIO_APCS_L3U11_HML3_QCCMCR_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_QCCMCR_ADDR, HWIO_APCS_L3U11_HML3_QCCMCR_RMSK)
#define HWIO_APCS_L3U11_HML3_QCCMCR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_QCCMCR_ADDR, m)
#define HWIO_APCS_L3U11_HML3_QCCMCR_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_QCCMCR_ADDR,v)
#define HWIO_APCS_L3U11_HML3_QCCMCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_QCCMCR_ADDR,m,v,HWIO_APCS_L3U11_HML3_QCCMCR_IN)
#define HWIO_APCS_L3U11_HML3_QCCMCR_CCMC_SS_BMSK                            0x2
#define HWIO_APCS_L3U11_HML3_QCCMCR_CCMC_SS_SHFT                            0x1
#define HWIO_APCS_L3U11_HML3_QCCMCR_DSBL_CCMC_BMSK                          0x1
#define HWIO_APCS_L3U11_HML3_QCCMCR_DSBL_CCMC_SHFT                          0x0

#define HWIO_APCS_L3U11_HML3_QCCECR_ADDR                             (APCS_L3U11_HML3_CFG_REG_BASE      + 0x00004060)
#define HWIO_APCS_L3U11_HML3_QCCECR_OFFS                             (APCS_L3U11_HML3_CFG_REG_BASE_OFFS + 0x00004060)
#define HWIO_APCS_L3U11_HML3_QCCECR_RMSK                                    0x3
#define HWIO_APCS_L3U11_HML3_QCCECR_IN          \
        in_dword_masked(HWIO_APCS_L3U11_HML3_QCCECR_ADDR, HWIO_APCS_L3U11_HML3_QCCECR_RMSK)
#define HWIO_APCS_L3U11_HML3_QCCECR_INM(m)      \
        in_dword_masked(HWIO_APCS_L3U11_HML3_QCCECR_ADDR, m)
#define HWIO_APCS_L3U11_HML3_QCCECR_OUT(v)      \
        out_dword(HWIO_APCS_L3U11_HML3_QCCECR_ADDR,v)
#define HWIO_APCS_L3U11_HML3_QCCECR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L3U11_HML3_QCCECR_ADDR,m,v,HWIO_APCS_L3U11_HML3_QCCECR_IN)
#define HWIO_APCS_L3U11_HML3_QCCECR_UNIFIED_CCEW_BMSK                       0x2
#define HWIO_APCS_L3U11_HML3_QCCECR_UNIFIED_CCEW_SHFT                       0x1
#define HWIO_APCS_L3U11_HML3_QCCECR_DSBL_CCE_BMSK                           0x1
#define HWIO_APCS_L3U11_HML3_QCCECR_DSBL_CCE_SHFT                           0x0


#endif /* __HALVBUHWIO_H__ */
