\doxysection{srsran\+::rlc\+\_\+tx\+\_\+am\+\_\+appconfig Struct Reference}
\hypertarget{structsrsran_1_1rlc__tx__am__appconfig}{}\label{structsrsran_1_1rlc__tx__am__appconfig}\index{srsran::rlc\_tx\_am\_appconfig@{srsran::rlc\_tx\_am\_appconfig}}


RLC UM TX configuration.  




{\ttfamily \#include $<$gnb\+\_\+appconfig.\+h$>$}



Collaboration diagram for srsran\+::rlc\+\_\+tx\+\_\+am\+\_\+appconfig\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d7/d8c/structsrsran_1_1rlc__tx__am__appconfig__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1rlc__tx__am__appconfig_a45dc57cf762750e9545d1542d88849e0}\label{structsrsran_1_1rlc__tx__am__appconfig_a45dc57cf762750e9545d1542d88849e0} 
uint16\+\_\+t {\bfseries sn\+\_\+field\+\_\+length}
\begin{DoxyCompactList}\small\item\em Number of bits used for sequence number. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1rlc__tx__am__appconfig_ab637081bcb388bade558ccfcf8211d2c}\label{structsrsran_1_1rlc__tx__am__appconfig_ab637081bcb388bade558ccfcf8211d2c} 
int32\+\_\+t {\bfseries t\+\_\+poll\+\_\+retx}
\begin{DoxyCompactList}\small\item\em Poll retx timeout (ms) \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1rlc__tx__am__appconfig_ac07f860e176f21399bbb0713559db7c4}\label{structsrsran_1_1rlc__tx__am__appconfig_ac07f860e176f21399bbb0713559db7c4} 
\mbox{\hyperlink{classuint32__t}{uint32\+\_\+t}} {\bfseries max\+\_\+retx\+\_\+thresh}
\begin{DoxyCompactList}\small\item\em Max retx threshold. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1rlc__tx__am__appconfig_aa5adc59c2379abaa36c9696248b32281}\label{structsrsran_1_1rlc__tx__am__appconfig_aa5adc59c2379abaa36c9696248b32281} 
int32\+\_\+t {\bfseries poll\+\_\+pdu}
\begin{DoxyCompactList}\small\item\em Insert poll bit after this many PDUs. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1rlc__tx__am__appconfig_a2688eee2d143db41779df79bc9db2e20}\label{structsrsran_1_1rlc__tx__am__appconfig_a2688eee2d143db41779df79bc9db2e20} 
int32\+\_\+t {\bfseries poll\+\_\+byte}
\begin{DoxyCompactList}\small\item\em Insert poll bit after this much data (bytes) \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1rlc__tx__am__appconfig_a0a516b9c28d3246fbd3135d310b9769c}\label{structsrsran_1_1rlc__tx__am__appconfig_a0a516b9c28d3246fbd3135d310b9769c} 
\mbox{\hyperlink{classuint32__t}{uint32\+\_\+t}} {\bfseries max\+\_\+window} = 0
\begin{DoxyCompactList}\small\item\em Custom parameter to limit the maximum window size for memory reasons. 0 means no limit. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1rlc__tx__am__appconfig_ad3a3adcd464580dddc1a6d2a5f7fd843}\label{structsrsran_1_1rlc__tx__am__appconfig_ad3a3adcd464580dddc1a6d2a5f7fd843} 
\mbox{\hyperlink{classuint32__t}{uint32\+\_\+t}} {\bfseries queue\+\_\+size} = 4096
\begin{DoxyCompactList}\small\item\em RLC SDU queue size. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RLC UM TX configuration. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
apps/gnb/gnb\+\_\+appconfig.\+h\end{DoxyCompactItemize}
