{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711652494268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711652494268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 14:01:34 2024 " "Processing started: Thu Mar 28 14:01:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711652494268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711652494268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 --convert_bdf_to_verilog=U:/cpre281/lab8/finalStep.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 --convert_bdf_to_verilog=U:/cpre281/lab8/finalStep.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711652494268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalstep.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finalstep.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 finalStep " "Found entity 1: finalStep" {  } { { "finalstep.bdf" "" { Schematic "U:/cpre281/lab8/finalstep.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652494495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711652494495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711652494508 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "finalstep.bdf" "" { Schematic "U:/cpre281/lab8/finalstep.bdf" { { 40 816 880 40 "" "" } { 344 816 816 496 "" "" } { 40 816 816 192 "" "" } { 192 816 816 344 "" "" } { 328 720 816 345 "f1" "" } { 480 720 816 497 "f0" "" } { 176 720 816 193 "f2" "" } { 24 728 816 41 "f3" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Design Software" 0 -1 1711652494509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 1  Quartus Prime " "Quartus Prime Create Verilog File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711652494562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 14:01:34 2024 " "Processing ended: Thu Mar 28 14:01:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711652494562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711652494562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711652494562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711652494562 ""}
