TimeQuest Timing Analyzer report for signal_adc_fsmc
Wed Dec 10 14:59:03 2025
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 125C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 125C Model Setup Summary
  9. Slow 1200mV 125C Model Hold Summary
 10. Slow 1200mV 125C Model Recovery Summary
 11. Slow 1200mV 125C Model Removal Summary
 12. Slow 1200mV 125C Model Minimum Pulse Width Summary
 13. Slow 1200mV 125C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 125C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 125C Model Metastability Summary
 16. Slow 1200mV -40C Model Fmax Summary
 17. Slow 1200mV -40C Model Setup Summary
 18. Slow 1200mV -40C Model Hold Summary
 19. Slow 1200mV -40C Model Recovery Summary
 20. Slow 1200mV -40C Model Removal Summary
 21. Slow 1200mV -40C Model Minimum Pulse Width Summary
 22. Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV -40C Model Metastability Summary
 25. Fast 1200mV -40C Model Setup Summary
 26. Fast 1200mV -40C Model Hold Summary
 27. Fast 1200mV -40C Model Recovery Summary
 28. Fast 1200mV -40C Model Removal Summary
 29. Fast 1200mV -40C Model Minimum Pulse Width Summary
 30. Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV -40C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv n40c Model)
 37. Signal Integrity Metrics (Slow 1200mv 125c Model)
 38. Signal Integrity Metrics (Fast 1200mv n40c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; signal_adc_fsmc                                     ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL006YE144A7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; signal_adc_fsmc.sdc ; OK     ; Wed Dec 10 14:59:01 2025 ;
+---------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; clk_20mhz                                            ; Base      ; 50.000 ; 20.0 MHz  ; 0.000 ; 25.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_20mhz }                                            ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 12.500 ; 80.0 MHz  ; 0.000 ; 6.250  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_20mhz ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 128.68 MHz ; 128.68 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.729 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.428 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 125C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 125C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.909  ; 0.000         ;
; clk_20mhz                                            ; 24.865 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.729 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.320      ; 8.133      ;
; 4.742 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.320      ; 8.120      ;
; 4.748 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.320      ; 8.114      ;
; 4.827 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.290      ; 8.005      ;
; 4.827 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.290      ; 8.005      ;
; 4.837 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.290      ; 7.995      ;
; 4.846 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.320      ; 8.016      ;
; 4.863 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.981      ;
; 4.863 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.981      ;
; 4.866 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.979      ;
; 4.866 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.979      ;
; 4.873 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.971      ;
; 4.876 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.969      ;
; 4.895 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.949      ;
; 4.895 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.949      ;
; 4.898 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.946      ;
; 4.898 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.946      ;
; 4.898 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.301      ; 7.945      ;
; 4.898 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.301      ; 7.945      ;
; 4.905 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.939      ;
; 4.905 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.299      ; 7.936      ;
; 4.905 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.299      ; 7.936      ;
; 4.908 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.936      ;
; 4.908 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.301      ; 7.935      ;
; 4.915 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.320      ; 7.947      ;
; 4.915 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.299      ; 7.926      ;
; 4.925 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.290      ; 7.907      ;
; 4.958 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.317      ; 7.901      ;
; 4.961 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.883      ;
; 4.964 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.881      ;
; 4.969 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.317      ; 7.890      ;
; 4.969 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.317      ; 7.890      ;
; 4.993 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.851      ;
; 4.996 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.848      ;
; 4.996 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.301      ; 7.847      ;
; 4.997 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.290      ; 7.835      ;
; 5.003 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.299      ; 7.838      ;
; 5.033 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.811      ;
; 5.036 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.809      ;
; 5.047 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.324      ; 7.819      ;
; 5.053 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.290      ; 7.779      ;
; 5.053 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.290      ; 7.779      ;
; 5.057 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.275      ; 7.760      ;
; 5.057 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.275      ; 7.760      ;
; 5.060 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.320      ; 7.802      ;
; 5.063 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.290      ; 7.769      ;
; 5.065 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.779      ;
; 5.067 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.317      ; 7.792      ;
; 5.067 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.275      ; 7.750      ;
; 5.068 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.301      ; 7.775      ;
; 5.068 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.776      ;
; 5.075 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.299      ; 7.766      ;
; 5.092 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a17~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.289      ; 7.739      ;
; 5.092 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a17~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.289      ; 7.739      ;
; 5.102 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a17~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.289      ; 7.729      ;
; 5.132 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.294      ; 7.704      ;
; 5.139 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.317      ; 7.720      ;
; 5.139 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.290      ; 7.693      ;
; 5.149 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.320      ; 7.713      ;
; 5.151 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.290      ; 7.681      ;
; 5.154 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.691      ;
; 5.154 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.691      ;
; 5.155 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.275      ; 7.662      ;
; 5.164 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.681      ;
; 5.168 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 7.680      ;
; 5.171 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.307      ; 7.678      ;
; 5.175 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.669      ;
; 5.178 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.667      ;
; 5.190 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a17~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.289      ; 7.641      ;
; 5.200 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 7.648      ;
; 5.203 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.305      ; 7.644      ;
; 5.203 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 7.645      ;
; 5.207 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.637      ;
; 5.210 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.301      ; 7.633      ;
; 5.210 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.634      ;
; 5.210 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.635      ;
; 5.217 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.299      ; 7.624      ;
; 5.221 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.277      ; 7.598      ;
; 5.221 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.277      ; 7.598      ;
; 5.223 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.290      ; 7.609      ;
; 5.227 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.275      ; 7.590      ;
; 5.228 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.290      ; 7.604      ;
; 5.231 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.320      ; 7.631      ;
; 5.231 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.277      ; 7.588      ;
; 5.252 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.593      ;
; 5.262 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a17~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.289      ; 7.569      ;
; 5.264 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.580      ;
; 5.267 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.578      ;
; 5.274 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.321      ; 7.589      ;
; 5.281 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.317      ; 7.578      ;
; 5.296 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.548      ;
; 5.299 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.545      ;
; 5.299 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.301      ; 7.544      ;
; 5.306 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.299      ; 7.535      ;
; 5.309 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.312      ; 7.545      ;
; 5.309 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.312      ; 7.545      ;
; 5.319 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.312      ; 7.535      ;
; 5.319 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.277      ; 7.500      ;
; 5.324 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.521      ;
; 5.349 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.290      ; 7.483      ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.428 ; measurement_active          ; measurement_active                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; capture_done                ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.429 ; ema_pulse_n_reg             ; ema_pulse_n_reg                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.692      ;
; 0.444 ; adc_buffer_rtl_0_bypass[34] ; fsmc_data_out[5]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.709      ;
; 0.445 ; adc_buffer_rtl_0_bypass[36] ; fsmc_data_out[7]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.709      ;
; 0.445 ; adc_buffer_rtl_0_bypass[29] ; fsmc_data_out[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.710      ;
; 0.447 ; adc_buffer_rtl_0_bypass[40] ; fsmc_data_out[11]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.712      ;
; 0.447 ; adc_buffer_rtl_0_bypass[32] ; fsmc_data_out[3]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.711      ;
; 0.512 ; start_sync[0]               ; start_sync[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.776      ;
; 0.568 ; adc_buffer_rtl_0_bypass[35] ; fsmc_data_out[6]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.833      ;
; 0.570 ; adc_buffer_rtl_0_bypass[37] ; fsmc_data_out[8]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.834      ;
; 0.571 ; adc_buffer_rtl_0_bypass[30] ; fsmc_data_out[1]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.835      ;
; 0.572 ; adc_buffer_rtl_0_bypass[39] ; fsmc_data_out[10]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.836      ;
; 0.597 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.276      ;
; 0.611 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.290      ;
; 0.653 ; sample_counter[5]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.332      ;
; 0.660 ; adc_buffer_rtl_0_bypass[38] ; fsmc_data_out[9]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.924      ;
; 0.660 ; adc_buffer_rtl_0_bypass[33] ; fsmc_data_out[4]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.924      ;
; 0.662 ; adc_buffer_rtl_0_bypass[31] ; fsmc_data_out[2]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.927      ;
; 0.665 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.353      ;
; 0.665 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.353      ;
; 0.668 ; counter[7]                  ; counter[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.933      ;
; 0.669 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.348      ;
; 0.670 ; sample_counter[4]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.349      ;
; 0.671 ; counter[9]                  ; counter[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.936      ;
; 0.674 ; counter[17]                 ; counter[17]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.938      ;
; 0.675 ; counter[19]                 ; counter[19]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.939      ;
; 0.675 ; counter[8]                  ; counter[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.940      ;
; 0.675 ; counter[18]                 ; counter[18]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.939      ;
; 0.675 ; counter[6]                  ; counter[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.940      ;
; 0.677 ; counter[11]                 ; counter[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.942      ;
; 0.678 ; counter[1]                  ; counter[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.943      ;
; 0.679 ; sample_counter[11]          ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; sample_counter[9]           ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; counter[20]                 ; counter[20]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; counter[15]                 ; counter[15]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; sample_counter[1]           ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; counter[13]                 ; counter[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.681 ; sample_counter[13]          ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.682 ; counter[21]                 ; counter[21]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.946      ;
; 0.683 ; sample_counter[12]          ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.947      ;
; 0.683 ; sample_counter[2]           ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.947      ;
; 0.683 ; counter[16]                 ; counter[16]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.947      ;
; 0.684 ; counter[22]                 ; counter[22]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.948      ;
; 0.684 ; sample_counter[8]           ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.948      ;
; 0.688 ; counter[3]                  ; counter[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.953      ;
; 0.688 ; counter[2]                  ; counter[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.953      ;
; 0.688 ; sample_counter[3]           ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.952      ;
; 0.688 ; counter[5]                  ; counter[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.953      ;
; 0.689 ; sample_counter[7]           ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.953      ;
; 0.689 ; sample_counter[4]           ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.953      ;
; 0.690 ; counter[10]                 ; counter[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.955      ;
; 0.690 ; counter[23]                 ; counter[23]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.954      ;
; 0.691 ; sample_counter[10]          ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.955      ;
; 0.691 ; counter[14]                 ; counter[14]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.955      ;
; 0.691 ; counter[4]                  ; counter[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.956      ;
; 0.692 ; sample_counter[6]           ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.956      ;
; 0.704 ; counter[12]                 ; counter[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.968      ;
; 0.707 ; counter[0]                  ; counter[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.972      ;
; 0.708 ; sample_counter[0]           ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.972      ;
; 0.710 ; sample_counter[6]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.398      ;
; 0.712 ; sample_counter[5]           ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.976      ;
; 0.735 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.423      ;
; 0.744 ; capture_active              ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.008      ;
; 0.748 ; sample_counter[9]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.436      ;
; 0.807 ; start_sync[1]               ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a14~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.483      ;
; 0.816 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.504      ;
; 0.840 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.515      ;
; 0.867 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.545      ;
; 0.869 ; start_sync[1]               ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.133      ;
; 0.871 ; start_sync[1]               ; adc_buffer_rtl_0_bypass[26]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.135      ;
; 0.891 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.570      ;
; 0.897 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.575      ;
; 0.900 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.578      ;
; 0.905 ; start_sync[0]               ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.166      ;
; 0.906 ; start_sync[0]               ; adc_buffer_rtl_0_bypass[22]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.167      ;
; 0.906 ; start_sync[0]               ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.167      ;
; 0.924 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.602      ;
; 0.928 ; counter[23]                 ; on_32_reg                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.192      ;
; 0.929 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.621      ;
; 0.931 ; start_sync[1]               ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.192      ;
; 0.931 ; start_sync[1]               ; read_ptr[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.192      ;
; 0.936 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.614      ;
; 0.943 ; sample_counter[8]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.621      ;
; 0.943 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.620      ;
; 0.949 ; sample_counter[5]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.627      ;
; 0.950 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.628      ;
; 0.950 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.629      ;
; 0.950 ; sample_counter[6]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.642      ;
; 0.954 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.632      ;
; 0.954 ; sample_counter[6]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.643      ;
; 0.955 ; sample_counter[6]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.643      ;
; 0.956 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.634      ;
; 0.960 ; sample_counter[6]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.639      ;
; 0.960 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.652      ;
; 0.961 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.639      ;
; 0.963 ; sample_counter[12]          ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 1.649      ;
; 0.965 ; sample_counter[10]          ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.643      ;
; 0.968 ; start_sync[1]               ; adc_buffer_rtl_0_bypass[12]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.229      ;
; 0.969 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.646      ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 145.79 MHz ; 145.79 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.641 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.344 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.921  ; 0.000         ;
; clk_20mhz                                            ; 24.889 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.641 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 7.145      ;
; 5.642 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 7.144      ;
; 5.649 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 7.137      ;
; 5.710 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.236      ; 7.054      ;
; 5.711 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.236      ; 7.053      ;
; 5.718 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.236      ; 7.046      ;
; 5.735 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.257      ; 7.050      ;
; 5.744 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 7.031      ;
; 5.745 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 7.030      ;
; 5.752 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 7.023      ;
; 5.756 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 7.018      ;
; 5.757 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 7.017      ;
; 5.764 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 7.010      ;
; 5.766 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 7.008      ;
; 5.767 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 7.007      ;
; 5.774 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 7.000      ;
; 5.784 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.257      ; 7.001      ;
; 5.790 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 6.983      ;
; 5.790 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 6.982      ;
; 5.791 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 6.982      ;
; 5.791 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 6.981      ;
; 5.795 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 6.976      ;
; 5.796 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 6.975      ;
; 5.798 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 6.975      ;
; 5.798 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 6.974      ;
; 5.803 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 6.968      ;
; 5.804 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 6.959      ;
; 5.838 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 6.936      ;
; 5.848 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.261      ; 6.941      ;
; 5.849 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.261      ; 6.940      ;
; 5.850 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 6.923      ;
; 5.853 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 6.910      ;
; 5.856 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.261      ; 6.933      ;
; 5.860 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 6.913      ;
; 5.882 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.236      ; 6.882      ;
; 5.883 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.236      ; 6.881      ;
; 5.884 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 6.888      ;
; 5.884 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 6.887      ;
; 5.887 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 6.887      ;
; 5.889 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.242      ; 6.881      ;
; 5.889 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.225      ; 6.864      ;
; 5.890 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.225      ; 6.863      ;
; 5.890 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.236      ; 6.874      ;
; 5.892 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.263      ; 6.899      ;
; 5.896 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 6.890      ;
; 5.897 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.225      ; 6.856      ;
; 5.899 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 6.874      ;
; 5.909 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 6.864      ;
; 5.933 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 6.838      ;
; 5.933 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 6.839      ;
; 5.938 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.242      ; 6.832      ;
; 5.942 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.260      ; 6.846      ;
; 5.956 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a17~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.240      ; 6.812      ;
; 5.957 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a17~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.240      ; 6.811      ;
; 5.961 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.241      ; 6.808      ;
; 5.964 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a17~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.240      ; 6.804      ;
; 5.965 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.236      ; 6.799      ;
; 5.976 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 6.787      ;
; 5.983 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.224      ; 6.769      ;
; 5.984 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 6.802      ;
; 5.991 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.260      ; 6.797      ;
; 5.995 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.252      ; 6.785      ;
; 5.999 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 6.776      ;
; 6.007 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.772      ;
; 6.011 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 6.763      ;
; 6.017 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.762      ;
; 6.021 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 6.753      ;
; 6.025 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.235      ; 6.738      ;
; 6.029 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.226      ; 6.725      ;
; 6.030 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.226      ; 6.724      ;
; 6.032 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.224      ; 6.720      ;
; 6.037 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.226      ; 6.717      ;
; 6.041 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.250      ; 6.737      ;
; 6.041 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.249      ; 6.736      ;
; 6.045 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 6.727      ;
; 6.045 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 6.728      ;
; 6.046 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.248      ; 6.730      ;
; 6.050 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a17~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.239      ; 6.717      ;
; 6.050 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 6.721      ;
; 6.053 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.236      ; 6.711      ;
; 6.062 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.248      ; 6.714      ;
; 6.063 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.248      ; 6.713      ;
; 6.070 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.248      ; 6.706      ;
; 6.087 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 6.688      ;
; 6.099 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.266      ; 6.695      ;
; 6.099 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a17~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.239      ; 6.668      ;
; 6.099 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 6.675      ;
; 6.103 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.261      ; 6.686      ;
; 6.109 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 6.665      ;
; 6.123 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.225      ; 6.630      ;
; 6.124 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.257      ; 6.661      ;
; 6.133 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.241      ; 6.636      ;
; 6.133 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 6.640      ;
; 6.133 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 6.639      ;
; 6.137 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.236      ; 6.627      ;
; 6.138 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 6.633      ;
; 6.140 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.230      ; 6.618      ;
; 6.144 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.225      ; 6.609      ;
; 6.156 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 6.619      ;
; 6.172 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.225      ; 6.581      ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.344 ; ema_pulse_n_reg                                                             ; ema_pulse_n_reg                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; capture_done                                                                ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.345 ; measurement_active                                                          ; measurement_active                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.397 ; adc_buffer_rtl_0_bypass[29]                                                 ; fsmc_data_out[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.627      ;
; 0.398 ; adc_buffer_rtl_0_bypass[34]                                                 ; fsmc_data_out[5]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.628      ;
; 0.399 ; adc_buffer_rtl_0_bypass[36]                                                 ; fsmc_data_out[7]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.628      ;
; 0.400 ; adc_buffer_rtl_0_bypass[40]                                                 ; fsmc_data_out[11]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.630      ;
; 0.400 ; adc_buffer_rtl_0_bypass[32]                                                 ; fsmc_data_out[3]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.629      ;
; 0.461 ; start_sync[0]                                                               ; start_sync[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.690      ;
; 0.505 ; adc_buffer_rtl_0_bypass[35]                                                 ; fsmc_data_out[6]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.506 ; adc_buffer_rtl_0_bypass[37]                                                 ; fsmc_data_out[8]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.506 ; adc_buffer_rtl_0_bypass[30]                                                 ; fsmc_data_out[1]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.509 ; adc_buffer_rtl_0_bypass[39]                                                 ; fsmc_data_out[10]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.738      ;
; 0.554 ; sample_counter[1]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.125      ;
; 0.570 ; sample_counter[7]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.141      ;
; 0.579 ; adc_buffer_rtl_0_bypass[38]                                                 ; fsmc_data_out[9]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.579 ; adc_buffer_rtl_0_bypass[33]                                                 ; fsmc_data_out[4]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.581 ; adc_buffer_rtl_0_bypass[31]                                                 ; fsmc_data_out[2]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.585 ; counter[9]                                                                  ; counter[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.815      ;
; 0.586 ; counter[17]                                                                 ; counter[17]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.816      ;
; 0.588 ; counter[7]                                                                  ; counter[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.818      ;
; 0.591 ; counter[11]                                                                 ; counter[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.821      ;
; 0.591 ; counter[8]                                                                  ; counter[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.821      ;
; 0.592 ; counter[15]                                                                 ; counter[15]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; sample_counter[11]                                                          ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; sample_counter[1]                                                           ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; counter[1]                                                                  ; counter[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.593 ; sample_counter[9]                                                           ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; counter[19]                                                                 ; counter[19]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; counter[18]                                                                 ; counter[18]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; sample_counter[13]                                                          ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.594 ; counter[6]                                                                  ; counter[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.824      ;
; 0.595 ; counter[13]                                                                 ; counter[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.596 ; counter[20]                                                                 ; counter[20]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; sample_counter[5]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.167      ;
; 0.597 ; counter[21]                                                                 ; counter[21]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.598 ; sample_counter[12]                                                          ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; sample_counter[8]                                                           ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; sample_counter[2]                                                           ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; counter[16]                                                                 ; counter[16]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.599 ; counter[22]                                                                 ; counter[22]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.599 ; sample_counter[3]                                                           ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.601 ; counter[2]                                                                  ; counter[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.831      ;
; 0.601 ; counter[23]                                                                 ; counter[23]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.831      ;
; 0.602 ; counter[10]                                                                 ; counter[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.832      ;
; 0.602 ; counter[5]                                                                  ; counter[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.832      ;
; 0.603 ; counter[3]                                                                  ; counter[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.833      ;
; 0.603 ; sample_counter[7]                                                           ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.833      ;
; 0.603 ; sample_counter[4]                                                           ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.833      ;
; 0.604 ; counter[14]                                                                 ; counter[14]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.834      ;
; 0.605 ; sample_counter[10]                                                          ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.835      ;
; 0.605 ; sample_counter[3]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.176      ;
; 0.605 ; counter[4]                                                                  ; counter[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.835      ;
; 0.606 ; sample_counter[6]                                                           ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.836      ;
; 0.615 ; counter[12]                                                                 ; counter[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.845      ;
; 0.615 ; sample_counter[0]                                                           ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.845      ;
; 0.615 ; counter[0]                                                                  ; counter[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.845      ;
; 0.620 ; sample_counter[4]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.191      ;
; 0.622 ; sample_counter[5]                                                           ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.852      ;
; 0.653 ; capture_active                                                              ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.883      ;
; 0.656 ; sample_counter[3]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.235      ;
; 0.661 ; sample_counter[1]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.240      ;
; 0.697 ; sample_counter[6]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.276      ;
; 0.710 ; sample_counter[9]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.289      ;
; 0.712 ; sample_counter[7]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.291      ;
; 0.751 ; start_sync[1]                                                               ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a14~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.319      ;
; 0.754 ; sample_counter[3]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.322      ;
; 0.771 ; start_sync[1]                                                               ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.000      ;
; 0.771 ; sample_counter[3]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.342      ;
; 0.775 ; start_sync[1]                                                               ; adc_buffer_rtl_0_bypass[26]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.004      ;
; 0.791 ; sample_counter[0]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.370      ;
; 0.799 ; sample_counter[3]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.371      ;
; 0.800 ; start_sync[1]                                                               ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.026      ;
; 0.800 ; start_sync[1]                                                               ; read_ptr[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.026      ;
; 0.808 ; counter[23]                                                                 ; on_32_reg                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.039      ;
; 0.813 ; start_sync[0]                                                               ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.040      ;
; 0.813 ; start_sync[0]                                                               ; adc_buffer_rtl_0_bypass[22]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.040      ;
; 0.813 ; start_sync[0]                                                               ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.040      ;
; 0.821 ; sample_counter[0]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.392      ;
; 0.823 ; sample_counter[0]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.394      ;
; 0.829 ; sample_counter[5]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.399      ;
; 0.830 ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|address_reg_b[0] ; fsmc_data_out[6]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.834 ; start_sync[1]                                                               ; adc_buffer_rtl_0_bypass[12]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.061      ;
; 0.840 ; start_sync[1]                                                               ; adc_buffer_rtl_0_bypass[10]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.067      ;
; 0.840 ; sample_counter[3]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.409      ;
; 0.842 ; sample_counter[1]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.413      ;
; 0.844 ; sample_counter[2]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.415      ;
; 0.849 ; sample_counter[1]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.420      ;
; 0.853 ; sample_counter[7]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.425      ;
; 0.853 ; sample_counter[7]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.437      ;
; 0.861 ; sample_counter[8]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.432      ;
; 0.862 ; counter[9]                                                                  ; counter[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.092      ;
; 0.862 ; sample_counter[6]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.442      ;
; 0.863 ; counter[17]                                                                 ; counter[18]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.093      ;
; 0.865 ; counter[7]                                                                  ; counter[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.095      ;
; 0.865 ; sample_counter[7]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.436      ;
; 0.866 ; counter[18]                                                                 ; counter[19]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.096      ;
; 0.866 ; sample_counter[7]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.436      ;
; 0.867 ; counter[8]                                                                  ; counter[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.097      ;
; 0.869 ; counter[1]                                                                  ; counter[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.099      ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.835 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.951  ; 0.000         ;
; clk_20mhz                                            ; 24.629 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 8.835 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.135      ; 3.808      ;
; 8.835 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.135      ; 3.808      ;
; 8.838 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.135      ; 3.805      ;
; 8.838 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.148      ; 3.818      ;
; 8.838 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.148      ; 3.818      ;
; 8.841 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.148      ; 3.815      ;
; 8.851 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.142      ; 3.799      ;
; 8.851 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.142      ; 3.799      ;
; 8.854 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.142      ; 3.796      ;
; 8.860 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.789      ;
; 8.860 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.789      ;
; 8.863 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.786      ;
; 8.863 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.786      ;
; 8.863 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.786      ;
; 8.866 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.783      ;
; 8.868 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.779      ;
; 8.868 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.779      ;
; 8.870 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.779      ;
; 8.870 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.779      ;
; 8.871 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.776      ;
; 8.873 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.776      ;
; 8.873 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.134      ; 3.769      ;
; 8.874 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.772      ;
; 8.874 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.772      ;
; 8.876 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.147      ; 3.779      ;
; 8.877 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.769      ;
; 8.889 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.760      ;
; 8.898 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.140      ; 3.750      ;
; 8.901 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.140      ; 3.747      ;
; 8.906 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.740      ;
; 8.907 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.134      ; 3.735      ;
; 8.908 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.140      ; 3.740      ;
; 8.910 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.147      ; 3.745      ;
; 8.912 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.137      ; 3.733      ;
; 8.923 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.726      ;
; 8.932 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.140      ; 3.716      ;
; 8.935 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.140      ; 3.713      ;
; 8.940 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.706      ;
; 8.942 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.140      ; 3.706      ;
; 8.946 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.137      ; 3.699      ;
; 8.947 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.151      ; 3.712      ;
; 8.947 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.151      ; 3.712      ;
; 8.950 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.151      ; 3.709      ;
; 8.964 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.683      ;
; 8.967 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.152      ; 3.693      ;
; 8.967 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.135      ; 3.676      ;
; 8.970 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.148      ; 3.686      ;
; 8.976 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a17~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.134      ; 3.666      ;
; 8.976 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a17~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.134      ; 3.666      ;
; 8.979 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a17~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.134      ; 3.663      ;
; 8.980 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.146      ; 3.674      ;
; 8.983 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.142      ; 3.667      ;
; 8.985 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.150      ; 3.673      ;
; 8.989 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.664      ;
; 8.992 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.661      ;
; 8.992 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.657      ;
; 8.995 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.654      ;
; 8.997 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.143      ; 3.654      ;
; 8.999 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.654      ;
; 9.000 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.647      ;
; 9.002 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.647      ;
; 9.003 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.142      ; 3.647      ;
; 9.006 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.640      ;
; 9.014 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a17~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.133      ; 3.627      ;
; 9.015 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.135      ; 3.628      ;
; 9.016 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.135      ; 3.627      ;
; 9.019 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.150      ; 3.639      ;
; 9.019 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.135      ; 3.624      ;
; 9.022 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.148      ; 3.634      ;
; 9.023 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.135      ; 3.620      ;
; 9.025 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.126      ; 3.609      ;
; 9.026 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.126      ; 3.608      ;
; 9.033 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.126      ; 3.601      ;
; 9.035 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.134      ; 3.607      ;
; 9.035 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.142      ; 3.615      ;
; 9.038 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.147      ; 3.617      ;
; 9.044 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.605      ;
; 9.047 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.602      ;
; 9.048 ; read_ptr[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a17~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.133      ; 3.593      ;
; 9.051 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.598      ;
; 9.051 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.134      ; 3.591      ;
; 9.052 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.595      ;
; 9.054 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.595      ;
; 9.054 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.598      ;
; 9.054 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.598      ;
; 9.057 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.595      ;
; 9.057 ; read_ptr[7]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.128      ; 3.579      ;
; 9.057 ; read_ptr[8]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.128      ; 3.579      ;
; 9.058 ; read_ptr[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.588      ;
; 9.060 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.140      ; 3.588      ;
; 9.060 ; read_ptr[9]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.128      ; 3.576      ;
; 9.061 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.125      ; 3.572      ;
; 9.063 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.140      ; 3.585      ;
; 9.068 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.578      ;
; 9.070 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.140      ; 3.578      ;
; 9.074 ; read_ptr[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.137      ; 3.571      ;
; 9.076 ; read_ptr[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.155      ; 3.587      ;
; 9.079 ; read_ptr[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.151      ; 3.580      ;
; 9.092 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.143      ; 3.559      ;
; 9.095 ; read_ptr[3]  ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.127      ; 3.540      ;
+-------+--------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.179 ; measurement_active                                                          ; measurement_active                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; ema_pulse_n_reg                                                             ; ema_pulse_n_reg                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; capture_done                                                                ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.186 ; adc_buffer_rtl_0_bypass[34]                                                 ; fsmc_data_out[5]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.302      ;
; 0.186 ; adc_buffer_rtl_0_bypass[29]                                                 ; fsmc_data_out[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.302      ;
; 0.187 ; adc_buffer_rtl_0_bypass[36]                                                 ; fsmc_data_out[7]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.303      ;
; 0.188 ; adc_buffer_rtl_0_bypass[40]                                                 ; fsmc_data_out[11]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.304      ;
; 0.188 ; adc_buffer_rtl_0_bypass[32]                                                 ; fsmc_data_out[3]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.304      ;
; 0.219 ; start_sync[0]                                                               ; start_sync[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.336      ;
; 0.240 ; adc_buffer_rtl_0_bypass[37]                                                 ; fsmc_data_out[8]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.356      ;
; 0.240 ; adc_buffer_rtl_0_bypass[35]                                                 ; fsmc_data_out[6]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.356      ;
; 0.240 ; adc_buffer_rtl_0_bypass[30]                                                 ; fsmc_data_out[1]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.356      ;
; 0.243 ; adc_buffer_rtl_0_bypass[39]                                                 ; fsmc_data_out[10]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.359      ;
; 0.249 ; sample_counter[1]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.570      ;
; 0.258 ; sample_counter[7]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.579      ;
; 0.272 ; sample_counter[5]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.593      ;
; 0.275 ; sample_counter[3]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.596      ;
; 0.279 ; adc_buffer_rtl_0_bypass[38]                                                 ; fsmc_data_out[9]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.395      ;
; 0.279 ; adc_buffer_rtl_0_bypass[33]                                                 ; fsmc_data_out[4]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.395      ;
; 0.279 ; adc_buffer_rtl_0_bypass[31]                                                 ; fsmc_data_out[2]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.395      ;
; 0.282 ; counter[9]                                                                  ; counter[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.399      ;
; 0.283 ; sample_counter[4]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.604      ;
; 0.285 ; counter[8]                                                                  ; counter[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.402      ;
; 0.285 ; counter[17]                                                                 ; counter[17]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.401      ;
; 0.285 ; counter[6]                                                                  ; counter[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.402      ;
; 0.286 ; counter[11]                                                                 ; counter[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.403      ;
; 0.286 ; counter[19]                                                                 ; counter[19]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.402      ;
; 0.286 ; counter[7]                                                                  ; counter[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.403      ;
; 0.287 ; counter[20]                                                                 ; counter[20]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.403      ;
; 0.287 ; sample_counter[13]                                                          ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.403      ;
; 0.287 ; counter[1]                                                                  ; counter[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.288 ; sample_counter[11]                                                          ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[18]                                                                 ; counter[18]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; sample_counter[1]                                                           ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[13]                                                                 ; counter[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[15]                                                                 ; counter[15]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.289 ; sample_counter[12]                                                          ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; counter[21]                                                                 ; counter[21]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[9]                                                           ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.290 ; counter[22]                                                                 ; counter[22]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; sample_counter[8]                                                           ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; sample_counter[2]                                                           ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; counter[16]                                                                 ; counter[16]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.291 ; counter[3]                                                                  ; counter[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.408      ;
; 0.291 ; counter[10]                                                                 ; counter[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.408      ;
; 0.291 ; counter[5]                                                                  ; counter[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.408      ;
; 0.292 ; sample_counter[7]                                                           ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.408      ;
; 0.292 ; counter[2]                                                                  ; counter[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.409      ;
; 0.292 ; sample_counter[3]                                                           ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.408      ;
; 0.292 ; counter[14]                                                                 ; counter[14]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.408      ;
; 0.292 ; counter[4]                                                                  ; counter[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.409      ;
; 0.293 ; sample_counter[10]                                                          ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.293 ; sample_counter[6]                                                           ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.293 ; counter[23]                                                                 ; counter[23]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.294 ; sample_counter[4]                                                           ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.410      ;
; 0.299 ; counter[12]                                                                 ; counter[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.415      ;
; 0.299 ; counter[0]                                                                  ; counter[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.300 ; sample_counter[0]                                                           ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.416      ;
; 0.303 ; sample_counter[5]                                                           ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.419      ;
; 0.309 ; sample_counter[3]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.634      ;
; 0.310 ; sample_counter[1]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.635      ;
; 0.317 ; capture_active                                                              ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.433      ;
; 0.327 ; sample_counter[6]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.652      ;
; 0.333 ; sample_counter[7]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.658      ;
; 0.333 ; sample_counter[9]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.658      ;
; 0.333 ; start_sync[1]                                                               ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a14~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.653      ;
; 0.364 ; start_sync[1]                                                               ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.481      ;
; 0.365 ; sample_counter[3]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.682      ;
; 0.366 ; start_sync[1]                                                               ; adc_buffer_rtl_0_bypass[26]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.483      ;
; 0.367 ; sample_counter[0]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.692      ;
; 0.372 ; sample_counter[3]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.693      ;
; 0.379 ; sample_counter[3]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.700      ;
; 0.391 ; counter[23]                                                                 ; on_32_reg                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.508      ;
; 0.392 ; sample_counter[0]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.714      ;
; 0.393 ; start_sync[0]                                                               ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.507      ;
; 0.393 ; start_sync[0]                                                               ; adc_buffer_rtl_0_bypass[22]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.507      ;
; 0.393 ; start_sync[0]                                                               ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.507      ;
; 0.394 ; sample_counter[0]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.716      ;
; 0.398 ; start_sync[1]                                                               ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.511      ;
; 0.398 ; start_sync[1]                                                               ; read_ptr[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.511      ;
; 0.402 ; sample_counter[5]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.722      ;
; 0.411 ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|address_reg_b[0] ; fsmc_data_out[6]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.527      ;
; 0.411 ; start_sync[1]                                                               ; adc_buffer_rtl_0_bypass[12]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.525      ;
; 0.413 ; sample_counter[1]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.735      ;
; 0.413 ; sample_counter[4]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.734      ;
; 0.413 ; sample_counter[6]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.738      ;
; 0.415 ; sample_counter[1]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.736      ;
; 0.416 ; start_sync[1]                                                               ; adc_buffer_rtl_0_bypass[10]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.530      ;
; 0.416 ; sample_counter[7]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.737      ;
; 0.416 ; sample_counter[7]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.745      ;
; 0.417 ; sample_counter[3]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.735      ;
; 0.418 ; sample_counter[7]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.738      ;
; 0.419 ; sample_counter[10]                                                          ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.739      ;
; 0.421 ; sample_counter[2]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.743      ;
; 0.421 ; sample_counter[12]                                                          ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.743      ;
; 0.423 ; sample_counter[6]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.752      ;
; 0.425 ; sample_counter[8]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.747      ;
; 0.426 ; counter[9]                                                                  ; counter[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.543      ;
; 0.426 ; sample_counter[7]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.755      ;
; 0.427 ; sample_counter[1]                                                           ; altsyncram:adc_buffer_rtl_0|altsyncram_58h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.749      ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 4.729 ; 0.179 ; N/A      ; N/A     ; 5.909               ;
;  clk_20mhz                                            ; N/A   ; N/A   ; N/A      ; N/A     ; 24.629              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.729 ; 0.179 ; N/A      ; N/A     ; 5.909               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_20mhz                                            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ON_32         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CTRL_SW       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_P         ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; FSMC_D[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_P(n)      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_20mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_OE                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; START_FPGA              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.01e-08 V                   ; 3.12 V              ; -0.0528 V           ; 0.186 V                              ; 0.158 V                              ; 6.49e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.01e-08 V                  ; 3.12 V             ; -0.0528 V          ; 0.186 V                             ; 0.158 V                             ; 6.49e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.01e-08 V                   ; 3.12 V              ; -0.0528 V           ; 0.186 V                              ; 0.158 V                              ; 6.49e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.01e-08 V                  ; 3.12 V             ; -0.0528 V          ; 0.186 V                             ; 0.158 V                             ; 6.49e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; CTRL_SW       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.0175 V           ; 0.144 V                              ; 0.028 V                              ; 2.72e-10 s                  ; 3.76e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.0175 V          ; 0.144 V                             ; 0.028 V                             ; 2.72e-10 s                 ; 3.76e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P         ; LVDS         ; 0 s                 ; 0 s                 ; 0.454 V                      ; -0.454 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.454 V                     ; -0.454 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FSMC_D[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
; CLK_P(n)      ; LVDS         ; 0 s                 ; 0 s                 ; 0.454 V                      ; -0.454 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.454 V                     ; -0.454 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.77e-05 V                   ; 3.09 V              ; -0.0123 V           ; 0.04 V                               ; 0.09 V                               ; 9.6e-10 s                   ; 9.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.77e-05 V                  ; 3.09 V             ; -0.0123 V          ; 0.04 V                              ; 0.09 V                              ; 9.6e-10 s                  ; 9.95e-10 s                 ; Yes                       ; Yes                       ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.77e-05 V                   ; 3.09 V              ; -0.0123 V           ; 0.04 V                               ; 0.09 V                               ; 9.6e-10 s                   ; 9.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.77e-05 V                  ; 3.09 V             ; -0.0123 V          ; 0.04 V                              ; 0.09 V                              ; 9.6e-10 s                  ; 9.95e-10 s                 ; Yes                       ; Yes                       ;
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.091 V                              ; 0.053 V                              ; 3.77e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.091 V                             ; 0.053 V                             ; 3.77e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; CTRL_SW       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.35 V              ; -0.0127 V           ; 0.1 V                                ; 0.049 V                              ; 4.56e-10 s                  ; 5.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.35 V             ; -0.0127 V          ; 0.1 V                               ; 0.049 V                             ; 4.56e-10 s                 ; 5.98e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P         ; LVDS         ; 0 s                 ; 0 s                 ; 0.345 V                      ; -0.345 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.345 V                     ; -0.345 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.094 V                              ; 0.055 V                              ; 3.78e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.094 V                             ; 0.055 V                             ; 3.78e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; FSMC_D[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.091 V                              ; 0.053 V                              ; 3.77e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.091 V                             ; 0.053 V                             ; 3.77e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; FSMC_D[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.34 V              ; -0.00776 V          ; 0.107 V                              ; 0.033 V                              ; 6.63e-10 s                  ; 8.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.34 V             ; -0.00776 V         ; 0.107 V                             ; 0.033 V                             ; 6.63e-10 s                 ; 8.55e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P(n)      ; LVDS         ; 0 s                 ; 0 s                 ; 0.345 V                      ; -0.345 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.345 V                     ; -0.345 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.36e-08 V                   ; 3.54 V              ; -0.0838 V           ; 0.333 V                              ; 0.336 V                              ; 4.76e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 4.36e-08 V                  ; 3.54 V             ; -0.0838 V          ; 0.333 V                             ; 0.336 V                             ; 4.76e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.36e-08 V                   ; 3.54 V              ; -0.0838 V           ; 0.333 V                              ; 0.336 V                              ; 4.76e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 4.36e-08 V                  ; 3.54 V             ; -0.0838 V          ; 0.333 V                             ; 0.336 V                             ; 4.76e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; CTRL_SW       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.76 V              ; -0.0227 V           ; 0.154 V                              ; 0.031 V                              ; 2.58e-10 s                  ; 2.94e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.76 V             ; -0.0227 V          ; 0.154 V                             ; 0.031 V                             ; 2.58e-10 s                 ; 2.94e-10 s                 ; No                        ; Yes                       ;
; CLK_P         ; LVDS         ; 0 s                 ; 0 s                 ; 0.562 V                      ; -0.562 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.562 V                     ; -0.562 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FSMC_D[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P(n)      ; LVDS         ; 0 s                 ; 0 s                 ; 0.562 V                      ; -0.562 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.562 V                     ; -0.562 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 11713    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 11713    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 101   ; 101  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk_20mhz                                            ; clk_20mhz                                            ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_OE      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLK_P       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_P(n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_P ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ON_32       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_OE      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLK_P       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_P(n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_P ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ON_32       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Dec 10 14:58:59 2025
Info: Command: quartus_sta signal_adc_fsmc -c signal_adc_fsmc
Info: qsta_default_script.tcl version: #3
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (332104): Reading SDC File: 'signal_adc_fsmc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(50): *|pll_20_to_80|*clk[0] could not be matched with a clock File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 50
Warning (332049): Ignored set_clock_groups at signal_adc_fsmc.sdc(50): Argument -group with value [get_clocks {*|pll_20_to_80|*clk[0]}] contains zero elements File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 50
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {*|pll_20_to_80|*clk[0]}] File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 50
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(53): clk_80mhz could not be matched with a clock File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 53
Warning (332049): Ignored set_input_delay at signal_adc_fsmc.sdc(53): Argument -clock is an empty collection File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 53
    Info (332050): set_input_delay -clock [get_clocks {clk_80mhz}] -max 5.000 [get_ports {FPGA_OE}] File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 53
Warning (332049): Ignored set_output_delay at signal_adc_fsmc.sdc(54): Argument -clock is an empty collection File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 54
    Info (332050): set_output_delay -clock [get_clocks {clk_80mhz}] -max 3.000 [get_ports {FSMC_D[*]}] File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 54
Warning (332049): Ignored set_output_delay at signal_adc_fsmc.sdc(60): Argument -clock is an empty collection File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 60
    Info (332050): set_output_delay -clock [get_clocks {clk_80mhz}] -max 1.000 [get_ports {ON_32}] File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 60
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(61): pulse_active could not be matched with a register File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 61
Warning (332049): Ignored set_max_delay at signal_adc_fsmc.sdc(61): Argument <from> is an empty collection File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 61
    Info (332050): set_max_delay -from [get_registers {pulse_active}] -to [get_ports {ON_32}] 2.000 File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 61
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Info (332146): Worst-case setup slack is 4.729
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.729               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.428               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.909
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.909               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.865               0.000 clk_20mhz 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.641               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.921
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.921               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.889               0.000 clk_20mhz 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.835               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.951
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.951               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.629               0.000 clk_20mhz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4723 megabytes
    Info: Processing ended: Wed Dec 10 14:59:03 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


