{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725581832714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725581832714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  5 19:17:12 2024 " "Processing started: Thu Sep  5 19:17:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725581832714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581832714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopBrain -c TopBrain " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopBrain -c TopBrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581832714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725581832807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725581832807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btnAntirebote.v 1 1 " "Found 1 design units, including 1 entities, in source file btnAntirebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 btnAntirebote " "Found entity 1: btnAntirebote" {  } { { "btnAntirebote.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/btnAntirebote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581837135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btnRT.v 1 1 " "Found 1 design units, including 1 entities, in source file btnRT.v" { { "Info" "ISGN_ENTITY_NAME" "1 btnRT " "Found entity 1: btnRT" {  } { { "btnRT.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/btnRT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581837136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.v 1 1 " "Found 1 design units, including 1 entities, in source file compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMPARE " "Found entity 1: COMPARE" {  } { { "compare.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581837136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ContadorConEcho.v 1 1 " "Found 1 design units, including 1 entities, in source file ContadorConEcho.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorConEcho " "Found entity 1: ContadorConEcho" {  } { { "ContadorConEcho.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConEcho.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581837136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837136 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ContadorConTrigger.v(22) " "Verilog HDL information at ContadorConTrigger.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1725581837136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ContadorConTrigger.v 1 1 " "Found 1 design units, including 1 entities, in source file ContadorConTrigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorConTrigger " "Found entity 1: ContadorConTrigger" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581837137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "downSens DOWNSENS ControlLed.v(16) " "Verilog HDL Declaration information at ControlLed.v(16): object \"downSens\" differs only in case from object \"DOWNSENS\" in the same scope" {  } { { "ControlLed.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ControlLed.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725581837137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlLed.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlLed.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlLed " "Found entity 1: ControlLed" {  } { { "ControlLed.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ControlLed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581837137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_mpu6050.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_mpu6050.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMO_MPU6050 " "Found entity 1: DEMO_MPU6050" {  } { { "demo_mpu6050.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/demo_mpu6050.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581837137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837137 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.v(62) " "Verilog HDL information at FSM.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1725581837137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.v 1 1 " "Found 1 design units, including 1 entities, in source file FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 tamagotchi_fsm " "Found entity 1: tamagotchi_fsm" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581837138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2cmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file i2cmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2CMASTER " "Found entity 1: I2CMASTER" {  } { { "i2cmaster.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/i2cmaster.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581837138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpu6050.v 1 1 " "Found 1 design units, including 1 entities, in source file mpu6050.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPU6050 " "Found entity 1: MPU6050" {  } { { "mpu6050.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/mpu6050.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581837139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581837139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_brain_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_brain_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_brain_tb " "Found entity 1: top_brain_tb" {  } { { "top_brain_tb.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top_brain_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581837139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDSIGN ledsign TopBrain.v(9) " "Verilog HDL Declaration information at TopBrain.v(9): object \"LEDSIGN\" differs only in case from object \"ledsign\" in the same scope" {  } { { "TopBrain.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725581837139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopBrain.v 1 1 " "Found 1 design units, including 1 entities, in source file TopBrain.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopBrain " "Found entity 1: TopBrain" {  } { { "TopBrain.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581837139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topBtn.v 1 1 " "Found 1 design units, including 1 entities, in source file topBtn.v" { { "Info" "ISGN_ENTITY_NAME" "1 topBtn " "Found entity 1: topBtn" {  } { { "topBtn.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/topBtn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581837140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btn_diversion TopBrain.v(51) " "Verilog HDL Implicit Net warning at TopBrain.v(51): created implicit net for \"btn_diversion\"" {  } { { "TopBrain.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581837140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopBrain " "Elaborating entity \"TopBrain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725581837165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topBtn topBtn:U_topBtn " "Elaborating entity \"topBtn\" for hierarchy \"topBtn:U_topBtn\"" {  } { { "TopBrain.v" "U_topBtn" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581837168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btnAntirebote topBtn:U_topBtn\|btnAntirebote:B_heal " "Elaborating entity \"btnAntirebote\" for hierarchy \"topBtn:U_topBtn\|btnAntirebote:B_heal\"" {  } { { "topBtn.v" "B_heal" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/topBtn.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581837170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 btnAntirebote.v(31) " "Verilog HDL assignment warning at btnAntirebote.v(31): truncated value with size 32 to match size of target (16)" {  } { { "btnAntirebote.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/btnAntirebote.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725581837170 "|TopBrain|topBtn:U_topBtn|btnAntirebote:B_heal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btnRT topBtn:U_topBtn\|btnRT:B_rst " "Elaborating entity \"btnRT\" for hierarchy \"topBtn:U_topBtn\|btnRT:B_rst\"" {  } { { "topBtn.v" "B_rst" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/topBtn.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581837172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 btnRT.v(19) " "Verilog HDL assignment warning at btnRT.v(19): truncated value with size 32 to match size of target (12)" {  } { { "btnRT.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/btnRT.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725581837172 "|TopBrain|topBtn:U_topBtn|btnRT:B_rst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:U_top " "Elaborating entity \"top\" for hierarchy \"top:U_top\"" {  } { { "TopBrain.v" "U_top" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581837173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorConTrigger top:U_top\|ContadorConTrigger:ContadorConTrigger_i0 " "Elaborating entity \"ContadorConTrigger\" for hierarchy \"top:U_top\|ContadorConTrigger:ContadorConTrigger_i0\"" {  } { { "top.v" "ContadorConTrigger_i0" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581837175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ContadorConTrigger.v(24) " "Verilog HDL assignment warning at ContadorConTrigger.v(24): truncated value with size 32 to match size of target (20)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725581837175 "|TopBrain|top:U_top|ContadorConTrigger:ContadorConTrigger_i0"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[19\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[19\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "ContadorConTrigger.v(17) " "Constant driver at ContadorConTrigger.v(17)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 17 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[18\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[18\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[17\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[17\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[16\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[16\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[15\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[15\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[14\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[14\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[13\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[13\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[12\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[12\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[11\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[11\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[10\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[10\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[9\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[9\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[8\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[8\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[7\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[7\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[6\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[6\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[5\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[5\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[4\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[4\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[3\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[3\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador1\[2\] ContadorConTrigger.v(22) " "Can't resolve multiple constant drivers for net \"contador1\[2\]\" at ContadorConTrigger.v(22)" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "top:U_top\|ContadorConTrigger:ContadorConTrigger_i0 " "Can't elaborate user hierarchy \"top:U_top\|ContadorConTrigger:ContadorConTrigger_i0\"" {  } { { "top.v" "ContadorConTrigger_i0" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top.v" 19 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581837176 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725581837202 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep  5 19:17:17 2024 " "Processing ended: Thu Sep  5 19:17:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725581837202 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725581837202 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725581837202 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581837202 ""}
