#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Sep 21 15:03:09 2022
# Process ID: 20040
# Current directory: E:/ZYNQ_7z020/axi_xadc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16784 E:\ZYNQ_7z020\axi_xadc\axi_xadc.xpr
# Log file: E:/ZYNQ_7z020/axi_xadc/vivado.log
# Journal file: E:/ZYNQ_7z020/axi_xadc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ZYNQ_7z020/axi_xadc/axi_xadc.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells xadc_wiz_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets rst_ps7_0_50M_interconnect_aresetn] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {0} CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.ENABLE_AXI4STREAM {false} CONFIG.CHANNEL_ENABLE_VP_VN {true} CONFIG.CHANNEL_ENABLE_VCCDDRO {false} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE}] [get_bd_cells xadc_wiz_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run axi_xadc_bd_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
generate_target all [get_files  E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd]
export_ip_user_files -of_objects [get_files E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd]
export_simulation -of_objects [get_files E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd] -directory E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files/sim_scripts -ip_user_files_dir E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files -ipstatic_source_dir E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/modelsim} {questa=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/questa} {riviera=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/riviera} {activehdl=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd]
export_ip_user_files -of_objects [get_files E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd]
export_simulation -of_objects [get_files E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd] -directory E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files/sim_scripts -ip_user_files_dir E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files -ipstatic_source_dir E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/modelsim} {questa=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/questa} {riviera=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/riviera} {activehdl=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd] -top
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_xadc_wiz_0_Reg]
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs xadc_wiz_0/s_axi_lite/Reg] -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
write_hw_platform -fixed -include_bit -force -file E:/ZYNQ_7z020/axi_xadc/axi_xadc_bd_wrapper.xsa
set_property SYSMON_REFRESH_RATE_MS 5000 [get_hw_sysmons localhost:3121/xilinx_tcf/Digilent/210512180081/xc7z020_1/SYSMON]
close_hw_manager
startgroup
set_property -dict [list CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.ENABLE_VCCPINT_ALARM {false} CONFIG.ENABLE_VCCPAUX_ALARM {false} CONFIG.ENABLE_VCCDDRO_ALARM {false} CONFIG.CHANNEL_ENABLE_VP_VN {false} CONFIG.AVERAGE_ENABLE_VP_VN {false}] [get_bd_cells xadc_wiz_0]
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vp_Vn
connect_bd_intf_net [get_bd_intf_pins xadc_wiz_0/Vp_Vn] [get_bd_intf_ports Vp_Vn]
endgroup
delete_bd_objs [get_bd_intf_nets Vp_Vn_1]
delete_bd_objs [get_bd_intf_ports Vp_Vn]
save_bd_design
