void\r\ng94_sor_dp_watermark(struct nvkm_ior *sor, int head, u8 watermark)\r\n{\r\nstruct nvkm_device *device = sor->disp->engine.subdev.device;\r\nconst u32 loff = nv50_sor_link(sor);\r\nnvkm_mask(device, 0x61c128 + loff, 0x0000003f, watermark);\r\n}\r\nvoid\r\ng94_sor_dp_activesym(struct nvkm_ior *sor, int head,\r\nu8 TU, u8 VTUa, u8 VTUf, u8 VTUi)\r\n{\r\nstruct nvkm_device *device = sor->disp->engine.subdev.device;\r\nconst u32 loff = nv50_sor_link(sor);\r\nnvkm_mask(device, 0x61c10c + loff, 0x000001fc, TU << 2);\r\nnvkm_mask(device, 0x61c128 + loff, 0x010f7f00, VTUa << 24 |\r\nVTUf << 16 |\r\nVTUi << 8);\r\n}\r\nvoid\r\ng94_sor_dp_audio_sym(struct nvkm_ior *sor, int head, u16 h, u32 v)\r\n{\r\nstruct nvkm_device *device = sor->disp->engine.subdev.device;\r\nconst u32 soff = nv50_ior_base(sor);\r\nnvkm_mask(device, 0x61c1e8 + soff, 0x0000ffff, h);\r\nnvkm_mask(device, 0x61c1ec + soff, 0x00ffffff, v);\r\n}\r\nvoid\r\ng94_sor_dp_drive(struct nvkm_ior *sor, int ln, int pc, int dc, int pe, int pu)\r\n{\r\nstruct nvkm_device *device = sor->disp->engine.subdev.device;\r\nconst u32 loff = nv50_sor_link(sor);\r\nconst u32 shift = sor->func->dp.lanes[ln] * 8;\r\nu32 data[3];\r\ndata[0] = nvkm_rd32(device, 0x61c118 + loff) & ~(0x000000ff << shift);\r\ndata[1] = nvkm_rd32(device, 0x61c120 + loff) & ~(0x000000ff << shift);\r\ndata[2] = nvkm_rd32(device, 0x61c130 + loff);\r\nif ((data[2] & 0x0000ff00) < (pu << 8) || ln == 0)\r\ndata[2] = (data[2] & ~0x0000ff00) | (pu << 8);\r\nnvkm_wr32(device, 0x61c118 + loff, data[0] | (dc << shift));\r\nnvkm_wr32(device, 0x61c120 + loff, data[1] | (pe << shift));\r\nnvkm_wr32(device, 0x61c130 + loff, data[2]);\r\n}\r\nvoid\r\ng94_sor_dp_pattern(struct nvkm_ior *sor, int pattern)\r\n{\r\nstruct nvkm_device *device = sor->disp->engine.subdev.device;\r\nconst u32 loff = nv50_sor_link(sor);\r\nnvkm_mask(device, 0x61c10c + loff, 0x0f000000, pattern << 24);\r\n}\r\nvoid\r\ng94_sor_dp_power(struct nvkm_ior *sor, int nr)\r\n{\r\nstruct nvkm_device *device = sor->disp->engine.subdev.device;\r\nconst u32 soff = nv50_ior_base(sor);\r\nconst u32 loff = nv50_sor_link(sor);\r\nu32 mask = 0, i;\r\nfor (i = 0; i < nr; i++)\r\nmask |= 1 << sor->func->dp.lanes[i];\r\nnvkm_mask(device, 0x61c130 + loff, 0x0000000f, mask);\r\nnvkm_mask(device, 0x61c034 + soff, 0x80000000, 0x80000000);\r\nnvkm_msec(device, 2000,\r\nif (!(nvkm_rd32(device, 0x61c034 + soff) & 0x80000000))\r\nbreak;\r\n);\r\n}\r\nint\r\ng94_sor_dp_links(struct nvkm_ior *sor, struct nvkm_i2c_aux *aux)\r\n{\r\nstruct nvkm_device *device = sor->disp->engine.subdev.device;\r\nconst u32 soff = nv50_ior_base(sor);\r\nconst u32 loff = nv50_sor_link(sor);\r\nu32 dpctrl = 0x00000000;\r\nu32 clksor = 0x00000000;\r\ndpctrl |= ((1 << sor->dp.nr) - 1) << 16;\r\nif (sor->dp.ef)\r\ndpctrl |= 0x00004000;\r\nif (sor->dp.bw > 0x06)\r\nclksor |= 0x00040000;\r\nnvkm_mask(device, 0x614300 + soff, 0x000c0000, clksor);\r\nnvkm_mask(device, 0x61c10c + loff, 0x001f4000, dpctrl);\r\nreturn 0;\r\n}\r\nstatic bool\r\ng94_sor_war_needed(struct nvkm_ior *sor)\r\n{\r\nstruct nvkm_device *device = sor->disp->engine.subdev.device;\r\nconst u32 soff = nv50_ior_base(sor);\r\nif (sor->asy.proto == TMDS) {\r\nswitch (nvkm_rd32(device, 0x614300 + soff) & 0x00030000) {\r\ncase 0x00000000:\r\ncase 0x00030000:\r\nreturn true;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nreturn false;\r\n}\r\nstatic void\r\ng94_sor_war_update_sppll1(struct nvkm_disp *disp)\r\n{\r\nstruct nvkm_device *device = disp->engine.subdev.device;\r\nstruct nvkm_ior *ior;\r\nbool used = false;\r\nu32 clksor;\r\nlist_for_each_entry(ior, &disp->ior, head) {\r\nif (ior->type != SOR)\r\ncontinue;\r\nclksor = nvkm_rd32(device, 0x614300 + nv50_ior_base(ior));\r\nswitch (clksor & 0x03000000) {\r\ncase 0x02000000:\r\ncase 0x03000000:\r\nused = true;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nif (used)\r\nreturn;\r\nnvkm_mask(device, 0x00e840, 0x80000000, 0x00000000);\r\n}\r\nstatic void\r\ng94_sor_war_3(struct nvkm_ior *sor)\r\n{\r\nstruct nvkm_device *device = sor->disp->engine.subdev.device;\r\nconst u32 soff = nv50_ior_base(sor);\r\nu32 sorpwr;\r\nif (!g94_sor_war_needed(sor))\r\nreturn;\r\nsorpwr = nvkm_rd32(device, 0x61c004 + soff);\r\nif (sorpwr & 0x00000001) {\r\nu32 seqctl = nvkm_rd32(device, 0x61c030 + soff);\r\nu32 pd_pc = (seqctl & 0x00000f00) >> 8;\r\nu32 pu_pc = seqctl & 0x0000000f;\r\nnvkm_wr32(device, 0x61c040 + soff + pd_pc * 4, 0x1f008000);\r\nnvkm_msec(device, 2000,\r\nif (!(nvkm_rd32(device, 0x61c030 + soff) & 0x10000000))\r\nbreak;\r\n);\r\nnvkm_mask(device, 0x61c004 + soff, 0x80000001, 0x80000000);\r\nnvkm_msec(device, 2000,\r\nif (!(nvkm_rd32(device, 0x61c030 + soff) & 0x10000000))\r\nbreak;\r\n);\r\nnvkm_wr32(device, 0x61c040 + soff + pd_pc * 4, 0x00002000);\r\nnvkm_wr32(device, 0x61c040 + soff + pu_pc * 4, 0x1f000000);\r\n}\r\nnvkm_mask(device, 0x61c10c + soff, 0x00000001, 0x00000000);\r\nnvkm_mask(device, 0x614300 + soff, 0x03000000, 0x00000000);\r\nif (sorpwr & 0x00000001) {\r\nnvkm_mask(device, 0x61c004 + soff, 0x80000001, 0x80000001);\r\n}\r\ng94_sor_war_update_sppll1(sor->disp);\r\n}\r\nstatic void\r\ng94_sor_war_2(struct nvkm_ior *sor)\r\n{\r\nstruct nvkm_device *device = sor->disp->engine.subdev.device;\r\nconst u32 soff = nv50_ior_base(sor);\r\nif (!g94_sor_war_needed(sor))\r\nreturn;\r\nnvkm_mask(device, 0x00e840, 0x80000000, 0x80000000);\r\nnvkm_mask(device, 0x614300 + soff, 0x03000000, 0x03000000);\r\nnvkm_mask(device, 0x61c10c + soff, 0x00000001, 0x00000001);\r\nnvkm_mask(device, 0x61c00c + soff, 0x0f000000, 0x00000000);\r\nnvkm_mask(device, 0x61c008 + soff, 0xff000000, 0x14000000);\r\nnvkm_usec(device, 400, NVKM_DELAY);\r\nnvkm_mask(device, 0x61c008 + soff, 0xff000000, 0x00000000);\r\nnvkm_mask(device, 0x61c00c + soff, 0x0f000000, 0x01000000);\r\nif (nvkm_rd32(device, 0x61c004 + soff) & 0x00000001) {\r\nu32 seqctl = nvkm_rd32(device, 0x61c030 + soff);\r\nu32 pu_pc = seqctl & 0x0000000f;\r\nnvkm_wr32(device, 0x61c040 + soff + pu_pc * 4, 0x1f008000);\r\n}\r\n}\r\nvoid\r\ng94_sor_state(struct nvkm_ior *sor, struct nvkm_ior_state *state)\r\n{\r\nstruct nvkm_device *device = sor->disp->engine.subdev.device;\r\nconst u32 coff = sor->id * 8 + (state == &sor->arm) * 4;\r\nu32 ctrl = nvkm_rd32(device, 0x610794 + coff);\r\nstate->proto_evo = (ctrl & 0x00000f00) >> 8;\r\nswitch (state->proto_evo) {\r\ncase 0: state->proto = LVDS; state->link = 1; break;\r\ncase 1: state->proto = TMDS; state->link = 1; break;\r\ncase 2: state->proto = TMDS; state->link = 2; break;\r\ncase 5: state->proto = TMDS; state->link = 3; break;\r\ncase 8: state->proto = DP; state->link = 1; break;\r\ncase 9: state->proto = DP; state->link = 2; break;\r\ndefault:\r\nstate->proto = UNKNOWN;\r\nbreak;\r\n}\r\nstate->head = ctrl & 0x00000003;\r\nnv50_pior_depth(sor, state, ctrl);\r\n}\r\nint\r\ng94_sor_new(struct nvkm_disp *disp, int id)\r\n{\r\nreturn nv50_sor_new_(&g94_sor, disp, id);\r\n}
