{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764146613144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764146613144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 11:43:33 2025 " "Processing started: Wed Nov 26 11:43:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764146613144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764146613144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fec_saylinx_project -c fec_saylinx_board_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fec_saylinx_project -c fec_saylinx_board_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764146613144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764146613321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764146613321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk fec_saylinx_board_top.v(3) " "Verilog HDL Declaration information at fec_saylinx_board_top.v(3): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764146617982 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fec_saylinx_board_top.v 1 1 " "Using design file fec_saylinx_board_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fec_saylinx_board_top " "Found entity 1: fec_saylinx_board_top" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764146617982 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764146617982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fec_saylinx_board_top " "Elaborating entity \"fec_saylinx_board_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764146617983 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce_button.v 1 1 " "Using design file debounce_button.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_button " "Found entity 1: debounce_button" {  } { { "debounce_button.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/debounce_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764146617997 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764146617997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_button debounce_button:db2 " "Elaborating entity \"debounce_button\" for hierarchy \"debounce_button:db2\"" {  } { { "fec_saylinx_board_top.v" "db2" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764146617998 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sqrt_mult_system.v 1 1 " "Using design file sqrt_mult_system.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_mult_system " "Found entity 1: sqrt_mult_system" {  } { { "sqrt_mult_system.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/sqrt_mult_system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764146618000 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764146618000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_mult_system sqrt_mult_system:calc_unit " "Elaborating entity \"sqrt_mult_system\" for hierarchy \"sqrt_mult_system:calc_unit\"" {  } { { "fec_saylinx_board_top.v" "calc_unit" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764146618000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sqrt.v(23) " "Verilog HDL information at sqrt.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "sqrt.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/sqrt.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764146618002 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sqrt.v 1 1 " "Using design file sqrt.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/sqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764146618002 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764146618002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt sqrt_mult_system:calc_unit\|sqrt:sqrt_inst " "Elaborating entity \"sqrt\" for hierarchy \"sqrt_mult_system:calc_unit\|sqrt:sqrt_inst\"" {  } { { "sqrt_mult_system.v" "sqrt_inst" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/sqrt_mult_system.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764146618002 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 sqrt.v(57) " "Verilog HDL assignment warning at sqrt.v(57): truncated value with size 16 to match size of target (8)" {  } { { "sqrt.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/sqrt.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764146618003 "|fec_saylinx_board_top|sqrt_mult_system:calc_unit|sqrt:sqrt_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "mult.v 1 1 " "Using design file mult.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764146618004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764146618004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult sqrt_mult_system:calc_unit\|mult:mult_inst " "Elaborating entity \"mult\" for hierarchy \"sqrt_mult_system:calc_unit\|mult:mult_inst\"" {  } { { "sqrt_mult_system.v" "mult_inst" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/sqrt_mult_system.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764146618004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mult.v(35) " "Verilog HDL assignment warning at mult.v(35): truncated value with size 32 to match size of target (1)" {  } { { "mult.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/mult.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764146618005 "|fec_saylinx_board_top|sqrt_mult_system:calc_unit|mult:mult_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mult.v(40) " "Verilog HDL assignment warning at mult.v(40): truncated value with size 32 to match size of target (1)" {  } { { "mult.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/mult.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764146618005 "|fec_saylinx_board_top|sqrt_mult_system:calc_unit|mult:mult_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mult.v(50) " "Verilog HDL assignment warning at mult.v(50): truncated value with size 32 to match size of target (1)" {  } { { "mult.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/mult.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764146618005 "|fec_saylinx_board_top|sqrt_mult_system:calc_unit|mult:mult_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mult.v(55) " "Verilog HDL assignment warning at mult.v(55): truncated value with size 32 to match size of target (3)" {  } { { "mult.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/mult.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764146618005 "|fec_saylinx_board_top|sqrt_mult_system:calc_unit|mult:mult_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "seg_display_ctrl.v 1 1 " "Using design file seg_display_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg_display_ctrl " "Found entity 1: seg_display_ctrl" {  } { { "seg_display_ctrl.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/seg_display_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764146618006 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764146618006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display_ctrl seg_display_ctrl:seg_ctrl " "Elaborating entity \"seg_display_ctrl\" for hierarchy \"seg_display_ctrl:seg_ctrl\"" {  } { { "fec_saylinx_board_top.v" "seg_ctrl" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764146618007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hex_to_7seg.v 1 1 " "Using design file hex_to_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764146618009 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764146618009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg seg_display_ctrl:seg_ctrl\|hex_to_7seg:u_hex_to_7seg " "Elaborating entity \"hex_to_7seg\" for hierarchy \"seg_display_ctrl:seg_ctrl\|hex_to_7seg:u_hex_to_7seg\"" {  } { { "seg_display_ctrl.v" "u_hex_to_7seg" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/seg_display_ctrl.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764146618009 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764146618402 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_DATA\[0\] VCC " "Pin \"SEG_DATA\[0\]\" is stuck at VCC" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|SEG_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[0\] GND " "Pin \"GPIO_0_out_zero_value\[0\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[1\] GND " "Pin \"GPIO_0_out_zero_value\[1\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[2\] GND " "Pin \"GPIO_0_out_zero_value\[2\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[3\] GND " "Pin \"GPIO_0_out_zero_value\[3\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[4\] GND " "Pin \"GPIO_0_out_zero_value\[4\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[5\] GND " "Pin \"GPIO_0_out_zero_value\[5\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[6\] GND " "Pin \"GPIO_0_out_zero_value\[6\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[7\] GND " "Pin \"GPIO_0_out_zero_value\[7\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[8\] GND " "Pin \"GPIO_0_out_zero_value\[8\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[9\] GND " "Pin \"GPIO_0_out_zero_value\[9\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[10\] GND " "Pin \"GPIO_0_out_zero_value\[10\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[11\] GND " "Pin \"GPIO_0_out_zero_value\[11\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[12\] GND " "Pin \"GPIO_0_out_zero_value\[12\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[13\] GND " "Pin \"GPIO_0_out_zero_value\[13\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[14\] GND " "Pin \"GPIO_0_out_zero_value\[14\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[15\] GND " "Pin \"GPIO_0_out_zero_value\[15\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[16\] GND " "Pin \"GPIO_0_out_zero_value\[16\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_0_out_zero_value[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[0\] GND " "Pin \"GPIO_1_out_zero_value\[0\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[1\] GND " "Pin \"GPIO_1_out_zero_value\[1\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[2\] GND " "Pin \"GPIO_1_out_zero_value\[2\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[3\] GND " "Pin \"GPIO_1_out_zero_value\[3\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[4\] GND " "Pin \"GPIO_1_out_zero_value\[4\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[5\] GND " "Pin \"GPIO_1_out_zero_value\[5\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[6\] GND " "Pin \"GPIO_1_out_zero_value\[6\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[7\] GND " "Pin \"GPIO_1_out_zero_value\[7\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[8\] GND " "Pin \"GPIO_1_out_zero_value\[8\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[9\] GND " "Pin \"GPIO_1_out_zero_value\[9\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[10\] GND " "Pin \"GPIO_1_out_zero_value\[10\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[11\] GND " "Pin \"GPIO_1_out_zero_value\[11\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[12\] GND " "Pin \"GPIO_1_out_zero_value\[12\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[13\] GND " "Pin \"GPIO_1_out_zero_value\[13\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[14\] GND " "Pin \"GPIO_1_out_zero_value\[14\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[15\] GND " "Pin \"GPIO_1_out_zero_value\[15\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[16\] GND " "Pin \"GPIO_1_out_zero_value\[16\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764146618472 "|fec_saylinx_board_top|GPIO_1_out_zero_value[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764146618472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764146618539 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764146618891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/output_files/fec_saylinx_board_top.map.smsg " "Generated suppressed messages file /media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/output_files/fec_saylinx_board_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764146618910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764146618972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764146618972 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_input_pullup\[16\] " "No output dependent on input pin \"GPIO_0_input_pullup\[16\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_0_input_pullup[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[0\] " "No output dependent on input pin \"GPIO_1_input_pullup\[0\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[1\] " "No output dependent on input pin \"GPIO_1_input_pullup\[1\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[2\] " "No output dependent on input pin \"GPIO_1_input_pullup\[2\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[3\] " "No output dependent on input pin \"GPIO_1_input_pullup\[3\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[4\] " "No output dependent on input pin \"GPIO_1_input_pullup\[4\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[5\] " "No output dependent on input pin \"GPIO_1_input_pullup\[5\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[6\] " "No output dependent on input pin \"GPIO_1_input_pullup\[6\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[7\] " "No output dependent on input pin \"GPIO_1_input_pullup\[7\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[8\] " "No output dependent on input pin \"GPIO_1_input_pullup\[8\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[9\] " "No output dependent on input pin \"GPIO_1_input_pullup\[9\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[10\] " "No output dependent on input pin \"GPIO_1_input_pullup\[10\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[11\] " "No output dependent on input pin \"GPIO_1_input_pullup\[11\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[12\] " "No output dependent on input pin \"GPIO_1_input_pullup\[12\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[13\] " "No output dependent on input pin \"GPIO_1_input_pullup\[13\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[14\] " "No output dependent on input pin \"GPIO_1_input_pullup\[14\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[15\] " "No output dependent on input pin \"GPIO_1_input_pullup\[15\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[16\] " "No output dependent on input pin \"GPIO_1_input_pullup\[16\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764146619041 "|fec_saylinx_board_top|GPIO_1_input_pullup[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764146619041 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "480 " "Implemented 480 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764146619041 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764146619041 ""} { "Info" "ICUT_CUT_TM_LCELLS" "387 " "Implemented 387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764146619041 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764146619041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764146619046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 26 11:43:39 2025 " "Processing ended: Wed Nov 26 11:43:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764146619046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764146619046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764146619046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764146619046 ""}
