C:/Users/ACER/Documents/GitHub/STM32-BareMetal/chip_headers/CMSIS/Include/core_cm3.h:1511:22:__NVIC_EnableIRQ	2
../Src/uart.c:24:5:__io_putchar	1
../Src/uart.c:31:6:uart1_rxtx_init	1
../Src/uart.c:68:6:uart1_rx_interrupt_init	1
../Src/uart.c:112:6:uart1_tx_init	1
../Src/uart.c:143:6:uart1_read	2
../Src/uart.c:154:6:uart1_write	2
../Src/uart.c:164:13:uart_set_baudrate	1
../Src/uart.c:170:17:compute_uart_bd	1
