
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from H:/faheeemjan/DSD_spring2024/xilinx_software/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [H:/faheeemjan/DSD_spring2024/xilinx_software/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [H:/faheeemjan/DSD_spring2024/xilinx_software/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source H:/faheeemjan/DSD_spring2024/lab6/MUX/pa.fromNetlist.tcl
# create_project -name MUX -dir "H:/faheeemjan/DSD_spring2024/lab6/MUX/planAhead_run_1" -part xc6slx9csg324-2
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 501.488 ; gain = 58.184
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "H:/faheeemjan/DSD_spring2024/lab6/MUX/MUX.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {H:/faheeemjan/DSD_spring2024/lab6/MUX} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "MUX.ucf" [current_fileset -constrset]
Adding file 'H:/faheeemjan/DSD_spring2024/lab6/MUX/MUX.ucf' to fileset 'constrs_1'
# add_files [list {MUX.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9csg324-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design MUX.ngc ...
WARNING:NetListWriters:298 - No output is written to MUX.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file MUX.edif ...
ngc2edif: Total memory usage is 4309972 kilobytes

Parsing EDIF File [./planAhead_run_1/MUX.data/cache/MUX_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/MUX.data/cache/MUX_ngc_zx.edif]
Loading clock regions from H:/faheeemjan/DSD_spring2024/xilinx_software/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from H:/faheeemjan/DSD_spring2024/xilinx_software/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from H:/faheeemjan/DSD_spring2024/xilinx_software/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from H:/faheeemjan/DSD_spring2024/xilinx_software/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/csg324/Package.xml
Loading io standards from H:/faheeemjan/DSD_spring2024/xilinx_software/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from H:/faheeemjan/DSD_spring2024/xilinx_software/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : H:/faheeemjan/DSD_spring2024/xilinx_software/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [H:/faheeemjan/DSD_spring2024/lab6/MUX/MUX.ucf]
Finished Parsing UCF File [H:/faheeemjan/DSD_spring2024/lab6/MUX/MUX.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 6f3de7aa
link_design: Time (s): elapsed = 00:00:33 . Memory (MB): peak = 664.867 ; gain = 156.203
set_property package_pin "" [get_ports [list  {I[1]}]]
startgroup
set_property package_pin C17 [get_ports {I[0]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {I[1]}]
endgroup
startgroup
set_property package_pin F17 [get_ports Sel]
endgroup
startgroup
set_property package_pin P15 [get_ports OUT]
endgroup
set_property pulltype PULLUP [get_ports [list {I[1]} {I[0]}]]
set_property slew FAST [get_ports [list OUT]]
save_constraints
set_property pulltype PULLUP [get_ports [list Sel]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Mar 15 12:34:46 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
