--------------------------------------------------------------------------------
Release 13.1 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml key.twx key.ncd -o key.twr key.pcf -ucf pin1.ucf

Design file:              key.ncd
Physical constraint file: key.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock pclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data        |    0.319(F)|    4.004(F)|pclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN0         |   10.406(R)|CLK_BUFGP         |   0.000|
AN1         |   10.173(R)|CLK_BUFGP         |   0.000|
AN2         |   11.302(R)|CLK_BUFGP         |   0.000|
AN3         |   10.382(R)|CLK_BUFGP         |   0.000|
segment7<0> |    9.510(R)|CLK_BUFGP         |   0.000|
segment7<1> |    9.800(R)|CLK_BUFGP         |   0.000|
segment7<2> |    9.611(R)|CLK_BUFGP         |   0.000|
segment7<3> |    9.511(R)|CLK_BUFGP         |   0.000|
segment7<4> |    9.181(R)|CLK_BUFGP         |   0.000|
segment7<5> |    9.772(R)|CLK_BUFGP         |   0.000|
segment7<6> |   10.013(R)|CLK_BUFGP         |   0.000|
segment7<7> |    9.551(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock pclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
parity1     |   11.861(F)|pclk_BUFGP        |   0.000|
start1      |   12.558(F)|pclk_BUFGP        |   0.000|
stop1       |   11.852(F)|pclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.644|         |         |         |
pclk           |         |    8.774|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pclk           |         |    2.641|    7.934|   18.736|
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 24 17:44:00 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 159 MB



