# ALU-Design-for-the-SimpleRISC-Core
Verilog RTL for a 14-operation ALU designed to replace the placeholder in a single-cycle SimpleRISC processor core.
