Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Sun Apr 29 03:26:50 2018
| Host         : arody-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 178 register/latch pins with no clock driven by root clock pin: UART_RX_INST/buffDone_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: UART_RX_INST/buff_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: UART_RX_INST/buff_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: UART_RX_INST/buff_reg[9]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: initflag_reg/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: inputFlag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 177 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.136        0.000                      0                  624        0.179        0.000                      0                  624        4.500        0.000                       0                   258  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.136        0.000                      0                  624        0.179        0.000                      0                  624        4.500        0.000                       0                   258  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 MSG_Index_reg_rep[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.827ns  (logic 1.020ns (26.655%)  route 2.807ns (73.345%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.551    10.072    r_CLOCK_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  MSG_Index_reg_rep[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.524    10.596 r  MSG_Index_reg_rep[7]/Q
                         net (fo=28, routed)          1.132    11.728    MSG_Index[7]
    SLICE_X51Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.852 r  r_TX_BYTE[5]_i_5/O
                         net (fo=1, routed)           0.433    12.285    r_TX_BYTE[5]_i_5_n_3
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.124    12.409 r  r_TX_BYTE[5]_i_4/O
                         net (fo=1, routed)           0.657    13.067    r_TX_BYTE[5]_i_4_n_3
    SLICE_X49Y28         LUT6 (Prop_lut6_I5_O)        0.124    13.191 r  r_TX_BYTE[5]_i_3/O
                         net (fo=1, routed)           0.584    13.775    r_TX_BYTE[5]_i_3_n_3
    SLICE_X53Y28         LUT6 (Prop_lut6_I5_O)        0.124    13.899 r  r_TX_BYTE[5]_i_1/O
                         net (fo=1, routed)           0.000    13.899    r_TX_BYTE[5]
    SLICE_X53Y28         FDRE                                         r  r_TX_BYTE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.440    14.781    r_CLOCK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  r_TX_BYTE_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.029    15.035    r_TX_BYTE_reg[5]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.899    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 MSG_Index_reg_rep[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.752ns  (logic 1.437ns (38.295%)  route 2.315ns (61.705%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.551    10.072    r_CLOCK_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  MSG_Index_reg_rep[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.524    10.596 r  MSG_Index_reg_rep[7]/Q
                         net (fo=28, routed)          1.121    11.717    MSG_Index[7]
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.841 r  r_TX_BYTE[4]_i_9/O
                         net (fo=1, routed)           0.000    11.841    r_TX_BYTE[4]_i_9_n_3
    SLICE_X51Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    12.086 r  r_TX_BYTE_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    12.086    r_TX_BYTE_reg[4]_i_6_n_3
    SLICE_X51Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    12.190 r  r_TX_BYTE_reg[4]_i_5/O
                         net (fo=1, routed)           0.724    12.914    r_TX_BYTE_reg[4]_i_5_n_3
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.316    13.230 r  r_TX_BYTE[4]_i_2/O
                         net (fo=1, routed)           0.471    13.701    r_TX_BYTE[4]_i_2_n_3
    SLICE_X54Y28         LUT6 (Prop_lut6_I5_O)        0.124    13.825 r  r_TX_BYTE[4]_i_1/O
                         net (fo=1, routed)           0.000    13.825    r_TX_BYTE[4]
    SLICE_X54Y28         FDRE                                         r  r_TX_BYTE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.440    14.781    r_CLOCK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  r_TX_BYTE_reg[4]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y28         FDRE (Setup_fdre_C_D)        0.079    15.085    r_TX_BYTE_reg[4]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -13.825    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 MSG_Index_reg_rep[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.735ns  (logic 1.437ns (38.474%)  route 2.298ns (61.526%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.551    10.072    r_CLOCK_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  MSG_Index_reg_rep[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.524    10.596 r  MSG_Index_reg_rep[6]/Q
                         net (fo=27, routed)          1.064    11.660    MSG_Index[6]
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.784 r  r_TX_BYTE[3]_i_9/O
                         net (fo=1, routed)           0.000    11.784    r_TX_BYTE[3]_i_9_n_3
    SLICE_X53Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    12.029 r  r_TX_BYTE_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    12.029    r_TX_BYTE_reg[3]_i_6_n_3
    SLICE_X53Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    12.133 r  r_TX_BYTE_reg[3]_i_5/O
                         net (fo=1, routed)           0.723    12.856    r_TX_BYTE_reg[3]_i_5_n_3
    SLICE_X53Y28         LUT6 (Prop_lut6_I5_O)        0.316    13.172 r  r_TX_BYTE[3]_i_2/O
                         net (fo=1, routed)           0.511    13.683    r_TX_BYTE[3]_i_2_n_3
    SLICE_X54Y28         LUT6 (Prop_lut6_I5_O)        0.124    13.807 r  r_TX_BYTE[3]_i_1/O
                         net (fo=1, routed)           0.000    13.807    r_TX_BYTE[3]
    SLICE_X54Y28         FDRE                                         r  r_TX_BYTE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.440    14.781    r_CLOCK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  r_TX_BYTE_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y28         FDRE (Setup_fdre_C_D)        0.081    15.087    r_TX_BYTE_reg[3]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -13.807    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 MSG_Index_reg_rep[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.683ns  (logic 1.399ns (37.988%)  route 2.284ns (62.012%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.553    10.074    r_CLOCK_IBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  MSG_Index_reg_rep[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.524    10.598 r  MSG_Index_reg_rep[1]/Q
                         net (fo=27, routed)          1.117    11.715    MSG_Index[1]
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    11.839 r  r_TX_BYTE[0]_i_10/O
                         net (fo=1, routed)           0.000    11.839    r_TX_BYTE[0]_i_10_n_3
    SLICE_X49Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    12.056 r  r_TX_BYTE_reg[0]_i_6/O
                         net (fo=1, routed)           0.000    12.056    r_TX_BYTE_reg[0]_i_6_n_3
    SLICE_X49Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    12.150 r  r_TX_BYTE_reg[0]_i_4/O
                         net (fo=1, routed)           0.610    12.760    r_TX_BYTE_reg[0]_i_4_n_3
    SLICE_X49Y28         LUT6 (Prop_lut6_I5_O)        0.316    13.076 r  r_TX_BYTE[0]_i_2/O
                         net (fo=1, routed)           0.557    13.633    r_TX_BYTE[0]_i_2_n_3
    SLICE_X53Y28         LUT6 (Prop_lut6_I5_O)        0.124    13.757 r  r_TX_BYTE[0]_i_1/O
                         net (fo=1, routed)           0.000    13.757    r_TX_BYTE[0]
    SLICE_X53Y28         FDRE                                         r  r_TX_BYTE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.440    14.781    r_CLOCK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  r_TX_BYTE_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.031    15.037    r_TX_BYTE_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 MSG_Index_reg_rep[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.684ns  (logic 1.437ns (39.004%)  route 2.247ns (60.996%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.551    10.072    r_CLOCK_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  MSG_Index_reg_rep[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.524    10.596 r  MSG_Index_reg_rep[6]/Q
                         net (fo=27, routed)          1.178    11.774    MSG_Index[6]
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.898 r  r_TX_BYTE[2]_i_8/O
                         net (fo=1, routed)           0.000    11.898    r_TX_BYTE[2]_i_8_n_3
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.245    12.143 r  r_TX_BYTE_reg[2]_i_5/O
                         net (fo=1, routed)           0.000    12.143    r_TX_BYTE_reg[2]_i_5_n_3
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I0_O)      0.104    12.247 r  r_TX_BYTE_reg[2]_i_4/O
                         net (fo=1, routed)           0.467    12.714    r_TX_BYTE_reg[2]_i_4_n_3
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.316    13.030 r  r_TX_BYTE[2]_i_2/O
                         net (fo=1, routed)           0.603    13.632    r_TX_BYTE[2]_i_2_n_3
    SLICE_X54Y28         LUT6 (Prop_lut6_I5_O)        0.124    13.756 r  r_TX_BYTE[2]_i_1/O
                         net (fo=1, routed)           0.000    13.756    r_TX_BYTE[2]
    SLICE_X54Y28         FDRE                                         r  r_TX_BYTE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.440    14.781    r_CLOCK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  r_TX_BYTE_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y28         FDRE (Setup_fdre_C_D)        0.077    15.083    r_TX_BYTE_reg[2]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -13.756    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 MSG_Index_reg_rep[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.557ns  (logic 1.437ns (40.403%)  route 2.120ns (59.597%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.551    10.072    r_CLOCK_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  MSG_Index_reg_rep[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.524    10.596 r  MSG_Index_reg_rep[7]/Q
                         net (fo=28, routed)          1.159    11.755    MSG_Index[7]
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.879 r  r_TX_BYTE[6]_i_13/O
                         net (fo=1, routed)           0.000    11.879    r_TX_BYTE[6]_i_13_n_3
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    12.124 r  r_TX_BYTE_reg[6]_i_10/O
                         net (fo=1, routed)           0.000    12.124    r_TX_BYTE_reg[6]_i_10_n_3
    SLICE_X49Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    12.228 r  r_TX_BYTE_reg[6]_i_9/O
                         net (fo=1, routed)           0.663    12.891    r_TX_BYTE_reg[6]_i_9_n_3
    SLICE_X49Y28         LUT6 (Prop_lut6_I5_O)        0.316    13.207 r  r_TX_BYTE[6]_i_7/O
                         net (fo=1, routed)           0.298    13.505    r_TX_BYTE[6]_i_7_n_3
    SLICE_X53Y28         LUT6 (Prop_lut6_I5_O)        0.124    13.629 r  r_TX_BYTE[6]_i_2/O
                         net (fo=1, routed)           0.000    13.629    r_TX_BYTE[6]
    SLICE_X53Y28         FDRE                                         r  r_TX_BYTE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.440    14.781    r_CLOCK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  r_TX_BYTE_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.031    15.037    r_TX_BYTE_reg[6]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -13.629    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 MSG_Index_reg_rep[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.468ns  (logic 1.394ns (40.190%)  route 2.074ns (59.810%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.551    10.072    r_CLOCK_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  MSG_Index_reg_rep[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.524    10.596 r  MSG_Index_reg_rep[7]/Q
                         net (fo=28, routed)          1.282    11.879    MSG_Index[7]
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.003 r  r_TX_BYTE[1]_i_10/O
                         net (fo=1, routed)           0.000    12.003    r_TX_BYTE[1]_i_10_n_3
    SLICE_X53Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    12.215 r  r_TX_BYTE_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    12.215    r_TX_BYTE_reg[1]_i_7_n_3
    SLICE_X53Y22         MUXF8 (Prop_muxf8_I1_O)      0.094    12.309 r  r_TX_BYTE_reg[1]_i_5/O
                         net (fo=1, routed)           0.638    12.946    r_TX_BYTE_reg[1]_i_5_n_3
    SLICE_X53Y29         LUT6 (Prop_lut6_I5_O)        0.316    13.262 r  r_TX_BYTE[1]_i_2/O
                         net (fo=1, routed)           0.154    13.417    r_TX_BYTE[1]_i_2_n_3
    SLICE_X53Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.541 r  r_TX_BYTE[1]_i_1/O
                         net (fo=1, routed)           0.000    13.541    r_TX_BYTE[1]
    SLICE_X53Y29         FDRE                                         r  r_TX_BYTE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.441    14.782    r_CLOCK_IBUF_BUFG
    SLICE_X53Y29         FDRE                                         r  r_TX_BYTE_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X53Y29         FDRE (Setup_fdre_C_D)        0.029    15.036    r_TX_BYTE_reg[1]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -13.541    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 highFlag_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.596ns  (logic 0.583ns (22.455%)  route 2.013ns (77.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.553    10.074    r_CLOCK_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  highFlag_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.459    10.533 r  highFlag_reg/Q
                         net (fo=10, routed)          1.332    11.865    UART_TX_INST/highFlag
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.989 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=7, routed)           0.682    12.671    UART_TX_INST_n_6
    SLICE_X53Y28         FDRE                                         r  r_TX_BYTE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.440    14.781    r_CLOCK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  r_TX_BYTE_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    14.801    r_TX_BYTE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.671    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 highFlag_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.596ns  (logic 0.583ns (22.455%)  route 2.013ns (77.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.553    10.074    r_CLOCK_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  highFlag_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.459    10.533 r  highFlag_reg/Q
                         net (fo=10, routed)          1.332    11.865    UART_TX_INST/highFlag
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.989 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=7, routed)           0.682    12.671    UART_TX_INST_n_6
    SLICE_X53Y28         FDRE                                         r  r_TX_BYTE_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.440    14.781    r_CLOCK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  r_TX_BYTE_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    14.801    r_TX_BYTE_reg[5]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.671    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 highFlag_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.596ns  (logic 0.583ns (22.455%)  route 2.013ns (77.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.553    10.074    r_CLOCK_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  highFlag_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.459    10.533 r  highFlag_reg/Q
                         net (fo=10, routed)          1.332    11.865    UART_TX_INST/highFlag
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.989 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=7, routed)           0.682    12.671    UART_TX_INST_n_6
    SLICE_X53Y28         FDRE                                         r  r_TX_BYTE_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.440    14.781    r_CLOCK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  r_TX_BYTE_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    14.801    r_TX_BYTE_reg[6]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.671    
  -------------------------------------------------------------------
                         slack                                  2.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.795%)  route 0.147ns (44.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.554     1.437    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X45Y22         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  UART_RX_INST/r_RX_Byte_reg[4]/Q
                         net (fo=6, routed)           0.147     1.725    UART_RX_INST/r_RX_Byte_reg_n_3_[4]
    SLICE_X42Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.770 r  UART_RX_INST/buff[4]_i_1/O
                         net (fo=1, routed)           0.000     1.770    UART_RX_INST/buff[4]_i_1_n_3
    SLICE_X42Y21         FDRE                                         r  UART_RX_INST/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.821     1.948    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  UART_RX_INST/buff_reg[4]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.121     1.591    UART_RX_INST/buff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.943%)  route 0.153ns (45.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.554     1.437    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  UART_RX_INST/r_RX_Byte_reg[2]/Q
                         net (fo=6, routed)           0.153     1.731    UART_RX_INST/r_RX_Byte_reg_n_3_[2]
    SLICE_X42Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.776 r  UART_RX_INST/buff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.776    UART_RX_INST/buff[2]_i_1_n_3
    SLICE_X42Y21         FDRE                                         r  UART_RX_INST/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.821     1.948    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  UART_RX_INST/buff_reg[2]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.120     1.590    UART_RX_INST/buff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.815%)  route 0.160ns (46.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.554     1.437    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X45Y21         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  UART_RX_INST/r_RX_Byte_reg[7]/Q
                         net (fo=6, routed)           0.160     1.738    UART_RX_INST/r_RX_Byte_reg_n_3_[7]
    SLICE_X42Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.783 r  UART_RX_INST/buff[7]_i_3/O
                         net (fo=1, routed)           0.000     1.783    UART_RX_INST/buff[7]_i_3_n_3
    SLICE_X42Y21         FDRE                                         r  UART_RX_INST/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.821     1.948    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  UART_RX_INST/buff_reg[7]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.121     1.591    UART_RX_INST/buff_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UART_RX_INST/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.998%)  route 0.146ns (44.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.553     1.436    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  UART_RX_INST/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  UART_RX_INST/state_reg[2]/Q
                         net (fo=42, routed)          0.146     1.723    UART_RX_INST/state_reg__0[2]
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.768 r  UART_RX_INST/buff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.768    UART_RX_INST/buff[0]_i_1_n_3
    SLICE_X42Y21         FDRE                                         r  UART_RX_INST/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.821     1.948    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  UART_RX_INST/buff_reg[0]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.121     1.570    UART_RX_INST/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 r_TX_BYTE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.556     1.439    r_CLOCK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  r_TX_BYTE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  r_TX_BYTE_reg[3]/Q
                         net (fo=1, routed)           0.116     1.719    UART_TX_INST/Q[3]
    SLICE_X55Y28         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.825     1.952    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[3]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.066     1.518    UART_TX_INST/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 r_TX_BYTE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.556     1.439    r_CLOCK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  r_TX_BYTE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  r_TX_BYTE_reg[6]/Q
                         net (fo=1, routed)           0.160     1.740    UART_TX_INST/Q[6]
    SLICE_X51Y28         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.825     1.952    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[6]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X51Y28         FDRE (Hold_fdre_C_D)         0.072     1.525    UART_TX_INST/r_TX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 r_TX_BYTE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_TX_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.801%)  route 0.160ns (53.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.557     1.440    r_CLOCK_IBUF_BUFG
    SLICE_X53Y29         FDRE                                         r  r_TX_BYTE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  r_TX_BYTE_reg[1]/Q
                         net (fo=1, routed)           0.160     1.741    UART_TX_INST/Q[1]
    SLICE_X51Y28         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.825     1.952    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[1]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X51Y28         FDRE (Hold_fdre_C_D)         0.066     1.519    UART_TX_INST/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 MSG_Index_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MSG_Index_reg_rep[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.366ns  (logic 0.212ns (57.968%)  route 0.154ns (42.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 6.951 - 5.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 6.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.556     6.439    r_CLOCK_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  MSG_Index_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.167     6.606 f  MSG_Index_reg[0]/Q
                         net (fo=4, routed)           0.154     6.760    MSG_Index_reg[0]
    SLICE_X50Y22         LUT1 (Prop_lut1_I0_O)        0.045     6.805 r  MSG_Index_rep[0]_i_1/O
                         net (fo=1, routed)           0.000     6.805    MSG_Index_rep[0]_i_1_n_3
    SLICE_X50Y22         FDRE                                         r  MSG_Index_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.824     6.951    r_CLOCK_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  MSG_Index_reg_rep[0]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.452    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.124     6.576    MSG_Index_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         -6.576    
                         arrival time                           6.805    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 UART_TX_INST/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.942%)  route 0.128ns (38.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.558     1.441    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  UART_TX_INST/r_Bit_Index_reg[2]/Q
                         net (fo=4, routed)           0.128     1.734    UART_TX_INST/r_Bit_Index_reg_n_3_[2]
    SLICE_X57Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.779 r  UART_TX_INST/o_TX_Serial_i_1/O
                         net (fo=1, routed)           0.000     1.779    UART_TX_INST/o_TX_Serial_i_1_n_3
    SLICE_X57Y28         FDRE                                         r  UART_TX_INST/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.825     1.952    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  UART_TX_INST/o_TX_Serial_reg/C
                         clock pessimism             -0.498     1.454    
    SLICE_X57Y28         FDRE (Hold_fdre_C_D)         0.091     1.545    UART_TX_INST/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.339%)  route 0.144ns (43.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.556     1.439    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=25, routed)          0.144     1.724    UART_TX_INST/r_SM_Main[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.769 r  UART_TX_INST/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    UART_TX_INST/r_Bit_Index[0]_i_1_n_3
    SLICE_X55Y27         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.824     1.951    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y27         FDRE (Hold_fdre_C_D)         0.092     1.531    UART_TX_INST/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { r_CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  r_CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y27   HIGHMSG_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y29   HIGHMSG_Index_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y29   HIGHMSG_Index_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y30   HIGHMSG_Index_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y30   HIGHMSG_Index_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y30   HIGHMSG_Index_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y29   LOWMSG_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y31   LOWMSG_Index_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y31   LOWMSG_Index_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y27   HIGHMSG_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y29   LOWMSG_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   LOWMSG_Index_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   LOWMSG_Index_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y21   MSG_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y23   UART_RX_INST/buffDone_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y23   UART_RX_INST/buffDone_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y21   UART_RX_INST/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y32   WINMSG_Index_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y32   WINMSG_Index_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   LOWMSG_Index_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   LOWMSG_Index_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   LOWMSG_Index_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   LOWMSG_Index_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y36   LOWMSG_Index_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y36   LOWMSG_Index_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y36   LOWMSG_Index_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y36   LOWMSG_Index_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y29   HIGHMSG_Index_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y29   HIGHMSG_Index_reg[11]/C



