

================================================================
== Vivado HLS Report for 'main_fn'
================================================================
* Date:           Wed Nov 29 19:46:05 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sha256
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                |                      |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module        | min | max | min | max |   Type  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_sha256_final_fu_68          |sha256_final          |    ?|    ?|    ?|    ?|   none  |
        |grp_sha256_update_fu_88         |sha256_update         |    ?|    ?|    ?|    ?|   none  |
        |grp_calculateStringLengt_fu_99  |calculateStringLengt  |    ?|    ?|    ?|    ?|   none  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)"   --->   Operation 7 'read' 'output_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%input_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_r)"   --->   Operation 8 'read' 'input_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (2.32ns)   --->   "%ctx_data = alloca [64 x i8], align 1" [sha256/main.c:126]   --->   Operation 9 'alloca' 'ctx_data' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%tmp = call fastcc i64 @calculateStringLengt(i8* %gmem, i32 %input_read)" [sha256/main.c:129]   --->   Operation 10 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%tmp = call fastcc i64 @calculateStringLengt(i8* %gmem, i32 %input_read)" [sha256/main.c:129]   --->   Operation 11 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 12 [2/2] (8.75ns)   --->   "%tmp_s = call fastcc { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_update([64 x i8]* nocapture %ctx_data, i8* %gmem, i32 %input_read, i64 %tmp)" [sha256/main.c:129]   --->   Operation 12 'call' 'tmp_s' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [1/2] (0.00ns)   --->   "%tmp_s = call fastcc { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_update([64 x i8]* nocapture %ctx_data, i8* %gmem, i32 %input_read, i64 %tmp)" [sha256/main.c:129]   --->   Operation 13 'call' 'tmp_s' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%ctx_bitlen = extractvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %tmp_s, 1" [sha256/main.c:129]   --->   Operation 14 'extractvalue' 'ctx_bitlen' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%ctx_datalen = extractvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %tmp_s, 0" [sha256/main.c:129]   --->   Operation 15 'extractvalue' 'ctx_datalen' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%ctx_state_0 = extractvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %tmp_s, 2" [sha256/main.c:129]   --->   Operation 16 'extractvalue' 'ctx_state_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%ctx_state_1 = extractvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %tmp_s, 3" [sha256/main.c:129]   --->   Operation 17 'extractvalue' 'ctx_state_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%ctx_state_2 = extractvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %tmp_s, 4" [sha256/main.c:129]   --->   Operation 18 'extractvalue' 'ctx_state_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%ctx_state_3 = extractvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %tmp_s, 5" [sha256/main.c:129]   --->   Operation 19 'extractvalue' 'ctx_state_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%ctx_state_4 = extractvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %tmp_s, 6" [sha256/main.c:129]   --->   Operation 20 'extractvalue' 'ctx_state_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%ctx_state_5 = extractvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %tmp_s, 7" [sha256/main.c:129]   --->   Operation 21 'extractvalue' 'ctx_state_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%ctx_state_6 = extractvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %tmp_s, 8" [sha256/main.c:129]   --->   Operation 22 'extractvalue' 'ctx_state_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%ctx_state_7 = extractvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %tmp_s, 9" [sha256/main.c:129]   --->   Operation 23 'extractvalue' 'ctx_state_7' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.47>
ST_5 : Operation 24 [2/2] (2.47ns)   --->   "call fastcc void @sha256_final([64 x i8]* nocapture %ctx_data, i32 %ctx_datalen, i64 %ctx_bitlen, i32 %ctx_state_0, i32 %ctx_state_1, i32 %ctx_state_2, i32 %ctx_state_3, i32 %ctx_state_4, i32 %ctx_state_5, i32 %ctx_state_6, i32 %ctx_state_7, i8* %gmem, i32 %output_read)" [sha256/main.c:130]   --->   Operation 24 'call' <Predicate = true> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !32"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @main_fn_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sha256/main.c:123]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sha256/main.c:124]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 5, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sha256/main.c:124]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @bundle2, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sha256/main.c:125]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @sha256_final([64 x i8]* nocapture %ctx_data, i32 %ctx_datalen, i64 %ctx_bitlen, i32 %ctx_state_0, i32 %ctx_state_1, i32 %ctx_state_2, i32 %ctx_state_3, i32 %ctx_state_4, i32 %ctx_state_5, i32 %ctx_state_6, i32 %ctx_state_7, i8* %gmem, i32 %output_read)" [sha256/main.c:130]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [sha256/main.c:131]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_read         (read         ) [ 0011111]
input_read          (read         ) [ 0011100]
ctx_data            (alloca       ) [ 0011111]
tmp                 (call         ) [ 0001100]
tmp_s               (call         ) [ 0000000]
ctx_bitlen          (extractvalue ) [ 0000011]
ctx_datalen         (extractvalue ) [ 0000011]
ctx_state_0         (extractvalue ) [ 0000011]
ctx_state_1         (extractvalue ) [ 0000011]
ctx_state_2         (extractvalue ) [ 0000011]
ctx_state_3         (extractvalue ) [ 0000011]
ctx_state_4         (extractvalue ) [ 0000011]
ctx_state_5         (extractvalue ) [ 0000011]
ctx_state_6         (extractvalue ) [ 0000011]
ctx_state_7         (extractvalue ) [ 0000011]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
spectopmodule_ln0   (spectopmodule) [ 0000000]
specinterface_ln123 (specinterface) [ 0000000]
specinterface_ln124 (specinterface) [ 0000000]
specinterface_ln124 (specinterface) [ 0000000]
specinterface_ln125 (specinterface) [ 0000000]
call_ln130          (call         ) [ 0000000]
ret_ln131           (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="k">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="calculateStringLengt"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256_update"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256_final"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_fn_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="ctx_data_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_data/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="output_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="input_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_sha256_final_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="32" slack="1"/>
<pin id="72" dir="0" index="3" bw="64" slack="1"/>
<pin id="73" dir="0" index="4" bw="32" slack="1"/>
<pin id="74" dir="0" index="5" bw="32" slack="1"/>
<pin id="75" dir="0" index="6" bw="32" slack="1"/>
<pin id="76" dir="0" index="7" bw="32" slack="1"/>
<pin id="77" dir="0" index="8" bw="32" slack="1"/>
<pin id="78" dir="0" index="9" bw="32" slack="1"/>
<pin id="79" dir="0" index="10" bw="32" slack="1"/>
<pin id="80" dir="0" index="11" bw="32" slack="1"/>
<pin id="81" dir="0" index="12" bw="8" slack="0"/>
<pin id="82" dir="0" index="13" bw="32" slack="4"/>
<pin id="83" dir="0" index="14" bw="32" slack="0"/>
<pin id="84" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln130/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_sha256_update_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="352" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="0" index="3" bw="32" slack="2"/>
<pin id="93" dir="0" index="4" bw="64" slack="1"/>
<pin id="94" dir="0" index="5" bw="32" slack="0"/>
<pin id="95" dir="1" index="6" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_calculateStringLengt_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="ctx_bitlen_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="352" slack="0"/>
<pin id="109" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_bitlen/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="ctx_datalen_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="352" slack="0"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_datalen/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="ctx_state_0_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="352" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_0/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="ctx_state_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="352" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_1/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="ctx_state_2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="352" slack="0"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_2/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="ctx_state_3_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="352" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_3/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="ctx_state_4_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="352" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_4/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="ctx_state_5_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="352" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_5/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="ctx_state_6_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="352" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_6/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="ctx_state_7_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="352" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_7/4 "/>
</bind>
</comp>

<comp id="147" class="1005" name="output_read_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="4"/>
<pin id="149" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="output_read "/>
</bind>
</comp>

<comp id="152" class="1005" name="input_read_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="158" class="1005" name="tmp_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="1"/>
<pin id="160" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="163" class="1005" name="ctx_bitlen_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ctx_bitlen "/>
</bind>
</comp>

<comp id="168" class="1005" name="ctx_datalen_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_datalen "/>
</bind>
</comp>

<comp id="173" class="1005" name="ctx_state_0_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_0 "/>
</bind>
</comp>

<comp id="178" class="1005" name="ctx_state_1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_1 "/>
</bind>
</comp>

<comp id="183" class="1005" name="ctx_state_2_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="ctx_state_3_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="ctx_state_4_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_4 "/>
</bind>
</comp>

<comp id="198" class="1005" name="ctx_state_5_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="ctx_state_6_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_6 "/>
</bind>
</comp>

<comp id="208" class="1005" name="ctx_state_7_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="68" pin=12"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="68" pin=14"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="88" pin=5"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="62" pin="2"/><net_sink comp="99" pin=2"/></net>

<net id="110"><net_src comp="88" pin="6"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="88" pin="6"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="88" pin="6"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="88" pin="6"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="88" pin="6"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="88" pin="6"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="88" pin="6"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="88" pin="6"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="88" pin="6"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="88" pin="6"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="56" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="68" pin=13"/></net>

<net id="155"><net_src comp="62" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="161"><net_src comp="99" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="166"><net_src comp="107" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="68" pin=3"/></net>

<net id="171"><net_src comp="111" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="176"><net_src comp="115" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="68" pin=4"/></net>

<net id="181"><net_src comp="119" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="68" pin=5"/></net>

<net id="186"><net_src comp="123" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="68" pin=6"/></net>

<net id="191"><net_src comp="127" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="68" pin=7"/></net>

<net id="196"><net_src comp="131" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="68" pin=8"/></net>

<net id="201"><net_src comp="135" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="68" pin=9"/></net>

<net id="206"><net_src comp="139" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="68" pin=10"/></net>

<net id="211"><net_src comp="143" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="68" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {5 6 }
 - Input state : 
	Port: main_fn : gmem | {1 2 3 4 }
	Port: main_fn : input_r | {1 }
	Port: main_fn : output_r | {1 }
	Port: main_fn : k | {3 4 5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		ctx_bitlen : 1
		ctx_datalen : 1
		ctx_state_0 : 1
		ctx_state_1 : 1
		ctx_state_2 : 1
		ctx_state_3 : 1
		ctx_state_4 : 1
		ctx_state_5 : 1
		ctx_state_6 : 1
		ctx_state_7 : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |     grp_sha256_final_fu_68     |    2    | 50.6336 |   2198  |   3283  |    0    |
|   call   |     grp_sha256_update_fu_88    |    2    | 30.6009 |   1751  |   1763  |    0    |
|          | grp_calculateStringLengt_fu_99 |    0    |  1.769  |   208   |   162   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   read   |     output_read_read_fu_56     |    0    |    0    |    0    |    0    |    0    |
|          |      input_read_read_fu_62     |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        ctx_bitlen_fu_107       |    0    |    0    |    0    |    0    |    0    |
|          |       ctx_datalen_fu_111       |    0    |    0    |    0    |    0    |    0    |
|          |       ctx_state_0_fu_115       |    0    |    0    |    0    |    0    |    0    |
|          |       ctx_state_1_fu_119       |    0    |    0    |    0    |    0    |    0    |
|extractvalue|       ctx_state_2_fu_123       |    0    |    0    |    0    |    0    |    0    |
|          |       ctx_state_3_fu_127       |    0    |    0    |    0    |    0    |    0    |
|          |       ctx_state_4_fu_131       |    0    |    0    |    0    |    0    |    0    |
|          |       ctx_state_5_fu_135       |    0    |    0    |    0    |    0    |    0    |
|          |       ctx_state_6_fu_139       |    0    |    0    |    0    |    0    |    0    |
|          |       ctx_state_7_fu_143       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    4    | 83.0036 |   4157  |   5208  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|ctx_data|    1   |    0   |    0   |    0   |
|    k   |    1   |    0   |    0   |    -   |
+--------+--------+--------+--------+--------+
|  Total |    2   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| ctx_bitlen_reg_163|   64   |
|ctx_datalen_reg_168|   32   |
|ctx_state_0_reg_173|   32   |
|ctx_state_1_reg_178|   32   |
|ctx_state_2_reg_183|   32   |
|ctx_state_3_reg_188|   32   |
|ctx_state_4_reg_193|   32   |
|ctx_state_5_reg_198|   32   |
|ctx_state_6_reg_203|   32   |
|ctx_state_7_reg_208|   32   |
| input_read_reg_152|   32   |
|output_read_reg_147|   32   |
|    tmp_reg_158    |   64   |
+-------------------+--------+
|       Total       |   480  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_calculateStringLengt_fu_99 |  p2  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   64   ||  1.769  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |   83   |  4157  |  5208  |    0   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |   480  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   84   |  4637  |  5217  |    0   |
+-----------+--------+--------+--------+--------+--------+
