INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'image_24x24' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'image_24x24'...
WARNING:sim - A core named 'image_24x24' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'image_24x24'...
Delivering associated files for 'image_24x24'...
Delivering EJava files for 'image_24x24'...
Generating implementation netlist for 'image_24x24'...
INFO:sim - Pre-processing HDL files for 'image_24x24'...
Running synthesis for 'image_24x24'
Running ngcbuild...
Writing VEO instantiation template for 'image_24x24'...
Writing Verilog behavioral simulation model for 'image_24x24'...
WARNING:sim - Overwriting existing file
   C:/Users/zd/Desktop/mnist_fpga/sd_ddr_vga/ipcore_dir/tmp/_cg/image_24x24/doc/
   blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
C:/Users/zd/Desktop/mnist_fpga/sd_ddr_vga/ipcore_dir/tmp/_cg/image_24x24
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'image_24x24'...
Generating metadata file...
Regenerating ISE project file for 'image_24x24'...
Generating ISE project...
XCO file found: image_24x24.xco
XMDF file found: image_24x24_xmdf.tcl
Adding
C:/Users/zd/Desktop/mnist_fpga/sd_ddr_vga/ipcore_dir/tmp/_cg/image_24x24.asy
-view all -origin_type imported
Adding
C:/Users/zd/Desktop/mnist_fpga/sd_ddr_vga/ipcore_dir/tmp/_cg/image_24x24.ngc
-view all -origin_type created
Checking file
"C:/Users/zd/Desktop/mnist_fpga/sd_ddr_vga/ipcore_dir/tmp/_cg/image_24x24.ngc"
for project device match ...
File
"C:/Users/zd/Desktop/mnist_fpga/sd_ddr_vga/ipcore_dir/tmp/_cg/image_24x24.ngc"
device information matches project device.
Adding
C:/Users/zd/Desktop/mnist_fpga/sd_ddr_vga/ipcore_dir/tmp/_cg/image_24x24.sym
-view all -origin_type imported
Adding
C:/Users/zd/Desktop/mnist_fpga/sd_ddr_vga/ipcore_dir/tmp/_cg/image_24x24.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/zd/Desktop/mnist_fpga/sd_ddr_vga/ipcore_dir/tmp/_cg/image_24x24.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/zd/Desktop/mnist_fpga/sd_ddr_vga/ipcore_dir/tmp/_cg/image_24x24.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/image_24x24"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'image_24x24'.
