<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>James (Hung-Yang) Chang</title>
    <link rel="stylesheet" href="style.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">
</head>
<body>
    <div class="container">
        <header>
            <h1>James (Hung-Yang) Chang</h1>
            <p class="subtitle">AI Software Developer & Machine Learning Engineer</p>
            <nav>
                <a href="#experience">Experience</a>
                <a href="#publications">Publications</a>
                <a href="#projects">Projects</a>
                <a href="#education">Education</a>
                <a href="#hobbies">Hobbies</a>
                <a href="#skills">Skills</a>
            </nav>
            <div class="contact-links">
                <a href="mailto:hychangee@gmail.com" class="contact-link">Email</a>
                <a href="https://www.linkedin.com/in/hungyang/" class="contact-link" target="_blank">LinkedIn</a>
                <a href="https://scholar.google.com/citations?hl=en&user=TXVBQjYAAAAJ&view_op=list_works&gmla=AJsN-F5zI9RIMFMCIU-nhChg-EWECxyGUmXLAV-uxbrWYLtg_VvRP6_j0jxE7Vb-wedteD1o5aLV_i0-Q0W5fYOgJ5Fes3kHQr_ZbMxgz81j7IeJWwHOim4" class="contact-link" target="_blank">Google Scholar</a>
                <a href="https://github.com/HungYangChang" class="contact-link" target="_blank">GitHub</a>
            </div>
        </header>

        <main>
            <section class="intro">
                <p>I'm James Chang, an AI Software Developer at Cerence, specializing in LLM function calls, edge AI, and hardware acceleration. My work focuses on optimizing AI systems for automotive applications and edge devices, combining software engineering with machine learning expertise.</p>
            </section>

            <section id="experience">
                <h2>Experience</h2>
                
                <div class="experience-item">
                    <div class="experience-header">
                        <h3>AI Software Developer</h3>
                        <span class="company">Cerence</span>
                        <span class="date">Aug. 2023 - Present</span>
                    </div>
                    <ul>
                        <li>Developed and integrated LLM function call algorithms (Back-end) with automotive console UX/UI (Front-end) to enhance in-car user experience</li>
                        <li>Designed and implemented a robust testing framework for LLM function calls, including unit tests, contract tests, and user acceptance tests to ensure system reliability and performance</li>
                    </ul>
                </div>

                <div class="experience-item">
                    <div class="experience-header">
                        <h3>Machine Learning Engineer</h3>
                        <span class="company">Bittensor (Open-source ML), Opentensor</span>
                        <span class="date">Mar. 2023 - Jul. 2023</span>
                    </div>
                    <ul>
                        <li>Fine-tuned multiple language models and built an ensemble model of them on <a href="https://github.com/opentensor/bittensor" target="_blank" style="color: #0066cc;">Bittensor project</a>, outperforming GPT-4 and other models on text prompting based on Bittensor reward mechanism</li>
                        <li>Built multi-modality of the Bittensor network, which includes text-to-image, text-to-video, text-to-music, and more subnets</li>
                    </ul>
                </div>

                <div class="experience-item">
                    <div class="experience-header">
                        <h3>Graduate Research Assistant</h3>
                        <span class="company">McGill Edge Intelligence Lab, McGill</span>
                        <span class="date">Sep. 2020 - Feb. 2023</span>
                    </div>
                    <ul>
                        <li>Proposed a pipeline framework to utilize heterogeneous resources in edge devices, achieving 49% higher throughput and 61% lower energy-delay product in edge BERT inference than the best homogeneous configuration (<a href="https://link.springer.com/article/10.1007/s11265-022-01814-y" target="_blank" style="color: #0066cc;">JSPS'22</a>)</li>
                        <li>Integrated Neural Architecture Search and pipeline on BERT model, achieving 9x higher inference throughput with only 1.3% decrease in accuracy in edge BERT inference than the best homogeneous configuration (<a href="https://eiw2022.github.io/assets/Proceedings.pdf" target="_blank" style="color: #0066cc;">EIW'22</a>, <a href="https://dl.acm.org/doi/pdf/10.1145/3583781.3590302" target="_blank" style="color: #0066cc;">GLSVLSI'23</a>)</li>
                    </ul>
                </div>

                <div class="experience-item">
                    <div class="experience-header">
                        <h3>Research Intern</h3>
                        <span class="company">Neuromorphic Devices and Architectures Research Group, IBM</span>
                        <span class="date">Oct. 2018 - Apr. 2019</span>
                    </div>
                    <ul>
                        <li>Analyzed power behavior of the circuit and modified the power-hungry structure to achieve up to 12 to 14 TOPs/s/W energy efficiency for training (<a href="https://ieeexplore.ieee.org/document/8792205" target="_blank" style="color: #0066cc;">IBM Journal of R&D'19</a>)</li>
                    </ul>
                </div>

                <div class="experience-item">
                    <div class="experience-header">
                        <h3>Research Assistant</h3>
                        <span class="company">DSML Group, National Chiao Tung University</span>
                        <span class="date">Oct. 2017 - Oct. 2018</span>
                    </div>
                    <ul>
                        <li>Built ideal-linearity neuromorphic synapses on FinFET Platform with a wide tuning-window (20x) of weight-tuning capability (<a href="https://ieeexplore.ieee.org/document/8776488" target="_blank" style="color: #0066cc;">Symposia on VLSI'19</a>)</li>
                    </ul>
                </div>

                <div class="experience-item">
                    <div class="experience-header">
                        <h3>Undergraduate Researcher</h3>
                        <span class="company">Signal Sensing and Application Lab, NTHU</span>
                        <span class="date">Feb. 2017 - Feb. 2018</span>
                    </div>
                    <ul>
                        <li>Taped-out chip of CMOS image sensor readout circuit (<a href="https://ca43f59c-18e6-44e2-ac84-00cf96f52e85.filesusr.com/ugd/131064_52b3800b9c97485c9d0b2981aafdcc01.pdf" target="_blank" style="color: #0066cc;">Chip Report</a>)</li>
                        <li>Cooperated with Industrial Technology Research Institute (ITRI) with USD 30,000 project funding</li>
                    </ul>
                </div>
            </section>

            <section id="publications">
                <h2>Selected Publications</h2>
                
                <div class="publication-item">
                    <h3>PipeBERT: High-throughput BERT Inference for ARM Big.LITTLE Multi-core Processors</h3>
                    <p class="publication-venue">Journal of Signal Processing Systems, IEEE SIPS 2022</p>
                    <p class="publication-authors">Hung-Yang Chang, Seyyed Mozafari, Cheng Chen, James Clark, Brett Meyer, and Warren Gross</p>
                </div>

                <div class="publication-item">
                    <h3>AI hardware acceleration with analog memory: micro-architectures for low energy at high speed</h3>
                    <p class="publication-venue">IBM Journal of Research and Development</p>
                    <p class="publication-authors">Hung-Yang Chang and Geoffrey W. Burr, Pritish Narayanan, Stefano Ambrogio, et al.</p>
                </div>

                <div class="publication-item">
                    <h3>High-Throughput Edge Inference for BERT Models via Neural Architecture Search and Pipeline</h3>
                    <p class="publication-venue">GLSVLSI 2023 (Poster Presentation)</p>
                    <p class="publication-authors">Hung-Yang Chang, Seyyed Mozafari, James Clark, Brett Meyer, and Warren Gross</p>
                </div>

                <div class="publication-item">
                    <h3>A Novel Architecture to Build Ideal-linearity Neuromorphic Synapses on a Pure Logic FinFET Platform Featuring 2.5ns PGM-time and 10^12 Endurance</h3>
                    <p class="publication-venue">2019 Symposium on VLSI Technology (Oral Presentation)</p>
                    <p class="publication-authors">E.R Hsieh, H. Y. Chang, Steve S. Chung, S. Simon Wong et al.</p>
                </div>
            </section>

            <section id="projects">
                <h2>Selected Projects</h2>
                
                <div class="project-item">
                    <h3>Hardware Aware Efficient Training Competition (ICLR 2021 Workshop) <a href="https://github.com/HungYangChang/HAET-2021-competition-baseline-code" target="_blank" style="color: #0066cc; font-size: 0.9em;">[GitHub]</a></h3>
                    <p class="project-date">Feb. 2021 - Mar. 2021, ECSE, McGill</p>
                    <p>Built a modified ResNet with mixed-precision training to achieve 95%, 77% validation accuracy for CIFAR-10 and CIFAR-100, respectively in 5 minutes with single V100 GPU</p>
                </div>

                <div class="project-item">
                    <h3>Exploring Super-Converge in Analog NNs with IBM tool (Deep Learning (ECSE 552)) <a href="https://github.com/HungYangChang/ECSE552" target="_blank" style="color: #0066cc; font-size: 0.9em;">[GitHub]</a></h3>
                    <p class="project-date">Feb. 2021 - Apr. 2021, ECSE, McGill</p>
                    <p>Explored super-convergence phenomena in IBMs Analog Hardware Acceleration Kit for in-memory training of DNNs. Applied cyclic learning rates to VGG8, ResNet18, and LeNet architectures on MNIST and CIFAR10</p>
                </div>

                <div class="project-item">
                    <h3>System C implementation: Design of MPSoC (Design of Multiprocessor System-on-chip (ECSE 541)) <a href="https://github.com/HungYangChang/Applying-the-Analog-Hardware-Acceleration-Kit-for-In-memory-Computing-Design" target="_blank" style="color: #0066cc; font-size: 0.9em;">[GitHub]</a></h3>
                    <p class="project-date">Oct. 2020 - Dec. 2020, ECSE, McGill</p>
                    <p>Utilized IBMs Analog Hardware Acceleration Kit and PyTorch to simulate in-memory FCNN & CNN computations for MNIST Dataset</p>
                </div>
            </section>

            <section id="education">
                <h2>Education</h2>
                
                <div class="education-item">
                    <div class="education-header">
                        <h3>MSc (thesis) in Electrical & Computer Engineering <a href="https://escholarship.mcgill.ca/concern/theses/bg257k93x" target="_blank" style="color: #0066cc; font-size: 0.9em;">[Thesis]</a></h3>
                        <span class="institution">McGill University, Canada</span>
                        <span class="date">Sep. 2020 - Feb. 2023</span>
                    </div>
                    <p>Overall GPA: 4/4</p>
                </div>

                <div class="education-item">
                    <div class="education-header">
                        <h3>B.S. in Electrical Engineering</h3>
                        <span class="institution">National Tsing Hua University, Hsinchu (NTHU), Taiwan</span>
                        <span class="date">Sep. 2014 - Jun. 2018</span>
                    </div>
                    <p>Overall GPA: 3.99/4.3 (3.87/4)</p>
                </div>
            </section>

            <section id="hobbies">
                <h2>Hobbies & Sports</h2>
                
                <div class="hobby-grid">
                    <div class="hobby-item">
                        <h3>üèÉ Running</h3>
                        <p>Regular runner with a personal best of <strong>1h47m</strong> in half marathon</p>
                    </div>
                    
                    <div class="hobby-item">
                        <h3>üèÄ Basketball</h3>
                        <p>Enjoy playing basketball recreationally and following the sport</p>
                    </div>
                    
                    <div class="hobby-item">
                        <h3>üèä Swimming</h3>
                        <p>Regular swimmer with <strong>27m</strong> time for 1000m distance</p>
                    </div>
                    
                    <div class="hobby-item">
                        <h3>üí™ Gym & Fitness</h3>
                        <p>Consistent gym routine focusing on strength training and overall fitness</p>
                    </div>
                </div>
            </section>

            <section id="skills">
                <h2>Skills</h2>
                
                <div class="skill-category">
                    <h3>Programming Languages</h3>
                    <p>Python, Pytorch, Pytest, Tensorflow, TVM, Matlab, SystemC, LATEX</p>
                </div>

                <div class="skill-category">
                    <h3>Engineering Tools</h3>
                    <p>DevOps, gPRC, Iceberg Catalog, Flask, Docker, Kubernetes, Jira</p>
                </div>

                <div class="skill-category">
                    <h3>Awards & Honors</h3>
                    <ul>
                        <li><strong>Graduate Excellence Fellowship</strong> - Awarded with 4600 CAD for 10 selected graduated students (ECSE, McGill, 2022)</li>
                        <li><strong>Outstanding Project Award in Contest of Implementation</strong> - Top 10 of Research project competition with more than 250 student competitors (EECS, NTHU, 2018)</li>
                        <li><strong>International Volunteer Certification</strong> - Awarded with $1000 USD funding to host 100 people classes, and school anniversary fair in Malaysia (Ministry of Education Taiwan, 2015)</li>
                    </ul>
                </div>
            </section>
        </main>

        <footer>
            <p>&copy; 2024 Hung-Yang Chang. Built with HTML & CSS.</p>
        </footer>
    </div>
</body>
</html>
