library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 8;
    stages: integer := 8
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic;
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic;
  signal n2710_o : std_logic_vector (2 downto 0);
begin
  o <= n2710_o;
  -- vhdl_source/peres.vhdl:13:17
  n2701_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n2702_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n2703_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n2704_o <= n2702_o xor n2703_o;
  -- vhdl_source/peres.vhdl:15:17
  n2705_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n2706_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n2707_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n2708_o <= n2706_o and n2707_o;
  -- vhdl_source/peres.vhdl:15:21
  n2709_o <= n2705_o xor n2708_o;
  n2710_o <= n2701_o & n2704_o & n2709_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2251 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2259 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2267 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2275 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2283 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2291 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2299 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2307 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic;
  signal n2317_o : std_logic;
  signal n2318_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2319 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2327 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2335 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2343 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2351 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2359 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2362_o : std_logic;
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2367 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic_vector (1 downto 0);
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic_vector (1 downto 0);
  signal n2377_o : std_logic;
  signal n2378_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2379 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2382_o : std_logic;
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic_vector (1 downto 0);
  signal n2388_o : std_logic;
  signal n2389_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2390 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic;
  signal n2398_o : std_logic_vector (1 downto 0);
  signal n2399_o : std_logic;
  signal n2400_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2401 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2404_o : std_logic;
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic_vector (1 downto 0);
  signal n2410_o : std_logic;
  signal n2411_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2412 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic_vector (1 downto 0);
  signal n2421_o : std_logic;
  signal n2422_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2423 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic_vector (1 downto 0);
  signal n2432_o : std_logic;
  signal n2433_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2434 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic;
  signal n2442_o : std_logic_vector (1 downto 0);
  signal n2443_o : std_logic;
  signal n2444_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2445 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic_vector (1 downto 0);
  signal n2454_o : std_logic;
  signal n2455_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2456 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2467 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic;
  signal n2474_o : std_logic_vector (1 downto 0);
  signal n2475_o : std_logic;
  signal n2476_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2477 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic_vector (1 downto 0);
  signal n2486_o : std_logic;
  signal n2487_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2488 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic_vector (1 downto 0);
  signal n2497_o : std_logic;
  signal n2498_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2499 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic_vector (1 downto 0);
  signal n2508_o : std_logic;
  signal n2509_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2510 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic_vector (1 downto 0);
  signal n2519_o : std_logic;
  signal n2520_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2521 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic;
  signal n2528_o : std_logic;
  signal n2529_o : std_logic_vector (1 downto 0);
  signal n2530_o : std_logic;
  signal n2531_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2532 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2535_o : std_logic;
  signal n2536_o : std_logic;
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic_vector (1 downto 0);
  signal n2541_o : std_logic;
  signal n2542_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2543 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic_vector (1 downto 0);
  signal n2552_o : std_logic;
  signal n2553_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2554 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic;
  signal n2560_o : std_logic;
  signal n2561_o : std_logic_vector (1 downto 0);
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2565 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2568_o : std_logic;
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2573 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2576_o : std_logic;
  signal n2577_o : std_logic;
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2581 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2584_o : std_logic;
  signal n2585_o : std_logic;
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2589 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2592_o : std_logic;
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2597 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2600_o : std_logic;
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2605 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2608_o : std_logic;
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2613 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2616_o : std_logic;
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic;
  signal n2624_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2625 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2628_o : std_logic;
  signal n2629_o : std_logic;
  signal n2630_o : std_logic;
  signal n2631_o : std_logic;
  signal n2632_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2633 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2636_o : std_logic;
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic;
  signal n2640_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2641 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2644_o : std_logic;
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2649 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2652_o : std_logic;
  signal n2653_o : std_logic;
  signal n2654_o : std_logic;
  signal n2655_o : std_logic;
  signal n2656_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2657 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2660_o : std_logic;
  signal n2661_o : std_logic;
  signal n2662_o : std_logic;
  signal n2663_o : std_logic;
  signal n2664_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2665 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2673 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2681 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic_vector (8 downto 0);
  signal n2687_o : std_logic_vector (8 downto 0);
  signal n2688_o : std_logic_vector (8 downto 0);
  signal n2689_o : std_logic_vector (8 downto 0);
  signal n2690_o : std_logic_vector (8 downto 0);
  signal n2691_o : std_logic_vector (8 downto 0);
  signal n2692_o : std_logic_vector (8 downto 0);
  signal n2693_o : std_logic_vector (8 downto 0);
  signal n2694_o : std_logic_vector (8 downto 0);
  signal n2695_o : std_logic_vector (8 downto 0);
  signal n2696_o : std_logic_vector (8 downto 0);
  signal n2697_o : std_logic_vector (8 downto 0);
  signal n2698_o : std_logic_vector (8 downto 0);
  signal n2699_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2686_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2687_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2688_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2689_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2690_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2691_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2692_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2693_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2694_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2695_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2696_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2697_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2698_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2699_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2248_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2249_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2250_o <= n2248_o & n2249_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2251 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2250_o,
    o => gen1_n1_cnot1_j_o);
  n2254_o <= gen1_n1_cnot1_j_n2251 (1);
  n2255_o <= gen1_n1_cnot1_j_n2251 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2256_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2257_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2258_o <= n2256_o & n2257_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2259 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2258_o,
    o => gen1_n2_cnot1_j_o);
  n2262_o <= gen1_n2_cnot1_j_n2259 (1);
  n2263_o <= gen1_n2_cnot1_j_n2259 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2264_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2265_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2266_o <= n2264_o & n2265_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2267 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2266_o,
    o => gen1_n3_cnot1_j_o);
  n2270_o <= gen1_n3_cnot1_j_n2267 (1);
  n2271_o <= gen1_n3_cnot1_j_n2267 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2272_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2273_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2274_o <= n2272_o & n2273_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2275 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2274_o,
    o => gen1_n4_cnot1_j_o);
  n2278_o <= gen1_n4_cnot1_j_n2275 (1);
  n2279_o <= gen1_n4_cnot1_j_n2275 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2280_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2281_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2282_o <= n2280_o & n2281_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2283 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2282_o,
    o => gen1_n5_cnot1_j_o);
  n2286_o <= gen1_n5_cnot1_j_n2283 (1);
  n2287_o <= gen1_n5_cnot1_j_n2283 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2288_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2289_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2290_o <= n2288_o & n2289_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2291 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2290_o,
    o => gen1_n6_cnot1_j_o);
  n2294_o <= gen1_n6_cnot1_j_n2291 (1);
  n2295_o <= gen1_n6_cnot1_j_n2291 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2296_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2297_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2298_o <= n2296_o & n2297_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2299 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2298_o,
    o => gen1_n7_cnot1_j_o);
  n2302_o <= gen1_n7_cnot1_j_n2299 (1);
  n2303_o <= gen1_n7_cnot1_j_n2299 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2304_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2305_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2306_o <= n2304_o & n2305_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2307 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2306_o,
    o => gen1_n8_cnot1_j_o);
  n2310_o <= gen1_n8_cnot1_j_n2307 (1);
  n2311_o <= gen1_n8_cnot1_j_n2307 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2312_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2313_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2314_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2315_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2316_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2317_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2318_o <= n2316_o & n2317_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2319 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2318_o,
    o => gen2_n8_cnot2_j_o);
  n2322_o <= gen2_n8_cnot2_j_n2319 (1);
  n2323_o <= gen2_n8_cnot2_j_n2319 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2324_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2325_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2326_o <= n2324_o & n2325_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2327 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2326_o,
    o => gen2_n7_cnot2_j_o);
  n2330_o <= gen2_n7_cnot2_j_n2327 (1);
  n2331_o <= gen2_n7_cnot2_j_n2327 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2332_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2333_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2334_o <= n2332_o & n2333_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2335 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2334_o,
    o => gen2_n6_cnot2_j_o);
  n2338_o <= gen2_n6_cnot2_j_n2335 (1);
  n2339_o <= gen2_n6_cnot2_j_n2335 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2340_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2341_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2342_o <= n2340_o & n2341_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2343 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2342_o,
    o => gen2_n5_cnot2_j_o);
  n2346_o <= gen2_n5_cnot2_j_n2343 (1);
  n2347_o <= gen2_n5_cnot2_j_n2343 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2348_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2349_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2350_o <= n2348_o & n2349_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2351 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2350_o,
    o => gen2_n4_cnot2_j_o);
  n2354_o <= gen2_n4_cnot2_j_n2351 (1);
  n2355_o <= gen2_n4_cnot2_j_n2351 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2356_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2357_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2358_o <= n2356_o & n2357_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2359 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2358_o,
    o => gen2_n3_cnot2_j_o);
  n2362_o <= gen2_n3_cnot2_j_n2359 (1);
  n2363_o <= gen2_n3_cnot2_j_n2359 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2364_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2365_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2366_o <= n2364_o & n2365_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2367 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2366_o,
    o => gen2_n2_cnot2_j_o);
  n2370_o <= gen2_n2_cnot2_j_n2367 (1);
  n2371_o <= gen2_n2_cnot2_j_n2367 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2372_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2373_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2374_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2375_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2376_o <= n2374_o & n2375_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2377_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2378_o <= n2376_o & n2377_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2379 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2378_o,
    o => gen3_n1_ccnot3_j_o);
  n2382_o <= gen3_n1_ccnot3_j_n2379 (2);
  n2383_o <= gen3_n1_ccnot3_j_n2379 (1);
  n2384_o <= gen3_n1_ccnot3_j_n2379 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2385_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2386_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2387_o <= n2385_o & n2386_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2388_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2389_o <= n2387_o & n2388_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2390 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2389_o,
    o => gen3_n2_ccnot3_j_o);
  n2393_o <= gen3_n2_ccnot3_j_n2390 (2);
  n2394_o <= gen3_n2_ccnot3_j_n2390 (1);
  n2395_o <= gen3_n2_ccnot3_j_n2390 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2396_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2397_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2398_o <= n2396_o & n2397_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2399_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2400_o <= n2398_o & n2399_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2401 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2400_o,
    o => gen3_n3_ccnot3_j_o);
  n2404_o <= gen3_n3_ccnot3_j_n2401 (2);
  n2405_o <= gen3_n3_ccnot3_j_n2401 (1);
  n2406_o <= gen3_n3_ccnot3_j_n2401 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2407_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2408_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2409_o <= n2407_o & n2408_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2410_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2411_o <= n2409_o & n2410_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2412 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2411_o,
    o => gen3_n4_ccnot3_j_o);
  n2415_o <= gen3_n4_ccnot3_j_n2412 (2);
  n2416_o <= gen3_n4_ccnot3_j_n2412 (1);
  n2417_o <= gen3_n4_ccnot3_j_n2412 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2418_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2419_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2420_o <= n2418_o & n2419_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2421_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2422_o <= n2420_o & n2421_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2423 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2422_o,
    o => gen3_n5_ccnot3_j_o);
  n2426_o <= gen3_n5_ccnot3_j_n2423 (2);
  n2427_o <= gen3_n5_ccnot3_j_n2423 (1);
  n2428_o <= gen3_n5_ccnot3_j_n2423 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2429_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2430_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2431_o <= n2429_o & n2430_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2432_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2433_o <= n2431_o & n2432_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2434 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2433_o,
    o => gen3_n6_ccnot3_j_o);
  n2437_o <= gen3_n6_ccnot3_j_n2434 (2);
  n2438_o <= gen3_n6_ccnot3_j_n2434 (1);
  n2439_o <= gen3_n6_ccnot3_j_n2434 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2440_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2441_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2442_o <= n2440_o & n2441_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2443_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2444_o <= n2442_o & n2443_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2445 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2444_o,
    o => gen3_n7_ccnot3_j_o);
  n2448_o <= gen3_n7_ccnot3_j_n2445 (2);
  n2449_o <= gen3_n7_ccnot3_j_n2445 (1);
  n2450_o <= gen3_n7_ccnot3_j_n2445 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2451_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2452_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2453_o <= n2451_o & n2452_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2454_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2455_o <= n2453_o & n2454_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2456 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2455_o,
    o => gen3_n8_ccnot3_j_o);
  n2459_o <= gen3_n8_ccnot3_j_n2456 (2);
  n2460_o <= gen3_n8_ccnot3_j_n2456 (1);
  n2461_o <= gen3_n8_ccnot3_j_n2456 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2462_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2463_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2464_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2465_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2466_o <= n2464_o & n2465_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2467 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2466_o,
    o => cnot_4_o);
  n2470_o <= cnot_4_n2467 (1);
  n2471_o <= cnot_4_n2467 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2472_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2473_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2474_o <= n2472_o & n2473_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2475_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2476_o <= n2474_o & n2475_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2477 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2476_o,
    o => gen4_n7_peres4_j_o);
  n2480_o <= gen4_n7_peres4_j_n2477 (2);
  n2481_o <= gen4_n7_peres4_j_n2477 (1);
  n2482_o <= gen4_n7_peres4_j_n2477 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2483_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2484_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2485_o <= n2483_o & n2484_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2486_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2487_o <= n2485_o & n2486_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2488 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2487_o,
    o => gen4_n6_peres4_j_o);
  n2491_o <= gen4_n6_peres4_j_n2488 (2);
  n2492_o <= gen4_n6_peres4_j_n2488 (1);
  n2493_o <= gen4_n6_peres4_j_n2488 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2494_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2495_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2496_o <= n2494_o & n2495_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2497_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2498_o <= n2496_o & n2497_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2499 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2498_o,
    o => gen4_n5_peres4_j_o);
  n2502_o <= gen4_n5_peres4_j_n2499 (2);
  n2503_o <= gen4_n5_peres4_j_n2499 (1);
  n2504_o <= gen4_n5_peres4_j_n2499 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2505_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2506_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2507_o <= n2505_o & n2506_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2508_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2509_o <= n2507_o & n2508_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2510 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2509_o,
    o => gen4_n4_peres4_j_o);
  n2513_o <= gen4_n4_peres4_j_n2510 (2);
  n2514_o <= gen4_n4_peres4_j_n2510 (1);
  n2515_o <= gen4_n4_peres4_j_n2510 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2516_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2517_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2518_o <= n2516_o & n2517_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2519_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2520_o <= n2518_o & n2519_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2521 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2520_o,
    o => gen4_n3_peres4_j_o);
  n2524_o <= gen4_n3_peres4_j_n2521 (2);
  n2525_o <= gen4_n3_peres4_j_n2521 (1);
  n2526_o <= gen4_n3_peres4_j_n2521 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2527_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2528_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2529_o <= n2527_o & n2528_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2530_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2531_o <= n2529_o & n2530_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2532 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2531_o,
    o => gen4_n2_peres4_j_o);
  n2535_o <= gen4_n2_peres4_j_n2532 (2);
  n2536_o <= gen4_n2_peres4_j_n2532 (1);
  n2537_o <= gen4_n2_peres4_j_n2532 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2538_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2539_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2540_o <= n2538_o & n2539_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2541_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2542_o <= n2540_o & n2541_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2543 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2542_o,
    o => gen4_n1_peres4_j_o);
  n2546_o <= gen4_n1_peres4_j_n2543 (2);
  n2547_o <= gen4_n1_peres4_j_n2543 (1);
  n2548_o <= gen4_n1_peres4_j_n2543 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2549_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2550_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2551_o <= n2549_o & n2550_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2552_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2553_o <= n2551_o & n2552_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2554 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2553_o,
    o => gen4_n0_peres4_j_o);
  n2557_o <= gen4_n0_peres4_j_n2554 (2);
  n2558_o <= gen4_n0_peres4_j_n2554 (1);
  n2559_o <= gen4_n0_peres4_j_n2554 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2560_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2561_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2562_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2563_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2564_o <= n2562_o & n2563_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2565 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2564_o,
    o => gen5_n1_cnot5_j_o);
  n2568_o <= gen5_n1_cnot5_j_n2565 (1);
  n2569_o <= gen5_n1_cnot5_j_n2565 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2570_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2571_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2572_o <= n2570_o & n2571_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2573 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2572_o,
    o => gen5_n2_cnot5_j_o);
  n2576_o <= gen5_n2_cnot5_j_n2573 (1);
  n2577_o <= gen5_n2_cnot5_j_n2573 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2578_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2579_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2580_o <= n2578_o & n2579_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2581 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2580_o,
    o => gen5_n3_cnot5_j_o);
  n2584_o <= gen5_n3_cnot5_j_n2581 (1);
  n2585_o <= gen5_n3_cnot5_j_n2581 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2586_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2587_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2588_o <= n2586_o & n2587_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2589 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2588_o,
    o => gen5_n4_cnot5_j_o);
  n2592_o <= gen5_n4_cnot5_j_n2589 (1);
  n2593_o <= gen5_n4_cnot5_j_n2589 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2594_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2595_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2596_o <= n2594_o & n2595_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2597 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2596_o,
    o => gen5_n5_cnot5_j_o);
  n2600_o <= gen5_n5_cnot5_j_n2597 (1);
  n2601_o <= gen5_n5_cnot5_j_n2597 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2602_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2603_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2604_o <= n2602_o & n2603_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2605 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2604_o,
    o => gen5_n6_cnot5_j_o);
  n2608_o <= gen5_n6_cnot5_j_n2605 (1);
  n2609_o <= gen5_n6_cnot5_j_n2605 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2610_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2611_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2612_o <= n2610_o & n2611_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2613 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2612_o,
    o => gen5_n7_cnot5_j_o);
  n2616_o <= gen5_n7_cnot5_j_n2613 (1);
  n2617_o <= gen5_n7_cnot5_j_n2613 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2618_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2619_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2620_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2621_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2622_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2623_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2624_o <= n2622_o & n2623_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2625 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2624_o,
    o => gen6_n1_cnot1_j_o);
  n2628_o <= gen6_n1_cnot1_j_n2625 (1);
  n2629_o <= gen6_n1_cnot1_j_n2625 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2630_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2631_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2632_o <= n2630_o & n2631_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2633 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2632_o,
    o => gen6_n2_cnot1_j_o);
  n2636_o <= gen6_n2_cnot1_j_n2633 (1);
  n2637_o <= gen6_n2_cnot1_j_n2633 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2638_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2639_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2640_o <= n2638_o & n2639_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2641 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2640_o,
    o => gen6_n3_cnot1_j_o);
  n2644_o <= gen6_n3_cnot1_j_n2641 (1);
  n2645_o <= gen6_n3_cnot1_j_n2641 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2646_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2647_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2648_o <= n2646_o & n2647_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2649 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2648_o,
    o => gen6_n4_cnot1_j_o);
  n2652_o <= gen6_n4_cnot1_j_n2649 (1);
  n2653_o <= gen6_n4_cnot1_j_n2649 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2654_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2655_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2656_o <= n2654_o & n2655_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2657 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2656_o,
    o => gen6_n5_cnot1_j_o);
  n2660_o <= gen6_n5_cnot1_j_n2657 (1);
  n2661_o <= gen6_n5_cnot1_j_n2657 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2662_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2663_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2664_o <= n2662_o & n2663_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2665 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2664_o,
    o => gen6_n6_cnot1_j_o);
  n2668_o <= gen6_n6_cnot1_j_n2665 (1);
  n2669_o <= gen6_n6_cnot1_j_n2665 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2670_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2671_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2672_o <= n2670_o & n2671_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2673 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2672_o,
    o => gen6_n7_cnot1_j_o);
  n2676_o <= gen6_n7_cnot1_j_n2673 (1);
  n2677_o <= gen6_n7_cnot1_j_n2673 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2678_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2679_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2680_o <= n2678_o & n2679_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2681 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2680_o,
    o => gen6_n8_cnot1_j_o);
  n2684_o <= gen6_n8_cnot1_j_n2681 (1);
  n2685_o <= gen6_n8_cnot1_j_n2681 (0);
  n2686_o <= n2310_o & n2302_o & n2294_o & n2286_o & n2278_o & n2270_o & n2262_o & n2254_o & n2312_o;
  n2687_o <= n2311_o & n2303_o & n2295_o & n2287_o & n2279_o & n2271_o & n2263_o & n2255_o & n2313_o;
  n2688_o <= n2315_o & n2322_o & n2330_o & n2338_o & n2346_o & n2354_o & n2362_o & n2370_o & n2314_o;
  n2689_o <= n2323_o & n2331_o & n2339_o & n2347_o & n2355_o & n2363_o & n2371_o & n2372_o;
  n2690_o <= n2461_o & n2450_o & n2439_o & n2428_o & n2417_o & n2406_o & n2395_o & n2384_o & n2373_o;
  n2691_o <= n2462_o & n2460_o & n2449_o & n2438_o & n2427_o & n2416_o & n2405_o & n2394_o & n2383_o;
  n2692_o <= n2463_o & n2459_o & n2448_o & n2437_o & n2426_o & n2415_o & n2404_o & n2393_o & n2382_o;
  n2693_o <= n2470_o & n2480_o & n2491_o & n2502_o & n2513_o & n2524_o & n2535_o & n2546_o & n2557_o;
  n2694_o <= n2482_o & n2493_o & n2504_o & n2515_o & n2526_o & n2537_o & n2548_o & n2559_o & n2560_o;
  n2695_o <= n2471_o & n2481_o & n2492_o & n2503_o & n2514_o & n2525_o & n2536_o & n2547_o & n2558_o;
  n2696_o <= n2617_o & n2609_o & n2601_o & n2593_o & n2585_o & n2577_o & n2569_o & n2561_o;
  n2697_o <= n2619_o & n2616_o & n2608_o & n2600_o & n2592_o & n2584_o & n2576_o & n2568_o & n2618_o;
  n2698_o <= n2684_o & n2676_o & n2668_o & n2660_o & n2652_o & n2644_o & n2636_o & n2628_o & n2620_o;
  n2699_o <= n2685_o & n2677_o & n2669_o & n2661_o & n2653_o & n2645_o & n2637_o & n2629_o & n2621_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2239_o : std_logic_vector (1 downto 0);
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic_vector (2 downto 0);
begin
  o <= n2245_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2239_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2240_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2241_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2242_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2243_o <= n2241_o and n2242_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2244_o <= n2240_o xor n2243_o;
  n2245_o <= n2239_o & n2244_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_7 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_7;

architecture rtl of angle_lookup_7_7 is
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic_vector (6 downto 0);
begin
  o <= n2237_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2230_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2231_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2232_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2233_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2234_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2235_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2236_o <= i (0);
  n2237_o <= n2230_o & n2231_o & n2232_o & n2233_o & n2234_o & n2235_o & n2236_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_6 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_6;

architecture rtl of angle_lookup_7_6 is
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic_vector (6 downto 0);
begin
  o <= n2228_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2221_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2222_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2223_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2224_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2225_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2226_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2227_o <= i (0);
  n2228_o <= n2221_o & n2222_o & n2223_o & n2224_o & n2225_o & n2226_o & n2227_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_5 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_5;

architecture rtl of angle_lookup_7_5 is
  signal n2211_o : std_logic;
  signal n2212_o : std_logic;
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic_vector (6 downto 0);
begin
  o <= n2219_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2211_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2212_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2213_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2214_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2215_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2216_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2217_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2218_o <= not n2217_o;
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2219_o <= n2211_o & n2212_o & n2213_o & n2214_o & n2215_o & n2216_o & n2218_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2170 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2178 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2186 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2194 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2202 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic;
  signal n2208_o : std_logic_vector (4 downto 0);
  signal n2209_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n2207_o;
  o <= n2208_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2209_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2167_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2168_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2169_o <= n2167_o & n2168_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2170 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2169_o,
    o => gen1_n0_cnot0_o);
  n2173_o <= gen1_n0_cnot0_n2170 (1);
  n2174_o <= gen1_n0_cnot0_n2170 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2175_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2176_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2177_o <= n2175_o & n2176_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2178 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2177_o,
    o => gen1_n1_cnot0_o);
  n2181_o <= gen1_n1_cnot0_n2178 (1);
  n2182_o <= gen1_n1_cnot0_n2178 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2183_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2184_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2185_o <= n2183_o & n2184_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2186 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2185_o,
    o => gen1_n2_cnot0_o);
  n2189_o <= gen1_n2_cnot0_n2186 (1);
  n2190_o <= gen1_n2_cnot0_n2186 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2191_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2192_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2193_o <= n2191_o & n2192_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2194 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2193_o,
    o => gen1_n3_cnot0_o);
  n2197_o <= gen1_n3_cnot0_n2194 (1);
  n2198_o <= gen1_n3_cnot0_n2194 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2199_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2200_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2201_o <= n2199_o & n2200_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2202 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2201_o,
    o => gen1_n4_cnot0_o);
  n2205_o <= gen1_n4_cnot0_n2202 (1);
  n2206_o <= gen1_n4_cnot0_n2202 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2207_o <= ctrl_prop (5);
  n2208_o <= n2206_o & n2198_o & n2190_o & n2182_o & n2174_o;
  n2209_o <= n2205_o & n2197_o & n2189_o & n2181_o & n2173_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_4 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_4;

architecture rtl of angle_lookup_7_4 is
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic;
  signal n2164_o : std_logic_vector (6 downto 0);
begin
  o <= n2164_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2156_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2157_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2158_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2159_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2160_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2161_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2162_o <= not n2161_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2163_o <= i (0);
  n2164_o <= n2156_o & n2157_o & n2158_o & n2159_o & n2160_o & n2162_o & n2163_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n2120_o : std_logic;
  signal n2121_o : std_logic;
  signal n2122_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2123 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2131 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2139 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2147 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic_vector (3 downto 0);
  signal n2154_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n2152_o;
  o <= n2153_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2154_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2120_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2121_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2122_o <= n2120_o & n2121_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2123 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2122_o,
    o => gen1_n0_cnot0_o);
  n2126_o <= gen1_n0_cnot0_n2123 (1);
  n2127_o <= gen1_n0_cnot0_n2123 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2128_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2129_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2130_o <= n2128_o & n2129_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2131 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2130_o,
    o => gen1_n1_cnot0_o);
  n2134_o <= gen1_n1_cnot0_n2131 (1);
  n2135_o <= gen1_n1_cnot0_n2131 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2136_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2137_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2138_o <= n2136_o & n2137_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2139 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2138_o,
    o => gen1_n2_cnot0_o);
  n2142_o <= gen1_n2_cnot0_n2139 (1);
  n2143_o <= gen1_n2_cnot0_n2139 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2144_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2145_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2146_o <= n2144_o & n2145_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2147 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2146_o,
    o => gen1_n3_cnot0_o);
  n2150_o <= gen1_n3_cnot0_n2147 (1);
  n2151_o <= gen1_n3_cnot0_n2147 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2152_o <= ctrl_prop (4);
  n2153_o <= n2151_o & n2143_o & n2135_o & n2127_o;
  n2154_o <= n2150_o & n2142_o & n2134_o & n2126_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_3 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_3;

architecture rtl of angle_lookup_7_3 is
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic_vector (6 downto 0);
begin
  o <= n2117_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2108_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2109_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2110_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2111_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2112_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2113_o <= not n2112_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2114_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2115_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2116_o <= not n2115_o;
  n2117_o <= n2108_o & n2109_o & n2110_o & n2111_o & n2113_o & n2114_o & n2116_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n2080_o : std_logic;
  signal n2081_o : std_logic;
  signal n2082_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2083 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2091 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2099 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic_vector (2 downto 0);
  signal n2106_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n2104_o;
  o <= n2105_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2106_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2080_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2081_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2082_o <= n2080_o & n2081_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2083 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2082_o,
    o => gen1_n0_cnot0_o);
  n2086_o <= gen1_n0_cnot0_n2083 (1);
  n2087_o <= gen1_n0_cnot0_n2083 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2088_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2089_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2090_o <= n2088_o & n2089_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2091 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2090_o,
    o => gen1_n1_cnot0_o);
  n2094_o <= gen1_n1_cnot0_n2091 (1);
  n2095_o <= gen1_n1_cnot0_n2091 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2096_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2097_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2098_o <= n2096_o & n2097_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2099 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2098_o,
    o => gen1_n2_cnot0_o);
  n2102_o <= gen1_n2_cnot0_n2099 (1);
  n2103_o <= gen1_n2_cnot0_n2099 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2104_o <= ctrl_prop (3);
  n2105_o <= n2103_o & n2095_o & n2087_o;
  n2106_o <= n2102_o & n2094_o & n2086_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_2 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_2;

architecture rtl of angle_lookup_7_2 is
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic;
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic_vector (6 downto 0);
begin
  o <= n2077_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2068_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2069_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2070_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2071_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2072_o <= not n2071_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2073_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2074_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2075_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2076_o <= not n2075_o;
  n2077_o <= n2068_o & n2069_o & n2070_o & n2072_o & n2073_o & n2074_o & n2076_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2051 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2054_o : std_logic;
  signal n2055_o : std_logic;
  signal n2056_o : std_logic;
  signal n2057_o : std_logic;
  signal n2058_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2059 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic;
  signal n2065_o : std_logic_vector (1 downto 0);
  signal n2066_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2064_o;
  o <= n2065_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2066_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2048_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2049_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2050_o <= n2048_o & n2049_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2051 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2050_o,
    o => gen1_n0_cnot0_o);
  n2054_o <= gen1_n0_cnot0_n2051 (1);
  n2055_o <= gen1_n0_cnot0_n2051 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2056_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2057_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2058_o <= n2056_o & n2057_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2059 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2058_o,
    o => gen1_n1_cnot0_o);
  n2062_o <= gen1_n1_cnot0_n2059 (1);
  n2063_o <= gen1_n1_cnot0_n2059 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2064_o <= ctrl_prop (2);
  n2065_o <= n2063_o & n2055_o;
  n2066_o <= n2062_o & n2054_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_1 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_1;

architecture rtl of angle_lookup_7_1 is
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic_vector (6 downto 0);
begin
  o <= n2045_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2036_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2037_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2038_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2039_o <= not n2038_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2040_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2041_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2042_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2043_o <= not n2042_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2044_o <= i (0);
  n2045_o <= n2036_o & n2037_o & n2039_o & n2040_o & n2041_o & n2043_o & n2044_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2026_o : std_logic;
  signal n2027_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2028 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2031_o : std_logic;
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2033_o;
  o <= n2032_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2034_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2026_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2027_o <= n2026_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2028 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2027_o,
    o => gen1_n0_cnot0_o);
  n2031_o <= gen1_n0_cnot0_n2028 (1);
  n2032_o <= gen1_n0_cnot0_n2028 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2033_o <= ctrl_prop (1);
  n2034_o <= n2031_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_0 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_0;

architecture rtl of angle_lookup_7_0 is
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic_vector (6 downto 0);
begin
  o <= n2023_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2015_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2016_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2017_o <= not n2016_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2018_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2019_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2020_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2021_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2022_o <= i (0);
  n2023_o <= n2015_o & n2017_o & n2018_o & n2019_o & n2020_o & n2021_o & n2022_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1958 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1966 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1974 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1982 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal n1989_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1990 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1998 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2006 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic_vector (6 downto 0);
  signal n2013_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n2011_o;
  o <= n2012_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2013_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1955_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1956_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1957_o <= n1955_o & n1956_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1958 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1957_o,
    o => gen1_n0_cnot0_o);
  n1961_o <= gen1_n0_cnot0_n1958 (1);
  n1962_o <= gen1_n0_cnot0_n1958 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1963_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1964_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1965_o <= n1963_o & n1964_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1966 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1965_o,
    o => gen1_n1_cnot0_o);
  n1969_o <= gen1_n1_cnot0_n1966 (1);
  n1970_o <= gen1_n1_cnot0_n1966 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1971_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1972_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1973_o <= n1971_o & n1972_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1974 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1973_o,
    o => gen1_n2_cnot0_o);
  n1977_o <= gen1_n2_cnot0_n1974 (1);
  n1978_o <= gen1_n2_cnot0_n1974 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1979_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1980_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1981_o <= n1979_o & n1980_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1982 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1981_o,
    o => gen1_n3_cnot0_o);
  n1985_o <= gen1_n3_cnot0_n1982 (1);
  n1986_o <= gen1_n3_cnot0_n1982 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1987_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1988_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1989_o <= n1987_o & n1988_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1990 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1989_o,
    o => gen1_n4_cnot0_o);
  n1993_o <= gen1_n4_cnot0_n1990 (1);
  n1994_o <= gen1_n4_cnot0_n1990 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1995_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1996_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1997_o <= n1995_o & n1996_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1998 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1997_o,
    o => gen1_n5_cnot0_o);
  n2001_o <= gen1_n5_cnot0_n1998 (1);
  n2002_o <= gen1_n5_cnot0_n1998 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2003_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2004_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2005_o <= n2003_o & n2004_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2006 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2005_o,
    o => gen1_n6_cnot0_o);
  n2009_o <= gen1_n6_cnot0_n2006 (1);
  n2010_o <= gen1_n6_cnot0_n2006 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2011_o <= ctrl_prop (7);
  n2012_o <= n2010_o & n2002_o & n1994_o & n1986_o & n1978_o & n1970_o & n1962_o;
  n2013_o <= n2009_o & n2001_o & n1993_o & n1985_o & n1977_o & n1969_o & n1961_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_7 is
  port (
    a : in std_logic_vector (6 downto 0);
    b : in std_logic_vector (6 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    s : out std_logic_vector (6 downto 0));
end entity add_in_place_7;

architecture rtl of add_in_place_7 is
  signal s1_a : std_logic_vector (6 downto 0);
  signal s1_b : std_logic_vector (6 downto 0);
  signal s2_mid : std_logic_vector (6 downto 0);
  signal s2_a : std_logic_vector (6 downto 0);
  signal s2_b : std_logic_vector (6 downto 0);
  signal s3_mid : std_logic_vector (6 downto 0);
  signal s3_a : std_logic_vector (6 downto 0);
  signal s3_b : std_logic_vector (6 downto 0);
  signal s4_mid : std_logic_vector (6 downto 0);
  signal s4_a : std_logic_vector (6 downto 0);
  signal s4_b : std_logic_vector (6 downto 0);
  signal s5_mid : std_logic_vector (6 downto 0);
  signal s5_a : std_logic_vector (6 downto 0);
  signal s5_b : std_logic_vector (6 downto 0);
  signal s6_a : std_logic_vector (6 downto 0);
  signal s6_b : std_logic_vector (6 downto 0);
  signal n1609_o : std_logic;
  signal n1610_o : std_logic;
  signal n1611_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1612 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1615_o : std_logic;
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1620 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1623_o : std_logic;
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic;
  signal n1627_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1628 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic;
  signal n1635_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1636 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1644 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1652 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1655_o : std_logic;
  signal n1656_o : std_logic;
  signal n1657_o : std_logic;
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1664 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1667_o : std_logic;
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic;
  signal n1671_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1672 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic;
  signal n1679_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1680 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1688 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1691_o : std_logic;
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1696 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic_vector (1 downto 0);
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal n1704_o : std_logic;
  signal n1705_o : std_logic_vector (1 downto 0);
  signal n1706_o : std_logic;
  signal n1707_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1708 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1711_o : std_logic;
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic_vector (1 downto 0);
  signal n1717_o : std_logic;
  signal n1718_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1719 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic_vector (1 downto 0);
  signal n1728_o : std_logic;
  signal n1729_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1730 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1733_o : std_logic;
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic_vector (1 downto 0);
  signal n1739_o : std_logic;
  signal n1740_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1741 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic_vector (1 downto 0);
  signal n1750_o : std_logic;
  signal n1751_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1752 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic_vector (1 downto 0);
  signal n1761_o : std_logic;
  signal n1762_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1763 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1766_o : std_logic;
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1774 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic_vector (1 downto 0);
  signal n1782_o : std_logic;
  signal n1783_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1784 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1787_o : std_logic;
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic_vector (1 downto 0);
  signal n1793_o : std_logic;
  signal n1794_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1795 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic_vector (1 downto 0);
  signal n1804_o : std_logic;
  signal n1805_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1806 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic_vector (1 downto 0);
  signal n1815_o : std_logic;
  signal n1816_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1817 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal n1822_o : std_logic;
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic_vector (1 downto 0);
  signal n1826_o : std_logic;
  signal n1827_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1828 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic_vector (1 downto 0);
  signal n1837_o : std_logic;
  signal n1838_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1839 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic_vector (1 downto 0);
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1850 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1858 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1866 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1874 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1882 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic;
  signal n1893_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1894 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1902 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1910 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1918 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1926 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1934 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic_vector (6 downto 0);
  signal n1940_o : std_logic_vector (6 downto 0);
  signal n1941_o : std_logic_vector (6 downto 0);
  signal n1942_o : std_logic_vector (6 downto 0);
  signal n1943_o : std_logic_vector (6 downto 0);
  signal n1944_o : std_logic_vector (6 downto 0);
  signal n1945_o : std_logic_vector (6 downto 0);
  signal n1946_o : std_logic_vector (6 downto 0);
  signal n1947_o : std_logic_vector (6 downto 0);
  signal n1948_o : std_logic_vector (6 downto 0);
  signal n1949_o : std_logic_vector (6 downto 0);
  signal n1950_o : std_logic_vector (6 downto 0);
  signal n1951_o : std_logic_vector (6 downto 0);
  signal n1952_o : std_logic_vector (6 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1939_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1940_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1941_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1942_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1943_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1944_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1945_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1946_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1947_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1948_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1949_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1950_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1951_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1952_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1609_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1610_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1611_o <= n1609_o & n1610_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1612 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1611_o,
    o => gen1_n1_cnot1_j_o);
  n1615_o <= gen1_n1_cnot1_j_n1612 (1);
  n1616_o <= gen1_n1_cnot1_j_n1612 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1617_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1618_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1619_o <= n1617_o & n1618_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1620 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1619_o,
    o => gen1_n2_cnot1_j_o);
  n1623_o <= gen1_n2_cnot1_j_n1620 (1);
  n1624_o <= gen1_n2_cnot1_j_n1620 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1625_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1626_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1627_o <= n1625_o & n1626_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1628 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1627_o,
    o => gen1_n3_cnot1_j_o);
  n1631_o <= gen1_n3_cnot1_j_n1628 (1);
  n1632_o <= gen1_n3_cnot1_j_n1628 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1633_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1634_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1635_o <= n1633_o & n1634_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1636 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1635_o,
    o => gen1_n4_cnot1_j_o);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n1639_o <= gen1_n4_cnot1_j_n1636 (1);
  n1640_o <= gen1_n4_cnot1_j_n1636 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1641_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1642_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1643_o <= n1641_o & n1642_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1644 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1643_o,
    o => gen1_n5_cnot1_j_o);
  n1647_o <= gen1_n5_cnot1_j_n1644 (1);
  n1648_o <= gen1_n5_cnot1_j_n1644 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1649_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1650_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1651_o <= n1649_o & n1650_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1652 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1651_o,
    o => gen1_n6_cnot1_j_o);
  n1655_o <= gen1_n6_cnot1_j_n1652 (1);
  n1656_o <= gen1_n6_cnot1_j_n1652 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1657_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1658_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1659_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1660_o <= s1_a (6);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1661_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1662_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1663_o <= n1661_o & n1662_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1664 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1663_o,
    o => gen2_n6_cnot2_j_o);
  n1667_o <= gen2_n6_cnot2_j_n1664 (1);
  n1668_o <= gen2_n6_cnot2_j_n1664 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1669_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1670_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1671_o <= n1669_o & n1670_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1672 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1671_o,
    o => gen2_n5_cnot2_j_o);
  n1675_o <= gen2_n5_cnot2_j_n1672 (1);
  n1676_o <= gen2_n5_cnot2_j_n1672 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1677_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1678_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1679_o <= n1677_o & n1678_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1680 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1679_o,
    o => gen2_n4_cnot2_j_o);
  n1683_o <= gen2_n4_cnot2_j_n1680 (1);
  n1684_o <= gen2_n4_cnot2_j_n1680 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1685_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1686_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1687_o <= n1685_o & n1686_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1688 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1687_o,
    o => gen2_n3_cnot2_j_o);
  n1691_o <= gen2_n3_cnot2_j_n1688 (1);
  n1692_o <= gen2_n3_cnot2_j_n1688 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1693_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1694_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1695_o <= n1693_o & n1694_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1696 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1695_o,
    o => gen2_n2_cnot2_j_o);
  n1699_o <= gen2_n2_cnot2_j_n1696 (1);
  n1700_o <= gen2_n2_cnot2_j_n1696 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1701_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1702_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1703_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1704_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1705_o <= n1703_o & n1704_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1706_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1707_o <= n1705_o & n1706_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1708 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1707_o,
    o => gen3_n1_ccnot3_j_o);
  n1711_o <= gen3_n1_ccnot3_j_n1708 (2);
  n1712_o <= gen3_n1_ccnot3_j_n1708 (1);
  n1713_o <= gen3_n1_ccnot3_j_n1708 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1714_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1715_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1716_o <= n1714_o & n1715_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1717_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1718_o <= n1716_o & n1717_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1719 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1718_o,
    o => gen3_n2_ccnot3_j_o);
  n1722_o <= gen3_n2_ccnot3_j_n1719 (2);
  n1723_o <= gen3_n2_ccnot3_j_n1719 (1);
  n1724_o <= gen3_n2_ccnot3_j_n1719 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1725_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1726_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1727_o <= n1725_o & n1726_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1728_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1729_o <= n1727_o & n1728_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1730 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1729_o,
    o => gen3_n3_ccnot3_j_o);
  n1733_o <= gen3_n3_ccnot3_j_n1730 (2);
  n1734_o <= gen3_n3_ccnot3_j_n1730 (1);
  n1735_o <= gen3_n3_ccnot3_j_n1730 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1736_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1737_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1738_o <= n1736_o & n1737_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1739_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1740_o <= n1738_o & n1739_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1741 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1740_o,
    o => gen3_n4_ccnot3_j_o);
  n1744_o <= gen3_n4_ccnot3_j_n1741 (2);
  n1745_o <= gen3_n4_ccnot3_j_n1741 (1);
  n1746_o <= gen3_n4_ccnot3_j_n1741 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1747_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1748_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1749_o <= n1747_o & n1748_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1750_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1751_o <= n1749_o & n1750_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1752 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1751_o,
    o => gen3_n5_ccnot3_j_o);
  n1755_o <= gen3_n5_ccnot3_j_n1752 (2);
  n1756_o <= gen3_n5_ccnot3_j_n1752 (1);
  n1757_o <= gen3_n5_ccnot3_j_n1752 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1758_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1759_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1760_o <= n1758_o & n1759_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1761_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1762_o <= n1760_o & n1761_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1763 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1762_o,
    o => gen3_n6_ccnot3_j_o);
  n1766_o <= gen3_n6_ccnot3_j_n1763 (2);
  n1767_o <= gen3_n6_ccnot3_j_n1763 (1);
  n1768_o <= gen3_n6_ccnot3_j_n1763 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1769_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1770_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1771_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1772_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1773_o <= n1771_o & n1772_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1774 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1773_o,
    o => cnot_4_o);
  n1777_o <= cnot_4_n1774 (1);
  n1778_o <= cnot_4_n1774 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1779_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1780_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1781_o <= n1779_o & n1780_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1782_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1783_o <= n1781_o & n1782_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1784 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1783_o,
    o => gen4_n5_peres4_j_o);
  n1787_o <= gen4_n5_peres4_j_n1784 (2);
  n1788_o <= gen4_n5_peres4_j_n1784 (1);
  n1789_o <= gen4_n5_peres4_j_n1784 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1790_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1791_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1792_o <= n1790_o & n1791_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1793_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1794_o <= n1792_o & n1793_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1795 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1794_o,
    o => gen4_n4_peres4_j_o);
  n1798_o <= gen4_n4_peres4_j_n1795 (2);
  n1799_o <= gen4_n4_peres4_j_n1795 (1);
  n1800_o <= gen4_n4_peres4_j_n1795 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1801_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1802_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1803_o <= n1801_o & n1802_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1804_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1805_o <= n1803_o & n1804_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1806 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1805_o,
    o => gen4_n3_peres4_j_o);
  n1809_o <= gen4_n3_peres4_j_n1806 (2);
  n1810_o <= gen4_n3_peres4_j_n1806 (1);
  n1811_o <= gen4_n3_peres4_j_n1806 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1812_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1813_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1814_o <= n1812_o & n1813_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1815_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1816_o <= n1814_o & n1815_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1817 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1816_o,
    o => gen4_n2_peres4_j_o);
  n1820_o <= gen4_n2_peres4_j_n1817 (2);
  n1821_o <= gen4_n2_peres4_j_n1817 (1);
  n1822_o <= gen4_n2_peres4_j_n1817 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1823_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1824_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1825_o <= n1823_o & n1824_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1826_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1827_o <= n1825_o & n1826_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1828 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1827_o,
    o => gen4_n1_peres4_j_o);
  n1831_o <= gen4_n1_peres4_j_n1828 (2);
  n1832_o <= gen4_n1_peres4_j_n1828 (1);
  n1833_o <= gen4_n1_peres4_j_n1828 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1834_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1835_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1836_o <= n1834_o & n1835_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1837_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1838_o <= n1836_o & n1837_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1839 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1838_o,
    o => gen4_n0_peres4_j_o);
  n1842_o <= gen4_n0_peres4_j_n1839 (2);
  n1843_o <= gen4_n0_peres4_j_n1839 (1);
  n1844_o <= gen4_n0_peres4_j_n1839 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1845_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1846_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1847_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1848_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1849_o <= n1847_o & n1848_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1850 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1849_o,
    o => gen5_n1_cnot5_j_o);
  n1853_o <= gen5_n1_cnot5_j_n1850 (1);
  n1854_o <= gen5_n1_cnot5_j_n1850 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1855_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1856_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1857_o <= n1855_o & n1856_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1858 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1857_o,
    o => gen5_n2_cnot5_j_o);
  n1861_o <= gen5_n2_cnot5_j_n1858 (1);
  n1862_o <= gen5_n2_cnot5_j_n1858 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1863_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1864_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1865_o <= n1863_o & n1864_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1866 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1865_o,
    o => gen5_n3_cnot5_j_o);
  n1869_o <= gen5_n3_cnot5_j_n1866 (1);
  n1870_o <= gen5_n3_cnot5_j_n1866 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1871_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1872_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1873_o <= n1871_o & n1872_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1874 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1873_o,
    o => gen5_n4_cnot5_j_o);
  n1877_o <= gen5_n4_cnot5_j_n1874 (1);
  n1878_o <= gen5_n4_cnot5_j_n1874 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1879_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1880_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1881_o <= n1879_o & n1880_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1882 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1881_o,
    o => gen5_n5_cnot5_j_o);
  n1885_o <= gen5_n5_cnot5_j_n1882 (1);
  n1886_o <= gen5_n5_cnot5_j_n1882 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1887_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1888_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1889_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1890_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1891_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1892_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1893_o <= n1891_o & n1892_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1894 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1893_o,
    o => gen6_n1_cnot1_j_o);
  n1897_o <= gen6_n1_cnot1_j_n1894 (1);
  n1898_o <= gen6_n1_cnot1_j_n1894 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1899_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1900_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1901_o <= n1899_o & n1900_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1902 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1901_o,
    o => gen6_n2_cnot1_j_o);
  n1905_o <= gen6_n2_cnot1_j_n1902 (1);
  n1906_o <= gen6_n2_cnot1_j_n1902 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1907_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1908_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1909_o <= n1907_o & n1908_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1910 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1909_o,
    o => gen6_n3_cnot1_j_o);
  n1913_o <= gen6_n3_cnot1_j_n1910 (1);
  n1914_o <= gen6_n3_cnot1_j_n1910 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1915_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1916_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1917_o <= n1915_o & n1916_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1918 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1917_o,
    o => gen6_n4_cnot1_j_o);
  n1921_o <= gen6_n4_cnot1_j_n1918 (1);
  n1922_o <= gen6_n4_cnot1_j_n1918 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1923_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1924_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1925_o <= n1923_o & n1924_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1926 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1925_o,
    o => gen6_n5_cnot1_j_o);
  n1929_o <= gen6_n5_cnot1_j_n1926 (1);
  n1930_o <= gen6_n5_cnot1_j_n1926 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1931_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1932_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1933_o <= n1931_o & n1932_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1934 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1933_o,
    o => gen6_n6_cnot1_j_o);
  n1937_o <= gen6_n6_cnot1_j_n1934 (1);
  n1938_o <= gen6_n6_cnot1_j_n1934 (0);
  n1939_o <= n1655_o & n1647_o & n1639_o & n1631_o & n1623_o & n1615_o & n1657_o;
  n1940_o <= n1656_o & n1648_o & n1640_o & n1632_o & n1624_o & n1616_o & n1658_o;
  n1941_o <= n1660_o & n1667_o & n1675_o & n1683_o & n1691_o & n1699_o & n1659_o;
  n1942_o <= n1668_o & n1676_o & n1684_o & n1692_o & n1700_o & n1701_o;
  n1943_o <= n1768_o & n1757_o & n1746_o & n1735_o & n1724_o & n1713_o & n1702_o;
  n1944_o <= n1769_o & n1767_o & n1756_o & n1745_o & n1734_o & n1723_o & n1712_o;
  n1945_o <= n1770_o & n1766_o & n1755_o & n1744_o & n1733_o & n1722_o & n1711_o;
  n1946_o <= n1777_o & n1787_o & n1798_o & n1809_o & n1820_o & n1831_o & n1842_o;
  n1947_o <= n1789_o & n1800_o & n1811_o & n1822_o & n1833_o & n1844_o & n1845_o;
  n1948_o <= n1778_o & n1788_o & n1799_o & n1810_o & n1821_o & n1832_o & n1843_o;
  n1949_o <= n1886_o & n1878_o & n1870_o & n1862_o & n1854_o & n1846_o;
  n1950_o <= n1888_o & n1885_o & n1877_o & n1869_o & n1861_o & n1853_o & n1887_o;
  n1951_o <= n1937_o & n1929_o & n1921_o & n1913_o & n1905_o & n1897_o & n1889_o;
  n1952_o <= n1938_o & n1930_o & n1922_o & n1914_o & n1906_o & n1898_o & n1890_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_9 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_sub_in_place_9;

architecture rtl of add_sub_in_place_9 is
  signal b_cnot : std_logic_vector (8 downto 0);
  signal cnotr_n1595 : std_logic;
  signal cnotr_n1596 : std_logic_vector (8 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (8 downto 0);
  signal add_n1601 : std_logic_vector (8 downto 0);
  signal add_n1602 : std_logic_vector (8 downto 0);
  signal add_a_out : std_logic_vector (8 downto 0);
  signal add_s : std_logic_vector (8 downto 0);
begin
  ctrl_out <= cnotr_n1595;
  a_out <= add_n1601;
  s <= add_n1602;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1596; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1595 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1596 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_9 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1601 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1602 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_9 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    w : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    b_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_scratch_9;

architecture rtl of add_scratch_9 is
  signal a_s : std_logic_vector (7 downto 0);
  signal b_s : std_logic_vector (7 downto 0);
  signal s_s : std_logic_vector (7 downto 0);
  signal c_s : std_logic_vector (7 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1217_o : std_logic;
  signal n1218_o : std_logic;
  signal n1219_o : std_logic_vector (1 downto 0);
  signal cnota_n1220 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1223_o : std_logic;
  signal n1224_o : std_logic;
  signal n1225_o : std_logic;
  signal n1226_o : std_logic_vector (1 downto 0);
  signal cnotb_n1227 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1230_o : std_logic;
  signal n1231_o : std_logic;
  signal n1232_o : std_logic_vector (1 downto 0);
  signal n1233_o : std_logic;
  signal n1234_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1235 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1238_o : std_logic;
  signal n1239_o : std_logic;
  signal n1240_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic_vector (1 downto 0);
  signal n1244_o : std_logic;
  signal n1245_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1246 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1249_o : std_logic;
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1256 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1259_o : std_logic;
  signal n1260_o : std_logic;
  signal n1261_o : std_logic;
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic_vector (1 downto 0);
  signal n1266_o : std_logic;
  signal n1267_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1268 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1271_o : std_logic;
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1278 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1281_o : std_logic;
  signal n1282_o : std_logic;
  signal n1283_o : std_logic;
  signal n1284_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic_vector (1 downto 0);
  signal n1288_o : std_logic;
  signal n1289_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1290 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1293_o : std_logic;
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1300 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1303_o : std_logic;
  signal n1304_o : std_logic;
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic_vector (1 downto 0);
  signal n1310_o : std_logic;
  signal n1311_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1312 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1315_o : std_logic;
  signal n1316_o : std_logic;
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1322 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1325_o : std_logic;
  signal n1326_o : std_logic;
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic_vector (1 downto 0);
  signal n1332_o : std_logic;
  signal n1333_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1334 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal n1340_o : std_logic;
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1344 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1347_o : std_logic;
  signal n1348_o : std_logic;
  signal n1349_o : std_logic;
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic_vector (1 downto 0);
  signal n1354_o : std_logic;
  signal n1355_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1356 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1366 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1373_o : std_logic;
  signal n1374_o : std_logic;
  signal n1375_o : std_logic_vector (1 downto 0);
  signal n1376_o : std_logic;
  signal n1377_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1378 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1388 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic_vector (1 downto 0);
  signal n1398_o : std_logic;
  signal n1399_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1400 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1410 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic_vector (1 downto 0);
  signal n1420_o : std_logic;
  signal n1421_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1422 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic;
  signal n1428_o : std_logic;
  signal n1429_o : std_logic;
  signal n1430_o : std_logic;
  signal n1431_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1432 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1435_o : std_logic;
  signal n1436_o : std_logic;
  signal n1437_o : std_logic;
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic_vector (1 downto 0);
  signal n1442_o : std_logic;
  signal n1443_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1444 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1454 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic;
  signal n1460_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1461_o : std_logic;
  signal n1462_o : std_logic;
  signal n1463_o : std_logic_vector (1 downto 0);
  signal n1464_o : std_logic;
  signal n1465_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1466 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1469_o : std_logic;
  signal n1470_o : std_logic;
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1476 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic;
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic;
  signal n1485_o : std_logic_vector (1 downto 0);
  signal n1486_o : std_logic;
  signal n1487_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1488 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1491_o : std_logic;
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1498 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1501_o : std_logic;
  signal n1502_o : std_logic;
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1505_o : std_logic;
  signal n1506_o : std_logic;
  signal n1507_o : std_logic_vector (1 downto 0);
  signal n1508_o : std_logic;
  signal n1509_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1510 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1513_o : std_logic;
  signal n1514_o : std_logic;
  signal n1515_o : std_logic;
  signal n1516_o : std_logic;
  signal n1517_o : std_logic;
  signal n1518_o : std_logic;
  signal n1519_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1520 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1523_o : std_logic;
  signal n1524_o : std_logic;
  signal n1525_o : std_logic;
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic_vector (1 downto 0);
  signal n1530_o : std_logic;
  signal n1531_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1532 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1542 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal n1547_o : std_logic;
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic;
  signal n1551_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1552 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic;
  signal n1558_o : std_logic_vector (1 downto 0);
  signal cnotea_n1559 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic_vector (8 downto 0);
  signal n1565_o : std_logic_vector (8 downto 0);
  signal n1566_o : std_logic_vector (8 downto 0);
  signal n1567_o : std_logic_vector (7 downto 0);
  signal n1568_o : std_logic_vector (7 downto 0);
  signal n1569_o : std_logic_vector (7 downto 0);
  signal n1570_o : std_logic_vector (7 downto 0);
  signal n1571_o : std_logic_vector (3 downto 0);
  signal n1572_o : std_logic_vector (3 downto 0);
  signal n1573_o : std_logic_vector (3 downto 0);
  signal n1574_o : std_logic_vector (3 downto 0);
  signal n1575_o : std_logic_vector (3 downto 0);
  signal n1576_o : std_logic_vector (3 downto 0);
  signal n1577_o : std_logic_vector (3 downto 0);
  signal n1578_o : std_logic_vector (3 downto 0);
  signal n1579_o : std_logic_vector (3 downto 0);
  signal n1580_o : std_logic_vector (3 downto 0);
  signal n1581_o : std_logic_vector (3 downto 0);
  signal n1582_o : std_logic_vector (3 downto 0);
  signal n1583_o : std_logic_vector (3 downto 0);
  signal n1584_o : std_logic_vector (3 downto 0);
  signal n1585_o : std_logic_vector (3 downto 0);
  signal n1586_o : std_logic_vector (3 downto 0);
  signal n1587_o : std_logic_vector (3 downto 0);
  signal n1588_o : std_logic_vector (3 downto 0);
  signal n1589_o : std_logic_vector (3 downto 0);
  signal n1590_o : std_logic_vector (3 downto 0);
  signal n1591_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1564_o;
  b_out <= n1565_o;
  s <= n1566_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1567_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1568_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1569_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1570_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1223_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1230_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1224_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1556_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1217_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1218_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1219_o <= n1217_o & n1218_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1220 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1219_o,
    o => cnota_o);
  n1223_o <= cnota_n1220 (1);
  n1224_o <= cnota_n1220 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1225_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1226_o <= n1225_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1227 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1226_o,
    o => cnotb_o);
  n1230_o <= cnotb_n1227 (1);
  n1231_o <= cnotb_n1227 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1232_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1233_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1234_o <= n1232_o & n1233_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1235 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1234_o,
    o => ccnotc_o);
  n1238_o <= ccnotc_n1235 (2);
  n1239_o <= ccnotc_n1235 (1);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1240_o <= ccnotc_n1235 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1571_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1572_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1573_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1241_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1242_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1243_o <= n1241_o & n1242_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1244_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1245_o <= n1243_o & n1244_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1246 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1245_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n1249_o <= gen1_n1_ccnot1_n1246 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1250_o <= gen1_n1_ccnot1_n1246 (1);
  n1251_o <= gen1_n1_ccnot1_n1246 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1252_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1253_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1254_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1255_o <= n1253_o & n1254_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1256 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1255_o,
    o => gen1_n1_cnot1_o);
  n1259_o <= gen1_n1_cnot1_n1256 (1);
  n1260_o <= gen1_n1_cnot1_n1256 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1261_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1262_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1263_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1264_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1265_o <= n1263_o & n1264_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1266_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1267_o <= n1265_o & n1266_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1268 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1267_o,
    o => gen1_n1_ccnot2_o);
  n1271_o <= gen1_n1_ccnot2_n1268 (2);
  n1272_o <= gen1_n1_ccnot2_n1268 (1);
  n1273_o <= gen1_n1_ccnot2_n1268 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1274_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1275_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1276_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1277_o <= n1275_o & n1276_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1278 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1277_o,
    o => gen1_n1_cnot2_o);
  n1281_o <= gen1_n1_cnot2_n1278 (1);
  n1282_o <= gen1_n1_cnot2_n1278 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1283_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1284_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1574_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1575_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1576_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1285_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1286_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1287_o <= n1285_o & n1286_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1288_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1289_o <= n1287_o & n1288_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1290 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1289_o,
    o => gen1_n2_ccnot1_o);
  n1293_o <= gen1_n2_ccnot1_n1290 (2);
  n1294_o <= gen1_n2_ccnot1_n1290 (1);
  n1295_o <= gen1_n2_ccnot1_n1290 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1296_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1297_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1298_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1299_o <= n1297_o & n1298_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1300 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1299_o,
    o => gen1_n2_cnot1_o);
  n1303_o <= gen1_n2_cnot1_n1300 (1);
  n1304_o <= gen1_n2_cnot1_n1300 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1305_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1306_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1307_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1308_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1309_o <= n1307_o & n1308_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1310_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1311_o <= n1309_o & n1310_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1312 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1311_o,
    o => gen1_n2_ccnot2_o);
  n1315_o <= gen1_n2_ccnot2_n1312 (2);
  n1316_o <= gen1_n2_ccnot2_n1312 (1);
  n1317_o <= gen1_n2_ccnot2_n1312 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1318_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1319_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1320_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1321_o <= n1319_o & n1320_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1322 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1321_o,
    o => gen1_n2_cnot2_o);
  n1325_o <= gen1_n2_cnot2_n1322 (1);
  n1326_o <= gen1_n2_cnot2_n1322 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1327_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1328_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1577_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1578_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1579_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1329_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1330_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1331_o <= n1329_o & n1330_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1332_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1333_o <= n1331_o & n1332_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1334 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1333_o,
    o => gen1_n3_ccnot1_o);
  n1337_o <= gen1_n3_ccnot1_n1334 (2);
  n1338_o <= gen1_n3_ccnot1_n1334 (1);
  n1339_o <= gen1_n3_ccnot1_n1334 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1340_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1341_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1342_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1343_o <= n1341_o & n1342_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1344 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1343_o,
    o => gen1_n3_cnot1_o);
  n1347_o <= gen1_n3_cnot1_n1344 (1);
  n1348_o <= gen1_n3_cnot1_n1344 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1349_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1350_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1351_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1352_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1353_o <= n1351_o & n1352_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1354_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1355_o <= n1353_o & n1354_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1356 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1355_o,
    o => gen1_n3_ccnot2_o);
  n1359_o <= gen1_n3_ccnot2_n1356 (2);
  n1360_o <= gen1_n3_ccnot2_n1356 (1);
  n1361_o <= gen1_n3_ccnot2_n1356 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1362_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1363_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1364_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1365_o <= n1363_o & n1364_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1366 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1365_o,
    o => gen1_n3_cnot2_o);
  n1369_o <= gen1_n3_cnot2_n1366 (1);
  n1370_o <= gen1_n3_cnot2_n1366 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1371_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1372_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1580_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1581_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1582_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1373_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1374_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1375_o <= n1373_o & n1374_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1376_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1377_o <= n1375_o & n1376_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1378 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1377_o,
    o => gen1_n4_ccnot1_o);
  n1381_o <= gen1_n4_ccnot1_n1378 (2);
  n1382_o <= gen1_n4_ccnot1_n1378 (1);
  n1383_o <= gen1_n4_ccnot1_n1378 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1384_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1385_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1386_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1387_o <= n1385_o & n1386_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1388 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1387_o,
    o => gen1_n4_cnot1_o);
  n1391_o <= gen1_n4_cnot1_n1388 (1);
  n1392_o <= gen1_n4_cnot1_n1388 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1393_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1394_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1395_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1396_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1397_o <= n1395_o & n1396_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1398_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1399_o <= n1397_o & n1398_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1400 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1399_o,
    o => gen1_n4_ccnot2_o);
  n1403_o <= gen1_n4_ccnot2_n1400 (2);
  n1404_o <= gen1_n4_ccnot2_n1400 (1);
  n1405_o <= gen1_n4_ccnot2_n1400 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1406_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1407_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1408_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1409_o <= n1407_o & n1408_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1410 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1409_o,
    o => gen1_n4_cnot2_o);
  n1413_o <= gen1_n4_cnot2_n1410 (1);
  n1414_o <= gen1_n4_cnot2_n1410 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1415_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1416_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1583_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1584_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1585_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1417_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1418_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1419_o <= n1417_o & n1418_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1420_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1421_o <= n1419_o & n1420_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1422 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1421_o,
    o => gen1_n5_ccnot1_o);
  n1425_o <= gen1_n5_ccnot1_n1422 (2);
  n1426_o <= gen1_n5_ccnot1_n1422 (1);
  n1427_o <= gen1_n5_ccnot1_n1422 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1428_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1429_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1430_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1431_o <= n1429_o & n1430_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1432 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1431_o,
    o => gen1_n5_cnot1_o);
  n1435_o <= gen1_n5_cnot1_n1432 (1);
  n1436_o <= gen1_n5_cnot1_n1432 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1437_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1438_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1439_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1440_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1441_o <= n1439_o & n1440_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1442_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1443_o <= n1441_o & n1442_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1444 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1443_o,
    o => gen1_n5_ccnot2_o);
  n1447_o <= gen1_n5_ccnot2_n1444 (2);
  n1448_o <= gen1_n5_ccnot2_n1444 (1);
  n1449_o <= gen1_n5_ccnot2_n1444 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1450_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1451_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1452_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1453_o <= n1451_o & n1452_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1454 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1453_o,
    o => gen1_n5_cnot2_o);
  n1457_o <= gen1_n5_cnot2_n1454 (1);
  n1458_o <= gen1_n5_cnot2_n1454 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1459_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1460_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1586_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1587_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1588_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1461_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1462_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1463_o <= n1461_o & n1462_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1464_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1465_o <= n1463_o & n1464_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1466 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1465_o,
    o => gen1_n6_ccnot1_o);
  n1469_o <= gen1_n6_ccnot1_n1466 (2);
  n1470_o <= gen1_n6_ccnot1_n1466 (1);
  n1471_o <= gen1_n6_ccnot1_n1466 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1472_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1473_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1474_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1475_o <= n1473_o & n1474_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1476 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1475_o,
    o => gen1_n6_cnot1_o);
  n1479_o <= gen1_n6_cnot1_n1476 (1);
  n1480_o <= gen1_n6_cnot1_n1476 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1481_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1482_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1483_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1484_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1485_o <= n1483_o & n1484_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1486_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1487_o <= n1485_o & n1486_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1488 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1487_o,
    o => gen1_n6_ccnot2_o);
  n1491_o <= gen1_n6_ccnot2_n1488 (2);
  n1492_o <= gen1_n6_ccnot2_n1488 (1);
  n1493_o <= gen1_n6_ccnot2_n1488 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1494_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1495_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1496_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1497_o <= n1495_o & n1496_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1498 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1497_o,
    o => gen1_n6_cnot2_o);
  n1501_o <= gen1_n6_cnot2_n1498 (1);
  n1502_o <= gen1_n6_cnot2_n1498 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1503_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1504_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1589_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1590_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1591_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1505_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1506_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1507_o <= n1505_o & n1506_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1508_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1509_o <= n1507_o & n1508_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1510 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1509_o,
    o => gen1_n7_ccnot1_o);
  n1513_o <= gen1_n7_ccnot1_n1510 (2);
  n1514_o <= gen1_n7_ccnot1_n1510 (1);
  n1515_o <= gen1_n7_ccnot1_n1510 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1516_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1517_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1518_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1519_o <= n1517_o & n1518_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1520 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1519_o,
    o => gen1_n7_cnot1_o);
  n1523_o <= gen1_n7_cnot1_n1520 (1);
  n1524_o <= gen1_n7_cnot1_n1520 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1525_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1526_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1527_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1528_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1529_o <= n1527_o & n1528_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1530_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1531_o <= n1529_o & n1530_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1532 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1531_o,
    o => gen1_n7_ccnot2_o);
  n1535_o <= gen1_n7_ccnot2_n1532 (2);
  n1536_o <= gen1_n7_ccnot2_n1532 (1);
  n1537_o <= gen1_n7_ccnot2_n1532 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1538_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1539_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1540_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1541_o <= n1539_o & n1540_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1542 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1541_o,
    o => gen1_n7_cnot2_o);
  n1545_o <= gen1_n7_cnot2_n1542 (1);
  n1546_o <= gen1_n7_cnot2_n1542 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1547_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1548_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1549_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1550_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1551_o <= n1549_o & n1550_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1552 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1551_o,
    o => cnoteb_o);
  n1555_o <= cnoteb_n1552 (1);
  n1556_o <= cnoteb_n1552 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1557_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1558_o <= n1557_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1559 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1558_o,
    o => cnotea_o);
  n1562_o <= cnotea_n1559 (1);
  n1563_o <= cnotea_n1559 (0);
  n1564_o <= n1562_o & a_s;
  n1565_o <= n1555_o & b_s;
  n1566_o <= n1563_o & s_s;
  n1567_o <= n1545_o & n1501_o & n1457_o & n1413_o & n1369_o & n1325_o & n1281_o & n1238_o;
  n1568_o <= n1547_o & n1503_o & n1459_o & n1415_o & n1371_o & n1327_o & n1283_o & n1239_o;
  n1569_o <= n1546_o & n1502_o & n1458_o & n1414_o & n1370_o & n1326_o & n1282_o & n1231_o;
  n1570_o <= n1548_o & n1504_o & n1460_o & n1416_o & n1372_o & n1328_o & n1284_o & n1240_o;
  n1571_o <= n1251_o & n1250_o & n1249_o & n1252_o;
  n1572_o <= n1262_o & n1260_o & n1259_o & n1261_o;
  n1573_o <= n1273_o & n1272_o & n1274_o & n1271_o;
  n1574_o <= n1295_o & n1294_o & n1293_o & n1296_o;
  n1575_o <= n1306_o & n1304_o & n1303_o & n1305_o;
  n1576_o <= n1317_o & n1316_o & n1318_o & n1315_o;
  n1577_o <= n1339_o & n1338_o & n1337_o & n1340_o;
  n1578_o <= n1350_o & n1348_o & n1347_o & n1349_o;
  n1579_o <= n1361_o & n1360_o & n1362_o & n1359_o;
  n1580_o <= n1383_o & n1382_o & n1381_o & n1384_o;
  n1581_o <= n1394_o & n1392_o & n1391_o & n1393_o;
  n1582_o <= n1405_o & n1404_o & n1406_o & n1403_o;
  n1583_o <= n1427_o & n1426_o & n1425_o & n1428_o;
  n1584_o <= n1438_o & n1436_o & n1435_o & n1437_o;
  n1585_o <= n1449_o & n1448_o & n1450_o & n1447_o;
  n1586_o <= n1471_o & n1470_o & n1469_o & n1472_o;
  n1587_o <= n1482_o & n1480_o & n1479_o & n1481_o;
  n1588_o <= n1493_o & n1492_o & n1494_o & n1491_o;
  n1589_o <= n1515_o & n1514_o & n1513_o & n1516_o;
  n1590_o <= n1526_o & n1524_o & n1523_o & n1525_o;
  n1591_o <= n1537_o & n1536_o & n1538_o & n1535_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_7 is
  port (
    w : in std_logic_vector (16 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_7;

architecture rtl of cordic_stage_8_7 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n1109_o : std_logic_vector (8 downto 0);
  signal add1_n1110 : std_logic_vector (8 downto 0);
  signal add1_n1111 : std_logic_vector (8 downto 0);
  signal add1_n1112 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n1119_o : std_logic;
  signal addsub_n1120 : std_logic;
  signal addsub_n1121 : std_logic_vector (8 downto 0);
  signal addsub_n1122 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n1129_o : std_logic;
  signal cnotr1_n1130 : std_logic;
  signal cnotr1_n1131 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n1136_o : std_logic;
  signal cnotr2_n1137 : std_logic;
  signal cnotr2_n1138 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n1143_o : std_logic;
  signal n1144_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n1145 : std_logic;
  signal gen0_cnotr3_n1146 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n1151_o : std_logic;
  signal n1152_o : std_logic;
  signal n1153_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n1154 : std_logic;
  signal gen0_cnotr4_n1155 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n1160_o : std_logic;
  signal n1161_o : std_logic_vector (6 downto 0);
  signal n1162_o : std_logic_vector (7 downto 0);
  signal n1163_o : std_logic;
  signal gen0_cnotr5_n1164 : std_logic;
  signal gen0_cnotr5_n1165 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n1170_o : std_logic;
  signal n1171_o : std_logic_vector (6 downto 0);
  signal n1172_o : std_logic;
  signal n1173_o : std_logic_vector (5 downto 0);
  signal n1174_o : std_logic_vector (6 downto 0);
  signal add2_n1175 : std_logic_vector (6 downto 0);
  signal add2_n1176 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic;
  signal n1184_o : std_logic;
  signal n1185_o : std_logic;
  signal cnotr6_n1186 : std_logic;
  signal cnotr6_n1187 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n1192_o : std_logic;
  signal n1193_o : std_logic_vector (5 downto 0);
  signal cnotr7_n1194 : std_logic;
  signal cnotr7_n1195 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n1200_o : std_logic;
  signal alut1_n1201 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n1204 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n1207_o : std_logic_vector (16 downto 0);
  signal n1208_o : std_logic_vector (6 downto 0);
  signal n1209_o : std_logic_vector (8 downto 0);
  signal n1210_o : std_logic_vector (8 downto 0);
  signal n1211_o : std_logic_vector (8 downto 0);
  signal n1212_o : std_logic_vector (5 downto 0);
begin
  g <= n1207_o;
  a_out <= add2_n1176;
  c_out <= n1208_o;
  x_out <= add1_n1112;
  y_out <= addsub_n1122;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1110; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1209_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1210_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1131; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1111; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1138; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1211_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1212_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1201; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1187; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1175; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1204; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1155; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1174_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1109_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1110 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1111 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1112 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n1109_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1119_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1120 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1121 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1122 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n1119_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1129_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1130 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1131 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n1129_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1136_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1137 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1138 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n1136_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1143_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1144_o <= w (16 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1145 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1146 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n1143_o,
    i => n1144_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1151_o <= y (7);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1152_o <= y_4 (1);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1153_o <= y_4 (8 downto 2);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1154 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1155 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n1152_o,
    i => n1153_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1160_o <= y_4 (0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1161_o <= y (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1162_o <= n1160_o & n1161_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1163_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1164 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1165 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n1163_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1170_o <= x_1 (7);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1171_o <= x_1 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1172_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1173_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1174_o <= n1172_o & n1173_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1175 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1176 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1181_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1182_o <= not n1181_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1183_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1184_o <= not n1183_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1185_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1186 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1187 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n1185_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1192_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1193_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1194 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1195 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n1192_o,
    i => n1193_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1200_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1201 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1204 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_7 port map (
    i => c_3,
    o => alut2_o);
  n1207_o <= n1171_o & addsub_n1121 & cnotr7_n1194;
  n1208_o <= cnotr7_n1195 & n1200_o;
  n1209_o <= gen0_cnotr5_n1165 & gen0_cnotr5_n1164 & n1170_o;
  n1210_o <= gen0_cnotr3_n1146 & gen0_cnotr3_n1145 & n1151_o;
  n1211_o <= gen0_cnotr4_n1154 & n1162_o;
  n1212_o <= n1184_o & addsub_n1120 & cnotr6_n1186 & n1182_o & cnotr2_n1137 & cnotr1_n1130;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_6 is
  port (
    w : in std_logic_vector (15 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (15 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_6;

architecture rtl of cordic_stage_8_6 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n999_o : std_logic_vector (8 downto 0);
  signal add1_n1000 : std_logic_vector (8 downto 0);
  signal add1_n1001 : std_logic_vector (8 downto 0);
  signal add1_n1002 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n1009_o : std_logic;
  signal addsub_n1010 : std_logic;
  signal addsub_n1011 : std_logic_vector (8 downto 0);
  signal addsub_n1012 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n1019_o : std_logic;
  signal cnotr1_n1020 : std_logic;
  signal cnotr1_n1021 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n1026_o : std_logic;
  signal cnotr2_n1027 : std_logic;
  signal cnotr2_n1028 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n1033_o : std_logic;
  signal n1034_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n1035 : std_logic;
  signal gen0_cnotr3_n1036 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n1041_o : std_logic_vector (1 downto 0);
  signal n1042_o : std_logic;
  signal n1043_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n1044 : std_logic;
  signal gen0_cnotr4_n1045 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n1050_o : std_logic_vector (1 downto 0);
  signal n1051_o : std_logic_vector (5 downto 0);
  signal n1052_o : std_logic_vector (7 downto 0);
  signal n1053_o : std_logic;
  signal gen0_cnotr5_n1054 : std_logic;
  signal gen0_cnotr5_n1055 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n1060_o : std_logic_vector (1 downto 0);
  signal n1061_o : std_logic_vector (5 downto 0);
  signal n1062_o : std_logic;
  signal n1063_o : std_logic_vector (5 downto 0);
  signal n1064_o : std_logic_vector (6 downto 0);
  signal add2_n1065 : std_logic_vector (6 downto 0);
  signal add2_n1066 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal cnotr6_n1076 : std_logic;
  signal cnotr6_n1077 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n1082_o : std_logic;
  signal n1083_o : std_logic_vector (5 downto 0);
  signal cnotr7_n1084 : std_logic;
  signal cnotr7_n1085 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n1090_o : std_logic;
  signal alut1_n1091 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n1094 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n1097_o : std_logic_vector (15 downto 0);
  signal n1098_o : std_logic_vector (6 downto 0);
  signal n1099_o : std_logic_vector (8 downto 0);
  signal n1100_o : std_logic_vector (8 downto 0);
  signal n1101_o : std_logic_vector (8 downto 0);
  signal n1102_o : std_logic_vector (5 downto 0);
begin
  g <= n1097_o;
  a_out <= add2_n1066;
  c_out <= n1098_o;
  x_out <= add1_n1002;
  y_out <= addsub_n1012;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1000; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1099_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1100_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1021; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1001; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1028; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1101_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1102_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1091; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1077; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1065; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1094; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1045; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1064_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n999_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1000 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1001 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1002 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n999_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1009_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1010 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1011 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1012 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n1009_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1019_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1020 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1021 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n1019_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1026_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1027 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1028 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n1026_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1033_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1034_o <= w (15 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1035 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1036 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n1033_o,
    i => n1034_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1041_o <= y (7 downto 6);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1042_o <= y_4 (2);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1043_o <= y_4 (8 downto 3);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1044 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1045 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n1042_o,
    i => n1043_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1050_o <= y_4 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1051_o <= y (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1052_o <= n1050_o & n1051_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1053_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1054 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1055 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n1053_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1060_o <= x_1 (7 downto 6);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1061_o <= x_1 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1062_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1063_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1064_o <= n1062_o & n1063_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1065 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1066 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1071_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1072_o <= not n1071_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1073_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1074_o <= not n1073_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1075_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1076 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1077 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n1075_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1082_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1083_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1084 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1085 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n1082_o,
    i => n1083_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1090_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1091 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1094 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_6 port map (
    i => c_3,
    o => alut2_o);
  n1097_o <= n1061_o & addsub_n1011 & cnotr7_n1084;
  n1098_o <= cnotr7_n1085 & n1090_o;
  n1099_o <= gen0_cnotr5_n1055 & gen0_cnotr5_n1054 & n1060_o;
  n1100_o <= gen0_cnotr3_n1036 & gen0_cnotr3_n1035 & n1041_o;
  n1101_o <= gen0_cnotr4_n1044 & n1052_o;
  n1102_o <= n1074_o & addsub_n1010 & cnotr6_n1076 & n1072_o & cnotr2_n1027 & cnotr1_n1020;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_5 is
  port (
    w : in std_logic_vector (14 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_5;

architecture rtl of cordic_stage_8_5 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n889_o : std_logic_vector (8 downto 0);
  signal add1_n890 : std_logic_vector (8 downto 0);
  signal add1_n891 : std_logic_vector (8 downto 0);
  signal add1_n892 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n899_o : std_logic;
  signal addsub_n900 : std_logic;
  signal addsub_n901 : std_logic_vector (8 downto 0);
  signal addsub_n902 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n909_o : std_logic;
  signal cnotr1_n910 : std_logic;
  signal cnotr1_n911 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n916_o : std_logic;
  signal cnotr2_n917 : std_logic;
  signal cnotr2_n918 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n923_o : std_logic;
  signal n924_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n925 : std_logic;
  signal gen0_cnotr3_n926 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n931_o : std_logic_vector (2 downto 0);
  signal n932_o : std_logic;
  signal n933_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n934 : std_logic;
  signal gen0_cnotr4_n935 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n940_o : std_logic_vector (2 downto 0);
  signal n941_o : std_logic_vector (4 downto 0);
  signal n942_o : std_logic_vector (7 downto 0);
  signal n943_o : std_logic;
  signal gen0_cnotr5_n944 : std_logic;
  signal gen0_cnotr5_n945 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n950_o : std_logic_vector (2 downto 0);
  signal n951_o : std_logic_vector (4 downto 0);
  signal n952_o : std_logic;
  signal n953_o : std_logic_vector (5 downto 0);
  signal n954_o : std_logic_vector (6 downto 0);
  signal add2_n955 : std_logic_vector (6 downto 0);
  signal add2_n956 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n961_o : std_logic;
  signal n962_o : std_logic;
  signal n963_o : std_logic;
  signal n964_o : std_logic;
  signal n965_o : std_logic;
  signal cnotr6_n966 : std_logic;
  signal cnotr6_n967 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n972_o : std_logic;
  signal n973_o : std_logic_vector (5 downto 0);
  signal cnotr7_n974 : std_logic;
  signal cnotr7_n975 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n980_o : std_logic;
  signal alut1_n981 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n984 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n987_o : std_logic_vector (14 downto 0);
  signal n988_o : std_logic_vector (6 downto 0);
  signal n989_o : std_logic_vector (8 downto 0);
  signal n990_o : std_logic_vector (8 downto 0);
  signal n991_o : std_logic_vector (8 downto 0);
  signal n992_o : std_logic_vector (5 downto 0);
begin
  g <= n987_o;
  a_out <= add2_n956;
  c_out <= n988_o;
  x_out <= add1_n892;
  y_out <= addsub_n902;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n890; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n989_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n990_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n911; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n891; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n918; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n991_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n992_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n981; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n967; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n955; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n984; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n935; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n954_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n889_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n890 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n891 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n892 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n889_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n899_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n900 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n901 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n902 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n899_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n909_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n910 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n911 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n909_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n916_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n917 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n918 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n916_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n923_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n924_o <= w (14 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n925 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n926 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n923_o,
    i => n924_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n931_o <= y (7 downto 5);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n932_o <= y_4 (3);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n933_o <= y_4 (8 downto 4);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n934 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n935 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n932_o,
    i => n933_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n940_o <= y_4 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n941_o <= y (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n942_o <= n940_o & n941_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n943_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n944 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n945 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n943_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n950_o <= x_1 (7 downto 5);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n951_o <= x_1 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n952_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n953_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n954_o <= n952_o & n953_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n955 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n956 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n961_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n962_o <= not n961_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n963_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n964_o <= not n963_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n965_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n966 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n967 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n965_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n972_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n973_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n974 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n975 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n972_o,
    i => n973_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n980_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n981 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n984 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_5 port map (
    i => c_3,
    o => alut2_o);
  n987_o <= n951_o & addsub_n901 & cnotr7_n974;
  n988_o <= cnotr7_n975 & n980_o;
  n989_o <= gen0_cnotr5_n945 & gen0_cnotr5_n944 & n950_o;
  n990_o <= gen0_cnotr3_n926 & gen0_cnotr3_n925 & n931_o;
  n991_o <= gen0_cnotr4_n934 & n942_o;
  n992_o <= n964_o & addsub_n900 & cnotr6_n966 & n962_o & cnotr2_n917 & cnotr1_n910;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_4 is
  port (
    w : in std_logic_vector (13 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (13 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_4;

architecture rtl of cordic_stage_8_4 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n779_o : std_logic_vector (8 downto 0);
  signal add1_n780 : std_logic_vector (8 downto 0);
  signal add1_n781 : std_logic_vector (8 downto 0);
  signal add1_n782 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n789_o : std_logic;
  signal addsub_n790 : std_logic;
  signal addsub_n791 : std_logic_vector (8 downto 0);
  signal addsub_n792 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n799_o : std_logic;
  signal cnotr1_n800 : std_logic;
  signal cnotr1_n801 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n806_o : std_logic;
  signal cnotr2_n807 : std_logic;
  signal cnotr2_n808 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n813_o : std_logic;
  signal n814_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n815 : std_logic;
  signal gen0_cnotr3_n816 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n821_o : std_logic_vector (3 downto 0);
  signal n822_o : std_logic;
  signal n823_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n824 : std_logic;
  signal gen0_cnotr4_n825 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n830_o : std_logic_vector (3 downto 0);
  signal n831_o : std_logic_vector (3 downto 0);
  signal n832_o : std_logic_vector (7 downto 0);
  signal n833_o : std_logic;
  signal gen0_cnotr5_n834 : std_logic;
  signal gen0_cnotr5_n835 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n840_o : std_logic_vector (3 downto 0);
  signal n841_o : std_logic_vector (3 downto 0);
  signal n842_o : std_logic;
  signal n843_o : std_logic_vector (5 downto 0);
  signal n844_o : std_logic_vector (6 downto 0);
  signal add2_n845 : std_logic_vector (6 downto 0);
  signal add2_n846 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n851_o : std_logic;
  signal n852_o : std_logic;
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal n855_o : std_logic;
  signal cnotr6_n856 : std_logic;
  signal cnotr6_n857 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n862_o : std_logic;
  signal n863_o : std_logic_vector (5 downto 0);
  signal cnotr7_n864 : std_logic;
  signal cnotr7_n865 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n870_o : std_logic;
  signal alut1_n871 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n874 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n877_o : std_logic_vector (13 downto 0);
  signal n878_o : std_logic_vector (6 downto 0);
  signal n879_o : std_logic_vector (8 downto 0);
  signal n880_o : std_logic_vector (8 downto 0);
  signal n881_o : std_logic_vector (8 downto 0);
  signal n882_o : std_logic_vector (5 downto 0);
begin
  g <= n877_o;
  a_out <= add2_n846;
  c_out <= n878_o;
  x_out <= add1_n782;
  y_out <= addsub_n792;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n780; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n879_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n880_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n801; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n781; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n808; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n881_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n882_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n871; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n857; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n845; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n874; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n825; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n844_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n779_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n780 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n781 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n782 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n779_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n789_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n790 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n791 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n792 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n789_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n799_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n800 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n801 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n799_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n806_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n807 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n808 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n806_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n813_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n814_o <= w (13 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n815 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n816 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n813_o,
    i => n814_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n821_o <= y (7 downto 4);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n822_o <= y_4 (4);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n823_o <= y_4 (8 downto 5);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n824 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n825 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n822_o,
    i => n823_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n830_o <= y_4 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n831_o <= y (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n832_o <= n830_o & n831_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n833_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n834 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n835 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n833_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n840_o <= x_1 (7 downto 4);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n841_o <= x_1 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n842_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n843_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n844_o <= n842_o & n843_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n845 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n846 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n851_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n852_o <= not n851_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n853_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n854_o <= not n853_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n855_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n856 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n857 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n855_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n862_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n863_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n864 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n865 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n862_o,
    i => n863_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n870_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n871 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n874 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_4 port map (
    i => c_3,
    o => alut2_o);
  n877_o <= n841_o & addsub_n791 & cnotr7_n864;
  n878_o <= cnotr7_n865 & n870_o;
  n879_o <= gen0_cnotr5_n835 & gen0_cnotr5_n834 & n840_o;
  n880_o <= gen0_cnotr3_n816 & gen0_cnotr3_n815 & n821_o;
  n881_o <= gen0_cnotr4_n824 & n832_o;
  n882_o <= n854_o & addsub_n790 & cnotr6_n856 & n852_o & cnotr2_n807 & cnotr1_n800;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_3 is
  port (
    w : in std_logic_vector (12 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (12 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_3;

architecture rtl of cordic_stage_8_3 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n669_o : std_logic_vector (8 downto 0);
  signal add1_n670 : std_logic_vector (8 downto 0);
  signal add1_n671 : std_logic_vector (8 downto 0);
  signal add1_n672 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n679_o : std_logic;
  signal addsub_n680 : std_logic;
  signal addsub_n681 : std_logic_vector (8 downto 0);
  signal addsub_n682 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n689_o : std_logic;
  signal cnotr1_n690 : std_logic;
  signal cnotr1_n691 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n696_o : std_logic;
  signal cnotr2_n697 : std_logic;
  signal cnotr2_n698 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n703_o : std_logic;
  signal n704_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n705 : std_logic;
  signal gen0_cnotr3_n706 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n711_o : std_logic_vector (4 downto 0);
  signal n712_o : std_logic;
  signal n713_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n714 : std_logic;
  signal gen0_cnotr4_n715 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n720_o : std_logic_vector (4 downto 0);
  signal n721_o : std_logic_vector (2 downto 0);
  signal n722_o : std_logic_vector (7 downto 0);
  signal n723_o : std_logic;
  signal gen0_cnotr5_n724 : std_logic;
  signal gen0_cnotr5_n725 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n730_o : std_logic_vector (4 downto 0);
  signal n731_o : std_logic_vector (2 downto 0);
  signal n732_o : std_logic;
  signal n733_o : std_logic_vector (5 downto 0);
  signal n734_o : std_logic_vector (6 downto 0);
  signal add2_n735 : std_logic_vector (6 downto 0);
  signal add2_n736 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n741_o : std_logic;
  signal n742_o : std_logic;
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal cnotr6_n746 : std_logic;
  signal cnotr6_n747 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n752_o : std_logic;
  signal n753_o : std_logic_vector (5 downto 0);
  signal cnotr7_n754 : std_logic;
  signal cnotr7_n755 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n760_o : std_logic;
  signal alut1_n761 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n764 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n767_o : std_logic_vector (12 downto 0);
  signal n768_o : std_logic_vector (6 downto 0);
  signal n769_o : std_logic_vector (8 downto 0);
  signal n770_o : std_logic_vector (8 downto 0);
  signal n771_o : std_logic_vector (8 downto 0);
  signal n772_o : std_logic_vector (5 downto 0);
begin
  g <= n767_o;
  a_out <= add2_n736;
  c_out <= n768_o;
  x_out <= add1_n672;
  y_out <= addsub_n682;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n670; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n769_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n770_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n691; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n671; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n698; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n771_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n772_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n761; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n747; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n735; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n764; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n715; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n734_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n669_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n670 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n671 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n672 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n669_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n679_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n680 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n681 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n682 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n679_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n689_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n690 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n691 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n689_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n696_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n697 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n698 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n696_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n703_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n704_o <= w (12 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n705 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n706 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n703_o,
    i => n704_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n711_o <= y (7 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n712_o <= y_4 (5);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n713_o <= y_4 (8 downto 6);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n714 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n715 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n712_o,
    i => n713_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n720_o <= y_4 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n721_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n722_o <= n720_o & n721_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n723_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n724 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n725 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n723_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n730_o <= x_1 (7 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n731_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n732_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n733_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n734_o <= n732_o & n733_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n735 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n736 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n741_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n742_o <= not n741_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n743_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n744_o <= not n743_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n745_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n746 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n747 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n745_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n752_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n753_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n754 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n755 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n752_o,
    i => n753_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n760_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n761 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n764 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_3 port map (
    i => c_3,
    o => alut2_o);
  n767_o <= n731_o & addsub_n681 & cnotr7_n754;
  n768_o <= cnotr7_n755 & n760_o;
  n769_o <= gen0_cnotr5_n725 & gen0_cnotr5_n724 & n730_o;
  n770_o <= gen0_cnotr3_n706 & gen0_cnotr3_n705 & n711_o;
  n771_o <= gen0_cnotr4_n714 & n722_o;
  n772_o <= n744_o & addsub_n680 & cnotr6_n746 & n742_o & cnotr2_n697 & cnotr1_n690;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_2 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_2;

architecture rtl of cordic_stage_8_2 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n559_o : std_logic_vector (8 downto 0);
  signal add1_n560 : std_logic_vector (8 downto 0);
  signal add1_n561 : std_logic_vector (8 downto 0);
  signal add1_n562 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n569_o : std_logic;
  signal addsub_n570 : std_logic;
  signal addsub_n571 : std_logic_vector (8 downto 0);
  signal addsub_n572 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n579_o : std_logic;
  signal cnotr1_n580 : std_logic;
  signal cnotr1_n581 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n586_o : std_logic;
  signal cnotr2_n587 : std_logic;
  signal cnotr2_n588 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n593_o : std_logic;
  signal n594_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n595 : std_logic;
  signal gen0_cnotr3_n596 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n601_o : std_logic_vector (5 downto 0);
  signal n602_o : std_logic;
  signal n603_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n604 : std_logic;
  signal gen0_cnotr4_n605 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n610_o : std_logic_vector (5 downto 0);
  signal n611_o : std_logic_vector (1 downto 0);
  signal n612_o : std_logic_vector (7 downto 0);
  signal n613_o : std_logic;
  signal gen0_cnotr5_n614 : std_logic;
  signal gen0_cnotr5_n615 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n620_o : std_logic_vector (5 downto 0);
  signal n621_o : std_logic_vector (1 downto 0);
  signal n622_o : std_logic;
  signal n623_o : std_logic_vector (5 downto 0);
  signal n624_o : std_logic_vector (6 downto 0);
  signal add2_n625 : std_logic_vector (6 downto 0);
  signal add2_n626 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n631_o : std_logic;
  signal n632_o : std_logic;
  signal n633_o : std_logic;
  signal n634_o : std_logic;
  signal n635_o : std_logic;
  signal cnotr6_n636 : std_logic;
  signal cnotr6_n637 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n642_o : std_logic;
  signal n643_o : std_logic_vector (5 downto 0);
  signal cnotr7_n644 : std_logic;
  signal cnotr7_n645 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n650_o : std_logic;
  signal alut1_n651 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n654 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n657_o : std_logic_vector (11 downto 0);
  signal n658_o : std_logic_vector (6 downto 0);
  signal n659_o : std_logic_vector (8 downto 0);
  signal n660_o : std_logic_vector (8 downto 0);
  signal n661_o : std_logic_vector (8 downto 0);
  signal n662_o : std_logic_vector (5 downto 0);
begin
  g <= n657_o;
  a_out <= add2_n626;
  c_out <= n658_o;
  x_out <= add1_n562;
  y_out <= addsub_n572;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n560; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n659_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n660_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n581; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n561; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n588; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n661_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n662_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n651; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n637; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n625; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n654; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n605; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n624_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n559_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n560 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n561 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n562 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n559_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n569_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n570 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n571 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n572 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n569_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n579_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n580 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n581 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n579_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n586_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n587 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n588 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n586_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n593_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n594_o <= w (11 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n595 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n596 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n593_o,
    i => n594_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n601_o <= y (7 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n602_o <= y_4 (6);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n603_o <= y_4 (8 downto 7);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n604 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n605 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n602_o,
    i => n603_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n610_o <= y_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n611_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n612_o <= n610_o & n611_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n613_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n614 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n615 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n613_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n620_o <= x_1 (7 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n621_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n622_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n623_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n624_o <= n622_o & n623_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n625 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n626 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n631_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n632_o <= not n631_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n633_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n634_o <= not n633_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n635_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n636 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n637 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n635_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n642_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n643_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n644 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n645 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n642_o,
    i => n643_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n650_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n651 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n654 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_2 port map (
    i => c_3,
    o => alut2_o);
  n657_o <= n621_o & addsub_n571 & cnotr7_n644;
  n658_o <= cnotr7_n645 & n650_o;
  n659_o <= gen0_cnotr5_n615 & gen0_cnotr5_n614 & n620_o;
  n660_o <= gen0_cnotr3_n596 & gen0_cnotr3_n595 & n601_o;
  n661_o <= gen0_cnotr4_n604 & n612_o;
  n662_o <= n634_o & addsub_n570 & cnotr6_n636 & n632_o & cnotr2_n587 & cnotr1_n580;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_1 is
  port (
    w : in std_logic_vector (10 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (10 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_1;

architecture rtl of cordic_stage_8_1 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n449_o : std_logic_vector (8 downto 0);
  signal add1_n450 : std_logic_vector (8 downto 0);
  signal add1_n451 : std_logic_vector (8 downto 0);
  signal add1_n452 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n459_o : std_logic;
  signal addsub_n460 : std_logic;
  signal addsub_n461 : std_logic_vector (8 downto 0);
  signal addsub_n462 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n469_o : std_logic;
  signal cnotr1_n470 : std_logic;
  signal cnotr1_n471 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n476_o : std_logic;
  signal cnotr2_n477 : std_logic;
  signal cnotr2_n478 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n483_o : std_logic;
  signal n484_o : std_logic;
  signal gen0_cnotr3_n485 : std_logic;
  signal gen0_cnotr3_n486 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n491_o : std_logic_vector (6 downto 0);
  signal n492_o : std_logic;
  signal n493_o : std_logic;
  signal gen0_cnotr4_n494 : std_logic;
  signal gen0_cnotr4_n495 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n500_o : std_logic_vector (6 downto 0);
  signal n501_o : std_logic;
  signal n502_o : std_logic_vector (7 downto 0);
  signal n503_o : std_logic;
  signal gen0_cnotr5_n504 : std_logic;
  signal gen0_cnotr5_n505 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n510_o : std_logic_vector (6 downto 0);
  signal n511_o : std_logic;
  signal n512_o : std_logic;
  signal n513_o : std_logic_vector (5 downto 0);
  signal n514_o : std_logic_vector (6 downto 0);
  signal add2_n515 : std_logic_vector (6 downto 0);
  signal add2_n516 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n521_o : std_logic;
  signal n522_o : std_logic;
  signal n523_o : std_logic;
  signal n524_o : std_logic;
  signal n525_o : std_logic;
  signal cnotr6_n526 : std_logic;
  signal cnotr6_n527 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n532_o : std_logic;
  signal n533_o : std_logic_vector (5 downto 0);
  signal cnotr7_n534 : std_logic;
  signal cnotr7_n535 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n540_o : std_logic;
  signal alut1_n541 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n544 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n547_o : std_logic_vector (10 downto 0);
  signal n548_o : std_logic_vector (6 downto 0);
  signal n549_o : std_logic_vector (8 downto 0);
  signal n550_o : std_logic_vector (8 downto 0);
  signal n551_o : std_logic_vector (8 downto 0);
  signal n552_o : std_logic_vector (5 downto 0);
begin
  g <= n547_o;
  a_out <= add2_n516;
  c_out <= n548_o;
  x_out <= add1_n452;
  y_out <= addsub_n462;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n450; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n549_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n550_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n471; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n451; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n478; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n551_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n552_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n541; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n527; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n515; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n544; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n495; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n514_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n449_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n450 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n451 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n452 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n449_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n459_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n460 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n461 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n462 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n459_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n469_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n470 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n471 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n469_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n476_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n477 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n478 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n476_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n483_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n484_o <= w (10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n485 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n486 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n483_o,
    i => n484_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n491_o <= y (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n492_o <= y_4 (7);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n493_o <= y_4 (8);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n494 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n495 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n492_o,
    i => n493_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n500_o <= y_4 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n501_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n502_o <= n500_o & n501_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n503_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n504 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n505 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n503_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n510_o <= x_1 (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n511_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n512_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n513_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n514_o <= n512_o & n513_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n515 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n516 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n521_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n522_o <= not n521_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n523_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n524_o <= not n523_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n525_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n526 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n527 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n525_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n532_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n533_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n534 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n535 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n532_o,
    i => n533_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n540_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n541 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n544 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_1 port map (
    i => c_3,
    o => alut2_o);
  n547_o <= n511_o & addsub_n461 & cnotr7_n534;
  n548_o <= cnotr7_n535 & n540_o;
  n549_o <= gen0_cnotr5_n505 & gen0_cnotr5_n504 & n510_o;
  n550_o <= gen0_cnotr3_n486 & gen0_cnotr3_n485 & n491_o;
  n551_o <= gen0_cnotr4_n494 & n502_o;
  n552_o <= n524_o & addsub_n460 & cnotr6_n526 & n522_o & cnotr2_n477 & cnotr1_n470;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_0 is
  port (
    w : in std_logic_vector (9 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_0;

architecture rtl of cordic_stage_8_0 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n370_o : std_logic_vector (8 downto 0);
  signal add1_n371 : std_logic_vector (8 downto 0);
  signal add1_n372 : std_logic_vector (8 downto 0);
  signal add1_n373 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n380_o : std_logic;
  signal addsub_n381 : std_logic;
  signal addsub_n382 : std_logic_vector (8 downto 0);
  signal addsub_n383 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n390_o : std_logic;
  signal cnotr1_n391 : std_logic;
  signal cnotr1_n392 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n397_o : std_logic;
  signal cnotr2_n398 : std_logic;
  signal cnotr2_n399 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n404_o : std_logic;
  signal n405_o : std_logic_vector (5 downto 0);
  signal n406_o : std_logic_vector (6 downto 0);
  signal add2_n407 : std_logic_vector (6 downto 0);
  signal add2_n408 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n413_o : std_logic;
  signal n414_o : std_logic;
  signal n415_o : std_logic;
  signal n416_o : std_logic;
  signal n417_o : std_logic;
  signal cnotr6_n418 : std_logic;
  signal cnotr6_n419 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n424_o : std_logic;
  signal n425_o : std_logic_vector (5 downto 0);
  signal cnotr7_n426 : std_logic;
  signal cnotr7_n427 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n432_o : std_logic;
  signal alut1_n433 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n436 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n439_o : std_logic_vector (9 downto 0);
  signal n440_o : std_logic_vector (6 downto 0);
  signal n441_o : std_logic_vector (5 downto 0);
begin
  g <= n439_o;
  a_out <= add2_n408;
  c_out <= n440_o;
  x_out <= add1_n373;
  y_out <= addsub_n383;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n371; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n392; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n372; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n399; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n441_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n433; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n419; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n407; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n436; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n406_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n370_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n371 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n372 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n373 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n370_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n380_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n381 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n382 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n383 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n380_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n390_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n391 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n392 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n390_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n397_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n398 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n399 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n397_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n404_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n405_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n406_o <= n404_o & n405_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n407 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n408 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n413_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n414_o <= not n413_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n415_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n416_o <= not n415_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n417_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n418 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n419 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n417_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n424_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n425_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n426 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n427 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n424_o,
    i => n425_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n432_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n433 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n436 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_0 port map (
    i => c_3,
    o => alut2_o);
  n439_o <= addsub_n382 & cnotr7_n426;
  n440_o <= cnotr7_n427 & n432_o;
  n441_o <= n416_o & addsub_n381 & cnotr6_n418 & n414_o & cnotr2_n398 & cnotr1_n391;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n360_o : std_logic;
  signal n361_o : std_logic;
  signal n362_o : std_logic;
  signal n363_o : std_logic;
  signal n364_o : std_logic_vector (1 downto 0);
begin
  o <= n364_o;
  -- vhdl_source/cnot.vhdl:24:17
  n360_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n361_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n362_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n363_o <= n361_o xor n362_o;
  n364_o <= n360_o & n363_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n284_o : std_logic;
  signal n285_o : std_logic;
  signal n286_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n287 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n290_o : std_logic;
  signal n291_o : std_logic;
  signal n292_o : std_logic;
  signal n293_o : std_logic;
  signal n294_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n295 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n298_o : std_logic;
  signal n299_o : std_logic;
  signal n300_o : std_logic;
  signal n301_o : std_logic;
  signal n302_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n303 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n306_o : std_logic;
  signal n307_o : std_logic;
  signal n308_o : std_logic;
  signal n309_o : std_logic;
  signal n310_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n311 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n314_o : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic;
  signal n318_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n319 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n322_o : std_logic;
  signal n323_o : std_logic;
  signal n324_o : std_logic;
  signal n325_o : std_logic;
  signal n326_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n327 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n330_o : std_logic;
  signal n331_o : std_logic;
  signal n332_o : std_logic;
  signal n333_o : std_logic;
  signal n334_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n335 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n338_o : std_logic;
  signal n339_o : std_logic;
  signal n340_o : std_logic;
  signal n341_o : std_logic;
  signal n342_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n343 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n346_o : std_logic;
  signal n347_o : std_logic;
  signal n348_o : std_logic;
  signal n349_o : std_logic;
  signal n350_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n351 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n354_o : std_logic;
  signal n355_o : std_logic;
  signal n356_o : std_logic;
  signal n357_o : std_logic_vector (8 downto 0);
  signal n358_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n356_o;
  o <= n357_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n358_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n284_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n285_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n286_o <= n284_o & n285_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n287 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n286_o,
    o => gen1_n0_cnot0_o);
  n290_o <= gen1_n0_cnot0_n287 (1);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n291_o <= gen1_n0_cnot0_n287 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n292_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n293_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n294_o <= n292_o & n293_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n295 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n294_o,
    o => gen1_n1_cnot0_o);
  n298_o <= gen1_n1_cnot0_n295 (1);
  n299_o <= gen1_n1_cnot0_n295 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n300_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n301_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n302_o <= n300_o & n301_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n303 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n302_o,
    o => gen1_n2_cnot0_o);
  n306_o <= gen1_n2_cnot0_n303 (1);
  n307_o <= gen1_n2_cnot0_n303 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n308_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n309_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n310_o <= n308_o & n309_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n311 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n310_o,
    o => gen1_n3_cnot0_o);
  -- vhdl_source/cordic.vhdl:18:16
  n314_o <= gen1_n3_cnot0_n311 (1);
  n315_o <= gen1_n3_cnot0_n311 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n316_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n317_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n318_o <= n316_o & n317_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n319 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n318_o,
    o => gen1_n4_cnot0_o);
  n322_o <= gen1_n4_cnot0_n319 (1);
  n323_o <= gen1_n4_cnot0_n319 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n324_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n325_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n326_o <= n324_o & n325_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n327 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n326_o,
    o => gen1_n5_cnot0_o);
  n330_o <= gen1_n5_cnot0_n327 (1);
  n331_o <= gen1_n5_cnot0_n327 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n332_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n333_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n334_o <= n332_o & n333_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n335 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n334_o,
    o => gen1_n6_cnot0_o);
  n338_o <= gen1_n6_cnot0_n335 (1);
  n339_o <= gen1_n6_cnot0_n335 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n340_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n341_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n342_o <= n340_o & n341_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n343 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n342_o,
    o => gen1_n7_cnot0_o);
  n346_o <= gen1_n7_cnot0_n343 (1);
  n347_o <= gen1_n7_cnot0_n343 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n348_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n349_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n350_o <= n348_o & n349_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n351 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n350_o,
    o => gen1_n8_cnot0_o);
  n354_o <= gen1_n8_cnot0_n351 (1);
  n355_o <= gen1_n8_cnot0_n351 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n356_o <= ctrl_prop (9);
  n357_o <= n355_o & n347_o & n339_o & n331_o & n323_o & n315_o & n307_o & n299_o & n291_o;
  n358_o <= n354_o & n346_o & n338_o & n330_o & n322_o & n314_o & n306_o & n298_o & n290_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n231_o : std_logic;
  signal n232_o : std_logic;
  signal n233_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n234 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n237_o : std_logic;
  signal n238_o : std_logic;
  signal n239_o : std_logic;
  signal n240_o : std_logic;
  signal n241_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n242 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n245_o : std_logic;
  signal n246_o : std_logic;
  signal n247_o : std_logic;
  signal n248_o : std_logic;
  signal n249_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n250 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n253_o : std_logic;
  signal n254_o : std_logic;
  signal n255_o : std_logic;
  signal n256_o : std_logic;
  signal n257_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n258 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n261_o : std_logic;
  signal n262_o : std_logic;
  signal n263_o : std_logic;
  signal n264_o : std_logic;
  signal n265_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n266 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n269_o : std_logic;
  signal n270_o : std_logic;
  signal n271_o : std_logic;
  signal n272_o : std_logic;
  signal n273_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n274 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n277_o : std_logic;
  signal n278_o : std_logic;
  signal n279_o : std_logic;
  signal n280_o : std_logic_vector (5 downto 0);
  signal n281_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n279_o;
  o <= n280_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n281_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n231_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n232_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n233_o <= n231_o & n232_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n234 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n233_o,
    o => gen1_n0_cnot0_o);
  n237_o <= gen1_n0_cnot0_n234 (1);
  n238_o <= gen1_n0_cnot0_n234 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n239_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n240_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n241_o <= n239_o & n240_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n242 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n241_o,
    o => gen1_n1_cnot0_o);
  n245_o <= gen1_n1_cnot0_n242 (1);
  n246_o <= gen1_n1_cnot0_n242 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n247_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n248_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n249_o <= n247_o & n248_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n250 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n249_o,
    o => gen1_n2_cnot0_o);
  n253_o <= gen1_n2_cnot0_n250 (1);
  n254_o <= gen1_n2_cnot0_n250 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n255_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n256_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n257_o <= n255_o & n256_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n258 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n257_o,
    o => gen1_n3_cnot0_o);
  n261_o <= gen1_n3_cnot0_n258 (1);
  n262_o <= gen1_n3_cnot0_n258 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n263_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n264_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n265_o <= n263_o & n264_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n266 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n265_o,
    o => gen1_n4_cnot0_o);
  n269_o <= gen1_n4_cnot0_n266 (1);
  n270_o <= gen1_n4_cnot0_n266 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n271_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n272_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n273_o <= n271_o & n272_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n274 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n273_o,
    o => gen1_n5_cnot0_o);
  n277_o <= gen1_n5_cnot0_n274 (1);
  n278_o <= gen1_n5_cnot0_n274 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n279_o <= ctrl_prop (6);
  n280_o <= n278_o & n270_o & n262_o & n254_o & n246_o & n238_o;
  n281_o <= n277_o & n269_o & n261_o & n253_o & n245_o & n237_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_8_8 is
  port (
    i : in std_logic_vector (7 downto 0);
    o : out std_logic_vector (7 downto 0));
end entity init_lookup_8_8;

architecture rtl of init_lookup_8_8 is
  signal n215_o : std_logic;
  signal n216_o : std_logic;
  signal n217_o : std_logic;
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal n220_o : std_logic;
  signal n221_o : std_logic;
  signal n222_o : std_logic;
  signal n223_o : std_logic;
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal n228_o : std_logic_vector (7 downto 0);
begin
  o <= n228_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n215_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:44
  n216_o <= not n215_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n217_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:53:45
  n218_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:49
  n219_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:44
  n220_o <= not n219_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n221_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:44
  n222_o <= not n221_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n223_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:49
  n224_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:51:44
  n225_o <= not n224_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n226_o <= i (0);
  -- vhdl_source/init_lookup.vhdl:51:44
  n227_o <= not n226_o;
  n228_o <= n216_o & n217_o & n218_o & n220_o & n222_o & n223_o & n225_o & n227_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (108 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (6 downto 0);
  signal wrap_X: std_logic_vector (8 downto 0);
  signal wrap_Y: std_logic_vector (8 downto 0);
  signal wrap_G: std_logic_vector (108 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (6 downto 0);
  signal wrap_X_OUT: std_logic_vector (8 downto 0);
  signal wrap_Y_OUT: std_logic_vector (8 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (62 downto 0);
  signal as : std_logic_vector (62 downto 0);
  signal a_map : std_logic_vector (6 downto 0);
  signal xs : std_logic_vector (80 downto 0);
  signal ys : std_logic_vector (80 downto 0);
  signal n5_o : std_logic_vector (7 downto 0);
  signal init_n6 : std_logic_vector (7 downto 0);
  signal init_o : std_logic_vector (7 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (5 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (5 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (5 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (8 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (8 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (8 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (8 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (8 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (8 downto 0);
  signal n41_o : std_logic_vector (6 downto 0);
  signal n42_o : std_logic_vector (9 downto 0);
  signal n43_o : std_logic_vector (6 downto 0);
  signal n44_o : std_logic_vector (6 downto 0);
  signal n45_o : std_logic_vector (8 downto 0);
  signal n46_o : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (8 downto 0);
  signal n62_o : std_logic_vector (10 downto 0);
  signal n63_o : std_logic_vector (6 downto 0);
  signal n64_o : std_logic_vector (6 downto 0);
  signal n65_o : std_logic_vector (8 downto 0);
  signal n66_o : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (8 downto 0);
  signal n82_o : std_logic_vector (11 downto 0);
  signal n83_o : std_logic_vector (6 downto 0);
  signal n84_o : std_logic_vector (6 downto 0);
  signal n85_o : std_logic_vector (8 downto 0);
  signal n86_o : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (11 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (8 downto 0);
  signal n102_o : std_logic_vector (12 downto 0);
  signal n103_o : std_logic_vector (6 downto 0);
  signal n104_o : std_logic_vector (6 downto 0);
  signal n105_o : std_logic_vector (8 downto 0);
  signal n106_o : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (12 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (12 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (8 downto 0);
  signal n122_o : std_logic_vector (13 downto 0);
  signal n123_o : std_logic_vector (6 downto 0);
  signal n124_o : std_logic_vector (6 downto 0);
  signal n125_o : std_logic_vector (8 downto 0);
  signal n126_o : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n127 : std_logic_vector (13 downto 0);
  signal gen1_n4_stagex_n128 : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_n129 : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_n130 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n131 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (13 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (8 downto 0);
  signal n142_o : std_logic_vector (14 downto 0);
  signal n143_o : std_logic_vector (6 downto 0);
  signal n144_o : std_logic_vector (6 downto 0);
  signal n145_o : std_logic_vector (8 downto 0);
  signal n146_o : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n147 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n148 : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_n149 : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_n150 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n151 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (8 downto 0);
  signal n162_o : std_logic_vector (15 downto 0);
  signal n163_o : std_logic_vector (6 downto 0);
  signal n164_o : std_logic_vector (6 downto 0);
  signal n165_o : std_logic_vector (8 downto 0);
  signal n166_o : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_n167 : std_logic_vector (15 downto 0);
  signal gen1_n6_stagex_n168 : std_logic_vector (6 downto 0);
  signal gen1_n6_stagex_n169 : std_logic_vector (6 downto 0);
  signal gen1_n6_stagex_n170 : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_n171 : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (15 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (8 downto 0);
  signal n182_o : std_logic_vector (16 downto 0);
  signal n183_o : std_logic_vector (6 downto 0);
  signal n184_o : std_logic_vector (6 downto 0);
  signal n185_o : std_logic_vector (8 downto 0);
  signal n186_o : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_n187 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n188 : std_logic_vector (6 downto 0);
  signal gen1_n7_stagex_n189 : std_logic_vector (6 downto 0);
  signal gen1_n7_stagex_n190 : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_n191 : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (8 downto 0);
  signal n203_o : std_logic_vector (108 downto 0);
  signal n205_o : std_logic_vector (8 downto 0);
  constant n206_o : std_logic_vector (6 downto 0) := "ZZZZZZZ";
  signal n208_o : std_logic_vector (3 downto 0);
  signal n209_o : std_logic_vector (62 downto 0);
  signal n210_o : std_logic_vector (62 downto 0);
  signal n211_o : std_logic_vector (6 downto 0);
  signal n212_o : std_logic_vector (80 downto 0);
  signal n213_o : std_logic_vector (80 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n203_o;
  wrap_A_OUT <= n205_o;
  wrap_C_OUT <= n206_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n208_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n209_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n210_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n211_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n212_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n213_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (7 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_8_8 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (8);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (6);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (5 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_6 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (8);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (7);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (80 downto 72);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_9 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (80 downto 72);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_9 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (10 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (6 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (6 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (8 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (8 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_8_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (21 downto 11);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (13 downto 7);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (13 downto 7);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (17 downto 9);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (17 downto 9);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_8_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (33 downto 22);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (20 downto 14);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (20 downto 14);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (26 downto 18);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (26 downto 18);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_8_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (46 downto 34);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (27 downto 21);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (27 downto 21);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (35 downto 27);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (35 downto 27);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_8_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n122_o <= wrap_W (60 downto 47);
  -- vhdl_source/cordic.vhdl:122:79
  n123_o <= as (34 downto 28);
  -- vhdl_source/cordic.vhdl:122:91
  n124_o <= cs (34 downto 28);
  -- vhdl_source/cordic.vhdl:123:79
  n125_o <= xs (44 downto 36);
  -- vhdl_source/cordic.vhdl:123:91
  n126_o <= ys (44 downto 36);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n4_stagex_n127 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n4_stagex_n128 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n4_stagex_n129 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n4_stagex_n130 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n4_stagex_n131 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n4_stagex : entity work.cordic_stage_8_4 port map (
    w => n122_o,
    a => n123_o,
    c => n124_o,
    x => n125_o,
    y => n126_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n142_o <= wrap_W (75 downto 61);
  -- vhdl_source/cordic.vhdl:122:79
  n143_o <= as (41 downto 35);
  -- vhdl_source/cordic.vhdl:122:91
  n144_o <= cs (41 downto 35);
  -- vhdl_source/cordic.vhdl:123:79
  n145_o <= xs (53 downto 45);
  -- vhdl_source/cordic.vhdl:123:91
  n146_o <= ys (53 downto 45);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n5_stagex_n147 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n5_stagex_n148 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n5_stagex_n149 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n5_stagex_n150 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n5_stagex_n151 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n5_stagex : entity work.cordic_stage_8_5 port map (
    w => n142_o,
    a => n143_o,
    c => n144_o,
    x => n145_o,
    y => n146_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n162_o <= wrap_W (91 downto 76);
  -- vhdl_source/cordic.vhdl:122:79
  n163_o <= as (48 downto 42);
  -- vhdl_source/cordic.vhdl:122:91
  n164_o <= cs (48 downto 42);
  -- vhdl_source/cordic.vhdl:123:79
  n165_o <= xs (62 downto 54);
  -- vhdl_source/cordic.vhdl:123:91
  n166_o <= ys (62 downto 54);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n6_stagex_n167 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n6_stagex_n168 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n6_stagex_n169 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n6_stagex_n170 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n6_stagex_n171 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n6_stagex : entity work.cordic_stage_8_6 port map (
    w => n162_o,
    a => n163_o,
    c => n164_o,
    x => n165_o,
    y => n166_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n182_o <= wrap_W (108 downto 92);
  -- vhdl_source/cordic.vhdl:122:79
  n183_o <= as (55 downto 49);
  -- vhdl_source/cordic.vhdl:122:91
  n184_o <= cs (55 downto 49);
  -- vhdl_source/cordic.vhdl:123:79
  n185_o <= xs (71 downto 63);
  -- vhdl_source/cordic.vhdl:123:91
  n186_o <= ys (71 downto 63);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n7_stagex_n187 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n7_stagex_n188 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n7_stagex_n189 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n7_stagex_n190 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n7_stagex_n191 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n7_stagex : entity work.cordic_stage_8_7 port map (
    w => n182_o,
    a => n183_o,
    c => n184_o,
    x => n185_o,
    y => n186_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  n203_o <= gen1_n7_stagex_n187 & gen1_n6_stagex_n167 & gen1_n5_stagex_n147 & gen1_n4_stagex_n127 & gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n205_o <= n31_o & cnotrx_n35 & "ZZZZZZZ";
  n208_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n209_o <= gen1_n7_stagex_n189 & gen1_n6_stagex_n169 & gen1_n5_stagex_n149 & gen1_n4_stagex_n129 & gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n210_o <= gen1_n7_stagex_n188 & gen1_n6_stagex_n168 & gen1_n5_stagex_n148 & gen1_n4_stagex_n128 & gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n211_o <= n18_o & cnotr1_n13;
  n212_o <= gen1_n7_stagex_n190 & gen1_n6_stagex_n170 & gen1_n5_stagex_n150 & gen1_n4_stagex_n130 & gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n213_o <= gen1_n7_stagex_n191 & gen1_n6_stagex_n171 & gen1_n5_stagex_n151 & gen1_n4_stagex_n131 & gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
