
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000898c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002c10  08008b3c  08008b3c  00018b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b74c  0800b74c  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b74c  0800b74c  0001b74c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b754  0800b754  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b754  0800b754  0001b754  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b758  0800b758  0001b758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800b75c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004ec  200001f8  0800b954  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006e4  0800b954  000206e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014a54  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000329e  00000000  00000000  00034c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001418  00000000  00000000  00037f20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012b0  00000000  00000000  00039338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026401  00000000  00000000  0003a5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000170a0  00000000  00000000  000609e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de422  00000000  00000000  00077a89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00155eab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057b8  00000000  00000000  00155efc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008b24 	.word	0x08008b24

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001fc 	.word	0x200001fc
 80001ec:	08008b24 	.word	0x08008b24

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <main>:
 * @brief  Main function
 * @return not used because main ends in an infinite loop
 *
 * Initialization and infinite while loop
 *****************************************************************************/
int main(void) {
 8000594:	b598      	push	{r3, r4, r7, lr}
 8000596:	af00      	add	r7, sp, #0
	HAL_Init();							// Initialize the system
 8000598:	f003 fc8e 	bl	8003eb8 <HAL_Init>

	SystemClock_Config();				// Configure system clocks
 800059c:	f000 f8a0 	bl	80006e0 <SystemClock_Config>

#ifdef FLIPPED_LCD
	BSP_LCD_Init_Flipped();				// Initialize the LCD for flipped orientation
 80005a0:	f002 fbe0 	bl	8002d64 <BSP_LCD_Init_Flipped>
#else
	BSP_LCD_Init();						// Initialize the LCD display
#endif
	BSP_LCD_LayerDefaultInit(LCD_FOREGROUND_LAYER, LCD_FRAME_BUFFER);
 80005a4:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80005a8:	2001      	movs	r0, #1
 80005aa:	f002 fc69 	bl	8002e80 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(LCD_FOREGROUND_LAYER);
 80005ae:	2001      	movs	r0, #1
 80005b0:	f002 fcca 	bl	8002f48 <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 80005b4:	f002 ff94 	bl	80034e0 <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 80005b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80005bc:	f002 fd20 	bl	8003000 <BSP_LCD_Clear>

	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());	// Touchscreen
 80005c0:	f002 fc46 	bl	8002e50 <BSP_LCD_GetXSize>
 80005c4:	4603      	mov	r3, r0
 80005c6:	b29c      	uxth	r4, r3
 80005c8:	f002 fc4e 	bl	8002e68 <BSP_LCD_GetYSize>
 80005cc:	4603      	mov	r3, r0
 80005ce:	b29b      	uxth	r3, r3
 80005d0:	4619      	mov	r1, r3
 80005d2:	4620      	mov	r0, r4
 80005d4:	f003 fb6c 	bl	8003cb0 <BSP_TS_Init>
	/* Uncomment next line to enable touchscreen interrupt */
	// BSP_TS_ITConfig();					// Enable Touchscreen interrupt

	PB_init();							// Initialize the user pushbutton
 80005d8:	f001 fa7a 	bl	8001ad0 <PB_init>
	PB_enableIRQ();						// Enable interrupt on user pushbutton
 80005dc:	f001 fa98 	bl	8001b10 <PB_enableIRQ>

	BSP_LED_Init(LED3);					// Toggles in while loop
 80005e0:	2000      	movs	r0, #0
 80005e2:	f001 ffa7 	bl	8002534 <BSP_LED_Init>
	BSP_LED_Init(LED4);					// Is toggled by user button
 80005e6:	2001      	movs	r0, #1
 80005e8:	f001 ffa4 	bl	8002534 <BSP_LED_Init>

	MENU_draw();						// Draw the menu
 80005ec:	f001 f896 	bl	800171c <MENU_draw>
	MENU_hint();						// Show hint at startup
 80005f0:	f001 f942 	bl	8001878 <MENU_hint>

	gyro_disable();						// Disable gyro, use those analog inputs
 80005f4:	f000 f8f2 	bl	80007dc <gyro_disable>

	MEAS_GPIO_analog_init();			// Configure GPIOs in analog mode
 80005f8:	f000 f9b0 	bl	800095c <MEAS_GPIO_analog_init>
	MEAS_timer_init();					// Configure the timer
 80005fc:	f000 facc 	bl	8000b98 <MEAS_timer_init>

	/* Infinite while loop */
	while (1) {							// Infinitely loop in main function
		BSP_LED_Toggle(LED3);			// Visual feedback when running
 8000600:	2000      	movs	r0, #0
 8000602:	f002 f81f 	bl	8002644 <BSP_LED_Toggle>

		if (MEAS_data_ready) {			// Show data if new data available
 8000606:	4b34      	ldr	r3, [pc, #208]	; (80006d8 <main+0x144>)
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d004      	beq.n	8000618 <main+0x84>
			MEAS_data_ready = false;
 800060e:	4b32      	ldr	r3, [pc, #200]	; (80006d8 <main+0x144>)
 8000610:	2200      	movs	r2, #0
 8000612:	701a      	strb	r2, [r3, #0]
			MEAS_show_data();
 8000614:	f000 ff92 	bl	800153c <MEAS_show_data>
		}

		if (PB_pressed()) {				// Check if user pushbutton was pressed
 8000618:	f001 faac 	bl	8001b74 <PB_pressed>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d01d      	beq.n	800065e <main+0xca>
			DAC_active = !DAC_active;	// Toggle DAC on/off
 8000622:	4b2e      	ldr	r3, [pc, #184]	; (80006dc <main+0x148>)
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	2b00      	cmp	r3, #0
 8000628:	bf14      	ite	ne
 800062a:	2301      	movne	r3, #1
 800062c:	2300      	moveq	r3, #0
 800062e:	b2db      	uxtb	r3, r3
 8000630:	f083 0301 	eor.w	r3, r3, #1
 8000634:	b2db      	uxtb	r3, r3
 8000636:	f003 0301 	and.w	r3, r3, #1
 800063a:	b2da      	uxtb	r2, r3
 800063c:	4b27      	ldr	r3, [pc, #156]	; (80006dc <main+0x148>)
 800063e:	701a      	strb	r2, [r3, #0]
			if (DAC_active) {
 8000640:	4b26      	ldr	r3, [pc, #152]	; (80006dc <main+0x148>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d005      	beq.n	8000654 <main+0xc0>
				DAC_init();
 8000648:	f000 f9ec 	bl	8000a24 <DAC_init>
				BSP_LED_On(LED4);
 800064c:	2001      	movs	r0, #1
 800064e:	f001 ffc5 	bl	80025dc <BSP_LED_On>
 8000652:	e004      	b.n	800065e <main+0xca>
			} else {
				DAC_reset();
 8000654:	f000 f9d0 	bl	80009f8 <DAC_reset>
				BSP_LED_Off(LED4);
 8000658:	2001      	movs	r0, #1
 800065a:	f001 ffd9 	bl	8002610 <BSP_LED_Off>
			}
		}

		/* Comment next line if touchscreen interrupt is enabled */
		MENU_check_transition();
 800065e:	f001 f96b 	bl	8001938 <MENU_check_transition>

		switch (MENU_get_transition()) {	// Handle user menu choice
 8000662:	f001 f957 	bl	8001914 <MENU_get_transition>
 8000666:	4603      	mov	r3, r0
 8000668:	2b06      	cmp	r3, #6
 800066a:	d82f      	bhi.n	80006cc <main+0x138>
 800066c:	a201      	add	r2, pc, #4	; (adr r2, 8000674 <main+0xe0>)
 800066e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000672:	bf00      	nop
 8000674:	08000691 	.word	0x08000691
 8000678:	0800069b 	.word	0x0800069b
 800067c:	080006a5 	.word	0x080006a5
 8000680:	080006af 	.word	0x080006af
 8000684:	080006b9 	.word	0x080006b9
 8000688:	080006c3 	.word	0x080006c3
 800068c:	080006cd 	.word	0x080006cd
		case MENU_NONE:					// No transition => do nothing
			break;
		case MENU_ZERO:
			ADC3_IN4_single_init();
 8000690:	f000 fa24 	bl	8000adc <ADC3_IN4_single_init>
			ADC3_IN4_single_read();
 8000694:	f000 fa48 	bl	8000b28 <ADC3_IN4_single_read>
			break;
 8000698:	e019      	b.n	80006ce <main+0x13a>
		case MENU_ONE:
			ADC3_IN4_timer_init();
 800069a:	f000 fab3 	bl	8000c04 <ADC3_IN4_timer_init>
			ADC3_IN4_timer_start();
 800069e:	f000 fae9 	bl	8000c74 <ADC3_IN4_timer_start>
			break;
 80006a2:	e014      	b.n	80006ce <main+0x13a>
		case MENU_TWO:
			ADC3_IN4_DMA_init();
 80006a4:	f000 fb00 	bl	8000ca8 <ADC3_IN4_DMA_init>
			ADC3_IN4_DMA_start();
 80006a8:	f000 fb8c 	bl	8000dc4 <ADC3_IN4_DMA_start>
			break;
 80006ac:	e00f      	b.n	80006ce <main+0x13a>
		case MENU_THREE:
			ADC1_IN13_ADC2_IN5_dual_init();
 80006ae:	f000 fbab 	bl	8000e08 <ADC1_IN13_ADC2_IN5_dual_init>
			ADC1_IN13_ADC2_IN5_dual_start();
 80006b2:	f000 fc53 	bl	8000f5c <ADC1_IN13_ADC2_IN5_dual_start>
			break;
 80006b6:	e00a      	b.n	80006ce <main+0x13a>
		case MENU_FOUR:
			ADC2_IN13_IN5_scan_init();
 80006b8:	f000 fc7a 	bl	8000fb0 <ADC2_IN13_IN5_scan_init>
			ADC2_IN13_IN5_scan_start();
 80006bc:	f000 fd18 	bl	80010f0 <ADC2_IN13_IN5_scan_start>
			break;
 80006c0:	e005      	b.n	80006ce <main+0x13a>
		case MENU_FIVE:
			ADC3_IN13_IN4_scan_init();
 80006c2:	f000 fd37 	bl	8001134 <ADC3_IN13_IN4_scan_init>
			ADC3_IN13_IN4_scan_start();
 80006c6:	f000 fdd5 	bl	8001274 <ADC3_IN13_IN4_scan_start>
			break;
 80006ca:	e000      	b.n	80006ce <main+0x13a>
		default:						// Should never occur
			break;
 80006cc:	bf00      	nop
		}

		HAL_Delay(200);					// Wait or sleep
 80006ce:	20c8      	movs	r0, #200	; 0xc8
 80006d0:	f003 fc6c 	bl	8003fac <HAL_Delay>
		BSP_LED_Toggle(LED3);			// Visual feedback when running
 80006d4:	e794      	b.n	8000600 <main+0x6c>
 80006d6:	bf00      	nop
 80006d8:	20000214 	.word	0x20000214
 80006dc:	20000215 	.word	0x20000215

080006e0 <SystemClock_Config>:

/** ***************************************************************************
 * @brief System Clock Configuration
 *
 *****************************************************************************/
static void SystemClock_Config(void){
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b0a0      	sub	sp, #128	; 0x80
 80006e4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006e6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80006ea:	2230      	movs	r2, #48	; 0x30
 80006ec:	2100      	movs	r1, #0
 80006ee:	4618      	mov	r0, r3
 80006f0:	f007 fd80 	bl	80081f4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	605a      	str	r2, [r3, #4]
 80006fe:	609a      	str	r2, [r3, #8]
 8000700:	60da      	str	r2, [r3, #12]
 8000702:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000704:	f107 030c 	add.w	r3, r7, #12
 8000708:	2230      	movs	r2, #48	; 0x30
 800070a:	2100      	movs	r1, #0
 800070c:	4618      	mov	r0, r3
 800070e:	f007 fd71 	bl	80081f4 <memset>
	/* Configure the main internal regulator output voltage */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000712:	2300      	movs	r3, #0
 8000714:	60bb      	str	r3, [r7, #8]
 8000716:	4b2e      	ldr	r3, [pc, #184]	; (80007d0 <SystemClock_Config+0xf0>)
 8000718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071a:	4a2d      	ldr	r2, [pc, #180]	; (80007d0 <SystemClock_Config+0xf0>)
 800071c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000720:	6413      	str	r3, [r2, #64]	; 0x40
 8000722:	4b2b      	ldr	r3, [pc, #172]	; (80007d0 <SystemClock_Config+0xf0>)
 8000724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800072a:	60bb      	str	r3, [r7, #8]
 800072c:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800072e:	2300      	movs	r3, #0
 8000730:	607b      	str	r3, [r7, #4]
 8000732:	4b28      	ldr	r3, [pc, #160]	; (80007d4 <SystemClock_Config+0xf4>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	4a27      	ldr	r2, [pc, #156]	; (80007d4 <SystemClock_Config+0xf4>)
 8000738:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800073c:	6013      	str	r3, [r2, #0]
 800073e:	4b25      	ldr	r3, [pc, #148]	; (80007d4 <SystemClock_Config+0xf4>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000746:	607b      	str	r3, [r7, #4]
 8000748:	687b      	ldr	r3, [r7, #4]
	/* Initialize High Speed External Oscillator and PLL circuits */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800074a:	2301      	movs	r3, #1
 800074c:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800074e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000752:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000754:	2302      	movs	r3, #2
 8000756:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000758:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800075c:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 8;
 800075e:	2308      	movs	r3, #8
 8000760:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.PLL.PLLN = 336;
 8000762:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000766:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000768:	2302      	movs	r3, #2
 800076a:	67bb      	str	r3, [r7, #120]	; 0x78
	RCC_OscInitStruct.PLL.PLLQ = 7;
 800076c:	2307      	movs	r3, #7
 800076e:	67fb      	str	r3, [r7, #124]	; 0x7c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000770:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000774:	4618      	mov	r0, r3
 8000776:	f005 fe6b 	bl	8006450 <HAL_RCC_OscConfig>
	/* Initialize gates and clock dividers for CPU, AHB and APB busses */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800077a:	230f      	movs	r3, #15
 800077c:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800077e:	2302      	movs	r3, #2
 8000780:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000782:	2300      	movs	r3, #0
 8000784:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000786:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800078a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800078c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000790:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8000792:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000796:	2105      	movs	r1, #5
 8000798:	4618      	mov	r0, r3
 800079a:	f006 f8c7 	bl	800692c <HAL_RCC_ClockConfig>
	/* Initialize PLL and clock divider for the LCD */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800079e:	2308      	movs	r3, #8
 80007a0:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80007a2:	23c0      	movs	r3, #192	; 0xc0
 80007a4:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80007a6:	2304      	movs	r3, #4
 80007a8:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80007aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80007ae:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80007b0:	f107 030c 	add.w	r3, r7, #12
 80007b4:	4618      	mov	r0, r3
 80007b6:	f006 fac5 	bl	8006d44 <HAL_RCCEx_PeriphCLKConfig>
	/* Set clock prescaler for ADCs */
	ADC->CCR |= ADC_CCR_ADCPRE_0;
 80007ba:	4b07      	ldr	r3, [pc, #28]	; (80007d8 <SystemClock_Config+0xf8>)
 80007bc:	685b      	ldr	r3, [r3, #4]
 80007be:	4a06      	ldr	r2, [pc, #24]	; (80007d8 <SystemClock_Config+0xf8>)
 80007c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007c4:	6053      	str	r3, [r2, #4]
}
 80007c6:	bf00      	nop
 80007c8:	3780      	adds	r7, #128	; 0x80
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	40023800 	.word	0x40023800
 80007d4:	40007000 	.word	0x40007000
 80007d8:	40012300 	.word	0x40012300

080007dc <gyro_disable>:
 * @n PF8 is also reconfigured.
 * @n An other solution would be to remove the GYRO
 * from the microcontroller board by unsoldering it.
 *****************************************************************************/
static void gyro_disable(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 80007e2:	2300      	movs	r3, #0
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	4b2a      	ldr	r3, [pc, #168]	; (8000890 <gyro_disable+0xb4>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	4a29      	ldr	r2, [pc, #164]	; (8000890 <gyro_disable+0xb4>)
 80007ec:	f043 0304 	orr.w	r3, r3, #4
 80007f0:	6313      	str	r3, [r2, #48]	; 0x30
 80007f2:	4b27      	ldr	r3, [pc, #156]	; (8000890 <gyro_disable+0xb4>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	f003 0304 	and.w	r3, r3, #4
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]
	/* Disable PC1 and PF8 first */
	GPIOC->MODER &= ~GPIO_MODER_MODER1_Msk;	// Reset mode for PC1
 80007fe:	4b25      	ldr	r3, [pc, #148]	; (8000894 <gyro_disable+0xb8>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4a24      	ldr	r2, [pc, #144]	; (8000894 <gyro_disable+0xb8>)
 8000804:	f023 030c 	bic.w	r3, r3, #12
 8000808:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= 1UL << GPIO_MODER_MODER1_Pos;	// Set PC1 as output
 800080a:	4b22      	ldr	r3, [pc, #136]	; (8000894 <gyro_disable+0xb8>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	4a21      	ldr	r2, [pc, #132]	; (8000894 <gyro_disable+0xb8>)
 8000810:	f043 0304 	orr.w	r3, r3, #4
 8000814:	6013      	str	r3, [r2, #0]
	GPIOC->BSRR |= GPIO_BSRR_BR1;		// Set GYRO (CS) to 0 for a short time
 8000816:	4b1f      	ldr	r3, [pc, #124]	; (8000894 <gyro_disable+0xb8>)
 8000818:	699b      	ldr	r3, [r3, #24]
 800081a:	4a1e      	ldr	r2, [pc, #120]	; (8000894 <gyro_disable+0xb8>)
 800081c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000820:	6193      	str	r3, [r2, #24]
	HAL_Delay(10);						// Wait some time
 8000822:	200a      	movs	r0, #10
 8000824:	f003 fbc2 	bl	8003fac <HAL_Delay>
	GPIOC->MODER |= 3UL << GPIO_MODER_MODER1_Pos;	// Analog PC1 = ADC123_IN11
 8000828:	4b1a      	ldr	r3, [pc, #104]	; (8000894 <gyro_disable+0xb8>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a19      	ldr	r2, [pc, #100]	; (8000894 <gyro_disable+0xb8>)
 800082e:	f043 030c 	orr.w	r3, r3, #12
 8000832:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 8000834:	2300      	movs	r3, #0
 8000836:	603b      	str	r3, [r7, #0]
 8000838:	4b15      	ldr	r3, [pc, #84]	; (8000890 <gyro_disable+0xb4>)
 800083a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083c:	4a14      	ldr	r2, [pc, #80]	; (8000890 <gyro_disable+0xb4>)
 800083e:	f043 0320 	orr.w	r3, r3, #32
 8000842:	6313      	str	r3, [r2, #48]	; 0x30
 8000844:	4b12      	ldr	r3, [pc, #72]	; (8000890 <gyro_disable+0xb4>)
 8000846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000848:	f003 0320 	and.w	r3, r3, #32
 800084c:	603b      	str	r3, [r7, #0]
 800084e:	683b      	ldr	r3, [r7, #0]
	GPIOF->OSPEEDR &= ~GPIO_OSPEEDR_OSPEED8_Msk;	// Reset speed of PF8
 8000850:	4b11      	ldr	r3, [pc, #68]	; (8000898 <gyro_disable+0xbc>)
 8000852:	689b      	ldr	r3, [r3, #8]
 8000854:	4a10      	ldr	r2, [pc, #64]	; (8000898 <gyro_disable+0xbc>)
 8000856:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800085a:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] &= ~GPIO_AFRH_AFSEL8_Msk;	// Reset alternate function of PF8
 800085c:	4b0e      	ldr	r3, [pc, #56]	; (8000898 <gyro_disable+0xbc>)
 800085e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000860:	4a0d      	ldr	r2, [pc, #52]	; (8000898 <gyro_disable+0xbc>)
 8000862:	f023 030f 	bic.w	r3, r3, #15
 8000866:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOF->PUPDR &= ~GPIO_PUPDR_PUPD8_Msk;	// Reset pulup/down of PF8
 8000868:	4b0b      	ldr	r3, [pc, #44]	; (8000898 <gyro_disable+0xbc>)
 800086a:	68db      	ldr	r3, [r3, #12]
 800086c:	4a0a      	ldr	r2, [pc, #40]	; (8000898 <gyro_disable+0xbc>)
 800086e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000872:	60d3      	str	r3, [r2, #12]
	HAL_Delay(10);						// Wait some time
 8000874:	200a      	movs	r0, #10
 8000876:	f003 fb99 	bl	8003fac <HAL_Delay>
	GPIOF->MODER |= 3UL << GPIO_MODER_MODER8_Pos; // Analog mode PF8 = ADC3_IN4
 800087a:	4b07      	ldr	r3, [pc, #28]	; (8000898 <gyro_disable+0xbc>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4a06      	ldr	r2, [pc, #24]	; (8000898 <gyro_disable+0xbc>)
 8000880:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8000884:	6013      	str	r3, [r2, #0]
}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40023800 	.word	0x40023800
 8000894:	40020800 	.word	0x40020800
 8000898:	40021400 	.word	0x40021400

0800089c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800089c:	b480      	push	{r7}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	4603      	mov	r3, r0
 80008a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	db0b      	blt.n	80008c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	f003 021f 	and.w	r2, r3, #31
 80008b4:	4907      	ldr	r1, [pc, #28]	; (80008d4 <__NVIC_EnableIRQ+0x38>)
 80008b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ba:	095b      	lsrs	r3, r3, #5
 80008bc:	2001      	movs	r0, #1
 80008be:	fa00 f202 	lsl.w	r2, r0, r2
 80008c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008c6:	bf00      	nop
 80008c8:	370c      	adds	r7, #12
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	e000e100 	.word	0xe000e100

080008d8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	db12      	blt.n	8000910 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	f003 021f 	and.w	r2, r3, #31
 80008f0:	490a      	ldr	r1, [pc, #40]	; (800091c <__NVIC_DisableIRQ+0x44>)
 80008f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f6:	095b      	lsrs	r3, r3, #5
 80008f8:	2001      	movs	r0, #1
 80008fa:	fa00 f202 	lsl.w	r2, r0, r2
 80008fe:	3320      	adds	r3, #32
 8000900:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000904:	f3bf 8f4f 	dsb	sy
}
 8000908:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800090a:	f3bf 8f6f 	isb	sy
}
 800090e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000910:	bf00      	nop
 8000912:	370c      	adds	r7, #12
 8000914:	46bd      	mov	sp, r7
 8000916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091a:	4770      	bx	lr
 800091c:	e000e100 	.word	0xe000e100

08000920 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	4603      	mov	r3, r0
 8000928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800092a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092e:	2b00      	cmp	r3, #0
 8000930:	db0c      	blt.n	800094c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	f003 021f 	and.w	r2, r3, #31
 8000938:	4907      	ldr	r1, [pc, #28]	; (8000958 <__NVIC_ClearPendingIRQ+0x38>)
 800093a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093e:	095b      	lsrs	r3, r3, #5
 8000940:	2001      	movs	r0, #1
 8000942:	fa00 f202 	lsl.w	r2, r0, r2
 8000946:	3360      	adds	r3, #96	; 0x60
 8000948:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800094c:	bf00      	nop
 800094e:	370c      	adds	r7, #12
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr
 8000958:	e000e100 	.word	0xe000e100

0800095c <MEAS_GPIO_analog_init>:
 * - ADC123_IN13 = GPIO PC3
 * - ADC12_IN5 = GPIO PA5
 * - DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 *****************************************************************************/
void MEAS_GPIO_analog_init(void)
{
 800095c:	b480      	push	{r7}
 800095e:	b085      	sub	sp, #20
 8000960:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 8000962:	2300      	movs	r3, #0
 8000964:	60fb      	str	r3, [r7, #12]
 8000966:	4b20      	ldr	r3, [pc, #128]	; (80009e8 <MEAS_GPIO_analog_init+0x8c>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096a:	4a1f      	ldr	r2, [pc, #124]	; (80009e8 <MEAS_GPIO_analog_init+0x8c>)
 800096c:	f043 0320 	orr.w	r3, r3, #32
 8000970:	6313      	str	r3, [r2, #48]	; 0x30
 8000972:	4b1d      	ldr	r3, [pc, #116]	; (80009e8 <MEAS_GPIO_analog_init+0x8c>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000976:	f003 0320 	and.w	r3, r3, #32
 800097a:	60fb      	str	r3, [r7, #12]
 800097c:	68fb      	ldr	r3, [r7, #12]
	GPIOF->MODER |= (3UL << GPIO_MODER_MODER6_Pos);	// Analog PF6 = ADC3_IN4
 800097e:	4b1b      	ldr	r3, [pc, #108]	; (80009ec <MEAS_GPIO_analog_init+0x90>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4a1a      	ldr	r2, [pc, #104]	; (80009ec <MEAS_GPIO_analog_init+0x90>)
 8000984:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8000988:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 800098a:	2300      	movs	r3, #0
 800098c:	60bb      	str	r3, [r7, #8]
 800098e:	4b16      	ldr	r3, [pc, #88]	; (80009e8 <MEAS_GPIO_analog_init+0x8c>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	4a15      	ldr	r2, [pc, #84]	; (80009e8 <MEAS_GPIO_analog_init+0x8c>)
 8000994:	f043 0304 	orr.w	r3, r3, #4
 8000998:	6313      	str	r3, [r2, #48]	; 0x30
 800099a:	4b13      	ldr	r3, [pc, #76]	; (80009e8 <MEAS_GPIO_analog_init+0x8c>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	f003 0304 	and.w	r3, r3, #4
 80009a2:	60bb      	str	r3, [r7, #8]
 80009a4:	68bb      	ldr	r3, [r7, #8]
	GPIOC->MODER |= (3UL << GPIO_MODER_MODER3_Pos);	// Analog PC3 = ADC123_IN13
 80009a6:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <MEAS_GPIO_analog_init+0x94>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4a11      	ldr	r2, [pc, #68]	; (80009f0 <MEAS_GPIO_analog_init+0x94>)
 80009ac:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80009b0:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 80009b2:	2300      	movs	r3, #0
 80009b4:	607b      	str	r3, [r7, #4]
 80009b6:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <MEAS_GPIO_analog_init+0x8c>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	4a0b      	ldr	r2, [pc, #44]	; (80009e8 <MEAS_GPIO_analog_init+0x8c>)
 80009bc:	f043 0301 	orr.w	r3, r3, #1
 80009c0:	6313      	str	r3, [r2, #48]	; 0x30
 80009c2:	4b09      	ldr	r3, [pc, #36]	; (80009e8 <MEAS_GPIO_analog_init+0x8c>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c6:	f003 0301 	and.w	r3, r3, #1
 80009ca:	607b      	str	r3, [r7, #4]
 80009cc:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (3UL << GPIO_MODER_MODER5_Pos);	// Analog PA5 ADC12_IN5
 80009ce:	4b09      	ldr	r3, [pc, #36]	; (80009f4 <MEAS_GPIO_analog_init+0x98>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4a08      	ldr	r2, [pc, #32]	; (80009f4 <MEAS_GPIO_analog_init+0x98>)
 80009d4:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80009d8:	6013      	str	r3, [r2, #0]
}
 80009da:	bf00      	nop
 80009dc:	3714      	adds	r7, #20
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
 80009e8:	40023800 	.word	0x40023800
 80009ec:	40021400 	.word	0x40021400
 80009f0:	40020800 	.word	0x40020800
 80009f4:	40020000 	.word	0x40020000

080009f8 <DAC_reset>:
/** ***************************************************************************
 * @brief Resets the DAC
 *
 * when it is no longer used.
 *****************************************************************************/
void DAC_reset(void) {
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
	RCC->APB1RSTR |= RCC_APB1RSTR_DACRST;	// Reset the DAC
 80009fc:	4b08      	ldr	r3, [pc, #32]	; (8000a20 <DAC_reset+0x28>)
 80009fe:	6a1b      	ldr	r3, [r3, #32]
 8000a00:	4a07      	ldr	r2, [pc, #28]	; (8000a20 <DAC_reset+0x28>)
 8000a02:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000a06:	6213      	str	r3, [r2, #32]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_DACRST;	// Release reset of the DAC
 8000a08:	4b05      	ldr	r3, [pc, #20]	; (8000a20 <DAC_reset+0x28>)
 8000a0a:	6a1b      	ldr	r3, [r3, #32]
 8000a0c:	4a04      	ldr	r2, [pc, #16]	; (8000a20 <DAC_reset+0x28>)
 8000a0e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000a12:	6213      	str	r3, [r2, #32]
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	40023800 	.word	0x40023800

08000a24 <DAC_init>:
 * The output used is DAC_OUT2 = GPIO PA5
 * @n As DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 * it is possible to monitor the output voltage DAC_OUT2 by the input ADC12_IN5.
 *****************************************************************************/
void DAC_init(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
	__HAL_RCC_DAC_CLK_ENABLE();			// Enable Clock for DAC
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	607b      	str	r3, [r7, #4]
 8000a2e:	4b0c      	ldr	r3, [pc, #48]	; (8000a60 <DAC_init+0x3c>)
 8000a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a32:	4a0b      	ldr	r2, [pc, #44]	; (8000a60 <DAC_init+0x3c>)
 8000a34:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000a38:	6413      	str	r3, [r2, #64]	; 0x40
 8000a3a:	4b09      	ldr	r3, [pc, #36]	; (8000a60 <DAC_init+0x3c>)
 8000a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a3e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000a42:	607b      	str	r3, [r7, #4]
 8000a44:	687b      	ldr	r3, [r7, #4]
	DAC->CR |= DAC_CR_EN2;				// Enable DAC output 2
 8000a46:	4b07      	ldr	r3, [pc, #28]	; (8000a64 <DAC_init+0x40>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4a06      	ldr	r2, [pc, #24]	; (8000a64 <DAC_init+0x40>)
 8000a4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a50:	6013      	str	r3, [r2, #0]
}
 8000a52:	bf00      	nop
 8000a54:	370c      	adds	r7, #12
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	40023800 	.word	0x40023800
 8000a64:	40007400 	.word	0x40007400

08000a68 <DAC_increment>:

/** ***************************************************************************
 * @brief Increment the DAC value and write it to the output
 *
 *****************************************************************************/
void DAC_increment(void) {
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
	DAC_sample += 20;				// Increment DAC output
 8000a6c:	4b0a      	ldr	r3, [pc, #40]	; (8000a98 <DAC_increment+0x30>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	3314      	adds	r3, #20
 8000a72:	4a09      	ldr	r2, [pc, #36]	; (8000a98 <DAC_increment+0x30>)
 8000a74:	6013      	str	r3, [r2, #0]
	if (DAC_sample >= (1UL << ADC_DAC_RES)) { DAC_sample = 0; }	// Go to 0
 8000a76:	4b08      	ldr	r3, [pc, #32]	; (8000a98 <DAC_increment+0x30>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000a7e:	d302      	bcc.n	8000a86 <DAC_increment+0x1e>
 8000a80:	4b05      	ldr	r3, [pc, #20]	; (8000a98 <DAC_increment+0x30>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
	DAC->DHR12R2 = DAC_sample;		// Write new DAC output value
 8000a86:	4a05      	ldr	r2, [pc, #20]	; (8000a9c <DAC_increment+0x34>)
 8000a88:	4b03      	ldr	r3, [pc, #12]	; (8000a98 <DAC_increment+0x30>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	6153      	str	r3, [r2, #20]
}
 8000a8e:	bf00      	nop
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	200003fc 	.word	0x200003fc
 8000a9c:	40007400 	.word	0x40007400

08000aa0 <ADC_reset>:
/** ***************************************************************************
 * @brief Resets the ADCs and the timer
 *
 * to make sure the different demos do not interfere.
 *****************************************************************************/
void ADC_reset(void) {
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
	RCC->APB2RSTR |= RCC_APB2RSTR_ADCRST;	// Reset ADCs
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	; (8000ad8 <ADC_reset+0x38>)
 8000aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aa8:	4a0b      	ldr	r2, [pc, #44]	; (8000ad8 <ADC_reset+0x38>)
 8000aaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aae:	6253      	str	r3, [r2, #36]	; 0x24
	RCC->APB2RSTR &= ~RCC_APB2RSTR_ADCRST;	// Release reset of ADCs
 8000ab0:	4b09      	ldr	r3, [pc, #36]	; (8000ad8 <ADC_reset+0x38>)
 8000ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ab4:	4a08      	ldr	r2, [pc, #32]	; (8000ad8 <ADC_reset+0x38>)
 8000ab6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000aba:	6253      	str	r3, [r2, #36]	; 0x24
	TIM2->CR1 &= ~TIM_CR1_CEN;				// Disable timer
 8000abc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ac6:	f023 0301 	bic.w	r3, r3, #1
 8000aca:	6013      	str	r3, [r2, #0]
}
 8000acc:	bf00      	nop
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	40023800 	.word	0x40023800

08000adc <ADC3_IN4_single_init>:
 * @brief Initialize the ADC in single conversion mode
 *
 * The input is ADC3_IN4 = GPIO PF6
 *****************************************************************************/
void ADC3_IN4_single_init(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
	MEAS_input_count = 1;				// Only 1 input is converted
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	; (8000b1c <ADC3_IN4_single_init+0x40>)
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC3_CLK_ENABLE();		// Enable Clock for ADC3
 8000ae8:	2300      	movs	r3, #0
 8000aea:	607b      	str	r3, [r7, #4]
 8000aec:	4b0c      	ldr	r3, [pc, #48]	; (8000b20 <ADC3_IN4_single_init+0x44>)
 8000aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000af0:	4a0b      	ldr	r2, [pc, #44]	; (8000b20 <ADC3_IN4_single_init+0x44>)
 8000af2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000af6:	6453      	str	r3, [r2, #68]	; 0x44
 8000af8:	4b09      	ldr	r3, [pc, #36]	; (8000b20 <ADC3_IN4_single_init+0x44>)
 8000afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000afc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b00:	607b      	str	r3, [r7, #4]
 8000b02:	687b      	ldr	r3, [r7, #4]
	ADC3->SQR3 |= (4UL << ADC_SQR3_SQ1_Pos);	// Input 4 = first conversion
 8000b04:	4b07      	ldr	r3, [pc, #28]	; (8000b24 <ADC3_IN4_single_init+0x48>)
 8000b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b08:	4a06      	ldr	r2, [pc, #24]	; (8000b24 <ADC3_IN4_single_init+0x48>)
 8000b0a:	f043 0304 	orr.w	r3, r3, #4
 8000b0e:	6353      	str	r3, [r2, #52]	; 0x34
}
 8000b10:	bf00      	nop
 8000b12:	370c      	adds	r7, #12
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr
 8000b1c:	20000000 	.word	0x20000000
 8000b20:	40023800 	.word	0x40023800
 8000b24:	40012200 	.word	0x40012200

08000b28 <ADC3_IN4_single_read>:
 * @brief Read one single value of the ADC in single conversion mode
 *
 * Start the conversion, wait in a while loop for end of conversion, read data.
 *****************************************************************************/
void ADC3_IN4_single_read(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
	ADC3->CR2 |= ADC_CR2_ADON;			// Enable ADC3
 8000b2c:	4b16      	ldr	r3, [pc, #88]	; (8000b88 <ADC3_IN4_single_read+0x60>)
 8000b2e:	689b      	ldr	r3, [r3, #8]
 8000b30:	4a15      	ldr	r2, [pc, #84]	; (8000b88 <ADC3_IN4_single_read+0x60>)
 8000b32:	f043 0301 	orr.w	r3, r3, #1
 8000b36:	6093      	str	r3, [r2, #8]
	HAL_Delay(1);						// ADC needs some time to stabilize
 8000b38:	2001      	movs	r0, #1
 8000b3a:	f003 fa37 	bl	8003fac <HAL_Delay>
	ADC3->CR2 |= ADC_CR2_SWSTART;
 8000b3e:	4b12      	ldr	r3, [pc, #72]	; (8000b88 <ADC3_IN4_single_read+0x60>)
 8000b40:	689b      	ldr	r3, [r3, #8]
 8000b42:	4a11      	ldr	r2, [pc, #68]	; (8000b88 <ADC3_IN4_single_read+0x60>)
 8000b44:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000b48:	6093      	str	r3, [r2, #8]
	while (!(ADC3->SR & ADC_SR_EOC)) { ; }	// Wait for end of conversion
 8000b4a:	bf00      	nop
 8000b4c:	4b0e      	ldr	r3, [pc, #56]	; (8000b88 <ADC3_IN4_single_read+0x60>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	f003 0302 	and.w	r3, r3, #2
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d0f9      	beq.n	8000b4c <ADC3_IN4_single_read+0x24>
	ADC_samples[0] = ADC3->DR;			// Read the converted value
 8000b58:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <ADC3_IN4_single_read+0x60>)
 8000b5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b5c:	4a0b      	ldr	r2, [pc, #44]	; (8000b8c <ADC3_IN4_single_read+0x64>)
 8000b5e:	6013      	str	r3, [r2, #0]
	ADC3->CR2 &= ~ADC_CR2_ADON;			// Disable ADC3
 8000b60:	4b09      	ldr	r3, [pc, #36]	; (8000b88 <ADC3_IN4_single_read+0x60>)
 8000b62:	689b      	ldr	r3, [r3, #8]
 8000b64:	4a08      	ldr	r2, [pc, #32]	; (8000b88 <ADC3_IN4_single_read+0x60>)
 8000b66:	f023 0301 	bic.w	r3, r3, #1
 8000b6a:	6093      	str	r3, [r2, #8]
	if (DAC_active) {
 8000b6c:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <ADC3_IN4_single_read+0x68>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <ADC3_IN4_single_read+0x50>
		DAC_increment();
 8000b74:	f7ff ff78 	bl	8000a68 <DAC_increment>
	}
	ADC_reset();
 8000b78:	f7ff ff92 	bl	8000aa0 <ADC_reset>
	MEAS_data_ready = true;
 8000b7c:	4b05      	ldr	r3, [pc, #20]	; (8000b94 <ADC3_IN4_single_read+0x6c>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	701a      	strb	r2, [r3, #0]
}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40012200 	.word	0x40012200
 8000b8c:	2000021c 	.word	0x2000021c
 8000b90:	20000215 	.word	0x20000215
 8000b94:	20000214 	.word	0x20000214

08000b98 <MEAS_timer_init>:
 * @brief Configure the timer to trigger the ADC(s)
 *
 * @note For debugging purposes the timer interrupt might be useful.
 *****************************************************************************/
void MEAS_timer_init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
	__HAL_RCC_TIM2_CLK_ENABLE();		// Enable Clock for TIM2
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	607b      	str	r3, [r7, #4]
 8000ba2:	4b17      	ldr	r3, [pc, #92]	; (8000c00 <MEAS_timer_init+0x68>)
 8000ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba6:	4a16      	ldr	r2, [pc, #88]	; (8000c00 <MEAS_timer_init+0x68>)
 8000ba8:	f043 0301 	orr.w	r3, r3, #1
 8000bac:	6413      	str	r3, [r2, #64]	; 0x40
 8000bae:	4b14      	ldr	r3, [pc, #80]	; (8000c00 <MEAS_timer_init+0x68>)
 8000bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]
	TIM2->PSC = TIM_PRESCALE;			// Prescaler for clock freq. = 1MHz
 8000bba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000bbe:	f243 62af 	movw	r2, #13999	; 0x36af
 8000bc2:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = TIM_TOP;				// Auto reload = counter top value
 8000bc4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000bc8:	2209      	movs	r2, #9
 8000bca:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CR2 |= TIM_CR2_MMS_1; 		// TRGO on update
 8000bcc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bd6:	f043 0320 	orr.w	r3, r3, #32
 8000bda:	6053      	str	r3, [r2, #4]
	/* If timer interrupt is not needed, comment the following lines */
	TIM2->DIER |= TIM_DIER_UIE;			// Enable update interrupt
 8000bdc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000be0:	68db      	ldr	r3, [r3, #12]
 8000be2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000be6:	f043 0301 	orr.w	r3, r3, #1
 8000bea:	60d3      	str	r3, [r2, #12]
	NVIC_ClearPendingIRQ(TIM2_IRQn);	// Clear pending interrupt on line 0
 8000bec:	201c      	movs	r0, #28
 8000bee:	f7ff fe97 	bl	8000920 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(TIM2_IRQn);			// Enable interrupt line 0 in the NVIC
 8000bf2:	201c      	movs	r0, #28
 8000bf4:	f7ff fe52 	bl	800089c <__NVIC_EnableIRQ>
}
 8000bf8:	bf00      	nop
 8000bfa:	3708      	adds	r7, #8
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	40023800 	.word	0x40023800

08000c04 <ADC3_IN4_timer_init>:
 * and the timer starts the ADC directly without CPU intervention.
 * @n The ADC is configured for end of conversion interrupt.
 * @n The input is ADC3_IN4 = GPIO PF6
 *****************************************************************************/
void ADC3_IN4_timer_init(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
	MEAS_input_count = 1;				// Only 1 input is converted
 8000c0a:	4b17      	ldr	r3, [pc, #92]	; (8000c68 <ADC3_IN4_timer_init+0x64>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC3_CLK_ENABLE();		// Enable Clock for ADC3
 8000c10:	2300      	movs	r3, #0
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	4b15      	ldr	r3, [pc, #84]	; (8000c6c <ADC3_IN4_timer_init+0x68>)
 8000c16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c18:	4a14      	ldr	r2, [pc, #80]	; (8000c6c <ADC3_IN4_timer_init+0x68>)
 8000c1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c1e:	6453      	str	r3, [r2, #68]	; 0x44
 8000c20:	4b12      	ldr	r3, [pc, #72]	; (8000c6c <ADC3_IN4_timer_init+0x68>)
 8000c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c28:	607b      	str	r3, [r7, #4]
 8000c2a:	687b      	ldr	r3, [r7, #4]
	ADC3->SQR3 |= (4UL << ADC_SQR3_SQ1_Pos);	// Input 4 = first conversion
 8000c2c:	4b10      	ldr	r3, [pc, #64]	; (8000c70 <ADC3_IN4_timer_init+0x6c>)
 8000c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c30:	4a0f      	ldr	r2, [pc, #60]	; (8000c70 <ADC3_IN4_timer_init+0x6c>)
 8000c32:	f043 0304 	orr.w	r3, r3, #4
 8000c36:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->CR1 |= ADC_CR1_EOCIE;			// Enable end of conversion interrupt
 8000c38:	4b0d      	ldr	r3, [pc, #52]	; (8000c70 <ADC3_IN4_timer_init+0x6c>)
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	4a0c      	ldr	r2, [pc, #48]	; (8000c70 <ADC3_IN4_timer_init+0x6c>)
 8000c3e:	f043 0320 	orr.w	r3, r3, #32
 8000c42:	6053      	str	r3, [r2, #4]
	ADC3->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 8000c44:	4b0a      	ldr	r3, [pc, #40]	; (8000c70 <ADC3_IN4_timer_init+0x6c>)
 8000c46:	689b      	ldr	r3, [r3, #8]
 8000c48:	4a09      	ldr	r2, [pc, #36]	; (8000c70 <ADC3_IN4_timer_init+0x6c>)
 8000c4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c4e:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 8000c50:	4b07      	ldr	r3, [pc, #28]	; (8000c70 <ADC3_IN4_timer_init+0x6c>)
 8000c52:	689b      	ldr	r3, [r3, #8]
 8000c54:	4a06      	ldr	r2, [pc, #24]	; (8000c70 <ADC3_IN4_timer_init+0x6c>)
 8000c56:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8000c5a:	6093      	str	r3, [r2, #8]

}
 8000c5c:	bf00      	nop
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr
 8000c68:	20000000 	.word	0x20000000
 8000c6c:	40023800 	.word	0x40023800
 8000c70:	40012200 	.word	0x40012200

08000c74 <ADC3_IN4_timer_start>:
 *
 * The ADC isues an end of conversion interrupt.
 * The converted value can be read in the associated interrupt handler.
 *****************************************************************************/
void ADC3_IN4_timer_start(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
	NVIC_ClearPendingIRQ(ADC_IRQn);		// Clear pending interrupt on line 0
 8000c78:	2012      	movs	r0, #18
 8000c7a:	f7ff fe51 	bl	8000920 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(ADC_IRQn);			// Enable interrupt line 0 in the NVIC
 8000c7e:	2012      	movs	r0, #18
 8000c80:	f7ff fe0c 	bl	800089c <__NVIC_EnableIRQ>
	ADC3->CR2 |= ADC_CR2_ADON;			// Enable ADC3
 8000c84:	4b07      	ldr	r3, [pc, #28]	; (8000ca4 <ADC3_IN4_timer_start+0x30>)
 8000c86:	689b      	ldr	r3, [r3, #8]
 8000c88:	4a06      	ldr	r2, [pc, #24]	; (8000ca4 <ADC3_IN4_timer_start+0x30>)
 8000c8a:	f043 0301 	orr.w	r3, r3, #1
 8000c8e:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 8000c90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c9a:	f043 0301 	orr.w	r3, r3, #1
 8000c9e:	6013      	str	r3, [r2, #0]
}
 8000ca0:	bf00      	nop
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40012200 	.word	0x40012200

08000ca8 <ADC3_IN4_DMA_init>:
 * to memory without CPU intervention.
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The input is ADC3_IN4 = GPIO PF6
 *****************************************************************************/
void ADC3_IN4_DMA_init(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
	MEAS_input_count = 1;				// Only 1 input is converted
 8000cae:	4b3e      	ldr	r3, [pc, #248]	; (8000da8 <ADC3_IN4_DMA_init+0x100>)
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC3_CLK_ENABLE();		// Enable Clock for ADC3
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	607b      	str	r3, [r7, #4]
 8000cb8:	4b3c      	ldr	r3, [pc, #240]	; (8000dac <ADC3_IN4_DMA_init+0x104>)
 8000cba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cbc:	4a3b      	ldr	r2, [pc, #236]	; (8000dac <ADC3_IN4_DMA_init+0x104>)
 8000cbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cc2:	6453      	str	r3, [r2, #68]	; 0x44
 8000cc4:	4b39      	ldr	r3, [pc, #228]	; (8000dac <ADC3_IN4_DMA_init+0x104>)
 8000cc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ccc:	607b      	str	r3, [r7, #4]
 8000cce:	687b      	ldr	r3, [r7, #4]
	ADC3->SQR3 |= (4UL << ADC_SQR3_SQ1_Pos);	// Input 4 = first conversion
 8000cd0:	4b37      	ldr	r3, [pc, #220]	; (8000db0 <ADC3_IN4_DMA_init+0x108>)
 8000cd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cd4:	4a36      	ldr	r2, [pc, #216]	; (8000db0 <ADC3_IN4_DMA_init+0x108>)
 8000cd6:	f043 0304 	orr.w	r3, r3, #4
 8000cda:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 8000cdc:	4b34      	ldr	r3, [pc, #208]	; (8000db0 <ADC3_IN4_DMA_init+0x108>)
 8000cde:	689b      	ldr	r3, [r3, #8]
 8000ce0:	4a33      	ldr	r2, [pc, #204]	; (8000db0 <ADC3_IN4_DMA_init+0x108>)
 8000ce2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ce6:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 8000ce8:	4b31      	ldr	r3, [pc, #196]	; (8000db0 <ADC3_IN4_DMA_init+0x108>)
 8000cea:	689b      	ldr	r3, [r3, #8]
 8000cec:	4a30      	ldr	r2, [pc, #192]	; (8000db0 <ADC3_IN4_DMA_init+0x108>)
 8000cee:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8000cf2:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= ADC_CR2_DMA;			// Enable DMA mode
 8000cf4:	4b2e      	ldr	r3, [pc, #184]	; (8000db0 <ADC3_IN4_DMA_init+0x108>)
 8000cf6:	689b      	ldr	r3, [r3, #8]
 8000cf8:	4a2d      	ldr	r2, [pc, #180]	; (8000db0 <ADC3_IN4_DMA_init+0x108>)
 8000cfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cfe:	6093      	str	r3, [r2, #8]
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 8000d00:	2300      	movs	r3, #0
 8000d02:	603b      	str	r3, [r7, #0]
 8000d04:	4b29      	ldr	r3, [pc, #164]	; (8000dac <ADC3_IN4_DMA_init+0x104>)
 8000d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d08:	4a28      	ldr	r2, [pc, #160]	; (8000dac <ADC3_IN4_DMA_init+0x104>)
 8000d0a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d0e:	6313      	str	r3, [r2, #48]	; 0x30
 8000d10:	4b26      	ldr	r3, [pc, #152]	; (8000dac <ADC3_IN4_DMA_init+0x104>)
 8000d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d18:	603b      	str	r3, [r7, #0]
 8000d1a:	683b      	ldr	r3, [r7, #0]
	DMA2_Stream1->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 1
 8000d1c:	4b25      	ldr	r3, [pc, #148]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a24      	ldr	r2, [pc, #144]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d22:	f023 0301 	bic.w	r3, r3, #1
 8000d26:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream1->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8000d28:	bf00      	nop
 8000d2a:	4b22      	ldr	r3, [pc, #136]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f003 0301 	and.w	r3, r3, #1
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d1f9      	bne.n	8000d2a <ADC3_IN4_DMA_init+0x82>
	DMA2->LIFCR |= DMA_LIFCR_CTCIF1;	// Clear transfer complete interrupt fl.
 8000d36:	4b20      	ldr	r3, [pc, #128]	; (8000db8 <ADC3_IN4_DMA_init+0x110>)
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	4a1f      	ldr	r2, [pc, #124]	; (8000db8 <ADC3_IN4_DMA_init+0x110>)
 8000d3c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d40:	6093      	str	r3, [r2, #8]
	DMA2_Stream1->CR |= (2UL << DMA_SxCR_CHSEL_Pos);	// Select channel 2
 8000d42:	4b1c      	ldr	r3, [pc, #112]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a1b      	ldr	r2, [pc, #108]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d48:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000d4c:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_PL_1;		// Priority high
 8000d4e:	4b19      	ldr	r3, [pc, #100]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a18      	ldr	r2, [pc, #96]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d58:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 8000d5a:	4b16      	ldr	r3, [pc, #88]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4a15      	ldr	r2, [pc, #84]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d64:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 8000d66:	4b13      	ldr	r3, [pc, #76]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a12      	ldr	r2, [pc, #72]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d6c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d70:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 8000d72:	4b10      	ldr	r3, [pc, #64]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a0f      	ldr	r2, [pc, #60]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d78:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d7c:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 8000d7e:	4b0d      	ldr	r3, [pc, #52]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4a0c      	ldr	r2, [pc, #48]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d84:	f043 0310 	orr.w	r3, r3, #16
 8000d88:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->NDTR = ADC_NUMS;		// Number of data items to transfer
 8000d8a:	4b0a      	ldr	r3, [pc, #40]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d8c:	223c      	movs	r2, #60	; 0x3c
 8000d8e:	605a      	str	r2, [r3, #4]
	DMA2_Stream1->PAR = (uint32_t)&ADC3->DR;	// Peripheral register address
 8000d90:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d92:	4a0a      	ldr	r2, [pc, #40]	; (8000dbc <ADC3_IN4_DMA_init+0x114>)
 8000d94:	609a      	str	r2, [r3, #8]
	DMA2_Stream1->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 8000d96:	4b07      	ldr	r3, [pc, #28]	; (8000db4 <ADC3_IN4_DMA_init+0x10c>)
 8000d98:	4a09      	ldr	r2, [pc, #36]	; (8000dc0 <ADC3_IN4_DMA_init+0x118>)
 8000d9a:	60da      	str	r2, [r3, #12]
}
 8000d9c:	bf00      	nop
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	20000000 	.word	0x20000000
 8000dac:	40023800 	.word	0x40023800
 8000db0:	40012200 	.word	0x40012200
 8000db4:	40026428 	.word	0x40026428
 8000db8:	40026400 	.word	0x40026400
 8000dbc:	4001224c 	.word	0x4001224c
 8000dc0:	2000021c 	.word	0x2000021c

08000dc4 <ADC3_IN4_DMA_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC3_IN4_DMA_start(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
	DMA2_Stream1->CR |= DMA_SxCR_EN;	// Enable DMA
 8000dc8:	4b0d      	ldr	r3, [pc, #52]	; (8000e00 <ADC3_IN4_DMA_start+0x3c>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a0c      	ldr	r2, [pc, #48]	; (8000e00 <ADC3_IN4_DMA_start+0x3c>)
 8000dce:	f043 0301 	orr.w	r3, r3, #1
 8000dd2:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream1_IRQn);	// Clear pending DMA interrupt
 8000dd4:	2039      	movs	r0, #57	; 0x39
 8000dd6:	f7ff fda3 	bl	8000920 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream1_IRQn);	// Enable DMA interrupt in the NVIC
 8000dda:	2039      	movs	r0, #57	; 0x39
 8000ddc:	f7ff fd5e 	bl	800089c <__NVIC_EnableIRQ>
	ADC3->CR2 |= ADC_CR2_ADON;			// Enable ADC3
 8000de0:	4b08      	ldr	r3, [pc, #32]	; (8000e04 <ADC3_IN4_DMA_start+0x40>)
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	4a07      	ldr	r2, [pc, #28]	; (8000e04 <ADC3_IN4_DMA_start+0x40>)
 8000de6:	f043 0301 	orr.w	r3, r3, #1
 8000dea:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 8000dec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000df6:	f043 0301 	orr.w	r3, r3, #1
 8000dfa:	6013      	str	r3, [r2, #0]
}
 8000dfc:	bf00      	nop
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40026428 	.word	0x40026428
 8000e04:	40012200 	.word	0x40012200

08000e08 <ADC1_IN13_ADC2_IN5_dual_init>:
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The input used with ADC1 is ADC123_IN13 = GPIO PC3
 * @n The input used with ADC2 is ADC12_IN5 = GPIO PA5
 *****************************************************************************/
void ADC1_IN13_ADC2_IN5_dual_init(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b085      	sub	sp, #20
 8000e0c:	af00      	add	r7, sp, #0
	MEAS_input_count = 2;				// 2 inputs are converted
 8000e0e:	4b4a      	ldr	r3, [pc, #296]	; (8000f38 <ADC1_IN13_ADC2_IN5_dual_init+0x130>)
 8000e10:	2202      	movs	r2, #2
 8000e12:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC1_CLK_ENABLE();		// Enable Clock for ADC1
 8000e14:	2300      	movs	r3, #0
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	4b48      	ldr	r3, [pc, #288]	; (8000f3c <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e1c:	4a47      	ldr	r2, [pc, #284]	; (8000f3c <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e22:	6453      	str	r3, [r2, #68]	; 0x44
 8000e24:	4b45      	ldr	r3, [pc, #276]	; (8000f3c <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e2c:	60fb      	str	r3, [r7, #12]
 8000e2e:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_ADC2_CLK_ENABLE();		// Enable Clock for ADC2
 8000e30:	2300      	movs	r3, #0
 8000e32:	60bb      	str	r3, [r7, #8]
 8000e34:	4b41      	ldr	r3, [pc, #260]	; (8000f3c <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e38:	4a40      	ldr	r2, [pc, #256]	; (8000f3c <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e3e:	6453      	str	r3, [r2, #68]	; 0x44
 8000e40:	4b3e      	ldr	r3, [pc, #248]	; (8000f3c <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e48:	60bb      	str	r3, [r7, #8]
 8000e4a:	68bb      	ldr	r3, [r7, #8]
	ADC->CCR |= ADC_CCR_DMA_1;			// Enable DMA mode 2 = dual DMA
 8000e4c:	4b3c      	ldr	r3, [pc, #240]	; (8000f40 <ADC1_IN13_ADC2_IN5_dual_init+0x138>)
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	4a3b      	ldr	r2, [pc, #236]	; (8000f40 <ADC1_IN13_ADC2_IN5_dual_init+0x138>)
 8000e52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e56:	6053      	str	r3, [r2, #4]
	ADC->CCR |= ADC_CCR_MULTI_1 | ADC_CCR_MULTI_2; // ADC1 and ADC2 simultan.
 8000e58:	4b39      	ldr	r3, [pc, #228]	; (8000f40 <ADC1_IN13_ADC2_IN5_dual_init+0x138>)
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	4a38      	ldr	r2, [pc, #224]	; (8000f40 <ADC1_IN13_ADC2_IN5_dual_init+0x138>)
 8000e5e:	f043 0306 	orr.w	r3, r3, #6
 8000e62:	6053      	str	r3, [r2, #4]
	ADC1->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 8000e64:	4b37      	ldr	r3, [pc, #220]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	4a36      	ldr	r2, [pc, #216]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000e6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e6e:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 8000e70:	4b34      	ldr	r3, [pc, #208]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000e72:	689b      	ldr	r3, [r3, #8]
 8000e74:	4a33      	ldr	r2, [pc, #204]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000e76:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8000e7a:	6093      	str	r3, [r2, #8]
	ADC1->SQR3 |= (13UL << ADC_SQR3_SQ1_Pos);	// Input 13 = first conversion
 8000e7c:	4b31      	ldr	r3, [pc, #196]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000e7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e80:	4a30      	ldr	r2, [pc, #192]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000e82:	f043 030d 	orr.w	r3, r3, #13
 8000e86:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= (5UL << ADC_SQR3_SQ1_Pos);	// Input 5 = first conversion
 8000e88:	4b2f      	ldr	r3, [pc, #188]	; (8000f48 <ADC1_IN13_ADC2_IN5_dual_init+0x140>)
 8000e8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e8c:	4a2e      	ldr	r2, [pc, #184]	; (8000f48 <ADC1_IN13_ADC2_IN5_dual_init+0x140>)
 8000e8e:	f043 0305 	orr.w	r3, r3, #5
 8000e92:	6353      	str	r3, [r2, #52]	; 0x34
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 8000e94:	2300      	movs	r3, #0
 8000e96:	607b      	str	r3, [r7, #4]
 8000e98:	4b28      	ldr	r3, [pc, #160]	; (8000f3c <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9c:	4a27      	ldr	r2, [pc, #156]	; (8000f3c <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e9e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000ea2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ea4:	4b25      	ldr	r3, [pc, #148]	; (8000f3c <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000eac:	607b      	str	r3, [r7, #4]
 8000eae:	687b      	ldr	r3, [r7, #4]
	DMA2_Stream4->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 4
 8000eb0:	4b26      	ldr	r3, [pc, #152]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a25      	ldr	r2, [pc, #148]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000eb6:	f023 0301 	bic.w	r3, r3, #1
 8000eba:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream4->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8000ebc:	bf00      	nop
 8000ebe:	4b23      	ldr	r3, [pc, #140]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f003 0301 	and.w	r3, r3, #1
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d1f9      	bne.n	8000ebe <ADC1_IN13_ADC2_IN5_dual_init+0xb6>
	DMA2->HIFCR |= DMA_HIFCR_CTCIF4;	// Clear transfer complete interrupt fl.
 8000eca:	4b21      	ldr	r3, [pc, #132]	; (8000f50 <ADC1_IN13_ADC2_IN5_dual_init+0x148>)
 8000ecc:	68db      	ldr	r3, [r3, #12]
 8000ece:	4a20      	ldr	r2, [pc, #128]	; (8000f50 <ADC1_IN13_ADC2_IN5_dual_init+0x148>)
 8000ed0:	f043 0320 	orr.w	r3, r3, #32
 8000ed4:	60d3      	str	r3, [r2, #12]
	DMA2_Stream4->CR |= (0UL << DMA_SxCR_CHSEL_Pos);	// Select channel 0
 8000ed6:	4b1d      	ldr	r3, [pc, #116]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000ed8:	4a1c      	ldr	r2, [pc, #112]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_PL_1;		// Priority high
 8000ede:	4b1b      	ldr	r3, [pc, #108]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a1a      	ldr	r2, [pc, #104]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000ee4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ee8:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 8000eea:	4b18      	ldr	r3, [pc, #96]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a17      	ldr	r2, [pc, #92]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000ef0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ef4:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 8000ef6:	4b15      	ldr	r3, [pc, #84]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a14      	ldr	r2, [pc, #80]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000efc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f00:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 8000f02:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a11      	ldr	r2, [pc, #68]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f08:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f0c:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 8000f0e:	4b0f      	ldr	r3, [pc, #60]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a0e      	ldr	r2, [pc, #56]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f14:	f043 0310 	orr.w	r3, r3, #16
 8000f18:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->NDTR = ADC_NUMS;		// Number of data items to transfer
 8000f1a:	4b0c      	ldr	r3, [pc, #48]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f1c:	223c      	movs	r2, #60	; 0x3c
 8000f1e:	605a      	str	r2, [r3, #4]
	DMA2_Stream4->PAR = (uint32_t)&ADC->CDR;	// Peripheral register address
 8000f20:	4b0a      	ldr	r3, [pc, #40]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f22:	4a0c      	ldr	r2, [pc, #48]	; (8000f54 <ADC1_IN13_ADC2_IN5_dual_init+0x14c>)
 8000f24:	609a      	str	r2, [r3, #8]
	DMA2_Stream4->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 8000f26:	4b09      	ldr	r3, [pc, #36]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f28:	4a0b      	ldr	r2, [pc, #44]	; (8000f58 <ADC1_IN13_ADC2_IN5_dual_init+0x150>)
 8000f2a:	60da      	str	r2, [r3, #12]
}
 8000f2c:	bf00      	nop
 8000f2e:	3714      	adds	r7, #20
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr
 8000f38:	20000000 	.word	0x20000000
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40012300 	.word	0x40012300
 8000f44:	40012000 	.word	0x40012000
 8000f48:	40012100 	.word	0x40012100
 8000f4c:	40026470 	.word	0x40026470
 8000f50:	40026400 	.word	0x40026400
 8000f54:	40012308 	.word	0x40012308
 8000f58:	2000021c 	.word	0x2000021c

08000f5c <ADC1_IN13_ADC2_IN5_dual_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC1_IN13_ADC2_IN5_dual_start(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	DMA2_Stream4->CR |= DMA_SxCR_EN;	// Enable DMA
 8000f60:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <ADC1_IN13_ADC2_IN5_dual_start+0x48>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a0f      	ldr	r2, [pc, #60]	; (8000fa4 <ADC1_IN13_ADC2_IN5_dual_start+0x48>)
 8000f66:	f043 0301 	orr.w	r3, r3, #1
 8000f6a:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream4_IRQn);	// Clear pending DMA interrupt
 8000f6c:	203c      	movs	r0, #60	; 0x3c
 8000f6e:	f7ff fcd7 	bl	8000920 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream4_IRQn);	// Enable DMA interrupt in the NVIC
 8000f72:	203c      	movs	r0, #60	; 0x3c
 8000f74:	f7ff fc92 	bl	800089c <__NVIC_EnableIRQ>
	ADC1->CR2 |= ADC_CR2_ADON;			// Enable ADC1
 8000f78:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <ADC1_IN13_ADC2_IN5_dual_start+0x4c>)
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	4a0a      	ldr	r2, [pc, #40]	; (8000fa8 <ADC1_IN13_ADC2_IN5_dual_start+0x4c>)
 8000f7e:	f043 0301 	orr.w	r3, r3, #1
 8000f82:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= ADC_CR2_ADON;			// Enable ADC2
 8000f84:	4b09      	ldr	r3, [pc, #36]	; (8000fac <ADC1_IN13_ADC2_IN5_dual_start+0x50>)
 8000f86:	689b      	ldr	r3, [r3, #8]
 8000f88:	4a08      	ldr	r2, [pc, #32]	; (8000fac <ADC1_IN13_ADC2_IN5_dual_start+0x50>)
 8000f8a:	f043 0301 	orr.w	r3, r3, #1
 8000f8e:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 8000f90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f9a:	f043 0301 	orr.w	r3, r3, #1
 8000f9e:	6013      	str	r3, [r2, #0]
}
 8000fa0:	bf00      	nop
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	40026470 	.word	0x40026470
 8000fa8:	40012000 	.word	0x40012000
 8000fac:	40012100 	.word	0x40012100

08000fb0 <ADC2_IN13_IN5_scan_init>:
 * @n As each conversion triggers the DMA, the number of transfers is doubled.
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The inputs used are ADC123_IN13 = GPIO PC3 and ADC12_IN5 = GPIO PA5
 *****************************************************************************/
void ADC2_IN13_IN5_scan_init(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
	MEAS_input_count = 2;				// 2 inputs are converted
 8000fb6:	4b47      	ldr	r3, [pc, #284]	; (80010d4 <ADC2_IN13_IN5_scan_init+0x124>)
 8000fb8:	2202      	movs	r2, #2
 8000fba:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC2_CLK_ENABLE();		// Enable Clock for ADC2
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	4b45      	ldr	r3, [pc, #276]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x128>)
 8000fc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fc4:	4a44      	ldr	r2, [pc, #272]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x128>)
 8000fc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fca:	6453      	str	r3, [r2, #68]	; 0x44
 8000fcc:	4b42      	ldr	r3, [pc, #264]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x128>)
 8000fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fd4:	607b      	str	r3, [r7, #4]
 8000fd6:	687b      	ldr	r3, [r7, #4]
	ADC2->SQR1 |= (1UL << ADC_SQR1_L_Pos);			// Convert 2 inputs
 8000fd8:	4b40      	ldr	r3, [pc, #256]	; (80010dc <ADC2_IN13_IN5_scan_init+0x12c>)
 8000fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fdc:	4a3f      	ldr	r2, [pc, #252]	; (80010dc <ADC2_IN13_IN5_scan_init+0x12c>)
 8000fde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000fe2:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC2->SQR3 |= (13UL << ADC_SQR3_SQ1_Pos);	// Input 13 = first conversion
 8000fe4:	4b3d      	ldr	r3, [pc, #244]	; (80010dc <ADC2_IN13_IN5_scan_init+0x12c>)
 8000fe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fe8:	4a3c      	ldr	r2, [pc, #240]	; (80010dc <ADC2_IN13_IN5_scan_init+0x12c>)
 8000fea:	f043 030d 	orr.w	r3, r3, #13
 8000fee:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= (5UL << ADC_SQR3_SQ2_Pos);	// Input 5 = second conversion
 8000ff0:	4b3a      	ldr	r3, [pc, #232]	; (80010dc <ADC2_IN13_IN5_scan_init+0x12c>)
 8000ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ff4:	4a39      	ldr	r2, [pc, #228]	; (80010dc <ADC2_IN13_IN5_scan_init+0x12c>)
 8000ff6:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000ffa:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->CR1 |= ADC_CR1_SCAN;			// Enable scan mode
 8000ffc:	4b37      	ldr	r3, [pc, #220]	; (80010dc <ADC2_IN13_IN5_scan_init+0x12c>)
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	4a36      	ldr	r2, [pc, #216]	; (80010dc <ADC2_IN13_IN5_scan_init+0x12c>)
 8001002:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001006:	6053      	str	r3, [r2, #4]
	ADC2->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 8001008:	4b34      	ldr	r3, [pc, #208]	; (80010dc <ADC2_IN13_IN5_scan_init+0x12c>)
 800100a:	689b      	ldr	r3, [r3, #8]
 800100c:	4a33      	ldr	r2, [pc, #204]	; (80010dc <ADC2_IN13_IN5_scan_init+0x12c>)
 800100e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001012:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 8001014:	4b31      	ldr	r3, [pc, #196]	; (80010dc <ADC2_IN13_IN5_scan_init+0x12c>)
 8001016:	689b      	ldr	r3, [r3, #8]
 8001018:	4a30      	ldr	r2, [pc, #192]	; (80010dc <ADC2_IN13_IN5_scan_init+0x12c>)
 800101a:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 800101e:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= ADC_CR2_DMA;			// Enable DMA mode
 8001020:	4b2e      	ldr	r3, [pc, #184]	; (80010dc <ADC2_IN13_IN5_scan_init+0x12c>)
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	4a2d      	ldr	r2, [pc, #180]	; (80010dc <ADC2_IN13_IN5_scan_init+0x12c>)
 8001026:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800102a:	6093      	str	r3, [r2, #8]
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 800102c:	2300      	movs	r3, #0
 800102e:	603b      	str	r3, [r7, #0]
 8001030:	4b29      	ldr	r3, [pc, #164]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x128>)
 8001032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001034:	4a28      	ldr	r2, [pc, #160]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x128>)
 8001036:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800103a:	6313      	str	r3, [r2, #48]	; 0x30
 800103c:	4b26      	ldr	r3, [pc, #152]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x128>)
 800103e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001040:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001044:	603b      	str	r3, [r7, #0]
 8001046:	683b      	ldr	r3, [r7, #0]
	DMA2_Stream3->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 3
 8001048:	4b25      	ldr	r3, [pc, #148]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a24      	ldr	r2, [pc, #144]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 800104e:	f023 0301 	bic.w	r3, r3, #1
 8001052:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream3->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8001054:	bf00      	nop
 8001056:	4b22      	ldr	r3, [pc, #136]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	2b00      	cmp	r3, #0
 8001060:	d1f9      	bne.n	8001056 <ADC2_IN13_IN5_scan_init+0xa6>
	DMA2->LIFCR |= DMA_LIFCR_CTCIF3;	// Clear transfer complete interrupt fl.
 8001062:	4b20      	ldr	r3, [pc, #128]	; (80010e4 <ADC2_IN13_IN5_scan_init+0x134>)
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	4a1f      	ldr	r2, [pc, #124]	; (80010e4 <ADC2_IN13_IN5_scan_init+0x134>)
 8001068:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800106c:	6093      	str	r3, [r2, #8]
	DMA2_Stream3->CR |= (1UL << DMA_SxCR_CHSEL_Pos);	// Select channel 1
 800106e:	4b1c      	ldr	r3, [pc, #112]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4a1b      	ldr	r2, [pc, #108]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 8001074:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001078:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_SxCR_PL_1;		// Priority high
 800107a:	4b19      	ldr	r3, [pc, #100]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a18      	ldr	r2, [pc, #96]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 8001080:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001084:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 8001086:	4b16      	ldr	r3, [pc, #88]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a15      	ldr	r2, [pc, #84]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 800108c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001090:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 8001092:	4b13      	ldr	r3, [pc, #76]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a12      	ldr	r2, [pc, #72]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 8001098:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800109c:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 800109e:	4b10      	ldr	r3, [pc, #64]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a0f      	ldr	r2, [pc, #60]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 80010a4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010a8:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 80010aa:	4b0d      	ldr	r3, [pc, #52]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a0c      	ldr	r2, [pc, #48]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 80010b0:	f043 0310 	orr.w	r3, r3, #16
 80010b4:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->NDTR = 2*ADC_NUMS;	// Number of data items to transfer
 80010b6:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 80010b8:	2278      	movs	r2, #120	; 0x78
 80010ba:	605a      	str	r2, [r3, #4]
	DMA2_Stream3->PAR = (uint32_t)&ADC2->DR;	// Peripheral register address
 80010bc:	4b08      	ldr	r3, [pc, #32]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 80010be:	4a0a      	ldr	r2, [pc, #40]	; (80010e8 <ADC2_IN13_IN5_scan_init+0x138>)
 80010c0:	609a      	str	r2, [r3, #8]
	DMA2_Stream3->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 80010c2:	4b07      	ldr	r3, [pc, #28]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x130>)
 80010c4:	4a09      	ldr	r2, [pc, #36]	; (80010ec <ADC2_IN13_IN5_scan_init+0x13c>)
 80010c6:	60da      	str	r2, [r3, #12]
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	20000000 	.word	0x20000000
 80010d8:	40023800 	.word	0x40023800
 80010dc:	40012100 	.word	0x40012100
 80010e0:	40026458 	.word	0x40026458
 80010e4:	40026400 	.word	0x40026400
 80010e8:	4001214c 	.word	0x4001214c
 80010ec:	2000021c 	.word	0x2000021c

080010f0 <ADC2_IN13_IN5_scan_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC2_IN13_IN5_scan_start(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
	DMA2_Stream3->CR |= DMA_SxCR_EN;	// Enable DMA
 80010f4:	4b0d      	ldr	r3, [pc, #52]	; (800112c <ADC2_IN13_IN5_scan_start+0x3c>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a0c      	ldr	r2, [pc, #48]	; (800112c <ADC2_IN13_IN5_scan_start+0x3c>)
 80010fa:	f043 0301 	orr.w	r3, r3, #1
 80010fe:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream3_IRQn);	// Clear pending DMA interrupt
 8001100:	203b      	movs	r0, #59	; 0x3b
 8001102:	f7ff fc0d 	bl	8000920 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream3_IRQn);	// Enable DMA interrupt in the NVIC
 8001106:	203b      	movs	r0, #59	; 0x3b
 8001108:	f7ff fbc8 	bl	800089c <__NVIC_EnableIRQ>
	ADC2->CR2 |= ADC_CR2_ADON;			// Enable ADC2
 800110c:	4b08      	ldr	r3, [pc, #32]	; (8001130 <ADC2_IN13_IN5_scan_start+0x40>)
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	4a07      	ldr	r2, [pc, #28]	; (8001130 <ADC2_IN13_IN5_scan_start+0x40>)
 8001112:	f043 0301 	orr.w	r3, r3, #1
 8001116:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 8001118:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	6013      	str	r3, [r2, #0]
}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}
 800112c:	40026458 	.word	0x40026458
 8001130:	40012100 	.word	0x40012100

08001134 <ADC3_IN13_IN4_scan_init>:
 * @n As each conversion triggers the DMA, the number of transfers is doubled.
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The inputs used are ADC123_IN13 = GPIO PC3 and ADC3_IN4 = GPIO PF6
 *****************************************************************************/
void ADC3_IN13_IN4_scan_init(void)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
	MEAS_input_count = 2;				// 2 inputs are converted
 800113a:	4b47      	ldr	r3, [pc, #284]	; (8001258 <ADC3_IN13_IN4_scan_init+0x124>)
 800113c:	2202      	movs	r2, #2
 800113e:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC3_CLK_ENABLE();		// Enable Clock for ADC3
 8001140:	2300      	movs	r3, #0
 8001142:	607b      	str	r3, [r7, #4]
 8001144:	4b45      	ldr	r3, [pc, #276]	; (800125c <ADC3_IN13_IN4_scan_init+0x128>)
 8001146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001148:	4a44      	ldr	r2, [pc, #272]	; (800125c <ADC3_IN13_IN4_scan_init+0x128>)
 800114a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800114e:	6453      	str	r3, [r2, #68]	; 0x44
 8001150:	4b42      	ldr	r3, [pc, #264]	; (800125c <ADC3_IN13_IN4_scan_init+0x128>)
 8001152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001154:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001158:	607b      	str	r3, [r7, #4]
 800115a:	687b      	ldr	r3, [r7, #4]
	ADC3->SQR1 |= (1UL << ADC_SQR1_L_Pos);		// Convert 2 inputs
 800115c:	4b40      	ldr	r3, [pc, #256]	; (8001260 <ADC3_IN13_IN4_scan_init+0x12c>)
 800115e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001160:	4a3f      	ldr	r2, [pc, #252]	; (8001260 <ADC3_IN13_IN4_scan_init+0x12c>)
 8001162:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001166:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC3->SQR3 |= (13UL << ADC_SQR3_SQ1_Pos);	// Input 13 = first conversion
 8001168:	4b3d      	ldr	r3, [pc, #244]	; (8001260 <ADC3_IN13_IN4_scan_init+0x12c>)
 800116a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800116c:	4a3c      	ldr	r2, [pc, #240]	; (8001260 <ADC3_IN13_IN4_scan_init+0x12c>)
 800116e:	f043 030d 	orr.w	r3, r3, #13
 8001172:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->SQR3 |= (4UL << ADC_SQR3_SQ2_Pos);	// Input 4 = second conversion
 8001174:	4b3a      	ldr	r3, [pc, #232]	; (8001260 <ADC3_IN13_IN4_scan_init+0x12c>)
 8001176:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001178:	4a39      	ldr	r2, [pc, #228]	; (8001260 <ADC3_IN13_IN4_scan_init+0x12c>)
 800117a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800117e:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->CR1 |= ADC_CR1_SCAN;			// Enable scan mode
 8001180:	4b37      	ldr	r3, [pc, #220]	; (8001260 <ADC3_IN13_IN4_scan_init+0x12c>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	4a36      	ldr	r2, [pc, #216]	; (8001260 <ADC3_IN13_IN4_scan_init+0x12c>)
 8001186:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800118a:	6053      	str	r3, [r2, #4]
	ADC3->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 800118c:	4b34      	ldr	r3, [pc, #208]	; (8001260 <ADC3_IN13_IN4_scan_init+0x12c>)
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	4a33      	ldr	r2, [pc, #204]	; (8001260 <ADC3_IN13_IN4_scan_init+0x12c>)
 8001192:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001196:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 8001198:	4b31      	ldr	r3, [pc, #196]	; (8001260 <ADC3_IN13_IN4_scan_init+0x12c>)
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	4a30      	ldr	r2, [pc, #192]	; (8001260 <ADC3_IN13_IN4_scan_init+0x12c>)
 800119e:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 80011a2:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= ADC_CR2_DMA;			// Enable DMA mode
 80011a4:	4b2e      	ldr	r3, [pc, #184]	; (8001260 <ADC3_IN13_IN4_scan_init+0x12c>)
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	4a2d      	ldr	r2, [pc, #180]	; (8001260 <ADC3_IN13_IN4_scan_init+0x12c>)
 80011aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011ae:	6093      	str	r3, [r2, #8]
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 80011b0:	2300      	movs	r3, #0
 80011b2:	603b      	str	r3, [r7, #0]
 80011b4:	4b29      	ldr	r3, [pc, #164]	; (800125c <ADC3_IN13_IN4_scan_init+0x128>)
 80011b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b8:	4a28      	ldr	r2, [pc, #160]	; (800125c <ADC3_IN13_IN4_scan_init+0x128>)
 80011ba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011be:	6313      	str	r3, [r2, #48]	; 0x30
 80011c0:	4b26      	ldr	r3, [pc, #152]	; (800125c <ADC3_IN13_IN4_scan_init+0x128>)
 80011c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011c8:	603b      	str	r3, [r7, #0]
 80011ca:	683b      	ldr	r3, [r7, #0]
	DMA2_Stream1->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 1
 80011cc:	4b25      	ldr	r3, [pc, #148]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a24      	ldr	r2, [pc, #144]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 80011d2:	f023 0301 	bic.w	r3, r3, #1
 80011d6:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream1->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 80011d8:	bf00      	nop
 80011da:	4b22      	ldr	r3, [pc, #136]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d1f9      	bne.n	80011da <ADC3_IN13_IN4_scan_init+0xa6>
	DMA2->LIFCR |= DMA_LIFCR_CTCIF1;	// Clear transfer complete interrupt fl.
 80011e6:	4b20      	ldr	r3, [pc, #128]	; (8001268 <ADC3_IN13_IN4_scan_init+0x134>)
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	4a1f      	ldr	r2, [pc, #124]	; (8001268 <ADC3_IN13_IN4_scan_init+0x134>)
 80011ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80011f0:	6093      	str	r3, [r2, #8]
	DMA2_Stream1->CR |= (2UL << DMA_SxCR_CHSEL_Pos);	// Select channel 2
 80011f2:	4b1c      	ldr	r3, [pc, #112]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a1b      	ldr	r2, [pc, #108]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 80011f8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80011fc:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_PL_1;		// Priority high
 80011fe:	4b19      	ldr	r3, [pc, #100]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a18      	ldr	r2, [pc, #96]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 8001204:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001208:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 800120a:	4b16      	ldr	r3, [pc, #88]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4a15      	ldr	r2, [pc, #84]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 8001210:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001214:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 8001216:	4b13      	ldr	r3, [pc, #76]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a12      	ldr	r2, [pc, #72]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 800121c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001220:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 8001222:	4b10      	ldr	r3, [pc, #64]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a0f      	ldr	r2, [pc, #60]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 8001228:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800122c:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 800122e:	4b0d      	ldr	r3, [pc, #52]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a0c      	ldr	r2, [pc, #48]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 8001234:	f043 0310 	orr.w	r3, r3, #16
 8001238:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->NDTR = 2*ADC_NUMS;	// Number of data items to transfer
 800123a:	4b0a      	ldr	r3, [pc, #40]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 800123c:	2278      	movs	r2, #120	; 0x78
 800123e:	605a      	str	r2, [r3, #4]
	DMA2_Stream1->PAR = (uint32_t)&ADC3->DR;	// Peripheral register address
 8001240:	4b08      	ldr	r3, [pc, #32]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 8001242:	4a0a      	ldr	r2, [pc, #40]	; (800126c <ADC3_IN13_IN4_scan_init+0x138>)
 8001244:	609a      	str	r2, [r3, #8]
	DMA2_Stream1->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 8001246:	4b07      	ldr	r3, [pc, #28]	; (8001264 <ADC3_IN13_IN4_scan_init+0x130>)
 8001248:	4a09      	ldr	r2, [pc, #36]	; (8001270 <ADC3_IN13_IN4_scan_init+0x13c>)
 800124a:	60da      	str	r2, [r3, #12]

}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	20000000 	.word	0x20000000
 800125c:	40023800 	.word	0x40023800
 8001260:	40012200 	.word	0x40012200
 8001264:	40026428 	.word	0x40026428
 8001268:	40026400 	.word	0x40026400
 800126c:	4001224c 	.word	0x4001224c
 8001270:	2000021c 	.word	0x2000021c

08001274 <ADC3_IN13_IN4_scan_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC3_IN13_IN4_scan_start(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
	DMA2_Stream1->CR |= DMA_SxCR_EN;	// Enable DMA
 8001278:	4b0d      	ldr	r3, [pc, #52]	; (80012b0 <ADC3_IN13_IN4_scan_start+0x3c>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a0c      	ldr	r2, [pc, #48]	; (80012b0 <ADC3_IN13_IN4_scan_start+0x3c>)
 800127e:	f043 0301 	orr.w	r3, r3, #1
 8001282:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream1_IRQn);	// Clear pending DMA interrupt
 8001284:	2039      	movs	r0, #57	; 0x39
 8001286:	f7ff fb4b 	bl	8000920 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream1_IRQn);	// Enable DMA interrupt in the NVIC
 800128a:	2039      	movs	r0, #57	; 0x39
 800128c:	f7ff fb06 	bl	800089c <__NVIC_EnableIRQ>
	ADC3->CR2 |= ADC_CR2_ADON;			// Enable ADC3
 8001290:	4b08      	ldr	r3, [pc, #32]	; (80012b4 <ADC3_IN13_IN4_scan_start+0x40>)
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	4a07      	ldr	r2, [pc, #28]	; (80012b4 <ADC3_IN13_IN4_scan_start+0x40>)
 8001296:	f043 0301 	orr.w	r3, r3, #1
 800129a:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 800129c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012a6:	f043 0301 	orr.w	r3, r3, #1
 80012aa:	6013      	str	r3, [r2, #0]
}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40026428 	.word	0x40026428
 80012b4:	40012200 	.word	0x40012200

080012b8 <TIM2_IRQHandler>:
 *
 * @note This interrupt handler was only used for debugging purposes
 * and to increment the DAC value.
 *****************************************************************************/
void TIM2_IRQHandler(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;			// Clear pending interrupt flag
 80012bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012c0:	691b      	ldr	r3, [r3, #16]
 80012c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012c6:	f023 0301 	bic.w	r3, r3, #1
 80012ca:	6113      	str	r3, [r2, #16]
	if (DAC_active) {
 80012cc:	4b03      	ldr	r3, [pc, #12]	; (80012dc <TIM2_IRQHandler+0x24>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <TIM2_IRQHandler+0x20>
		DAC_increment();
 80012d4:	f7ff fbc8 	bl	8000a68 <DAC_increment>
	}
}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	20000215 	.word	0x20000215

080012e0 <ADC_IRQHandler>:
 *
 * Reads one sample from the ADC3 DataRegister and transfers it to a buffer.
 * @n Stops when ADC_NUMS samples have been read.
 *****************************************************************************/
void ADC_IRQHandler(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
	if (ADC3->SR & ADC_SR_EOC) {		// Check if ADC3 end of conversion
 80012e4:	4b14      	ldr	r3, [pc, #80]	; (8001338 <ADC_IRQHandler+0x58>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f003 0302 	and.w	r3, r3, #2
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d020      	beq.n	8001332 <ADC_IRQHandler+0x52>
		ADC_samples[ADC_sample_count++] = ADC3->DR;	// Read input channel 1 only
 80012f0:	4911      	ldr	r1, [pc, #68]	; (8001338 <ADC_IRQHandler+0x58>)
 80012f2:	4b12      	ldr	r3, [pc, #72]	; (800133c <ADC_IRQHandler+0x5c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	1c5a      	adds	r2, r3, #1
 80012f8:	4810      	ldr	r0, [pc, #64]	; (800133c <ADC_IRQHandler+0x5c>)
 80012fa:	6002      	str	r2, [r0, #0]
 80012fc:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80012fe:	4910      	ldr	r1, [pc, #64]	; (8001340 <ADC_IRQHandler+0x60>)
 8001300:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if (ADC_sample_count >= ADC_NUMS) {		// Buffer full
 8001304:	4b0d      	ldr	r3, [pc, #52]	; (800133c <ADC_IRQHandler+0x5c>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b3b      	cmp	r3, #59	; 0x3b
 800130a:	d912      	bls.n	8001332 <ADC_IRQHandler+0x52>
			TIM2->CR1 &= ~TIM_CR1_CEN;	// Disable timer
 800130c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001316:	f023 0301 	bic.w	r3, r3, #1
 800131a:	6013      	str	r3, [r2, #0]
			ADC3->CR2 &= ~ADC_CR2_ADON;	// Disable ADC3
 800131c:	4b06      	ldr	r3, [pc, #24]	; (8001338 <ADC_IRQHandler+0x58>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	4a05      	ldr	r2, [pc, #20]	; (8001338 <ADC_IRQHandler+0x58>)
 8001322:	f023 0301 	bic.w	r3, r3, #1
 8001326:	6093      	str	r3, [r2, #8]
			ADC_reset();
 8001328:	f7ff fbba 	bl	8000aa0 <ADC_reset>
			MEAS_data_ready = true;
 800132c:	4b05      	ldr	r3, [pc, #20]	; (8001344 <ADC_IRQHandler+0x64>)
 800132e:	2201      	movs	r2, #1
 8001330:	701a      	strb	r2, [r3, #0]
		}

	}
}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40012200 	.word	0x40012200
 800133c:	20000218 	.word	0x20000218
 8001340:	2000021c 	.word	0x2000021c
 8001344:	20000214 	.word	0x20000214

08001348 <DMA2_Stream1_IRQHandler>:
 *
 * The samples from the ADC3 have been transfered to memory by the DMA2 Stream1
 * and are ready for processing.
 *****************************************************************************/
void DMA2_Stream1_IRQHandler(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
	if (DMA2->LISR & DMA_LISR_TCIF1) {	// Stream1 transfer compl. interrupt f.
 800134c:	4b1c      	ldr	r3, [pc, #112]	; (80013c0 <DMA2_Stream1_IRQHandler+0x78>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001354:	2b00      	cmp	r3, #0
 8001356:	d031      	beq.n	80013bc <DMA2_Stream1_IRQHandler+0x74>
		NVIC_DisableIRQ(DMA2_Stream1_IRQn);	// Disable DMA interrupt in the NVIC
 8001358:	2039      	movs	r0, #57	; 0x39
 800135a:	f7ff fabd 	bl	80008d8 <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream1_IRQn);// Clear pending DMA interrupt
 800135e:	2039      	movs	r0, #57	; 0x39
 8001360:	f7ff fade 	bl	8000920 <__NVIC_ClearPendingIRQ>
		DMA2_Stream1->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 8001364:	4b17      	ldr	r3, [pc, #92]	; (80013c4 <DMA2_Stream1_IRQHandler+0x7c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a16      	ldr	r2, [pc, #88]	; (80013c4 <DMA2_Stream1_IRQHandler+0x7c>)
 800136a:	f023 0301 	bic.w	r3, r3, #1
 800136e:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream1->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8001370:	bf00      	nop
 8001372:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <DMA2_Stream1_IRQHandler+0x7c>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	2b00      	cmp	r3, #0
 800137c:	d1f9      	bne.n	8001372 <DMA2_Stream1_IRQHandler+0x2a>
		DMA2->LIFCR |= DMA_LIFCR_CTCIF1;// Clear transfer complete interrupt fl.
 800137e:	4b10      	ldr	r3, [pc, #64]	; (80013c0 <DMA2_Stream1_IRQHandler+0x78>)
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	4a0f      	ldr	r2, [pc, #60]	; (80013c0 <DMA2_Stream1_IRQHandler+0x78>)
 8001384:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001388:	6093      	str	r3, [r2, #8]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 800138a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001394:	f023 0301 	bic.w	r3, r3, #1
 8001398:	6013      	str	r3, [r2, #0]
		ADC3->CR2 &= ~ADC_CR2_ADON;		// Disable ADC3
 800139a:	4b0b      	ldr	r3, [pc, #44]	; (80013c8 <DMA2_Stream1_IRQHandler+0x80>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	4a0a      	ldr	r2, [pc, #40]	; (80013c8 <DMA2_Stream1_IRQHandler+0x80>)
 80013a0:	f023 0301 	bic.w	r3, r3, #1
 80013a4:	6093      	str	r3, [r2, #8]
		ADC3->CR2 &= ~ADC_CR2_DMA;		// Disable DMA mode
 80013a6:	4b08      	ldr	r3, [pc, #32]	; (80013c8 <DMA2_Stream1_IRQHandler+0x80>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	4a07      	ldr	r2, [pc, #28]	; (80013c8 <DMA2_Stream1_IRQHandler+0x80>)
 80013ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013b0:	6093      	str	r3, [r2, #8]
		ADC_reset();
 80013b2:	f7ff fb75 	bl	8000aa0 <ADC_reset>
		MEAS_data_ready = true;
 80013b6:	4b05      	ldr	r3, [pc, #20]	; (80013cc <DMA2_Stream1_IRQHandler+0x84>)
 80013b8:	2201      	movs	r2, #1
 80013ba:	701a      	strb	r2, [r3, #0]
	}
}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40026400 	.word	0x40026400
 80013c4:	40026428 	.word	0x40026428
 80013c8:	40012200 	.word	0x40012200
 80013cc:	20000214 	.word	0x20000214

080013d0 <DMA2_Stream3_IRQHandler>:
 *
 * The samples from the ADC3 have been transfered to memory by the DMA2 Stream1
 * and are ready for processing.
 *****************************************************************************/
void DMA2_Stream3_IRQHandler(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
	if (DMA2->LISR & DMA_LISR_TCIF3) {	// Stream3 transfer compl. interrupt f.
 80013d4:	4b1c      	ldr	r3, [pc, #112]	; (8001448 <DMA2_Stream3_IRQHandler+0x78>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d031      	beq.n	8001444 <DMA2_Stream3_IRQHandler+0x74>
		NVIC_DisableIRQ(DMA2_Stream3_IRQn);	// Disable DMA interrupt in the NVIC
 80013e0:	203b      	movs	r0, #59	; 0x3b
 80013e2:	f7ff fa79 	bl	80008d8 <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream3_IRQn);// Clear pending DMA interrupt
 80013e6:	203b      	movs	r0, #59	; 0x3b
 80013e8:	f7ff fa9a 	bl	8000920 <__NVIC_ClearPendingIRQ>
		DMA2_Stream3->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 80013ec:	4b17      	ldr	r3, [pc, #92]	; (800144c <DMA2_Stream3_IRQHandler+0x7c>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a16      	ldr	r2, [pc, #88]	; (800144c <DMA2_Stream3_IRQHandler+0x7c>)
 80013f2:	f023 0301 	bic.w	r3, r3, #1
 80013f6:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream3->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 80013f8:	bf00      	nop
 80013fa:	4b14      	ldr	r3, [pc, #80]	; (800144c <DMA2_Stream3_IRQHandler+0x7c>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	2b00      	cmp	r3, #0
 8001404:	d1f9      	bne.n	80013fa <DMA2_Stream3_IRQHandler+0x2a>
		DMA2->LIFCR |= DMA_LIFCR_CTCIF3;// Clear transfer complete interrupt fl.
 8001406:	4b10      	ldr	r3, [pc, #64]	; (8001448 <DMA2_Stream3_IRQHandler+0x78>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	4a0f      	ldr	r2, [pc, #60]	; (8001448 <DMA2_Stream3_IRQHandler+0x78>)
 800140c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001410:	6093      	str	r3, [r2, #8]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 8001412:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800141c:	f023 0301 	bic.w	r3, r3, #1
 8001420:	6013      	str	r3, [r2, #0]
		ADC2->CR2 &= ~ADC_CR2_ADON;		// Disable ADC2
 8001422:	4b0b      	ldr	r3, [pc, #44]	; (8001450 <DMA2_Stream3_IRQHandler+0x80>)
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	4a0a      	ldr	r2, [pc, #40]	; (8001450 <DMA2_Stream3_IRQHandler+0x80>)
 8001428:	f023 0301 	bic.w	r3, r3, #1
 800142c:	6093      	str	r3, [r2, #8]
		ADC2->CR2 &= ~ADC_CR2_DMA;		// Disable DMA mode
 800142e:	4b08      	ldr	r3, [pc, #32]	; (8001450 <DMA2_Stream3_IRQHandler+0x80>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	4a07      	ldr	r2, [pc, #28]	; (8001450 <DMA2_Stream3_IRQHandler+0x80>)
 8001434:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001438:	6093      	str	r3, [r2, #8]
		ADC_reset();
 800143a:	f7ff fb31 	bl	8000aa0 <ADC_reset>
		MEAS_data_ready = true;
 800143e:	4b05      	ldr	r3, [pc, #20]	; (8001454 <DMA2_Stream3_IRQHandler+0x84>)
 8001440:	2201      	movs	r2, #1
 8001442:	701a      	strb	r2, [r3, #0]
	}
}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40026400 	.word	0x40026400
 800144c:	40026458 	.word	0x40026458
 8001450:	40012100 	.word	0x40012100
 8001454:	20000214 	.word	0x20000214

08001458 <DMA2_Stream4_IRQHandler>:
 * @note In dual ADC mode two values are combined (packed) in a single uint32_t
 * ADC_CDR[31:0] = ADC2_DR[15:0] | ADC1_DR[15:0]
 * and are therefore extracted before further processing.
 *****************************************************************************/
void DMA2_Stream4_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
	if (DMA2->HISR & DMA_HISR_TCIF4) {	// Stream4 transfer compl. interrupt f.
 800145e:	4b30      	ldr	r3, [pc, #192]	; (8001520 <DMA2_Stream4_IRQHandler+0xc8>)
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	f003 0320 	and.w	r3, r3, #32
 8001466:	2b00      	cmp	r3, #0
 8001468:	d055      	beq.n	8001516 <DMA2_Stream4_IRQHandler+0xbe>
		NVIC_DisableIRQ(DMA2_Stream4_IRQn);	// Disable DMA interrupt in the NVIC
 800146a:	203c      	movs	r0, #60	; 0x3c
 800146c:	f7ff fa34 	bl	80008d8 <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream4_IRQn);// Clear pending DMA interrupt
 8001470:	203c      	movs	r0, #60	; 0x3c
 8001472:	f7ff fa55 	bl	8000920 <__NVIC_ClearPendingIRQ>
		DMA2_Stream4->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 8001476:	4b2b      	ldr	r3, [pc, #172]	; (8001524 <DMA2_Stream4_IRQHandler+0xcc>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a2a      	ldr	r2, [pc, #168]	; (8001524 <DMA2_Stream4_IRQHandler+0xcc>)
 800147c:	f023 0301 	bic.w	r3, r3, #1
 8001480:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream4->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8001482:	bf00      	nop
 8001484:	4b27      	ldr	r3, [pc, #156]	; (8001524 <DMA2_Stream4_IRQHandler+0xcc>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f003 0301 	and.w	r3, r3, #1
 800148c:	2b00      	cmp	r3, #0
 800148e:	d1f9      	bne.n	8001484 <DMA2_Stream4_IRQHandler+0x2c>
		DMA2->HIFCR |= DMA_HIFCR_CTCIF4;// Clear transfer complete interrupt fl.
 8001490:	4b23      	ldr	r3, [pc, #140]	; (8001520 <DMA2_Stream4_IRQHandler+0xc8>)
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	4a22      	ldr	r2, [pc, #136]	; (8001520 <DMA2_Stream4_IRQHandler+0xc8>)
 8001496:	f043 0320 	orr.w	r3, r3, #32
 800149a:	60d3      	str	r3, [r2, #12]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 800149c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014a6:	f023 0301 	bic.w	r3, r3, #1
 80014aa:	6013      	str	r3, [r2, #0]
		ADC1->CR2 &= ~ADC_CR2_ADON;		// Disable ADC1
 80014ac:	4b1e      	ldr	r3, [pc, #120]	; (8001528 <DMA2_Stream4_IRQHandler+0xd0>)
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	4a1d      	ldr	r2, [pc, #116]	; (8001528 <DMA2_Stream4_IRQHandler+0xd0>)
 80014b2:	f023 0301 	bic.w	r3, r3, #1
 80014b6:	6093      	str	r3, [r2, #8]
		ADC2->CR2 &= ~ADC_CR2_ADON;		// Disable ADC2
 80014b8:	4b1c      	ldr	r3, [pc, #112]	; (800152c <DMA2_Stream4_IRQHandler+0xd4>)
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	4a1b      	ldr	r2, [pc, #108]	; (800152c <DMA2_Stream4_IRQHandler+0xd4>)
 80014be:	f023 0301 	bic.w	r3, r3, #1
 80014c2:	6093      	str	r3, [r2, #8]
		ADC->CCR &= ~ADC_CCR_DMA_1;		// Disable DMA mode
 80014c4:	4b1a      	ldr	r3, [pc, #104]	; (8001530 <DMA2_Stream4_IRQHandler+0xd8>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	4a19      	ldr	r2, [pc, #100]	; (8001530 <DMA2_Stream4_IRQHandler+0xd8>)
 80014ca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80014ce:	6053      	str	r3, [r2, #4]
		/* Extract combined samples */
		for (int32_t i = ADC_NUMS-1; i >= 0; i--){
 80014d0:	233b      	movs	r3, #59	; 0x3b
 80014d2:	607b      	str	r3, [r7, #4]
 80014d4:	e017      	b.n	8001506 <DMA2_Stream4_IRQHandler+0xae>
			ADC_samples[2*i+1] = (ADC_samples[i] >> 16);
 80014d6:	4a17      	ldr	r2, [pc, #92]	; (8001534 <DMA2_Stream4_IRQHandler+0xdc>)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	005b      	lsls	r3, r3, #1
 80014e2:	3301      	adds	r3, #1
 80014e4:	0c12      	lsrs	r2, r2, #16
 80014e6:	4913      	ldr	r1, [pc, #76]	; (8001534 <DMA2_Stream4_IRQHandler+0xdc>)
 80014e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			ADC_samples[2*i]   = (ADC_samples[i] & 0xffff);
 80014ec:	4a11      	ldr	r2, [pc, #68]	; (8001534 <DMA2_Stream4_IRQHandler+0xdc>)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	005b      	lsls	r3, r3, #1
 80014f8:	b292      	uxth	r2, r2
 80014fa:	490e      	ldr	r1, [pc, #56]	; (8001534 <DMA2_Stream4_IRQHandler+0xdc>)
 80014fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (int32_t i = ADC_NUMS-1; i >= 0; i--){
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	3b01      	subs	r3, #1
 8001504:	607b      	str	r3, [r7, #4]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	dae4      	bge.n	80014d6 <DMA2_Stream4_IRQHandler+0x7e>
		}
		ADC_reset();
 800150c:	f7ff fac8 	bl	8000aa0 <ADC_reset>
		MEAS_data_ready = true;
 8001510:	4b09      	ldr	r3, [pc, #36]	; (8001538 <DMA2_Stream4_IRQHandler+0xe0>)
 8001512:	2201      	movs	r2, #1
 8001514:	701a      	strb	r2, [r3, #0]
	}
}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40026400 	.word	0x40026400
 8001524:	40026470 	.word	0x40026470
 8001528:	40012000 	.word	0x40012000
 800152c:	40012100 	.word	0x40012100
 8001530:	40012300 	.word	0x40012300
 8001534:	2000021c 	.word	0x2000021c
 8001538:	20000214 	.word	0x20000214

0800153c <MEAS_show_data>:
 * The code of this function was put into the same file for debugging purposes
 * and should be moved to a separate file in the final version
 * because displaying is not related to measuring.
 *****************************************************************************/
void MEAS_show_data(void)
{
 800153c:	b590      	push	{r4, r7, lr}
 800153e:	b08d      	sub	sp, #52	; 0x34
 8001540:	af00      	add	r7, sp, #0
	const uint32_t Y_OFFSET = 260;
 8001542:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001546:	61fb      	str	r3, [r7, #28]
	const uint32_t X_SIZE = 240;
 8001548:	23f0      	movs	r3, #240	; 0xf0
 800154a:	61bb      	str	r3, [r7, #24]
	const uint32_t f = (1 << ADC_DAC_RES) / Y_OFFSET + 1;	// Scaling factor
 800154c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	fbb2 f3f3 	udiv	r3, r2, r3
 8001556:	3301      	adds	r3, #1
 8001558:	617b      	str	r3, [r7, #20]
	uint32_t data;
	uint32_t data_last;
	/* Clear the display */
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800155a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800155e:	f001 fd03 	bl	8002f68 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(0, 0, X_SIZE, Y_OFFSET+1);
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	b29a      	uxth	r2, r3
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	b29b      	uxth	r3, r3
 800156a:	3301      	adds	r3, #1
 800156c:	b29b      	uxth	r3, r3
 800156e:	2100      	movs	r1, #0
 8001570:	2000      	movs	r0, #0
 8001572:	f001 ff39 	bl	80033e8 <BSP_LCD_FillRect>
	/* Write first 2 samples as numbers */
	BSP_LCD_SetFont(&Font24);
 8001576:	4861      	ldr	r0, [pc, #388]	; (80016fc <MEAS_show_data+0x1c0>)
 8001578:	f001 fd28 	bl	8002fcc <BSP_LCD_SetFont>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 800157c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001580:	f001 fd0a 	bl	8002f98 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001584:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001588:	f001 fcee 	bl	8002f68 <BSP_LCD_SetTextColor>
	char text[16];
	snprintf(text, 15, "1. sample %4d", (int)(ADC_samples[0]));
 800158c:	4b5c      	ldr	r3, [pc, #368]	; (8001700 <MEAS_show_data+0x1c4>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4638      	mov	r0, r7
 8001592:	4a5c      	ldr	r2, [pc, #368]	; (8001704 <MEAS_show_data+0x1c8>)
 8001594:	210f      	movs	r1, #15
 8001596:	f006 fe35 	bl	8008204 <sniprintf>
	BSP_LCD_DisplayStringAt(0, 50, (uint8_t *)text, LEFT_MODE);
 800159a:	463a      	mov	r2, r7
 800159c:	2303      	movs	r3, #3
 800159e:	2132      	movs	r1, #50	; 0x32
 80015a0:	2000      	movs	r0, #0
 80015a2:	f001 fd99 	bl	80030d8 <BSP_LCD_DisplayStringAt>
	snprintf(text, 15, "2. sample %4d", (int)(ADC_samples[1]));
 80015a6:	4b56      	ldr	r3, [pc, #344]	; (8001700 <MEAS_show_data+0x1c4>)
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	4638      	mov	r0, r7
 80015ac:	4a56      	ldr	r2, [pc, #344]	; (8001708 <MEAS_show_data+0x1cc>)
 80015ae:	210f      	movs	r1, #15
 80015b0:	f006 fe28 	bl	8008204 <sniprintf>
	BSP_LCD_DisplayStringAt(0, 80, (uint8_t *)text, LEFT_MODE);
 80015b4:	463a      	mov	r2, r7
 80015b6:	2303      	movs	r3, #3
 80015b8:	2150      	movs	r1, #80	; 0x50
 80015ba:	2000      	movs	r0, #0
 80015bc:	f001 fd8c 	bl	80030d8 <BSP_LCD_DisplayStringAt>
	/* Draw the  values of input channel 1 as a curve */
	BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 80015c0:	4852      	ldr	r0, [pc, #328]	; (800170c <MEAS_show_data+0x1d0>)
 80015c2:	f001 fcd1 	bl	8002f68 <BSP_LCD_SetTextColor>
	data = ADC_samples[MEAS_input_count*0] / f;
 80015c6:	4b4e      	ldr	r3, [pc, #312]	; (8001700 <MEAS_show_data+0x1c4>)
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80015d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (uint32_t i = 1; i < ADC_NUMS; i++){
 80015d2:	2301      	movs	r3, #1
 80015d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80015d6:	e02e      	b.n	8001636 <MEAS_show_data+0xfa>
		data_last = data;
 80015d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015da:	613b      	str	r3, [r7, #16]
		data = (ADC_samples[MEAS_input_count*i]) / f;
 80015dc:	4b4c      	ldr	r3, [pc, #304]	; (8001710 <MEAS_show_data+0x1d4>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015e2:	fb02 f303 	mul.w	r3, r2, r3
 80015e6:	4a46      	ldr	r2, [pc, #280]	; (8001700 <MEAS_show_data+0x1c4>)
 80015e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80015f2:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (data > Y_OFFSET) { data = Y_OFFSET; }// Limit value, prevent crash
 80015f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d901      	bls.n	8001600 <MEAS_show_data+0xc4>
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	62fb      	str	r3, [r7, #44]	; 0x2c
		BSP_LCD_DrawLine(4*(i-1), Y_OFFSET-data_last, 4*i, Y_OFFSET-data);
 8001600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001602:	3b01      	subs	r3, #1
 8001604:	b29b      	uxth	r3, r3
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	b298      	uxth	r0, r3
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	b29a      	uxth	r2, r3
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	b29b      	uxth	r3, r3
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	b299      	uxth	r1, r3
 8001616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001618:	b29b      	uxth	r3, r3
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	b29c      	uxth	r4, r3
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	b29a      	uxth	r2, r3
 8001622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001624:	b29b      	uxth	r3, r3
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	b29b      	uxth	r3, r3
 800162a:	4622      	mov	r2, r4
 800162c:	f001 fe12 	bl	8003254 <BSP_LCD_DrawLine>
	for (uint32_t i = 1; i < ADC_NUMS; i++){
 8001630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001632:	3301      	adds	r3, #1
 8001634:	62bb      	str	r3, [r7, #40]	; 0x28
 8001636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001638:	2b3b      	cmp	r3, #59	; 0x3b
 800163a:	d9cd      	bls.n	80015d8 <MEAS_show_data+0x9c>
	}
	/* Draw the  values of input channel 2 (if present) as a curve */
	if (MEAS_input_count == 2) {
 800163c:	4b34      	ldr	r3, [pc, #208]	; (8001710 <MEAS_show_data+0x1d4>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	2b02      	cmp	r3, #2
 8001642:	d13e      	bne.n	80016c2 <MEAS_show_data+0x186>
		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8001644:	4833      	ldr	r0, [pc, #204]	; (8001714 <MEAS_show_data+0x1d8>)
 8001646:	f001 fc8f 	bl	8002f68 <BSP_LCD_SetTextColor>
		data = ADC_samples[MEAS_input_count*0+1] / f;
 800164a:	4b2d      	ldr	r3, [pc, #180]	; (8001700 <MEAS_show_data+0x1c4>)
 800164c:	685a      	ldr	r2, [r3, #4]
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	fbb2 f3f3 	udiv	r3, r2, r3
 8001654:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (uint32_t i = 1; i < ADC_NUMS; i++){
 8001656:	2301      	movs	r3, #1
 8001658:	627b      	str	r3, [r7, #36]	; 0x24
 800165a:	e02f      	b.n	80016bc <MEAS_show_data+0x180>
			data_last = data;
 800165c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800165e:	613b      	str	r3, [r7, #16]
			data = (ADC_samples[MEAS_input_count*i+1]) / f;
 8001660:	4b2b      	ldr	r3, [pc, #172]	; (8001710 <MEAS_show_data+0x1d4>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001666:	fb02 f303 	mul.w	r3, r2, r3
 800166a:	3301      	adds	r3, #1
 800166c:	4a24      	ldr	r2, [pc, #144]	; (8001700 <MEAS_show_data+0x1c4>)
 800166e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	fbb2 f3f3 	udiv	r3, r2, r3
 8001678:	62fb      	str	r3, [r7, #44]	; 0x2c
			if (data > Y_OFFSET) { data = Y_OFFSET; }// Limit value, prevent crash
 800167a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	429a      	cmp	r2, r3
 8001680:	d901      	bls.n	8001686 <MEAS_show_data+0x14a>
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	62fb      	str	r3, [r7, #44]	; 0x2c
			BSP_LCD_DrawLine(4*(i-1), Y_OFFSET-data_last, 4*i, Y_OFFSET-data);
 8001686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001688:	3b01      	subs	r3, #1
 800168a:	b29b      	uxth	r3, r3
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	b298      	uxth	r0, r3
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	b29a      	uxth	r2, r3
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	b29b      	uxth	r3, r3
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	b299      	uxth	r1, r3
 800169c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169e:	b29b      	uxth	r3, r3
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	b29c      	uxth	r4, r3
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	4622      	mov	r2, r4
 80016b2:	f001 fdcf 	bl	8003254 <BSP_LCD_DrawLine>
		for (uint32_t i = 1; i < ADC_NUMS; i++){
 80016b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b8:	3301      	adds	r3, #1
 80016ba:	627b      	str	r3, [r7, #36]	; 0x24
 80016bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016be:	2b3b      	cmp	r3, #59	; 0x3b
 80016c0:	d9cc      	bls.n	800165c <MEAS_show_data+0x120>
		}
	}
	/* Clear buffer and flag */
	for (uint32_t i = 0; i < ADC_NUMS; i++){
 80016c2:	2300      	movs	r3, #0
 80016c4:	623b      	str	r3, [r7, #32]
 80016c6:	e00f      	b.n	80016e8 <MEAS_show_data+0x1ac>
		ADC_samples[2*i] = 0;
 80016c8:	6a3b      	ldr	r3, [r7, #32]
 80016ca:	005b      	lsls	r3, r3, #1
 80016cc:	4a0c      	ldr	r2, [pc, #48]	; (8001700 <MEAS_show_data+0x1c4>)
 80016ce:	2100      	movs	r1, #0
 80016d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		ADC_samples[2*i+1] = 0;
 80016d4:	6a3b      	ldr	r3, [r7, #32]
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	3301      	adds	r3, #1
 80016da:	4a09      	ldr	r2, [pc, #36]	; (8001700 <MEAS_show_data+0x1c4>)
 80016dc:	2100      	movs	r1, #0
 80016de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t i = 0; i < ADC_NUMS; i++){
 80016e2:	6a3b      	ldr	r3, [r7, #32]
 80016e4:	3301      	adds	r3, #1
 80016e6:	623b      	str	r3, [r7, #32]
 80016e8:	6a3b      	ldr	r3, [r7, #32]
 80016ea:	2b3b      	cmp	r3, #59	; 0x3b
 80016ec:	d9ec      	bls.n	80016c8 <MEAS_show_data+0x18c>
	}
	ADC_sample_count = 0;
 80016ee:	4b0a      	ldr	r3, [pc, #40]	; (8001718 <MEAS_show_data+0x1dc>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
}
 80016f4:	bf00      	nop
 80016f6:	3734      	adds	r7, #52	; 0x34
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd90      	pop	{r4, r7, pc}
 80016fc:	20000170 	.word	0x20000170
 8001700:	2000021c 	.word	0x2000021c
 8001704:	08008b3c 	.word	0x08008b3c
 8001708:	08008b4c 	.word	0x08008b4c
 800170c:	ff0000ff 	.word	0xff0000ff
 8001710:	20000000 	.word	0x20000000
 8001714:	ffff0000 	.word	0xffff0000
 8001718:	20000218 	.word	0x20000218

0800171c <MENU_draw>:
 * Each menu entry has two lines.
 * Text and background colors are applied.
 * @n These attributes are defined in the variable MENU_draw[].
 *****************************************************************************/
void MENU_draw(void)
{
 800171c:	b590      	push	{r4, r7, lr}
 800171e:	b087      	sub	sp, #28
 8001720:	af00      	add	r7, sp, #0
	BSP_LCD_SetFont(MENU_FONT);
 8001722:	4852      	ldr	r0, [pc, #328]	; (800186c <MENU_draw+0x150>)
 8001724:	f001 fc52 	bl	8002fcc <BSP_LCD_SetFont>
	uint32_t x, y, m, w, h;
	y = MENU_Y;
 8001728:	f001 fb9e 	bl	8002e68 <BSP_LCD_GetYSize>
 800172c:	4603      	mov	r3, r0
 800172e:	3b28      	subs	r3, #40	; 0x28
 8001730:	613b      	str	r3, [r7, #16]
	m = MENU_MARGIN;
 8001732:	2302      	movs	r3, #2
 8001734:	60fb      	str	r3, [r7, #12]
	w = BSP_LCD_GetXSize()/MENU_ENTRY_COUNT;
 8001736:	f001 fb8b 	bl	8002e50 <BSP_LCD_GetXSize>
 800173a:	4603      	mov	r3, r0
 800173c:	4a4c      	ldr	r2, [pc, #304]	; (8001870 <MENU_draw+0x154>)
 800173e:	fba2 2303 	umull	r2, r3, r2, r3
 8001742:	089b      	lsrs	r3, r3, #2
 8001744:	60bb      	str	r3, [r7, #8]
	h = MENU_HEIGHT;
 8001746:	2328      	movs	r3, #40	; 0x28
 8001748:	607b      	str	r3, [r7, #4]
	for (uint32_t i = 0; i < MENU_ENTRY_COUNT; i++) {
 800174a:	2300      	movs	r3, #0
 800174c:	617b      	str	r3, [r7, #20]
 800174e:	e084      	b.n	800185a <MENU_draw+0x13e>
		x = i*w;
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	68ba      	ldr	r2, [r7, #8]
 8001754:	fb02 f303 	mul.w	r3, r2, r3
 8001758:	603b      	str	r3, [r7, #0]
		BSP_LCD_SetTextColor(MENU_entry[i].back_color);
 800175a:	4946      	ldr	r1, [pc, #280]	; (8001874 <MENU_draw+0x158>)
 800175c:	697a      	ldr	r2, [r7, #20]
 800175e:	4613      	mov	r3, r2
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	4413      	add	r3, r2
 8001764:	00db      	lsls	r3, r3, #3
 8001766:	440b      	add	r3, r1
 8001768:	3324      	adds	r3, #36	; 0x24
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4618      	mov	r0, r3
 800176e:	f001 fbfb 	bl	8002f68 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x+m, y+m, w-2*m, h-2*m);
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	b29a      	uxth	r2, r3
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	b29b      	uxth	r3, r3
 800177a:	4413      	add	r3, r2
 800177c:	b298      	uxth	r0, r3
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	b29a      	uxth	r2, r3
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	b29b      	uxth	r3, r3
 8001786:	4413      	add	r3, r2
 8001788:	b299      	uxth	r1, r3
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	b29a      	uxth	r2, r3
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	b29b      	uxth	r3, r3
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	b29b      	uxth	r3, r3
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	b29c      	uxth	r4, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	b29a      	uxth	r2, r3
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	1ad3      	subs	r3, r2, r3
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	4622      	mov	r2, r4
 80017ac:	f001 fe1c 	bl	80033e8 <BSP_LCD_FillRect>
		BSP_LCD_SetBackColor(MENU_entry[i].back_color);
 80017b0:	4930      	ldr	r1, [pc, #192]	; (8001874 <MENU_draw+0x158>)
 80017b2:	697a      	ldr	r2, [r7, #20]
 80017b4:	4613      	mov	r3, r2
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	4413      	add	r3, r2
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	440b      	add	r3, r1
 80017be:	3324      	adds	r3, #36	; 0x24
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f001 fbe8 	bl	8002f98 <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(MENU_entry[i].text_color);
 80017c8:	492a      	ldr	r1, [pc, #168]	; (8001874 <MENU_draw+0x158>)
 80017ca:	697a      	ldr	r2, [r7, #20]
 80017cc:	4613      	mov	r3, r2
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	4413      	add	r3, r2
 80017d2:	00db      	lsls	r3, r3, #3
 80017d4:	440b      	add	r3, r1
 80017d6:	3320      	adds	r3, #32
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4618      	mov	r0, r3
 80017dc:	f001 fbc4 	bl	8002f68 <BSP_LCD_SetTextColor>
		BSP_LCD_DisplayStringAt(x+3*m, y+3*m,
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	461a      	mov	r2, r3
 80017e6:	0052      	lsls	r2, r2, #1
 80017e8:	4413      	add	r3, r2
 80017ea:	b29a      	uxth	r2, r3
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	4413      	add	r3, r2
 80017f2:	b298      	uxth	r0, r3
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	461a      	mov	r2, r3
 80017fa:	0052      	lsls	r2, r2, #1
 80017fc:	4413      	add	r3, r2
 80017fe:	b29a      	uxth	r2, r3
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	b29b      	uxth	r3, r3
 8001804:	4413      	add	r3, r2
 8001806:	b299      	uxth	r1, r3
				(uint8_t *)MENU_entry[i].line1, LEFT_MODE);
 8001808:	697a      	ldr	r2, [r7, #20]
 800180a:	4613      	mov	r3, r2
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	4413      	add	r3, r2
 8001810:	00db      	lsls	r3, r3, #3
 8001812:	4a18      	ldr	r2, [pc, #96]	; (8001874 <MENU_draw+0x158>)
 8001814:	441a      	add	r2, r3
		BSP_LCD_DisplayStringAt(x+3*m, y+3*m,
 8001816:	2303      	movs	r3, #3
 8001818:	f001 fc5e 	bl	80030d8 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(x+3*m, y+h/2,
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	b29b      	uxth	r3, r3
 8001820:	461a      	mov	r2, r3
 8001822:	0052      	lsls	r2, r2, #1
 8001824:	4413      	add	r3, r2
 8001826:	b29a      	uxth	r2, r3
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	b29b      	uxth	r3, r3
 800182c:	4413      	add	r3, r2
 800182e:	b298      	uxth	r0, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	085b      	lsrs	r3, r3, #1
 8001834:	b29a      	uxth	r2, r3
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	b29b      	uxth	r3, r3
 800183a:	4413      	add	r3, r2
 800183c:	b299      	uxth	r1, r3
				(uint8_t *)MENU_entry[i].line2, LEFT_MODE);
 800183e:	697a      	ldr	r2, [r7, #20]
 8001840:	4613      	mov	r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	4413      	add	r3, r2
 8001846:	00db      	lsls	r3, r3, #3
 8001848:	3310      	adds	r3, #16
 800184a:	4a0a      	ldr	r2, [pc, #40]	; (8001874 <MENU_draw+0x158>)
 800184c:	441a      	add	r2, r3
		BSP_LCD_DisplayStringAt(x+3*m, y+h/2,
 800184e:	2303      	movs	r3, #3
 8001850:	f001 fc42 	bl	80030d8 <BSP_LCD_DisplayStringAt>
	for (uint32_t i = 0; i < MENU_ENTRY_COUNT; i++) {
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	3301      	adds	r3, #1
 8001858:	617b      	str	r3, [r7, #20]
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	2b05      	cmp	r3, #5
 800185e:	f67f af77 	bls.w	8001750 <MENU_draw+0x34>
	}
}
 8001862:	bf00      	nop
 8001864:	bf00      	nop
 8001866:	371c      	adds	r7, #28
 8001868:	46bd      	mov	sp, r7
 800186a:	bd90      	pop	{r4, r7, pc}
 800186c:	20000180 	.word	0x20000180
 8001870:	aaaaaaab 	.word	0xaaaaaaab
 8001874:	20000008 	.word	0x20000008

08001878 <MENU_hint>:
/** ***************************************************************************
 * @brief Shows a hint at startup.
 *
 *****************************************************************************/
void MENU_hint(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 800187c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001880:	f001 fb8a 	bl	8002f98 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001884:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001888:	f001 fb6e 	bl	8002f68 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font24);
 800188c:	4818      	ldr	r0, [pc, #96]	; (80018f0 <MENU_hint+0x78>)
 800188e:	f001 fb9d 	bl	8002fcc <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(5,10, (uint8_t *)"DEMO-CODE", LEFT_MODE);
 8001892:	2303      	movs	r3, #3
 8001894:	4a17      	ldr	r2, [pc, #92]	; (80018f4 <MENU_hint+0x7c>)
 8001896:	210a      	movs	r1, #10
 8001898:	2005      	movs	r0, #5
 800189a:	f001 fc1d 	bl	80030d8 <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetFont(&Font16);
 800189e:	4816      	ldr	r0, [pc, #88]	; (80018f8 <MENU_hint+0x80>)
 80018a0:	f001 fb94 	bl	8002fcc <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(5, 60, (uint8_t *)"Touch a menu item", LEFT_MODE);
 80018a4:	2303      	movs	r3, #3
 80018a6:	4a15      	ldr	r2, [pc, #84]	; (80018fc <MENU_hint+0x84>)
 80018a8:	213c      	movs	r1, #60	; 0x3c
 80018aa:	2005      	movs	r0, #5
 80018ac:	f001 fc14 	bl	80030d8 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 80, (uint8_t *)"to start an ADC demo", LEFT_MODE);
 80018b0:	2303      	movs	r3, #3
 80018b2:	4a13      	ldr	r2, [pc, #76]	; (8001900 <MENU_hint+0x88>)
 80018b4:	2150      	movs	r1, #80	; 0x50
 80018b6:	2005      	movs	r0, #5
 80018b8:	f001 fc0e 	bl	80030d8 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 110, (uint8_t *)"Switch DAC on/off", LEFT_MODE);
 80018bc:	2303      	movs	r3, #3
 80018be:	4a11      	ldr	r2, [pc, #68]	; (8001904 <MENU_hint+0x8c>)
 80018c0:	216e      	movs	r1, #110	; 0x6e
 80018c2:	2005      	movs	r0, #5
 80018c4:	f001 fc08 	bl	80030d8 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 130, (uint8_t *)"with blue pushbutton", LEFT_MODE);
 80018c8:	2303      	movs	r3, #3
 80018ca:	4a0f      	ldr	r2, [pc, #60]	; (8001908 <MENU_hint+0x90>)
 80018cc:	2182      	movs	r1, #130	; 0x82
 80018ce:	2005      	movs	r0, #5
 80018d0:	f001 fc02 	bl	80030d8 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 160, (uint8_t *)"(c) hhrt@zhaw.ch", LEFT_MODE);
 80018d4:	2303      	movs	r3, #3
 80018d6:	4a0d      	ldr	r2, [pc, #52]	; (800190c <MENU_hint+0x94>)
 80018d8:	21a0      	movs	r1, #160	; 0xa0
 80018da:	2005      	movs	r0, #5
 80018dc:	f001 fbfc 	bl	80030d8 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 160, (uint8_t *)"Version 27.09.2022", LEFT_MODE);
 80018e0:	2303      	movs	r3, #3
 80018e2:	4a0b      	ldr	r2, [pc, #44]	; (8001910 <MENU_hint+0x98>)
 80018e4:	21a0      	movs	r1, #160	; 0xa0
 80018e6:	2005      	movs	r0, #5
 80018e8:	f001 fbf6 	bl	80030d8 <BSP_LCD_DisplayStringAt>
}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20000170 	.word	0x20000170
 80018f4:	08008b5c 	.word	0x08008b5c
 80018f8:	20000178 	.word	0x20000178
 80018fc:	08008b68 	.word	0x08008b68
 8001900:	08008b7c 	.word	0x08008b7c
 8001904:	08008b94 	.word	0x08008b94
 8001908:	08008ba8 	.word	0x08008ba8
 800190c:	08008bc0 	.word	0x08008bc0
 8001910:	08008bd4 	.word	0x08008bd4

08001914 <MENU_get_transition>:
 * MENU_transition is used as a flag.
 * When the value is read by calling MENU_get_transition()
 * this flag is cleared, respectively set to MENU_NONE.
 *****************************************************************************/
MENU_item_t MENU_get_transition(void)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
	MENU_item_t item = MENU_transition;
 800191a:	4b06      	ldr	r3, [pc, #24]	; (8001934 <MENU_get_transition+0x20>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	71fb      	strb	r3, [r7, #7]
	MENU_transition = MENU_NONE;
 8001920:	4b04      	ldr	r3, [pc, #16]	; (8001934 <MENU_get_transition+0x20>)
 8001922:	2206      	movs	r2, #6
 8001924:	701a      	strb	r2, [r3, #0]
	return item;
 8001926:	79fb      	ldrb	r3, [r7, #7]
}
 8001928:	4618      	mov	r0, r3
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	20000004 	.word	0x20000004

08001938 <MENU_check_transition>:
 * @note  Evalboard revision E (blue PCB) has an inverted y-axis
 * in the touch controller compared to the display.
 * Uncomment or comment the <b>\#define EVAL_REV_E</b> in main.h accordingly.
 *****************************************************************************/
void MENU_check_transition(void)
{
 8001938:	b598      	push	{r3, r4, r7, lr}
 800193a:	af00      	add	r7, sp, #0
	static MENU_item_t item_old = MENU_NONE;
	static MENU_item_t item_new = MENU_NONE;
	static TS_StateTypeDef  TS_State;	// State of the touch controller
	BSP_TS_GetState(&TS_State);			// Get the state
 800193c:	4830      	ldr	r0, [pc, #192]	; (8001a00 <MENU_check_transition+0xc8>)
 800193e:	f002 f9fd 	bl	8003d3c <BSP_TS_GetState>


// Evalboard revision E (blue) has an inverted y-axis in the touch controller
#ifdef EVAL_REV_E
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
 8001942:	f001 fa91 	bl	8002e68 <BSP_LCD_GetYSize>
 8001946:	4603      	mov	r3, r0
 8001948:	b29a      	uxth	r2, r3
 800194a:	4b2d      	ldr	r3, [pc, #180]	; (8001a00 <MENU_check_transition+0xc8>)
 800194c:	889b      	ldrh	r3, [r3, #4]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	b29a      	uxth	r2, r3
 8001952:	4b2b      	ldr	r3, [pc, #172]	; (8001a00 <MENU_check_transition+0xc8>)
 8001954:	809a      	strh	r2, [r3, #4]
#endif
	// Invert x- and y-axis if LCD ist flipped
#ifdef FLIPPED_LCD
	TS_State.X = BSP_LCD_GetXSize() - TS_State.X;	// Invert the x-axis
 8001956:	f001 fa7b 	bl	8002e50 <BSP_LCD_GetXSize>
 800195a:	4603      	mov	r3, r0
 800195c:	b29a      	uxth	r2, r3
 800195e:	4b28      	ldr	r3, [pc, #160]	; (8001a00 <MENU_check_transition+0xc8>)
 8001960:	885b      	ldrh	r3, [r3, #2]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	b29a      	uxth	r2, r3
 8001966:	4b26      	ldr	r3, [pc, #152]	; (8001a00 <MENU_check_transition+0xc8>)
 8001968:	805a      	strh	r2, [r3, #2]
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
 800196a:	f001 fa7d 	bl	8002e68 <BSP_LCD_GetYSize>
 800196e:	4603      	mov	r3, r0
 8001970:	b29a      	uxth	r2, r3
 8001972:	4b23      	ldr	r3, [pc, #140]	; (8001a00 <MENU_check_transition+0xc8>)
 8001974:	889b      	ldrh	r3, [r3, #4]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	b29a      	uxth	r2, r3
 800197a:	4b21      	ldr	r3, [pc, #132]	; (8001a00 <MENU_check_transition+0xc8>)
 800197c:	809a      	strh	r2, [r3, #4]
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
#endif
#ifdef EVAL_REV_E
#endif
*/
	if (TS_State.TouchDetected) {		// If a touch was detected
 800197e:	4b20      	ldr	r3, [pc, #128]	; (8001a00 <MENU_check_transition+0xc8>)
 8001980:	881b      	ldrh	r3, [r3, #0]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d039      	beq.n	80019fa <MENU_check_transition+0xc2>
		/* Do only if last transition not pending anymore */
		if (MENU_NONE == MENU_transition) {
 8001986:	4b1f      	ldr	r3, [pc, #124]	; (8001a04 <MENU_check_transition+0xcc>)
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	2b06      	cmp	r3, #6
 800198c:	d135      	bne.n	80019fa <MENU_check_transition+0xc2>
			item_old = item_new;		// Store old item
 800198e:	4b1e      	ldr	r3, [pc, #120]	; (8001a08 <MENU_check_transition+0xd0>)
 8001990:	781a      	ldrb	r2, [r3, #0]
 8001992:	4b1e      	ldr	r3, [pc, #120]	; (8001a0c <MENU_check_transition+0xd4>)
 8001994:	701a      	strb	r2, [r3, #0]
			/* If touched within the menu bar? */
			if ((MENU_Y < TS_State.Y) && (MENU_Y+MENU_HEIGHT > TS_State.Y)) {
 8001996:	f001 fa67 	bl	8002e68 <BSP_LCD_GetYSize>
 800199a:	4603      	mov	r3, r0
 800199c:	3b28      	subs	r3, #40	; 0x28
 800199e:	4a18      	ldr	r2, [pc, #96]	; (8001a00 <MENU_check_transition+0xc8>)
 80019a0:	8892      	ldrh	r2, [r2, #4]
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d229      	bcs.n	80019fa <MENU_check_transition+0xc2>
 80019a6:	f001 fa5f 	bl	8002e68 <BSP_LCD_GetYSize>
 80019aa:	4603      	mov	r3, r0
 80019ac:	4a14      	ldr	r2, [pc, #80]	; (8001a00 <MENU_check_transition+0xc8>)
 80019ae:	8892      	ldrh	r2, [r2, #4]
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d922      	bls.n	80019fa <MENU_check_transition+0xc2>
				item_new = TS_State.X	// Calculate new item
 80019b4:	4b12      	ldr	r3, [pc, #72]	; (8001a00 <MENU_check_transition+0xc8>)
 80019b6:	885b      	ldrh	r3, [r3, #2]
 80019b8:	461c      	mov	r4, r3
						/ (BSP_LCD_GetXSize()/MENU_ENTRY_COUNT);
 80019ba:	f001 fa49 	bl	8002e50 <BSP_LCD_GetXSize>
 80019be:	4603      	mov	r3, r0
 80019c0:	4a13      	ldr	r2, [pc, #76]	; (8001a10 <MENU_check_transition+0xd8>)
 80019c2:	fba2 2303 	umull	r2, r3, r2, r3
 80019c6:	089b      	lsrs	r3, r3, #2
 80019c8:	fbb4 f3f3 	udiv	r3, r4, r3
 80019cc:	b2da      	uxtb	r2, r3
				item_new = TS_State.X	// Calculate new item
 80019ce:	4b0e      	ldr	r3, [pc, #56]	; (8001a08 <MENU_check_transition+0xd0>)
 80019d0:	701a      	strb	r2, [r3, #0]
				if ((0 > item_new) || (MENU_ENTRY_COUNT <= item_new)) {
 80019d2:	4b0d      	ldr	r3, [pc, #52]	; (8001a08 <MENU_check_transition+0xd0>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	2b05      	cmp	r3, #5
 80019d8:	d902      	bls.n	80019e0 <MENU_check_transition+0xa8>
					item_new = MENU_NONE;	// Out of bounds
 80019da:	4b0b      	ldr	r3, [pc, #44]	; (8001a08 <MENU_check_transition+0xd0>)
 80019dc:	2206      	movs	r2, #6
 80019de:	701a      	strb	r2, [r3, #0]
				}
				if (item_new == item_old) {	// 2 times the same menu item
 80019e0:	4b09      	ldr	r3, [pc, #36]	; (8001a08 <MENU_check_transition+0xd0>)
 80019e2:	781a      	ldrb	r2, [r3, #0]
 80019e4:	4b09      	ldr	r3, [pc, #36]	; (8001a0c <MENU_check_transition+0xd4>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d106      	bne.n	80019fa <MENU_check_transition+0xc2>
					item_new = MENU_NONE;
 80019ec:	4b06      	ldr	r3, [pc, #24]	; (8001a08 <MENU_check_transition+0xd0>)
 80019ee:	2206      	movs	r2, #6
 80019f0:	701a      	strb	r2, [r3, #0]
					MENU_transition = item_old;
 80019f2:	4b06      	ldr	r3, [pc, #24]	; (8001a0c <MENU_check_transition+0xd4>)
 80019f4:	781a      	ldrb	r2, [r3, #0]
 80019f6:	4b03      	ldr	r3, [pc, #12]	; (8001a04 <MENU_check_transition+0xcc>)
 80019f8:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
}
 80019fa:	bf00      	nop
 80019fc:	bd98      	pop	{r3, r4, r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000400 	.word	0x20000400
 8001a04:	20000004 	.word	0x20000004
 8001a08:	200000f8 	.word	0x200000f8
 8001a0c:	200000f9 	.word	0x200000f9
 8001a10:	aaaaaaab 	.word	0xaaaaaaab

08001a14 <EXTI15_10_IRQHandler>:
 *
 * The touchscreen interrupt is connected to PA15.
 * @n The interrupt handler for external line 15 to 10 is called.
 *****************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR15) {		// Check if interrupt on touchscreen
 8001a18:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <EXTI15_10_IRQHandler+0x40>)
 8001a1a:	695b      	ldr	r3, [r3, #20]
 8001a1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d014      	beq.n	8001a4e <EXTI15_10_IRQHandler+0x3a>
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 8001a24:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <EXTI15_10_IRQHandler+0x40>)
 8001a26:	695b      	ldr	r3, [r3, #20]
 8001a28:	4a0a      	ldr	r2, [pc, #40]	; (8001a54 <EXTI15_10_IRQHandler+0x40>)
 8001a2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a2e:	6153      	str	r3, [r2, #20]
		if (BSP_TS_ITGetStatus()) {		// Get interrupt status
 8001a30:	f002 f978 	bl	8003d24 <BSP_TS_ITGetStatus>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d003      	beq.n	8001a42 <EXTI15_10_IRQHandler+0x2e>
			BSP_TS_ITClear();				// Clear touchscreen controller int.
 8001a3a:	f002 fa31 	bl	8003ea0 <BSP_TS_ITClear>
			MENU_check_transition();
 8001a3e:	f7ff ff7b 	bl	8001938 <MENU_check_transition>
		}
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 8001a42:	4b04      	ldr	r3, [pc, #16]	; (8001a54 <EXTI15_10_IRQHandler+0x40>)
 8001a44:	695b      	ldr	r3, [r3, #20]
 8001a46:	4a03      	ldr	r2, [pc, #12]	; (8001a54 <EXTI15_10_IRQHandler+0x40>)
 8001a48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a4c:	6153      	str	r3, [r2, #20]
	}
}
 8001a4e:	bf00      	nop
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40013c00 	.word	0x40013c00

08001a58 <__NVIC_EnableIRQ>:
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	db0b      	blt.n	8001a82 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	f003 021f 	and.w	r2, r3, #31
 8001a70:	4907      	ldr	r1, [pc, #28]	; (8001a90 <__NVIC_EnableIRQ+0x38>)
 8001a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a76:	095b      	lsrs	r3, r3, #5
 8001a78:	2001      	movs	r0, #1
 8001a7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001a82:	bf00      	nop
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	e000e100 	.word	0xe000e100

08001a94 <__NVIC_ClearPendingIRQ>:
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	db0c      	blt.n	8001ac0 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aa6:	79fb      	ldrb	r3, [r7, #7]
 8001aa8:	f003 021f 	and.w	r2, r3, #31
 8001aac:	4907      	ldr	r1, [pc, #28]	; (8001acc <__NVIC_ClearPendingIRQ+0x38>)
 8001aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab2:	095b      	lsrs	r3, r3, #5
 8001ab4:	2001      	movs	r0, #1
 8001ab6:	fa00 f202 	lsl.w	r2, r0, r2
 8001aba:	3360      	adds	r3, #96	; 0x60
 8001abc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ac0:	bf00      	nop
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr
 8001acc:	e000e100 	.word	0xe000e100

08001ad0 <PB_init>:
 * @brief Configure the GPIO for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_init(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	607b      	str	r3, [r7, #4]
 8001ada:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <PB_init+0x38>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ade:	4a0a      	ldr	r2, [pc, #40]	; (8001b08 <PB_init+0x38>)
 8001ae0:	f043 0301 	orr.w	r3, r3, #1
 8001ae4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae6:	4b08      	ldr	r3, [pc, #32]	; (8001b08 <PB_init+0x38>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	607b      	str	r3, [r7, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (0u << GPIO_MODER_MODER0_Pos);	// Pin 0 of port A = input
 8001af2:	4b06      	ldr	r3, [pc, #24]	; (8001b0c <PB_init+0x3c>)
 8001af4:	4a05      	ldr	r2, [pc, #20]	; (8001b0c <PB_init+0x3c>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6013      	str	r3, [r2, #0]
}
 8001afa:	bf00      	nop
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	40023800 	.word	0x40023800
 8001b0c:	40020000 	.word	0x40020000

08001b10 <PB_enableIRQ>:
 * @brief Configure interrupt on rising edge for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_enableIRQ(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
	__HAL_RCC_SYSCFG_CLK_ENABLE();		// Enable Clock for system config
 8001b16:	2300      	movs	r3, #0
 8001b18:	607b      	str	r3, [r7, #4]
 8001b1a:	4b13      	ldr	r3, [pc, #76]	; (8001b68 <PB_enableIRQ+0x58>)
 8001b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1e:	4a12      	ldr	r2, [pc, #72]	; (8001b68 <PB_enableIRQ+0x58>)
 8001b20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b24:	6453      	str	r3, [r2, #68]	; 0x44
 8001b26:	4b10      	ldr	r3, [pc, #64]	; (8001b68 <PB_enableIRQ+0x58>)
 8001b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b2e:	607b      	str	r3, [r7, #4]
 8001b30:	687b      	ldr	r3, [r7, #4]
	SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PA;	// EXTI multiplexer
 8001b32:	4b0e      	ldr	r3, [pc, #56]	; (8001b6c <PB_enableIRQ+0x5c>)
 8001b34:	4a0d      	ldr	r2, [pc, #52]	; (8001b6c <PB_enableIRQ+0x5c>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	6093      	str	r3, [r2, #8]
	EXTI->RTSR |= EXTI_RTSR_TR0;		// Rising Trigger Select on int. line 0
 8001b3a:	4b0d      	ldr	r3, [pc, #52]	; (8001b70 <PB_enableIRQ+0x60>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	4a0c      	ldr	r2, [pc, #48]	; (8001b70 <PB_enableIRQ+0x60>)
 8001b40:	f043 0301 	orr.w	r3, r3, #1
 8001b44:	6093      	str	r3, [r2, #8]
	EXTI->IMR |= EXTI_IMR_MR0;			// Interrupt Mask enable on int. line 0
 8001b46:	4b0a      	ldr	r3, [pc, #40]	; (8001b70 <PB_enableIRQ+0x60>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a09      	ldr	r2, [pc, #36]	; (8001b70 <PB_enableIRQ+0x60>)
 8001b4c:	f043 0301 	orr.w	r3, r3, #1
 8001b50:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(EXTI0_IRQn);	// Clear pending interrupt on line 0
 8001b52:	2006      	movs	r0, #6
 8001b54:	f7ff ff9e 	bl	8001a94 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(EXTI0_IRQn);			// Enable interrupt line 0 in the NVIC
 8001b58:	2006      	movs	r0, #6
 8001b5a:	f7ff ff7d 	bl	8001a58 <__NVIC_EnableIRQ>
}
 8001b5e:	bf00      	nop
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	40013800 	.word	0x40013800
 8001b70:	40013c00 	.word	0x40013c00

08001b74 <PB_pressed>:
 * @brief Was the pushbutton pressed?
 *
 * @return true if pushbutton was pressed
 *****************************************************************************/
bool PB_pressed(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
	bool pressed = PB_pressed_flag;		// Read/store value of flag
 8001b7a:	4b06      	ldr	r3, [pc, #24]	; (8001b94 <PB_pressed+0x20>)
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	71fb      	strb	r3, [r7, #7]
	PB_pressed_flag = false;			// Reset flag
 8001b80:	4b04      	ldr	r3, [pc, #16]	; (8001b94 <PB_pressed+0x20>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	701a      	strb	r2, [r3, #0]
	return pressed;
 8001b86:	79fb      	ldrb	r3, [r7, #7]
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr
 8001b94:	20000408 	.word	0x20000408

08001b98 <EXTI0_IRQHandler>:
 *
 * The interrupt handler for external line 0 is called.
 * @n The USER pushbutton is connected to PA0.
 *****************************************************************************/
void EXTI0_IRQHandler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR0) {		// Check if interrupt on line 0
 8001b9c:	4b09      	ldr	r3, [pc, #36]	; (8001bc4 <EXTI0_IRQHandler+0x2c>)
 8001b9e:	695b      	ldr	r3, [r3, #20]
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d008      	beq.n	8001bba <EXTI0_IRQHandler+0x22>
		EXTI->PR |= EXTI_PR_PR0;		// Clear pending interrupt on line 0
 8001ba8:	4b06      	ldr	r3, [pc, #24]	; (8001bc4 <EXTI0_IRQHandler+0x2c>)
 8001baa:	695b      	ldr	r3, [r3, #20]
 8001bac:	4a05      	ldr	r2, [pc, #20]	; (8001bc4 <EXTI0_IRQHandler+0x2c>)
 8001bae:	f043 0301 	orr.w	r3, r3, #1
 8001bb2:	6153      	str	r3, [r2, #20]
		PB_pressed_flag = true;			// Set flag
 8001bb4:	4b04      	ldr	r3, [pc, #16]	; (8001bc8 <EXTI0_IRQHandler+0x30>)
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	701a      	strb	r2, [r3, #0]
	}
}
 8001bba:	bf00      	nop
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr
 8001bc4:	40013c00 	.word	0x40013c00
 8001bc8:	20000408 	.word	0x20000408

08001bcc <NMI_Handler>:
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr

08001bda <HardFault_Handler>:
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Hard Fault exception occurs */
	while (1)
 8001bde:	e7fe      	b.n	8001bde <HardFault_Handler+0x4>

08001be0 <MemManage_Handler>:
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Memory Manage exception occurs */
	while (1)
 8001be4:	e7fe      	b.n	8001be4 <MemManage_Handler+0x4>

08001be6 <BusFault_Handler>:
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void)
{
 8001be6:	b480      	push	{r7}
 8001be8:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Bus Fault exception occurs */
	while (1)
 8001bea:	e7fe      	b.n	8001bea <BusFault_Handler+0x4>

08001bec <UsageFault_Handler>:
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Usage Fault exception occurs */
	while (1)
 8001bf0:	e7fe      	b.n	8001bf0 <UsageFault_Handler+0x4>

08001bf2 <SVC_Handler>:
 * @brief  This function handles SVCall exception.
 * @param  None
 * @retval None
 */
void SVC_Handler(void)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	af00      	add	r7, sp, #0
}
 8001bf6:	bf00      	nop
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <DebugMon_Handler>:
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
}
 8001c04:	bf00      	nop
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <PendSV_Handler>:
 * @brief  This function handles PendSVC exception.
 * @param  None
 * @retval None
 */
void PendSV_Handler(void)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	af00      	add	r7, sp, #0
}
 8001c12:	bf00      	nop
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr

08001c1c <SysTick_Handler>:
 * @brief  This function handles SysTick Handler.
 * @param  None
 * @retval None
 */
void SysTick_Handler(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8001c20:	f002 f9a4 	bl	8003f6c <HAL_IncTick>
}
 8001c24:	bf00      	nop
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c2c:	4b16      	ldr	r3, [pc, #88]	; (8001c88 <SystemInit+0x60>)
 8001c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c32:	4a15      	ldr	r2, [pc, #84]	; (8001c88 <SystemInit+0x60>)
 8001c34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001c3c:	4b13      	ldr	r3, [pc, #76]	; (8001c8c <SystemInit+0x64>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a12      	ldr	r2, [pc, #72]	; (8001c8c <SystemInit+0x64>)
 8001c42:	f043 0301 	orr.w	r3, r3, #1
 8001c46:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001c48:	4b10      	ldr	r3, [pc, #64]	; (8001c8c <SystemInit+0x64>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001c4e:	4b0f      	ldr	r3, [pc, #60]	; (8001c8c <SystemInit+0x64>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a0e      	ldr	r2, [pc, #56]	; (8001c8c <SystemInit+0x64>)
 8001c54:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001c58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c5c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001c5e:	4b0b      	ldr	r3, [pc, #44]	; (8001c8c <SystemInit+0x64>)
 8001c60:	4a0b      	ldr	r2, [pc, #44]	; (8001c90 <SystemInit+0x68>)
 8001c62:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001c64:	4b09      	ldr	r3, [pc, #36]	; (8001c8c <SystemInit+0x64>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a08      	ldr	r2, [pc, #32]	; (8001c8c <SystemInit+0x64>)
 8001c6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c6e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001c70:	4b06      	ldr	r3, [pc, #24]	; (8001c8c <SystemInit+0x64>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001c76:	4b04      	ldr	r3, [pc, #16]	; (8001c88 <SystemInit+0x60>)
 8001c78:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c7c:	609a      	str	r2, [r3, #8]
#endif
}
 8001c7e:	bf00      	nop
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr
 8001c88:	e000ed00 	.word	0xe000ed00
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	24003010 	.word	0x24003010

08001c94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001c94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ccc <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001c98:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001c9a:	e003      	b.n	8001ca4 <LoopCopyDataInit>

08001c9c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001c9c:	4b0c      	ldr	r3, [pc, #48]	; (8001cd0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001c9e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001ca0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001ca2:	3104      	adds	r1, #4

08001ca4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001ca4:	480b      	ldr	r0, [pc, #44]	; (8001cd4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001ca6:	4b0c      	ldr	r3, [pc, #48]	; (8001cd8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001ca8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001caa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001cac:	d3f6      	bcc.n	8001c9c <CopyDataInit>
  ldr  r2, =_sbss
 8001cae:	4a0b      	ldr	r2, [pc, #44]	; (8001cdc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001cb0:	e002      	b.n	8001cb8 <LoopFillZerobss>

08001cb2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001cb2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001cb4:	f842 3b04 	str.w	r3, [r2], #4

08001cb8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001cb8:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001cba:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001cbc:	d3f9      	bcc.n	8001cb2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001cbe:	f7ff ffb3 	bl	8001c28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cc2:	f006 fa73 	bl	80081ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cc6:	f7fe fc65 	bl	8000594 <main>
  bx  lr    
 8001cca:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001ccc:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001cd0:	0800b75c 	.word	0x0800b75c
  ldr  r0, =_sdata
 8001cd4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001cd8:	200001f8 	.word	0x200001f8
  ldr  r2, =_sbss
 8001cdc:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 8001ce0:	200006e4 	.word	0x200006e4

08001ce4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ce4:	e7fe      	b.n	8001ce4 <CAN1_RX0_IRQHandler>

08001ce6 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001cea:	f000 feed 	bl	8002ac8 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8001cee:	20ca      	movs	r0, #202	; 0xca
 8001cf0:	f000 f95d 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001cf4:	20c3      	movs	r0, #195	; 0xc3
 8001cf6:	f000 f967 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8001cfa:	2008      	movs	r0, #8
 8001cfc:	f000 f964 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001d00:	2050      	movs	r0, #80	; 0x50
 8001d02:	f000 f961 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8001d06:	20cf      	movs	r0, #207	; 0xcf
 8001d08:	f000 f951 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001d0c:	2000      	movs	r0, #0
 8001d0e:	f000 f95b 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8001d12:	20c1      	movs	r0, #193	; 0xc1
 8001d14:	f000 f958 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001d18:	2030      	movs	r0, #48	; 0x30
 8001d1a:	f000 f955 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8001d1e:	20ed      	movs	r0, #237	; 0xed
 8001d20:	f000 f945 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001d24:	2064      	movs	r0, #100	; 0x64
 8001d26:	f000 f94f 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8001d2a:	2003      	movs	r0, #3
 8001d2c:	f000 f94c 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001d30:	2012      	movs	r0, #18
 8001d32:	f000 f949 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8001d36:	2081      	movs	r0, #129	; 0x81
 8001d38:	f000 f946 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001d3c:	20e8      	movs	r0, #232	; 0xe8
 8001d3e:	f000 f936 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8001d42:	2085      	movs	r0, #133	; 0x85
 8001d44:	f000 f940 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001d48:	2000      	movs	r0, #0
 8001d4a:	f000 f93d 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001d4e:	2078      	movs	r0, #120	; 0x78
 8001d50:	f000 f93a 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8001d54:	20cb      	movs	r0, #203	; 0xcb
 8001d56:	f000 f92a 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8001d5a:	2039      	movs	r0, #57	; 0x39
 8001d5c:	f000 f934 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8001d60:	202c      	movs	r0, #44	; 0x2c
 8001d62:	f000 f931 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001d66:	2000      	movs	r0, #0
 8001d68:	f000 f92e 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001d6c:	2034      	movs	r0, #52	; 0x34
 8001d6e:	f000 f92b 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8001d72:	2002      	movs	r0, #2
 8001d74:	f000 f928 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001d78:	20f7      	movs	r0, #247	; 0xf7
 8001d7a:	f000 f918 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8001d7e:	2020      	movs	r0, #32
 8001d80:	f000 f922 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8001d84:	20ea      	movs	r0, #234	; 0xea
 8001d86:	f000 f912 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	f000 f91c 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001d90:	2000      	movs	r0, #0
 8001d92:	f000 f919 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8001d96:	20b1      	movs	r0, #177	; 0xb1
 8001d98:	f000 f909 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001d9c:	2000      	movs	r0, #0
 8001d9e:	f000 f913 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001da2:	201b      	movs	r0, #27
 8001da4:	f000 f910 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001da8:	20b6      	movs	r0, #182	; 0xb6
 8001daa:	f000 f900 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001dae:	200a      	movs	r0, #10
 8001db0:	f000 f90a 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001db4:	20a2      	movs	r0, #162	; 0xa2
 8001db6:	f000 f907 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001dba:	20c0      	movs	r0, #192	; 0xc0
 8001dbc:	f000 f8f7 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001dc0:	2010      	movs	r0, #16
 8001dc2:	f000 f901 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001dc6:	20c1      	movs	r0, #193	; 0xc1
 8001dc8:	f000 f8f1 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001dcc:	2010      	movs	r0, #16
 8001dce:	f000 f8fb 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8001dd2:	20c5      	movs	r0, #197	; 0xc5
 8001dd4:	f000 f8eb 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001dd8:	2045      	movs	r0, #69	; 0x45
 8001dda:	f000 f8f5 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8001dde:	2015      	movs	r0, #21
 8001de0:	f000 f8f2 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001de4:	20c7      	movs	r0, #199	; 0xc7
 8001de6:	f000 f8e2 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8001dea:	2090      	movs	r0, #144	; 0x90
 8001dec:	f000 f8ec 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001df0:	2036      	movs	r0, #54	; 0x36
 8001df2:	f000 f8dc 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001df6:	20c8      	movs	r0, #200	; 0xc8
 8001df8:	f000 f8e6 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001dfc:	20f2      	movs	r0, #242	; 0xf2
 8001dfe:	f000 f8d6 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001e02:	2000      	movs	r0, #0
 8001e04:	f000 f8e0 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001e08:	20b0      	movs	r0, #176	; 0xb0
 8001e0a:	f000 f8d0 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8001e0e:	20c2      	movs	r0, #194	; 0xc2
 8001e10:	f000 f8da 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001e14:	20b6      	movs	r0, #182	; 0xb6
 8001e16:	f000 f8ca 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001e1a:	200a      	movs	r0, #10
 8001e1c:	f000 f8d4 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001e20:	20a7      	movs	r0, #167	; 0xa7
 8001e22:	f000 f8d1 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001e26:	2027      	movs	r0, #39	; 0x27
 8001e28:	f000 f8ce 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001e2c:	2004      	movs	r0, #4
 8001e2e:	f000 f8cb 	bl	8001fc8 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001e32:	202a      	movs	r0, #42	; 0x2a
 8001e34:	f000 f8bb 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001e38:	2000      	movs	r0, #0
 8001e3a:	f000 f8c5 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e3e:	2000      	movs	r0, #0
 8001e40:	f000 f8c2 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e44:	2000      	movs	r0, #0
 8001e46:	f000 f8bf 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001e4a:	20ef      	movs	r0, #239	; 0xef
 8001e4c:	f000 f8bc 	bl	8001fc8 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001e50:	202b      	movs	r0, #43	; 0x2b
 8001e52:	f000 f8ac 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001e56:	2000      	movs	r0, #0
 8001e58:	f000 f8b6 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e5c:	2000      	movs	r0, #0
 8001e5e:	f000 f8b3 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8001e62:	2001      	movs	r0, #1
 8001e64:	f000 f8b0 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001e68:	203f      	movs	r0, #63	; 0x3f
 8001e6a:	f000 f8ad 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8001e6e:	20f6      	movs	r0, #246	; 0xf6
 8001e70:	f000 f89d 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001e74:	2001      	movs	r0, #1
 8001e76:	f000 f8a7 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e7a:	2000      	movs	r0, #0
 8001e7c:	f000 f8a4 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8001e80:	2006      	movs	r0, #6
 8001e82:	f000 f8a1 	bl	8001fc8 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8001e86:	202c      	movs	r0, #44	; 0x2c
 8001e88:	f000 f891 	bl	8001fae <ili9341_WriteReg>
  LCD_Delay(200);
 8001e8c:	20c8      	movs	r0, #200	; 0xc8
 8001e8e:	f000 ff09 	bl	8002ca4 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8001e92:	2026      	movs	r0, #38	; 0x26
 8001e94:	f000 f88b 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001e98:	2001      	movs	r0, #1
 8001e9a:	f000 f895 	bl	8001fc8 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8001e9e:	20e0      	movs	r0, #224	; 0xe0
 8001ea0:	f000 f885 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8001ea4:	200f      	movs	r0, #15
 8001ea6:	f000 f88f 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8001eaa:	2029      	movs	r0, #41	; 0x29
 8001eac:	f000 f88c 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001eb0:	2024      	movs	r0, #36	; 0x24
 8001eb2:	f000 f889 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001eb6:	200c      	movs	r0, #12
 8001eb8:	f000 f886 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001ebc:	200e      	movs	r0, #14
 8001ebe:	f000 f883 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001ec2:	2009      	movs	r0, #9
 8001ec4:	f000 f880 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8001ec8:	204e      	movs	r0, #78	; 0x4e
 8001eca:	f000 f87d 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001ece:	2078      	movs	r0, #120	; 0x78
 8001ed0:	f000 f87a 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8001ed4:	203c      	movs	r0, #60	; 0x3c
 8001ed6:	f000 f877 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001eda:	2009      	movs	r0, #9
 8001edc:	f000 f874 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8001ee0:	2013      	movs	r0, #19
 8001ee2:	f000 f871 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001ee6:	2005      	movs	r0, #5
 8001ee8:	f000 f86e 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8001eec:	2017      	movs	r0, #23
 8001eee:	f000 f86b 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001ef2:	2011      	movs	r0, #17
 8001ef4:	f000 f868 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001ef8:	2000      	movs	r0, #0
 8001efa:	f000 f865 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8001efe:	20e1      	movs	r0, #225	; 0xe1
 8001f00:	f000 f855 	bl	8001fae <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001f04:	2000      	movs	r0, #0
 8001f06:	f000 f85f 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8001f0a:	2016      	movs	r0, #22
 8001f0c:	f000 f85c 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001f10:	201b      	movs	r0, #27
 8001f12:	f000 f859 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001f16:	2004      	movs	r0, #4
 8001f18:	f000 f856 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001f1c:	2011      	movs	r0, #17
 8001f1e:	f000 f853 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8001f22:	2007      	movs	r0, #7
 8001f24:	f000 f850 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001f28:	2031      	movs	r0, #49	; 0x31
 8001f2a:	f000 f84d 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8001f2e:	2033      	movs	r0, #51	; 0x33
 8001f30:	f000 f84a 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001f34:	2042      	movs	r0, #66	; 0x42
 8001f36:	f000 f847 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001f3a:	2005      	movs	r0, #5
 8001f3c:	f000 f844 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001f40:	200c      	movs	r0, #12
 8001f42:	f000 f841 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001f46:	200a      	movs	r0, #10
 8001f48:	f000 f83e 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001f4c:	2028      	movs	r0, #40	; 0x28
 8001f4e:	f000 f83b 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8001f52:	202f      	movs	r0, #47	; 0x2f
 8001f54:	f000 f838 	bl	8001fc8 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001f58:	200f      	movs	r0, #15
 8001f5a:	f000 f835 	bl	8001fc8 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8001f5e:	2011      	movs	r0, #17
 8001f60:	f000 f825 	bl	8001fae <ili9341_WriteReg>
  LCD_Delay(200);
 8001f64:	20c8      	movs	r0, #200	; 0xc8
 8001f66:	f000 fe9d 	bl	8002ca4 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001f6a:	2029      	movs	r0, #41	; 0x29
 8001f6c:	f000 f81f 	bl	8001fae <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8001f70:	202c      	movs	r0, #44	; 0x2c
 8001f72:	f000 f81c 	bl	8001fae <ili9341_WriteReg>
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8001f7e:	f000 fda3 	bl	8002ac8 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8001f82:	2103      	movs	r1, #3
 8001f84:	20d3      	movs	r0, #211	; 0xd3
 8001f86:	f000 f82c 	bl	8001fe2 <ili9341_ReadData>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	b29b      	uxth	r3, r3
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001f96:	2029      	movs	r0, #41	; 0x29
 8001f98:	f000 f809 	bl	8001fae <ili9341_WriteReg>
}
 8001f9c:	bf00      	nop
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8001fa4:	2028      	movs	r0, #40	; 0x28
 8001fa6:	f000 f802 	bl	8001fae <ili9341_WriteReg>
}
 8001faa:	bf00      	nop
 8001fac:	bd80      	pop	{r7, pc}

08001fae <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8001fae:	b580      	push	{r7, lr}
 8001fb0:	b082      	sub	sp, #8
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001fb8:	79fb      	ldrb	r3, [r7, #7]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f000 fe1e 	bl	8002bfc <LCD_IO_WriteReg>
}
 8001fc0:	bf00      	nop
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001fd2:	88fb      	ldrh	r3, [r7, #6]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f000 fdef 	bl	8002bb8 <LCD_IO_WriteData>
}
 8001fda:	bf00      	nop
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b082      	sub	sp, #8
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	4603      	mov	r3, r0
 8001fea:	460a      	mov	r2, r1
 8001fec:	80fb      	strh	r3, [r7, #6]
 8001fee:	4613      	mov	r3, r2
 8001ff0:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001ff2:	797a      	ldrb	r2, [r7, #5]
 8001ff4:	88fb      	ldrh	r3, [r7, #6]
 8001ff6:	4611      	mov	r1, r2
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f000 fe21 	bl	8002c40 <LCD_IO_ReadData>
 8001ffe:	4603      	mov	r3, r0
}
 8002000:	4618      	mov	r0, r3
 8002002:	3708      	adds	r7, #8
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 800200c:	23f0      	movs	r3, #240	; 0xf0
}
 800200e:	4618      	mov	r0, r3
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 800201c:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8002020:	4618      	mov	r0, r3
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
	...

0800202c <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 8002036:	88fb      	ldrh	r3, [r7, #6]
 8002038:	4618      	mov	r0, r3
 800203a:	f000 fa59 	bl	80024f0 <stmpe811_GetInstance>
 800203e:	4603      	mov	r3, r0
 8002040:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 8002042:	7bfb      	ldrb	r3, [r7, #15]
 8002044:	2bff      	cmp	r3, #255	; 0xff
 8002046:	d112      	bne.n	800206e <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 8002048:	2000      	movs	r0, #0
 800204a:	f000 fa51 	bl	80024f0 <stmpe811_GetInstance>
 800204e:	4603      	mov	r3, r0
 8002050:	73bb      	strb	r3, [r7, #14]
    
    if(empty < STMPE811_MAX_INSTANCE)
 8002052:	7bbb      	ldrb	r3, [r7, #14]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d80a      	bhi.n	800206e <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 8002058:	7bbb      	ldrb	r3, [r7, #14]
 800205a:	88fa      	ldrh	r2, [r7, #6]
 800205c:	b2d1      	uxtb	r1, r2
 800205e:	4a06      	ldr	r2, [pc, #24]	; (8002078 <stmpe811_Init+0x4c>)
 8002060:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      IOE_Init(); 
 8002062:	f000 fe2a 	bl	8002cba <IOE_Init>
      
      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 8002066:	88fb      	ldrh	r3, [r7, #6]
 8002068:	4618      	mov	r0, r3
 800206a:	f000 f807 	bl	800207c <stmpe811_Reset>
    }
  }
}
 800206e:	bf00      	nop
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	2000040c 	.word	0x2000040c

0800207c <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	4603      	mov	r3, r0
 8002084:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 8002086:	88fb      	ldrh	r3, [r7, #6]
 8002088:	b2db      	uxtb	r3, r3
 800208a:	2202      	movs	r2, #2
 800208c:	2103      	movs	r1, #3
 800208e:	4618      	mov	r0, r3
 8002090:	f000 fe1f 	bl	8002cd2 <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10); 
 8002094:	200a      	movs	r0, #10
 8002096:	f000 fe59 	bl	8002d4c <IOE_Delay>
  
  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 800209a:	88fb      	ldrh	r3, [r7, #6]
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2200      	movs	r2, #0
 80020a0:	2103      	movs	r1, #3
 80020a2:	4618      	mov	r0, r3
 80020a4:	f000 fe15 	bl	8002cd2 <IOE_Write>
  
  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2); 
 80020a8:	2002      	movs	r0, #2
 80020aa:	f000 fe4f 	bl	8002d4c <IOE_Delay>
}
 80020ae:	bf00      	nop
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 80020b6:	b590      	push	{r4, r7, lr}
 80020b8:	b083      	sub	sp, #12
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	4603      	mov	r3, r0
 80020be:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init(); 
 80020c0:	f000 fdfb 	bl	8002cba <IOE_Init>
  
  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 80020c4:	88fb      	ldrh	r3, [r7, #6]
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	2100      	movs	r1, #0
 80020ca:	4618      	mov	r0, r3
 80020cc:	f000 fe14 	bl	8002cf8 <IOE_Read>
 80020d0:	4603      	mov	r3, r0
 80020d2:	021b      	lsls	r3, r3, #8
 80020d4:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 80020d6:	88fb      	ldrh	r3, [r7, #6]
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	2101      	movs	r1, #1
 80020dc:	4618      	mov	r0, r3
 80020de:	f000 fe0b 	bl	8002cf8 <IOE_Read>
 80020e2:	4603      	mov	r3, r0
 80020e4:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 80020e6:	4323      	orrs	r3, r4
 80020e8:	b21b      	sxth	r3, r3
 80020ea:	b29b      	uxth	r3, r3
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd90      	pop	{r4, r7, pc}

080020f4 <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 80020fe:	2300      	movs	r3, #0
 8002100:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	b2db      	uxtb	r3, r3
 8002106:	2109      	movs	r1, #9
 8002108:	4618      	mov	r0, r3
 800210a:	f000 fdf5 	bl	8002cf8 <IOE_Read>
 800210e:	4603      	mov	r3, r0
 8002110:	73fb      	strb	r3, [r7, #15]
  
  /* Set the global interrupts to be Enabled */    
  tmp |= (uint8_t)STMPE811_GIT_EN;
 8002112:	7bfb      	ldrb	r3, [r7, #15]
 8002114:	f043 0301 	orr.w	r3, r3, #1
 8002118:	73fb      	strb	r3, [r7, #15]
  
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 800211a:	88fb      	ldrh	r3, [r7, #6]
 800211c:	b2db      	uxtb	r3, r3
 800211e:	7bfa      	ldrb	r2, [r7, #15]
 8002120:	2109      	movs	r1, #9
 8002122:	4618      	mov	r0, r3
 8002124:	f000 fdd5 	bl	8002cd2 <IOE_Write>
}
 8002128:	bf00      	nop
 800212a:	3710      	adds	r7, #16
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	4603      	mov	r3, r0
 8002138:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 800213a:	2300      	movs	r3, #0
 800213c:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 800213e:	88fb      	ldrh	r3, [r7, #6]
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2109      	movs	r1, #9
 8002144:	4618      	mov	r0, r3
 8002146:	f000 fdd7 	bl	8002cf8 <IOE_Read>
 800214a:	4603      	mov	r3, r0
 800214c:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */    
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 800214e:	7bfb      	ldrb	r3, [r7, #15]
 8002150:	f023 0301 	bic.w	r3, r3, #1
 8002154:	73fb      	strb	r3, [r7, #15]
 
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 8002156:	88fb      	ldrh	r3, [r7, #6]
 8002158:	b2db      	uxtb	r3, r3
 800215a:	7bfa      	ldrb	r2, [r7, #15]
 800215c:	2109      	movs	r1, #9
 800215e:	4618      	mov	r0, r3
 8002160:	f000 fdb7 	bl	8002cd2 <IOE_Write>
    
}
 8002164:	bf00      	nop
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	460a      	mov	r2, r1
 8002176:	80fb      	strh	r3, [r7, #6]
 8002178:	4613      	mov	r3, r2
 800217a:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 800217c:	2300      	movs	r3, #0
 800217e:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8002180:	88fb      	ldrh	r3, [r7, #6]
 8002182:	b2db      	uxtb	r3, r3
 8002184:	210a      	movs	r1, #10
 8002186:	4618      	mov	r0, r3
 8002188:	f000 fdb6 	bl	8002cf8 <IOE_Read>
 800218c:	4603      	mov	r3, r0
 800218e:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp |= Source; 
 8002190:	7bfa      	ldrb	r2, [r7, #15]
 8002192:	797b      	ldrb	r3, [r7, #5]
 8002194:	4313      	orrs	r3, r2
 8002196:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8002198:	88fb      	ldrh	r3, [r7, #6]
 800219a:	b2db      	uxtb	r3, r3
 800219c:	7bfa      	ldrb	r2, [r7, #15]
 800219e:	210a      	movs	r1, #10
 80021a0:	4618      	mov	r0, r3
 80021a2:	f000 fd96 	bl	8002cd2 <IOE_Write>
}
 80021a6:	bf00      	nop
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b084      	sub	sp, #16
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	4603      	mov	r3, r0
 80021b6:	460a      	mov	r2, r1
 80021b8:	80fb      	strh	r3, [r7, #6]
 80021ba:	4613      	mov	r3, r2
 80021bc:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 80021be:	2300      	movs	r3, #0
 80021c0:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 80021c2:	88fb      	ldrh	r3, [r7, #6]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	210a      	movs	r1, #10
 80021c8:	4618      	mov	r0, r3
 80021ca:	f000 fd95 	bl	8002cf8 <IOE_Read>
 80021ce:	4603      	mov	r3, r0
 80021d0:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp &= ~Source; 
 80021d2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80021d6:	43db      	mvns	r3, r3
 80021d8:	b25a      	sxtb	r2, r3
 80021da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021de:	4013      	ands	r3, r2
 80021e0:	b25b      	sxtb	r3, r3
 80021e2:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 80021e4:	88fb      	ldrh	r3, [r7, #6]
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	7bfa      	ldrb	r2, [r7, #15]
 80021ea:	210a      	movs	r1, #10
 80021ec:	4618      	mov	r0, r3
 80021ee:	f000 fd70 	bl	8002cd2 <IOE_Write>
}
 80021f2:	bf00      	nop
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	4603      	mov	r3, r0
 8002202:	460a      	mov	r2, r1
 8002204:	80fb      	strh	r3, [r7, #6]
 8002206:	4613      	mov	r3, r2
 8002208:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 800220a:	88fb      	ldrh	r3, [r7, #6]
 800220c:	b2db      	uxtb	r3, r3
 800220e:	210b      	movs	r1, #11
 8002210:	4618      	mov	r0, r3
 8002212:	f000 fd71 	bl	8002cf8 <IOE_Read>
 8002216:	4603      	mov	r3, r0
 8002218:	461a      	mov	r2, r3
 800221a:	797b      	ldrb	r3, [r7, #5]
 800221c:	4013      	ands	r3, r2
 800221e:	b2db      	uxtb	r3, r3
}
 8002220:	4618      	mov	r0, r3
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	4603      	mov	r3, r0
 8002230:	460a      	mov	r2, r1
 8002232:	80fb      	strh	r3, [r7, #6]
 8002234:	4613      	mov	r3, r2
 8002236:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 8002238:	88fb      	ldrh	r3, [r7, #6]
 800223a:	b2db      	uxtb	r3, r3
 800223c:	797a      	ldrb	r2, [r7, #5]
 800223e:	210b      	movs	r1, #11
 8002240:	4618      	mov	r0, r3
 8002242:	f000 fd46 	bl	8002cd2 <IOE_Write>
}
 8002246:	bf00      	nop
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	b084      	sub	sp, #16
 8002252:	af00      	add	r7, sp, #0
 8002254:	4603      	mov	r3, r0
 8002256:	6039      	str	r1, [r7, #0]
 8002258:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 800225a:	2300      	movs	r3, #0
 800225c:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 800225e:	88fb      	ldrh	r3, [r7, #6]
 8002260:	b2db      	uxtb	r3, r3
 8002262:	2117      	movs	r1, #23
 8002264:	4618      	mov	r0, r3
 8002266:	f000 fd47 	bl	8002cf8 <IOE_Read>
 800226a:	4603      	mov	r3, r0
 800226c:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */   
  tmp &= ~(uint8_t)IO_Pin;   
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	b25b      	sxtb	r3, r3
 8002272:	43db      	mvns	r3, r3
 8002274:	b25a      	sxtb	r2, r3
 8002276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800227a:	4013      	ands	r3, r2
 800227c:	b25b      	sxtb	r3, r3
 800227e:	73fb      	strb	r3, [r7, #15]
  
  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 8002280:	88fb      	ldrh	r3, [r7, #6]
 8002282:	b2db      	uxtb	r3, r3
 8002284:	7bfa      	ldrb	r2, [r7, #15]
 8002286:	2117      	movs	r1, #23
 8002288:	4618      	mov	r0, r3
 800228a:	f000 fd22 	bl	8002cd2 <IOE_Write>
}
 800228e:	bf00      	nop
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b084      	sub	sp, #16
 800229a:	af00      	add	r7, sp, #0
 800229c:	4603      	mov	r3, r0
 800229e:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;
  
  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 80022a0:	88fb      	ldrh	r3, [r7, #6]
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	2104      	movs	r1, #4
 80022a6:	4618      	mov	r0, r3
 80022a8:	f000 fd26 	bl	8002cf8 <IOE_Read>
 80022ac:	4603      	mov	r3, r0
 80022ae:	73fb      	strb	r3, [r7, #15]
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_IO_FCT);  
 80022b0:	7bfb      	ldrb	r3, [r7, #15]
 80022b2:	f023 0304 	bic.w	r3, r3, #4
 80022b6:	73fb      	strb	r3, [r7, #15]
  
  /* Write the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 80022b8:	88fb      	ldrh	r3, [r7, #6]
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	7bfa      	ldrb	r2, [r7, #15]
 80022be:	2104      	movs	r1, #4
 80022c0:	4618      	mov	r0, r3
 80022c2:	f000 fd06 	bl	8002cd2 <IOE_Write>

  /* Select TSC pins in TSC alternate mode */  
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 80022c6:	88fb      	ldrh	r3, [r7, #6]
 80022c8:	21f0      	movs	r1, #240	; 0xf0
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7ff ffbf 	bl	800224e <stmpe811_IO_EnableAF>
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);  
 80022d0:	7bfb      	ldrb	r3, [r7, #15]
 80022d2:	f023 0303 	bic.w	r3, r3, #3
 80022d6:	73fb      	strb	r3, [r7, #15]
  
  /* Set the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 80022d8:	88fb      	ldrh	r3, [r7, #6]
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	7bfa      	ldrb	r2, [r7, #15]
 80022de:	2104      	movs	r1, #4
 80022e0:	4618      	mov	r0, r3
 80022e2:	f000 fcf6 	bl	8002cd2 <IOE_Write>
  
  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 80022e6:	88fb      	ldrh	r3, [r7, #6]
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	2249      	movs	r2, #73	; 0x49
 80022ec:	2120      	movs	r1, #32
 80022ee:	4618      	mov	r0, r3
 80022f0:	f000 fcef 	bl	8002cd2 <IOE_Write>
  
  /* Wait for 2 ms */
  IOE_Delay(2); 
 80022f4:	2002      	movs	r0, #2
 80022f6:	f000 fd29 	bl	8002d4c <IOE_Delay>
  
  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 80022fa:	88fb      	ldrh	r3, [r7, #6]
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2201      	movs	r2, #1
 8002300:	2121      	movs	r1, #33	; 0x21
 8002302:	4618      	mov	r0, r3
 8002304:	f000 fce5 	bl	8002cd2 <IOE_Write>
  /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 8002308:	88fb      	ldrh	r3, [r7, #6]
 800230a:	b2db      	uxtb	r3, r3
 800230c:	229a      	movs	r2, #154	; 0x9a
 800230e:	2141      	movs	r1, #65	; 0x41
 8002310:	4618      	mov	r0, r3
 8002312:	f000 fcde 	bl	8002cd2 <IOE_Write>
  
  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 8002316:	88fb      	ldrh	r3, [r7, #6]
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2201      	movs	r2, #1
 800231c:	214a      	movs	r1, #74	; 0x4a
 800231e:	4618      	mov	r0, r3
 8002320:	f000 fcd7 	bl	8002cd2 <IOE_Write>
  
  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002324:	88fb      	ldrh	r3, [r7, #6]
 8002326:	b2db      	uxtb	r3, r3
 8002328:	2201      	movs	r2, #1
 800232a:	214b      	movs	r1, #75	; 0x4b
 800232c:	4618      	mov	r0, r3
 800232e:	f000 fcd0 	bl	8002cd2 <IOE_Write>
  
  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002332:	88fb      	ldrh	r3, [r7, #6]
 8002334:	b2db      	uxtb	r3, r3
 8002336:	2200      	movs	r2, #0
 8002338:	214b      	movs	r1, #75	; 0x4b
 800233a:	4618      	mov	r0, r3
 800233c:	f000 fcc9 	bl	8002cd2 <IOE_Write>
  
  /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 8002340:	88fb      	ldrh	r3, [r7, #6]
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2201      	movs	r2, #1
 8002346:	2156      	movs	r1, #86	; 0x56
 8002348:	4618      	mov	r0, r3
 800234a:	f000 fcc2 	bl	8002cd2 <IOE_Write>
  
  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 800234e:	88fb      	ldrh	r3, [r7, #6]
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2201      	movs	r2, #1
 8002354:	2158      	movs	r1, #88	; 0x58
 8002356:	4618      	mov	r0, r3
 8002358:	f000 fcbb 	bl	8002cd2 <IOE_Write>
  
  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 800235c:	88fb      	ldrh	r3, [r7, #6]
 800235e:	b2db      	uxtb	r3, r3
 8002360:	2201      	movs	r2, #1
 8002362:	2140      	movs	r1, #64	; 0x40
 8002364:	4618      	mov	r0, r3
 8002366:	f000 fcb4 	bl	8002cd2 <IOE_Write>
  
  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 800236a:	88fb      	ldrh	r3, [r7, #6]
 800236c:	b2db      	uxtb	r3, r3
 800236e:	22ff      	movs	r2, #255	; 0xff
 8002370:	210b      	movs	r1, #11
 8002372:	4618      	mov	r0, r3
 8002374:	f000 fcad 	bl	8002cd2 <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2); 
 8002378:	2002      	movs	r0, #2
 800237a:	f000 fce7 	bl	8002d4c <IOE_Delay>
}
 800237e:	bf00      	nop
 8002380:	3710      	adds	r7, #16
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}

08002386 <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 8002386:	b580      	push	{r7, lr}
 8002388:	b084      	sub	sp, #16
 800238a:	af00      	add	r7, sp, #0
 800238c:	4603      	mov	r3, r0
 800238e:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 8002390:	2300      	movs	r3, #0
 8002392:	73fb      	strb	r3, [r7, #15]
  
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 8002394:	88fb      	ldrh	r3, [r7, #6]
 8002396:	b2db      	uxtb	r3, r3
 8002398:	2140      	movs	r1, #64	; 0x40
 800239a:	4618      	mov	r0, r3
 800239c:	f000 fcac 	bl	8002cf8 <IOE_Read>
 80023a0:	4603      	mov	r3, r0
 80023a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023a6:	2b80      	cmp	r3, #128	; 0x80
 80023a8:	bf0c      	ite	eq
 80023aa:	2301      	moveq	r3, #1
 80023ac:	2300      	movne	r3, #0
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	73bb      	strb	r3, [r7, #14]
  
  if(state > 0)
 80023b2:	7bbb      	ldrb	r3, [r7, #14]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d00b      	beq.n	80023d0 <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 80023b8:	88fb      	ldrh	r3, [r7, #6]
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	214c      	movs	r1, #76	; 0x4c
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 fc9a 	bl	8002cf8 <IOE_Read>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d010      	beq.n	80023ec <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 80023ca:	2301      	movs	r3, #1
 80023cc:	73fb      	strb	r3, [r7, #15]
 80023ce:	e00d      	b.n	80023ec <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80023d0:	88fb      	ldrh	r3, [r7, #6]
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	2201      	movs	r2, #1
 80023d6:	214b      	movs	r1, #75	; 0x4b
 80023d8:	4618      	mov	r0, r3
 80023da:	f000 fc7a 	bl	8002cd2 <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 80023de:	88fb      	ldrh	r3, [r7, #6]
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2200      	movs	r2, #0
 80023e4:	214b      	movs	r1, #75	; 0x4b
 80023e6:	4618      	mov	r0, r3
 80023e8:	f000 fc73 	bl	8002cd2 <IOE_Write>
  }
  
  return ret;
 80023ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}

080023f6 <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80023f6:	b580      	push	{r7, lr}
 80023f8:	b086      	sub	sp, #24
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	4603      	mov	r3, r0
 80023fe:	60b9      	str	r1, [r7, #8]
 8002400:	607a      	str	r2, [r7, #4]
 8002402:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;
  
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 8002404:	89fb      	ldrh	r3, [r7, #14]
 8002406:	b2d8      	uxtb	r0, r3
 8002408:	f107 0210 	add.w	r2, r7, #16
 800240c:	2304      	movs	r3, #4
 800240e:	21d7      	movs	r1, #215	; 0xd7
 8002410:	f000 fc85 	bl	8002d1e <IOE_ReadMultiple>
  
  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 8002414:	7c3b      	ldrb	r3, [r7, #16]
 8002416:	061a      	lsls	r2, r3, #24
 8002418:	7c7b      	ldrb	r3, [r7, #17]
 800241a:	041b      	lsls	r3, r3, #16
 800241c:	431a      	orrs	r2, r3
 800241e:	7cbb      	ldrb	r3, [r7, #18]
 8002420:	021b      	lsls	r3, r3, #8
 8002422:	4313      	orrs	r3, r2
 8002424:	7cfa      	ldrb	r2, [r7, #19]
 8002426:	4313      	orrs	r3, r2
 8002428:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	0d1b      	lsrs	r3, r3, #20
 800242e:	b29a      	uxth	r2, r3
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	0a1b      	lsrs	r3, r3, #8
 8002438:	b29b      	uxth	r3, r3
 800243a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800243e:	b29a      	uxth	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	801a      	strh	r2, [r3, #0]
  
  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002444:	89fb      	ldrh	r3, [r7, #14]
 8002446:	b2db      	uxtb	r3, r3
 8002448:	2201      	movs	r2, #1
 800244a:	214b      	movs	r1, #75	; 0x4b
 800244c:	4618      	mov	r0, r3
 800244e:	f000 fc40 	bl	8002cd2 <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002452:	89fb      	ldrh	r3, [r7, #14]
 8002454:	b2db      	uxtb	r3, r3
 8002456:	2200      	movs	r2, #0
 8002458:	214b      	movs	r1, #75	; 0x4b
 800245a:	4618      	mov	r0, r3
 800245c:	f000 fc39 	bl	8002cd2 <IOE_Write>
}
 8002460:	bf00      	nop
 8002462:	3718      	adds	r7, #24
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}

08002468 <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	4603      	mov	r3, r0
 8002470:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 8002472:	f000 fc28 	bl	8002cc6 <IOE_ITConfig>
  
  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 8002476:	88fb      	ldrh	r3, [r7, #6]
 8002478:	211f      	movs	r1, #31
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff fe76 	bl	800216c <stmpe811_EnableITSource>
  
  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 8002480:	88fb      	ldrh	r3, [r7, #6]
 8002482:	4618      	mov	r0, r3
 8002484:	f7ff fe36 	bl	80020f4 <stmpe811_EnableGlobalIT>
}
 8002488:	bf00      	nop
 800248a:	3708      	adds	r7, #8
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}

08002490 <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	4603      	mov	r3, r0
 8002498:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 800249a:	88fb      	ldrh	r3, [r7, #6]
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff fe47 	bl	8002130 <stmpe811_DisableGlobalIT>
  
  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 80024a2:	88fb      	ldrh	r3, [r7, #6]
 80024a4:	211f      	movs	r1, #31
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff fe81 	bl	80021ae <stmpe811_DisableITSource>
}
 80024ac:	bf00      	nop
 80024ae:	3708      	adds	r7, #8
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 80024be:	88fb      	ldrh	r3, [r7, #6]
 80024c0:	211f      	movs	r1, #31
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7ff fe99 	bl	80021fa <stmpe811_ReadGITStatus>
 80024c8:	4603      	mov	r3, r0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b082      	sub	sp, #8
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	4603      	mov	r3, r0
 80024da:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 80024dc:	88fb      	ldrh	r3, [r7, #6]
 80024de:	211f      	movs	r1, #31
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff fea1 	bl	8002228 <stmpe811_ClearGlobalIT>
}
 80024e6:	bf00      	nop
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
	...

080024f0 <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b085      	sub	sp, #20
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	4603      	mov	r3, r0
 80024f8:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 80024fa:	2300      	movs	r3, #0
 80024fc:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 80024fe:	2300      	movs	r3, #0
 8002500:	73fb      	strb	r3, [r7, #15]
 8002502:	e00b      	b.n	800251c <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 8002504:	7bfb      	ldrb	r3, [r7, #15]
 8002506:	4a0a      	ldr	r2, [pc, #40]	; (8002530 <stmpe811_GetInstance+0x40>)
 8002508:	5cd3      	ldrb	r3, [r2, r3]
 800250a:	b29b      	uxth	r3, r3
 800250c:	88fa      	ldrh	r2, [r7, #6]
 800250e:	429a      	cmp	r2, r3
 8002510:	d101      	bne.n	8002516 <stmpe811_GetInstance+0x26>
    {
      return idx; 
 8002512:	7bfb      	ldrb	r3, [r7, #15]
 8002514:	e006      	b.n	8002524 <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8002516:	7bfb      	ldrb	r3, [r7, #15]
 8002518:	3301      	adds	r3, #1
 800251a:	73fb      	strb	r3, [r7, #15]
 800251c:	7bfb      	ldrb	r3, [r7, #15]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d9f0      	bls.n	8002504 <stmpe811_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 8002522:	23ff      	movs	r3, #255	; 0xff
}
 8002524:	4618      	mov	r0, r3
 8002526:	3714      	adds	r7, #20
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	2000040c 	.word	0x2000040c

08002534 <BSP_LED_Init>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b08a      	sub	sp, #40	; 0x28
 8002538:	af00      	add	r7, sp, #0
 800253a:	4603      	mov	r3, r0
 800253c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800253e:	79fb      	ldrb	r3, [r7, #7]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d10e      	bne.n	8002562 <BSP_LED_Init+0x2e>
 8002544:	2300      	movs	r3, #0
 8002546:	613b      	str	r3, [r7, #16]
 8002548:	4b21      	ldr	r3, [pc, #132]	; (80025d0 <BSP_LED_Init+0x9c>)
 800254a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254c:	4a20      	ldr	r2, [pc, #128]	; (80025d0 <BSP_LED_Init+0x9c>)
 800254e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002552:	6313      	str	r3, [r2, #48]	; 0x30
 8002554:	4b1e      	ldr	r3, [pc, #120]	; (80025d0 <BSP_LED_Init+0x9c>)
 8002556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800255c:	613b      	str	r3, [r7, #16]
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	e010      	b.n	8002584 <BSP_LED_Init+0x50>
 8002562:	79fb      	ldrb	r3, [r7, #7]
 8002564:	2b01      	cmp	r3, #1
 8002566:	d10d      	bne.n	8002584 <BSP_LED_Init+0x50>
 8002568:	2300      	movs	r3, #0
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	4b18      	ldr	r3, [pc, #96]	; (80025d0 <BSP_LED_Init+0x9c>)
 800256e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002570:	4a17      	ldr	r2, [pc, #92]	; (80025d0 <BSP_LED_Init+0x9c>)
 8002572:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002576:	6313      	str	r3, [r2, #48]	; 0x30
 8002578:	4b15      	ldr	r3, [pc, #84]	; (80025d0 <BSP_LED_Init+0x9c>)
 800257a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002580:	60fb      	str	r3, [r7, #12]
 8002582:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8002584:	79fb      	ldrb	r3, [r7, #7]
 8002586:	4a13      	ldr	r2, [pc, #76]	; (80025d4 <BSP_LED_Init+0xa0>)
 8002588:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800258c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800258e:	2301      	movs	r3, #1
 8002590:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002592:	2301      	movs	r3, #1
 8002594:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002596:	2302      	movs	r3, #2
 8002598:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800259a:	79fb      	ldrb	r3, [r7, #7]
 800259c:	4a0e      	ldr	r2, [pc, #56]	; (80025d8 <BSP_LED_Init+0xa4>)
 800259e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025a2:	f107 0214 	add.w	r2, r7, #20
 80025a6:	4611      	mov	r1, r2
 80025a8:	4618      	mov	r0, r3
 80025aa:	f002 fa89 	bl	8004ac0 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80025ae:	79fb      	ldrb	r3, [r7, #7]
 80025b0:	4a09      	ldr	r2, [pc, #36]	; (80025d8 <BSP_LED_Init+0xa4>)
 80025b2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80025b6:	79fb      	ldrb	r3, [r7, #7]
 80025b8:	4a06      	ldr	r2, [pc, #24]	; (80025d4 <BSP_LED_Init+0xa0>)
 80025ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025be:	2200      	movs	r2, #0
 80025c0:	4619      	mov	r1, r3
 80025c2:	f002 fc29 	bl	8004e18 <HAL_GPIO_WritePin>
}
 80025c6:	bf00      	nop
 80025c8:	3728      	adds	r7, #40	; 0x28
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	40023800 	.word	0x40023800
 80025d4:	08008c00 	.word	0x08008c00
 80025d8:	20000160 	.word	0x20000160

080025dc <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4 
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	4603      	mov	r3, r0
 80025e4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80025e6:	79fb      	ldrb	r3, [r7, #7]
 80025e8:	4a07      	ldr	r2, [pc, #28]	; (8002608 <BSP_LED_On+0x2c>)
 80025ea:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80025ee:	79fb      	ldrb	r3, [r7, #7]
 80025f0:	4a06      	ldr	r2, [pc, #24]	; (800260c <BSP_LED_On+0x30>)
 80025f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025f6:	2201      	movs	r2, #1
 80025f8:	4619      	mov	r1, r3
 80025fa:	f002 fc0d 	bl	8004e18 <HAL_GPIO_WritePin>
}
 80025fe:	bf00      	nop
 8002600:	3708      	adds	r7, #8
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	20000160 	.word	0x20000160
 800260c:	08008c00 	.word	0x08008c00

08002610 <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 800261a:	79fb      	ldrb	r3, [r7, #7]
 800261c:	4a07      	ldr	r2, [pc, #28]	; (800263c <BSP_LED_Off+0x2c>)
 800261e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002622:	79fb      	ldrb	r3, [r7, #7]
 8002624:	4a06      	ldr	r2, [pc, #24]	; (8002640 <BSP_LED_Off+0x30>)
 8002626:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800262a:	2200      	movs	r2, #0
 800262c:	4619      	mov	r1, r3
 800262e:	f002 fbf3 	bl	8004e18 <HAL_GPIO_WritePin>
}
 8002632:	bf00      	nop
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	20000160 	.word	0x20000160
 8002640:	08008c00 	.word	0x08008c00

08002644 <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4  
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 800264e:	79fb      	ldrb	r3, [r7, #7]
 8002650:	4a07      	ldr	r2, [pc, #28]	; (8002670 <BSP_LED_Toggle+0x2c>)
 8002652:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002656:	79fb      	ldrb	r3, [r7, #7]
 8002658:	4906      	ldr	r1, [pc, #24]	; (8002674 <BSP_LED_Toggle+0x30>)
 800265a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800265e:	4619      	mov	r1, r3
 8002660:	4610      	mov	r0, r2
 8002662:	f002 fbf2 	bl	8004e4a <HAL_GPIO_TogglePin>
}
 8002666:	bf00      	nop
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	20000160 	.word	0x20000160
 8002674:	08008c00 	.word	0x08008c00

08002678 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b08a      	sub	sp, #40	; 0x28
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  
  I2C_HandleTypeDef* pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a33      	ldr	r2, [pc, #204]	; (8002754 <I2Cx_MspInit+0xdc>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d15f      	bne.n	800274a <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 800268a:	2300      	movs	r3, #0
 800268c:	613b      	str	r3, [r7, #16]
 800268e:	4b32      	ldr	r3, [pc, #200]	; (8002758 <I2Cx_MspInit+0xe0>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002692:	4a31      	ldr	r2, [pc, #196]	; (8002758 <I2Cx_MspInit+0xe0>)
 8002694:	f043 0304 	orr.w	r3, r3, #4
 8002698:	6313      	str	r3, [r2, #48]	; 0x30
 800269a:	4b2f      	ldr	r3, [pc, #188]	; (8002758 <I2Cx_MspInit+0xe0>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269e:	f003 0304 	and.w	r3, r3, #4
 80026a2:	613b      	str	r3, [r7, #16]
 80026a4:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 80026a6:	2300      	movs	r3, #0
 80026a8:	60fb      	str	r3, [r7, #12]
 80026aa:	4b2b      	ldr	r3, [pc, #172]	; (8002758 <I2Cx_MspInit+0xe0>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ae:	4a2a      	ldr	r2, [pc, #168]	; (8002758 <I2Cx_MspInit+0xe0>)
 80026b0:	f043 0301 	orr.w	r3, r3, #1
 80026b4:	6313      	str	r3, [r2, #48]	; 0x30
 80026b6:	4b28      	ldr	r3, [pc, #160]	; (8002758 <I2Cx_MspInit+0xe0>)
 80026b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	60fb      	str	r3, [r7, #12]
 80026c0:	68fb      	ldr	r3, [r7, #12]
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 80026c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 80026c8:	2312      	movs	r3, #18
 80026ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80026cc:	2300      	movs	r3, #0
 80026ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 80026d0:	2302      	movs	r3, #2
 80026d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80026d4:	2304      	movs	r3, #4
 80026d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 80026d8:	f107 0314 	add.w	r3, r7, #20
 80026dc:	4619      	mov	r1, r3
 80026de:	481f      	ldr	r0, [pc, #124]	; (800275c <I2Cx_MspInit+0xe4>)
 80026e0:	f002 f9ee 	bl	8004ac0 <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 80026e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026e8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 80026ea:	f107 0314 	add.w	r3, r7, #20
 80026ee:	4619      	mov	r1, r3
 80026f0:	481b      	ldr	r0, [pc, #108]	; (8002760 <I2Cx_MspInit+0xe8>)
 80026f2:	f002 f9e5 	bl	8004ac0 <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 80026f6:	2300      	movs	r3, #0
 80026f8:	60bb      	str	r3, [r7, #8]
 80026fa:	4b17      	ldr	r3, [pc, #92]	; (8002758 <I2Cx_MspInit+0xe0>)
 80026fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fe:	4a16      	ldr	r2, [pc, #88]	; (8002758 <I2Cx_MspInit+0xe0>)
 8002700:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002704:	6413      	str	r3, [r2, #64]	; 0x40
 8002706:	4b14      	ldr	r3, [pc, #80]	; (8002758 <I2Cx_MspInit+0xe0>)
 8002708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800270e:	60bb      	str	r3, [r7, #8]
 8002710:	68bb      	ldr	r3, [r7, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 8002712:	4b11      	ldr	r3, [pc, #68]	; (8002758 <I2Cx_MspInit+0xe0>)
 8002714:	6a1b      	ldr	r3, [r3, #32]
 8002716:	4a10      	ldr	r2, [pc, #64]	; (8002758 <I2Cx_MspInit+0xe0>)
 8002718:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800271c:	6213      	str	r3, [r2, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 800271e:	4b0e      	ldr	r3, [pc, #56]	; (8002758 <I2Cx_MspInit+0xe0>)
 8002720:	6a1b      	ldr	r3, [r3, #32]
 8002722:	4a0d      	ldr	r2, [pc, #52]	; (8002758 <I2Cx_MspInit+0xe0>)
 8002724:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002728:	6213      	str	r3, [r2, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 800272a:	2200      	movs	r2, #0
 800272c:	210f      	movs	r1, #15
 800272e:	2048      	movs	r0, #72	; 0x48
 8002730:	f001 fd3b 	bl	80041aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002734:	2048      	movs	r0, #72	; 0x48
 8002736:	f001 fd54 	bl	80041e2 <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 800273a:	2200      	movs	r2, #0
 800273c:	210f      	movs	r1, #15
 800273e:	2049      	movs	r0, #73	; 0x49
 8002740:	f001 fd33 	bl	80041aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 8002744:	2049      	movs	r0, #73	; 0x49
 8002746:	f001 fd4c 	bl	80041e2 <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 800274a:	bf00      	nop
 800274c:	3728      	adds	r7, #40	; 0x28
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	40005c00 	.word	0x40005c00
 8002758:	40023800 	.word	0x40023800
 800275c:	40020000 	.word	0x40020000
 8002760:	40020800 	.word	0x40020800

08002764 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8002768:	4814      	ldr	r0, [pc, #80]	; (80027bc <I2Cx_Init+0x58>)
 800276a:	f003 f831 	bl	80057d0 <HAL_I2C_GetState>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d121      	bne.n	80027b8 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 8002774:	4b11      	ldr	r3, [pc, #68]	; (80027bc <I2Cx_Init+0x58>)
 8002776:	4a12      	ldr	r2, [pc, #72]	; (80027c0 <I2Cx_Init+0x5c>)
 8002778:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 800277a:	4b10      	ldr	r3, [pc, #64]	; (80027bc <I2Cx_Init+0x58>)
 800277c:	4a11      	ldr	r2, [pc, #68]	; (80027c4 <I2Cx_Init+0x60>)
 800277e:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 8002780:	4b0e      	ldr	r3, [pc, #56]	; (80027bc <I2Cx_Init+0x58>)
 8002782:	2200      	movs	r2, #0
 8002784:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 8002786:	4b0d      	ldr	r3, [pc, #52]	; (80027bc <I2Cx_Init+0x58>)
 8002788:	2200      	movs	r2, #0
 800278a:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800278c:	4b0b      	ldr	r3, [pc, #44]	; (80027bc <I2Cx_Init+0x58>)
 800278e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002792:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8002794:	4b09      	ldr	r3, [pc, #36]	; (80027bc <I2Cx_Init+0x58>)
 8002796:	2200      	movs	r2, #0
 8002798:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 800279a:	4b08      	ldr	r3, [pc, #32]	; (80027bc <I2Cx_Init+0x58>)
 800279c:	2200      	movs	r2, #0
 800279e:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 80027a0:	4b06      	ldr	r3, [pc, #24]	; (80027bc <I2Cx_Init+0x58>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 80027a6:	4b05      	ldr	r3, [pc, #20]	; (80027bc <I2Cx_Init+0x58>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	621a      	str	r2, [r3, #32]
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 80027ac:	4803      	ldr	r0, [pc, #12]	; (80027bc <I2Cx_Init+0x58>)
 80027ae:	f7ff ff63 	bl	8002678 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 80027b2:	4802      	ldr	r0, [pc, #8]	; (80027bc <I2Cx_Init+0x58>)
 80027b4:	f002 fb64 	bl	8004e80 <HAL_I2C_Init>
  }
}
 80027b8:	bf00      	nop
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	20000410 	.word	0x20000410
 80027c0:	40005c00 	.word	0x40005c00
 80027c4:	000186a0 	.word	0x000186a0

080027c8 <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 80027ce:	2300      	movs	r3, #0
 80027d0:	603b      	str	r3, [r7, #0]
 80027d2:	4b13      	ldr	r3, [pc, #76]	; (8002820 <I2Cx_ITConfig+0x58>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d6:	4a12      	ldr	r2, [pc, #72]	; (8002820 <I2Cx_ITConfig+0x58>)
 80027d8:	f043 0301 	orr.w	r3, r3, #1
 80027dc:	6313      	str	r3, [r2, #48]	; 0x30
 80027de:	4b10      	ldr	r3, [pc, #64]	; (8002820 <I2Cx_ITConfig+0x58>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	603b      	str	r3, [r7, #0]
 80027e8:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 80027ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 80027f0:	2301      	movs	r3, #1
 80027f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 80027f4:	2300      	movs	r3, #0
 80027f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 80027f8:	4b0a      	ldr	r3, [pc, #40]	; (8002824 <I2Cx_ITConfig+0x5c>)
 80027fa:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 80027fc:	1d3b      	adds	r3, r7, #4
 80027fe:	4619      	mov	r1, r3
 8002800:	4809      	ldr	r0, [pc, #36]	; (8002828 <I2Cx_ITConfig+0x60>)
 8002802:	f002 f95d 	bl	8004ac0 <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 8002806:	2200      	movs	r2, #0
 8002808:	210f      	movs	r1, #15
 800280a:	2028      	movs	r0, #40	; 0x28
 800280c:	f001 fccd 	bl	80041aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 8002810:	2028      	movs	r0, #40	; 0x28
 8002812:	f001 fce6 	bl	80041e2 <HAL_NVIC_EnableIRQ>
}
 8002816:	bf00      	nop
 8002818:	3718      	adds	r7, #24
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	40023800 	.word	0x40023800
 8002824:	10210000 	.word	0x10210000
 8002828:	40020000 	.word	0x40020000

0800282c <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
 800282c:	b580      	push	{r7, lr}
 800282e:	b088      	sub	sp, #32
 8002830:	af04      	add	r7, sp, #16
 8002832:	4603      	mov	r3, r0
 8002834:	71fb      	strb	r3, [r7, #7]
 8002836:	460b      	mov	r3, r1
 8002838:	71bb      	strb	r3, [r7, #6]
 800283a:	4613      	mov	r3, r2
 800283c:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 800283e:	2300      	movs	r3, #0
 8002840:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8002842:	79fb      	ldrb	r3, [r7, #7]
 8002844:	b299      	uxth	r1, r3
 8002846:	79bb      	ldrb	r3, [r7, #6]
 8002848:	b29a      	uxth	r2, r3
 800284a:	4b0b      	ldr	r3, [pc, #44]	; (8002878 <I2Cx_WriteData+0x4c>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	9302      	str	r3, [sp, #8]
 8002850:	2301      	movs	r3, #1
 8002852:	9301      	str	r3, [sp, #4]
 8002854:	1d7b      	adds	r3, r7, #5
 8002856:	9300      	str	r3, [sp, #0]
 8002858:	2301      	movs	r3, #1
 800285a:	4808      	ldr	r0, [pc, #32]	; (800287c <I2Cx_WriteData+0x50>)
 800285c:	f002 fc98 	bl	8005190 <HAL_I2C_Mem_Write>
 8002860:	4603      	mov	r3, r0
 8002862:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002864:	7bfb      	ldrb	r3, [r7, #15]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 800286a:	f000 f863 	bl	8002934 <I2Cx_Error>
  }        
}
 800286e:	bf00      	nop
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	20000168 	.word	0x20000168
 800287c:	20000410 	.word	0x20000410

08002880 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b088      	sub	sp, #32
 8002884:	af04      	add	r7, sp, #16
 8002886:	4603      	mov	r3, r0
 8002888:	460a      	mov	r2, r1
 800288a:	71fb      	strb	r3, [r7, #7]
 800288c:	4613      	mov	r3, r2
 800288e:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002890:	2300      	movs	r3, #0
 8002892:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8002894:	2300      	movs	r3, #0
 8002896:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	b299      	uxth	r1, r3
 800289c:	79bb      	ldrb	r3, [r7, #6]
 800289e:	b29a      	uxth	r2, r3
 80028a0:	4b0b      	ldr	r3, [pc, #44]	; (80028d0 <I2Cx_ReadData+0x50>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	9302      	str	r3, [sp, #8]
 80028a6:	2301      	movs	r3, #1
 80028a8:	9301      	str	r3, [sp, #4]
 80028aa:	f107 030e 	add.w	r3, r7, #14
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	2301      	movs	r3, #1
 80028b2:	4808      	ldr	r0, [pc, #32]	; (80028d4 <I2Cx_ReadData+0x54>)
 80028b4:	f002 fd66 	bl	8005384 <HAL_I2C_Mem_Read>
 80028b8:	4603      	mov	r3, r0
 80028ba:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 80028bc:	7bfb      	ldrb	r3, [r7, #15]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 80028c2:	f000 f837 	bl	8002934 <I2Cx_Error>
  
  }
  return value;
 80028c6:	7bbb      	ldrb	r3, [r7, #14]
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3710      	adds	r7, #16
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	20000168 	.word	0x20000168
 80028d4:	20000410 	.word	0x20000410

080028d8 <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b088      	sub	sp, #32
 80028dc:	af04      	add	r7, sp, #16
 80028de:	603a      	str	r2, [r7, #0]
 80028e0:	461a      	mov	r2, r3
 80028e2:	4603      	mov	r3, r0
 80028e4:	71fb      	strb	r3, [r7, #7]
 80028e6:	460b      	mov	r3, r1
 80028e8:	71bb      	strb	r3, [r7, #6]
 80028ea:	4613      	mov	r3, r2
 80028ec:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028ee:	2300      	movs	r3, #0
 80028f0:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 80028f2:	79fb      	ldrb	r3, [r7, #7]
 80028f4:	b299      	uxth	r1, r3
 80028f6:	79bb      	ldrb	r3, [r7, #6]
 80028f8:	b29a      	uxth	r2, r3
 80028fa:	4b0c      	ldr	r3, [pc, #48]	; (800292c <I2Cx_ReadBuffer+0x54>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	9302      	str	r3, [sp, #8]
 8002900:	88bb      	ldrh	r3, [r7, #4]
 8002902:	9301      	str	r3, [sp, #4]
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	2301      	movs	r3, #1
 800290a:	4809      	ldr	r0, [pc, #36]	; (8002930 <I2Cx_ReadBuffer+0x58>)
 800290c:	f002 fd3a 	bl	8005384 <HAL_I2C_Mem_Read>
 8002910:	4603      	mov	r3, r0
 8002912:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status == HAL_OK)
 8002914:	7bfb      	ldrb	r3, [r7, #15]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 800291a:	2300      	movs	r3, #0
 800291c:	e002      	b.n	8002924 <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 800291e:	f000 f809 	bl	8002934 <I2Cx_Error>

    return 1;
 8002922:	2301      	movs	r3, #1
  }
}
 8002924:	4618      	mov	r0, r3
 8002926:	3710      	adds	r7, #16
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	20000168 	.word	0x20000168
 8002930:	20000410 	.word	0x20000410

08002934 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8002938:	4803      	ldr	r0, [pc, #12]	; (8002948 <I2Cx_Error+0x14>)
 800293a:	f002 fbe5 	bl	8005108 <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 800293e:	f7ff ff11 	bl	8002764 <I2Cx_Init>
}
 8002942:	bf00      	nop
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	20000410 	.word	0x20000410

0800294c <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002950:	4819      	ldr	r0, [pc, #100]	; (80029b8 <SPIx_Init+0x6c>)
 8002952:	f005 f9ca 	bl	8007cea <HAL_SPI_GetState>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d12b      	bne.n	80029b4 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 800295c:	4b16      	ldr	r3, [pc, #88]	; (80029b8 <SPIx_Init+0x6c>)
 800295e:	4a17      	ldr	r2, [pc, #92]	; (80029bc <SPIx_Init+0x70>)
 8002960:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002962:	4b15      	ldr	r3, [pc, #84]	; (80029b8 <SPIx_Init+0x6c>)
 8002964:	2218      	movs	r2, #24
 8002966:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002968:	4b13      	ldr	r3, [pc, #76]	; (80029b8 <SPIx_Init+0x6c>)
 800296a:	2200      	movs	r2, #0
 800296c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800296e:	4b12      	ldr	r3, [pc, #72]	; (80029b8 <SPIx_Init+0x6c>)
 8002970:	2200      	movs	r2, #0
 8002972:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8002974:	4b10      	ldr	r3, [pc, #64]	; (80029b8 <SPIx_Init+0x6c>)
 8002976:	2200      	movs	r2, #0
 8002978:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800297a:	4b0f      	ldr	r3, [pc, #60]	; (80029b8 <SPIx_Init+0x6c>)
 800297c:	2200      	movs	r2, #0
 800297e:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002980:	4b0d      	ldr	r3, [pc, #52]	; (80029b8 <SPIx_Init+0x6c>)
 8002982:	2207      	movs	r2, #7
 8002984:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8002986:	4b0c      	ldr	r3, [pc, #48]	; (80029b8 <SPIx_Init+0x6c>)
 8002988:	2200      	movs	r2, #0
 800298a:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 800298c:	4b0a      	ldr	r3, [pc, #40]	; (80029b8 <SPIx_Init+0x6c>)
 800298e:	2200      	movs	r2, #0
 8002990:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8002992:	4b09      	ldr	r3, [pc, #36]	; (80029b8 <SPIx_Init+0x6c>)
 8002994:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002998:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800299a:	4b07      	ldr	r3, [pc, #28]	; (80029b8 <SPIx_Init+0x6c>)
 800299c:	2200      	movs	r2, #0
 800299e:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80029a0:	4b05      	ldr	r3, [pc, #20]	; (80029b8 <SPIx_Init+0x6c>)
 80029a2:	f44f 7282 	mov.w	r2, #260	; 0x104
 80029a6:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 80029a8:	4803      	ldr	r0, [pc, #12]	; (80029b8 <SPIx_Init+0x6c>)
 80029aa:	f000 f853 	bl	8002a54 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80029ae:	4802      	ldr	r0, [pc, #8]	; (80029b8 <SPIx_Init+0x6c>)
 80029b0:	f004 fc11 	bl	80071d6 <HAL_SPI_Init>
  } 
}
 80029b4:	bf00      	nop
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	20000464 	.word	0x20000464
 80029bc:	40015000 	.word	0x40015000

080029c0 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	4603      	mov	r3, r0
 80029c8:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80029ca:	2300      	movs	r3, #0
 80029cc:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 80029ce:	79fb      	ldrb	r3, [r7, #7]
 80029d0:	b29a      	uxth	r2, r3
 80029d2:	4b09      	ldr	r3, [pc, #36]	; (80029f8 <SPIx_Read+0x38>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f107 0108 	add.w	r1, r7, #8
 80029da:	4808      	ldr	r0, [pc, #32]	; (80029fc <SPIx_Read+0x3c>)
 80029dc:	f004 fdf8 	bl	80075d0 <HAL_SPI_Receive>
 80029e0:	4603      	mov	r3, r0
 80029e2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80029e4:	7bfb      	ldrb	r3, [r7, #15]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d001      	beq.n	80029ee <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80029ea:	f000 f827 	bl	8002a3c <SPIx_Error>
  }
  
  return readvalue;
 80029ee:	68bb      	ldr	r3, [r7, #8]
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3710      	adds	r7, #16
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	2000016c 	.word	0x2000016c
 80029fc:	20000464 	.word	0x20000464

08002a00 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	4603      	mov	r3, r0
 8002a08:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8002a0e:	4b09      	ldr	r3, [pc, #36]	; (8002a34 <SPIx_Write+0x34>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	1db9      	adds	r1, r7, #6
 8002a14:	2201      	movs	r2, #1
 8002a16:	4808      	ldr	r0, [pc, #32]	; (8002a38 <SPIx_Write+0x38>)
 8002a18:	f004 fc84 	bl	8007324 <HAL_SPI_Transmit>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002a20:	7bfb      	ldrb	r3, [r7, #15]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002a26:	f000 f809 	bl	8002a3c <SPIx_Error>
  }
}
 8002a2a:	bf00      	nop
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	2000016c 	.word	0x2000016c
 8002a38:	20000464 	.word	0x20000464

08002a3c <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002a40:	4803      	ldr	r0, [pc, #12]	; (8002a50 <SPIx_Error+0x14>)
 8002a42:	f004 fc33 	bl	80072ac <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8002a46:	f7ff ff81 	bl	800294c <SPIx_Init>
}
 8002a4a:	bf00      	nop
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	20000464 	.word	0x20000464

08002a54 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b08a      	sub	sp, #40	; 0x28
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	613b      	str	r3, [r7, #16]
 8002a60:	4b17      	ldr	r3, [pc, #92]	; (8002ac0 <SPIx_MspInit+0x6c>)
 8002a62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a64:	4a16      	ldr	r2, [pc, #88]	; (8002ac0 <SPIx_MspInit+0x6c>)
 8002a66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a6a:	6453      	str	r3, [r2, #68]	; 0x44
 8002a6c:	4b14      	ldr	r3, [pc, #80]	; (8002ac0 <SPIx_MspInit+0x6c>)
 8002a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a74:	613b      	str	r3, [r7, #16]
 8002a76:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002a78:	2300      	movs	r3, #0
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	4b10      	ldr	r3, [pc, #64]	; (8002ac0 <SPIx_MspInit+0x6c>)
 8002a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a80:	4a0f      	ldr	r2, [pc, #60]	; (8002ac0 <SPIx_MspInit+0x6c>)
 8002a82:	f043 0320 	orr.w	r3, r3, #32
 8002a86:	6313      	str	r3, [r2, #48]	; 0x30
 8002a88:	4b0d      	ldr	r3, [pc, #52]	; (8002ac0 <SPIx_MspInit+0x6c>)
 8002a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8c:	f003 0320 	and.w	r3, r3, #32
 8002a90:	60fb      	str	r3, [r7, #12]
 8002a92:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002a94:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002a98:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8002aa6:	2305      	movs	r3, #5
 8002aa8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8002aaa:	f107 0314 	add.w	r3, r7, #20
 8002aae:	4619      	mov	r1, r3
 8002ab0:	4804      	ldr	r0, [pc, #16]	; (8002ac4 <SPIx_MspInit+0x70>)
 8002ab2:	f002 f805 	bl	8004ac0 <HAL_GPIO_Init>
}
 8002ab6:	bf00      	nop
 8002ab8:	3728      	adds	r7, #40	; 0x28
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	40023800 	.word	0x40023800
 8002ac4:	40021400 	.word	0x40021400

08002ac8 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b088      	sub	sp, #32
 8002acc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8002ace:	4b36      	ldr	r3, [pc, #216]	; (8002ba8 <LCD_IO_Init+0xe0>)
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d164      	bne.n	8002ba0 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8002ad6:	4b34      	ldr	r3, [pc, #208]	; (8002ba8 <LCD_IO_Init+0xe0>)
 8002ad8:	2201      	movs	r2, #1
 8002ada:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8002adc:	2300      	movs	r3, #0
 8002ade:	60bb      	str	r3, [r7, #8]
 8002ae0:	4b32      	ldr	r3, [pc, #200]	; (8002bac <LCD_IO_Init+0xe4>)
 8002ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae4:	4a31      	ldr	r2, [pc, #196]	; (8002bac <LCD_IO_Init+0xe4>)
 8002ae6:	f043 0308 	orr.w	r3, r3, #8
 8002aea:	6313      	str	r3, [r2, #48]	; 0x30
 8002aec:	4b2f      	ldr	r3, [pc, #188]	; (8002bac <LCD_IO_Init+0xe4>)
 8002aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af0:	f003 0308 	and.w	r3, r3, #8
 8002af4:	60bb      	str	r3, [r7, #8]
 8002af6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002af8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002afc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002afe:	2301      	movs	r3, #1
 8002b00:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002b02:	2300      	movs	r3, #0
 8002b04:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002b06:	2302      	movs	r3, #2
 8002b08:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8002b0a:	f107 030c 	add.w	r3, r7, #12
 8002b0e:	4619      	mov	r1, r3
 8002b10:	4827      	ldr	r0, [pc, #156]	; (8002bb0 <LCD_IO_Init+0xe8>)
 8002b12:	f001 ffd5 	bl	8004ac0 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8002b16:	2300      	movs	r3, #0
 8002b18:	607b      	str	r3, [r7, #4]
 8002b1a:	4b24      	ldr	r3, [pc, #144]	; (8002bac <LCD_IO_Init+0xe4>)
 8002b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1e:	4a23      	ldr	r2, [pc, #140]	; (8002bac <LCD_IO_Init+0xe4>)
 8002b20:	f043 0308 	orr.w	r3, r3, #8
 8002b24:	6313      	str	r3, [r2, #48]	; 0x30
 8002b26:	4b21      	ldr	r3, [pc, #132]	; (8002bac <LCD_IO_Init+0xe4>)
 8002b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2a:	f003 0308 	and.w	r3, r3, #8
 8002b2e:	607b      	str	r3, [r7, #4]
 8002b30:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8002b32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b36:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002b40:	2302      	movs	r3, #2
 8002b42:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002b44:	f107 030c 	add.w	r3, r7, #12
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4819      	ldr	r0, [pc, #100]	; (8002bb0 <LCD_IO_Init+0xe8>)
 8002b4c:	f001 ffb8 	bl	8004ac0 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002b50:	2300      	movs	r3, #0
 8002b52:	603b      	str	r3, [r7, #0]
 8002b54:	4b15      	ldr	r3, [pc, #84]	; (8002bac <LCD_IO_Init+0xe4>)
 8002b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b58:	4a14      	ldr	r2, [pc, #80]	; (8002bac <LCD_IO_Init+0xe4>)
 8002b5a:	f043 0304 	orr.w	r3, r3, #4
 8002b5e:	6313      	str	r3, [r2, #48]	; 0x30
 8002b60:	4b12      	ldr	r3, [pc, #72]	; (8002bac <LCD_IO_Init+0xe4>)
 8002b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b64:	f003 0304 	and.w	r3, r3, #4
 8002b68:	603b      	str	r3, [r7, #0]
 8002b6a:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8002b6c:	2304      	movs	r3, #4
 8002b6e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002b70:	2301      	movs	r3, #1
 8002b72:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002b78:	2302      	movs	r3, #2
 8002b7a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8002b7c:	f107 030c 	add.w	r3, r7, #12
 8002b80:	4619      	mov	r1, r3
 8002b82:	480c      	ldr	r0, [pc, #48]	; (8002bb4 <LCD_IO_Init+0xec>)
 8002b84:	f001 ff9c 	bl	8004ac0 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002b88:	2200      	movs	r2, #0
 8002b8a:	2104      	movs	r1, #4
 8002b8c:	4809      	ldr	r0, [pc, #36]	; (8002bb4 <LCD_IO_Init+0xec>)
 8002b8e:	f002 f943 	bl	8004e18 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8002b92:	2201      	movs	r2, #1
 8002b94:	2104      	movs	r1, #4
 8002b96:	4807      	ldr	r0, [pc, #28]	; (8002bb4 <LCD_IO_Init+0xec>)
 8002b98:	f002 f93e 	bl	8004e18 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8002b9c:	f7ff fed6 	bl	800294c <SPIx_Init>
  }
}
 8002ba0:	bf00      	nop
 8002ba2:	3720      	adds	r7, #32
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	200004bc 	.word	0x200004bc
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	40020c00 	.word	0x40020c00
 8002bb4:	40020800 	.word	0x40020800

08002bb8 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002bc8:	480a      	ldr	r0, [pc, #40]	; (8002bf4 <LCD_IO_WriteData+0x3c>)
 8002bca:	f002 f925 	bl	8004e18 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8002bce:	2200      	movs	r2, #0
 8002bd0:	2104      	movs	r1, #4
 8002bd2:	4809      	ldr	r0, [pc, #36]	; (8002bf8 <LCD_IO_WriteData+0x40>)
 8002bd4:	f002 f920 	bl	8004e18 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8002bd8:	88fb      	ldrh	r3, [r7, #6]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff ff10 	bl	8002a00 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002be0:	2201      	movs	r2, #1
 8002be2:	2104      	movs	r1, #4
 8002be4:	4804      	ldr	r0, [pc, #16]	; (8002bf8 <LCD_IO_WriteData+0x40>)
 8002be6:	f002 f917 	bl	8004e18 <HAL_GPIO_WritePin>
}
 8002bea:	bf00      	nop
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40020c00 	.word	0x40020c00
 8002bf8:	40020800 	.word	0x40020800

08002bfc <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	4603      	mov	r3, r0
 8002c04:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002c06:	2200      	movs	r2, #0
 8002c08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c0c:	480a      	ldr	r0, [pc, #40]	; (8002c38 <LCD_IO_WriteReg+0x3c>)
 8002c0e:	f002 f903 	bl	8004e18 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8002c12:	2200      	movs	r2, #0
 8002c14:	2104      	movs	r1, #4
 8002c16:	4809      	ldr	r0, [pc, #36]	; (8002c3c <LCD_IO_WriteReg+0x40>)
 8002c18:	f002 f8fe 	bl	8004e18 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8002c1c:	79fb      	ldrb	r3, [r7, #7]
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff feed 	bl	8002a00 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002c26:	2201      	movs	r2, #1
 8002c28:	2104      	movs	r1, #4
 8002c2a:	4804      	ldr	r0, [pc, #16]	; (8002c3c <LCD_IO_WriteReg+0x40>)
 8002c2c:	f002 f8f4 	bl	8004e18 <HAL_GPIO_WritePin>
}
 8002c30:	bf00      	nop
 8002c32:	3708      	adds	r7, #8
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	40020c00 	.word	0x40020c00
 8002c3c:	40020800 	.word	0x40020800

08002c40 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	4603      	mov	r3, r0
 8002c48:	460a      	mov	r2, r1
 8002c4a:	80fb      	strh	r3, [r7, #6]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8002c50:	2300      	movs	r3, #0
 8002c52:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8002c54:	2200      	movs	r2, #0
 8002c56:	2104      	movs	r1, #4
 8002c58:	4810      	ldr	r0, [pc, #64]	; (8002c9c <LCD_IO_ReadData+0x5c>)
 8002c5a:	f002 f8dd 	bl	8004e18 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c64:	480e      	ldr	r0, [pc, #56]	; (8002ca0 <LCD_IO_ReadData+0x60>)
 8002c66:	f002 f8d7 	bl	8004e18 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8002c6a:	88fb      	ldrh	r3, [r7, #6]
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7ff fec7 	bl	8002a00 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8002c72:	797b      	ldrb	r3, [r7, #5]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff fea3 	bl	80029c0 <SPIx_Read>
 8002c7a:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c82:	4807      	ldr	r0, [pc, #28]	; (8002ca0 <LCD_IO_ReadData+0x60>)
 8002c84:	f002 f8c8 	bl	8004e18 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002c88:	2201      	movs	r2, #1
 8002c8a:	2104      	movs	r1, #4
 8002c8c:	4803      	ldr	r0, [pc, #12]	; (8002c9c <LCD_IO_ReadData+0x5c>)
 8002c8e:	f002 f8c3 	bl	8004e18 <HAL_GPIO_WritePin>
  
  return readvalue;
 8002c92:	68fb      	ldr	r3, [r7, #12]
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3710      	adds	r7, #16
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40020800 	.word	0x40020800
 8002ca0:	40020c00 	.word	0x40020c00

08002ca4 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f001 f97d 	bl	8003fac <HAL_Delay>
}
 8002cb2:	bf00      	nop
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}

08002cba <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	af00      	add	r7, sp, #0
  I2Cx_Init();
 8002cbe:	f7ff fd51 	bl	8002764 <I2Cx_Init>
}
 8002cc2:	bf00      	nop
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 8002cca:	f7ff fd7d 	bl	80027c8 <I2Cx_ITConfig>
}
 8002cce:	bf00      	nop
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b082      	sub	sp, #8
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	4603      	mov	r3, r0
 8002cda:	71fb      	strb	r3, [r7, #7]
 8002cdc:	460b      	mov	r3, r1
 8002cde:	71bb      	strb	r3, [r7, #6]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8002ce4:	797a      	ldrb	r2, [r7, #5]
 8002ce6:	79b9      	ldrb	r1, [r7, #6]
 8002ce8:	79fb      	ldrb	r3, [r7, #7]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7ff fd9e 	bl	800282c <I2Cx_WriteData>
}
 8002cf0:	bf00      	nop
 8002cf2:	3708      	adds	r7, #8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	4603      	mov	r3, r0
 8002d00:	460a      	mov	r2, r1
 8002d02:	71fb      	strb	r3, [r7, #7]
 8002d04:	4613      	mov	r3, r2
 8002d06:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8002d08:	79ba      	ldrb	r2, [r7, #6]
 8002d0a:	79fb      	ldrb	r3, [r7, #7]
 8002d0c:	4611      	mov	r1, r2
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff fdb6 	bl	8002880 <I2Cx_ReadData>
 8002d14:	4603      	mov	r3, r0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b082      	sub	sp, #8
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	603a      	str	r2, [r7, #0]
 8002d26:	461a      	mov	r2, r3
 8002d28:	4603      	mov	r3, r0
 8002d2a:	71fb      	strb	r3, [r7, #7]
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	71bb      	strb	r3, [r7, #6]
 8002d30:	4613      	mov	r3, r2
 8002d32:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 8002d34:	88bb      	ldrh	r3, [r7, #4]
 8002d36:	79b9      	ldrb	r1, [r7, #6]
 8002d38:	79f8      	ldrb	r0, [r7, #7]
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	f7ff fdcc 	bl	80028d8 <I2Cx_ReadBuffer>
 8002d40:	4603      	mov	r3, r0
 8002d42:	b29b      	uxth	r3, r3
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3708      	adds	r7, #8
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f001 f929 	bl	8003fac <HAL_Delay>
}
 8002d5a:	bf00      	nop
 8002d5c:	3708      	adds	r7, #8
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
	...

08002d64 <BSP_LCD_Init_Flipped>:
/**
 * @brief  Initializes the LCD for flipped operation.
 * LCD orientation is rotated by 180.
 * @retval LCD state
 */
uint8_t BSP_LCD_Init_Flipped(void){
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
	flippedLcd = true;
 8002d68:	4b03      	ldr	r3, [pc, #12]	; (8002d78 <BSP_LCD_Init_Flipped+0x14>)
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	701a      	strb	r2, [r3, #0]
	return BSP_LCD_Init();
 8002d6e:	f000 f805 	bl	8002d7c <BSP_LCD_Init>
 8002d72:	4603      	mov	r3, r0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	200005f8 	.word	0x200005f8

08002d7c <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8002d80:	4b2d      	ldr	r3, [pc, #180]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002d82:	4a2e      	ldr	r2, [pc, #184]	; (8002e3c <BSP_LCD_Init+0xc0>)
 8002d84:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8002d86:	4b2c      	ldr	r3, [pc, #176]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002d88:	2209      	movs	r2, #9
 8002d8a:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8002d8c:	4b2a      	ldr	r3, [pc, #168]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002d8e:	2201      	movs	r2, #1
 8002d90:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8002d92:	4b29      	ldr	r3, [pc, #164]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002d94:	221d      	movs	r2, #29
 8002d96:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8002d98:	4b27      	ldr	r3, [pc, #156]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002d9a:	2203      	movs	r2, #3
 8002d9c:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8002d9e:	4b26      	ldr	r3, [pc, #152]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002da0:	f240 120d 	movw	r2, #269	; 0x10d
 8002da4:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8002da6:	4b24      	ldr	r3, [pc, #144]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002da8:	f240 1243 	movw	r2, #323	; 0x143
 8002dac:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8002dae:	4b22      	ldr	r3, [pc, #136]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002db0:	f240 1217 	movw	r2, #279	; 0x117
 8002db4:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8002db6:	4b20      	ldr	r3, [pc, #128]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002db8:	f240 1247 	movw	r2, #327	; 0x147
 8002dbc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8002dbe:	4b1e      	ldr	r3, [pc, #120]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 8002dc6:	4b1c      	ldr	r3, [pc, #112]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8002dce:	4b1a      	ldr	r3, [pc, #104]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002dd6:	4b1a      	ldr	r3, [pc, #104]	; (8002e40 <BSP_LCD_Init+0xc4>)
 8002dd8:	2208      	movs	r2, #8
 8002dda:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002ddc:	4b18      	ldr	r3, [pc, #96]	; (8002e40 <BSP_LCD_Init+0xc4>)
 8002dde:	22c0      	movs	r2, #192	; 0xc0
 8002de0:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8002de2:	4b17      	ldr	r3, [pc, #92]	; (8002e40 <BSP_LCD_Init+0xc4>)
 8002de4:	2204      	movs	r2, #4
 8002de6:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8002de8:	4b15      	ldr	r3, [pc, #84]	; (8002e40 <BSP_LCD_Init+0xc4>)
 8002dea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002dee:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8002df0:	4813      	ldr	r0, [pc, #76]	; (8002e40 <BSP_LCD_Init+0xc4>)
 8002df2:	f003 ffa7 	bl	8006d44 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002df6:	4b10      	ldr	r3, [pc, #64]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002dfc:	4b0e      	ldr	r3, [pc, #56]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002e02:	4b0d      	ldr	r3, [pc, #52]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002e08:	4b0b      	ldr	r3, [pc, #44]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 8002e0e:	f000 fb77 	bl	8003500 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 8002e12:	4809      	ldr	r0, [pc, #36]	; (8002e38 <BSP_LCD_Init+0xbc>)
 8002e14:	f003 f842 	bl	8005e9c <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8002e18:	4b0a      	ldr	r3, [pc, #40]	; (8002e44 <BSP_LCD_Init+0xc8>)
 8002e1a:	4a0b      	ldr	r2, [pc, #44]	; (8002e48 <BSP_LCD_Init+0xcc>)
 8002e1c:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 8002e1e:	4b09      	ldr	r3, [pc, #36]	; (8002e44 <BSP_LCD_Init+0xc8>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8002e26:	f000 fd79 	bl	800391c <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002e2a:	4808      	ldr	r0, [pc, #32]	; (8002e4c <BSP_LCD_Init+0xd0>)
 8002e2c:	f000 f8ce 	bl	8002fcc <BSP_LCD_SetFont>

  return LCD_OK;
 8002e30:	2300      	movs	r3, #0
}  
 8002e32:	4618      	mov	r0, r3
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	200004c0 	.word	0x200004c0
 8002e3c:	40016800 	.word	0x40016800
 8002e40:	200005a8 	.word	0x200005a8
 8002e44:	200005f4 	.word	0x200005f4
 8002e48:	20000100 	.word	0x20000100
 8002e4c:	20000170 	.word	0x20000170

08002e50 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8002e54:	4b03      	ldr	r3, [pc, #12]	; (8002e64 <BSP_LCD_GetXSize+0x14>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5a:	4798      	blx	r3
 8002e5c:	4603      	mov	r3, r0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	200005f4 	.word	0x200005f4

08002e68 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8002e6c:	4b03      	ldr	r3, [pc, #12]	; (8002e7c <BSP_LCD_GetYSize+0x14>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e72:	4798      	blx	r3
 8002e74:	4603      	mov	r3, r0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	200005f4 	.word	0x200005f4

08002e80 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b090      	sub	sp, #64	; 0x40
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	4603      	mov	r3, r0
 8002e88:	6039      	str	r1, [r7, #0]
 8002e8a:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002e90:	f7ff ffde 	bl	8002e50 <BSP_LCD_GetXSize>
 8002e94:	4603      	mov	r3, r0
 8002e96:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002e9c:	f7ff ffe4 	bl	8002e68 <BSP_LCD_GetYSize>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8002eac:	23ff      	movs	r3, #255	; 0xff
 8002eae:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002ec6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002eca:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002ecc:	2307      	movs	r3, #7
 8002ece:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002ed0:	f7ff ffbe 	bl	8002e50 <BSP_LCD_GetXSize>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8002ed8:	f7ff ffc6 	bl	8002e68 <BSP_LCD_GetYSize>
 8002edc:	4603      	mov	r3, r0
 8002ede:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8002ee0:	88fa      	ldrh	r2, [r7, #6]
 8002ee2:	f107 030c 	add.w	r3, r7, #12
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	4814      	ldr	r0, [pc, #80]	; (8002f3c <BSP_LCD_LayerDefaultInit+0xbc>)
 8002eea:	f003 f8b1 	bl	8006050 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002eee:	88fa      	ldrh	r2, [r7, #6]
 8002ef0:	4913      	ldr	r1, [pc, #76]	; (8002f40 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	4413      	add	r3, r2
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	440b      	add	r3, r1
 8002efc:	3304      	adds	r3, #4
 8002efe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002f02:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002f04:	88fa      	ldrh	r2, [r7, #6]
 8002f06:	490e      	ldr	r1, [pc, #56]	; (8002f40 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002f08:	4613      	mov	r3, r2
 8002f0a:	005b      	lsls	r3, r3, #1
 8002f0c:	4413      	add	r3, r2
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	440b      	add	r3, r1
 8002f12:	3308      	adds	r3, #8
 8002f14:	4a0b      	ldr	r2, [pc, #44]	; (8002f44 <BSP_LCD_LayerDefaultInit+0xc4>)
 8002f16:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002f18:	88fa      	ldrh	r2, [r7, #6]
 8002f1a:	4909      	ldr	r1, [pc, #36]	; (8002f40 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	4413      	add	r3, r2
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	440b      	add	r3, r1
 8002f26:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002f2a:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8002f2c:	4803      	ldr	r0, [pc, #12]	; (8002f3c <BSP_LCD_LayerDefaultInit+0xbc>)
 8002f2e:	f003 f8cd 	bl	80060cc <HAL_LTDC_EnableDither>
}
 8002f32:	bf00      	nop
 8002f34:	3740      	adds	r7, #64	; 0x40
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	200004c0 	.word	0x200004c0
 8002f40:	200005dc 	.word	0x200005dc
 8002f44:	20000170 	.word	0x20000170

08002f48 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002f50:	4a04      	ldr	r2, [pc, #16]	; (8002f64 <BSP_LCD_SelectLayer+0x1c>)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6013      	str	r3, [r2, #0]
}
 8002f56:	bf00      	nop
 8002f58:	370c      	adds	r7, #12
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	200005d8 	.word	0x200005d8

08002f68 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002f70:	4b07      	ldr	r3, [pc, #28]	; (8002f90 <BSP_LCD_SetTextColor+0x28>)
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	4907      	ldr	r1, [pc, #28]	; (8002f94 <BSP_LCD_SetTextColor+0x2c>)
 8002f76:	4613      	mov	r3, r2
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	4413      	add	r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	440b      	add	r3, r1
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	601a      	str	r2, [r3, #0]
}
 8002f84:	bf00      	nop
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr
 8002f90:	200005d8 	.word	0x200005d8
 8002f94:	200005dc 	.word	0x200005dc

08002f98 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002fa0:	4b08      	ldr	r3, [pc, #32]	; (8002fc4 <BSP_LCD_SetBackColor+0x2c>)
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	4908      	ldr	r1, [pc, #32]	; (8002fc8 <BSP_LCD_SetBackColor+0x30>)
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	4413      	add	r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	440b      	add	r3, r1
 8002fb0:	3304      	adds	r3, #4
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	601a      	str	r2, [r3, #0]
}
 8002fb6:	bf00      	nop
 8002fb8:	370c      	adds	r7, #12
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	200005d8 	.word	0x200005d8
 8002fc8:	200005dc 	.word	0x200005dc

08002fcc <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8002fd4:	4b08      	ldr	r3, [pc, #32]	; (8002ff8 <BSP_LCD_SetFont+0x2c>)
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	4908      	ldr	r1, [pc, #32]	; (8002ffc <BSP_LCD_SetFont+0x30>)
 8002fda:	4613      	mov	r3, r2
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	4413      	add	r3, r2
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	440b      	add	r3, r1
 8002fe4:	3308      	adds	r3, #8
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	601a      	str	r2, [r3, #0]
}
 8002fea:	bf00      	nop
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	200005d8 	.word	0x200005d8
 8002ffc:	200005dc 	.word	0x200005dc

08003000 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8003000:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003002:	b085      	sub	sp, #20
 8003004:	af02      	add	r7, sp, #8
 8003006:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8003008:	4b0f      	ldr	r3, [pc, #60]	; (8003048 <BSP_LCD_Clear+0x48>)
 800300a:	681c      	ldr	r4, [r3, #0]
 800300c:	4b0e      	ldr	r3, [pc, #56]	; (8003048 <BSP_LCD_Clear+0x48>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a0e      	ldr	r2, [pc, #56]	; (800304c <BSP_LCD_Clear+0x4c>)
 8003012:	2134      	movs	r1, #52	; 0x34
 8003014:	fb01 f303 	mul.w	r3, r1, r3
 8003018:	4413      	add	r3, r2
 800301a:	335c      	adds	r3, #92	; 0x5c
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	461e      	mov	r6, r3
 8003020:	f7ff ff16 	bl	8002e50 <BSP_LCD_GetXSize>
 8003024:	4605      	mov	r5, r0
 8003026:	f7ff ff1f 	bl	8002e68 <BSP_LCD_GetYSize>
 800302a:	4602      	mov	r2, r0
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	9301      	str	r3, [sp, #4]
 8003030:	2300      	movs	r3, #0
 8003032:	9300      	str	r3, [sp, #0]
 8003034:	4613      	mov	r3, r2
 8003036:	462a      	mov	r2, r5
 8003038:	4631      	mov	r1, r6
 800303a:	4620      	mov	r0, r4
 800303c:	f000 fc36 	bl	80038ac <FillBuffer>
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003048:	200005d8 	.word	0x200005d8
 800304c:	200004c0 	.word	0x200004c0

08003050 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8003050:	b590      	push	{r4, r7, lr}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	4603      	mov	r3, r0
 8003058:	80fb      	strh	r3, [r7, #6]
 800305a:	460b      	mov	r3, r1
 800305c:	80bb      	strh	r3, [r7, #4]
 800305e:	4613      	mov	r3, r2
 8003060:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003062:	4b1b      	ldr	r3, [pc, #108]	; (80030d0 <BSP_LCD_DisplayChar+0x80>)
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	491b      	ldr	r1, [pc, #108]	; (80030d4 <BSP_LCD_DisplayChar+0x84>)
 8003068:	4613      	mov	r3, r2
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	4413      	add	r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	440b      	add	r3, r1
 8003072:	3308      	adds	r3, #8
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	6819      	ldr	r1, [r3, #0]
 8003078:	78fb      	ldrb	r3, [r7, #3]
 800307a:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800307e:	4b14      	ldr	r3, [pc, #80]	; (80030d0 <BSP_LCD_DisplayChar+0x80>)
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	4c14      	ldr	r4, [pc, #80]	; (80030d4 <BSP_LCD_DisplayChar+0x84>)
 8003084:	4613      	mov	r3, r2
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	4413      	add	r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	4423      	add	r3, r4
 800308e:	3308      	adds	r3, #8
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003094:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003098:	4b0d      	ldr	r3, [pc, #52]	; (80030d0 <BSP_LCD_DisplayChar+0x80>)
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	4c0d      	ldr	r4, [pc, #52]	; (80030d4 <BSP_LCD_DisplayChar+0x84>)
 800309e:	4613      	mov	r3, r2
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	4413      	add	r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	4423      	add	r3, r4
 80030a8:	3308      	adds	r3, #8
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	889b      	ldrh	r3, [r3, #4]
 80030ae:	3307      	adds	r3, #7
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	da00      	bge.n	80030b6 <BSP_LCD_DisplayChar+0x66>
 80030b4:	3307      	adds	r3, #7
 80030b6:	10db      	asrs	r3, r3, #3
 80030b8:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80030bc:	18ca      	adds	r2, r1, r3
 80030be:	88b9      	ldrh	r1, [r7, #4]
 80030c0:	88fb      	ldrh	r3, [r7, #6]
 80030c2:	4618      	mov	r0, r3
 80030c4:	f000 fb38 	bl	8003738 <DrawChar>
}
 80030c8:	bf00      	nop
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd90      	pop	{r4, r7, pc}
 80030d0:	200005d8 	.word	0x200005d8
 80030d4:	200005dc 	.word	0x200005dc

080030d8 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 80030d8:	b5b0      	push	{r4, r5, r7, lr}
 80030da:	b088      	sub	sp, #32
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60ba      	str	r2, [r7, #8]
 80030e0:	461a      	mov	r2, r3
 80030e2:	4603      	mov	r3, r0
 80030e4:	81fb      	strh	r3, [r7, #14]
 80030e6:	460b      	mov	r3, r1
 80030e8:	81bb      	strh	r3, [r7, #12]
 80030ea:	4613      	mov	r3, r2
 80030ec:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80030ee:	2301      	movs	r3, #1
 80030f0:	83fb      	strh	r3, [r7, #30]
 80030f2:	2300      	movs	r3, #0
 80030f4:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 80030f6:	2300      	movs	r3, #0
 80030f8:	61bb      	str	r3, [r7, #24]
 80030fa:	2300      	movs	r3, #0
 80030fc:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8003102:	e002      	b.n	800310a <BSP_LCD_DisplayStringAt+0x32>
 8003104:	69bb      	ldr	r3, [r7, #24]
 8003106:	3301      	adds	r3, #1
 8003108:	61bb      	str	r3, [r7, #24]
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	1c5a      	adds	r2, r3, #1
 800310e:	617a      	str	r2, [r7, #20]
 8003110:	781b      	ldrb	r3, [r3, #0]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1f6      	bne.n	8003104 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8003116:	f7ff fe9b 	bl	8002e50 <BSP_LCD_GetXSize>
 800311a:	4601      	mov	r1, r0
 800311c:	4b4b      	ldr	r3, [pc, #300]	; (800324c <BSP_LCD_DisplayStringAt+0x174>)
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	484b      	ldr	r0, [pc, #300]	; (8003250 <BSP_LCD_DisplayStringAt+0x178>)
 8003122:	4613      	mov	r3, r2
 8003124:	005b      	lsls	r3, r3, #1
 8003126:	4413      	add	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4403      	add	r3, r0
 800312c:	3308      	adds	r3, #8
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	889b      	ldrh	r3, [r3, #4]
 8003132:	fbb1 f3f3 	udiv	r3, r1, r3
 8003136:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 8003138:	79fb      	ldrb	r3, [r7, #7]
 800313a:	2b03      	cmp	r3, #3
 800313c:	d01c      	beq.n	8003178 <BSP_LCD_DisplayStringAt+0xa0>
 800313e:	2b03      	cmp	r3, #3
 8003140:	dc33      	bgt.n	80031aa <BSP_LCD_DisplayStringAt+0xd2>
 8003142:	2b01      	cmp	r3, #1
 8003144:	d002      	beq.n	800314c <BSP_LCD_DisplayStringAt+0x74>
 8003146:	2b02      	cmp	r3, #2
 8003148:	d019      	beq.n	800317e <BSP_LCD_DisplayStringAt+0xa6>
 800314a:	e02e      	b.n	80031aa <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 800314c:	693a      	ldr	r2, [r7, #16]
 800314e:	69bb      	ldr	r3, [r7, #24]
 8003150:	1ad1      	subs	r1, r2, r3
 8003152:	4b3e      	ldr	r3, [pc, #248]	; (800324c <BSP_LCD_DisplayStringAt+0x174>)
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	483e      	ldr	r0, [pc, #248]	; (8003250 <BSP_LCD_DisplayStringAt+0x178>)
 8003158:	4613      	mov	r3, r2
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	4413      	add	r3, r2
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	4403      	add	r3, r0
 8003162:	3308      	adds	r3, #8
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	889b      	ldrh	r3, [r3, #4]
 8003168:	fb01 f303 	mul.w	r3, r1, r3
 800316c:	085b      	lsrs	r3, r3, #1
 800316e:	b29a      	uxth	r2, r3
 8003170:	89fb      	ldrh	r3, [r7, #14]
 8003172:	4413      	add	r3, r2
 8003174:	83fb      	strh	r3, [r7, #30]
      break;
 8003176:	e01b      	b.n	80031b0 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 8003178:	89fb      	ldrh	r3, [r7, #14]
 800317a:	83fb      	strh	r3, [r7, #30]
      break;
 800317c:	e018      	b.n	80031b0 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 800317e:	693a      	ldr	r2, [r7, #16]
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	b299      	uxth	r1, r3
 8003186:	4b31      	ldr	r3, [pc, #196]	; (800324c <BSP_LCD_DisplayStringAt+0x174>)
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	4831      	ldr	r0, [pc, #196]	; (8003250 <BSP_LCD_DisplayStringAt+0x178>)
 800318c:	4613      	mov	r3, r2
 800318e:	005b      	lsls	r3, r3, #1
 8003190:	4413      	add	r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	4403      	add	r3, r0
 8003196:	3308      	adds	r3, #8
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	889b      	ldrh	r3, [r3, #4]
 800319c:	fb11 f303 	smulbb	r3, r1, r3
 80031a0:	b29a      	uxth	r2, r3
 80031a2:	89fb      	ldrh	r3, [r7, #14]
 80031a4:	4413      	add	r3, r2
 80031a6:	83fb      	strh	r3, [r7, #30]
      break;
 80031a8:	e002      	b.n	80031b0 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 80031aa:	89fb      	ldrh	r3, [r7, #14]
 80031ac:	83fb      	strh	r3, [r7, #30]
      break;
 80031ae:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80031b0:	e01a      	b.n	80031e8 <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	781a      	ldrb	r2, [r3, #0]
 80031b6:	89b9      	ldrh	r1, [r7, #12]
 80031b8:	8bfb      	ldrh	r3, [r7, #30]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7ff ff48 	bl	8003050 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 80031c0:	4b22      	ldr	r3, [pc, #136]	; (800324c <BSP_LCD_DisplayStringAt+0x174>)
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	4922      	ldr	r1, [pc, #136]	; (8003250 <BSP_LCD_DisplayStringAt+0x178>)
 80031c6:	4613      	mov	r3, r2
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	4413      	add	r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	440b      	add	r3, r1
 80031d0:	3308      	adds	r3, #8
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	889a      	ldrh	r2, [r3, #4]
 80031d6:	8bfb      	ldrh	r3, [r7, #30]
 80031d8:	4413      	add	r3, r2
 80031da:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	3301      	adds	r3, #1
 80031e0:	60bb      	str	r3, [r7, #8]
    i++;
 80031e2:	8bbb      	ldrh	r3, [r7, #28]
 80031e4:	3301      	adds	r3, #1
 80031e6:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	bf14      	ite	ne
 80031f0:	2301      	movne	r3, #1
 80031f2:	2300      	moveq	r3, #0
 80031f4:	b2dc      	uxtb	r4, r3
 80031f6:	f7ff fe2b 	bl	8002e50 <BSP_LCD_GetXSize>
 80031fa:	8bb9      	ldrh	r1, [r7, #28]
 80031fc:	4b13      	ldr	r3, [pc, #76]	; (800324c <BSP_LCD_DisplayStringAt+0x174>)
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	4d13      	ldr	r5, [pc, #76]	; (8003250 <BSP_LCD_DisplayStringAt+0x178>)
 8003202:	4613      	mov	r3, r2
 8003204:	005b      	lsls	r3, r3, #1
 8003206:	4413      	add	r3, r2
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	442b      	add	r3, r5
 800320c:	3308      	adds	r3, #8
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	889b      	ldrh	r3, [r3, #4]
 8003212:	fb01 f303 	mul.w	r3, r1, r3
 8003216:	1ac3      	subs	r3, r0, r3
 8003218:	b299      	uxth	r1, r3
 800321a:	4b0c      	ldr	r3, [pc, #48]	; (800324c <BSP_LCD_DisplayStringAt+0x174>)
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	480c      	ldr	r0, [pc, #48]	; (8003250 <BSP_LCD_DisplayStringAt+0x178>)
 8003220:	4613      	mov	r3, r2
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	4413      	add	r3, r2
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	4403      	add	r3, r0
 800322a:	3308      	adds	r3, #8
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	889b      	ldrh	r3, [r3, #4]
 8003230:	4299      	cmp	r1, r3
 8003232:	bf2c      	ite	cs
 8003234:	2301      	movcs	r3, #1
 8003236:	2300      	movcc	r3, #0
 8003238:	b2db      	uxtb	r3, r3
 800323a:	4023      	ands	r3, r4
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1b7      	bne.n	80031b2 <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 8003242:	bf00      	nop
 8003244:	bf00      	nop
 8003246:	3720      	adds	r7, #32
 8003248:	46bd      	mov	sp, r7
 800324a:	bdb0      	pop	{r4, r5, r7, pc}
 800324c:	200005d8 	.word	0x200005d8
 8003250:	200005dc 	.word	0x200005dc

08003254 <BSP_LCD_DrawLine>:
  * @param  Y1: the point 1 Y position
  * @param  X2: the point 2 X position
  * @param  Y2: the point 2 Y position
  */
void BSP_LCD_DrawLine(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8003254:	b590      	push	{r4, r7, lr}
 8003256:	b08b      	sub	sp, #44	; 0x2c
 8003258:	af00      	add	r7, sp, #0
 800325a:	4604      	mov	r4, r0
 800325c:	4608      	mov	r0, r1
 800325e:	4611      	mov	r1, r2
 8003260:	461a      	mov	r2, r3
 8003262:	4623      	mov	r3, r4
 8003264:	80fb      	strh	r3, [r7, #6]
 8003266:	4603      	mov	r3, r0
 8003268:	80bb      	strh	r3, [r7, #4]
 800326a:	460b      	mov	r3, r1
 800326c:	807b      	strh	r3, [r7, #2]
 800326e:	4613      	mov	r3, r2
 8003270:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 8003272:	2300      	movs	r3, #0
 8003274:	823b      	strh	r3, [r7, #16]
 8003276:	2300      	movs	r3, #0
 8003278:	81fb      	strh	r3, [r7, #14]
 800327a:	2300      	movs	r3, #0
 800327c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800327e:	2300      	movs	r3, #0
 8003280:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003282:	2300      	movs	r3, #0
 8003284:	847b      	strh	r3, [r7, #34]	; 0x22
 8003286:	2300      	movs	r3, #0
 8003288:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 800328a:	2300      	movs	r3, #0
 800328c:	83fb      	strh	r3, [r7, #30]
 800328e:	2300      	movs	r3, #0
 8003290:	83bb      	strh	r3, [r7, #28]
 8003292:	2300      	movs	r3, #0
 8003294:	837b      	strh	r3, [r7, #26]
 8003296:	2300      	movs	r3, #0
 8003298:	833b      	strh	r3, [r7, #24]
 800329a:	2300      	movs	r3, #0
 800329c:	82fb      	strh	r3, [r7, #22]
 800329e:	2300      	movs	r3, #0
 80032a0:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 80032a2:	2300      	movs	r3, #0
 80032a4:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 80032a6:	887a      	ldrh	r2, [r7, #2]
 80032a8:	88fb      	ldrh	r3, [r7, #6]
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	bfb8      	it	lt
 80032b0:	425b      	neglt	r3, r3
 80032b2:	823b      	strh	r3, [r7, #16]
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 80032b4:	883a      	ldrh	r2, [r7, #0]
 80032b6:	88bb      	ldrh	r3, [r7, #4]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	bfb8      	it	lt
 80032be:	425b      	neglt	r3, r3
 80032c0:	81fb      	strh	r3, [r7, #14]
  x = X1;                       /* Start x off at the first pixel */
 80032c2:	88fb      	ldrh	r3, [r7, #6]
 80032c4:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = Y1;                       /* Start y off at the first pixel */
 80032c6:	88bb      	ldrh	r3, [r7, #4]
 80032c8:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (X2 >= X1)                 /* The x-values are increasing */
 80032ca:	887a      	ldrh	r2, [r7, #2]
 80032cc:	88fb      	ldrh	r3, [r7, #6]
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d304      	bcc.n	80032dc <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 80032d2:	2301      	movs	r3, #1
 80032d4:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 80032d6:	2301      	movs	r3, #1
 80032d8:	843b      	strh	r3, [r7, #32]
 80032da:	e005      	b.n	80032e8 <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 80032dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80032e0:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 80032e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80032e6:	843b      	strh	r3, [r7, #32]
  }
  
  if (Y2 >= Y1)                 /* The y-values are increasing */
 80032e8:	883a      	ldrh	r2, [r7, #0]
 80032ea:	88bb      	ldrh	r3, [r7, #4]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d304      	bcc.n	80032fa <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 80032f0:	2301      	movs	r3, #1
 80032f2:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 80032f4:	2301      	movs	r3, #1
 80032f6:	83bb      	strh	r3, [r7, #28]
 80032f8:	e005      	b.n	8003306 <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 80032fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80032fe:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8003300:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003304:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8003306:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800330a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800330e:	429a      	cmp	r2, r3
 8003310:	db10      	blt.n	8003334 <BSP_LCD_DrawLine+0xe0>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8003312:	2300      	movs	r3, #0
 8003314:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8003316:	2300      	movs	r3, #0
 8003318:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 800331a:	8a3b      	ldrh	r3, [r7, #16]
 800331c:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 800331e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003322:	0fda      	lsrs	r2, r3, #31
 8003324:	4413      	add	r3, r2
 8003326:	105b      	asrs	r3, r3, #1
 8003328:	833b      	strh	r3, [r7, #24]
    numadd = deltay;
 800332a:	89fb      	ldrh	r3, [r7, #14]
 800332c:	82fb      	strh	r3, [r7, #22]
    numpixels = deltax;         /* There are more x-values than y-values */
 800332e:	8a3b      	ldrh	r3, [r7, #16]
 8003330:	82bb      	strh	r3, [r7, #20]
 8003332:	e00f      	b.n	8003354 <BSP_LCD_DrawLine+0x100>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8003334:	2300      	movs	r3, #0
 8003336:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8003338:	2300      	movs	r3, #0
 800333a:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 800333c:	89fb      	ldrh	r3, [r7, #14]
 800333e:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8003340:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003344:	0fda      	lsrs	r2, r3, #31
 8003346:	4413      	add	r3, r2
 8003348:	105b      	asrs	r3, r3, #1
 800334a:	833b      	strh	r3, [r7, #24]
    numadd = deltax;
 800334c:	8a3b      	ldrh	r3, [r7, #16]
 800334e:	82fb      	strh	r3, [r7, #22]
    numpixels = deltay;         /* There are more y-values than x-values */
 8003350:	89fb      	ldrh	r3, [r7, #14]
 8003352:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8003354:	2300      	movs	r3, #0
 8003356:	827b      	strh	r3, [r7, #18]
 8003358:	e037      	b.n	80033ca <BSP_LCD_DrawLine+0x176>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 800335a:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 800335c:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800335e:	4b20      	ldr	r3, [pc, #128]	; (80033e0 <BSP_LCD_DrawLine+0x18c>)
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	4c20      	ldr	r4, [pc, #128]	; (80033e4 <BSP_LCD_DrawLine+0x190>)
 8003364:	4613      	mov	r3, r2
 8003366:	005b      	lsls	r3, r3, #1
 8003368:	4413      	add	r3, r2
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	4423      	add	r3, r4
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	461a      	mov	r2, r3
 8003372:	f000 f99b 	bl	80036ac <BSP_LCD_DrawPixel>
    num += numadd;                            /* Increase the numerator by the top of the fraction */
 8003376:	8b3a      	ldrh	r2, [r7, #24]
 8003378:	8afb      	ldrh	r3, [r7, #22]
 800337a:	4413      	add	r3, r2
 800337c:	b29b      	uxth	r3, r3
 800337e:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 8003380:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003384:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003388:	429a      	cmp	r2, r3
 800338a:	db0e      	blt.n	80033aa <BSP_LCD_DrawLine+0x156>
    {
      num -= den;                             /* Calculate the new numerator value */
 800338c:	8b3a      	ldrh	r2, [r7, #24]
 800338e:	8b7b      	ldrh	r3, [r7, #26]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	b29b      	uxth	r3, r3
 8003394:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 8003396:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003398:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800339a:	4413      	add	r3, r2
 800339c:	b29b      	uxth	r3, r3
 800339e:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;                             /* Change the y as appropriate */
 80033a0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80033a2:	8bfb      	ldrh	r3, [r7, #30]
 80033a4:	4413      	add	r3, r2
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 80033aa:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80033ac:	8c3b      	ldrh	r3, [r7, #32]
 80033ae:	4413      	add	r3, r2
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                               /* Change the y as appropriate */
 80033b4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80033b6:	8bbb      	ldrh	r3, [r7, #28]
 80033b8:	4413      	add	r3, r2
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 80033be:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	3301      	adds	r3, #1
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	827b      	strh	r3, [r7, #18]
 80033ca:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80033ce:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80033d2:	429a      	cmp	r2, r3
 80033d4:	ddc1      	ble.n	800335a <BSP_LCD_DrawLine+0x106>
  }
}
 80033d6:	bf00      	nop
 80033d8:	bf00      	nop
 80033da:	372c      	adds	r7, #44	; 0x2c
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd90      	pop	{r4, r7, pc}
 80033e0:	200005d8 	.word	0x200005d8
 80033e4:	200005dc 	.word	0x200005dc

080033e8 <BSP_LCD_FillRect>:
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80033e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033ec:	b086      	sub	sp, #24
 80033ee:	af02      	add	r7, sp, #8
 80033f0:	4604      	mov	r4, r0
 80033f2:	4608      	mov	r0, r1
 80033f4:	4611      	mov	r1, r2
 80033f6:	461a      	mov	r2, r3
 80033f8:	4623      	mov	r3, r4
 80033fa:	80fb      	strh	r3, [r7, #6]
 80033fc:	4603      	mov	r3, r0
 80033fe:	80bb      	strh	r3, [r7, #4]
 8003400:	460b      	mov	r3, r1
 8003402:	807b      	strh	r3, [r7, #2]
 8003404:	4613      	mov	r3, r2
 8003406:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8003408:	2300      	movs	r3, #0
 800340a:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800340c:	4b30      	ldr	r3, [pc, #192]	; (80034d0 <BSP_LCD_FillRect+0xe8>)
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	4930      	ldr	r1, [pc, #192]	; (80034d4 <BSP_LCD_FillRect+0xec>)
 8003412:	4613      	mov	r3, r2
 8003414:	005b      	lsls	r3, r3, #1
 8003416:	4413      	add	r3, r2
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	440b      	add	r3, r1
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4618      	mov	r0, r3
 8003420:	f7ff fda2 	bl	8002f68 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */

  if (flippedLcd)
 8003424:	4b2c      	ldr	r3, [pc, #176]	; (80034d8 <BSP_LCD_FillRect+0xf0>)
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d01b      	beq.n	8003464 <BSP_LCD_FillRect+0x7c>
  {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (-BSP_LCD_GetXSize()*(Ypos+Height) - (Xpos+Width) +76800); //Rotate by 180
 800342c:	4b28      	ldr	r3, [pc, #160]	; (80034d0 <BSP_LCD_FillRect+0xe8>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a2a      	ldr	r2, [pc, #168]	; (80034dc <BSP_LCD_FillRect+0xf4>)
 8003432:	2134      	movs	r1, #52	; 0x34
 8003434:	fb01 f303 	mul.w	r3, r1, r3
 8003438:	4413      	add	r3, r2
 800343a:	335c      	adds	r3, #92	; 0x5c
 800343c:	681c      	ldr	r4, [r3, #0]
 800343e:	f7ff fd07 	bl	8002e50 <BSP_LCD_GetXSize>
 8003442:	4603      	mov	r3, r0
 8003444:	425b      	negs	r3, r3
 8003446:	88b9      	ldrh	r1, [r7, #4]
 8003448:	883a      	ldrh	r2, [r7, #0]
 800344a:	440a      	add	r2, r1
 800344c:	fb02 f303 	mul.w	r3, r2, r3
 8003450:	88f9      	ldrh	r1, [r7, #6]
 8003452:	887a      	ldrh	r2, [r7, #2]
 8003454:	440a      	add	r2, r1
 8003456:	1a9b      	subs	r3, r3, r2
 8003458:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	4423      	add	r3, r4
 8003460:	60fb      	str	r3, [r7, #12]
 8003462:	e013      	b.n	800348c <BSP_LCD_FillRect+0xa4>
   }
  else {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003464:	4b1a      	ldr	r3, [pc, #104]	; (80034d0 <BSP_LCD_FillRect+0xe8>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a1c      	ldr	r2, [pc, #112]	; (80034dc <BSP_LCD_FillRect+0xf4>)
 800346a:	2134      	movs	r1, #52	; 0x34
 800346c:	fb01 f303 	mul.w	r3, r1, r3
 8003470:	4413      	add	r3, r2
 8003472:	335c      	adds	r3, #92	; 0x5c
 8003474:	681c      	ldr	r4, [r3, #0]
 8003476:	f7ff fceb 	bl	8002e50 <BSP_LCD_GetXSize>
 800347a:	4602      	mov	r2, r0
 800347c:	88bb      	ldrh	r3, [r7, #4]
 800347e:	fb03 f202 	mul.w	r2, r3, r2
 8003482:	88fb      	ldrh	r3, [r7, #6]
 8003484:	4413      	add	r3, r2
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	4423      	add	r3, r4
 800348a:	60fb      	str	r3, [r7, #12]
  }

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 800348c:	4b10      	ldr	r3, [pc, #64]	; (80034d0 <BSP_LCD_FillRect+0xe8>)
 800348e:	681c      	ldr	r4, [r3, #0]
 8003490:	68fd      	ldr	r5, [r7, #12]
 8003492:	887e      	ldrh	r6, [r7, #2]
 8003494:	f8b7 8000 	ldrh.w	r8, [r7]
 8003498:	f7ff fcda 	bl	8002e50 <BSP_LCD_GetXSize>
 800349c:	4602      	mov	r2, r0
 800349e:	887b      	ldrh	r3, [r7, #2]
 80034a0:	1ad1      	subs	r1, r2, r3
 80034a2:	4b0b      	ldr	r3, [pc, #44]	; (80034d0 <BSP_LCD_FillRect+0xe8>)
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	480b      	ldr	r0, [pc, #44]	; (80034d4 <BSP_LCD_FillRect+0xec>)
 80034a8:	4613      	mov	r3, r2
 80034aa:	005b      	lsls	r3, r3, #1
 80034ac:	4413      	add	r3, r2
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	4403      	add	r3, r0
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	9301      	str	r3, [sp, #4]
 80034b6:	9100      	str	r1, [sp, #0]
 80034b8:	4643      	mov	r3, r8
 80034ba:	4632      	mov	r2, r6
 80034bc:	4629      	mov	r1, r5
 80034be:	4620      	mov	r0, r4
 80034c0:	f000 f9f4 	bl	80038ac <FillBuffer>
}
 80034c4:	bf00      	nop
 80034c6:	3710      	adds	r7, #16
 80034c8:	46bd      	mov	sp, r7
 80034ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80034ce:	bf00      	nop
 80034d0:	200005d8 	.word	0x200005d8
 80034d4:	200005dc 	.word	0x200005dc
 80034d8:	200005f8 	.word	0x200005f8
 80034dc:	200004c0 	.word	0x200004c0

080034e0 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 80034e4:	4b05      	ldr	r3, [pc, #20]	; (80034fc <BSP_LCD_DisplayOn+0x1c>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d003      	beq.n	80034f6 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 80034ee:	4b03      	ldr	r3, [pc, #12]	; (80034fc <BSP_LCD_DisplayOn+0x1c>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	4798      	blx	r3
  }
}
 80034f6:	bf00      	nop
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	200005f4 	.word	0x200005f4

08003500 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b08e      	sub	sp, #56	; 0x38
 8003504:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8003506:	2300      	movs	r3, #0
 8003508:	623b      	str	r3, [r7, #32]
 800350a:	4b61      	ldr	r3, [pc, #388]	; (8003690 <BSP_LCD_MspInit+0x190>)
 800350c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800350e:	4a60      	ldr	r2, [pc, #384]	; (8003690 <BSP_LCD_MspInit+0x190>)
 8003510:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003514:	6453      	str	r3, [r2, #68]	; 0x44
 8003516:	4b5e      	ldr	r3, [pc, #376]	; (8003690 <BSP_LCD_MspInit+0x190>)
 8003518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800351a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800351e:	623b      	str	r3, [r7, #32]
 8003520:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8003522:	2300      	movs	r3, #0
 8003524:	61fb      	str	r3, [r7, #28]
 8003526:	4b5a      	ldr	r3, [pc, #360]	; (8003690 <BSP_LCD_MspInit+0x190>)
 8003528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800352a:	4a59      	ldr	r2, [pc, #356]	; (8003690 <BSP_LCD_MspInit+0x190>)
 800352c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003530:	6313      	str	r3, [r2, #48]	; 0x30
 8003532:	4b57      	ldr	r3, [pc, #348]	; (8003690 <BSP_LCD_MspInit+0x190>)
 8003534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003536:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800353a:	61fb      	str	r3, [r7, #28]
 800353c:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800353e:	2300      	movs	r3, #0
 8003540:	61bb      	str	r3, [r7, #24]
 8003542:	4b53      	ldr	r3, [pc, #332]	; (8003690 <BSP_LCD_MspInit+0x190>)
 8003544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003546:	4a52      	ldr	r2, [pc, #328]	; (8003690 <BSP_LCD_MspInit+0x190>)
 8003548:	f043 0301 	orr.w	r3, r3, #1
 800354c:	6313      	str	r3, [r2, #48]	; 0x30
 800354e:	4b50      	ldr	r3, [pc, #320]	; (8003690 <BSP_LCD_MspInit+0x190>)
 8003550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	61bb      	str	r3, [r7, #24]
 8003558:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800355a:	2300      	movs	r3, #0
 800355c:	617b      	str	r3, [r7, #20]
 800355e:	4b4c      	ldr	r3, [pc, #304]	; (8003690 <BSP_LCD_MspInit+0x190>)
 8003560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003562:	4a4b      	ldr	r2, [pc, #300]	; (8003690 <BSP_LCD_MspInit+0x190>)
 8003564:	f043 0302 	orr.w	r3, r3, #2
 8003568:	6313      	str	r3, [r2, #48]	; 0x30
 800356a:	4b49      	ldr	r3, [pc, #292]	; (8003690 <BSP_LCD_MspInit+0x190>)
 800356c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356e:	f003 0302 	and.w	r3, r3, #2
 8003572:	617b      	str	r3, [r7, #20]
 8003574:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003576:	2300      	movs	r3, #0
 8003578:	613b      	str	r3, [r7, #16]
 800357a:	4b45      	ldr	r3, [pc, #276]	; (8003690 <BSP_LCD_MspInit+0x190>)
 800357c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357e:	4a44      	ldr	r2, [pc, #272]	; (8003690 <BSP_LCD_MspInit+0x190>)
 8003580:	f043 0304 	orr.w	r3, r3, #4
 8003584:	6313      	str	r3, [r2, #48]	; 0x30
 8003586:	4b42      	ldr	r3, [pc, #264]	; (8003690 <BSP_LCD_MspInit+0x190>)
 8003588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800358a:	f003 0304 	and.w	r3, r3, #4
 800358e:	613b      	str	r3, [r7, #16]
 8003590:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003592:	2300      	movs	r3, #0
 8003594:	60fb      	str	r3, [r7, #12]
 8003596:	4b3e      	ldr	r3, [pc, #248]	; (8003690 <BSP_LCD_MspInit+0x190>)
 8003598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800359a:	4a3d      	ldr	r2, [pc, #244]	; (8003690 <BSP_LCD_MspInit+0x190>)
 800359c:	f043 0308 	orr.w	r3, r3, #8
 80035a0:	6313      	str	r3, [r2, #48]	; 0x30
 80035a2:	4b3b      	ldr	r3, [pc, #236]	; (8003690 <BSP_LCD_MspInit+0x190>)
 80035a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a6:	f003 0308 	and.w	r3, r3, #8
 80035aa:	60fb      	str	r3, [r7, #12]
 80035ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80035ae:	2300      	movs	r3, #0
 80035b0:	60bb      	str	r3, [r7, #8]
 80035b2:	4b37      	ldr	r3, [pc, #220]	; (8003690 <BSP_LCD_MspInit+0x190>)
 80035b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b6:	4a36      	ldr	r2, [pc, #216]	; (8003690 <BSP_LCD_MspInit+0x190>)
 80035b8:	f043 0320 	orr.w	r3, r3, #32
 80035bc:	6313      	str	r3, [r2, #48]	; 0x30
 80035be:	4b34      	ldr	r3, [pc, #208]	; (8003690 <BSP_LCD_MspInit+0x190>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c2:	f003 0320 	and.w	r3, r3, #32
 80035c6:	60bb      	str	r3, [r7, #8]
 80035c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80035ca:	2300      	movs	r3, #0
 80035cc:	607b      	str	r3, [r7, #4]
 80035ce:	4b30      	ldr	r3, [pc, #192]	; (8003690 <BSP_LCD_MspInit+0x190>)
 80035d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d2:	4a2f      	ldr	r2, [pc, #188]	; (8003690 <BSP_LCD_MspInit+0x190>)
 80035d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035d8:	6313      	str	r3, [r2, #48]	; 0x30
 80035da:	4b2d      	ldr	r3, [pc, #180]	; (8003690 <BSP_LCD_MspInit+0x190>)
 80035dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035e2:	607b      	str	r3, [r7, #4]
 80035e4:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 80035e6:	f641 0358 	movw	r3, #6232	; 0x1858
 80035ea:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80035ec:	2302      	movs	r3, #2
 80035ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80035f0:	2300      	movs	r3, #0
 80035f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80035f4:	2302      	movs	r3, #2
 80035f6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 80035f8:	230e      	movs	r3, #14
 80035fa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80035fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003600:	4619      	mov	r1, r3
 8003602:	4824      	ldr	r0, [pc, #144]	; (8003694 <BSP_LCD_MspInit+0x194>)
 8003604:	f001 fa5c 	bl	8004ac0 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8003608:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800360c:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800360e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003612:	4619      	mov	r1, r3
 8003614:	4820      	ldr	r0, [pc, #128]	; (8003698 <BSP_LCD_MspInit+0x198>)
 8003616:	f001 fa53 	bl	8004ac0 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 800361a:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 800361e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003620:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003624:	4619      	mov	r1, r3
 8003626:	481d      	ldr	r0, [pc, #116]	; (800369c <BSP_LCD_MspInit+0x19c>)
 8003628:	f001 fa4a 	bl	8004ac0 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 800362c:	2348      	movs	r3, #72	; 0x48
 800362e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003630:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003634:	4619      	mov	r1, r3
 8003636:	481a      	ldr	r0, [pc, #104]	; (80036a0 <BSP_LCD_MspInit+0x1a0>)
 8003638:	f001 fa42 	bl	8004ac0 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 800363c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003640:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8003642:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003646:	4619      	mov	r1, r3
 8003648:	4816      	ldr	r0, [pc, #88]	; (80036a4 <BSP_LCD_MspInit+0x1a4>)
 800364a:	f001 fa39 	bl	8004ac0 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800364e:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8003652:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003654:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003658:	4619      	mov	r1, r3
 800365a:	4813      	ldr	r0, [pc, #76]	; (80036a8 <BSP_LCD_MspInit+0x1a8>)
 800365c:	f001 fa30 	bl	8004ac0 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8003660:	2303      	movs	r3, #3
 8003662:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8003664:	2309      	movs	r3, #9
 8003666:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003668:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800366c:	4619      	mov	r1, r3
 800366e:	480a      	ldr	r0, [pc, #40]	; (8003698 <BSP_LCD_MspInit+0x198>)
 8003670:	f001 fa26 	bl	8004ac0 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8003674:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003678:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800367a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800367e:	4619      	mov	r1, r3
 8003680:	4809      	ldr	r0, [pc, #36]	; (80036a8 <BSP_LCD_MspInit+0x1a8>)
 8003682:	f001 fa1d 	bl	8004ac0 <HAL_GPIO_Init>
}
 8003686:	bf00      	nop
 8003688:	3738      	adds	r7, #56	; 0x38
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	40023800 	.word	0x40023800
 8003694:	40020000 	.word	0x40020000
 8003698:	40020400 	.word	0x40020400
 800369c:	40020800 	.word	0x40020800
 80036a0:	40020c00 	.word	0x40020c00
 80036a4:	40021400 	.word	0x40021400
 80036a8:	40021800 	.word	0x40021800

080036ac <BSP_LCD_DrawPixel>:
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80036ac:	b5b0      	push	{r4, r5, r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	4603      	mov	r3, r0
 80036b4:	603a      	str	r2, [r7, #0]
 80036b6:	80fb      	strh	r3, [r7, #6]
 80036b8:	460b      	mov	r3, r1
 80036ba:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if (flippedLcd){
 80036bc:	4b1b      	ldr	r3, [pc, #108]	; (800372c <BSP_LCD_DrawPixel+0x80>)
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d018      	beq.n	80036f6 <BSP_LCD_DrawPixel+0x4a>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + 4 * (76800 - Xpos - BSP_LCD_GetXSize() * Ypos)) = RGB_Code; //Rotate all Pixels by 180
 80036c4:	4b1a      	ldr	r3, [pc, #104]	; (8003730 <BSP_LCD_DrawPixel+0x84>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a1a      	ldr	r2, [pc, #104]	; (8003734 <BSP_LCD_DrawPixel+0x88>)
 80036ca:	2134      	movs	r1, #52	; 0x34
 80036cc:	fb01 f303 	mul.w	r3, r1, r3
 80036d0:	4413      	add	r3, r2
 80036d2:	335c      	adds	r3, #92	; 0x5c
 80036d4:	681c      	ldr	r4, [r3, #0]
 80036d6:	88fd      	ldrh	r5, [r7, #6]
 80036d8:	f7ff fbba 	bl	8002e50 <BSP_LCD_GetXSize>
 80036dc:	4602      	mov	r2, r0
 80036de:	88bb      	ldrh	r3, [r7, #4]
 80036e0:	fb02 f303 	mul.w	r3, r2, r3
 80036e4:	442b      	add	r3, r5
 80036e6:	f5c3 3396 	rsb	r3, r3, #76800	; 0x12c00
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	4423      	add	r3, r4
 80036ee:	461a      	mov	r2, r3
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	6013      	str	r3, [r2, #0]
  }
  else {
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 80036f4:	e015      	b.n	8003722 <BSP_LCD_DrawPixel+0x76>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80036f6:	4b0e      	ldr	r3, [pc, #56]	; (8003730 <BSP_LCD_DrawPixel+0x84>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a0e      	ldr	r2, [pc, #56]	; (8003734 <BSP_LCD_DrawPixel+0x88>)
 80036fc:	2134      	movs	r1, #52	; 0x34
 80036fe:	fb01 f303 	mul.w	r3, r1, r3
 8003702:	4413      	add	r3, r2
 8003704:	335c      	adds	r3, #92	; 0x5c
 8003706:	681c      	ldr	r4, [r3, #0]
 8003708:	88bd      	ldrh	r5, [r7, #4]
 800370a:	f7ff fba1 	bl	8002e50 <BSP_LCD_GetXSize>
 800370e:	4603      	mov	r3, r0
 8003710:	fb03 f205 	mul.w	r2, r3, r5
 8003714:	88fb      	ldrh	r3, [r7, #6]
 8003716:	4413      	add	r3, r2
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	4423      	add	r3, r4
 800371c:	461a      	mov	r2, r3
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	6013      	str	r3, [r2, #0]
}
 8003722:	bf00      	nop
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bdb0      	pop	{r4, r5, r7, pc}
 800372a:	bf00      	nop
 800372c:	200005f8 	.word	0x200005f8
 8003730:	200005d8 	.word	0x200005d8
 8003734:	200004c0 	.word	0x200004c0

08003738 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b088      	sub	sp, #32
 800373c:	af00      	add	r7, sp, #0
 800373e:	4603      	mov	r3, r0
 8003740:	603a      	str	r2, [r7, #0]
 8003742:	80fb      	strh	r3, [r7, #6]
 8003744:	460b      	mov	r3, r1
 8003746:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003748:	2300      	movs	r3, #0
 800374a:	61fb      	str	r3, [r7, #28]
 800374c:	2300      	movs	r3, #0
 800374e:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8003750:	2300      	movs	r3, #0
 8003752:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8003754:	4b53      	ldr	r3, [pc, #332]	; (80038a4 <DrawChar+0x16c>)
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	4953      	ldr	r1, [pc, #332]	; (80038a8 <DrawChar+0x170>)
 800375a:	4613      	mov	r3, r2
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	4413      	add	r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	440b      	add	r3, r1
 8003764:	3308      	adds	r3, #8
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	88db      	ldrh	r3, [r3, #6]
 800376a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 800376c:	4b4d      	ldr	r3, [pc, #308]	; (80038a4 <DrawChar+0x16c>)
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	494d      	ldr	r1, [pc, #308]	; (80038a8 <DrawChar+0x170>)
 8003772:	4613      	mov	r3, r2
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	4413      	add	r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	440b      	add	r3, r1
 800377c:	3308      	adds	r3, #8
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	889b      	ldrh	r3, [r3, #4]
 8003782:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8003784:	8a3b      	ldrh	r3, [r7, #16]
 8003786:	3307      	adds	r3, #7
 8003788:	2b00      	cmp	r3, #0
 800378a:	da00      	bge.n	800378e <DrawChar+0x56>
 800378c:	3307      	adds	r3, #7
 800378e:	10db      	asrs	r3, r3, #3
 8003790:	b2db      	uxtb	r3, r3
 8003792:	00db      	lsls	r3, r3, #3
 8003794:	b2da      	uxtb	r2, r3
 8003796:	8a3b      	ldrh	r3, [r7, #16]
 8003798:	b2db      	uxtb	r3, r3
 800379a:	1ad3      	subs	r3, r2, r3
 800379c:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 800379e:	2300      	movs	r3, #0
 80037a0:	61fb      	str	r3, [r7, #28]
 80037a2:	e076      	b.n	8003892 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80037a4:	8a3b      	ldrh	r3, [r7, #16]
 80037a6:	3307      	adds	r3, #7
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	da00      	bge.n	80037ae <DrawChar+0x76>
 80037ac:	3307      	adds	r3, #7
 80037ae:	10db      	asrs	r3, r3, #3
 80037b0:	461a      	mov	r2, r3
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	fb02 f303 	mul.w	r3, r2, r3
 80037b8:	683a      	ldr	r2, [r7, #0]
 80037ba:	4413      	add	r3, r2
 80037bc:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 80037be:	8a3b      	ldrh	r3, [r7, #16]
 80037c0:	3307      	adds	r3, #7
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	da00      	bge.n	80037c8 <DrawChar+0x90>
 80037c6:	3307      	adds	r3, #7
 80037c8:	10db      	asrs	r3, r3, #3
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d002      	beq.n	80037d4 <DrawChar+0x9c>
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d004      	beq.n	80037dc <DrawChar+0xa4>
 80037d2:	e00c      	b.n	80037ee <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	617b      	str	r3, [r7, #20]
      break;
 80037da:	e016      	b.n	800380a <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	021b      	lsls	r3, r3, #8
 80037e2:	68ba      	ldr	r2, [r7, #8]
 80037e4:	3201      	adds	r2, #1
 80037e6:	7812      	ldrb	r2, [r2, #0]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	617b      	str	r3, [r7, #20]
      break;
 80037ec:	e00d      	b.n	800380a <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	041a      	lsls	r2, r3, #16
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	3301      	adds	r3, #1
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	021b      	lsls	r3, r3, #8
 80037fc:	4313      	orrs	r3, r2
 80037fe:	68ba      	ldr	r2, [r7, #8]
 8003800:	3202      	adds	r2, #2
 8003802:	7812      	ldrb	r2, [r2, #0]
 8003804:	4313      	orrs	r3, r2
 8003806:	617b      	str	r3, [r7, #20]
      break;
 8003808:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 800380a:	2300      	movs	r3, #0
 800380c:	61bb      	str	r3, [r7, #24]
 800380e:	e036      	b.n	800387e <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8003810:	8a3a      	ldrh	r2, [r7, #16]
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	1ad2      	subs	r2, r2, r3
 8003816:	7bfb      	ldrb	r3, [r7, #15]
 8003818:	4413      	add	r3, r2
 800381a:	3b01      	subs	r3, #1
 800381c:	2201      	movs	r2, #1
 800381e:	fa02 f303 	lsl.w	r3, r2, r3
 8003822:	461a      	mov	r2, r3
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	4013      	ands	r3, r2
 8003828:	2b00      	cmp	r3, #0
 800382a:	d012      	beq.n	8003852 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800382c:	69bb      	ldr	r3, [r7, #24]
 800382e:	b29a      	uxth	r2, r3
 8003830:	88fb      	ldrh	r3, [r7, #6]
 8003832:	4413      	add	r3, r2
 8003834:	b298      	uxth	r0, r3
 8003836:	4b1b      	ldr	r3, [pc, #108]	; (80038a4 <DrawChar+0x16c>)
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	491b      	ldr	r1, [pc, #108]	; (80038a8 <DrawChar+0x170>)
 800383c:	4613      	mov	r3, r2
 800383e:	005b      	lsls	r3, r3, #1
 8003840:	4413      	add	r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	440b      	add	r3, r1
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	88bb      	ldrh	r3, [r7, #4]
 800384a:	4619      	mov	r1, r3
 800384c:	f7ff ff2e 	bl	80036ac <BSP_LCD_DrawPixel>
 8003850:	e012      	b.n	8003878 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	b29a      	uxth	r2, r3
 8003856:	88fb      	ldrh	r3, [r7, #6]
 8003858:	4413      	add	r3, r2
 800385a:	b298      	uxth	r0, r3
 800385c:	4b11      	ldr	r3, [pc, #68]	; (80038a4 <DrawChar+0x16c>)
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	4911      	ldr	r1, [pc, #68]	; (80038a8 <DrawChar+0x170>)
 8003862:	4613      	mov	r3, r2
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	4413      	add	r3, r2
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	440b      	add	r3, r1
 800386c:	3304      	adds	r3, #4
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	88bb      	ldrh	r3, [r7, #4]
 8003872:	4619      	mov	r1, r3
 8003874:	f7ff ff1a 	bl	80036ac <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	3301      	adds	r3, #1
 800387c:	61bb      	str	r3, [r7, #24]
 800387e:	8a3b      	ldrh	r3, [r7, #16]
 8003880:	69ba      	ldr	r2, [r7, #24]
 8003882:	429a      	cmp	r2, r3
 8003884:	d3c4      	bcc.n	8003810 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8003886:	88bb      	ldrh	r3, [r7, #4]
 8003888:	3301      	adds	r3, #1
 800388a:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	3301      	adds	r3, #1
 8003890:	61fb      	str	r3, [r7, #28]
 8003892:	8a7b      	ldrh	r3, [r7, #18]
 8003894:	69fa      	ldr	r2, [r7, #28]
 8003896:	429a      	cmp	r2, r3
 8003898:	d384      	bcc.n	80037a4 <DrawChar+0x6c>
  }
}
 800389a:	bf00      	nop
 800389c:	bf00      	nop
 800389e:	3720      	adds	r7, #32
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	200005d8 	.word	0x200005d8
 80038a8:	200005dc 	.word	0x200005dc

080038ac <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af02      	add	r7, sp, #8
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]
 80038b8:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80038ba:	4b16      	ldr	r3, [pc, #88]	; (8003914 <FillBuffer+0x68>)
 80038bc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80038c0:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80038c2:	4b14      	ldr	r3, [pc, #80]	; (8003914 <FillBuffer+0x68>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 80038c8:	4a12      	ldr	r2, [pc, #72]	; (8003914 <FillBuffer+0x68>)
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 80038ce:	4b11      	ldr	r3, [pc, #68]	; (8003914 <FillBuffer+0x68>)
 80038d0:	4a11      	ldr	r2, [pc, #68]	; (8003918 <FillBuffer+0x6c>)
 80038d2:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 80038d4:	480f      	ldr	r0, [pc, #60]	; (8003914 <FillBuffer+0x68>)
 80038d6:	f000 fe5d 	bl	8004594 <HAL_DMA2D_Init>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d115      	bne.n	800390c <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 80038e0:	68f9      	ldr	r1, [r7, #12]
 80038e2:	480c      	ldr	r0, [pc, #48]	; (8003914 <FillBuffer+0x68>)
 80038e4:	f000 ffbe 	bl	8004864 <HAL_DMA2D_ConfigLayer>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10e      	bne.n	800390c <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80038ee:	68ba      	ldr	r2, [r7, #8]
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	9300      	str	r3, [sp, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	69f9      	ldr	r1, [r7, #28]
 80038f8:	4806      	ldr	r0, [pc, #24]	; (8003914 <FillBuffer+0x68>)
 80038fa:	f000 fe9e 	bl	800463a <HAL_DMA2D_Start>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d103      	bne.n	800390c <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8003904:	210a      	movs	r1, #10
 8003906:	4803      	ldr	r0, [pc, #12]	; (8003914 <FillBuffer+0x68>)
 8003908:	f000 fec2 	bl	8004690 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800390c:	bf00      	nop
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	20000568 	.word	0x20000568
 8003918:	4002b000 	.word	0x4002b000

0800391c <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003920:	4b29      	ldr	r3, [pc, #164]	; (80039c8 <BSP_SDRAM_Init+0xac>)
 8003922:	4a2a      	ldr	r2, [pc, #168]	; (80039cc <BSP_SDRAM_Init+0xb0>)
 8003924:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8003926:	4b2a      	ldr	r3, [pc, #168]	; (80039d0 <BSP_SDRAM_Init+0xb4>)
 8003928:	2202      	movs	r2, #2
 800392a:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 800392c:	4b28      	ldr	r3, [pc, #160]	; (80039d0 <BSP_SDRAM_Init+0xb4>)
 800392e:	2207      	movs	r2, #7
 8003930:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8003932:	4b27      	ldr	r3, [pc, #156]	; (80039d0 <BSP_SDRAM_Init+0xb4>)
 8003934:	2204      	movs	r2, #4
 8003936:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8003938:	4b25      	ldr	r3, [pc, #148]	; (80039d0 <BSP_SDRAM_Init+0xb4>)
 800393a:	2207      	movs	r2, #7
 800393c:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 800393e:	4b24      	ldr	r3, [pc, #144]	; (80039d0 <BSP_SDRAM_Init+0xb4>)
 8003940:	2202      	movs	r2, #2
 8003942:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8003944:	4b22      	ldr	r3, [pc, #136]	; (80039d0 <BSP_SDRAM_Init+0xb4>)
 8003946:	2202      	movs	r2, #2
 8003948:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 800394a:	4b21      	ldr	r3, [pc, #132]	; (80039d0 <BSP_SDRAM_Init+0xb4>)
 800394c:	2202      	movs	r2, #2
 800394e:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8003950:	4b1d      	ldr	r3, [pc, #116]	; (80039c8 <BSP_SDRAM_Init+0xac>)
 8003952:	2201      	movs	r2, #1
 8003954:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003956:	4b1c      	ldr	r3, [pc, #112]	; (80039c8 <BSP_SDRAM_Init+0xac>)
 8003958:	2200      	movs	r2, #0
 800395a:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 800395c:	4b1a      	ldr	r3, [pc, #104]	; (80039c8 <BSP_SDRAM_Init+0xac>)
 800395e:	2204      	movs	r2, #4
 8003960:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003962:	4b19      	ldr	r3, [pc, #100]	; (80039c8 <BSP_SDRAM_Init+0xac>)
 8003964:	2210      	movs	r2, #16
 8003966:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003968:	4b17      	ldr	r3, [pc, #92]	; (80039c8 <BSP_SDRAM_Init+0xac>)
 800396a:	2240      	movs	r2, #64	; 0x40
 800396c:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 800396e:	4b16      	ldr	r3, [pc, #88]	; (80039c8 <BSP_SDRAM_Init+0xac>)
 8003970:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8003974:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003976:	4b14      	ldr	r3, [pc, #80]	; (80039c8 <BSP_SDRAM_Init+0xac>)
 8003978:	2200      	movs	r2, #0
 800397a:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 800397c:	4b12      	ldr	r3, [pc, #72]	; (80039c8 <BSP_SDRAM_Init+0xac>)
 800397e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003982:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8003984:	4b10      	ldr	r3, [pc, #64]	; (80039c8 <BSP_SDRAM_Init+0xac>)
 8003986:	2200      	movs	r2, #0
 8003988:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 800398a:	4b0f      	ldr	r3, [pc, #60]	; (80039c8 <BSP_SDRAM_Init+0xac>)
 800398c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003990:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8003992:	2100      	movs	r1, #0
 8003994:	480c      	ldr	r0, [pc, #48]	; (80039c8 <BSP_SDRAM_Init+0xac>)
 8003996:	f000 f87f 	bl	8003a98 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 800399a:	490d      	ldr	r1, [pc, #52]	; (80039d0 <BSP_SDRAM_Init+0xb4>)
 800399c:	480a      	ldr	r0, [pc, #40]	; (80039c8 <BSP_SDRAM_Init+0xac>)
 800399e:	f003 fb91 	bl	80070c4 <HAL_SDRAM_Init>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d003      	beq.n	80039b0 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80039a8:	4b0a      	ldr	r3, [pc, #40]	; (80039d4 <BSP_SDRAM_Init+0xb8>)
 80039aa:	2201      	movs	r2, #1
 80039ac:	701a      	strb	r2, [r3, #0]
 80039ae:	e002      	b.n	80039b6 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80039b0:	4b08      	ldr	r3, [pc, #32]	; (80039d4 <BSP_SDRAM_Init+0xb8>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80039b6:	f240 506a 	movw	r0, #1386	; 0x56a
 80039ba:	f000 f80d 	bl	80039d8 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80039be:	4b05      	ldr	r3, [pc, #20]	; (80039d4 <BSP_SDRAM_Init+0xb8>)
 80039c0:	781b      	ldrb	r3, [r3, #0]
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	200005fc 	.word	0x200005fc
 80039cc:	a0000140 	.word	0xa0000140
 80039d0:	20000630 	.word	0x20000630
 80039d4:	20000188 	.word	0x20000188

080039d8 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 80039e0:	2300      	movs	r3, #0
 80039e2:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80039e4:	4b2a      	ldr	r3, [pc, #168]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039e6:	2201      	movs	r2, #1
 80039e8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80039ea:	4b29      	ldr	r3, [pc, #164]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039ec:	2208      	movs	r2, #8
 80039ee:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80039f0:	4b27      	ldr	r3, [pc, #156]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039f2:	2201      	movs	r2, #1
 80039f4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80039f6:	4b26      	ldr	r3, [pc, #152]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80039fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a00:	4923      	ldr	r1, [pc, #140]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a02:	4824      	ldr	r0, [pc, #144]	; (8003a94 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003a04:	f003 fb9c 	bl	8007140 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003a08:	2001      	movs	r0, #1
 8003a0a:	f000 facf 	bl	8003fac <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8003a0e:	4b20      	ldr	r3, [pc, #128]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a10:	2202      	movs	r2, #2
 8003a12:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003a14:	4b1e      	ldr	r3, [pc, #120]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a16:	2208      	movs	r2, #8
 8003a18:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003a1a:	4b1d      	ldr	r3, [pc, #116]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003a20:	4b1b      	ldr	r3, [pc, #108]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8003a26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a2a:	4919      	ldr	r1, [pc, #100]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a2c:	4819      	ldr	r0, [pc, #100]	; (8003a94 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003a2e:	f003 fb87 	bl	8007140 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003a32:	4b17      	ldr	r3, [pc, #92]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a34:	2203      	movs	r2, #3
 8003a36:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003a38:	4b15      	ldr	r3, [pc, #84]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a3a:	2208      	movs	r2, #8
 8003a3c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8003a3e:	4b14      	ldr	r3, [pc, #80]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a40:	2204      	movs	r2, #4
 8003a42:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003a44:	4b12      	ldr	r3, [pc, #72]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003a4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a4e:	4910      	ldr	r1, [pc, #64]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a50:	4810      	ldr	r0, [pc, #64]	; (8003a94 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003a52:	f003 fb75 	bl	8007140 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8003a56:	f44f 730c 	mov.w	r3, #560	; 0x230
 8003a5a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003a5c:	4b0c      	ldr	r3, [pc, #48]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a5e:	2204      	movs	r2, #4
 8003a60:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003a62:	4b0b      	ldr	r3, [pc, #44]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a64:	2208      	movs	r2, #8
 8003a66:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003a68:	4b09      	ldr	r3, [pc, #36]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	4a07      	ldr	r2, [pc, #28]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a72:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003a74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a78:	4905      	ldr	r1, [pc, #20]	; (8003a90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a7a:	4806      	ldr	r0, [pc, #24]	; (8003a94 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003a7c:	f003 fb60 	bl	8007140 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8003a80:	6879      	ldr	r1, [r7, #4]
 8003a82:	4804      	ldr	r0, [pc, #16]	; (8003a94 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003a84:	f003 fb87 	bl	8007196 <HAL_SDRAM_ProgramRefreshRate>
}
 8003a88:	bf00      	nop
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	2000064c 	.word	0x2000064c
 8003a94:	200005fc 	.word	0x200005fc

08003a98 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b090      	sub	sp, #64	; 0x40
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	f000 80ec 	beq.w	8003c82 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003aaa:	2300      	movs	r3, #0
 8003aac:	62bb      	str	r3, [r7, #40]	; 0x28
 8003aae:	4b77      	ldr	r3, [pc, #476]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ab2:	4a76      	ldr	r2, [pc, #472]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003ab4:	f043 0301 	orr.w	r3, r3, #1
 8003ab8:	6393      	str	r3, [r2, #56]	; 0x38
 8003aba:	4b74      	ldr	r3, [pc, #464]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003abe:	f003 0301 	and.w	r3, r3, #1
 8003ac2:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	627b      	str	r3, [r7, #36]	; 0x24
 8003aca:	4b70      	ldr	r3, [pc, #448]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ace:	4a6f      	ldr	r2, [pc, #444]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003ad0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ad6:	4b6d      	ldr	r3, [pc, #436]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ade:	627b      	str	r3, [r7, #36]	; 0x24
 8003ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	623b      	str	r3, [r7, #32]
 8003ae6:	4b69      	ldr	r3, [pc, #420]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aea:	4a68      	ldr	r2, [pc, #416]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003aec:	f043 0302 	orr.w	r3, r3, #2
 8003af0:	6313      	str	r3, [r2, #48]	; 0x30
 8003af2:	4b66      	ldr	r3, [pc, #408]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af6:	f003 0302 	and.w	r3, r3, #2
 8003afa:	623b      	str	r3, [r7, #32]
 8003afc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003afe:	2300      	movs	r3, #0
 8003b00:	61fb      	str	r3, [r7, #28]
 8003b02:	4b62      	ldr	r3, [pc, #392]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b06:	4a61      	ldr	r2, [pc, #388]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003b08:	f043 0304 	orr.w	r3, r3, #4
 8003b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b0e:	4b5f      	ldr	r3, [pc, #380]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b12:	f003 0304 	and.w	r3, r3, #4
 8003b16:	61fb      	str	r3, [r7, #28]
 8003b18:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	61bb      	str	r3, [r7, #24]
 8003b1e:	4b5b      	ldr	r3, [pc, #364]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b22:	4a5a      	ldr	r2, [pc, #360]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003b24:	f043 0308 	orr.w	r3, r3, #8
 8003b28:	6313      	str	r3, [r2, #48]	; 0x30
 8003b2a:	4b58      	ldr	r3, [pc, #352]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2e:	f003 0308 	and.w	r3, r3, #8
 8003b32:	61bb      	str	r3, [r7, #24]
 8003b34:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003b36:	2300      	movs	r3, #0
 8003b38:	617b      	str	r3, [r7, #20]
 8003b3a:	4b54      	ldr	r3, [pc, #336]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3e:	4a53      	ldr	r2, [pc, #332]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003b40:	f043 0310 	orr.w	r3, r3, #16
 8003b44:	6313      	str	r3, [r2, #48]	; 0x30
 8003b46:	4b51      	ldr	r3, [pc, #324]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4a:	f003 0310 	and.w	r3, r3, #16
 8003b4e:	617b      	str	r3, [r7, #20]
 8003b50:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003b52:	2300      	movs	r3, #0
 8003b54:	613b      	str	r3, [r7, #16]
 8003b56:	4b4d      	ldr	r3, [pc, #308]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5a:	4a4c      	ldr	r2, [pc, #304]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003b5c:	f043 0320 	orr.w	r3, r3, #32
 8003b60:	6313      	str	r3, [r2, #48]	; 0x30
 8003b62:	4b4a      	ldr	r3, [pc, #296]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b66:	f003 0320 	and.w	r3, r3, #32
 8003b6a:	613b      	str	r3, [r7, #16]
 8003b6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003b6e:	2300      	movs	r3, #0
 8003b70:	60fb      	str	r3, [r7, #12]
 8003b72:	4b46      	ldr	r3, [pc, #280]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b76:	4a45      	ldr	r2, [pc, #276]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003b78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b7e:	4b43      	ldr	r3, [pc, #268]	; (8003c8c <BSP_SDRAM_MspInit+0x1f4>)
 8003b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b86:	60fb      	str	r3, [r7, #12]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003b8e:	2302      	movs	r3, #2
 8003b90:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8003b92:	2300      	movs	r3, #0
 8003b94:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8003b96:	230c      	movs	r3, #12
 8003b98:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8003b9a:	2360      	movs	r3, #96	; 0x60
 8003b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8003b9e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	483a      	ldr	r0, [pc, #232]	; (8003c90 <BSP_SDRAM_MspInit+0x1f8>)
 8003ba6:	f000 ff8b 	bl	8004ac0 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8003baa:	2301      	movs	r3, #1
 8003bac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8003bae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003bb2:	4619      	mov	r1, r3
 8003bb4:	4837      	ldr	r0, [pc, #220]	; (8003c94 <BSP_SDRAM_MspInit+0x1fc>)
 8003bb6:	f000 ff83 	bl	8004ac0 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8003bba:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003bc0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	4834      	ldr	r0, [pc, #208]	; (8003c98 <BSP_SDRAM_MspInit+0x200>)
 8003bc8:	f000 ff7a 	bl	8004ac0 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8003bcc:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003bd2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	4830      	ldr	r0, [pc, #192]	; (8003c9c <BSP_SDRAM_MspInit+0x204>)
 8003bda:	f000 ff71 	bl	8004ac0 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8003bde:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003be2:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003be4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003be8:	4619      	mov	r1, r3
 8003bea:	482d      	ldr	r0, [pc, #180]	; (8003ca0 <BSP_SDRAM_MspInit+0x208>)
 8003bec:	f000 ff68 	bl	8004ac0 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003bf0:	f248 1333 	movw	r3, #33075	; 0x8133
 8003bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003bf6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	4829      	ldr	r0, [pc, #164]	; (8003ca4 <BSP_SDRAM_MspInit+0x20c>)
 8003bfe:	f000 ff5f 	bl	8004ac0 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003c02:	4b29      	ldr	r3, [pc, #164]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c04:	2200      	movs	r2, #0
 8003c06:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003c08:	4b27      	ldr	r3, [pc, #156]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c0a:	2280      	movs	r2, #128	; 0x80
 8003c0c:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003c0e:	4b26      	ldr	r3, [pc, #152]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c14:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8003c16:	4b24      	ldr	r3, [pc, #144]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c18:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c1c:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003c1e:	4b22      	ldr	r3, [pc, #136]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003c24:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003c26:	4b20      	ldr	r3, [pc, #128]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c28:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003c2c:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8003c2e:	4b1e      	ldr	r3, [pc, #120]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003c34:	4b1c      	ldr	r3, [pc, #112]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c36:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003c3a:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003c3c:	4b1a      	ldr	r3, [pc, #104]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003c42:	4b19      	ldr	r3, [pc, #100]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c44:	2203      	movs	r2, #3
 8003c46:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003c48:	4b17      	ldr	r3, [pc, #92]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003c4e:	4b16      	ldr	r3, [pc, #88]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8003c54:	4b14      	ldr	r3, [pc, #80]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c56:	4a15      	ldr	r2, [pc, #84]	; (8003cac <BSP_SDRAM_MspInit+0x214>)
 8003c58:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a12      	ldr	r2, [pc, #72]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c5e:	631a      	str	r2, [r3, #48]	; 0x30
 8003c60:	4a11      	ldr	r2, [pc, #68]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8003c66:	4810      	ldr	r0, [pc, #64]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c68:	f000 fb84 	bl	8004374 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8003c6c:	480e      	ldr	r0, [pc, #56]	; (8003ca8 <BSP_SDRAM_MspInit+0x210>)
 8003c6e:	f000 fad3 	bl	8004218 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003c72:	2200      	movs	r2, #0
 8003c74:	210f      	movs	r1, #15
 8003c76:	2038      	movs	r0, #56	; 0x38
 8003c78:	f000 fa97 	bl	80041aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003c7c:	2038      	movs	r0, #56	; 0x38
 8003c7e:	f000 fab0 	bl	80041e2 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8003c82:	bf00      	nop
 8003c84:	3740      	adds	r7, #64	; 0x40
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	40023800 	.word	0x40023800
 8003c90:	40020400 	.word	0x40020400
 8003c94:	40020800 	.word	0x40020800
 8003c98:	40020c00 	.word	0x40020c00
 8003c9c:	40021000 	.word	0x40021000
 8003ca0:	40021400 	.word	0x40021400
 8003ca4:	40021800 	.word	0x40021800
 8003ca8:	2000065c 	.word	0x2000065c
 8003cac:	40026410 	.word	0x40026410

08003cb0 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	460a      	mov	r2, r1
 8003cba:	80fb      	strh	r3, [r7, #6]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 8003cc4:	4a13      	ldr	r2, [pc, #76]	; (8003d14 <BSP_TS_Init+0x64>)
 8003cc6:	88fb      	ldrh	r3, [r7, #6]
 8003cc8:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 8003cca:	4a13      	ldr	r2, [pc, #76]	; (8003d18 <BSP_TS_Init+0x68>)
 8003ccc:	88bb      	ldrh	r3, [r7, #4]
 8003cce:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 8003cd0:	4b12      	ldr	r3, [pc, #72]	; (8003d1c <BSP_TS_Init+0x6c>)
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	2082      	movs	r0, #130	; 0x82
 8003cd6:	4798      	blx	r3
 8003cd8:	4603      	mov	r3, r0
 8003cda:	461a      	mov	r2, r3
 8003cdc:	f640 0311 	movw	r3, #2065	; 0x811
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d104      	bne.n	8003cee <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 8003ce4:	4b0e      	ldr	r3, [pc, #56]	; (8003d20 <BSP_TS_Init+0x70>)
 8003ce6:	4a0d      	ldr	r2, [pc, #52]	; (8003d1c <BSP_TS_Init+0x6c>)
 8003ce8:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 8003cea:	2300      	movs	r3, #0
 8003cec:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == TS_OK)
 8003cee:	7bfb      	ldrb	r3, [r7, #15]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d109      	bne.n	8003d08 <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 8003cf4:	4b0a      	ldr	r3, [pc, #40]	; (8003d20 <BSP_TS_Init+0x70>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	2082      	movs	r0, #130	; 0x82
 8003cfc:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 8003cfe:	4b08      	ldr	r3, [pc, #32]	; (8003d20 <BSP_TS_Init+0x70>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	2082      	movs	r0, #130	; 0x82
 8003d06:	4798      	blx	r3
  }

  return ret;
 8003d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3710      	adds	r7, #16
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	200006c0 	.word	0x200006c0
 8003d18:	200006c2 	.word	0x200006c2
 8003d1c:	20000138 	.word	0x20000138
 8003d20:	200006bc 	.word	0x200006bc

08003d24 <BSP_TS_ITGetStatus>:
/**
  * @brief  Gets the TS IT status.
  * @retval Interrupt status.
  */  
uint8_t BSP_TS_ITGetStatus(void)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	af00      	add	r7, sp, #0
  /* Return the TS IT status */
  return (TsDrv->GetITStatus(TS_I2C_ADDRESS));
 8003d28:	4b03      	ldr	r3, [pc, #12]	; (8003d38 <BSP_TS_ITGetStatus+0x14>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
 8003d2e:	2082      	movs	r0, #130	; 0x82
 8003d30:	4798      	blx	r3
 8003d32:	4603      	mov	r3, r0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	200006bc 	.word	0x200006bc

08003d3c <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b086      	sub	sp, #24
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 8003d44:	4b4f      	ldr	r3, [pc, #316]	; (8003e84 <BSP_TS_GetState+0x148>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	2082      	movs	r0, #130	; 0x82
 8003d4c:	4798      	blx	r3
 8003d4e:	4603      	mov	r3, r0
 8003d50:	b29a      	uxth	r2, r3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	801a      	strh	r2, [r3, #0]
  
  if(TsState->TouchDetected)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	881b      	ldrh	r3, [r3, #0]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f000 808d 	beq.w	8003e7a <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 8003d60:	4b48      	ldr	r3, [pc, #288]	; (8003e84 <BSP_TS_GetState+0x148>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	f107 020c 	add.w	r2, r7, #12
 8003d6a:	f107 010e 	add.w	r1, r7, #14
 8003d6e:	2082      	movs	r0, #130	; 0x82
 8003d70:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 8003d72:	89bb      	ldrh	r3, [r7, #12]
 8003d74:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	81bb      	strh	r3, [r7, #12]
    
    /* Y value second correction */
    yr = y / 11;
 8003d7c:	89bb      	ldrh	r3, [r7, #12]
 8003d7e:	4a42      	ldr	r2, [pc, #264]	; (8003e88 <BSP_TS_GetState+0x14c>)
 8003d80:	fba2 2303 	umull	r2, r3, r2, r3
 8003d84:	08db      	lsrs	r3, r3, #3
 8003d86:	82bb      	strh	r3, [r7, #20]
    
    /* Return y position value */
    if(yr <= 0)
 8003d88:	8abb      	ldrh	r3, [r7, #20]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d102      	bne.n	8003d94 <BSP_TS_GetState+0x58>
    {
      yr = 0;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	82bb      	strh	r3, [r7, #20]
 8003d92:	e008      	b.n	8003da6 <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 8003d94:	4b3d      	ldr	r3, [pc, #244]	; (8003e8c <BSP_TS_GetState+0x150>)
 8003d96:	881b      	ldrh	r3, [r3, #0]
 8003d98:	8aba      	ldrh	r2, [r7, #20]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d903      	bls.n	8003da6 <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 8003d9e:	4b3b      	ldr	r3, [pc, #236]	; (8003e8c <BSP_TS_GetState+0x150>)
 8003da0:	881b      	ldrh	r3, [r3, #0]
 8003da2:	3b01      	subs	r3, #1
 8003da4:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 8003da6:	8abb      	ldrh	r3, [r7, #20]
 8003da8:	81bb      	strh	r3, [r7, #12]
    
    /* X value first correction */
    if(x <= 3000)
 8003daa:	89fb      	ldrh	r3, [r7, #14]
 8003dac:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d806      	bhi.n	8003dc2 <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 8003db4:	89fb      	ldrh	r3, [r7, #14]
 8003db6:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 8003dba:	330e      	adds	r3, #14
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	81fb      	strh	r3, [r7, #14]
 8003dc0:	e005      	b.n	8003dce <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 8003dc2:	89fb      	ldrh	r3, [r7, #14]
 8003dc4:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 8003dc8:	3308      	adds	r3, #8
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	81fb      	strh	r3, [r7, #14]
    }
    
    /* X value second correction */  
    xr = x / 15;
 8003dce:	89fb      	ldrh	r3, [r7, #14]
 8003dd0:	4a2f      	ldr	r2, [pc, #188]	; (8003e90 <BSP_TS_GetState+0x154>)
 8003dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd6:	08db      	lsrs	r3, r3, #3
 8003dd8:	82fb      	strh	r3, [r7, #22]
    
    /* Return X position value */
    if(xr <= 0)
 8003dda:	8afb      	ldrh	r3, [r7, #22]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d102      	bne.n	8003de6 <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 8003de0:	2300      	movs	r3, #0
 8003de2:	82fb      	strh	r3, [r7, #22]
 8003de4:	e008      	b.n	8003df8 <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 8003de6:	4b2b      	ldr	r3, [pc, #172]	; (8003e94 <BSP_TS_GetState+0x158>)
 8003de8:	881b      	ldrh	r3, [r3, #0]
 8003dea:	8afa      	ldrh	r2, [r7, #22]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d903      	bls.n	8003df8 <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 8003df0:	4b28      	ldr	r3, [pc, #160]	; (8003e94 <BSP_TS_GetState+0x158>)
 8003df2:	881b      	ldrh	r3, [r3, #0]
 8003df4:	3b01      	subs	r3, #1
 8003df6:	82fb      	strh	r3, [r7, #22]
    }
    else 
    {}
    
    x = xr;
 8003df8:	8afb      	ldrh	r3, [r7, #22]
 8003dfa:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x? (x - _x): (_x - x);
 8003dfc:	89fb      	ldrh	r3, [r7, #14]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	4b25      	ldr	r3, [pc, #148]	; (8003e98 <BSP_TS_GetState+0x15c>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d906      	bls.n	8003e16 <BSP_TS_GetState+0xda>
 8003e08:	89fa      	ldrh	r2, [r7, #14]
 8003e0a:	4b23      	ldr	r3, [pc, #140]	; (8003e98 <BSP_TS_GetState+0x15c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	e005      	b.n	8003e22 <BSP_TS_GetState+0xe6>
 8003e16:	4b20      	ldr	r3, [pc, #128]	; (8003e98 <BSP_TS_GetState+0x15c>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	b29a      	uxth	r2, r3
 8003e1c:	89fb      	ldrh	r3, [r7, #14]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y? (y - _y): (_y - y); 
 8003e24:	89bb      	ldrh	r3, [r7, #12]
 8003e26:	461a      	mov	r2, r3
 8003e28:	4b1c      	ldr	r3, [pc, #112]	; (8003e9c <BSP_TS_GetState+0x160>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d906      	bls.n	8003e3e <BSP_TS_GetState+0x102>
 8003e30:	89ba      	ldrh	r2, [r7, #12]
 8003e32:	4b1a      	ldr	r3, [pc, #104]	; (8003e9c <BSP_TS_GetState+0x160>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	e005      	b.n	8003e4a <BSP_TS_GetState+0x10e>
 8003e3e:	4b17      	ldr	r3, [pc, #92]	; (8003e9c <BSP_TS_GetState+0x160>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	89bb      	ldrh	r3, [r7, #12]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	823b      	strh	r3, [r7, #16]
    
    if (xDiff + yDiff > 5)
 8003e4c:	8a7a      	ldrh	r2, [r7, #18]
 8003e4e:	8a3b      	ldrh	r3, [r7, #16]
 8003e50:	4413      	add	r3, r2
 8003e52:	2b05      	cmp	r3, #5
 8003e54:	dd07      	ble.n	8003e66 <BSP_TS_GetState+0x12a>
    {
      _x = x;
 8003e56:	89fb      	ldrh	r3, [r7, #14]
 8003e58:	461a      	mov	r2, r3
 8003e5a:	4b0f      	ldr	r3, [pc, #60]	; (8003e98 <BSP_TS_GetState+0x15c>)
 8003e5c:	601a      	str	r2, [r3, #0]
      _y = y; 
 8003e5e:	89bb      	ldrh	r3, [r7, #12]
 8003e60:	461a      	mov	r2, r3
 8003e62:	4b0e      	ldr	r3, [pc, #56]	; (8003e9c <BSP_TS_GetState+0x160>)
 8003e64:	601a      	str	r2, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 8003e66:	4b0c      	ldr	r3, [pc, #48]	; (8003e98 <BSP_TS_GetState+0x15c>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	b29a      	uxth	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	805a      	strh	r2, [r3, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 8003e70:	4b0a      	ldr	r3, [pc, #40]	; (8003e9c <BSP_TS_GetState+0x160>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	809a      	strh	r2, [r3, #4]
  }
}
 8003e7a:	bf00      	nop
 8003e7c:	3718      	adds	r7, #24
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	200006bc 	.word	0x200006bc
 8003e88:	ba2e8ba3 	.word	0xba2e8ba3
 8003e8c:	200006c2 	.word	0x200006c2
 8003e90:	88888889 	.word	0x88888889
 8003e94:	200006c0 	.word	0x200006c0
 8003e98:	200006c4 	.word	0x200006c4
 8003e9c:	200006c8 	.word	0x200006c8

08003ea0 <BSP_TS_ITClear>:

/**
  * @brief  Clears all touch screen interrupts.
  */  
void BSP_TS_ITClear(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	af00      	add	r7, sp, #0
  /* Clear TS IT pending bits */
  TsDrv->ClearIT(TS_I2C_ADDRESS); 
 8003ea4:	4b03      	ldr	r3, [pc, #12]	; (8003eb4 <BSP_TS_ITClear+0x14>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	69db      	ldr	r3, [r3, #28]
 8003eaa:	2082      	movs	r0, #130	; 0x82
 8003eac:	4798      	blx	r3
}
 8003eae:	bf00      	nop
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	200006bc 	.word	0x200006bc

08003eb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003ebc:	4b0e      	ldr	r3, [pc, #56]	; (8003ef8 <HAL_Init+0x40>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a0d      	ldr	r2, [pc, #52]	; (8003ef8 <HAL_Init+0x40>)
 8003ec2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ec6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ec8:	4b0b      	ldr	r3, [pc, #44]	; (8003ef8 <HAL_Init+0x40>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a0a      	ldr	r2, [pc, #40]	; (8003ef8 <HAL_Init+0x40>)
 8003ece:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ed2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ed4:	4b08      	ldr	r3, [pc, #32]	; (8003ef8 <HAL_Init+0x40>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a07      	ldr	r2, [pc, #28]	; (8003ef8 <HAL_Init+0x40>)
 8003eda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ede:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ee0:	2003      	movs	r0, #3
 8003ee2:	f000 f957 	bl	8004194 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ee6:	200f      	movs	r0, #15
 8003ee8:	f000 f810 	bl	8003f0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003eec:	f000 f806 	bl	8003efc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	40023c00 	.word	0x40023c00

08003efc <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8003f00:	bf00      	nop
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
	...

08003f0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003f14:	4b12      	ldr	r3, [pc, #72]	; (8003f60 <HAL_InitTick+0x54>)
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	4b12      	ldr	r3, [pc, #72]	; (8003f64 <HAL_InitTick+0x58>)
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	4619      	mov	r1, r3
 8003f1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f22:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f000 f967 	bl	80041fe <HAL_SYSTICK_Config>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e00e      	b.n	8003f58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2b0f      	cmp	r3, #15
 8003f3e:	d80a      	bhi.n	8003f56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f40:	2200      	movs	r2, #0
 8003f42:	6879      	ldr	r1, [r7, #4]
 8003f44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f48:	f000 f92f 	bl	80041aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003f4c:	4a06      	ldr	r2, [pc, #24]	; (8003f68 <HAL_InitTick+0x5c>)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003f52:	2300      	movs	r3, #0
 8003f54:	e000      	b.n	8003f58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3708      	adds	r7, #8
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	200000fc 	.word	0x200000fc
 8003f64:	20000190 	.word	0x20000190
 8003f68:	2000018c 	.word	0x2000018c

08003f6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f70:	4b06      	ldr	r3, [pc, #24]	; (8003f8c <HAL_IncTick+0x20>)
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	461a      	mov	r2, r3
 8003f76:	4b06      	ldr	r3, [pc, #24]	; (8003f90 <HAL_IncTick+0x24>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	4a04      	ldr	r2, [pc, #16]	; (8003f90 <HAL_IncTick+0x24>)
 8003f7e:	6013      	str	r3, [r2, #0]
}
 8003f80:	bf00      	nop
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	20000190 	.word	0x20000190
 8003f90:	200006cc 	.word	0x200006cc

08003f94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f94:	b480      	push	{r7}
 8003f96:	af00      	add	r7, sp, #0
  return uwTick;
 8003f98:	4b03      	ldr	r3, [pc, #12]	; (8003fa8 <HAL_GetTick+0x14>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	200006cc 	.word	0x200006cc

08003fac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003fb4:	f7ff ffee 	bl	8003f94 <HAL_GetTick>
 8003fb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fc4:	d005      	beq.n	8003fd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003fc6:	4b0a      	ldr	r3, [pc, #40]	; (8003ff0 <HAL_Delay+0x44>)
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	4413      	add	r3, r2
 8003fd0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003fd2:	bf00      	nop
 8003fd4:	f7ff ffde 	bl	8003f94 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	68fa      	ldr	r2, [r7, #12]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d8f7      	bhi.n	8003fd4 <HAL_Delay+0x28>
  {
  }
}
 8003fe4:	bf00      	nop
 8003fe6:	bf00      	nop
 8003fe8:	3710      	adds	r7, #16
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	20000190 	.word	0x20000190

08003ff4 <__NVIC_SetPriorityGrouping>:
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b085      	sub	sp, #20
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f003 0307 	and.w	r3, r3, #7
 8004002:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004004:	4b0c      	ldr	r3, [pc, #48]	; (8004038 <__NVIC_SetPriorityGrouping+0x44>)
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800400a:	68ba      	ldr	r2, [r7, #8]
 800400c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004010:	4013      	ands	r3, r2
 8004012:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800401c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004020:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004024:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004026:	4a04      	ldr	r2, [pc, #16]	; (8004038 <__NVIC_SetPriorityGrouping+0x44>)
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	60d3      	str	r3, [r2, #12]
}
 800402c:	bf00      	nop
 800402e:	3714      	adds	r7, #20
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr
 8004038:	e000ed00 	.word	0xe000ed00

0800403c <__NVIC_GetPriorityGrouping>:
{
 800403c:	b480      	push	{r7}
 800403e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004040:	4b04      	ldr	r3, [pc, #16]	; (8004054 <__NVIC_GetPriorityGrouping+0x18>)
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	0a1b      	lsrs	r3, r3, #8
 8004046:	f003 0307 	and.w	r3, r3, #7
}
 800404a:	4618      	mov	r0, r3
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr
 8004054:	e000ed00 	.word	0xe000ed00

08004058 <__NVIC_EnableIRQ>:
{
 8004058:	b480      	push	{r7}
 800405a:	b083      	sub	sp, #12
 800405c:	af00      	add	r7, sp, #0
 800405e:	4603      	mov	r3, r0
 8004060:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004066:	2b00      	cmp	r3, #0
 8004068:	db0b      	blt.n	8004082 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800406a:	79fb      	ldrb	r3, [r7, #7]
 800406c:	f003 021f 	and.w	r2, r3, #31
 8004070:	4907      	ldr	r1, [pc, #28]	; (8004090 <__NVIC_EnableIRQ+0x38>)
 8004072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004076:	095b      	lsrs	r3, r3, #5
 8004078:	2001      	movs	r0, #1
 800407a:	fa00 f202 	lsl.w	r2, r0, r2
 800407e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004082:	bf00      	nop
 8004084:	370c      	adds	r7, #12
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	e000e100 	.word	0xe000e100

08004094 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004094:	b480      	push	{r7}
 8004096:	b083      	sub	sp, #12
 8004098:	af00      	add	r7, sp, #0
 800409a:	4603      	mov	r3, r0
 800409c:	6039      	str	r1, [r7, #0]
 800409e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	db0a      	blt.n	80040be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	b2da      	uxtb	r2, r3
 80040ac:	490c      	ldr	r1, [pc, #48]	; (80040e0 <__NVIC_SetPriority+0x4c>)
 80040ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040b2:	0112      	lsls	r2, r2, #4
 80040b4:	b2d2      	uxtb	r2, r2
 80040b6:	440b      	add	r3, r1
 80040b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040bc:	e00a      	b.n	80040d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	b2da      	uxtb	r2, r3
 80040c2:	4908      	ldr	r1, [pc, #32]	; (80040e4 <__NVIC_SetPriority+0x50>)
 80040c4:	79fb      	ldrb	r3, [r7, #7]
 80040c6:	f003 030f 	and.w	r3, r3, #15
 80040ca:	3b04      	subs	r3, #4
 80040cc:	0112      	lsls	r2, r2, #4
 80040ce:	b2d2      	uxtb	r2, r2
 80040d0:	440b      	add	r3, r1
 80040d2:	761a      	strb	r2, [r3, #24]
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr
 80040e0:	e000e100 	.word	0xe000e100
 80040e4:	e000ed00 	.word	0xe000ed00

080040e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b089      	sub	sp, #36	; 0x24
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f003 0307 	and.w	r3, r3, #7
 80040fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040fc:	69fb      	ldr	r3, [r7, #28]
 80040fe:	f1c3 0307 	rsb	r3, r3, #7
 8004102:	2b04      	cmp	r3, #4
 8004104:	bf28      	it	cs
 8004106:	2304      	movcs	r3, #4
 8004108:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	3304      	adds	r3, #4
 800410e:	2b06      	cmp	r3, #6
 8004110:	d902      	bls.n	8004118 <NVIC_EncodePriority+0x30>
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	3b03      	subs	r3, #3
 8004116:	e000      	b.n	800411a <NVIC_EncodePriority+0x32>
 8004118:	2300      	movs	r3, #0
 800411a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800411c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	fa02 f303 	lsl.w	r3, r2, r3
 8004126:	43da      	mvns	r2, r3
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	401a      	ands	r2, r3
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004130:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	fa01 f303 	lsl.w	r3, r1, r3
 800413a:	43d9      	mvns	r1, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004140:	4313      	orrs	r3, r2
         );
}
 8004142:	4618      	mov	r0, r3
 8004144:	3724      	adds	r7, #36	; 0x24
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr
	...

08004150 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	3b01      	subs	r3, #1
 800415c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004160:	d301      	bcc.n	8004166 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004162:	2301      	movs	r3, #1
 8004164:	e00f      	b.n	8004186 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004166:	4a0a      	ldr	r2, [pc, #40]	; (8004190 <SysTick_Config+0x40>)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	3b01      	subs	r3, #1
 800416c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800416e:	210f      	movs	r1, #15
 8004170:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004174:	f7ff ff8e 	bl	8004094 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004178:	4b05      	ldr	r3, [pc, #20]	; (8004190 <SysTick_Config+0x40>)
 800417a:	2200      	movs	r2, #0
 800417c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800417e:	4b04      	ldr	r3, [pc, #16]	; (8004190 <SysTick_Config+0x40>)
 8004180:	2207      	movs	r2, #7
 8004182:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004184:	2300      	movs	r3, #0
}
 8004186:	4618      	mov	r0, r3
 8004188:	3708      	adds	r7, #8
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	e000e010 	.word	0xe000e010

08004194 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b082      	sub	sp, #8
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f7ff ff29 	bl	8003ff4 <__NVIC_SetPriorityGrouping>
}
 80041a2:	bf00      	nop
 80041a4:	3708      	adds	r7, #8
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}

080041aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80041aa:	b580      	push	{r7, lr}
 80041ac:	b086      	sub	sp, #24
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	4603      	mov	r3, r0
 80041b2:	60b9      	str	r1, [r7, #8]
 80041b4:	607a      	str	r2, [r7, #4]
 80041b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80041b8:	2300      	movs	r3, #0
 80041ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80041bc:	f7ff ff3e 	bl	800403c <__NVIC_GetPriorityGrouping>
 80041c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	68b9      	ldr	r1, [r7, #8]
 80041c6:	6978      	ldr	r0, [r7, #20]
 80041c8:	f7ff ff8e 	bl	80040e8 <NVIC_EncodePriority>
 80041cc:	4602      	mov	r2, r0
 80041ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041d2:	4611      	mov	r1, r2
 80041d4:	4618      	mov	r0, r3
 80041d6:	f7ff ff5d 	bl	8004094 <__NVIC_SetPriority>
}
 80041da:	bf00      	nop
 80041dc:	3718      	adds	r7, #24
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041e2:	b580      	push	{r7, lr}
 80041e4:	b082      	sub	sp, #8
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	4603      	mov	r3, r0
 80041ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041f0:	4618      	mov	r0, r3
 80041f2:	f7ff ff31 	bl	8004058 <__NVIC_EnableIRQ>
}
 80041f6:	bf00      	nop
 80041f8:	3708      	adds	r7, #8
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}

080041fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041fe:	b580      	push	{r7, lr}
 8004200:	b082      	sub	sp, #8
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f7ff ffa2 	bl	8004150 <SysTick_Config>
 800420c:	4603      	mov	r3, r0
}
 800420e:	4618      	mov	r0, r3
 8004210:	3708      	adds	r7, #8
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
	...

08004218 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b086      	sub	sp, #24
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004220:	2300      	movs	r3, #0
 8004222:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004224:	f7ff feb6 	bl	8003f94 <HAL_GetTick>
 8004228:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d101      	bne.n	8004234 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e099      	b.n	8004368 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2202      	movs	r2, #2
 8004240:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f022 0201 	bic.w	r2, r2, #1
 8004252:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004254:	e00f      	b.n	8004276 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004256:	f7ff fe9d 	bl	8003f94 <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	2b05      	cmp	r3, #5
 8004262:	d908      	bls.n	8004276 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2220      	movs	r2, #32
 8004268:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2203      	movs	r2, #3
 800426e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e078      	b.n	8004368 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0301 	and.w	r3, r3, #1
 8004280:	2b00      	cmp	r3, #0
 8004282:	d1e8      	bne.n	8004256 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800428c:	697a      	ldr	r2, [r7, #20]
 800428e:	4b38      	ldr	r3, [pc, #224]	; (8004370 <HAL_DMA_Init+0x158>)
 8004290:	4013      	ands	r3, r2
 8004292:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685a      	ldr	r2, [r3, #4]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80042a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	691b      	ldr	r3, [r3, #16]
 80042a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	699b      	ldr	r3, [r3, #24]
 80042b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6a1b      	ldr	r3, [r3, #32]
 80042c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80042c2:	697a      	ldr	r2, [r7, #20]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042cc:	2b04      	cmp	r3, #4
 80042ce:	d107      	bne.n	80042e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d8:	4313      	orrs	r3, r2
 80042da:	697a      	ldr	r2, [r7, #20]
 80042dc:	4313      	orrs	r3, r2
 80042de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	697a      	ldr	r2, [r7, #20]
 80042e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	f023 0307 	bic.w	r3, r3, #7
 80042f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fc:	697a      	ldr	r2, [r7, #20]
 80042fe:	4313      	orrs	r3, r2
 8004300:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004306:	2b04      	cmp	r3, #4
 8004308:	d117      	bne.n	800433a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800430e:	697a      	ldr	r2, [r7, #20]
 8004310:	4313      	orrs	r3, r2
 8004312:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004318:	2b00      	cmp	r3, #0
 800431a:	d00e      	beq.n	800433a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 f8bd 	bl	800449c <DMA_CheckFifoParam>
 8004322:	4603      	mov	r3, r0
 8004324:	2b00      	cmp	r3, #0
 8004326:	d008      	beq.n	800433a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2240      	movs	r2, #64	; 0x40
 800432c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004336:	2301      	movs	r3, #1
 8004338:	e016      	b.n	8004368 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	697a      	ldr	r2, [r7, #20]
 8004340:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 f874 	bl	8004430 <DMA_CalcBaseAndBitshift>
 8004348:	4603      	mov	r3, r0
 800434a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004350:	223f      	movs	r2, #63	; 0x3f
 8004352:	409a      	lsls	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2201      	movs	r2, #1
 8004362:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004366:	2300      	movs	r3, #0
}
 8004368:	4618      	mov	r0, r3
 800436a:	3718      	adds	r7, #24
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	f010803f 	.word	0xf010803f

08004374 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d101      	bne.n	8004386 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e050      	b.n	8004428 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b02      	cmp	r3, #2
 8004390:	d101      	bne.n	8004396 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8004392:	2302      	movs	r3, #2
 8004394:	e048      	b.n	8004428 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f022 0201 	bic.w	r2, r2, #1
 80043a4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2200      	movs	r2, #0
 80043ac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	2200      	movs	r2, #0
 80043b4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2200      	movs	r2, #0
 80043bc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2200      	movs	r2, #0
 80043c4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2200      	movs	r2, #0
 80043cc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2221      	movs	r2, #33	; 0x21
 80043d4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 f82a 	bl	8004430 <DMA_CalcBaseAndBitshift>
 80043dc:	4603      	mov	r3, r0
 80043de:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004408:	223f      	movs	r2, #63	; 0x3f
 800440a:	409a      	lsls	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004430:	b480      	push	{r7}
 8004432:	b085      	sub	sp, #20
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	b2db      	uxtb	r3, r3
 800443e:	3b10      	subs	r3, #16
 8004440:	4a14      	ldr	r2, [pc, #80]	; (8004494 <DMA_CalcBaseAndBitshift+0x64>)
 8004442:	fba2 2303 	umull	r2, r3, r2, r3
 8004446:	091b      	lsrs	r3, r3, #4
 8004448:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800444a:	4a13      	ldr	r2, [pc, #76]	; (8004498 <DMA_CalcBaseAndBitshift+0x68>)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	4413      	add	r3, r2
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	461a      	mov	r2, r3
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2b03      	cmp	r3, #3
 800445c:	d909      	bls.n	8004472 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004466:	f023 0303 	bic.w	r3, r3, #3
 800446a:	1d1a      	adds	r2, r3, #4
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	659a      	str	r2, [r3, #88]	; 0x58
 8004470:	e007      	b.n	8004482 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800447a:	f023 0303 	bic.w	r3, r3, #3
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004486:	4618      	mov	r0, r3
 8004488:	3714      	adds	r7, #20
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop
 8004494:	aaaaaaab 	.word	0xaaaaaaab
 8004498:	0800b710 	.word	0x0800b710

0800449c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800449c:	b480      	push	{r7}
 800449e:	b085      	sub	sp, #20
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044a4:	2300      	movs	r3, #0
 80044a6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d11f      	bne.n	80044f6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	2b03      	cmp	r3, #3
 80044ba:	d856      	bhi.n	800456a <DMA_CheckFifoParam+0xce>
 80044bc:	a201      	add	r2, pc, #4	; (adr r2, 80044c4 <DMA_CheckFifoParam+0x28>)
 80044be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044c2:	bf00      	nop
 80044c4:	080044d5 	.word	0x080044d5
 80044c8:	080044e7 	.word	0x080044e7
 80044cc:	080044d5 	.word	0x080044d5
 80044d0:	0800456b 	.word	0x0800456b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d046      	beq.n	800456e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044e4:	e043      	b.n	800456e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80044ee:	d140      	bne.n	8004572 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044f4:	e03d      	b.n	8004572 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	699b      	ldr	r3, [r3, #24]
 80044fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044fe:	d121      	bne.n	8004544 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	2b03      	cmp	r3, #3
 8004504:	d837      	bhi.n	8004576 <DMA_CheckFifoParam+0xda>
 8004506:	a201      	add	r2, pc, #4	; (adr r2, 800450c <DMA_CheckFifoParam+0x70>)
 8004508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800450c:	0800451d 	.word	0x0800451d
 8004510:	08004523 	.word	0x08004523
 8004514:	0800451d 	.word	0x0800451d
 8004518:	08004535 	.word	0x08004535
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	73fb      	strb	r3, [r7, #15]
      break;
 8004520:	e030      	b.n	8004584 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004526:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d025      	beq.n	800457a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004532:	e022      	b.n	800457a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004538:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800453c:	d11f      	bne.n	800457e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004542:	e01c      	b.n	800457e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	2b02      	cmp	r3, #2
 8004548:	d903      	bls.n	8004552 <DMA_CheckFifoParam+0xb6>
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	2b03      	cmp	r3, #3
 800454e:	d003      	beq.n	8004558 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004550:	e018      	b.n	8004584 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	73fb      	strb	r3, [r7, #15]
      break;
 8004556:	e015      	b.n	8004584 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800455c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00e      	beq.n	8004582 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	73fb      	strb	r3, [r7, #15]
      break;
 8004568:	e00b      	b.n	8004582 <DMA_CheckFifoParam+0xe6>
      break;
 800456a:	bf00      	nop
 800456c:	e00a      	b.n	8004584 <DMA_CheckFifoParam+0xe8>
      break;
 800456e:	bf00      	nop
 8004570:	e008      	b.n	8004584 <DMA_CheckFifoParam+0xe8>
      break;
 8004572:	bf00      	nop
 8004574:	e006      	b.n	8004584 <DMA_CheckFifoParam+0xe8>
      break;
 8004576:	bf00      	nop
 8004578:	e004      	b.n	8004584 <DMA_CheckFifoParam+0xe8>
      break;
 800457a:	bf00      	nop
 800457c:	e002      	b.n	8004584 <DMA_CheckFifoParam+0xe8>
      break;   
 800457e:	bf00      	nop
 8004580:	e000      	b.n	8004584 <DMA_CheckFifoParam+0xe8>
      break;
 8004582:	bf00      	nop
    }
  } 
  
  return status; 
 8004584:	7bfb      	ldrb	r3, [r7, #15]
}
 8004586:	4618      	mov	r0, r3
 8004588:	3714      	adds	r7, #20
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop

08004594 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e03b      	b.n	800461e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d106      	bne.n	80045c0 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f000 f833 	bl	8004626 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2202      	movs	r2, #2
 80045c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	685a      	ldr	r2, [r3, #4]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	430a      	orrs	r2, r1
 80045dc:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045e4:	f023 0107 	bic.w	r1, r3, #7
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	689a      	ldr	r2, [r3, #8]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	430a      	orrs	r2, r1
 80045f2:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fa:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80045fe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	68d1      	ldr	r1, [r2, #12]
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	6812      	ldr	r2, [r2, #0]
 800460a:	430b      	orrs	r3, r1
 800460c:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800461c:	2300      	movs	r3, #0
}
 800461e:	4618      	mov	r0, r3
 8004620:	3708      	adds	r7, #8
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}

08004626 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8004626:	b480      	push	{r7}
 8004628:	b083      	sub	sp, #12
 800462a:	af00      	add	r7, sp, #0
 800462c:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 800462e:	bf00      	nop
 8004630:	370c      	adds	r7, #12
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr

0800463a <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 800463a:	b580      	push	{r7, lr}
 800463c:	b086      	sub	sp, #24
 800463e:	af02      	add	r7, sp, #8
 8004640:	60f8      	str	r0, [r7, #12]
 8004642:	60b9      	str	r1, [r7, #8]
 8004644:	607a      	str	r2, [r7, #4]
 8004646:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800464e:	2b01      	cmp	r3, #1
 8004650:	d101      	bne.n	8004656 <HAL_DMA2D_Start+0x1c>
 8004652:	2302      	movs	r3, #2
 8004654:	e018      	b.n	8004688 <HAL_DMA2D_Start+0x4e>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2201      	movs	r2, #1
 800465a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2202      	movs	r2, #2
 8004662:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8004666:	69bb      	ldr	r3, [r7, #24]
 8004668:	9300      	str	r3, [sp, #0]
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	68b9      	ldr	r1, [r7, #8]
 8004670:	68f8      	ldr	r0, [r7, #12]
 8004672:	f000 f989 	bl	8004988 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f042 0201 	orr.w	r2, r2, #1
 8004684:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004686:	2300      	movs	r3, #0
}
 8004688:	4618      	mov	r0, r3
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b086      	sub	sp, #24
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 800469a:	2300      	movs	r3, #0
 800469c:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0301 	and.w	r3, r3, #1
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d056      	beq.n	800475a <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 80046ac:	f7ff fc72 	bl	8003f94 <HAL_GetTick>
 80046b0:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80046b2:	e04b      	b.n	800474c <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d023      	beq.n	800470e <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f003 0320 	and.w	r3, r3, #32
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d005      	beq.n	80046dc <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046d4:	f043 0202 	orr.w	r2, r3, #2
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f003 0301 	and.w	r3, r3, #1
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d005      	beq.n	80046f2 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ea:	f043 0201 	orr.w	r2, r3, #1
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2221      	movs	r2, #33	; 0x21
 80046f8:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2204      	movs	r2, #4
 80046fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e0a5      	b.n	800485a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004714:	d01a      	beq.n	800474c <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004716:	f7ff fc3d 	bl	8003f94 <HAL_GetTick>
 800471a:	4602      	mov	r2, r0
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	683a      	ldr	r2, [r7, #0]
 8004722:	429a      	cmp	r2, r3
 8004724:	d302      	bcc.n	800472c <HAL_DMA2D_PollForTransfer+0x9c>
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d10f      	bne.n	800474c <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004730:	f043 0220 	orr.w	r2, r3, #32
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2203      	movs	r2, #3
 800473c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004748:	2303      	movs	r3, #3
 800474a:	e086      	b.n	800485a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d0ac      	beq.n	80046b4 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	69db      	ldr	r3, [r3, #28]
 8004760:	f003 0320 	and.w	r3, r3, #32
 8004764:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476c:	f003 0320 	and.w	r3, r3, #32
 8004770:	693a      	ldr	r2, [r7, #16]
 8004772:	4313      	orrs	r3, r2
 8004774:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d061      	beq.n	8004840 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800477c:	f7ff fc0a 	bl	8003f94 <HAL_GetTick>
 8004780:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004782:	e056      	b.n	8004832 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8004792:	2b00      	cmp	r3, #0
 8004794:	d02e      	beq.n	80047f4 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f003 0308 	and.w	r3, r3, #8
 800479c:	2b00      	cmp	r3, #0
 800479e:	d005      	beq.n	80047ac <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047a4:	f043 0204 	orr.w	r2, r3, #4
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f003 0320 	and.w	r3, r3, #32
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d005      	beq.n	80047c2 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ba:	f043 0202 	orr.w	r2, r3, #2
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f003 0301 	and.w	r3, r3, #1
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d005      	beq.n	80047d8 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047d0:	f043 0201 	orr.w	r2, r3, #1
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2229      	movs	r2, #41	; 0x29
 80047de:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2204      	movs	r2, #4
 80047e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e032      	b.n	800485a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047fa:	d01a      	beq.n	8004832 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80047fc:	f7ff fbca 	bl	8003f94 <HAL_GetTick>
 8004800:	4602      	mov	r2, r0
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	1ad3      	subs	r3, r2, r3
 8004806:	683a      	ldr	r2, [r7, #0]
 8004808:	429a      	cmp	r2, r3
 800480a:	d302      	bcc.n	8004812 <HAL_DMA2D_PollForTransfer+0x182>
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d10f      	bne.n	8004832 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004816:	f043 0220 	orr.w	r2, r3, #32
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2203      	movs	r2, #3
 8004822:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e013      	b.n	800485a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f003 0310 	and.w	r3, r3, #16
 800483c:	2b00      	cmp	r3, #0
 800483e:	d0a1      	beq.n	8004784 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2212      	movs	r2, #18
 8004846:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3718      	adds	r7, #24
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
	...

08004864 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004864:	b480      	push	{r7}
 8004866:	b087      	sub	sp, #28
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800487c:	2b01      	cmp	r3, #1
 800487e:	d101      	bne.n	8004884 <HAL_DMA2D_ConfigLayer+0x20>
 8004880:	2302      	movs	r3, #2
 8004882:	e079      	b.n	8004978 <HAL_DMA2D_ConfigLayer+0x114>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2202      	movs	r2, #2
 8004890:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	011b      	lsls	r3, r3, #4
 8004898:	3318      	adds	r3, #24
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	4413      	add	r3, r2
 800489e:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	685a      	ldr	r2, [r3, #4]
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	041b      	lsls	r3, r3, #16
 80048aa:	4313      	orrs	r3, r2
 80048ac:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80048ae:	4b35      	ldr	r3, [pc, #212]	; (8004984 <HAL_DMA2D_ConfigLayer+0x120>)
 80048b0:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	2b0a      	cmp	r3, #10
 80048b8:	d003      	beq.n	80048c2 <HAL_DMA2D_ConfigLayer+0x5e>
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	2b09      	cmp	r3, #9
 80048c0:	d107      	bne.n	80048d2 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80048ca:	697a      	ldr	r2, [r7, #20]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	617b      	str	r3, [r7, #20]
 80048d0:	e005      	b.n	80048de <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	061b      	lsls	r3, r3, #24
 80048d8:	697a      	ldr	r2, [r7, #20]
 80048da:	4313      	orrs	r3, r2
 80048dc:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d120      	bne.n	8004926 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	43db      	mvns	r3, r3
 80048ee:	ea02 0103 	and.w	r1, r2, r3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	430a      	orrs	r2, r1
 80048fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	693a      	ldr	r2, [r7, #16]
 8004902:	6812      	ldr	r2, [r2, #0]
 8004904:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	2b0a      	cmp	r3, #10
 800490c:	d003      	beq.n	8004916 <HAL_DMA2D_ConfigLayer+0xb2>
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	2b09      	cmp	r3, #9
 8004914:	d127      	bne.n	8004966 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	68da      	ldr	r2, [r3, #12]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004922:	629a      	str	r2, [r3, #40]	; 0x28
 8004924:	e01f      	b.n	8004966 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	69da      	ldr	r2, [r3, #28]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	43db      	mvns	r3, r3
 8004930:	ea02 0103 	and.w	r1, r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	697a      	ldr	r2, [r7, #20]
 800493a:	430a      	orrs	r2, r1
 800493c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	693a      	ldr	r2, [r7, #16]
 8004944:	6812      	ldr	r2, [r2, #0]
 8004946:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	2b0a      	cmp	r3, #10
 800494e:	d003      	beq.n	8004958 <HAL_DMA2D_ConfigLayer+0xf4>
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	2b09      	cmp	r3, #9
 8004956:	d106      	bne.n	8004966 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	68da      	ldr	r2, [r3, #12]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004964:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2201      	movs	r2, #1
 800496a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004976:	2300      	movs	r3, #0
}
 8004978:	4618      	mov	r0, r3
 800497a:	371c      	adds	r7, #28
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr
 8004984:	ff03000f 	.word	0xff03000f

08004988 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8004988:	b480      	push	{r7}
 800498a:	b08b      	sub	sp, #44	; 0x2c
 800498c:	af00      	add	r7, sp, #0
 800498e:	60f8      	str	r0, [r7, #12]
 8004990:	60b9      	str	r1, [r7, #8]
 8004992:	607a      	str	r2, [r7, #4]
 8004994:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800499c:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	041a      	lsls	r2, r3, #16
 80049a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049a6:	431a      	orrs	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	430a      	orrs	r2, r1
 80049ae:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80049c0:	d174      	bne.n	8004aac <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80049c8:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80049d0:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80049d8:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d108      	bne.n	80049fa <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 80049e8:	69ba      	ldr	r2, [r7, #24]
 80049ea:	69fb      	ldr	r3, [r7, #28]
 80049ec:	431a      	orrs	r2, r3
 80049ee:	6a3b      	ldr	r3, [r7, #32]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	697a      	ldr	r2, [r7, #20]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	627b      	str	r3, [r7, #36]	; 0x24
 80049f8:	e053      	b.n	8004aa2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d106      	bne.n	8004a10 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004a02:	69ba      	ldr	r2, [r7, #24]
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	697a      	ldr	r2, [r7, #20]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	627b      	str	r3, [r7, #36]	; 0x24
 8004a0e:	e048      	b.n	8004aa2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	2b02      	cmp	r3, #2
 8004a16:	d111      	bne.n	8004a3c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004a18:	69fb      	ldr	r3, [r7, #28]
 8004a1a:	0cdb      	lsrs	r3, r3, #19
 8004a1c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004a1e:	69bb      	ldr	r3, [r7, #24]
 8004a20:	0a9b      	lsrs	r3, r3, #10
 8004a22:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	08db      	lsrs	r3, r3, #3
 8004a28:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004a2a:	69bb      	ldr	r3, [r7, #24]
 8004a2c:	015a      	lsls	r2, r3, #5
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	02db      	lsls	r3, r3, #11
 8004a32:	4313      	orrs	r3, r2
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	627b      	str	r3, [r7, #36]	; 0x24
 8004a3a:	e032      	b.n	8004aa2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	2b03      	cmp	r3, #3
 8004a42:	d117      	bne.n	8004a74 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004a44:	6a3b      	ldr	r3, [r7, #32]
 8004a46:	0fdb      	lsrs	r3, r3, #31
 8004a48:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	0cdb      	lsrs	r3, r3, #19
 8004a4e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004a50:	69bb      	ldr	r3, [r7, #24]
 8004a52:	0adb      	lsrs	r3, r3, #11
 8004a54:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	08db      	lsrs	r3, r3, #3
 8004a5a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004a5c:	69bb      	ldr	r3, [r7, #24]
 8004a5e:	015a      	lsls	r2, r3, #5
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	029b      	lsls	r3, r3, #10
 8004a64:	431a      	orrs	r2, r3
 8004a66:	6a3b      	ldr	r3, [r7, #32]
 8004a68:	03db      	lsls	r3, r3, #15
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	697a      	ldr	r2, [r7, #20]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	627b      	str	r3, [r7, #36]	; 0x24
 8004a72:	e016      	b.n	8004aa2 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004a74:	6a3b      	ldr	r3, [r7, #32]
 8004a76:	0f1b      	lsrs	r3, r3, #28
 8004a78:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	0d1b      	lsrs	r3, r3, #20
 8004a7e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004a80:	69bb      	ldr	r3, [r7, #24]
 8004a82:	0b1b      	lsrs	r3, r3, #12
 8004a84:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	091b      	lsrs	r3, r3, #4
 8004a8a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004a8c:	69bb      	ldr	r3, [r7, #24]
 8004a8e:	011a      	lsls	r2, r3, #4
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	021b      	lsls	r3, r3, #8
 8004a94:	431a      	orrs	r2, r3
 8004a96:	6a3b      	ldr	r3, [r7, #32]
 8004a98:	031b      	lsls	r3, r3, #12
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	697a      	ldr	r2, [r7, #20]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aa8:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004aaa:	e003      	b.n	8004ab4 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	60da      	str	r2, [r3, #12]
}
 8004ab4:	bf00      	nop
 8004ab6:	372c      	adds	r7, #44	; 0x2c
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b089      	sub	sp, #36	; 0x24
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004aca:	2300      	movs	r3, #0
 8004acc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	61fb      	str	r3, [r7, #28]
 8004ada:	e177      	b.n	8004dcc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004adc:	2201      	movs	r2, #1
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	697a      	ldr	r2, [r7, #20]
 8004aec:	4013      	ands	r3, r2
 8004aee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004af0:	693a      	ldr	r2, [r7, #16]
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	f040 8166 	bne.w	8004dc6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d00b      	beq.n	8004b1a <HAL_GPIO_Init+0x5a>
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	2b02      	cmp	r3, #2
 8004b08:	d007      	beq.n	8004b1a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004b0e:	2b11      	cmp	r3, #17
 8004b10:	d003      	beq.n	8004b1a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	2b12      	cmp	r3, #18
 8004b18:	d130      	bne.n	8004b7c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	005b      	lsls	r3, r3, #1
 8004b24:	2203      	movs	r2, #3
 8004b26:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2a:	43db      	mvns	r3, r3
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	4013      	ands	r3, r2
 8004b30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	68da      	ldr	r2, [r3, #12]
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	005b      	lsls	r3, r3, #1
 8004b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3e:	69ba      	ldr	r2, [r7, #24]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	69ba      	ldr	r2, [r7, #24]
 8004b48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b50:	2201      	movs	r2, #1
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	fa02 f303 	lsl.w	r3, r2, r3
 8004b58:	43db      	mvns	r3, r3
 8004b5a:	69ba      	ldr	r2, [r7, #24]
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	091b      	lsrs	r3, r3, #4
 8004b66:	f003 0201 	and.w	r2, r3, #1
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b70:	69ba      	ldr	r2, [r7, #24]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	69ba      	ldr	r2, [r7, #24]
 8004b7a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	68db      	ldr	r3, [r3, #12]
 8004b80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	005b      	lsls	r3, r3, #1
 8004b86:	2203      	movs	r2, #3
 8004b88:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8c:	43db      	mvns	r3, r3
 8004b8e:	69ba      	ldr	r2, [r7, #24]
 8004b90:	4013      	ands	r3, r2
 8004b92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	689a      	ldr	r2, [r3, #8]
 8004b98:	69fb      	ldr	r3, [r7, #28]
 8004b9a:	005b      	lsls	r3, r3, #1
 8004b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba0:	69ba      	ldr	r2, [r7, #24]
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	69ba      	ldr	r2, [r7, #24]
 8004baa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d003      	beq.n	8004bbc <HAL_GPIO_Init+0xfc>
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	2b12      	cmp	r3, #18
 8004bba:	d123      	bne.n	8004c04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	08da      	lsrs	r2, r3, #3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	3208      	adds	r2, #8
 8004bc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	f003 0307 	and.w	r3, r3, #7
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	220f      	movs	r2, #15
 8004bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd8:	43db      	mvns	r3, r3
 8004bda:	69ba      	ldr	r2, [r7, #24]
 8004bdc:	4013      	ands	r3, r2
 8004bde:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	691a      	ldr	r2, [r3, #16]
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	f003 0307 	and.w	r3, r3, #7
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf0:	69ba      	ldr	r2, [r7, #24]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	08da      	lsrs	r2, r3, #3
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	3208      	adds	r2, #8
 8004bfe:	69b9      	ldr	r1, [r7, #24]
 8004c00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	005b      	lsls	r3, r3, #1
 8004c0e:	2203      	movs	r2, #3
 8004c10:	fa02 f303 	lsl.w	r3, r2, r3
 8004c14:	43db      	mvns	r3, r3
 8004c16:	69ba      	ldr	r2, [r7, #24]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f003 0203 	and.w	r2, r3, #3
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	005b      	lsls	r3, r3, #1
 8004c28:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2c:	69ba      	ldr	r2, [r7, #24]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	69ba      	ldr	r2, [r7, #24]
 8004c36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	f000 80c0 	beq.w	8004dc6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c46:	2300      	movs	r3, #0
 8004c48:	60fb      	str	r3, [r7, #12]
 8004c4a:	4b66      	ldr	r3, [pc, #408]	; (8004de4 <HAL_GPIO_Init+0x324>)
 8004c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c4e:	4a65      	ldr	r2, [pc, #404]	; (8004de4 <HAL_GPIO_Init+0x324>)
 8004c50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c54:	6453      	str	r3, [r2, #68]	; 0x44
 8004c56:	4b63      	ldr	r3, [pc, #396]	; (8004de4 <HAL_GPIO_Init+0x324>)
 8004c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c5e:	60fb      	str	r3, [r7, #12]
 8004c60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c62:	4a61      	ldr	r2, [pc, #388]	; (8004de8 <HAL_GPIO_Init+0x328>)
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	089b      	lsrs	r3, r3, #2
 8004c68:	3302      	adds	r3, #2
 8004c6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c70:	69fb      	ldr	r3, [r7, #28]
 8004c72:	f003 0303 	and.w	r3, r3, #3
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	220f      	movs	r2, #15
 8004c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c7e:	43db      	mvns	r3, r3
 8004c80:	69ba      	ldr	r2, [r7, #24]
 8004c82:	4013      	ands	r3, r2
 8004c84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a58      	ldr	r2, [pc, #352]	; (8004dec <HAL_GPIO_Init+0x32c>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d037      	beq.n	8004cfe <HAL_GPIO_Init+0x23e>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a57      	ldr	r2, [pc, #348]	; (8004df0 <HAL_GPIO_Init+0x330>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d031      	beq.n	8004cfa <HAL_GPIO_Init+0x23a>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a56      	ldr	r2, [pc, #344]	; (8004df4 <HAL_GPIO_Init+0x334>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d02b      	beq.n	8004cf6 <HAL_GPIO_Init+0x236>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a55      	ldr	r2, [pc, #340]	; (8004df8 <HAL_GPIO_Init+0x338>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d025      	beq.n	8004cf2 <HAL_GPIO_Init+0x232>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a54      	ldr	r2, [pc, #336]	; (8004dfc <HAL_GPIO_Init+0x33c>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d01f      	beq.n	8004cee <HAL_GPIO_Init+0x22e>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a53      	ldr	r2, [pc, #332]	; (8004e00 <HAL_GPIO_Init+0x340>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d019      	beq.n	8004cea <HAL_GPIO_Init+0x22a>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a52      	ldr	r2, [pc, #328]	; (8004e04 <HAL_GPIO_Init+0x344>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d013      	beq.n	8004ce6 <HAL_GPIO_Init+0x226>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a51      	ldr	r2, [pc, #324]	; (8004e08 <HAL_GPIO_Init+0x348>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d00d      	beq.n	8004ce2 <HAL_GPIO_Init+0x222>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a50      	ldr	r2, [pc, #320]	; (8004e0c <HAL_GPIO_Init+0x34c>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d007      	beq.n	8004cde <HAL_GPIO_Init+0x21e>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a4f      	ldr	r2, [pc, #316]	; (8004e10 <HAL_GPIO_Init+0x350>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d101      	bne.n	8004cda <HAL_GPIO_Init+0x21a>
 8004cd6:	2309      	movs	r3, #9
 8004cd8:	e012      	b.n	8004d00 <HAL_GPIO_Init+0x240>
 8004cda:	230a      	movs	r3, #10
 8004cdc:	e010      	b.n	8004d00 <HAL_GPIO_Init+0x240>
 8004cde:	2308      	movs	r3, #8
 8004ce0:	e00e      	b.n	8004d00 <HAL_GPIO_Init+0x240>
 8004ce2:	2307      	movs	r3, #7
 8004ce4:	e00c      	b.n	8004d00 <HAL_GPIO_Init+0x240>
 8004ce6:	2306      	movs	r3, #6
 8004ce8:	e00a      	b.n	8004d00 <HAL_GPIO_Init+0x240>
 8004cea:	2305      	movs	r3, #5
 8004cec:	e008      	b.n	8004d00 <HAL_GPIO_Init+0x240>
 8004cee:	2304      	movs	r3, #4
 8004cf0:	e006      	b.n	8004d00 <HAL_GPIO_Init+0x240>
 8004cf2:	2303      	movs	r3, #3
 8004cf4:	e004      	b.n	8004d00 <HAL_GPIO_Init+0x240>
 8004cf6:	2302      	movs	r3, #2
 8004cf8:	e002      	b.n	8004d00 <HAL_GPIO_Init+0x240>
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e000      	b.n	8004d00 <HAL_GPIO_Init+0x240>
 8004cfe:	2300      	movs	r3, #0
 8004d00:	69fa      	ldr	r2, [r7, #28]
 8004d02:	f002 0203 	and.w	r2, r2, #3
 8004d06:	0092      	lsls	r2, r2, #2
 8004d08:	4093      	lsls	r3, r2
 8004d0a:	69ba      	ldr	r2, [r7, #24]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d10:	4935      	ldr	r1, [pc, #212]	; (8004de8 <HAL_GPIO_Init+0x328>)
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	089b      	lsrs	r3, r3, #2
 8004d16:	3302      	adds	r3, #2
 8004d18:	69ba      	ldr	r2, [r7, #24]
 8004d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d1e:	4b3d      	ldr	r3, [pc, #244]	; (8004e14 <HAL_GPIO_Init+0x354>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	43db      	mvns	r3, r3
 8004d28:	69ba      	ldr	r2, [r7, #24]
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d003      	beq.n	8004d42 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004d3a:	69ba      	ldr	r2, [r7, #24]
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d42:	4a34      	ldr	r2, [pc, #208]	; (8004e14 <HAL_GPIO_Init+0x354>)
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004d48:	4b32      	ldr	r3, [pc, #200]	; (8004e14 <HAL_GPIO_Init+0x354>)
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	43db      	mvns	r3, r3
 8004d52:	69ba      	ldr	r2, [r7, #24]
 8004d54:	4013      	ands	r3, r2
 8004d56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d003      	beq.n	8004d6c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004d64:	69ba      	ldr	r2, [r7, #24]
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d6c:	4a29      	ldr	r2, [pc, #164]	; (8004e14 <HAL_GPIO_Init+0x354>)
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d72:	4b28      	ldr	r3, [pc, #160]	; (8004e14 <HAL_GPIO_Init+0x354>)
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	43db      	mvns	r3, r3
 8004d7c:	69ba      	ldr	r2, [r7, #24]
 8004d7e:	4013      	ands	r3, r2
 8004d80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d003      	beq.n	8004d96 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004d8e:	69ba      	ldr	r2, [r7, #24]
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d96:	4a1f      	ldr	r2, [pc, #124]	; (8004e14 <HAL_GPIO_Init+0x354>)
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d9c:	4b1d      	ldr	r3, [pc, #116]	; (8004e14 <HAL_GPIO_Init+0x354>)
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	43db      	mvns	r3, r3
 8004da6:	69ba      	ldr	r2, [r7, #24]
 8004da8:	4013      	ands	r3, r2
 8004daa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d003      	beq.n	8004dc0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004dc0:	4a14      	ldr	r2, [pc, #80]	; (8004e14 <HAL_GPIO_Init+0x354>)
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	3301      	adds	r3, #1
 8004dca:	61fb      	str	r3, [r7, #28]
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	2b0f      	cmp	r3, #15
 8004dd0:	f67f ae84 	bls.w	8004adc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004dd4:	bf00      	nop
 8004dd6:	bf00      	nop
 8004dd8:	3724      	adds	r7, #36	; 0x24
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	40023800 	.word	0x40023800
 8004de8:	40013800 	.word	0x40013800
 8004dec:	40020000 	.word	0x40020000
 8004df0:	40020400 	.word	0x40020400
 8004df4:	40020800 	.word	0x40020800
 8004df8:	40020c00 	.word	0x40020c00
 8004dfc:	40021000 	.word	0x40021000
 8004e00:	40021400 	.word	0x40021400
 8004e04:	40021800 	.word	0x40021800
 8004e08:	40021c00 	.word	0x40021c00
 8004e0c:	40022000 	.word	0x40022000
 8004e10:	40022400 	.word	0x40022400
 8004e14:	40013c00 	.word	0x40013c00

08004e18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b083      	sub	sp, #12
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	460b      	mov	r3, r1
 8004e22:	807b      	strh	r3, [r7, #2]
 8004e24:	4613      	mov	r3, r2
 8004e26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e28:	787b      	ldrb	r3, [r7, #1]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d003      	beq.n	8004e36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e2e:	887a      	ldrh	r2, [r7, #2]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004e34:	e003      	b.n	8004e3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004e36:	887b      	ldrh	r3, [r7, #2]
 8004e38:	041a      	lsls	r2, r3, #16
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	619a      	str	r2, [r3, #24]
}
 8004e3e:	bf00      	nop
 8004e40:	370c      	adds	r7, #12
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b083      	sub	sp, #12
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
 8004e52:	460b      	mov	r3, r1
 8004e54:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	695a      	ldr	r2, [r3, #20]
 8004e5a:	887b      	ldrh	r3, [r7, #2]
 8004e5c:	401a      	ands	r2, r3
 8004e5e:	887b      	ldrh	r3, [r7, #2]
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d104      	bne.n	8004e6e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004e64:	887b      	ldrh	r3, [r7, #2]
 8004e66:	041a      	lsls	r2, r3, #16
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8004e6c:	e002      	b.n	8004e74 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8004e6e:	887a      	ldrh	r2, [r7, #2]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	619a      	str	r2, [r3, #24]
}
 8004e74:	bf00      	nop
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr

08004e80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e12b      	b.n	80050ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d106      	bne.n	8004eac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 f95d 	bl	8005166 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2224      	movs	r2, #36	; 0x24
 8004eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f022 0201 	bic.w	r2, r2, #1
 8004ec2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ed2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004ee2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ee4:	f001 ff1a 	bl	8006d1c <HAL_RCC_GetPCLK1Freq>
 8004ee8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	4a81      	ldr	r2, [pc, #516]	; (80050f4 <HAL_I2C_Init+0x274>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d807      	bhi.n	8004f04 <HAL_I2C_Init+0x84>
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	4a80      	ldr	r2, [pc, #512]	; (80050f8 <HAL_I2C_Init+0x278>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	bf94      	ite	ls
 8004efc:	2301      	movls	r3, #1
 8004efe:	2300      	movhi	r3, #0
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	e006      	b.n	8004f12 <HAL_I2C_Init+0x92>
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	4a7d      	ldr	r2, [pc, #500]	; (80050fc <HAL_I2C_Init+0x27c>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	bf94      	ite	ls
 8004f0c:	2301      	movls	r3, #1
 8004f0e:	2300      	movhi	r3, #0
 8004f10:	b2db      	uxtb	r3, r3
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d001      	beq.n	8004f1a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e0e7      	b.n	80050ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	4a78      	ldr	r2, [pc, #480]	; (8005100 <HAL_I2C_Init+0x280>)
 8004f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f22:	0c9b      	lsrs	r3, r3, #18
 8004f24:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68ba      	ldr	r2, [r7, #8]
 8004f36:	430a      	orrs	r2, r1
 8004f38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	6a1b      	ldr	r3, [r3, #32]
 8004f40:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	4a6a      	ldr	r2, [pc, #424]	; (80050f4 <HAL_I2C_Init+0x274>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d802      	bhi.n	8004f54 <HAL_I2C_Init+0xd4>
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	3301      	adds	r3, #1
 8004f52:	e009      	b.n	8004f68 <HAL_I2C_Init+0xe8>
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004f5a:	fb02 f303 	mul.w	r3, r2, r3
 8004f5e:	4a69      	ldr	r2, [pc, #420]	; (8005104 <HAL_I2C_Init+0x284>)
 8004f60:	fba2 2303 	umull	r2, r3, r2, r3
 8004f64:	099b      	lsrs	r3, r3, #6
 8004f66:	3301      	adds	r3, #1
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	6812      	ldr	r2, [r2, #0]
 8004f6c:	430b      	orrs	r3, r1
 8004f6e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	69db      	ldr	r3, [r3, #28]
 8004f76:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004f7a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	495c      	ldr	r1, [pc, #368]	; (80050f4 <HAL_I2C_Init+0x274>)
 8004f84:	428b      	cmp	r3, r1
 8004f86:	d819      	bhi.n	8004fbc <HAL_I2C_Init+0x13c>
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	1e59      	subs	r1, r3, #1
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	005b      	lsls	r3, r3, #1
 8004f92:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f96:	1c59      	adds	r1, r3, #1
 8004f98:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004f9c:	400b      	ands	r3, r1
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d00a      	beq.n	8004fb8 <HAL_I2C_Init+0x138>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	1e59      	subs	r1, r3, #1
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fb6:	e051      	b.n	800505c <HAL_I2C_Init+0x1dc>
 8004fb8:	2304      	movs	r3, #4
 8004fba:	e04f      	b.n	800505c <HAL_I2C_Init+0x1dc>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d111      	bne.n	8004fe8 <HAL_I2C_Init+0x168>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	1e58      	subs	r0, r3, #1
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6859      	ldr	r1, [r3, #4]
 8004fcc:	460b      	mov	r3, r1
 8004fce:	005b      	lsls	r3, r3, #1
 8004fd0:	440b      	add	r3, r1
 8004fd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	bf0c      	ite	eq
 8004fe0:	2301      	moveq	r3, #1
 8004fe2:	2300      	movne	r3, #0
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	e012      	b.n	800500e <HAL_I2C_Init+0x18e>
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	1e58      	subs	r0, r3, #1
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6859      	ldr	r1, [r3, #4]
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	440b      	add	r3, r1
 8004ff6:	0099      	lsls	r1, r3, #2
 8004ff8:	440b      	add	r3, r1
 8004ffa:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ffe:	3301      	adds	r3, #1
 8005000:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005004:	2b00      	cmp	r3, #0
 8005006:	bf0c      	ite	eq
 8005008:	2301      	moveq	r3, #1
 800500a:	2300      	movne	r3, #0
 800500c:	b2db      	uxtb	r3, r3
 800500e:	2b00      	cmp	r3, #0
 8005010:	d001      	beq.n	8005016 <HAL_I2C_Init+0x196>
 8005012:	2301      	movs	r3, #1
 8005014:	e022      	b.n	800505c <HAL_I2C_Init+0x1dc>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d10e      	bne.n	800503c <HAL_I2C_Init+0x1bc>
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	1e58      	subs	r0, r3, #1
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6859      	ldr	r1, [r3, #4]
 8005026:	460b      	mov	r3, r1
 8005028:	005b      	lsls	r3, r3, #1
 800502a:	440b      	add	r3, r1
 800502c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005030:	3301      	adds	r3, #1
 8005032:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005036:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800503a:	e00f      	b.n	800505c <HAL_I2C_Init+0x1dc>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	1e58      	subs	r0, r3, #1
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6859      	ldr	r1, [r3, #4]
 8005044:	460b      	mov	r3, r1
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	440b      	add	r3, r1
 800504a:	0099      	lsls	r1, r3, #2
 800504c:	440b      	add	r3, r1
 800504e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005052:	3301      	adds	r3, #1
 8005054:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005058:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800505c:	6879      	ldr	r1, [r7, #4]
 800505e:	6809      	ldr	r1, [r1, #0]
 8005060:	4313      	orrs	r3, r2
 8005062:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	69da      	ldr	r2, [r3, #28]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	431a      	orrs	r2, r3
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	430a      	orrs	r2, r1
 800507e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800508a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	6911      	ldr	r1, [r2, #16]
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	68d2      	ldr	r2, [r2, #12]
 8005096:	4311      	orrs	r1, r2
 8005098:	687a      	ldr	r2, [r7, #4]
 800509a:	6812      	ldr	r2, [r2, #0]
 800509c:	430b      	orrs	r3, r1
 800509e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	695a      	ldr	r2, [r3, #20]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	699b      	ldr	r3, [r3, #24]
 80050b2:	431a      	orrs	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	430a      	orrs	r2, r1
 80050ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f042 0201 	orr.w	r2, r2, #1
 80050ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2200      	movs	r2, #0
 80050d0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2220      	movs	r2, #32
 80050d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3710      	adds	r7, #16
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	000186a0 	.word	0x000186a0
 80050f8:	001e847f 	.word	0x001e847f
 80050fc:	003d08ff 	.word	0x003d08ff
 8005100:	431bde83 	.word	0x431bde83
 8005104:	10624dd3 	.word	0x10624dd3

08005108 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b082      	sub	sp, #8
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d101      	bne.n	800511a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e021      	b.n	800515e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2224      	movs	r2, #36	; 0x24
 800511e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f022 0201 	bic.w	r2, r2, #1
 8005130:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 f821 	bl	800517a <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3708      	adds	r7, #8
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}

08005166 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8005166:	b480      	push	{r7}
 8005168:	b083      	sub	sp, #12
 800516a:	af00      	add	r7, sp, #0
 800516c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800516e:	bf00      	nop
 8005170:	370c      	adds	r7, #12
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr

0800517a <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800517a:	b480      	push	{r7}
 800517c:	b083      	sub	sp, #12
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8005182:	bf00      	nop
 8005184:	370c      	adds	r7, #12
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
	...

08005190 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b088      	sub	sp, #32
 8005194:	af02      	add	r7, sp, #8
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	4608      	mov	r0, r1
 800519a:	4611      	mov	r1, r2
 800519c:	461a      	mov	r2, r3
 800519e:	4603      	mov	r3, r0
 80051a0:	817b      	strh	r3, [r7, #10]
 80051a2:	460b      	mov	r3, r1
 80051a4:	813b      	strh	r3, [r7, #8]
 80051a6:	4613      	mov	r3, r2
 80051a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051aa:	f7fe fef3 	bl	8003f94 <HAL_GetTick>
 80051ae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	2b20      	cmp	r3, #32
 80051ba:	f040 80d9 	bne.w	8005370 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	9300      	str	r3, [sp, #0]
 80051c2:	2319      	movs	r3, #25
 80051c4:	2201      	movs	r2, #1
 80051c6:	496d      	ldr	r1, [pc, #436]	; (800537c <HAL_I2C_Mem_Write+0x1ec>)
 80051c8:	68f8      	ldr	r0, [r7, #12]
 80051ca:	f000 fc89 	bl	8005ae0 <I2C_WaitOnFlagUntilTimeout>
 80051ce:	4603      	mov	r3, r0
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d001      	beq.n	80051d8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80051d4:	2302      	movs	r3, #2
 80051d6:	e0cc      	b.n	8005372 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d101      	bne.n	80051e6 <HAL_I2C_Mem_Write+0x56>
 80051e2:	2302      	movs	r3, #2
 80051e4:	e0c5      	b.n	8005372 <HAL_I2C_Mem_Write+0x1e2>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2201      	movs	r2, #1
 80051ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0301 	and.w	r3, r3, #1
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d007      	beq.n	800520c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f042 0201 	orr.w	r2, r2, #1
 800520a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800521a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2221      	movs	r2, #33	; 0x21
 8005220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2240      	movs	r2, #64	; 0x40
 8005228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2200      	movs	r2, #0
 8005230:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6a3a      	ldr	r2, [r7, #32]
 8005236:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800523c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005242:	b29a      	uxth	r2, r3
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	4a4d      	ldr	r2, [pc, #308]	; (8005380 <HAL_I2C_Mem_Write+0x1f0>)
 800524c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800524e:	88f8      	ldrh	r0, [r7, #6]
 8005250:	893a      	ldrh	r2, [r7, #8]
 8005252:	8979      	ldrh	r1, [r7, #10]
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	9301      	str	r3, [sp, #4]
 8005258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800525a:	9300      	str	r3, [sp, #0]
 800525c:	4603      	mov	r3, r0
 800525e:	68f8      	ldr	r0, [r7, #12]
 8005260:	f000 fac4 	bl	80057ec <I2C_RequestMemoryWrite>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d052      	beq.n	8005310 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e081      	b.n	8005372 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800526e:	697a      	ldr	r2, [r7, #20]
 8005270:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f000 fd0a 	bl	8005c8c <I2C_WaitOnTXEFlagUntilTimeout>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d00d      	beq.n	800529a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005282:	2b04      	cmp	r3, #4
 8005284:	d107      	bne.n	8005296 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005294:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e06b      	b.n	8005372 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529e:	781a      	ldrb	r2, [r3, #0]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052aa:	1c5a      	adds	r2, r3, #1
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052b4:	3b01      	subs	r3, #1
 80052b6:	b29a      	uxth	r2, r3
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052c0:	b29b      	uxth	r3, r3
 80052c2:	3b01      	subs	r3, #1
 80052c4:	b29a      	uxth	r2, r3
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	695b      	ldr	r3, [r3, #20]
 80052d0:	f003 0304 	and.w	r3, r3, #4
 80052d4:	2b04      	cmp	r3, #4
 80052d6:	d11b      	bne.n	8005310 <HAL_I2C_Mem_Write+0x180>
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d017      	beq.n	8005310 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e4:	781a      	ldrb	r2, [r3, #0]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f0:	1c5a      	adds	r2, r3, #1
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052fa:	3b01      	subs	r3, #1
 80052fc:	b29a      	uxth	r2, r3
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005306:	b29b      	uxth	r3, r3
 8005308:	3b01      	subs	r3, #1
 800530a:	b29a      	uxth	r2, r3
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005314:	2b00      	cmp	r3, #0
 8005316:	d1aa      	bne.n	800526e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005318:	697a      	ldr	r2, [r7, #20]
 800531a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 fcf6 	bl	8005d0e <I2C_WaitOnBTFFlagUntilTimeout>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00d      	beq.n	8005344 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532c:	2b04      	cmp	r3, #4
 800532e:	d107      	bne.n	8005340 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800533e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e016      	b.n	8005372 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005352:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2220      	movs	r2, #32
 8005358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2200      	movs	r2, #0
 8005360:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800536c:	2300      	movs	r3, #0
 800536e:	e000      	b.n	8005372 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005370:	2302      	movs	r3, #2
  }
}
 8005372:	4618      	mov	r0, r3
 8005374:	3718      	adds	r7, #24
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	00100002 	.word	0x00100002
 8005380:	ffff0000 	.word	0xffff0000

08005384 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b08c      	sub	sp, #48	; 0x30
 8005388:	af02      	add	r7, sp, #8
 800538a:	60f8      	str	r0, [r7, #12]
 800538c:	4608      	mov	r0, r1
 800538e:	4611      	mov	r1, r2
 8005390:	461a      	mov	r2, r3
 8005392:	4603      	mov	r3, r0
 8005394:	817b      	strh	r3, [r7, #10]
 8005396:	460b      	mov	r3, r1
 8005398:	813b      	strh	r3, [r7, #8]
 800539a:	4613      	mov	r3, r2
 800539c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800539e:	f7fe fdf9 	bl	8003f94 <HAL_GetTick>
 80053a2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	2b20      	cmp	r3, #32
 80053ae:	f040 8208 	bne.w	80057c2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	2319      	movs	r3, #25
 80053b8:	2201      	movs	r2, #1
 80053ba:	497b      	ldr	r1, [pc, #492]	; (80055a8 <HAL_I2C_Mem_Read+0x224>)
 80053bc:	68f8      	ldr	r0, [r7, #12]
 80053be:	f000 fb8f 	bl	8005ae0 <I2C_WaitOnFlagUntilTimeout>
 80053c2:	4603      	mov	r3, r0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d001      	beq.n	80053cc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80053c8:	2302      	movs	r3, #2
 80053ca:	e1fb      	b.n	80057c4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d101      	bne.n	80053da <HAL_I2C_Mem_Read+0x56>
 80053d6:	2302      	movs	r3, #2
 80053d8:	e1f4      	b.n	80057c4 <HAL_I2C_Mem_Read+0x440>
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0301 	and.w	r3, r3, #1
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	d007      	beq.n	8005400 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f042 0201 	orr.w	r2, r2, #1
 80053fe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800540e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2222      	movs	r2, #34	; 0x22
 8005414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2240      	movs	r2, #64	; 0x40
 800541c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2200      	movs	r2, #0
 8005424:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800542a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005430:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005436:	b29a      	uxth	r2, r3
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	4a5b      	ldr	r2, [pc, #364]	; (80055ac <HAL_I2C_Mem_Read+0x228>)
 8005440:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005442:	88f8      	ldrh	r0, [r7, #6]
 8005444:	893a      	ldrh	r2, [r7, #8]
 8005446:	8979      	ldrh	r1, [r7, #10]
 8005448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544a:	9301      	str	r3, [sp, #4]
 800544c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800544e:	9300      	str	r3, [sp, #0]
 8005450:	4603      	mov	r3, r0
 8005452:	68f8      	ldr	r0, [r7, #12]
 8005454:	f000 fa5e 	bl	8005914 <I2C_RequestMemoryRead>
 8005458:	4603      	mov	r3, r0
 800545a:	2b00      	cmp	r3, #0
 800545c:	d001      	beq.n	8005462 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e1b0      	b.n	80057c4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005466:	2b00      	cmp	r3, #0
 8005468:	d113      	bne.n	8005492 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800546a:	2300      	movs	r3, #0
 800546c:	623b      	str	r3, [r7, #32]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	695b      	ldr	r3, [r3, #20]
 8005474:	623b      	str	r3, [r7, #32]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	623b      	str	r3, [r7, #32]
 800547e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800548e:	601a      	str	r2, [r3, #0]
 8005490:	e184      	b.n	800579c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005496:	2b01      	cmp	r3, #1
 8005498:	d11b      	bne.n	80054d2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054aa:	2300      	movs	r3, #0
 80054ac:	61fb      	str	r3, [r7, #28]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	61fb      	str	r3, [r7, #28]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	61fb      	str	r3, [r7, #28]
 80054be:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054ce:	601a      	str	r2, [r3, #0]
 80054d0:	e164      	b.n	800579c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054d6:	2b02      	cmp	r3, #2
 80054d8:	d11b      	bne.n	8005512 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054e8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054fa:	2300      	movs	r3, #0
 80054fc:	61bb      	str	r3, [r7, #24]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	695b      	ldr	r3, [r3, #20]
 8005504:	61bb      	str	r3, [r7, #24]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	699b      	ldr	r3, [r3, #24]
 800550c:	61bb      	str	r3, [r7, #24]
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	e144      	b.n	800579c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005512:	2300      	movs	r3, #0
 8005514:	617b      	str	r3, [r7, #20]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	695b      	ldr	r3, [r3, #20]
 800551c:	617b      	str	r3, [r7, #20]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	699b      	ldr	r3, [r3, #24]
 8005524:	617b      	str	r3, [r7, #20]
 8005526:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005528:	e138      	b.n	800579c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800552e:	2b03      	cmp	r3, #3
 8005530:	f200 80f1 	bhi.w	8005716 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005538:	2b01      	cmp	r3, #1
 800553a:	d123      	bne.n	8005584 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800553c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800553e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005540:	68f8      	ldr	r0, [r7, #12]
 8005542:	f000 fc25 	bl	8005d90 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d001      	beq.n	8005550 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	e139      	b.n	80057c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	691a      	ldr	r2, [r3, #16]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555a:	b2d2      	uxtb	r2, r2
 800555c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005562:	1c5a      	adds	r2, r3, #1
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800556c:	3b01      	subs	r3, #1
 800556e:	b29a      	uxth	r2, r3
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005578:	b29b      	uxth	r3, r3
 800557a:	3b01      	subs	r3, #1
 800557c:	b29a      	uxth	r2, r3
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005582:	e10b      	b.n	800579c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005588:	2b02      	cmp	r3, #2
 800558a:	d14e      	bne.n	800562a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800558c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558e:	9300      	str	r3, [sp, #0]
 8005590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005592:	2200      	movs	r2, #0
 8005594:	4906      	ldr	r1, [pc, #24]	; (80055b0 <HAL_I2C_Mem_Read+0x22c>)
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f000 faa2 	bl	8005ae0 <I2C_WaitOnFlagUntilTimeout>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d008      	beq.n	80055b4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e10e      	b.n	80057c4 <HAL_I2C_Mem_Read+0x440>
 80055a6:	bf00      	nop
 80055a8:	00100002 	.word	0x00100002
 80055ac:	ffff0000 	.word	0xffff0000
 80055b0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	691a      	ldr	r2, [r3, #16]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ce:	b2d2      	uxtb	r2, r2
 80055d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d6:	1c5a      	adds	r2, r3, #1
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055e0:	3b01      	subs	r3, #1
 80055e2:	b29a      	uxth	r2, r3
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	3b01      	subs	r3, #1
 80055f0:	b29a      	uxth	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	691a      	ldr	r2, [r3, #16]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005600:	b2d2      	uxtb	r2, r2
 8005602:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005608:	1c5a      	adds	r2, r3, #1
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005612:	3b01      	subs	r3, #1
 8005614:	b29a      	uxth	r2, r3
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800561e:	b29b      	uxth	r3, r3
 8005620:	3b01      	subs	r3, #1
 8005622:	b29a      	uxth	r2, r3
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005628:	e0b8      	b.n	800579c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800562a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800562c:	9300      	str	r3, [sp, #0]
 800562e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005630:	2200      	movs	r2, #0
 8005632:	4966      	ldr	r1, [pc, #408]	; (80057cc <HAL_I2C_Mem_Read+0x448>)
 8005634:	68f8      	ldr	r0, [r7, #12]
 8005636:	f000 fa53 	bl	8005ae0 <I2C_WaitOnFlagUntilTimeout>
 800563a:	4603      	mov	r3, r0
 800563c:	2b00      	cmp	r3, #0
 800563e:	d001      	beq.n	8005644 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	e0bf      	b.n	80057c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005652:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	691a      	ldr	r2, [r3, #16]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565e:	b2d2      	uxtb	r2, r2
 8005660:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005666:	1c5a      	adds	r2, r3, #1
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005670:	3b01      	subs	r3, #1
 8005672:	b29a      	uxth	r2, r3
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800567c:	b29b      	uxth	r3, r3
 800567e:	3b01      	subs	r3, #1
 8005680:	b29a      	uxth	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005688:	9300      	str	r3, [sp, #0]
 800568a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800568c:	2200      	movs	r2, #0
 800568e:	494f      	ldr	r1, [pc, #316]	; (80057cc <HAL_I2C_Mem_Read+0x448>)
 8005690:	68f8      	ldr	r0, [r7, #12]
 8005692:	f000 fa25 	bl	8005ae0 <I2C_WaitOnFlagUntilTimeout>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d001      	beq.n	80056a0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e091      	b.n	80057c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	691a      	ldr	r2, [r3, #16]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ba:	b2d2      	uxtb	r2, r2
 80056bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c2:	1c5a      	adds	r2, r3, #1
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056cc:	3b01      	subs	r3, #1
 80056ce:	b29a      	uxth	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056d8:	b29b      	uxth	r3, r3
 80056da:	3b01      	subs	r3, #1
 80056dc:	b29a      	uxth	r2, r3
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	691a      	ldr	r2, [r3, #16]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ec:	b2d2      	uxtb	r2, r2
 80056ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f4:	1c5a      	adds	r2, r3, #1
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056fe:	3b01      	subs	r3, #1
 8005700:	b29a      	uxth	r2, r3
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800570a:	b29b      	uxth	r3, r3
 800570c:	3b01      	subs	r3, #1
 800570e:	b29a      	uxth	r2, r3
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005714:	e042      	b.n	800579c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005716:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005718:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800571a:	68f8      	ldr	r0, [r7, #12]
 800571c:	f000 fb38 	bl	8005d90 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d001      	beq.n	800572a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e04c      	b.n	80057c4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	691a      	ldr	r2, [r3, #16]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005734:	b2d2      	uxtb	r2, r2
 8005736:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573c:	1c5a      	adds	r2, r3, #1
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005746:	3b01      	subs	r3, #1
 8005748:	b29a      	uxth	r2, r3
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005752:	b29b      	uxth	r3, r3
 8005754:	3b01      	subs	r3, #1
 8005756:	b29a      	uxth	r2, r3
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	695b      	ldr	r3, [r3, #20]
 8005762:	f003 0304 	and.w	r3, r3, #4
 8005766:	2b04      	cmp	r3, #4
 8005768:	d118      	bne.n	800579c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	691a      	ldr	r2, [r3, #16]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005774:	b2d2      	uxtb	r2, r2
 8005776:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577c:	1c5a      	adds	r2, r3, #1
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005786:	3b01      	subs	r3, #1
 8005788:	b29a      	uxth	r2, r3
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005792:	b29b      	uxth	r3, r3
 8005794:	3b01      	subs	r3, #1
 8005796:	b29a      	uxth	r2, r3
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f47f aec2 	bne.w	800552a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2220      	movs	r2, #32
 80057aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2200      	movs	r2, #0
 80057ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80057be:	2300      	movs	r3, #0
 80057c0:	e000      	b.n	80057c4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80057c2:	2302      	movs	r3, #2
  }
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3728      	adds	r7, #40	; 0x28
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	00010004 	.word	0x00010004

080057d0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057de:	b2db      	uxtb	r3, r3
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b088      	sub	sp, #32
 80057f0:	af02      	add	r7, sp, #8
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	4608      	mov	r0, r1
 80057f6:	4611      	mov	r1, r2
 80057f8:	461a      	mov	r2, r3
 80057fa:	4603      	mov	r3, r0
 80057fc:	817b      	strh	r3, [r7, #10]
 80057fe:	460b      	mov	r3, r1
 8005800:	813b      	strh	r3, [r7, #8]
 8005802:	4613      	mov	r3, r2
 8005804:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005814:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005818:	9300      	str	r3, [sp, #0]
 800581a:	6a3b      	ldr	r3, [r7, #32]
 800581c:	2200      	movs	r2, #0
 800581e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005822:	68f8      	ldr	r0, [r7, #12]
 8005824:	f000 f95c 	bl	8005ae0 <I2C_WaitOnFlagUntilTimeout>
 8005828:	4603      	mov	r3, r0
 800582a:	2b00      	cmp	r3, #0
 800582c:	d00c      	beq.n	8005848 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005838:	2b00      	cmp	r3, #0
 800583a:	d003      	beq.n	8005844 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005842:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005844:	2303      	movs	r3, #3
 8005846:	e05f      	b.n	8005908 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005848:	897b      	ldrh	r3, [r7, #10]
 800584a:	b2db      	uxtb	r3, r3
 800584c:	461a      	mov	r2, r3
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005856:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800585a:	6a3a      	ldr	r2, [r7, #32]
 800585c:	492c      	ldr	r1, [pc, #176]	; (8005910 <I2C_RequestMemoryWrite+0x124>)
 800585e:	68f8      	ldr	r0, [r7, #12]
 8005860:	f000 f995 	bl	8005b8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005864:	4603      	mov	r3, r0
 8005866:	2b00      	cmp	r3, #0
 8005868:	d001      	beq.n	800586e <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e04c      	b.n	8005908 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800586e:	2300      	movs	r3, #0
 8005870:	617b      	str	r3, [r7, #20]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	695b      	ldr	r3, [r3, #20]
 8005878:	617b      	str	r3, [r7, #20]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	699b      	ldr	r3, [r3, #24]
 8005880:	617b      	str	r3, [r7, #20]
 8005882:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005884:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005886:	6a39      	ldr	r1, [r7, #32]
 8005888:	68f8      	ldr	r0, [r7, #12]
 800588a:	f000 f9ff 	bl	8005c8c <I2C_WaitOnTXEFlagUntilTimeout>
 800588e:	4603      	mov	r3, r0
 8005890:	2b00      	cmp	r3, #0
 8005892:	d00d      	beq.n	80058b0 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005898:	2b04      	cmp	r3, #4
 800589a:	d107      	bne.n	80058ac <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058aa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	e02b      	b.n	8005908 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80058b0:	88fb      	ldrh	r3, [r7, #6]
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d105      	bne.n	80058c2 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80058b6:	893b      	ldrh	r3, [r7, #8]
 80058b8:	b2da      	uxtb	r2, r3
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	611a      	str	r2, [r3, #16]
 80058c0:	e021      	b.n	8005906 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80058c2:	893b      	ldrh	r3, [r7, #8]
 80058c4:	0a1b      	lsrs	r3, r3, #8
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	b2da      	uxtb	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058d2:	6a39      	ldr	r1, [r7, #32]
 80058d4:	68f8      	ldr	r0, [r7, #12]
 80058d6:	f000 f9d9 	bl	8005c8c <I2C_WaitOnTXEFlagUntilTimeout>
 80058da:	4603      	mov	r3, r0
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d00d      	beq.n	80058fc <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e4:	2b04      	cmp	r3, #4
 80058e6:	d107      	bne.n	80058f8 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058f6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	e005      	b.n	8005908 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80058fc:	893b      	ldrh	r3, [r7, #8]
 80058fe:	b2da      	uxtb	r2, r3
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005906:	2300      	movs	r3, #0
}
 8005908:	4618      	mov	r0, r3
 800590a:	3718      	adds	r7, #24
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	00010002 	.word	0x00010002

08005914 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b088      	sub	sp, #32
 8005918:	af02      	add	r7, sp, #8
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	4608      	mov	r0, r1
 800591e:	4611      	mov	r1, r2
 8005920:	461a      	mov	r2, r3
 8005922:	4603      	mov	r3, r0
 8005924:	817b      	strh	r3, [r7, #10]
 8005926:	460b      	mov	r3, r1
 8005928:	813b      	strh	r3, [r7, #8]
 800592a:	4613      	mov	r3, r2
 800592c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800593c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800594c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800594e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005950:	9300      	str	r3, [sp, #0]
 8005952:	6a3b      	ldr	r3, [r7, #32]
 8005954:	2200      	movs	r2, #0
 8005956:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f000 f8c0 	bl	8005ae0 <I2C_WaitOnFlagUntilTimeout>
 8005960:	4603      	mov	r3, r0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d00c      	beq.n	8005980 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005970:	2b00      	cmp	r3, #0
 8005972:	d003      	beq.n	800597c <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f44f 7200 	mov.w	r2, #512	; 0x200
 800597a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800597c:	2303      	movs	r3, #3
 800597e:	e0a9      	b.n	8005ad4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005980:	897b      	ldrh	r3, [r7, #10]
 8005982:	b2db      	uxtb	r3, r3
 8005984:	461a      	mov	r2, r3
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800598e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005992:	6a3a      	ldr	r2, [r7, #32]
 8005994:	4951      	ldr	r1, [pc, #324]	; (8005adc <I2C_RequestMemoryRead+0x1c8>)
 8005996:	68f8      	ldr	r0, [r7, #12]
 8005998:	f000 f8f9 	bl	8005b8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d001      	beq.n	80059a6 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e096      	b.n	8005ad4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059a6:	2300      	movs	r3, #0
 80059a8:	617b      	str	r3, [r7, #20]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	695b      	ldr	r3, [r3, #20]
 80059b0:	617b      	str	r3, [r7, #20]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	699b      	ldr	r3, [r3, #24]
 80059b8:	617b      	str	r3, [r7, #20]
 80059ba:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059be:	6a39      	ldr	r1, [r7, #32]
 80059c0:	68f8      	ldr	r0, [r7, #12]
 80059c2:	f000 f963 	bl	8005c8c <I2C_WaitOnTXEFlagUntilTimeout>
 80059c6:	4603      	mov	r3, r0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00d      	beq.n	80059e8 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059d0:	2b04      	cmp	r3, #4
 80059d2:	d107      	bne.n	80059e4 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059e2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e075      	b.n	8005ad4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80059e8:	88fb      	ldrh	r3, [r7, #6]
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d105      	bne.n	80059fa <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80059ee:	893b      	ldrh	r3, [r7, #8]
 80059f0:	b2da      	uxtb	r2, r3
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	611a      	str	r2, [r3, #16]
 80059f8:	e021      	b.n	8005a3e <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80059fa:	893b      	ldrh	r3, [r7, #8]
 80059fc:	0a1b      	lsrs	r3, r3, #8
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	b2da      	uxtb	r2, r3
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a0a:	6a39      	ldr	r1, [r7, #32]
 8005a0c:	68f8      	ldr	r0, [r7, #12]
 8005a0e:	f000 f93d 	bl	8005c8c <I2C_WaitOnTXEFlagUntilTimeout>
 8005a12:	4603      	mov	r3, r0
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00d      	beq.n	8005a34 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1c:	2b04      	cmp	r3, #4
 8005a1e:	d107      	bne.n	8005a30 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a2e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e04f      	b.n	8005ad4 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a34:	893b      	ldrh	r3, [r7, #8]
 8005a36:	b2da      	uxtb	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a40:	6a39      	ldr	r1, [r7, #32]
 8005a42:	68f8      	ldr	r0, [r7, #12]
 8005a44:	f000 f922 	bl	8005c8c <I2C_WaitOnTXEFlagUntilTimeout>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d00d      	beq.n	8005a6a <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a52:	2b04      	cmp	r3, #4
 8005a54:	d107      	bne.n	8005a66 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a64:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e034      	b.n	8005ad4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a78:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7c:	9300      	str	r3, [sp, #0]
 8005a7e:	6a3b      	ldr	r3, [r7, #32]
 8005a80:	2200      	movs	r2, #0
 8005a82:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005a86:	68f8      	ldr	r0, [r7, #12]
 8005a88:	f000 f82a 	bl	8005ae0 <I2C_WaitOnFlagUntilTimeout>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00c      	beq.n	8005aac <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d003      	beq.n	8005aa8 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005aa6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005aa8:	2303      	movs	r3, #3
 8005aaa:	e013      	b.n	8005ad4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005aac:	897b      	ldrh	r3, [r7, #10]
 8005aae:	b2db      	uxtb	r3, r3
 8005ab0:	f043 0301 	orr.w	r3, r3, #1
 8005ab4:	b2da      	uxtb	r2, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005abe:	6a3a      	ldr	r2, [r7, #32]
 8005ac0:	4906      	ldr	r1, [pc, #24]	; (8005adc <I2C_RequestMemoryRead+0x1c8>)
 8005ac2:	68f8      	ldr	r0, [r7, #12]
 8005ac4:	f000 f863 	bl	8005b8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d001      	beq.n	8005ad2 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e000      	b.n	8005ad4 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3718      	adds	r7, #24
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	00010002 	.word	0x00010002

08005ae0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	60f8      	str	r0, [r7, #12]
 8005ae8:	60b9      	str	r1, [r7, #8]
 8005aea:	603b      	str	r3, [r7, #0]
 8005aec:	4613      	mov	r3, r2
 8005aee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005af0:	e025      	b.n	8005b3e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005af8:	d021      	beq.n	8005b3e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005afa:	f7fe fa4b 	bl	8003f94 <HAL_GetTick>
 8005afe:	4602      	mov	r2, r0
 8005b00:	69bb      	ldr	r3, [r7, #24]
 8005b02:	1ad3      	subs	r3, r2, r3
 8005b04:	683a      	ldr	r2, [r7, #0]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d302      	bcc.n	8005b10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d116      	bne.n	8005b3e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2200      	movs	r2, #0
 8005b14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2220      	movs	r2, #32
 8005b1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b2a:	f043 0220 	orr.w	r2, r3, #32
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e023      	b.n	8005b86 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	0c1b      	lsrs	r3, r3, #16
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d10d      	bne.n	8005b64 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	695b      	ldr	r3, [r3, #20]
 8005b4e:	43da      	mvns	r2, r3
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	4013      	ands	r3, r2
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	bf0c      	ite	eq
 8005b5a:	2301      	moveq	r3, #1
 8005b5c:	2300      	movne	r3, #0
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	461a      	mov	r2, r3
 8005b62:	e00c      	b.n	8005b7e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	699b      	ldr	r3, [r3, #24]
 8005b6a:	43da      	mvns	r2, r3
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	4013      	ands	r3, r2
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	bf0c      	ite	eq
 8005b76:	2301      	moveq	r3, #1
 8005b78:	2300      	movne	r3, #0
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	79fb      	ldrb	r3, [r7, #7]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d0b6      	beq.n	8005af2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b84:	2300      	movs	r3, #0
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3710      	adds	r7, #16
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}

08005b8e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005b8e:	b580      	push	{r7, lr}
 8005b90:	b084      	sub	sp, #16
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	60f8      	str	r0, [r7, #12]
 8005b96:	60b9      	str	r1, [r7, #8]
 8005b98:	607a      	str	r2, [r7, #4]
 8005b9a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b9c:	e051      	b.n	8005c42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	695b      	ldr	r3, [r3, #20]
 8005ba4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ba8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bac:	d123      	bne.n	8005bf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bbc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005bc6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2220      	movs	r2, #32
 8005bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be2:	f043 0204 	orr.w	r2, r3, #4
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2200      	movs	r2, #0
 8005bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e046      	b.n	8005c84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005bfc:	d021      	beq.n	8005c42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bfe:	f7fe f9c9 	bl	8003f94 <HAL_GetTick>
 8005c02:	4602      	mov	r2, r0
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d302      	bcc.n	8005c14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d116      	bne.n	8005c42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2200      	movs	r2, #0
 8005c18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2e:	f043 0220 	orr.w	r2, r3, #32
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e020      	b.n	8005c84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	0c1b      	lsrs	r3, r3, #16
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d10c      	bne.n	8005c66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	695b      	ldr	r3, [r3, #20]
 8005c52:	43da      	mvns	r2, r3
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	4013      	ands	r3, r2
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	bf14      	ite	ne
 8005c5e:	2301      	movne	r3, #1
 8005c60:	2300      	moveq	r3, #0
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	e00b      	b.n	8005c7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	699b      	ldr	r3, [r3, #24]
 8005c6c:	43da      	mvns	r2, r3
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	4013      	ands	r3, r2
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	bf14      	ite	ne
 8005c78:	2301      	movne	r3, #1
 8005c7a:	2300      	moveq	r3, #0
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d18d      	bne.n	8005b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3710      	adds	r7, #16
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	60b9      	str	r1, [r7, #8]
 8005c96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c98:	e02d      	b.n	8005cf6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c9a:	68f8      	ldr	r0, [r7, #12]
 8005c9c:	f000 f8ce 	bl	8005e3c <I2C_IsAcknowledgeFailed>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d001      	beq.n	8005caa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e02d      	b.n	8005d06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005cb0:	d021      	beq.n	8005cf6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cb2:	f7fe f96f 	bl	8003f94 <HAL_GetTick>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	1ad3      	subs	r3, r2, r3
 8005cbc:	68ba      	ldr	r2, [r7, #8]
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d302      	bcc.n	8005cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d116      	bne.n	8005cf6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2220      	movs	r2, #32
 8005cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ce2:	f043 0220 	orr.w	r2, r3, #32
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e007      	b.n	8005d06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	695b      	ldr	r3, [r3, #20]
 8005cfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d00:	2b80      	cmp	r3, #128	; 0x80
 8005d02:	d1ca      	bne.n	8005c9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d04:	2300      	movs	r3, #0
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3710      	adds	r7, #16
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}

08005d0e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d0e:	b580      	push	{r7, lr}
 8005d10:	b084      	sub	sp, #16
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	60f8      	str	r0, [r7, #12]
 8005d16:	60b9      	str	r1, [r7, #8]
 8005d18:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d1a:	e02d      	b.n	8005d78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d1c:	68f8      	ldr	r0, [r7, #12]
 8005d1e:	f000 f88d 	bl	8005e3c <I2C_IsAcknowledgeFailed>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d001      	beq.n	8005d2c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e02d      	b.n	8005d88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d32:	d021      	beq.n	8005d78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d34:	f7fe f92e 	bl	8003f94 <HAL_GetTick>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	1ad3      	subs	r3, r2, r3
 8005d3e:	68ba      	ldr	r2, [r7, #8]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d302      	bcc.n	8005d4a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d116      	bne.n	8005d78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2220      	movs	r2, #32
 8005d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d64:	f043 0220 	orr.w	r2, r3, #32
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	e007      	b.n	8005d88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	695b      	ldr	r3, [r3, #20]
 8005d7e:	f003 0304 	and.w	r3, r3, #4
 8005d82:	2b04      	cmp	r3, #4
 8005d84:	d1ca      	bne.n	8005d1c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d86:	2300      	movs	r3, #0
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3710      	adds	r7, #16
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	60f8      	str	r0, [r7, #12]
 8005d98:	60b9      	str	r1, [r7, #8]
 8005d9a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005d9c:	e042      	b.n	8005e24 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	695b      	ldr	r3, [r3, #20]
 8005da4:	f003 0310 	and.w	r3, r3, #16
 8005da8:	2b10      	cmp	r3, #16
 8005daa:	d119      	bne.n	8005de0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f06f 0210 	mvn.w	r2, #16
 8005db4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2200      	movs	r2, #0
 8005dba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2220      	movs	r2, #32
 8005dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e029      	b.n	8005e34 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005de0:	f7fe f8d8 	bl	8003f94 <HAL_GetTick>
 8005de4:	4602      	mov	r2, r0
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	1ad3      	subs	r3, r2, r3
 8005dea:	68ba      	ldr	r2, [r7, #8]
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d302      	bcc.n	8005df6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d116      	bne.n	8005e24 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2220      	movs	r2, #32
 8005e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e10:	f043 0220 	orr.w	r2, r3, #32
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	e007      	b.n	8005e34 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	695b      	ldr	r3, [r3, #20]
 8005e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e2e:	2b40      	cmp	r3, #64	; 0x40
 8005e30:	d1b5      	bne.n	8005d9e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005e32:	2300      	movs	r3, #0
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3710      	adds	r7, #16
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	695b      	ldr	r3, [r3, #20]
 8005e4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e52:	d11b      	bne.n	8005e8c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005e5c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2220      	movs	r2, #32
 8005e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e78:	f043 0204 	orr.w	r2, r3, #4
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e000      	b.n	8005e8e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	370c      	adds	r7, #12
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
	...

08005e9c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b084      	sub	sp, #16
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d101      	bne.n	8005eae <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e0bf      	b.n	800602e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d106      	bne.n	8005ec8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 f8ba 	bl	800603c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2202      	movs	r2, #2
 8005ecc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	699a      	ldr	r2, [r3, #24]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005ede:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	6999      	ldr	r1, [r3, #24]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685a      	ldr	r2, [r3, #4]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005ef4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	430a      	orrs	r2, r1
 8005f02:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	6899      	ldr	r1, [r3, #8]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	4b4a      	ldr	r3, [pc, #296]	; (8006038 <HAL_LTDC_Init+0x19c>)
 8005f10:	400b      	ands	r3, r1
 8005f12:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	695b      	ldr	r3, [r3, #20]
 8005f18:	041b      	lsls	r3, r3, #16
 8005f1a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	6899      	ldr	r1, [r3, #8]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	699a      	ldr	r2, [r3, #24]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	431a      	orrs	r2, r3
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	430a      	orrs	r2, r1
 8005f30:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	68d9      	ldr	r1, [r3, #12]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	4b3e      	ldr	r3, [pc, #248]	; (8006038 <HAL_LTDC_Init+0x19c>)
 8005f3e:	400b      	ands	r3, r1
 8005f40:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	69db      	ldr	r3, [r3, #28]
 8005f46:	041b      	lsls	r3, r3, #16
 8005f48:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	68d9      	ldr	r1, [r3, #12]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6a1a      	ldr	r2, [r3, #32]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	431a      	orrs	r2, r3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	430a      	orrs	r2, r1
 8005f5e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	6919      	ldr	r1, [r3, #16]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	4b33      	ldr	r3, [pc, #204]	; (8006038 <HAL_LTDC_Init+0x19c>)
 8005f6c:	400b      	ands	r3, r1
 8005f6e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f74:	041b      	lsls	r3, r3, #16
 8005f76:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	6919      	ldr	r1, [r3, #16]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	431a      	orrs	r2, r3
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	430a      	orrs	r2, r1
 8005f8c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	6959      	ldr	r1, [r3, #20]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	4b27      	ldr	r3, [pc, #156]	; (8006038 <HAL_LTDC_Init+0x19c>)
 8005f9a:	400b      	ands	r3, r1
 8005f9c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fa2:	041b      	lsls	r3, r3, #16
 8005fa4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	6959      	ldr	r1, [r3, #20]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	431a      	orrs	r2, r3
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	430a      	orrs	r2, r1
 8005fba:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005fc2:	021b      	lsls	r3, r3, #8
 8005fc4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005fcc:	041b      	lsls	r3, r3, #16
 8005fce:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005fde:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005fe6:	68ba      	ldr	r2, [r7, #8]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005ff2:	431a      	orrs	r2, r3
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	430a      	orrs	r2, r1
 8005ffa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f042 0206 	orr.w	r2, r2, #6
 800600a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	699a      	ldr	r2, [r3, #24]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f042 0201 	orr.w	r2, r2, #1
 800601a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800602c:	2300      	movs	r3, #0
}
 800602e:	4618      	mov	r0, r3
 8006030:	3710      	adds	r7, #16
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	f000f800 	.word	0xf000f800

0800603c <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 8006044:	bf00      	nop
 8006046:	370c      	adds	r7, #12
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr

08006050 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006050:	b5b0      	push	{r4, r5, r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	60b9      	str	r1, [r7, #8]
 800605a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006062:	2b01      	cmp	r3, #1
 8006064:	d101      	bne.n	800606a <HAL_LTDC_ConfigLayer+0x1a>
 8006066:	2302      	movs	r3, #2
 8006068:	e02c      	b.n	80060c4 <HAL_LTDC_ConfigLayer+0x74>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2201      	movs	r2, #1
 800606e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2202      	movs	r2, #2
 8006076:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800607a:	68fa      	ldr	r2, [r7, #12]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2134      	movs	r1, #52	; 0x34
 8006080:	fb01 f303 	mul.w	r3, r1, r3
 8006084:	4413      	add	r3, r2
 8006086:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	4614      	mov	r4, r2
 800608e:	461d      	mov	r5, r3
 8006090:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006092:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006094:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006096:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006098:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800609a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800609c:	682b      	ldr	r3, [r5, #0]
 800609e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80060a0:	687a      	ldr	r2, [r7, #4]
 80060a2:	68b9      	ldr	r1, [r7, #8]
 80060a4:	68f8      	ldr	r0, [r7, #12]
 80060a6:	f000 f83b 	bl	8006120 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	2201      	movs	r2, #1
 80060b0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2201      	movs	r2, #1
 80060b6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80060c2:	2300      	movs	r3, #0
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3710      	adds	r7, #16
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bdb0      	pop	{r4, r5, r7, pc}

080060cc <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d101      	bne.n	80060e2 <HAL_LTDC_EnableDither+0x16>
 80060de:	2302      	movs	r3, #2
 80060e0:	e016      	b.n	8006110 <HAL_LTDC_EnableDither+0x44>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2202      	movs	r2, #2
 80060ee:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80060f2:	4b0a      	ldr	r3, [pc, #40]	; (800611c <HAL_LTDC_EnableDither+0x50>)
 80060f4:	699b      	ldr	r3, [r3, #24]
 80060f6:	4a09      	ldr	r2, [pc, #36]	; (800611c <HAL_LTDC_EnableDither+0x50>)
 80060f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060fc:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2201      	movs	r2, #1
 8006102:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800610e:	2300      	movs	r3, #0
}
 8006110:	4618      	mov	r0, r3
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr
 800611c:	40016800 	.word	0x40016800

08006120 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006120:	b480      	push	{r7}
 8006122:	b089      	sub	sp, #36	; 0x24
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	685a      	ldr	r2, [r3, #4]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68db      	ldr	r3, [r3, #12]
 8006136:	0c1b      	lsrs	r3, r3, #16
 8006138:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800613c:	4413      	add	r3, r2
 800613e:	041b      	lsls	r3, r3, #16
 8006140:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	461a      	mov	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	01db      	lsls	r3, r3, #7
 800614c:	4413      	add	r3, r2
 800614e:	3384      	adds	r3, #132	; 0x84
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	6812      	ldr	r2, [r2, #0]
 8006156:	4611      	mov	r1, r2
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	01d2      	lsls	r2, r2, #7
 800615c:	440a      	add	r2, r1
 800615e:	3284      	adds	r2, #132	; 0x84
 8006160:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006164:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	0c1b      	lsrs	r3, r3, #16
 8006172:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006176:	4413      	add	r3, r2
 8006178:	1c5a      	adds	r2, r3, #1
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4619      	mov	r1, r3
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	01db      	lsls	r3, r3, #7
 8006184:	440b      	add	r3, r1
 8006186:	3384      	adds	r3, #132	; 0x84
 8006188:	4619      	mov	r1, r3
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	4313      	orrs	r3, r2
 800618e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	68da      	ldr	r2, [r3, #12]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800619e:	4413      	add	r3, r2
 80061a0:	041b      	lsls	r3, r3, #16
 80061a2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	461a      	mov	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	01db      	lsls	r3, r3, #7
 80061ae:	4413      	add	r3, r2
 80061b0:	3384      	adds	r3, #132	; 0x84
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	68fa      	ldr	r2, [r7, #12]
 80061b6:	6812      	ldr	r2, [r2, #0]
 80061b8:	4611      	mov	r1, r2
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	01d2      	lsls	r2, r2, #7
 80061be:	440a      	add	r2, r1
 80061c0:	3284      	adds	r2, #132	; 0x84
 80061c2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80061c6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	689a      	ldr	r2, [r3, #8]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68db      	ldr	r3, [r3, #12]
 80061d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061d6:	4413      	add	r3, r2
 80061d8:	1c5a      	adds	r2, r3, #1
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4619      	mov	r1, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	01db      	lsls	r3, r3, #7
 80061e4:	440b      	add	r3, r1
 80061e6:	3384      	adds	r3, #132	; 0x84
 80061e8:	4619      	mov	r1, r3
 80061ea:	69fb      	ldr	r3, [r7, #28]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	461a      	mov	r2, r3
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	01db      	lsls	r3, r3, #7
 80061fa:	4413      	add	r3, r2
 80061fc:	3384      	adds	r3, #132	; 0x84
 80061fe:	691b      	ldr	r3, [r3, #16]
 8006200:	68fa      	ldr	r2, [r7, #12]
 8006202:	6812      	ldr	r2, [r2, #0]
 8006204:	4611      	mov	r1, r2
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	01d2      	lsls	r2, r2, #7
 800620a:	440a      	add	r2, r1
 800620c:	3284      	adds	r2, #132	; 0x84
 800620e:	f023 0307 	bic.w	r3, r3, #7
 8006212:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	461a      	mov	r2, r3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	01db      	lsls	r3, r3, #7
 800621e:	4413      	add	r3, r2
 8006220:	3384      	adds	r3, #132	; 0x84
 8006222:	461a      	mov	r2, r3
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	691b      	ldr	r3, [r3, #16]
 8006228:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006230:	021b      	lsls	r3, r3, #8
 8006232:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800623a:	041b      	lsls	r3, r3, #16
 800623c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	699b      	ldr	r3, [r3, #24]
 8006242:	061b      	lsls	r3, r3, #24
 8006244:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	461a      	mov	r2, r3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	01db      	lsls	r3, r3, #7
 8006250:	4413      	add	r3, r2
 8006252:	3384      	adds	r3, #132	; 0x84
 8006254:	699b      	ldr	r3, [r3, #24]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	461a      	mov	r2, r3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	01db      	lsls	r3, r3, #7
 8006260:	4413      	add	r3, r2
 8006262:	3384      	adds	r3, #132	; 0x84
 8006264:	461a      	mov	r2, r3
 8006266:	2300      	movs	r3, #0
 8006268:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006270:	461a      	mov	r2, r3
 8006272:	69fb      	ldr	r3, [r7, #28]
 8006274:	431a      	orrs	r2, r3
 8006276:	69bb      	ldr	r3, [r7, #24]
 8006278:	431a      	orrs	r2, r3
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4619      	mov	r1, r3
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	01db      	lsls	r3, r3, #7
 8006284:	440b      	add	r3, r1
 8006286:	3384      	adds	r3, #132	; 0x84
 8006288:	4619      	mov	r1, r3
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	4313      	orrs	r3, r2
 800628e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	461a      	mov	r2, r3
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	01db      	lsls	r3, r3, #7
 800629a:	4413      	add	r3, r2
 800629c:	3384      	adds	r3, #132	; 0x84
 800629e:	695b      	ldr	r3, [r3, #20]
 80062a0:	68fa      	ldr	r2, [r7, #12]
 80062a2:	6812      	ldr	r2, [r2, #0]
 80062a4:	4611      	mov	r1, r2
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	01d2      	lsls	r2, r2, #7
 80062aa:	440a      	add	r2, r1
 80062ac:	3284      	adds	r2, #132	; 0x84
 80062ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80062b2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	461a      	mov	r2, r3
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	01db      	lsls	r3, r3, #7
 80062be:	4413      	add	r3, r2
 80062c0:	3384      	adds	r3, #132	; 0x84
 80062c2:	461a      	mov	r2, r3
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	695b      	ldr	r3, [r3, #20]
 80062c8:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	461a      	mov	r2, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	01db      	lsls	r3, r3, #7
 80062d4:	4413      	add	r3, r2
 80062d6:	3384      	adds	r3, #132	; 0x84
 80062d8:	69db      	ldr	r3, [r3, #28]
 80062da:	68fa      	ldr	r2, [r7, #12]
 80062dc:	6812      	ldr	r2, [r2, #0]
 80062de:	4611      	mov	r1, r2
 80062e0:	687a      	ldr	r2, [r7, #4]
 80062e2:	01d2      	lsls	r2, r2, #7
 80062e4:	440a      	add	r2, r1
 80062e6:	3284      	adds	r2, #132	; 0x84
 80062e8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80062ec:	f023 0307 	bic.w	r3, r3, #7
 80062f0:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	69da      	ldr	r2, [r3, #28]
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	6a1b      	ldr	r3, [r3, #32]
 80062fa:	68f9      	ldr	r1, [r7, #12]
 80062fc:	6809      	ldr	r1, [r1, #0]
 80062fe:	4608      	mov	r0, r1
 8006300:	6879      	ldr	r1, [r7, #4]
 8006302:	01c9      	lsls	r1, r1, #7
 8006304:	4401      	add	r1, r0
 8006306:	3184      	adds	r1, #132	; 0x84
 8006308:	4313      	orrs	r3, r2
 800630a:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	461a      	mov	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	01db      	lsls	r3, r3, #7
 8006316:	4413      	add	r3, r2
 8006318:	3384      	adds	r3, #132	; 0x84
 800631a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	461a      	mov	r2, r3
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	01db      	lsls	r3, r3, #7
 8006326:	4413      	add	r3, r2
 8006328:	3384      	adds	r3, #132	; 0x84
 800632a:	461a      	mov	r2, r3
 800632c:	2300      	movs	r3, #0
 800632e:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	461a      	mov	r2, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	01db      	lsls	r3, r3, #7
 800633a:	4413      	add	r3, r2
 800633c:	3384      	adds	r3, #132	; 0x84
 800633e:	461a      	mov	r2, r3
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006344:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	691b      	ldr	r3, [r3, #16]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d102      	bne.n	8006354 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800634e:	2304      	movs	r3, #4
 8006350:	61fb      	str	r3, [r7, #28]
 8006352:	e01b      	b.n	800638c <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	691b      	ldr	r3, [r3, #16]
 8006358:	2b01      	cmp	r3, #1
 800635a:	d102      	bne.n	8006362 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 800635c:	2303      	movs	r3, #3
 800635e:	61fb      	str	r3, [r7, #28]
 8006360:	e014      	b.n	800638c <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	2b04      	cmp	r3, #4
 8006368:	d00b      	beq.n	8006382 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800636e:	2b02      	cmp	r3, #2
 8006370:	d007      	beq.n	8006382 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006376:	2b03      	cmp	r3, #3
 8006378:	d003      	beq.n	8006382 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800637e:	2b07      	cmp	r3, #7
 8006380:	d102      	bne.n	8006388 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8006382:	2302      	movs	r3, #2
 8006384:	61fb      	str	r3, [r7, #28]
 8006386:	e001      	b.n	800638c <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8006388:	2301      	movs	r3, #1
 800638a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	461a      	mov	r2, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	01db      	lsls	r3, r3, #7
 8006396:	4413      	add	r3, r2
 8006398:	3384      	adds	r3, #132	; 0x84
 800639a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800639c:	68fa      	ldr	r2, [r7, #12]
 800639e:	6812      	ldr	r2, [r2, #0]
 80063a0:	4611      	mov	r1, r2
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	01d2      	lsls	r2, r2, #7
 80063a6:	440a      	add	r2, r1
 80063a8:	3284      	adds	r2, #132	; 0x84
 80063aa:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80063ae:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063b4:	69fa      	ldr	r2, [r7, #28]
 80063b6:	fb02 f303 	mul.w	r3, r2, r3
 80063ba:	041a      	lsls	r2, r3, #16
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	6859      	ldr	r1, [r3, #4]
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	1acb      	subs	r3, r1, r3
 80063c6:	69f9      	ldr	r1, [r7, #28]
 80063c8:	fb01 f303 	mul.w	r3, r1, r3
 80063cc:	3303      	adds	r3, #3
 80063ce:	68f9      	ldr	r1, [r7, #12]
 80063d0:	6809      	ldr	r1, [r1, #0]
 80063d2:	4608      	mov	r0, r1
 80063d4:	6879      	ldr	r1, [r7, #4]
 80063d6:	01c9      	lsls	r1, r1, #7
 80063d8:	4401      	add	r1, r0
 80063da:	3184      	adds	r1, #132	; 0x84
 80063dc:	4313      	orrs	r3, r2
 80063de:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	461a      	mov	r2, r3
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	01db      	lsls	r3, r3, #7
 80063ea:	4413      	add	r3, r2
 80063ec:	3384      	adds	r3, #132	; 0x84
 80063ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	6812      	ldr	r2, [r2, #0]
 80063f4:	4611      	mov	r1, r2
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	01d2      	lsls	r2, r2, #7
 80063fa:	440a      	add	r2, r1
 80063fc:	3284      	adds	r2, #132	; 0x84
 80063fe:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006402:	f023 0307 	bic.w	r3, r3, #7
 8006406:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	461a      	mov	r2, r3
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	01db      	lsls	r3, r3, #7
 8006412:	4413      	add	r3, r2
 8006414:	3384      	adds	r3, #132	; 0x84
 8006416:	461a      	mov	r2, r3
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800641c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	461a      	mov	r2, r3
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	01db      	lsls	r3, r3, #7
 8006428:	4413      	add	r3, r2
 800642a:	3384      	adds	r3, #132	; 0x84
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	68fa      	ldr	r2, [r7, #12]
 8006430:	6812      	ldr	r2, [r2, #0]
 8006432:	4611      	mov	r1, r2
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	01d2      	lsls	r2, r2, #7
 8006438:	440a      	add	r2, r1
 800643a:	3284      	adds	r2, #132	; 0x84
 800643c:	f043 0301 	orr.w	r3, r3, #1
 8006440:	6013      	str	r3, [r2, #0]
}
 8006442:	bf00      	nop
 8006444:	3724      	adds	r7, #36	; 0x24
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr
	...

08006450 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b086      	sub	sp, #24
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d101      	bne.n	8006462 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e25e      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f003 0301 	and.w	r3, r3, #1
 800646a:	2b00      	cmp	r3, #0
 800646c:	d075      	beq.n	800655a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800646e:	4b88      	ldr	r3, [pc, #544]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	f003 030c 	and.w	r3, r3, #12
 8006476:	2b04      	cmp	r3, #4
 8006478:	d00c      	beq.n	8006494 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800647a:	4b85      	ldr	r3, [pc, #532]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 800647c:	689b      	ldr	r3, [r3, #8]
 800647e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006482:	2b08      	cmp	r3, #8
 8006484:	d112      	bne.n	80064ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006486:	4b82      	ldr	r3, [pc, #520]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800648e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006492:	d10b      	bne.n	80064ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006494:	4b7e      	ldr	r3, [pc, #504]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800649c:	2b00      	cmp	r3, #0
 800649e:	d05b      	beq.n	8006558 <HAL_RCC_OscConfig+0x108>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d157      	bne.n	8006558 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	e239      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064b4:	d106      	bne.n	80064c4 <HAL_RCC_OscConfig+0x74>
 80064b6:	4b76      	ldr	r3, [pc, #472]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a75      	ldr	r2, [pc, #468]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064c0:	6013      	str	r3, [r2, #0]
 80064c2:	e01d      	b.n	8006500 <HAL_RCC_OscConfig+0xb0>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80064cc:	d10c      	bne.n	80064e8 <HAL_RCC_OscConfig+0x98>
 80064ce:	4b70      	ldr	r3, [pc, #448]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a6f      	ldr	r2, [pc, #444]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80064d8:	6013      	str	r3, [r2, #0]
 80064da:	4b6d      	ldr	r3, [pc, #436]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a6c      	ldr	r2, [pc, #432]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064e4:	6013      	str	r3, [r2, #0]
 80064e6:	e00b      	b.n	8006500 <HAL_RCC_OscConfig+0xb0>
 80064e8:	4b69      	ldr	r3, [pc, #420]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a68      	ldr	r2, [pc, #416]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064f2:	6013      	str	r3, [r2, #0]
 80064f4:	4b66      	ldr	r3, [pc, #408]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a65      	ldr	r2, [pc, #404]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80064fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d013      	beq.n	8006530 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006508:	f7fd fd44 	bl	8003f94 <HAL_GetTick>
 800650c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800650e:	e008      	b.n	8006522 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006510:	f7fd fd40 	bl	8003f94 <HAL_GetTick>
 8006514:	4602      	mov	r2, r0
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	2b64      	cmp	r3, #100	; 0x64
 800651c:	d901      	bls.n	8006522 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800651e:	2303      	movs	r3, #3
 8006520:	e1fe      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006522:	4b5b      	ldr	r3, [pc, #364]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800652a:	2b00      	cmp	r3, #0
 800652c:	d0f0      	beq.n	8006510 <HAL_RCC_OscConfig+0xc0>
 800652e:	e014      	b.n	800655a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006530:	f7fd fd30 	bl	8003f94 <HAL_GetTick>
 8006534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006536:	e008      	b.n	800654a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006538:	f7fd fd2c 	bl	8003f94 <HAL_GetTick>
 800653c:	4602      	mov	r2, r0
 800653e:	693b      	ldr	r3, [r7, #16]
 8006540:	1ad3      	subs	r3, r2, r3
 8006542:	2b64      	cmp	r3, #100	; 0x64
 8006544:	d901      	bls.n	800654a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006546:	2303      	movs	r3, #3
 8006548:	e1ea      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800654a:	4b51      	ldr	r3, [pc, #324]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006552:	2b00      	cmp	r3, #0
 8006554:	d1f0      	bne.n	8006538 <HAL_RCC_OscConfig+0xe8>
 8006556:	e000      	b.n	800655a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006558:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f003 0302 	and.w	r3, r3, #2
 8006562:	2b00      	cmp	r3, #0
 8006564:	d063      	beq.n	800662e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006566:	4b4a      	ldr	r3, [pc, #296]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	f003 030c 	and.w	r3, r3, #12
 800656e:	2b00      	cmp	r3, #0
 8006570:	d00b      	beq.n	800658a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006572:	4b47      	ldr	r3, [pc, #284]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800657a:	2b08      	cmp	r3, #8
 800657c:	d11c      	bne.n	80065b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800657e:	4b44      	ldr	r3, [pc, #272]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006586:	2b00      	cmp	r3, #0
 8006588:	d116      	bne.n	80065b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800658a:	4b41      	ldr	r3, [pc, #260]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f003 0302 	and.w	r3, r3, #2
 8006592:	2b00      	cmp	r3, #0
 8006594:	d005      	beq.n	80065a2 <HAL_RCC_OscConfig+0x152>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	68db      	ldr	r3, [r3, #12]
 800659a:	2b01      	cmp	r3, #1
 800659c:	d001      	beq.n	80065a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e1be      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065a2:	4b3b      	ldr	r3, [pc, #236]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	00db      	lsls	r3, r3, #3
 80065b0:	4937      	ldr	r1, [pc, #220]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80065b2:	4313      	orrs	r3, r2
 80065b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065b6:	e03a      	b.n	800662e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d020      	beq.n	8006602 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065c0:	4b34      	ldr	r3, [pc, #208]	; (8006694 <HAL_RCC_OscConfig+0x244>)
 80065c2:	2201      	movs	r2, #1
 80065c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065c6:	f7fd fce5 	bl	8003f94 <HAL_GetTick>
 80065ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065cc:	e008      	b.n	80065e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80065ce:	f7fd fce1 	bl	8003f94 <HAL_GetTick>
 80065d2:	4602      	mov	r2, r0
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	1ad3      	subs	r3, r2, r3
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d901      	bls.n	80065e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80065dc:	2303      	movs	r3, #3
 80065de:	e19f      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065e0:	4b2b      	ldr	r3, [pc, #172]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f003 0302 	and.w	r3, r3, #2
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d0f0      	beq.n	80065ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065ec:	4b28      	ldr	r3, [pc, #160]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	691b      	ldr	r3, [r3, #16]
 80065f8:	00db      	lsls	r3, r3, #3
 80065fa:	4925      	ldr	r1, [pc, #148]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80065fc:	4313      	orrs	r3, r2
 80065fe:	600b      	str	r3, [r1, #0]
 8006600:	e015      	b.n	800662e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006602:	4b24      	ldr	r3, [pc, #144]	; (8006694 <HAL_RCC_OscConfig+0x244>)
 8006604:	2200      	movs	r2, #0
 8006606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006608:	f7fd fcc4 	bl	8003f94 <HAL_GetTick>
 800660c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800660e:	e008      	b.n	8006622 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006610:	f7fd fcc0 	bl	8003f94 <HAL_GetTick>
 8006614:	4602      	mov	r2, r0
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	1ad3      	subs	r3, r2, r3
 800661a:	2b02      	cmp	r3, #2
 800661c:	d901      	bls.n	8006622 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800661e:	2303      	movs	r3, #3
 8006620:	e17e      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006622:	4b1b      	ldr	r3, [pc, #108]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f003 0302 	and.w	r3, r3, #2
 800662a:	2b00      	cmp	r3, #0
 800662c:	d1f0      	bne.n	8006610 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f003 0308 	and.w	r3, r3, #8
 8006636:	2b00      	cmp	r3, #0
 8006638:	d036      	beq.n	80066a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	695b      	ldr	r3, [r3, #20]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d016      	beq.n	8006670 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006642:	4b15      	ldr	r3, [pc, #84]	; (8006698 <HAL_RCC_OscConfig+0x248>)
 8006644:	2201      	movs	r2, #1
 8006646:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006648:	f7fd fca4 	bl	8003f94 <HAL_GetTick>
 800664c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800664e:	e008      	b.n	8006662 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006650:	f7fd fca0 	bl	8003f94 <HAL_GetTick>
 8006654:	4602      	mov	r2, r0
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	1ad3      	subs	r3, r2, r3
 800665a:	2b02      	cmp	r3, #2
 800665c:	d901      	bls.n	8006662 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800665e:	2303      	movs	r3, #3
 8006660:	e15e      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006662:	4b0b      	ldr	r3, [pc, #44]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006664:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006666:	f003 0302 	and.w	r3, r3, #2
 800666a:	2b00      	cmp	r3, #0
 800666c:	d0f0      	beq.n	8006650 <HAL_RCC_OscConfig+0x200>
 800666e:	e01b      	b.n	80066a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006670:	4b09      	ldr	r3, [pc, #36]	; (8006698 <HAL_RCC_OscConfig+0x248>)
 8006672:	2200      	movs	r2, #0
 8006674:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006676:	f7fd fc8d 	bl	8003f94 <HAL_GetTick>
 800667a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800667c:	e00e      	b.n	800669c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800667e:	f7fd fc89 	bl	8003f94 <HAL_GetTick>
 8006682:	4602      	mov	r2, r0
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	1ad3      	subs	r3, r2, r3
 8006688:	2b02      	cmp	r3, #2
 800668a:	d907      	bls.n	800669c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800668c:	2303      	movs	r3, #3
 800668e:	e147      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
 8006690:	40023800 	.word	0x40023800
 8006694:	42470000 	.word	0x42470000
 8006698:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800669c:	4b88      	ldr	r3, [pc, #544]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 800669e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066a0:	f003 0302 	and.w	r3, r3, #2
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d1ea      	bne.n	800667e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f003 0304 	and.w	r3, r3, #4
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	f000 8097 	beq.w	80067e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066b6:	2300      	movs	r3, #0
 80066b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066ba:	4b81      	ldr	r3, [pc, #516]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80066bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d10f      	bne.n	80066e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066c6:	2300      	movs	r3, #0
 80066c8:	60bb      	str	r3, [r7, #8]
 80066ca:	4b7d      	ldr	r3, [pc, #500]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80066cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ce:	4a7c      	ldr	r2, [pc, #496]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80066d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066d4:	6413      	str	r3, [r2, #64]	; 0x40
 80066d6:	4b7a      	ldr	r3, [pc, #488]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80066d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066de:	60bb      	str	r3, [r7, #8]
 80066e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80066e2:	2301      	movs	r3, #1
 80066e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066e6:	4b77      	ldr	r3, [pc, #476]	; (80068c4 <HAL_RCC_OscConfig+0x474>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d118      	bne.n	8006724 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80066f2:	4b74      	ldr	r3, [pc, #464]	; (80068c4 <HAL_RCC_OscConfig+0x474>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a73      	ldr	r2, [pc, #460]	; (80068c4 <HAL_RCC_OscConfig+0x474>)
 80066f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80066fe:	f7fd fc49 	bl	8003f94 <HAL_GetTick>
 8006702:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006704:	e008      	b.n	8006718 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006706:	f7fd fc45 	bl	8003f94 <HAL_GetTick>
 800670a:	4602      	mov	r2, r0
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	1ad3      	subs	r3, r2, r3
 8006710:	2b02      	cmp	r3, #2
 8006712:	d901      	bls.n	8006718 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006714:	2303      	movs	r3, #3
 8006716:	e103      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006718:	4b6a      	ldr	r3, [pc, #424]	; (80068c4 <HAL_RCC_OscConfig+0x474>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006720:	2b00      	cmp	r3, #0
 8006722:	d0f0      	beq.n	8006706 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	2b01      	cmp	r3, #1
 800672a:	d106      	bne.n	800673a <HAL_RCC_OscConfig+0x2ea>
 800672c:	4b64      	ldr	r3, [pc, #400]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 800672e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006730:	4a63      	ldr	r2, [pc, #396]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006732:	f043 0301 	orr.w	r3, r3, #1
 8006736:	6713      	str	r3, [r2, #112]	; 0x70
 8006738:	e01c      	b.n	8006774 <HAL_RCC_OscConfig+0x324>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	2b05      	cmp	r3, #5
 8006740:	d10c      	bne.n	800675c <HAL_RCC_OscConfig+0x30c>
 8006742:	4b5f      	ldr	r3, [pc, #380]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006746:	4a5e      	ldr	r2, [pc, #376]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006748:	f043 0304 	orr.w	r3, r3, #4
 800674c:	6713      	str	r3, [r2, #112]	; 0x70
 800674e:	4b5c      	ldr	r3, [pc, #368]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006750:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006752:	4a5b      	ldr	r2, [pc, #364]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006754:	f043 0301 	orr.w	r3, r3, #1
 8006758:	6713      	str	r3, [r2, #112]	; 0x70
 800675a:	e00b      	b.n	8006774 <HAL_RCC_OscConfig+0x324>
 800675c:	4b58      	ldr	r3, [pc, #352]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 800675e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006760:	4a57      	ldr	r2, [pc, #348]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006762:	f023 0301 	bic.w	r3, r3, #1
 8006766:	6713      	str	r3, [r2, #112]	; 0x70
 8006768:	4b55      	ldr	r3, [pc, #340]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 800676a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800676c:	4a54      	ldr	r2, [pc, #336]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 800676e:	f023 0304 	bic.w	r3, r3, #4
 8006772:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d015      	beq.n	80067a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800677c:	f7fd fc0a 	bl	8003f94 <HAL_GetTick>
 8006780:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006782:	e00a      	b.n	800679a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006784:	f7fd fc06 	bl	8003f94 <HAL_GetTick>
 8006788:	4602      	mov	r2, r0
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	1ad3      	subs	r3, r2, r3
 800678e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006792:	4293      	cmp	r3, r2
 8006794:	d901      	bls.n	800679a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006796:	2303      	movs	r3, #3
 8006798:	e0c2      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800679a:	4b49      	ldr	r3, [pc, #292]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 800679c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800679e:	f003 0302 	and.w	r3, r3, #2
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d0ee      	beq.n	8006784 <HAL_RCC_OscConfig+0x334>
 80067a6:	e014      	b.n	80067d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067a8:	f7fd fbf4 	bl	8003f94 <HAL_GetTick>
 80067ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067ae:	e00a      	b.n	80067c6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067b0:	f7fd fbf0 	bl	8003f94 <HAL_GetTick>
 80067b4:	4602      	mov	r2, r0
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	1ad3      	subs	r3, r2, r3
 80067ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80067be:	4293      	cmp	r3, r2
 80067c0:	d901      	bls.n	80067c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80067c2:	2303      	movs	r3, #3
 80067c4:	e0ac      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067c6:	4b3e      	ldr	r3, [pc, #248]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80067c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067ca:	f003 0302 	and.w	r3, r3, #2
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d1ee      	bne.n	80067b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80067d2:	7dfb      	ldrb	r3, [r7, #23]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d105      	bne.n	80067e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067d8:	4b39      	ldr	r3, [pc, #228]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80067da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067dc:	4a38      	ldr	r2, [pc, #224]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80067de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80067e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	699b      	ldr	r3, [r3, #24]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	f000 8098 	beq.w	800691e <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80067ee:	4b34      	ldr	r3, [pc, #208]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	f003 030c 	and.w	r3, r3, #12
 80067f6:	2b08      	cmp	r3, #8
 80067f8:	d05c      	beq.n	80068b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	699b      	ldr	r3, [r3, #24]
 80067fe:	2b02      	cmp	r3, #2
 8006800:	d141      	bne.n	8006886 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006802:	4b31      	ldr	r3, [pc, #196]	; (80068c8 <HAL_RCC_OscConfig+0x478>)
 8006804:	2200      	movs	r2, #0
 8006806:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006808:	f7fd fbc4 	bl	8003f94 <HAL_GetTick>
 800680c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800680e:	e008      	b.n	8006822 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006810:	f7fd fbc0 	bl	8003f94 <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	2b02      	cmp	r3, #2
 800681c:	d901      	bls.n	8006822 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800681e:	2303      	movs	r3, #3
 8006820:	e07e      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006822:	4b27      	ldr	r3, [pc, #156]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800682a:	2b00      	cmp	r3, #0
 800682c:	d1f0      	bne.n	8006810 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	69da      	ldr	r2, [r3, #28]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a1b      	ldr	r3, [r3, #32]
 8006836:	431a      	orrs	r2, r3
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800683c:	019b      	lsls	r3, r3, #6
 800683e:	431a      	orrs	r2, r3
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006844:	085b      	lsrs	r3, r3, #1
 8006846:	3b01      	subs	r3, #1
 8006848:	041b      	lsls	r3, r3, #16
 800684a:	431a      	orrs	r2, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006850:	061b      	lsls	r3, r3, #24
 8006852:	491b      	ldr	r1, [pc, #108]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006854:	4313      	orrs	r3, r2
 8006856:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006858:	4b1b      	ldr	r3, [pc, #108]	; (80068c8 <HAL_RCC_OscConfig+0x478>)
 800685a:	2201      	movs	r2, #1
 800685c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800685e:	f7fd fb99 	bl	8003f94 <HAL_GetTick>
 8006862:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006864:	e008      	b.n	8006878 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006866:	f7fd fb95 	bl	8003f94 <HAL_GetTick>
 800686a:	4602      	mov	r2, r0
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	1ad3      	subs	r3, r2, r3
 8006870:	2b02      	cmp	r3, #2
 8006872:	d901      	bls.n	8006878 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006874:	2303      	movs	r3, #3
 8006876:	e053      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006878:	4b11      	ldr	r3, [pc, #68]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006880:	2b00      	cmp	r3, #0
 8006882:	d0f0      	beq.n	8006866 <HAL_RCC_OscConfig+0x416>
 8006884:	e04b      	b.n	800691e <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006886:	4b10      	ldr	r3, [pc, #64]	; (80068c8 <HAL_RCC_OscConfig+0x478>)
 8006888:	2200      	movs	r2, #0
 800688a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800688c:	f7fd fb82 	bl	8003f94 <HAL_GetTick>
 8006890:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006892:	e008      	b.n	80068a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006894:	f7fd fb7e 	bl	8003f94 <HAL_GetTick>
 8006898:	4602      	mov	r2, r0
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	1ad3      	subs	r3, r2, r3
 800689e:	2b02      	cmp	r3, #2
 80068a0:	d901      	bls.n	80068a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e03c      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068a6:	4b06      	ldr	r3, [pc, #24]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1f0      	bne.n	8006894 <HAL_RCC_OscConfig+0x444>
 80068b2:	e034      	b.n	800691e <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	699b      	ldr	r3, [r3, #24]
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d107      	bne.n	80068cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	e02f      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
 80068c0:	40023800 	.word	0x40023800
 80068c4:	40007000 	.word	0x40007000
 80068c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80068cc:	4b16      	ldr	r3, [pc, #88]	; (8006928 <HAL_RCC_OscConfig+0x4d8>)
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	69db      	ldr	r3, [r3, #28]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d11c      	bne.n	800691a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068ea:	429a      	cmp	r2, r3
 80068ec:	d115      	bne.n	800691a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80068ee:	68fa      	ldr	r2, [r7, #12]
 80068f0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80068f4:	4013      	ands	r3, r2
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d10d      	bne.n	800691a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006908:	429a      	cmp	r2, r3
 800690a:	d106      	bne.n	800691a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006916:	429a      	cmp	r2, r3
 8006918:	d001      	beq.n	800691e <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e000      	b.n	8006920 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 800691e:	2300      	movs	r3, #0
}
 8006920:	4618      	mov	r0, r3
 8006922:	3718      	adds	r7, #24
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}
 8006928:	40023800 	.word	0x40023800

0800692c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d101      	bne.n	8006940 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800693c:	2301      	movs	r3, #1
 800693e:	e0cc      	b.n	8006ada <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006940:	4b68      	ldr	r3, [pc, #416]	; (8006ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f003 030f 	and.w	r3, r3, #15
 8006948:	683a      	ldr	r2, [r7, #0]
 800694a:	429a      	cmp	r2, r3
 800694c:	d90c      	bls.n	8006968 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800694e:	4b65      	ldr	r3, [pc, #404]	; (8006ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8006950:	683a      	ldr	r2, [r7, #0]
 8006952:	b2d2      	uxtb	r2, r2
 8006954:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006956:	4b63      	ldr	r3, [pc, #396]	; (8006ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f003 030f 	and.w	r3, r3, #15
 800695e:	683a      	ldr	r2, [r7, #0]
 8006960:	429a      	cmp	r2, r3
 8006962:	d001      	beq.n	8006968 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	e0b8      	b.n	8006ada <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f003 0302 	and.w	r3, r3, #2
 8006970:	2b00      	cmp	r3, #0
 8006972:	d020      	beq.n	80069b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 0304 	and.w	r3, r3, #4
 800697c:	2b00      	cmp	r3, #0
 800697e:	d005      	beq.n	800698c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006980:	4b59      	ldr	r3, [pc, #356]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	4a58      	ldr	r2, [pc, #352]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006986:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800698a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f003 0308 	and.w	r3, r3, #8
 8006994:	2b00      	cmp	r3, #0
 8006996:	d005      	beq.n	80069a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006998:	4b53      	ldr	r3, [pc, #332]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	4a52      	ldr	r2, [pc, #328]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 800699e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80069a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069a4:	4b50      	ldr	r3, [pc, #320]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	494d      	ldr	r1, [pc, #308]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80069b2:	4313      	orrs	r3, r2
 80069b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f003 0301 	and.w	r3, r3, #1
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d044      	beq.n	8006a4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d107      	bne.n	80069da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069ca:	4b47      	ldr	r3, [pc, #284]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d119      	bne.n	8006a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e07f      	b.n	8006ada <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	2b02      	cmp	r3, #2
 80069e0:	d003      	beq.n	80069ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80069e6:	2b03      	cmp	r3, #3
 80069e8:	d107      	bne.n	80069fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069ea:	4b3f      	ldr	r3, [pc, #252]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d109      	bne.n	8006a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069f6:	2301      	movs	r3, #1
 80069f8:	e06f      	b.n	8006ada <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069fa:	4b3b      	ldr	r3, [pc, #236]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 0302 	and.w	r3, r3, #2
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d101      	bne.n	8006a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e067      	b.n	8006ada <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a0a:	4b37      	ldr	r3, [pc, #220]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	f023 0203 	bic.w	r2, r3, #3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	4934      	ldr	r1, [pc, #208]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a1c:	f7fd faba 	bl	8003f94 <HAL_GetTick>
 8006a20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a22:	e00a      	b.n	8006a3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a24:	f7fd fab6 	bl	8003f94 <HAL_GetTick>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	1ad3      	subs	r3, r2, r3
 8006a2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d901      	bls.n	8006a3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a36:	2303      	movs	r3, #3
 8006a38:	e04f      	b.n	8006ada <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a3a:	4b2b      	ldr	r3, [pc, #172]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	f003 020c 	and.w	r2, r3, #12
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	429a      	cmp	r2, r3
 8006a4a:	d1eb      	bne.n	8006a24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a4c:	4b25      	ldr	r3, [pc, #148]	; (8006ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f003 030f 	and.w	r3, r3, #15
 8006a54:	683a      	ldr	r2, [r7, #0]
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d20c      	bcs.n	8006a74 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a5a:	4b22      	ldr	r3, [pc, #136]	; (8006ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8006a5c:	683a      	ldr	r2, [r7, #0]
 8006a5e:	b2d2      	uxtb	r2, r2
 8006a60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a62:	4b20      	ldr	r3, [pc, #128]	; (8006ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 030f 	and.w	r3, r3, #15
 8006a6a:	683a      	ldr	r2, [r7, #0]
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d001      	beq.n	8006a74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e032      	b.n	8006ada <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f003 0304 	and.w	r3, r3, #4
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d008      	beq.n	8006a92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a80:	4b19      	ldr	r3, [pc, #100]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	4916      	ldr	r1, [pc, #88]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0308 	and.w	r3, r3, #8
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d009      	beq.n	8006ab2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a9e:	4b12      	ldr	r3, [pc, #72]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	00db      	lsls	r3, r3, #3
 8006aac:	490e      	ldr	r1, [pc, #56]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006ab2:	f000 f821 	bl	8006af8 <HAL_RCC_GetSysClockFreq>
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	4b0b      	ldr	r3, [pc, #44]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	091b      	lsrs	r3, r3, #4
 8006abe:	f003 030f 	and.w	r3, r3, #15
 8006ac2:	490a      	ldr	r1, [pc, #40]	; (8006aec <HAL_RCC_ClockConfig+0x1c0>)
 8006ac4:	5ccb      	ldrb	r3, [r1, r3]
 8006ac6:	fa22 f303 	lsr.w	r3, r2, r3
 8006aca:	4a09      	ldr	r2, [pc, #36]	; (8006af0 <HAL_RCC_ClockConfig+0x1c4>)
 8006acc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006ace:	4b09      	ldr	r3, [pc, #36]	; (8006af4 <HAL_RCC_ClockConfig+0x1c8>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f7fd fa1a 	bl	8003f0c <HAL_InitTick>

  return HAL_OK;
 8006ad8:	2300      	movs	r3, #0
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3710      	adds	r7, #16
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	40023c00 	.word	0x40023c00
 8006ae8:	40023800 	.word	0x40023800
 8006aec:	08008be8 	.word	0x08008be8
 8006af0:	200000fc 	.word	0x200000fc
 8006af4:	2000018c 	.word	0x2000018c

08006af8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006af8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006afc:	b094      	sub	sp, #80	; 0x50
 8006afe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006b00:	2300      	movs	r3, #0
 8006b02:	647b      	str	r3, [r7, #68]	; 0x44
 8006b04:	2300      	movs	r3, #0
 8006b06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b08:	2300      	movs	r3, #0
 8006b0a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b10:	4b79      	ldr	r3, [pc, #484]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b12:	689b      	ldr	r3, [r3, #8]
 8006b14:	f003 030c 	and.w	r3, r3, #12
 8006b18:	2b08      	cmp	r3, #8
 8006b1a:	d00d      	beq.n	8006b38 <HAL_RCC_GetSysClockFreq+0x40>
 8006b1c:	2b08      	cmp	r3, #8
 8006b1e:	f200 80e1 	bhi.w	8006ce4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d002      	beq.n	8006b2c <HAL_RCC_GetSysClockFreq+0x34>
 8006b26:	2b04      	cmp	r3, #4
 8006b28:	d003      	beq.n	8006b32 <HAL_RCC_GetSysClockFreq+0x3a>
 8006b2a:	e0db      	b.n	8006ce4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006b2c:	4b73      	ldr	r3, [pc, #460]	; (8006cfc <HAL_RCC_GetSysClockFreq+0x204>)
 8006b2e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006b30:	e0db      	b.n	8006cea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006b32:	4b73      	ldr	r3, [pc, #460]	; (8006d00 <HAL_RCC_GetSysClockFreq+0x208>)
 8006b34:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006b36:	e0d8      	b.n	8006cea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b38:	4b6f      	ldr	r3, [pc, #444]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b40:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b42:	4b6d      	ldr	r3, [pc, #436]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d063      	beq.n	8006c16 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b4e:	4b6a      	ldr	r3, [pc, #424]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	099b      	lsrs	r3, r3, #6
 8006b54:	2200      	movs	r2, #0
 8006b56:	63bb      	str	r3, [r7, #56]	; 0x38
 8006b58:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b60:	633b      	str	r3, [r7, #48]	; 0x30
 8006b62:	2300      	movs	r3, #0
 8006b64:	637b      	str	r3, [r7, #52]	; 0x34
 8006b66:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006b6a:	4622      	mov	r2, r4
 8006b6c:	462b      	mov	r3, r5
 8006b6e:	f04f 0000 	mov.w	r0, #0
 8006b72:	f04f 0100 	mov.w	r1, #0
 8006b76:	0159      	lsls	r1, r3, #5
 8006b78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b7c:	0150      	lsls	r0, r2, #5
 8006b7e:	4602      	mov	r2, r0
 8006b80:	460b      	mov	r3, r1
 8006b82:	4621      	mov	r1, r4
 8006b84:	1a51      	subs	r1, r2, r1
 8006b86:	6139      	str	r1, [r7, #16]
 8006b88:	4629      	mov	r1, r5
 8006b8a:	eb63 0301 	sbc.w	r3, r3, r1
 8006b8e:	617b      	str	r3, [r7, #20]
 8006b90:	f04f 0200 	mov.w	r2, #0
 8006b94:	f04f 0300 	mov.w	r3, #0
 8006b98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006b9c:	4659      	mov	r1, fp
 8006b9e:	018b      	lsls	r3, r1, #6
 8006ba0:	4651      	mov	r1, sl
 8006ba2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006ba6:	4651      	mov	r1, sl
 8006ba8:	018a      	lsls	r2, r1, #6
 8006baa:	4651      	mov	r1, sl
 8006bac:	ebb2 0801 	subs.w	r8, r2, r1
 8006bb0:	4659      	mov	r1, fp
 8006bb2:	eb63 0901 	sbc.w	r9, r3, r1
 8006bb6:	f04f 0200 	mov.w	r2, #0
 8006bba:	f04f 0300 	mov.w	r3, #0
 8006bbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006bc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006bc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006bca:	4690      	mov	r8, r2
 8006bcc:	4699      	mov	r9, r3
 8006bce:	4623      	mov	r3, r4
 8006bd0:	eb18 0303 	adds.w	r3, r8, r3
 8006bd4:	60bb      	str	r3, [r7, #8]
 8006bd6:	462b      	mov	r3, r5
 8006bd8:	eb49 0303 	adc.w	r3, r9, r3
 8006bdc:	60fb      	str	r3, [r7, #12]
 8006bde:	f04f 0200 	mov.w	r2, #0
 8006be2:	f04f 0300 	mov.w	r3, #0
 8006be6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006bea:	4629      	mov	r1, r5
 8006bec:	024b      	lsls	r3, r1, #9
 8006bee:	4621      	mov	r1, r4
 8006bf0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006bf4:	4621      	mov	r1, r4
 8006bf6:	024a      	lsls	r2, r1, #9
 8006bf8:	4610      	mov	r0, r2
 8006bfa:	4619      	mov	r1, r3
 8006bfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bfe:	2200      	movs	r2, #0
 8006c00:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c02:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006c04:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006c08:	f7f9 fb42 	bl	8000290 <__aeabi_uldivmod>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	460b      	mov	r3, r1
 8006c10:	4613      	mov	r3, r2
 8006c12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c14:	e058      	b.n	8006cc8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c16:	4b38      	ldr	r3, [pc, #224]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	099b      	lsrs	r3, r3, #6
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	4618      	mov	r0, r3
 8006c20:	4611      	mov	r1, r2
 8006c22:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006c26:	623b      	str	r3, [r7, #32]
 8006c28:	2300      	movs	r3, #0
 8006c2a:	627b      	str	r3, [r7, #36]	; 0x24
 8006c2c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006c30:	4642      	mov	r2, r8
 8006c32:	464b      	mov	r3, r9
 8006c34:	f04f 0000 	mov.w	r0, #0
 8006c38:	f04f 0100 	mov.w	r1, #0
 8006c3c:	0159      	lsls	r1, r3, #5
 8006c3e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c42:	0150      	lsls	r0, r2, #5
 8006c44:	4602      	mov	r2, r0
 8006c46:	460b      	mov	r3, r1
 8006c48:	4641      	mov	r1, r8
 8006c4a:	ebb2 0a01 	subs.w	sl, r2, r1
 8006c4e:	4649      	mov	r1, r9
 8006c50:	eb63 0b01 	sbc.w	fp, r3, r1
 8006c54:	f04f 0200 	mov.w	r2, #0
 8006c58:	f04f 0300 	mov.w	r3, #0
 8006c5c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006c60:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006c64:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006c68:	ebb2 040a 	subs.w	r4, r2, sl
 8006c6c:	eb63 050b 	sbc.w	r5, r3, fp
 8006c70:	f04f 0200 	mov.w	r2, #0
 8006c74:	f04f 0300 	mov.w	r3, #0
 8006c78:	00eb      	lsls	r3, r5, #3
 8006c7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c7e:	00e2      	lsls	r2, r4, #3
 8006c80:	4614      	mov	r4, r2
 8006c82:	461d      	mov	r5, r3
 8006c84:	4643      	mov	r3, r8
 8006c86:	18e3      	adds	r3, r4, r3
 8006c88:	603b      	str	r3, [r7, #0]
 8006c8a:	464b      	mov	r3, r9
 8006c8c:	eb45 0303 	adc.w	r3, r5, r3
 8006c90:	607b      	str	r3, [r7, #4]
 8006c92:	f04f 0200 	mov.w	r2, #0
 8006c96:	f04f 0300 	mov.w	r3, #0
 8006c9a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006c9e:	4629      	mov	r1, r5
 8006ca0:	028b      	lsls	r3, r1, #10
 8006ca2:	4621      	mov	r1, r4
 8006ca4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ca8:	4621      	mov	r1, r4
 8006caa:	028a      	lsls	r2, r1, #10
 8006cac:	4610      	mov	r0, r2
 8006cae:	4619      	mov	r1, r3
 8006cb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	61bb      	str	r3, [r7, #24]
 8006cb6:	61fa      	str	r2, [r7, #28]
 8006cb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006cbc:	f7f9 fae8 	bl	8000290 <__aeabi_uldivmod>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	460b      	mov	r3, r1
 8006cc4:	4613      	mov	r3, r2
 8006cc6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006cc8:	4b0b      	ldr	r3, [pc, #44]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	0c1b      	lsrs	r3, r3, #16
 8006cce:	f003 0303 	and.w	r3, r3, #3
 8006cd2:	3301      	adds	r3, #1
 8006cd4:	005b      	lsls	r3, r3, #1
 8006cd6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006cd8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006cda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ce0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006ce2:	e002      	b.n	8006cea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ce4:	4b05      	ldr	r3, [pc, #20]	; (8006cfc <HAL_RCC_GetSysClockFreq+0x204>)
 8006ce6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006ce8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006cea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3750      	adds	r7, #80	; 0x50
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006cf6:	bf00      	nop
 8006cf8:	40023800 	.word	0x40023800
 8006cfc:	00f42400 	.word	0x00f42400
 8006d00:	007a1200 	.word	0x007a1200

08006d04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d04:	b480      	push	{r7}
 8006d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d08:	4b03      	ldr	r3, [pc, #12]	; (8006d18 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr
 8006d16:	bf00      	nop
 8006d18:	200000fc 	.word	0x200000fc

08006d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006d20:	f7ff fff0 	bl	8006d04 <HAL_RCC_GetHCLKFreq>
 8006d24:	4602      	mov	r2, r0
 8006d26:	4b05      	ldr	r3, [pc, #20]	; (8006d3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	0a9b      	lsrs	r3, r3, #10
 8006d2c:	f003 0307 	and.w	r3, r3, #7
 8006d30:	4903      	ldr	r1, [pc, #12]	; (8006d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d32:	5ccb      	ldrb	r3, [r1, r3]
 8006d34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	40023800 	.word	0x40023800
 8006d40:	08008bf8 	.word	0x08008bf8

08006d44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b086      	sub	sp, #24
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006d50:	2300      	movs	r3, #0
 8006d52:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f003 0301 	and.w	r3, r3, #1
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d10b      	bne.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d105      	bne.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d075      	beq.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006d78:	4b91      	ldr	r3, [pc, #580]	; (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d7e:	f7fd f909 	bl	8003f94 <HAL_GetTick>
 8006d82:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d84:	e008      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006d86:	f7fd f905 	bl	8003f94 <HAL_GetTick>
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	1ad3      	subs	r3, r2, r3
 8006d90:	2b02      	cmp	r3, #2
 8006d92:	d901      	bls.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d94:	2303      	movs	r3, #3
 8006d96:	e189      	b.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d98:	4b8a      	ldr	r3, [pc, #552]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d1f0      	bne.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f003 0301 	and.w	r3, r3, #1
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d009      	beq.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	019a      	lsls	r2, r3, #6
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	071b      	lsls	r3, r3, #28
 8006dbc:	4981      	ldr	r1, [pc, #516]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f003 0302 	and.w	r3, r3, #2
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d01f      	beq.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006dd0:	4b7c      	ldr	r3, [pc, #496]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006dd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006dd6:	0f1b      	lsrs	r3, r3, #28
 8006dd8:	f003 0307 	and.w	r3, r3, #7
 8006ddc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	019a      	lsls	r2, r3, #6
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	68db      	ldr	r3, [r3, #12]
 8006de8:	061b      	lsls	r3, r3, #24
 8006dea:	431a      	orrs	r2, r3
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	071b      	lsls	r3, r3, #28
 8006df0:	4974      	ldr	r1, [pc, #464]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006df2:	4313      	orrs	r3, r2
 8006df4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006df8:	4b72      	ldr	r3, [pc, #456]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006dfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006dfe:	f023 021f 	bic.w	r2, r3, #31
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	69db      	ldr	r3, [r3, #28]
 8006e06:	3b01      	subs	r3, #1
 8006e08:	496e      	ldr	r1, [pc, #440]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d00d      	beq.n	8006e38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	019a      	lsls	r2, r3, #6
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	68db      	ldr	r3, [r3, #12]
 8006e26:	061b      	lsls	r3, r3, #24
 8006e28:	431a      	orrs	r2, r3
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	071b      	lsls	r3, r3, #28
 8006e30:	4964      	ldr	r1, [pc, #400]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e32:	4313      	orrs	r3, r2
 8006e34:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006e38:	4b61      	ldr	r3, [pc, #388]	; (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e3e:	f7fd f8a9 	bl	8003f94 <HAL_GetTick>
 8006e42:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e44:	e008      	b.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006e46:	f7fd f8a5 	bl	8003f94 <HAL_GetTick>
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	1ad3      	subs	r3, r2, r3
 8006e50:	2b02      	cmp	r3, #2
 8006e52:	d901      	bls.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e54:	2303      	movs	r3, #3
 8006e56:	e129      	b.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e58:	4b5a      	ldr	r3, [pc, #360]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d0f0      	beq.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f003 0304 	and.w	r3, r3, #4
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d105      	bne.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d079      	beq.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006e7c:	4b52      	ldr	r3, [pc, #328]	; (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006e7e:	2200      	movs	r2, #0
 8006e80:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e82:	f7fd f887 	bl	8003f94 <HAL_GetTick>
 8006e86:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006e88:	e008      	b.n	8006e9c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006e8a:	f7fd f883 	bl	8003f94 <HAL_GetTick>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	1ad3      	subs	r3, r2, r3
 8006e94:	2b02      	cmp	r3, #2
 8006e96:	d901      	bls.n	8006e9c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e98:	2303      	movs	r3, #3
 8006e9a:	e107      	b.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006e9c:	4b49      	ldr	r3, [pc, #292]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006ea4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006ea8:	d0ef      	beq.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f003 0304 	and.w	r3, r3, #4
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d020      	beq.n	8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006eb6:	4b43      	ldr	r3, [pc, #268]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ebc:	0f1b      	lsrs	r3, r3, #28
 8006ebe:	f003 0307 	and.w	r3, r3, #7
 8006ec2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	691b      	ldr	r3, [r3, #16]
 8006ec8:	019a      	lsls	r2, r3, #6
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	695b      	ldr	r3, [r3, #20]
 8006ece:	061b      	lsls	r3, r3, #24
 8006ed0:	431a      	orrs	r2, r3
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	071b      	lsls	r3, r3, #28
 8006ed6:	493b      	ldr	r1, [pc, #236]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006ede:	4b39      	ldr	r3, [pc, #228]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ee0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ee4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6a1b      	ldr	r3, [r3, #32]
 8006eec:	3b01      	subs	r3, #1
 8006eee:	021b      	lsls	r3, r3, #8
 8006ef0:	4934      	ldr	r1, [pc, #208]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f003 0308 	and.w	r3, r3, #8
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d01e      	beq.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006f04:	4b2f      	ldr	r3, [pc, #188]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f0a:	0e1b      	lsrs	r3, r3, #24
 8006f0c:	f003 030f 	and.w	r3, r3, #15
 8006f10:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	691b      	ldr	r3, [r3, #16]
 8006f16:	019a      	lsls	r2, r3, #6
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	061b      	lsls	r3, r3, #24
 8006f1c:	431a      	orrs	r2, r3
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	699b      	ldr	r3, [r3, #24]
 8006f22:	071b      	lsls	r3, r3, #28
 8006f24:	4927      	ldr	r1, [pc, #156]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f26:	4313      	orrs	r3, r2
 8006f28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006f2c:	4b25      	ldr	r3, [pc, #148]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f32:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f3a:	4922      	ldr	r1, [pc, #136]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006f42:	4b21      	ldr	r3, [pc, #132]	; (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006f44:	2201      	movs	r2, #1
 8006f46:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f48:	f7fd f824 	bl	8003f94 <HAL_GetTick>
 8006f4c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006f4e:	e008      	b.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006f50:	f7fd f820 	bl	8003f94 <HAL_GetTick>
 8006f54:	4602      	mov	r2, r0
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	1ad3      	subs	r3, r2, r3
 8006f5a:	2b02      	cmp	r3, #2
 8006f5c:	d901      	bls.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f5e:	2303      	movs	r3, #3
 8006f60:	e0a4      	b.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006f62:	4b18      	ldr	r3, [pc, #96]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f6e:	d1ef      	bne.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f003 0320 	and.w	r3, r3, #32
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	f000 808b 	beq.w	8007094 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006f7e:	2300      	movs	r3, #0
 8006f80:	60fb      	str	r3, [r7, #12]
 8006f82:	4b10      	ldr	r3, [pc, #64]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f86:	4a0f      	ldr	r2, [pc, #60]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f8c:	6413      	str	r3, [r2, #64]	; 0x40
 8006f8e:	4b0d      	ldr	r3, [pc, #52]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f96:	60fb      	str	r3, [r7, #12]
 8006f98:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006f9a:	4b0c      	ldr	r3, [pc, #48]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a0b      	ldr	r2, [pc, #44]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006fa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fa4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006fa6:	f7fc fff5 	bl	8003f94 <HAL_GetTick>
 8006faa:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006fac:	e010      	b.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006fae:	f7fc fff1 	bl	8003f94 <HAL_GetTick>
 8006fb2:	4602      	mov	r2, r0
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	1ad3      	subs	r3, r2, r3
 8006fb8:	2b02      	cmp	r3, #2
 8006fba:	d909      	bls.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006fbc:	2303      	movs	r3, #3
 8006fbe:	e075      	b.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006fc0:	42470068 	.word	0x42470068
 8006fc4:	40023800 	.word	0x40023800
 8006fc8:	42470070 	.word	0x42470070
 8006fcc:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006fd0:	4b38      	ldr	r3, [pc, #224]	; (80070b4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d0e8      	beq.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006fdc:	4b36      	ldr	r3, [pc, #216]	; (80070b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fe0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fe4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d02f      	beq.n	800704c <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ff0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ff4:	693a      	ldr	r2, [r7, #16]
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	d028      	beq.n	800704c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006ffa:	4b2f      	ldr	r3, [pc, #188]	; (80070b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ffe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007002:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007004:	4b2d      	ldr	r3, [pc, #180]	; (80070bc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007006:	2201      	movs	r2, #1
 8007008:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800700a:	4b2c      	ldr	r3, [pc, #176]	; (80070bc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800700c:	2200      	movs	r2, #0
 800700e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007010:	4a29      	ldr	r2, [pc, #164]	; (80070b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007012:	693b      	ldr	r3, [r7, #16]
 8007014:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007016:	4b28      	ldr	r3, [pc, #160]	; (80070b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800701a:	f003 0301 	and.w	r3, r3, #1
 800701e:	2b01      	cmp	r3, #1
 8007020:	d114      	bne.n	800704c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007022:	f7fc ffb7 	bl	8003f94 <HAL_GetTick>
 8007026:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007028:	e00a      	b.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800702a:	f7fc ffb3 	bl	8003f94 <HAL_GetTick>
 800702e:	4602      	mov	r2, r0
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	1ad3      	subs	r3, r2, r3
 8007034:	f241 3288 	movw	r2, #5000	; 0x1388
 8007038:	4293      	cmp	r3, r2
 800703a:	d901      	bls.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800703c:	2303      	movs	r3, #3
 800703e:	e035      	b.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007040:	4b1d      	ldr	r3, [pc, #116]	; (80070b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007044:	f003 0302 	and.w	r3, r3, #2
 8007048:	2b00      	cmp	r3, #0
 800704a:	d0ee      	beq.n	800702a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007050:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007054:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007058:	d10d      	bne.n	8007076 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800705a:	4b17      	ldr	r3, [pc, #92]	; (80070b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007066:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800706a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800706e:	4912      	ldr	r1, [pc, #72]	; (80070b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007070:	4313      	orrs	r3, r2
 8007072:	608b      	str	r3, [r1, #8]
 8007074:	e005      	b.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8007076:	4b10      	ldr	r3, [pc, #64]	; (80070b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007078:	689b      	ldr	r3, [r3, #8]
 800707a:	4a0f      	ldr	r2, [pc, #60]	; (80070b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800707c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007080:	6093      	str	r3, [r2, #8]
 8007082:	4b0d      	ldr	r3, [pc, #52]	; (80070b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007084:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800708a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800708e:	490a      	ldr	r1, [pc, #40]	; (80070b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007090:	4313      	orrs	r3, r2
 8007092:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f003 0310 	and.w	r3, r3, #16
 800709c:	2b00      	cmp	r3, #0
 800709e:	d004      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80070a6:	4b06      	ldr	r3, [pc, #24]	; (80070c0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80070a8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80070aa:	2300      	movs	r3, #0
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3718      	adds	r7, #24
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}
 80070b4:	40007000 	.word	0x40007000
 80070b8:	40023800 	.word	0x40023800
 80070bc:	42470e40 	.word	0x42470e40
 80070c0:	424711e0 	.word	0x424711e0

080070c4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b082      	sub	sp, #8
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
 80070cc:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d101      	bne.n	80070d8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80070d4:	2301      	movs	r3, #1
 80070d6:	e025      	b.n	8007124 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d106      	bne.n	80070f2 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f000 f81d 	bl	800712c <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2202      	movs	r2, #2
 80070f6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	3304      	adds	r3, #4
 8007102:	4619      	mov	r1, r3
 8007104:	4610      	mov	r0, r2
 8007106:	f000 ff0f 	bl	8007f28 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6818      	ldr	r0, [r3, #0]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	461a      	mov	r2, r3
 8007114:	6839      	ldr	r1, [r7, #0]
 8007116:	f000 ff7a 	bl	800800e <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2201      	movs	r2, #1
 800711e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8007122:	2300      	movs	r3, #0
}
 8007124:	4618      	mov	r0, r3
 8007126:	3708      	adds	r7, #8
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}

0800712c <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 800712c:	b480      	push	{r7}
 800712e:	b083      	sub	sp, #12
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsdram);
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 8007134:	bf00      	nop
 8007136:	370c      	adds	r7, #12
 8007138:	46bd      	mov	sp, r7
 800713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713e:	4770      	bx	lr

08007140 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b084      	sub	sp, #16
 8007144:	af00      	add	r7, sp, #0
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	60b9      	str	r1, [r7, #8]
 800714a:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007152:	b2db      	uxtb	r3, r3
 8007154:	2b02      	cmp	r3, #2
 8007156:	d101      	bne.n	800715c <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8007158:	2302      	movs	r3, #2
 800715a:	e018      	b.n	800718e <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2202      	movs	r2, #2
 8007160:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	687a      	ldr	r2, [r7, #4]
 800716a:	68b9      	ldr	r1, [r7, #8]
 800716c:	4618      	mov	r0, r3
 800716e:	f000 ffcd 	bl	800810c <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	2b02      	cmp	r3, #2
 8007178:	d104      	bne.n	8007184 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2205      	movs	r2, #5
 800717e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8007182:	e003      	b.n	800718c <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 800718c:	2300      	movs	r3, #0
}
 800718e:	4618      	mov	r0, r3
 8007190:	3710      	adds	r7, #16
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}

08007196 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8007196:	b580      	push	{r7, lr}
 8007198:	b082      	sub	sp, #8
 800719a:	af00      	add	r7, sp, #0
 800719c:	6078      	str	r0, [r7, #4]
 800719e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80071a6:	b2db      	uxtb	r3, r3
 80071a8:	2b02      	cmp	r3, #2
 80071aa:	d101      	bne.n	80071b0 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80071ac:	2302      	movs	r3, #2
 80071ae:	e00e      	b.n	80071ce <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2202      	movs	r2, #2
 80071b4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	6839      	ldr	r1, [r7, #0]
 80071be:	4618      	mov	r0, r3
 80071c0:	f000 ffe0 	bl	8008184 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 80071cc:	2300      	movs	r3, #0
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	3708      	adds	r7, #8
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bd80      	pop	{r7, pc}

080071d6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80071d6:	b580      	push	{r7, lr}
 80071d8:	b082      	sub	sp, #8
 80071da:	af00      	add	r7, sp, #0
 80071dc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d101      	bne.n	80071e8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	e05d      	b.n	80072a4 <HAL_SPI_Init+0xce>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80071ee:	b2db      	uxtb	r3, r3
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d106      	bne.n	8007202 <HAL_SPI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2200      	movs	r2, #0
 80071f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f000 f87d 	bl	80072fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2202      	movs	r2, #2
 8007206:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	681a      	ldr	r2, [r3, #0]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007218:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	685a      	ldr	r2, [r3, #4]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	431a      	orrs	r2, r3
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	431a      	orrs	r2, r3
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	691b      	ldr	r3, [r3, #16]
 800722e:	431a      	orrs	r2, r3
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	695b      	ldr	r3, [r3, #20]
 8007234:	431a      	orrs	r2, r3
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	699b      	ldr	r3, [r3, #24]
 800723a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800723e:	431a      	orrs	r2, r3
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	69db      	ldr	r3, [r3, #28]
 8007244:	431a      	orrs	r2, r3
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6a1b      	ldr	r3, [r3, #32]
 800724a:	ea42 0103 	orr.w	r1, r2, r3
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	430a      	orrs	r2, r1
 8007258:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	699b      	ldr	r3, [r3, #24]
 800725e:	0c1b      	lsrs	r3, r3, #16
 8007260:	f003 0104 	and.w	r1, r3, #4
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	430a      	orrs	r2, r1
 800726e:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007274:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007278:	d104      	bne.n	8007284 <HAL_SPI_Init+0xae>
  {
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	687a      	ldr	r2, [r7, #4]
 8007280:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007282:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	69da      	ldr	r2, [r3, #28]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007292:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2201      	movs	r2, #1
 800729e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80072a2:	2300      	movs	r3, #0
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3708      	adds	r7, #8
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b082      	sub	sp, #8
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d101      	bne.n	80072be <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	e01a      	b.n	80072f4 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2202      	movs	r2, #2
 80072c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072d4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 f81a 	bl	8007310 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2200      	movs	r2, #0
 80072e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2200      	movs	r2, #0
 80072e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2200      	movs	r2, #0
 80072ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80072f2:	2300      	movs	r3, #0
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3708      	adds	r7, #8
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}

080072fc <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b083      	sub	sp, #12
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8007304:	bf00      	nop
 8007306:	370c      	adds	r7, #12
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8007318:	bf00      	nop
 800731a:	370c      	adds	r7, #12
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b088      	sub	sp, #32
 8007328:	af00      	add	r7, sp, #0
 800732a:	60f8      	str	r0, [r7, #12]
 800732c:	60b9      	str	r1, [r7, #8]
 800732e:	603b      	str	r3, [r7, #0]
 8007330:	4613      	mov	r3, r2
 8007332:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007334:	2300      	movs	r3, #0
 8007336:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800733e:	2b01      	cmp	r3, #1
 8007340:	d101      	bne.n	8007346 <HAL_SPI_Transmit+0x22>
 8007342:	2302      	movs	r3, #2
 8007344:	e140      	b.n	80075c8 <HAL_SPI_Transmit+0x2a4>
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2201      	movs	r2, #1
 800734a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800734e:	f7fc fe21 	bl	8003f94 <HAL_GetTick>
 8007352:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007354:	88fb      	ldrh	r3, [r7, #6]
 8007356:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800735e:	b2db      	uxtb	r3, r3
 8007360:	2b01      	cmp	r3, #1
 8007362:	d002      	beq.n	800736a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007364:	2302      	movs	r3, #2
 8007366:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007368:	e125      	b.n	80075b6 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d002      	beq.n	8007376 <HAL_SPI_Transmit+0x52>
 8007370:	88fb      	ldrh	r3, [r7, #6]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d102      	bne.n	800737c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	77fb      	strb	r3, [r7, #31]
    goto error;
 800737a:	e11c      	b.n	80075b6 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2203      	movs	r2, #3
 8007380:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2200      	movs	r2, #0
 8007388:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	68ba      	ldr	r2, [r7, #8]
 800738e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	88fa      	ldrh	r2, [r7, #6]
 8007394:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	88fa      	ldrh	r2, [r7, #6]
 800739a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2200      	movs	r2, #0
 80073a0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2200      	movs	r2, #0
 80073a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2200      	movs	r2, #0
 80073ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2200      	movs	r2, #0
 80073b2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2200      	movs	r2, #0
 80073b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073c2:	d107      	bne.n	80073d4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80073d2:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073dc:	d10f      	bne.n	80073fe <HAL_SPI_Transmit+0xda>
  {
    SPI_RESET_CRC(hspi);
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	681a      	ldr	r2, [r3, #0]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80073ec:	601a      	str	r2, [r3, #0]
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80073fc:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007408:	2b40      	cmp	r3, #64	; 0x40
 800740a:	d007      	beq.n	800741c <HAL_SPI_Transmit+0xf8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800741a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	68db      	ldr	r3, [r3, #12]
 8007420:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007424:	d14b      	bne.n	80074be <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d002      	beq.n	8007434 <HAL_SPI_Transmit+0x110>
 800742e:	8afb      	ldrh	r3, [r7, #22]
 8007430:	2b01      	cmp	r3, #1
 8007432:	d13e      	bne.n	80074b2 <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007438:	881a      	ldrh	r2, [r3, #0]
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007444:	1c9a      	adds	r2, r3, #2
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800744e:	b29b      	uxth	r3, r3
 8007450:	3b01      	subs	r3, #1
 8007452:	b29a      	uxth	r2, r3
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007458:	e02b      	b.n	80074b2 <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	689b      	ldr	r3, [r3, #8]
 8007460:	f003 0302 	and.w	r3, r3, #2
 8007464:	2b02      	cmp	r3, #2
 8007466:	d112      	bne.n	800748e <HAL_SPI_Transmit+0x16a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800746c:	881a      	ldrh	r2, [r3, #0]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007478:	1c9a      	adds	r2, r3, #2
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007482:	b29b      	uxth	r3, r3
 8007484:	3b01      	subs	r3, #1
 8007486:	b29a      	uxth	r2, r3
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	86da      	strh	r2, [r3, #54]	; 0x36
 800748c:	e011      	b.n	80074b2 <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800748e:	f7fc fd81 	bl	8003f94 <HAL_GetTick>
 8007492:	4602      	mov	r2, r0
 8007494:	69bb      	ldr	r3, [r7, #24]
 8007496:	1ad3      	subs	r3, r2, r3
 8007498:	683a      	ldr	r2, [r7, #0]
 800749a:	429a      	cmp	r2, r3
 800749c:	d803      	bhi.n	80074a6 <HAL_SPI_Transmit+0x182>
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074a4:	d102      	bne.n	80074ac <HAL_SPI_Transmit+0x188>
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d102      	bne.n	80074b2 <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 80074ac:	2303      	movs	r3, #3
 80074ae:	77fb      	strb	r3, [r7, #31]
          goto error;
 80074b0:	e081      	b.n	80075b6 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074b6:	b29b      	uxth	r3, r3
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1ce      	bne.n	800745a <HAL_SPI_Transmit+0x136>
 80074bc:	e04c      	b.n	8007558 <HAL_SPI_Transmit+0x234>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d002      	beq.n	80074cc <HAL_SPI_Transmit+0x1a8>
 80074c6:	8afb      	ldrh	r3, [r7, #22]
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d140      	bne.n	800754e <HAL_SPI_Transmit+0x22a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	330c      	adds	r3, #12
 80074d6:	7812      	ldrb	r2, [r2, #0]
 80074d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074de:	1c5a      	adds	r2, r3, #1
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	3b01      	subs	r3, #1
 80074ec:	b29a      	uxth	r2, r3
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80074f2:	e02c      	b.n	800754e <HAL_SPI_Transmit+0x22a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	689b      	ldr	r3, [r3, #8]
 80074fa:	f003 0302 	and.w	r3, r3, #2
 80074fe:	2b02      	cmp	r3, #2
 8007500:	d113      	bne.n	800752a <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	330c      	adds	r3, #12
 800750c:	7812      	ldrb	r2, [r2, #0]
 800750e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007514:	1c5a      	adds	r2, r3, #1
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800751e:	b29b      	uxth	r3, r3
 8007520:	3b01      	subs	r3, #1
 8007522:	b29a      	uxth	r2, r3
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	86da      	strh	r2, [r3, #54]	; 0x36
 8007528:	e011      	b.n	800754e <HAL_SPI_Transmit+0x22a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800752a:	f7fc fd33 	bl	8003f94 <HAL_GetTick>
 800752e:	4602      	mov	r2, r0
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	1ad3      	subs	r3, r2, r3
 8007534:	683a      	ldr	r2, [r7, #0]
 8007536:	429a      	cmp	r2, r3
 8007538:	d803      	bhi.n	8007542 <HAL_SPI_Transmit+0x21e>
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007540:	d102      	bne.n	8007548 <HAL_SPI_Transmit+0x224>
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d102      	bne.n	800754e <HAL_SPI_Transmit+0x22a>
        {
          errorcode = HAL_TIMEOUT;
 8007548:	2303      	movs	r3, #3
 800754a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800754c:	e033      	b.n	80075b6 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007552:	b29b      	uxth	r3, r3
 8007554:	2b00      	cmp	r3, #0
 8007556:	d1cd      	bne.n	80074f4 <HAL_SPI_Transmit+0x1d0>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800755c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007560:	d107      	bne.n	8007572 <HAL_SPI_Transmit+0x24e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	681a      	ldr	r2, [r3, #0]
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007570:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007572:	69ba      	ldr	r2, [r7, #24]
 8007574:	6839      	ldr	r1, [r7, #0]
 8007576:	68f8      	ldr	r0, [r7, #12]
 8007578:	f000 fc94 	bl	8007ea4 <SPI_EndRxTxTransaction>
 800757c:	4603      	mov	r3, r0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d002      	beq.n	8007588 <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2220      	movs	r2, #32
 8007586:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d10a      	bne.n	80075a6 <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007590:	2300      	movs	r3, #0
 8007592:	613b      	str	r3, [r7, #16]
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	613b      	str	r3, [r7, #16]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	689b      	ldr	r3, [r3, #8]
 80075a2:	613b      	str	r3, [r7, #16]
 80075a4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d002      	beq.n	80075b4 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 80075ae:	2301      	movs	r3, #1
 80075b0:	77fb      	strb	r3, [r7, #31]
 80075b2:	e000      	b.n	80075b6 <HAL_SPI_Transmit+0x292>
  }

error:
 80075b4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2201      	movs	r2, #1
 80075ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2200      	movs	r2, #0
 80075c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80075c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3720      	adds	r7, #32
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bd80      	pop	{r7, pc}

080075d0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b088      	sub	sp, #32
 80075d4:	af02      	add	r7, sp, #8
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	60b9      	str	r1, [r7, #8]
 80075da:	603b      	str	r3, [r7, #0]
 80075dc:	4613      	mov	r3, r2
 80075de:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80075e0:	2300      	movs	r3, #0
 80075e2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80075ec:	d112      	bne.n	8007614 <HAL_SPI_Receive+0x44>
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d10e      	bne.n	8007614 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2204      	movs	r2, #4
 80075fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80075fe:	88fa      	ldrh	r2, [r7, #6]
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	9300      	str	r3, [sp, #0]
 8007604:	4613      	mov	r3, r2
 8007606:	68ba      	ldr	r2, [r7, #8]
 8007608:	68b9      	ldr	r1, [r7, #8]
 800760a:	68f8      	ldr	r0, [r7, #12]
 800760c:	f000 f95f 	bl	80078ce <HAL_SPI_TransmitReceive>
 8007610:	4603      	mov	r3, r0
 8007612:	e158      	b.n	80078c6 <HAL_SPI_Receive+0x2f6>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800761a:	2b01      	cmp	r3, #1
 800761c:	d101      	bne.n	8007622 <HAL_SPI_Receive+0x52>
 800761e:	2302      	movs	r3, #2
 8007620:	e151      	b.n	80078c6 <HAL_SPI_Receive+0x2f6>
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2201      	movs	r2, #1
 8007626:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800762a:	f7fc fcb3 	bl	8003f94 <HAL_GetTick>
 800762e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007636:	b2db      	uxtb	r3, r3
 8007638:	2b01      	cmp	r3, #1
 800763a:	d002      	beq.n	8007642 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800763c:	2302      	movs	r3, #2
 800763e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007640:	e138      	b.n	80078b4 <HAL_SPI_Receive+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d002      	beq.n	800764e <HAL_SPI_Receive+0x7e>
 8007648:	88fb      	ldrh	r3, [r7, #6]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d102      	bne.n	8007654 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007652:	e12f      	b.n	80078b4 <HAL_SPI_Receive+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2204      	movs	r2, #4
 8007658:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2200      	movs	r2, #0
 8007660:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	68ba      	ldr	r2, [r7, #8]
 8007666:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	88fa      	ldrh	r2, [r7, #6]
 800766c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	88fa      	ldrh	r2, [r7, #6]
 8007672:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2200      	movs	r2, #0
 8007678:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2200      	movs	r2, #0
 800767e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2200      	movs	r2, #0
 8007684:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2200      	movs	r2, #0
 800768a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2200      	movs	r2, #0
 8007690:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007696:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800769a:	d116      	bne.n	80076ca <HAL_SPI_Receive+0xfa>
  {
    SPI_RESET_CRC(hspi);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80076aa:	601a      	str	r2, [r3, #0]
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	681a      	ldr	r2, [r3, #0]
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80076ba:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	3b01      	subs	r3, #1
 80076c4:	b29a      	uxth	r2, r3
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076d2:	d107      	bne.n	80076e4 <HAL_SPI_Receive+0x114>
  {
    SPI_1LINE_RX(hspi);
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	681a      	ldr	r2, [r3, #0]
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80076e2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076ee:	2b40      	cmp	r3, #64	; 0x40
 80076f0:	d007      	beq.n	8007702 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	681a      	ldr	r2, [r3, #0]
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007700:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d162      	bne.n	80077d0 <HAL_SPI_Receive+0x200>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800770a:	e02e      	b.n	800776a <HAL_SPI_Receive+0x19a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	f003 0301 	and.w	r3, r3, #1
 8007716:	2b01      	cmp	r3, #1
 8007718:	d115      	bne.n	8007746 <HAL_SPI_Receive+0x176>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f103 020c 	add.w	r2, r3, #12
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007726:	7812      	ldrb	r2, [r2, #0]
 8007728:	b2d2      	uxtb	r2, r2
 800772a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007730:	1c5a      	adds	r2, r3, #1
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800773a:	b29b      	uxth	r3, r3
 800773c:	3b01      	subs	r3, #1
 800773e:	b29a      	uxth	r2, r3
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007744:	e011      	b.n	800776a <HAL_SPI_Receive+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007746:	f7fc fc25 	bl	8003f94 <HAL_GetTick>
 800774a:	4602      	mov	r2, r0
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	1ad3      	subs	r3, r2, r3
 8007750:	683a      	ldr	r2, [r7, #0]
 8007752:	429a      	cmp	r2, r3
 8007754:	d803      	bhi.n	800775e <HAL_SPI_Receive+0x18e>
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800775c:	d102      	bne.n	8007764 <HAL_SPI_Receive+0x194>
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d102      	bne.n	800776a <HAL_SPI_Receive+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 8007764:	2303      	movs	r3, #3
 8007766:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007768:	e0a4      	b.n	80078b4 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800776e:	b29b      	uxth	r3, r3
 8007770:	2b00      	cmp	r3, #0
 8007772:	d1cb      	bne.n	800770c <HAL_SPI_Receive+0x13c>
 8007774:	e031      	b.n	80077da <HAL_SPI_Receive+0x20a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	f003 0301 	and.w	r3, r3, #1
 8007780:	2b01      	cmp	r3, #1
 8007782:	d113      	bne.n	80077ac <HAL_SPI_Receive+0x1dc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	68da      	ldr	r2, [r3, #12]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800778e:	b292      	uxth	r2, r2
 8007790:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007796:	1c9a      	adds	r2, r3, #2
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	3b01      	subs	r3, #1
 80077a4:	b29a      	uxth	r2, r3
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80077aa:	e011      	b.n	80077d0 <HAL_SPI_Receive+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80077ac:	f7fc fbf2 	bl	8003f94 <HAL_GetTick>
 80077b0:	4602      	mov	r2, r0
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	1ad3      	subs	r3, r2, r3
 80077b6:	683a      	ldr	r2, [r7, #0]
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d803      	bhi.n	80077c4 <HAL_SPI_Receive+0x1f4>
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80077c2:	d102      	bne.n	80077ca <HAL_SPI_Receive+0x1fa>
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d102      	bne.n	80077d0 <HAL_SPI_Receive+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80077ca:	2303      	movs	r3, #3
 80077cc:	75fb      	strb	r3, [r7, #23]
          goto error;
 80077ce:	e071      	b.n	80078b4 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d1cd      	bne.n	8007776 <HAL_SPI_Receive+0x1a6>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077e2:	d142      	bne.n	800786a <HAL_SPI_Receive+0x29a>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80077f2:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80077f4:	693b      	ldr	r3, [r7, #16]
 80077f6:	9300      	str	r3, [sp, #0]
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	2201      	movs	r2, #1
 80077fc:	2101      	movs	r1, #1
 80077fe:	68f8      	ldr	r0, [r7, #12]
 8007800:	f000 fa81 	bl	8007d06 <SPI_WaitFlagStateUntilTimeout>
 8007804:	4603      	mov	r3, r0
 8007806:	2b00      	cmp	r3, #0
 8007808:	d002      	beq.n	8007810 <HAL_SPI_Receive+0x240>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 800780a:	2303      	movs	r3, #3
 800780c:	75fb      	strb	r3, [r7, #23]
      goto error;
 800780e:	e051      	b.n	80078b4 <HAL_SPI_Receive+0x2e4>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	68db      	ldr	r3, [r3, #12]
 8007814:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007818:	d107      	bne.n	800782a <HAL_SPI_Receive+0x25a>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	68da      	ldr	r2, [r3, #12]
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007824:	b292      	uxth	r2, r2
 8007826:	801a      	strh	r2, [r3, #0]
 8007828:	e008      	b.n	800783c <HAL_SPI_Receive+0x26c>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f103 020c 	add.w	r2, r3, #12
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007836:	7812      	ldrb	r2, [r2, #0]
 8007838:	b2d2      	uxtb	r2, r2
 800783a:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	9300      	str	r3, [sp, #0]
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	2201      	movs	r2, #1
 8007844:	2101      	movs	r1, #1
 8007846:	68f8      	ldr	r0, [r7, #12]
 8007848:	f000 fa5d 	bl	8007d06 <SPI_WaitFlagStateUntilTimeout>
 800784c:	4603      	mov	r3, r0
 800784e:	2b00      	cmp	r3, #0
 8007850:	d008      	beq.n	8007864 <HAL_SPI_Receive+0x294>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007856:	f043 0202 	orr.w	r2, r3, #2
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 800785e:	2303      	movs	r3, #3
 8007860:	75fb      	strb	r3, [r7, #23]
      goto error;
 8007862:	e027      	b.n	80078b4 <HAL_SPI_Receive+0x2e4>
    }

    /* Read CRC to Flush DR and RXNE flag */
    READ_REG(hspi->Instance->DR);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	68db      	ldr	r3, [r3, #12]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800786a:	693a      	ldr	r2, [r7, #16]
 800786c:	6839      	ldr	r1, [r7, #0]
 800786e:	68f8      	ldr	r0, [r7, #12]
 8007870:	f000 fab3 	bl	8007dda <SPI_EndRxTransaction>
 8007874:	4603      	mov	r3, r0
 8007876:	2b00      	cmp	r3, #0
 8007878:	d002      	beq.n	8007880 <HAL_SPI_Receive+0x2b0>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2220      	movs	r2, #32
 800787e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	f003 0310 	and.w	r3, r3, #16
 800788a:	2b10      	cmp	r3, #16
 800788c:	d10a      	bne.n	80078a4 <HAL_SPI_Receive+0x2d4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007892:	f043 0202 	orr.w	r2, r3, #2
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80078a2:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d002      	beq.n	80078b2 <HAL_SPI_Receive+0x2e2>
  {
    errorcode = HAL_ERROR;
 80078ac:	2301      	movs	r3, #1
 80078ae:	75fb      	strb	r3, [r7, #23]
 80078b0:	e000      	b.n	80078b4 <HAL_SPI_Receive+0x2e4>
  }

error :
 80078b2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2201      	movs	r2, #1
 80078b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2200      	movs	r2, #0
 80078c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80078c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3718      	adds	r7, #24
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}

080078ce <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80078ce:	b580      	push	{r7, lr}
 80078d0:	b08e      	sub	sp, #56	; 0x38
 80078d2:	af02      	add	r7, sp, #8
 80078d4:	60f8      	str	r0, [r7, #12]
 80078d6:	60b9      	str	r1, [r7, #8]
 80078d8:	607a      	str	r2, [r7, #4]
 80078da:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80078dc:	2301      	movs	r3, #1
 80078de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80078e0:	2300      	movs	r3, #0
 80078e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	d101      	bne.n	80078f4 <HAL_SPI_TransmitReceive+0x26>
 80078f0:	2302      	movs	r3, #2
 80078f2:	e1f6      	b.n	8007ce2 <HAL_SPI_TransmitReceive+0x414>
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2201      	movs	r2, #1
 80078f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80078fc:	f7fc fb4a 	bl	8003f94 <HAL_GetTick>
 8007900:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007908:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007912:	887b      	ldrh	r3, [r7, #2]
 8007914:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007916:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800791a:	2b01      	cmp	r3, #1
 800791c:	d00f      	beq.n	800793e <HAL_SPI_TransmitReceive+0x70>
 800791e:	69fb      	ldr	r3, [r7, #28]
 8007920:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007924:	d107      	bne.n	8007936 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d103      	bne.n	8007936 <HAL_SPI_TransmitReceive+0x68>
 800792e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007932:	2b04      	cmp	r3, #4
 8007934:	d003      	beq.n	800793e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007936:	2302      	movs	r3, #2
 8007938:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800793c:	e1c7      	b.n	8007cce <HAL_SPI_TransmitReceive+0x400>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d005      	beq.n	8007950 <HAL_SPI_TransmitReceive+0x82>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d002      	beq.n	8007950 <HAL_SPI_TransmitReceive+0x82>
 800794a:	887b      	ldrh	r3, [r7, #2]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d103      	bne.n	8007958 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007950:	2301      	movs	r3, #1
 8007952:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007956:	e1ba      	b.n	8007cce <HAL_SPI_TransmitReceive+0x400>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800795e:	b2db      	uxtb	r3, r3
 8007960:	2b04      	cmp	r3, #4
 8007962:	d003      	beq.n	800796c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2205      	movs	r2, #5
 8007968:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2200      	movs	r2, #0
 8007970:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	687a      	ldr	r2, [r7, #4]
 8007976:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	887a      	ldrh	r2, [r7, #2]
 800797c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	887a      	ldrh	r2, [r7, #2]
 8007982:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	68ba      	ldr	r2, [r7, #8]
 8007988:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	887a      	ldrh	r2, [r7, #2]
 800798e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	887a      	ldrh	r2, [r7, #2]
 8007994:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2200      	movs	r2, #0
 800799a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2200      	movs	r2, #0
 80079a0:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079aa:	d10f      	bne.n	80079cc <HAL_SPI_TransmitReceive+0xfe>
  {
    SPI_RESET_CRC(hspi);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80079ba:	601a      	str	r2, [r3, #0]
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	681a      	ldr	r2, [r3, #0]
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80079ca:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079d6:	2b40      	cmp	r3, #64	; 0x40
 80079d8:	d007      	beq.n	80079ea <HAL_SPI_TransmitReceive+0x11c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	681a      	ldr	r2, [r3, #0]
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	68db      	ldr	r3, [r3, #12]
 80079ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079f2:	f040 808b 	bne.w	8007b0c <HAL_SPI_TransmitReceive+0x23e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d002      	beq.n	8007a04 <HAL_SPI_TransmitReceive+0x136>
 80079fe:	8b7b      	ldrh	r3, [r7, #26]
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d178      	bne.n	8007af6 <HAL_SPI_TransmitReceive+0x228>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a08:	881a      	ldrh	r2, [r3, #0]
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a14:	1c9a      	adds	r2, r3, #2
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a1e:	b29b      	uxth	r3, r3
 8007a20:	3b01      	subs	r3, #1
 8007a22:	b29a      	uxth	r2, r3
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a28:	e065      	b.n	8007af6 <HAL_SPI_TransmitReceive+0x228>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	f003 0302 	and.w	r3, r3, #2
 8007a34:	2b02      	cmp	r3, #2
 8007a36:	d12d      	bne.n	8007a94 <HAL_SPI_TransmitReceive+0x1c6>
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a3c:	b29b      	uxth	r3, r3
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d028      	beq.n	8007a94 <HAL_SPI_TransmitReceive+0x1c6>
 8007a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d125      	bne.n	8007a94 <HAL_SPI_TransmitReceive+0x1c6>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a4c:	881a      	ldrh	r2, [r3, #0]
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a58:	1c9a      	adds	r2, r3, #2
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a62:	b29b      	uxth	r3, r3
 8007a64:	3b01      	subs	r3, #1
 8007a66:	b29a      	uxth	r2, r3
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d10c      	bne.n	8007a94 <HAL_SPI_TransmitReceive+0x1c6>
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a82:	d107      	bne.n	8007a94 <HAL_SPI_TransmitReceive+0x1c6>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007a92:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	689b      	ldr	r3, [r3, #8]
 8007a9a:	f003 0301 	and.w	r3, r3, #1
 8007a9e:	2b01      	cmp	r3, #1
 8007aa0:	d119      	bne.n	8007ad6 <HAL_SPI_TransmitReceive+0x208>
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007aa6:	b29b      	uxth	r3, r3
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d014      	beq.n	8007ad6 <HAL_SPI_TransmitReceive+0x208>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	68da      	ldr	r2, [r3, #12]
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ab6:	b292      	uxth	r2, r2
 8007ab8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007abe:	1c9a      	adds	r2, r3, #2
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ac8:	b29b      	uxth	r3, r3
 8007aca:	3b01      	subs	r3, #1
 8007acc:	b29a      	uxth	r2, r3
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007ad6:	f7fc fa5d 	bl	8003f94 <HAL_GetTick>
 8007ada:	4602      	mov	r2, r0
 8007adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ade:	1ad3      	subs	r3, r2, r3
 8007ae0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ae2:	429a      	cmp	r2, r3
 8007ae4:	d807      	bhi.n	8007af6 <HAL_SPI_TransmitReceive+0x228>
 8007ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ae8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007aec:	d003      	beq.n	8007af6 <HAL_SPI_TransmitReceive+0x228>
      {
        errorcode = HAL_TIMEOUT;
 8007aee:	2303      	movs	r3, #3
 8007af0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007af4:	e0eb      	b.n	8007cce <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007afa:	b29b      	uxth	r3, r3
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d194      	bne.n	8007a2a <HAL_SPI_TransmitReceive+0x15c>
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d18f      	bne.n	8007a2a <HAL_SPI_TransmitReceive+0x15c>
 8007b0a:	e08e      	b.n	8007c2a <HAL_SPI_TransmitReceive+0x35c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d002      	beq.n	8007b1a <HAL_SPI_TransmitReceive+0x24c>
 8007b14:	8b7b      	ldrh	r3, [r7, #26]
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d17d      	bne.n	8007c16 <HAL_SPI_TransmitReceive+0x348>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	330c      	adds	r3, #12
 8007b24:	7812      	ldrb	r2, [r2, #0]
 8007b26:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b2c:	1c5a      	adds	r2, r3, #1
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	3b01      	subs	r3, #1
 8007b3a:	b29a      	uxth	r2, r3
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b40:	e069      	b.n	8007c16 <HAL_SPI_TransmitReceive+0x348>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	689b      	ldr	r3, [r3, #8]
 8007b48:	f003 0302 	and.w	r3, r3, #2
 8007b4c:	2b02      	cmp	r3, #2
 8007b4e:	d12e      	bne.n	8007bae <HAL_SPI_TransmitReceive+0x2e0>
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b54:	b29b      	uxth	r3, r3
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d029      	beq.n	8007bae <HAL_SPI_TransmitReceive+0x2e0>
 8007b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d126      	bne.n	8007bae <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	330c      	adds	r3, #12
 8007b6a:	7812      	ldrb	r2, [r2, #0]
 8007b6c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b72:	1c5a      	adds	r2, r3, #1
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	b29a      	uxth	r2, r3
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007b86:	2300      	movs	r3, #0
 8007b88:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b8e:	b29b      	uxth	r3, r3
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d10c      	bne.n	8007bae <HAL_SPI_TransmitReceive+0x2e0>
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b9c:	d107      	bne.n	8007bae <HAL_SPI_TransmitReceive+0x2e0>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	681a      	ldr	r2, [r3, #0]
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007bac:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	f003 0301 	and.w	r3, r3, #1
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d119      	bne.n	8007bf0 <HAL_SPI_TransmitReceive+0x322>
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d014      	beq.n	8007bf0 <HAL_SPI_TransmitReceive+0x322>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	68da      	ldr	r2, [r3, #12]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd0:	b2d2      	uxtb	r2, r2
 8007bd2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd8:	1c5a      	adds	r2, r3, #1
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	3b01      	subs	r3, #1
 8007be6:	b29a      	uxth	r2, r3
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007bec:	2301      	movs	r3, #1
 8007bee:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007bf0:	f7fc f9d0 	bl	8003f94 <HAL_GetTick>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf8:	1ad3      	subs	r3, r2, r3
 8007bfa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007bfc:	429a      	cmp	r2, r3
 8007bfe:	d803      	bhi.n	8007c08 <HAL_SPI_TransmitReceive+0x33a>
 8007c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c06:	d102      	bne.n	8007c0e <HAL_SPI_TransmitReceive+0x340>
 8007c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d103      	bne.n	8007c16 <HAL_SPI_TransmitReceive+0x348>
      {
        errorcode = HAL_TIMEOUT;
 8007c0e:	2303      	movs	r3, #3
 8007c10:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007c14:	e05b      	b.n	8007cce <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c1a:	b29b      	uxth	r3, r3
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d190      	bne.n	8007b42 <HAL_SPI_TransmitReceive+0x274>
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d18b      	bne.n	8007b42 <HAL_SPI_TransmitReceive+0x274>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c32:	d117      	bne.n	8007c64 <HAL_SPI_TransmitReceive+0x396>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c36:	9300      	str	r3, [sp, #0]
 8007c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	2101      	movs	r1, #1
 8007c3e:	68f8      	ldr	r0, [r7, #12]
 8007c40:	f000 f861 	bl	8007d06 <SPI_WaitFlagStateUntilTimeout>
 8007c44:	4603      	mov	r3, r0
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d009      	beq.n	8007c5e <HAL_SPI_TransmitReceive+0x390>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c4e:	f043 0202 	orr.w	r2, r3, #2
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007c56:	2303      	movs	r3, #3
 8007c58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 8007c5c:	e037      	b.n	8007cce <HAL_SPI_TransmitReceive+0x400>
    }
    /* Read CRC */
    READ_REG(hspi->Instance->DR);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	68db      	ldr	r3, [r3, #12]
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	f003 0310 	and.w	r3, r3, #16
 8007c6e:	2b10      	cmp	r3, #16
 8007c70:	d10d      	bne.n	8007c8e <HAL_SPI_TransmitReceive+0x3c0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c76:	f043 0202 	orr.w	r2, r3, #2
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007c86:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c90:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007c92:	68f8      	ldr	r0, [r7, #12]
 8007c94:	f000 f906 	bl	8007ea4 <SPI_EndRxTxTransaction>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d006      	beq.n	8007cac <HAL_SPI_TransmitReceive+0x3de>
  {
    errorcode = HAL_ERROR;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2220      	movs	r2, #32
 8007ca8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007caa:	e010      	b.n	8007cce <HAL_SPI_TransmitReceive+0x400>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d10b      	bne.n	8007ccc <HAL_SPI_TransmitReceive+0x3fe>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	617b      	str	r3, [r7, #20]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	68db      	ldr	r3, [r3, #12]
 8007cbe:	617b      	str	r3, [r7, #20]
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	689b      	ldr	r3, [r3, #8]
 8007cc6:	617b      	str	r3, [r7, #20]
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	e000      	b.n	8007cce <HAL_SPI_TransmitReceive+0x400>
  }

error :
 8007ccc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007cde:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3730      	adds	r7, #48	; 0x30
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}

08007cea <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007cea:	b480      	push	{r7}
 8007cec:	b083      	sub	sp, #12
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007cf8:	b2db      	uxtb	r3, r3
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	370c      	adds	r7, #12
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr

08007d06 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007d06:	b580      	push	{r7, lr}
 8007d08:	b084      	sub	sp, #16
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	60f8      	str	r0, [r7, #12]
 8007d0e:	60b9      	str	r1, [r7, #8]
 8007d10:	603b      	str	r3, [r7, #0]
 8007d12:	4613      	mov	r3, r2
 8007d14:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d16:	e04c      	b.n	8007db2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d1e:	d048      	beq.n	8007db2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007d20:	f7fc f938 	bl	8003f94 <HAL_GetTick>
 8007d24:	4602      	mov	r2, r0
 8007d26:	69bb      	ldr	r3, [r7, #24]
 8007d28:	1ad3      	subs	r3, r2, r3
 8007d2a:	683a      	ldr	r2, [r7, #0]
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d902      	bls.n	8007d36 <SPI_WaitFlagStateUntilTimeout+0x30>
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d13d      	bne.n	8007db2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	685a      	ldr	r2, [r3, #4]
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007d44:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d4e:	d111      	bne.n	8007d74 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d58:	d004      	beq.n	8007d64 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	689b      	ldr	r3, [r3, #8]
 8007d5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d62:	d107      	bne.n	8007d74 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	681a      	ldr	r2, [r3, #0]
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d7c:	d10f      	bne.n	8007d9e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681a      	ldr	r2, [r3, #0]
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d8c:	601a      	str	r2, [r3, #0]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	681a      	ldr	r2, [r3, #0]
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2201      	movs	r2, #1
 8007da2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2200      	movs	r2, #0
 8007daa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007dae:	2303      	movs	r3, #3
 8007db0:	e00f      	b.n	8007dd2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	689a      	ldr	r2, [r3, #8]
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	4013      	ands	r3, r2
 8007dbc:	68ba      	ldr	r2, [r7, #8]
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	bf0c      	ite	eq
 8007dc2:	2301      	moveq	r3, #1
 8007dc4:	2300      	movne	r3, #0
 8007dc6:	b2db      	uxtb	r3, r3
 8007dc8:	461a      	mov	r2, r3
 8007dca:	79fb      	ldrb	r3, [r7, #7]
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	d1a3      	bne.n	8007d18 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007dd0:	2300      	movs	r3, #0
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3710      	adds	r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}

08007dda <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b086      	sub	sp, #24
 8007dde:	af02      	add	r7, sp, #8
 8007de0:	60f8      	str	r0, [r7, #12]
 8007de2:	60b9      	str	r1, [r7, #8]
 8007de4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007dee:	d111      	bne.n	8007e14 <SPI_EndRxTransaction+0x3a>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007df8:	d004      	beq.n	8007e04 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e02:	d107      	bne.n	8007e14 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	681a      	ldr	r2, [r3, #0]
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e12:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e1c:	d12a      	bne.n	8007e74 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e26:	d012      	beq.n	8007e4e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	9300      	str	r3, [sp, #0]
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	2180      	movs	r1, #128	; 0x80
 8007e32:	68f8      	ldr	r0, [r7, #12]
 8007e34:	f7ff ff67 	bl	8007d06 <SPI_WaitFlagStateUntilTimeout>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d02d      	beq.n	8007e9a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e42:	f043 0220 	orr.w	r2, r3, #32
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007e4a:	2303      	movs	r3, #3
 8007e4c:	e026      	b.n	8007e9c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	9300      	str	r3, [sp, #0]
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	2200      	movs	r2, #0
 8007e56:	2101      	movs	r1, #1
 8007e58:	68f8      	ldr	r0, [r7, #12]
 8007e5a:	f7ff ff54 	bl	8007d06 <SPI_WaitFlagStateUntilTimeout>
 8007e5e:	4603      	mov	r3, r0
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d01a      	beq.n	8007e9a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e68:	f043 0220 	orr.w	r2, r3, #32
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007e70:	2303      	movs	r3, #3
 8007e72:	e013      	b.n	8007e9c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	9300      	str	r3, [sp, #0]
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	2101      	movs	r1, #1
 8007e7e:	68f8      	ldr	r0, [r7, #12]
 8007e80:	f7ff ff41 	bl	8007d06 <SPI_WaitFlagStateUntilTimeout>
 8007e84:	4603      	mov	r3, r0
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d007      	beq.n	8007e9a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e8e:	f043 0220 	orr.w	r2, r3, #32
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007e96:	2303      	movs	r3, #3
 8007e98:	e000      	b.n	8007e9c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007e9a:	2300      	movs	r3, #0
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b088      	sub	sp, #32
 8007ea8:	af02      	add	r7, sp, #8
 8007eaa:	60f8      	str	r0, [r7, #12]
 8007eac:	60b9      	str	r1, [r7, #8]
 8007eae:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007eb0:	4b1b      	ldr	r3, [pc, #108]	; (8007f20 <SPI_EndRxTxTransaction+0x7c>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4a1b      	ldr	r2, [pc, #108]	; (8007f24 <SPI_EndRxTxTransaction+0x80>)
 8007eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8007eba:	0d5b      	lsrs	r3, r3, #21
 8007ebc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007ec0:	fb02 f303 	mul.w	r3, r2, r3
 8007ec4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ece:	d112      	bne.n	8007ef6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	9300      	str	r3, [sp, #0]
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	2180      	movs	r1, #128	; 0x80
 8007eda:	68f8      	ldr	r0, [r7, #12]
 8007edc:	f7ff ff13 	bl	8007d06 <SPI_WaitFlagStateUntilTimeout>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d016      	beq.n	8007f14 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007eea:	f043 0220 	orr.w	r2, r3, #32
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007ef2:	2303      	movs	r3, #3
 8007ef4:	e00f      	b.n	8007f16 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d00a      	beq.n	8007f12 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	3b01      	subs	r3, #1
 8007f00:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	689b      	ldr	r3, [r3, #8]
 8007f08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f0c:	2b80      	cmp	r3, #128	; 0x80
 8007f0e:	d0f2      	beq.n	8007ef6 <SPI_EndRxTxTransaction+0x52>
 8007f10:	e000      	b.n	8007f14 <SPI_EndRxTxTransaction+0x70>
        break;
 8007f12:	bf00      	nop
  }

  return HAL_OK;
 8007f14:	2300      	movs	r3, #0
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3718      	adds	r7, #24
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}
 8007f1e:	bf00      	nop
 8007f20:	200000fc 	.word	0x200000fc
 8007f24:	165e9f81 	.word	0x165e9f81

08007f28 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b085      	sub	sp, #20
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
 8007f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8007f32:	2300      	movs	r3, #0
 8007f34:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8007f36:	2300      	movs	r3, #0
 8007f38:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	2b01      	cmp	r3, #1
 8007f40:	d029      	beq.n	8007f96 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007f4e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007f52:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007f5c:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8007f62:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8007f68:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 8007f6e:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 8007f74:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 8007f7a:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 8007f80:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 8007f86:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007f88:	68fa      	ldr	r2, [r7, #12]
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	68fa      	ldr	r2, [r7, #12]
 8007f92:	601a      	str	r2, [r3, #0]
 8007f94:	e034      	b.n	8008000 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007fa2:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007fac:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8007fb2:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007fb4:	68fa      	ldr	r2, [r7, #12]
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007fc6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007fca:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007fd4:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 8007fda:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 8007fe0:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 8007fe6:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 8007fec:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007fee:	68ba      	ldr	r2, [r7, #8]
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	68fa      	ldr	r2, [r7, #12]
 8007ff8:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	68ba      	ldr	r2, [r7, #8]
 8007ffe:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 8008000:	2300      	movs	r3, #0
}
 8008002:	4618      	mov	r0, r3
 8008004:	3714      	adds	r7, #20
 8008006:	46bd      	mov	sp, r7
 8008008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800c:	4770      	bx	lr

0800800e <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800800e:	b480      	push	{r7}
 8008010:	b087      	sub	sp, #28
 8008012:	af00      	add	r7, sp, #0
 8008014:	60f8      	str	r0, [r7, #12]
 8008016:	60b9      	str	r1, [r7, #8]
 8008018:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 800801a:	2300      	movs	r3, #0
 800801c:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 800801e:	2300      	movs	r3, #0
 8008020:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2b01      	cmp	r3, #1
 8008026:	d02e      	beq.n	8008086 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	689b      	ldr	r3, [r3, #8]
 800802c:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008034:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	3b01      	subs	r3, #1
 8008042:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008044:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	3b01      	subs	r3, #1
 800804c:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800804e:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	68db      	ldr	r3, [r3, #12]
 8008054:	3b01      	subs	r3, #1
 8008056:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8008058:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	691b      	ldr	r3, [r3, #16]
 800805e:	3b01      	subs	r3, #1
 8008060:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008062:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	695b      	ldr	r3, [r3, #20]
 8008068:	3b01      	subs	r3, #1
 800806a:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800806c:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	699b      	ldr	r3, [r3, #24]
 8008072:	3b01      	subs	r3, #1
 8008074:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008076:	4313      	orrs	r3, r2
 8008078:	697a      	ldr	r2, [r7, #20]
 800807a:	4313      	orrs	r3, r2
 800807c:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	697a      	ldr	r2, [r7, #20]
 8008082:	609a      	str	r2, [r3, #8]
 8008084:	e03b      	b.n	80080fe <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	689b      	ldr	r3, [r3, #8]
 800808a:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008092:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008096:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	68db      	ldr	r3, [r3, #12]
 800809c:	3b01      	subs	r3, #1
 800809e:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	695b      	ldr	r3, [r3, #20]
 80080a4:	3b01      	subs	r3, #1
 80080a6:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80080a8:	4313      	orrs	r3, r2
 80080aa:	697a      	ldr	r2, [r7, #20]
 80080ac:	4313      	orrs	r3, r2
 80080ae:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	68db      	ldr	r3, [r3, #12]
 80080b4:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80080bc:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	685b      	ldr	r3, [r3, #4]
 80080c8:	3b01      	subs	r3, #1
 80080ca:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80080cc:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	3b01      	subs	r3, #1
 80080d4:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80080d6:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	691b      	ldr	r3, [r3, #16]
 80080dc:	3b01      	subs	r3, #1
 80080de:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80080e0:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	699b      	ldr	r3, [r3, #24]
 80080e6:	3b01      	subs	r3, #1
 80080e8:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80080ea:	4313      	orrs	r3, r2
 80080ec:	693a      	ldr	r2, [r7, #16]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	697a      	ldr	r2, [r7, #20]
 80080f6:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	693a      	ldr	r2, [r7, #16]
 80080fc:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 80080fe:	2300      	movs	r3, #0
}
 8008100:	4618      	mov	r0, r3
 8008102:	371c      	adds	r7, #28
 8008104:	46bd      	mov	sp, r7
 8008106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810a:	4770      	bx	lr

0800810c <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b086      	sub	sp, #24
 8008110:	af00      	add	r7, sp, #0
 8008112:	60f8      	str	r0, [r7, #12]
 8008114:	60b9      	str	r1, [r7, #8]
 8008116:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 8008118:	2300      	movs	r3, #0
 800811a:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 800811c:	2300      	movs	r3, #0
 800811e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008128:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	3b01      	subs	r3, #1
 8008130:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8008132:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	68db      	ldr	r3, [r3, #12]
 8008138:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800813a:	4313      	orrs	r3, r2
 800813c:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 800813e:	693a      	ldr	r2, [r7, #16]
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8008144:	f7fb ff26 	bl	8003f94 <HAL_GetTick>
 8008148:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800814a:	e010      	b.n	800816e <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008152:	d00c      	beq.n	800816e <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d007      	beq.n	800816a <FMC_SDRAM_SendCommand+0x5e>
 800815a:	f7fb ff1b 	bl	8003f94 <HAL_GetTick>
 800815e:	4602      	mov	r2, r0
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	1ad3      	subs	r3, r2, r3
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	429a      	cmp	r2, r3
 8008168:	d201      	bcs.n	800816e <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 800816a:	2303      	movs	r3, #3
 800816c:	e006      	b.n	800817c <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	699b      	ldr	r3, [r3, #24]
 8008172:	f003 0320 	and.w	r3, r3, #32
 8008176:	2b20      	cmp	r3, #32
 8008178:	d0e8      	beq.n	800814c <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 800817a:	2300      	movs	r3, #0
}
 800817c:	4618      	mov	r0, r3
 800817e:	3718      	adds	r7, #24
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8008184:	b480      	push	{r7}
 8008186:	b083      	sub	sp, #12
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
 800818c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	695a      	ldr	r2, [r3, #20]
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	005b      	lsls	r3, r3, #1
 8008196:	431a      	orrs	r2, r3
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 800819c:	2300      	movs	r3, #0
}
 800819e:	4618      	mov	r0, r3
 80081a0:	370c      	adds	r7, #12
 80081a2:	46bd      	mov	sp, r7
 80081a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a8:	4770      	bx	lr
	...

080081ac <__libc_init_array>:
 80081ac:	b570      	push	{r4, r5, r6, lr}
 80081ae:	4d0d      	ldr	r5, [pc, #52]	; (80081e4 <__libc_init_array+0x38>)
 80081b0:	4c0d      	ldr	r4, [pc, #52]	; (80081e8 <__libc_init_array+0x3c>)
 80081b2:	1b64      	subs	r4, r4, r5
 80081b4:	10a4      	asrs	r4, r4, #2
 80081b6:	2600      	movs	r6, #0
 80081b8:	42a6      	cmp	r6, r4
 80081ba:	d109      	bne.n	80081d0 <__libc_init_array+0x24>
 80081bc:	4d0b      	ldr	r5, [pc, #44]	; (80081ec <__libc_init_array+0x40>)
 80081be:	4c0c      	ldr	r4, [pc, #48]	; (80081f0 <__libc_init_array+0x44>)
 80081c0:	f000 fcb0 	bl	8008b24 <_init>
 80081c4:	1b64      	subs	r4, r4, r5
 80081c6:	10a4      	asrs	r4, r4, #2
 80081c8:	2600      	movs	r6, #0
 80081ca:	42a6      	cmp	r6, r4
 80081cc:	d105      	bne.n	80081da <__libc_init_array+0x2e>
 80081ce:	bd70      	pop	{r4, r5, r6, pc}
 80081d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80081d4:	4798      	blx	r3
 80081d6:	3601      	adds	r6, #1
 80081d8:	e7ee      	b.n	80081b8 <__libc_init_array+0xc>
 80081da:	f855 3b04 	ldr.w	r3, [r5], #4
 80081de:	4798      	blx	r3
 80081e0:	3601      	adds	r6, #1
 80081e2:	e7f2      	b.n	80081ca <__libc_init_array+0x1e>
 80081e4:	0800b754 	.word	0x0800b754
 80081e8:	0800b754 	.word	0x0800b754
 80081ec:	0800b754 	.word	0x0800b754
 80081f0:	0800b758 	.word	0x0800b758

080081f4 <memset>:
 80081f4:	4402      	add	r2, r0
 80081f6:	4603      	mov	r3, r0
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d100      	bne.n	80081fe <memset+0xa>
 80081fc:	4770      	bx	lr
 80081fe:	f803 1b01 	strb.w	r1, [r3], #1
 8008202:	e7f9      	b.n	80081f8 <memset+0x4>

08008204 <sniprintf>:
 8008204:	b40c      	push	{r2, r3}
 8008206:	b530      	push	{r4, r5, lr}
 8008208:	4b17      	ldr	r3, [pc, #92]	; (8008268 <sniprintf+0x64>)
 800820a:	1e0c      	subs	r4, r1, #0
 800820c:	681d      	ldr	r5, [r3, #0]
 800820e:	b09d      	sub	sp, #116	; 0x74
 8008210:	da08      	bge.n	8008224 <sniprintf+0x20>
 8008212:	238b      	movs	r3, #139	; 0x8b
 8008214:	602b      	str	r3, [r5, #0]
 8008216:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800821a:	b01d      	add	sp, #116	; 0x74
 800821c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008220:	b002      	add	sp, #8
 8008222:	4770      	bx	lr
 8008224:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008228:	f8ad 3014 	strh.w	r3, [sp, #20]
 800822c:	bf14      	ite	ne
 800822e:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8008232:	4623      	moveq	r3, r4
 8008234:	9304      	str	r3, [sp, #16]
 8008236:	9307      	str	r3, [sp, #28]
 8008238:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800823c:	9002      	str	r0, [sp, #8]
 800823e:	9006      	str	r0, [sp, #24]
 8008240:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008244:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008246:	ab21      	add	r3, sp, #132	; 0x84
 8008248:	a902      	add	r1, sp, #8
 800824a:	4628      	mov	r0, r5
 800824c:	9301      	str	r3, [sp, #4]
 800824e:	f000 f869 	bl	8008324 <_svfiprintf_r>
 8008252:	1c43      	adds	r3, r0, #1
 8008254:	bfbc      	itt	lt
 8008256:	238b      	movlt	r3, #139	; 0x8b
 8008258:	602b      	strlt	r3, [r5, #0]
 800825a:	2c00      	cmp	r4, #0
 800825c:	d0dd      	beq.n	800821a <sniprintf+0x16>
 800825e:	9b02      	ldr	r3, [sp, #8]
 8008260:	2200      	movs	r2, #0
 8008262:	701a      	strb	r2, [r3, #0]
 8008264:	e7d9      	b.n	800821a <sniprintf+0x16>
 8008266:	bf00      	nop
 8008268:	20000194 	.word	0x20000194

0800826c <__ssputs_r>:
 800826c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008270:	688e      	ldr	r6, [r1, #8]
 8008272:	429e      	cmp	r6, r3
 8008274:	4682      	mov	sl, r0
 8008276:	460c      	mov	r4, r1
 8008278:	4690      	mov	r8, r2
 800827a:	461f      	mov	r7, r3
 800827c:	d838      	bhi.n	80082f0 <__ssputs_r+0x84>
 800827e:	898a      	ldrh	r2, [r1, #12]
 8008280:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008284:	d032      	beq.n	80082ec <__ssputs_r+0x80>
 8008286:	6825      	ldr	r5, [r4, #0]
 8008288:	6909      	ldr	r1, [r1, #16]
 800828a:	eba5 0901 	sub.w	r9, r5, r1
 800828e:	6965      	ldr	r5, [r4, #20]
 8008290:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008294:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008298:	3301      	adds	r3, #1
 800829a:	444b      	add	r3, r9
 800829c:	106d      	asrs	r5, r5, #1
 800829e:	429d      	cmp	r5, r3
 80082a0:	bf38      	it	cc
 80082a2:	461d      	movcc	r5, r3
 80082a4:	0553      	lsls	r3, r2, #21
 80082a6:	d531      	bpl.n	800830c <__ssputs_r+0xa0>
 80082a8:	4629      	mov	r1, r5
 80082aa:	f000 fb63 	bl	8008974 <_malloc_r>
 80082ae:	4606      	mov	r6, r0
 80082b0:	b950      	cbnz	r0, 80082c8 <__ssputs_r+0x5c>
 80082b2:	230c      	movs	r3, #12
 80082b4:	f8ca 3000 	str.w	r3, [sl]
 80082b8:	89a3      	ldrh	r3, [r4, #12]
 80082ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082be:	81a3      	strh	r3, [r4, #12]
 80082c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80082c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082c8:	6921      	ldr	r1, [r4, #16]
 80082ca:	464a      	mov	r2, r9
 80082cc:	f000 fabe 	bl	800884c <memcpy>
 80082d0:	89a3      	ldrh	r3, [r4, #12]
 80082d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80082d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082da:	81a3      	strh	r3, [r4, #12]
 80082dc:	6126      	str	r6, [r4, #16]
 80082de:	6165      	str	r5, [r4, #20]
 80082e0:	444e      	add	r6, r9
 80082e2:	eba5 0509 	sub.w	r5, r5, r9
 80082e6:	6026      	str	r6, [r4, #0]
 80082e8:	60a5      	str	r5, [r4, #8]
 80082ea:	463e      	mov	r6, r7
 80082ec:	42be      	cmp	r6, r7
 80082ee:	d900      	bls.n	80082f2 <__ssputs_r+0x86>
 80082f0:	463e      	mov	r6, r7
 80082f2:	6820      	ldr	r0, [r4, #0]
 80082f4:	4632      	mov	r2, r6
 80082f6:	4641      	mov	r1, r8
 80082f8:	f000 fab6 	bl	8008868 <memmove>
 80082fc:	68a3      	ldr	r3, [r4, #8]
 80082fe:	1b9b      	subs	r3, r3, r6
 8008300:	60a3      	str	r3, [r4, #8]
 8008302:	6823      	ldr	r3, [r4, #0]
 8008304:	4433      	add	r3, r6
 8008306:	6023      	str	r3, [r4, #0]
 8008308:	2000      	movs	r0, #0
 800830a:	e7db      	b.n	80082c4 <__ssputs_r+0x58>
 800830c:	462a      	mov	r2, r5
 800830e:	f000 fba5 	bl	8008a5c <_realloc_r>
 8008312:	4606      	mov	r6, r0
 8008314:	2800      	cmp	r0, #0
 8008316:	d1e1      	bne.n	80082dc <__ssputs_r+0x70>
 8008318:	6921      	ldr	r1, [r4, #16]
 800831a:	4650      	mov	r0, sl
 800831c:	f000 fabe 	bl	800889c <_free_r>
 8008320:	e7c7      	b.n	80082b2 <__ssputs_r+0x46>
	...

08008324 <_svfiprintf_r>:
 8008324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008328:	4698      	mov	r8, r3
 800832a:	898b      	ldrh	r3, [r1, #12]
 800832c:	061b      	lsls	r3, r3, #24
 800832e:	b09d      	sub	sp, #116	; 0x74
 8008330:	4607      	mov	r7, r0
 8008332:	460d      	mov	r5, r1
 8008334:	4614      	mov	r4, r2
 8008336:	d50e      	bpl.n	8008356 <_svfiprintf_r+0x32>
 8008338:	690b      	ldr	r3, [r1, #16]
 800833a:	b963      	cbnz	r3, 8008356 <_svfiprintf_r+0x32>
 800833c:	2140      	movs	r1, #64	; 0x40
 800833e:	f000 fb19 	bl	8008974 <_malloc_r>
 8008342:	6028      	str	r0, [r5, #0]
 8008344:	6128      	str	r0, [r5, #16]
 8008346:	b920      	cbnz	r0, 8008352 <_svfiprintf_r+0x2e>
 8008348:	230c      	movs	r3, #12
 800834a:	603b      	str	r3, [r7, #0]
 800834c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008350:	e0d1      	b.n	80084f6 <_svfiprintf_r+0x1d2>
 8008352:	2340      	movs	r3, #64	; 0x40
 8008354:	616b      	str	r3, [r5, #20]
 8008356:	2300      	movs	r3, #0
 8008358:	9309      	str	r3, [sp, #36]	; 0x24
 800835a:	2320      	movs	r3, #32
 800835c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008360:	f8cd 800c 	str.w	r8, [sp, #12]
 8008364:	2330      	movs	r3, #48	; 0x30
 8008366:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008510 <_svfiprintf_r+0x1ec>
 800836a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800836e:	f04f 0901 	mov.w	r9, #1
 8008372:	4623      	mov	r3, r4
 8008374:	469a      	mov	sl, r3
 8008376:	f813 2b01 	ldrb.w	r2, [r3], #1
 800837a:	b10a      	cbz	r2, 8008380 <_svfiprintf_r+0x5c>
 800837c:	2a25      	cmp	r2, #37	; 0x25
 800837e:	d1f9      	bne.n	8008374 <_svfiprintf_r+0x50>
 8008380:	ebba 0b04 	subs.w	fp, sl, r4
 8008384:	d00b      	beq.n	800839e <_svfiprintf_r+0x7a>
 8008386:	465b      	mov	r3, fp
 8008388:	4622      	mov	r2, r4
 800838a:	4629      	mov	r1, r5
 800838c:	4638      	mov	r0, r7
 800838e:	f7ff ff6d 	bl	800826c <__ssputs_r>
 8008392:	3001      	adds	r0, #1
 8008394:	f000 80aa 	beq.w	80084ec <_svfiprintf_r+0x1c8>
 8008398:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800839a:	445a      	add	r2, fp
 800839c:	9209      	str	r2, [sp, #36]	; 0x24
 800839e:	f89a 3000 	ldrb.w	r3, [sl]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	f000 80a2 	beq.w	80084ec <_svfiprintf_r+0x1c8>
 80083a8:	2300      	movs	r3, #0
 80083aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80083ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083b2:	f10a 0a01 	add.w	sl, sl, #1
 80083b6:	9304      	str	r3, [sp, #16]
 80083b8:	9307      	str	r3, [sp, #28]
 80083ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083be:	931a      	str	r3, [sp, #104]	; 0x68
 80083c0:	4654      	mov	r4, sl
 80083c2:	2205      	movs	r2, #5
 80083c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083c8:	4851      	ldr	r0, [pc, #324]	; (8008510 <_svfiprintf_r+0x1ec>)
 80083ca:	f7f7 ff11 	bl	80001f0 <memchr>
 80083ce:	9a04      	ldr	r2, [sp, #16]
 80083d0:	b9d8      	cbnz	r0, 800840a <_svfiprintf_r+0xe6>
 80083d2:	06d0      	lsls	r0, r2, #27
 80083d4:	bf44      	itt	mi
 80083d6:	2320      	movmi	r3, #32
 80083d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083dc:	0711      	lsls	r1, r2, #28
 80083de:	bf44      	itt	mi
 80083e0:	232b      	movmi	r3, #43	; 0x2b
 80083e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083e6:	f89a 3000 	ldrb.w	r3, [sl]
 80083ea:	2b2a      	cmp	r3, #42	; 0x2a
 80083ec:	d015      	beq.n	800841a <_svfiprintf_r+0xf6>
 80083ee:	9a07      	ldr	r2, [sp, #28]
 80083f0:	4654      	mov	r4, sl
 80083f2:	2000      	movs	r0, #0
 80083f4:	f04f 0c0a 	mov.w	ip, #10
 80083f8:	4621      	mov	r1, r4
 80083fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083fe:	3b30      	subs	r3, #48	; 0x30
 8008400:	2b09      	cmp	r3, #9
 8008402:	d94e      	bls.n	80084a2 <_svfiprintf_r+0x17e>
 8008404:	b1b0      	cbz	r0, 8008434 <_svfiprintf_r+0x110>
 8008406:	9207      	str	r2, [sp, #28]
 8008408:	e014      	b.n	8008434 <_svfiprintf_r+0x110>
 800840a:	eba0 0308 	sub.w	r3, r0, r8
 800840e:	fa09 f303 	lsl.w	r3, r9, r3
 8008412:	4313      	orrs	r3, r2
 8008414:	9304      	str	r3, [sp, #16]
 8008416:	46a2      	mov	sl, r4
 8008418:	e7d2      	b.n	80083c0 <_svfiprintf_r+0x9c>
 800841a:	9b03      	ldr	r3, [sp, #12]
 800841c:	1d19      	adds	r1, r3, #4
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	9103      	str	r1, [sp, #12]
 8008422:	2b00      	cmp	r3, #0
 8008424:	bfbb      	ittet	lt
 8008426:	425b      	neglt	r3, r3
 8008428:	f042 0202 	orrlt.w	r2, r2, #2
 800842c:	9307      	strge	r3, [sp, #28]
 800842e:	9307      	strlt	r3, [sp, #28]
 8008430:	bfb8      	it	lt
 8008432:	9204      	strlt	r2, [sp, #16]
 8008434:	7823      	ldrb	r3, [r4, #0]
 8008436:	2b2e      	cmp	r3, #46	; 0x2e
 8008438:	d10c      	bne.n	8008454 <_svfiprintf_r+0x130>
 800843a:	7863      	ldrb	r3, [r4, #1]
 800843c:	2b2a      	cmp	r3, #42	; 0x2a
 800843e:	d135      	bne.n	80084ac <_svfiprintf_r+0x188>
 8008440:	9b03      	ldr	r3, [sp, #12]
 8008442:	1d1a      	adds	r2, r3, #4
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	9203      	str	r2, [sp, #12]
 8008448:	2b00      	cmp	r3, #0
 800844a:	bfb8      	it	lt
 800844c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008450:	3402      	adds	r4, #2
 8008452:	9305      	str	r3, [sp, #20]
 8008454:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008520 <_svfiprintf_r+0x1fc>
 8008458:	7821      	ldrb	r1, [r4, #0]
 800845a:	2203      	movs	r2, #3
 800845c:	4650      	mov	r0, sl
 800845e:	f7f7 fec7 	bl	80001f0 <memchr>
 8008462:	b140      	cbz	r0, 8008476 <_svfiprintf_r+0x152>
 8008464:	2340      	movs	r3, #64	; 0x40
 8008466:	eba0 000a 	sub.w	r0, r0, sl
 800846a:	fa03 f000 	lsl.w	r0, r3, r0
 800846e:	9b04      	ldr	r3, [sp, #16]
 8008470:	4303      	orrs	r3, r0
 8008472:	3401      	adds	r4, #1
 8008474:	9304      	str	r3, [sp, #16]
 8008476:	f814 1b01 	ldrb.w	r1, [r4], #1
 800847a:	4826      	ldr	r0, [pc, #152]	; (8008514 <_svfiprintf_r+0x1f0>)
 800847c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008480:	2206      	movs	r2, #6
 8008482:	f7f7 feb5 	bl	80001f0 <memchr>
 8008486:	2800      	cmp	r0, #0
 8008488:	d038      	beq.n	80084fc <_svfiprintf_r+0x1d8>
 800848a:	4b23      	ldr	r3, [pc, #140]	; (8008518 <_svfiprintf_r+0x1f4>)
 800848c:	bb1b      	cbnz	r3, 80084d6 <_svfiprintf_r+0x1b2>
 800848e:	9b03      	ldr	r3, [sp, #12]
 8008490:	3307      	adds	r3, #7
 8008492:	f023 0307 	bic.w	r3, r3, #7
 8008496:	3308      	adds	r3, #8
 8008498:	9303      	str	r3, [sp, #12]
 800849a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800849c:	4433      	add	r3, r6
 800849e:	9309      	str	r3, [sp, #36]	; 0x24
 80084a0:	e767      	b.n	8008372 <_svfiprintf_r+0x4e>
 80084a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80084a6:	460c      	mov	r4, r1
 80084a8:	2001      	movs	r0, #1
 80084aa:	e7a5      	b.n	80083f8 <_svfiprintf_r+0xd4>
 80084ac:	2300      	movs	r3, #0
 80084ae:	3401      	adds	r4, #1
 80084b0:	9305      	str	r3, [sp, #20]
 80084b2:	4619      	mov	r1, r3
 80084b4:	f04f 0c0a 	mov.w	ip, #10
 80084b8:	4620      	mov	r0, r4
 80084ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084be:	3a30      	subs	r2, #48	; 0x30
 80084c0:	2a09      	cmp	r2, #9
 80084c2:	d903      	bls.n	80084cc <_svfiprintf_r+0x1a8>
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d0c5      	beq.n	8008454 <_svfiprintf_r+0x130>
 80084c8:	9105      	str	r1, [sp, #20]
 80084ca:	e7c3      	b.n	8008454 <_svfiprintf_r+0x130>
 80084cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80084d0:	4604      	mov	r4, r0
 80084d2:	2301      	movs	r3, #1
 80084d4:	e7f0      	b.n	80084b8 <_svfiprintf_r+0x194>
 80084d6:	ab03      	add	r3, sp, #12
 80084d8:	9300      	str	r3, [sp, #0]
 80084da:	462a      	mov	r2, r5
 80084dc:	4b0f      	ldr	r3, [pc, #60]	; (800851c <_svfiprintf_r+0x1f8>)
 80084de:	a904      	add	r1, sp, #16
 80084e0:	4638      	mov	r0, r7
 80084e2:	f3af 8000 	nop.w
 80084e6:	1c42      	adds	r2, r0, #1
 80084e8:	4606      	mov	r6, r0
 80084ea:	d1d6      	bne.n	800849a <_svfiprintf_r+0x176>
 80084ec:	89ab      	ldrh	r3, [r5, #12]
 80084ee:	065b      	lsls	r3, r3, #25
 80084f0:	f53f af2c 	bmi.w	800834c <_svfiprintf_r+0x28>
 80084f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084f6:	b01d      	add	sp, #116	; 0x74
 80084f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084fc:	ab03      	add	r3, sp, #12
 80084fe:	9300      	str	r3, [sp, #0]
 8008500:	462a      	mov	r2, r5
 8008502:	4b06      	ldr	r3, [pc, #24]	; (800851c <_svfiprintf_r+0x1f8>)
 8008504:	a904      	add	r1, sp, #16
 8008506:	4638      	mov	r0, r7
 8008508:	f000 f87a 	bl	8008600 <_printf_i>
 800850c:	e7eb      	b.n	80084e6 <_svfiprintf_r+0x1c2>
 800850e:	bf00      	nop
 8008510:	0800b718 	.word	0x0800b718
 8008514:	0800b722 	.word	0x0800b722
 8008518:	00000000 	.word	0x00000000
 800851c:	0800826d 	.word	0x0800826d
 8008520:	0800b71e 	.word	0x0800b71e

08008524 <_printf_common>:
 8008524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008528:	4616      	mov	r6, r2
 800852a:	4699      	mov	r9, r3
 800852c:	688a      	ldr	r2, [r1, #8]
 800852e:	690b      	ldr	r3, [r1, #16]
 8008530:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008534:	4293      	cmp	r3, r2
 8008536:	bfb8      	it	lt
 8008538:	4613      	movlt	r3, r2
 800853a:	6033      	str	r3, [r6, #0]
 800853c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008540:	4607      	mov	r7, r0
 8008542:	460c      	mov	r4, r1
 8008544:	b10a      	cbz	r2, 800854a <_printf_common+0x26>
 8008546:	3301      	adds	r3, #1
 8008548:	6033      	str	r3, [r6, #0]
 800854a:	6823      	ldr	r3, [r4, #0]
 800854c:	0699      	lsls	r1, r3, #26
 800854e:	bf42      	ittt	mi
 8008550:	6833      	ldrmi	r3, [r6, #0]
 8008552:	3302      	addmi	r3, #2
 8008554:	6033      	strmi	r3, [r6, #0]
 8008556:	6825      	ldr	r5, [r4, #0]
 8008558:	f015 0506 	ands.w	r5, r5, #6
 800855c:	d106      	bne.n	800856c <_printf_common+0x48>
 800855e:	f104 0a19 	add.w	sl, r4, #25
 8008562:	68e3      	ldr	r3, [r4, #12]
 8008564:	6832      	ldr	r2, [r6, #0]
 8008566:	1a9b      	subs	r3, r3, r2
 8008568:	42ab      	cmp	r3, r5
 800856a:	dc26      	bgt.n	80085ba <_printf_common+0x96>
 800856c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008570:	1e13      	subs	r3, r2, #0
 8008572:	6822      	ldr	r2, [r4, #0]
 8008574:	bf18      	it	ne
 8008576:	2301      	movne	r3, #1
 8008578:	0692      	lsls	r2, r2, #26
 800857a:	d42b      	bmi.n	80085d4 <_printf_common+0xb0>
 800857c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008580:	4649      	mov	r1, r9
 8008582:	4638      	mov	r0, r7
 8008584:	47c0      	blx	r8
 8008586:	3001      	adds	r0, #1
 8008588:	d01e      	beq.n	80085c8 <_printf_common+0xa4>
 800858a:	6823      	ldr	r3, [r4, #0]
 800858c:	68e5      	ldr	r5, [r4, #12]
 800858e:	6832      	ldr	r2, [r6, #0]
 8008590:	f003 0306 	and.w	r3, r3, #6
 8008594:	2b04      	cmp	r3, #4
 8008596:	bf08      	it	eq
 8008598:	1aad      	subeq	r5, r5, r2
 800859a:	68a3      	ldr	r3, [r4, #8]
 800859c:	6922      	ldr	r2, [r4, #16]
 800859e:	bf0c      	ite	eq
 80085a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80085a4:	2500      	movne	r5, #0
 80085a6:	4293      	cmp	r3, r2
 80085a8:	bfc4      	itt	gt
 80085aa:	1a9b      	subgt	r3, r3, r2
 80085ac:	18ed      	addgt	r5, r5, r3
 80085ae:	2600      	movs	r6, #0
 80085b0:	341a      	adds	r4, #26
 80085b2:	42b5      	cmp	r5, r6
 80085b4:	d11a      	bne.n	80085ec <_printf_common+0xc8>
 80085b6:	2000      	movs	r0, #0
 80085b8:	e008      	b.n	80085cc <_printf_common+0xa8>
 80085ba:	2301      	movs	r3, #1
 80085bc:	4652      	mov	r2, sl
 80085be:	4649      	mov	r1, r9
 80085c0:	4638      	mov	r0, r7
 80085c2:	47c0      	blx	r8
 80085c4:	3001      	adds	r0, #1
 80085c6:	d103      	bne.n	80085d0 <_printf_common+0xac>
 80085c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80085cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085d0:	3501      	adds	r5, #1
 80085d2:	e7c6      	b.n	8008562 <_printf_common+0x3e>
 80085d4:	18e1      	adds	r1, r4, r3
 80085d6:	1c5a      	adds	r2, r3, #1
 80085d8:	2030      	movs	r0, #48	; 0x30
 80085da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80085de:	4422      	add	r2, r4
 80085e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80085e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80085e8:	3302      	adds	r3, #2
 80085ea:	e7c7      	b.n	800857c <_printf_common+0x58>
 80085ec:	2301      	movs	r3, #1
 80085ee:	4622      	mov	r2, r4
 80085f0:	4649      	mov	r1, r9
 80085f2:	4638      	mov	r0, r7
 80085f4:	47c0      	blx	r8
 80085f6:	3001      	adds	r0, #1
 80085f8:	d0e6      	beq.n	80085c8 <_printf_common+0xa4>
 80085fa:	3601      	adds	r6, #1
 80085fc:	e7d9      	b.n	80085b2 <_printf_common+0x8e>
	...

08008600 <_printf_i>:
 8008600:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008604:	7e0f      	ldrb	r7, [r1, #24]
 8008606:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008608:	2f78      	cmp	r7, #120	; 0x78
 800860a:	4691      	mov	r9, r2
 800860c:	4680      	mov	r8, r0
 800860e:	460c      	mov	r4, r1
 8008610:	469a      	mov	sl, r3
 8008612:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008616:	d807      	bhi.n	8008628 <_printf_i+0x28>
 8008618:	2f62      	cmp	r7, #98	; 0x62
 800861a:	d80a      	bhi.n	8008632 <_printf_i+0x32>
 800861c:	2f00      	cmp	r7, #0
 800861e:	f000 80d8 	beq.w	80087d2 <_printf_i+0x1d2>
 8008622:	2f58      	cmp	r7, #88	; 0x58
 8008624:	f000 80a3 	beq.w	800876e <_printf_i+0x16e>
 8008628:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800862c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008630:	e03a      	b.n	80086a8 <_printf_i+0xa8>
 8008632:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008636:	2b15      	cmp	r3, #21
 8008638:	d8f6      	bhi.n	8008628 <_printf_i+0x28>
 800863a:	a101      	add	r1, pc, #4	; (adr r1, 8008640 <_printf_i+0x40>)
 800863c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008640:	08008699 	.word	0x08008699
 8008644:	080086ad 	.word	0x080086ad
 8008648:	08008629 	.word	0x08008629
 800864c:	08008629 	.word	0x08008629
 8008650:	08008629 	.word	0x08008629
 8008654:	08008629 	.word	0x08008629
 8008658:	080086ad 	.word	0x080086ad
 800865c:	08008629 	.word	0x08008629
 8008660:	08008629 	.word	0x08008629
 8008664:	08008629 	.word	0x08008629
 8008668:	08008629 	.word	0x08008629
 800866c:	080087b9 	.word	0x080087b9
 8008670:	080086dd 	.word	0x080086dd
 8008674:	0800879b 	.word	0x0800879b
 8008678:	08008629 	.word	0x08008629
 800867c:	08008629 	.word	0x08008629
 8008680:	080087db 	.word	0x080087db
 8008684:	08008629 	.word	0x08008629
 8008688:	080086dd 	.word	0x080086dd
 800868c:	08008629 	.word	0x08008629
 8008690:	08008629 	.word	0x08008629
 8008694:	080087a3 	.word	0x080087a3
 8008698:	682b      	ldr	r3, [r5, #0]
 800869a:	1d1a      	adds	r2, r3, #4
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	602a      	str	r2, [r5, #0]
 80086a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80086a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80086a8:	2301      	movs	r3, #1
 80086aa:	e0a3      	b.n	80087f4 <_printf_i+0x1f4>
 80086ac:	6820      	ldr	r0, [r4, #0]
 80086ae:	6829      	ldr	r1, [r5, #0]
 80086b0:	0606      	lsls	r6, r0, #24
 80086b2:	f101 0304 	add.w	r3, r1, #4
 80086b6:	d50a      	bpl.n	80086ce <_printf_i+0xce>
 80086b8:	680e      	ldr	r6, [r1, #0]
 80086ba:	602b      	str	r3, [r5, #0]
 80086bc:	2e00      	cmp	r6, #0
 80086be:	da03      	bge.n	80086c8 <_printf_i+0xc8>
 80086c0:	232d      	movs	r3, #45	; 0x2d
 80086c2:	4276      	negs	r6, r6
 80086c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086c8:	485e      	ldr	r0, [pc, #376]	; (8008844 <_printf_i+0x244>)
 80086ca:	230a      	movs	r3, #10
 80086cc:	e019      	b.n	8008702 <_printf_i+0x102>
 80086ce:	680e      	ldr	r6, [r1, #0]
 80086d0:	602b      	str	r3, [r5, #0]
 80086d2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80086d6:	bf18      	it	ne
 80086d8:	b236      	sxthne	r6, r6
 80086da:	e7ef      	b.n	80086bc <_printf_i+0xbc>
 80086dc:	682b      	ldr	r3, [r5, #0]
 80086de:	6820      	ldr	r0, [r4, #0]
 80086e0:	1d19      	adds	r1, r3, #4
 80086e2:	6029      	str	r1, [r5, #0]
 80086e4:	0601      	lsls	r1, r0, #24
 80086e6:	d501      	bpl.n	80086ec <_printf_i+0xec>
 80086e8:	681e      	ldr	r6, [r3, #0]
 80086ea:	e002      	b.n	80086f2 <_printf_i+0xf2>
 80086ec:	0646      	lsls	r6, r0, #25
 80086ee:	d5fb      	bpl.n	80086e8 <_printf_i+0xe8>
 80086f0:	881e      	ldrh	r6, [r3, #0]
 80086f2:	4854      	ldr	r0, [pc, #336]	; (8008844 <_printf_i+0x244>)
 80086f4:	2f6f      	cmp	r7, #111	; 0x6f
 80086f6:	bf0c      	ite	eq
 80086f8:	2308      	moveq	r3, #8
 80086fa:	230a      	movne	r3, #10
 80086fc:	2100      	movs	r1, #0
 80086fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008702:	6865      	ldr	r5, [r4, #4]
 8008704:	60a5      	str	r5, [r4, #8]
 8008706:	2d00      	cmp	r5, #0
 8008708:	bfa2      	ittt	ge
 800870a:	6821      	ldrge	r1, [r4, #0]
 800870c:	f021 0104 	bicge.w	r1, r1, #4
 8008710:	6021      	strge	r1, [r4, #0]
 8008712:	b90e      	cbnz	r6, 8008718 <_printf_i+0x118>
 8008714:	2d00      	cmp	r5, #0
 8008716:	d04d      	beq.n	80087b4 <_printf_i+0x1b4>
 8008718:	4615      	mov	r5, r2
 800871a:	fbb6 f1f3 	udiv	r1, r6, r3
 800871e:	fb03 6711 	mls	r7, r3, r1, r6
 8008722:	5dc7      	ldrb	r7, [r0, r7]
 8008724:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008728:	4637      	mov	r7, r6
 800872a:	42bb      	cmp	r3, r7
 800872c:	460e      	mov	r6, r1
 800872e:	d9f4      	bls.n	800871a <_printf_i+0x11a>
 8008730:	2b08      	cmp	r3, #8
 8008732:	d10b      	bne.n	800874c <_printf_i+0x14c>
 8008734:	6823      	ldr	r3, [r4, #0]
 8008736:	07de      	lsls	r6, r3, #31
 8008738:	d508      	bpl.n	800874c <_printf_i+0x14c>
 800873a:	6923      	ldr	r3, [r4, #16]
 800873c:	6861      	ldr	r1, [r4, #4]
 800873e:	4299      	cmp	r1, r3
 8008740:	bfde      	ittt	le
 8008742:	2330      	movle	r3, #48	; 0x30
 8008744:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008748:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800874c:	1b52      	subs	r2, r2, r5
 800874e:	6122      	str	r2, [r4, #16]
 8008750:	f8cd a000 	str.w	sl, [sp]
 8008754:	464b      	mov	r3, r9
 8008756:	aa03      	add	r2, sp, #12
 8008758:	4621      	mov	r1, r4
 800875a:	4640      	mov	r0, r8
 800875c:	f7ff fee2 	bl	8008524 <_printf_common>
 8008760:	3001      	adds	r0, #1
 8008762:	d14c      	bne.n	80087fe <_printf_i+0x1fe>
 8008764:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008768:	b004      	add	sp, #16
 800876a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800876e:	4835      	ldr	r0, [pc, #212]	; (8008844 <_printf_i+0x244>)
 8008770:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008774:	6829      	ldr	r1, [r5, #0]
 8008776:	6823      	ldr	r3, [r4, #0]
 8008778:	f851 6b04 	ldr.w	r6, [r1], #4
 800877c:	6029      	str	r1, [r5, #0]
 800877e:	061d      	lsls	r5, r3, #24
 8008780:	d514      	bpl.n	80087ac <_printf_i+0x1ac>
 8008782:	07df      	lsls	r7, r3, #31
 8008784:	bf44      	itt	mi
 8008786:	f043 0320 	orrmi.w	r3, r3, #32
 800878a:	6023      	strmi	r3, [r4, #0]
 800878c:	b91e      	cbnz	r6, 8008796 <_printf_i+0x196>
 800878e:	6823      	ldr	r3, [r4, #0]
 8008790:	f023 0320 	bic.w	r3, r3, #32
 8008794:	6023      	str	r3, [r4, #0]
 8008796:	2310      	movs	r3, #16
 8008798:	e7b0      	b.n	80086fc <_printf_i+0xfc>
 800879a:	6823      	ldr	r3, [r4, #0]
 800879c:	f043 0320 	orr.w	r3, r3, #32
 80087a0:	6023      	str	r3, [r4, #0]
 80087a2:	2378      	movs	r3, #120	; 0x78
 80087a4:	4828      	ldr	r0, [pc, #160]	; (8008848 <_printf_i+0x248>)
 80087a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80087aa:	e7e3      	b.n	8008774 <_printf_i+0x174>
 80087ac:	0659      	lsls	r1, r3, #25
 80087ae:	bf48      	it	mi
 80087b0:	b2b6      	uxthmi	r6, r6
 80087b2:	e7e6      	b.n	8008782 <_printf_i+0x182>
 80087b4:	4615      	mov	r5, r2
 80087b6:	e7bb      	b.n	8008730 <_printf_i+0x130>
 80087b8:	682b      	ldr	r3, [r5, #0]
 80087ba:	6826      	ldr	r6, [r4, #0]
 80087bc:	6961      	ldr	r1, [r4, #20]
 80087be:	1d18      	adds	r0, r3, #4
 80087c0:	6028      	str	r0, [r5, #0]
 80087c2:	0635      	lsls	r5, r6, #24
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	d501      	bpl.n	80087cc <_printf_i+0x1cc>
 80087c8:	6019      	str	r1, [r3, #0]
 80087ca:	e002      	b.n	80087d2 <_printf_i+0x1d2>
 80087cc:	0670      	lsls	r0, r6, #25
 80087ce:	d5fb      	bpl.n	80087c8 <_printf_i+0x1c8>
 80087d0:	8019      	strh	r1, [r3, #0]
 80087d2:	2300      	movs	r3, #0
 80087d4:	6123      	str	r3, [r4, #16]
 80087d6:	4615      	mov	r5, r2
 80087d8:	e7ba      	b.n	8008750 <_printf_i+0x150>
 80087da:	682b      	ldr	r3, [r5, #0]
 80087dc:	1d1a      	adds	r2, r3, #4
 80087de:	602a      	str	r2, [r5, #0]
 80087e0:	681d      	ldr	r5, [r3, #0]
 80087e2:	6862      	ldr	r2, [r4, #4]
 80087e4:	2100      	movs	r1, #0
 80087e6:	4628      	mov	r0, r5
 80087e8:	f7f7 fd02 	bl	80001f0 <memchr>
 80087ec:	b108      	cbz	r0, 80087f2 <_printf_i+0x1f2>
 80087ee:	1b40      	subs	r0, r0, r5
 80087f0:	6060      	str	r0, [r4, #4]
 80087f2:	6863      	ldr	r3, [r4, #4]
 80087f4:	6123      	str	r3, [r4, #16]
 80087f6:	2300      	movs	r3, #0
 80087f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087fc:	e7a8      	b.n	8008750 <_printf_i+0x150>
 80087fe:	6923      	ldr	r3, [r4, #16]
 8008800:	462a      	mov	r2, r5
 8008802:	4649      	mov	r1, r9
 8008804:	4640      	mov	r0, r8
 8008806:	47d0      	blx	sl
 8008808:	3001      	adds	r0, #1
 800880a:	d0ab      	beq.n	8008764 <_printf_i+0x164>
 800880c:	6823      	ldr	r3, [r4, #0]
 800880e:	079b      	lsls	r3, r3, #30
 8008810:	d413      	bmi.n	800883a <_printf_i+0x23a>
 8008812:	68e0      	ldr	r0, [r4, #12]
 8008814:	9b03      	ldr	r3, [sp, #12]
 8008816:	4298      	cmp	r0, r3
 8008818:	bfb8      	it	lt
 800881a:	4618      	movlt	r0, r3
 800881c:	e7a4      	b.n	8008768 <_printf_i+0x168>
 800881e:	2301      	movs	r3, #1
 8008820:	4632      	mov	r2, r6
 8008822:	4649      	mov	r1, r9
 8008824:	4640      	mov	r0, r8
 8008826:	47d0      	blx	sl
 8008828:	3001      	adds	r0, #1
 800882a:	d09b      	beq.n	8008764 <_printf_i+0x164>
 800882c:	3501      	adds	r5, #1
 800882e:	68e3      	ldr	r3, [r4, #12]
 8008830:	9903      	ldr	r1, [sp, #12]
 8008832:	1a5b      	subs	r3, r3, r1
 8008834:	42ab      	cmp	r3, r5
 8008836:	dcf2      	bgt.n	800881e <_printf_i+0x21e>
 8008838:	e7eb      	b.n	8008812 <_printf_i+0x212>
 800883a:	2500      	movs	r5, #0
 800883c:	f104 0619 	add.w	r6, r4, #25
 8008840:	e7f5      	b.n	800882e <_printf_i+0x22e>
 8008842:	bf00      	nop
 8008844:	0800b729 	.word	0x0800b729
 8008848:	0800b73a 	.word	0x0800b73a

0800884c <memcpy>:
 800884c:	440a      	add	r2, r1
 800884e:	4291      	cmp	r1, r2
 8008850:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008854:	d100      	bne.n	8008858 <memcpy+0xc>
 8008856:	4770      	bx	lr
 8008858:	b510      	push	{r4, lr}
 800885a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800885e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008862:	4291      	cmp	r1, r2
 8008864:	d1f9      	bne.n	800885a <memcpy+0xe>
 8008866:	bd10      	pop	{r4, pc}

08008868 <memmove>:
 8008868:	4288      	cmp	r0, r1
 800886a:	b510      	push	{r4, lr}
 800886c:	eb01 0402 	add.w	r4, r1, r2
 8008870:	d902      	bls.n	8008878 <memmove+0x10>
 8008872:	4284      	cmp	r4, r0
 8008874:	4623      	mov	r3, r4
 8008876:	d807      	bhi.n	8008888 <memmove+0x20>
 8008878:	1e43      	subs	r3, r0, #1
 800887a:	42a1      	cmp	r1, r4
 800887c:	d008      	beq.n	8008890 <memmove+0x28>
 800887e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008882:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008886:	e7f8      	b.n	800887a <memmove+0x12>
 8008888:	4402      	add	r2, r0
 800888a:	4601      	mov	r1, r0
 800888c:	428a      	cmp	r2, r1
 800888e:	d100      	bne.n	8008892 <memmove+0x2a>
 8008890:	bd10      	pop	{r4, pc}
 8008892:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008896:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800889a:	e7f7      	b.n	800888c <memmove+0x24>

0800889c <_free_r>:
 800889c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800889e:	2900      	cmp	r1, #0
 80088a0:	d044      	beq.n	800892c <_free_r+0x90>
 80088a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088a6:	9001      	str	r0, [sp, #4]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f1a1 0404 	sub.w	r4, r1, #4
 80088ae:	bfb8      	it	lt
 80088b0:	18e4      	addlt	r4, r4, r3
 80088b2:	f000 f913 	bl	8008adc <__malloc_lock>
 80088b6:	4a1e      	ldr	r2, [pc, #120]	; (8008930 <_free_r+0x94>)
 80088b8:	9801      	ldr	r0, [sp, #4]
 80088ba:	6813      	ldr	r3, [r2, #0]
 80088bc:	b933      	cbnz	r3, 80088cc <_free_r+0x30>
 80088be:	6063      	str	r3, [r4, #4]
 80088c0:	6014      	str	r4, [r2, #0]
 80088c2:	b003      	add	sp, #12
 80088c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80088c8:	f000 b90e 	b.w	8008ae8 <__malloc_unlock>
 80088cc:	42a3      	cmp	r3, r4
 80088ce:	d908      	bls.n	80088e2 <_free_r+0x46>
 80088d0:	6825      	ldr	r5, [r4, #0]
 80088d2:	1961      	adds	r1, r4, r5
 80088d4:	428b      	cmp	r3, r1
 80088d6:	bf01      	itttt	eq
 80088d8:	6819      	ldreq	r1, [r3, #0]
 80088da:	685b      	ldreq	r3, [r3, #4]
 80088dc:	1949      	addeq	r1, r1, r5
 80088de:	6021      	streq	r1, [r4, #0]
 80088e0:	e7ed      	b.n	80088be <_free_r+0x22>
 80088e2:	461a      	mov	r2, r3
 80088e4:	685b      	ldr	r3, [r3, #4]
 80088e6:	b10b      	cbz	r3, 80088ec <_free_r+0x50>
 80088e8:	42a3      	cmp	r3, r4
 80088ea:	d9fa      	bls.n	80088e2 <_free_r+0x46>
 80088ec:	6811      	ldr	r1, [r2, #0]
 80088ee:	1855      	adds	r5, r2, r1
 80088f0:	42a5      	cmp	r5, r4
 80088f2:	d10b      	bne.n	800890c <_free_r+0x70>
 80088f4:	6824      	ldr	r4, [r4, #0]
 80088f6:	4421      	add	r1, r4
 80088f8:	1854      	adds	r4, r2, r1
 80088fa:	42a3      	cmp	r3, r4
 80088fc:	6011      	str	r1, [r2, #0]
 80088fe:	d1e0      	bne.n	80088c2 <_free_r+0x26>
 8008900:	681c      	ldr	r4, [r3, #0]
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	6053      	str	r3, [r2, #4]
 8008906:	4421      	add	r1, r4
 8008908:	6011      	str	r1, [r2, #0]
 800890a:	e7da      	b.n	80088c2 <_free_r+0x26>
 800890c:	d902      	bls.n	8008914 <_free_r+0x78>
 800890e:	230c      	movs	r3, #12
 8008910:	6003      	str	r3, [r0, #0]
 8008912:	e7d6      	b.n	80088c2 <_free_r+0x26>
 8008914:	6825      	ldr	r5, [r4, #0]
 8008916:	1961      	adds	r1, r4, r5
 8008918:	428b      	cmp	r3, r1
 800891a:	bf04      	itt	eq
 800891c:	6819      	ldreq	r1, [r3, #0]
 800891e:	685b      	ldreq	r3, [r3, #4]
 8008920:	6063      	str	r3, [r4, #4]
 8008922:	bf04      	itt	eq
 8008924:	1949      	addeq	r1, r1, r5
 8008926:	6021      	streq	r1, [r4, #0]
 8008928:	6054      	str	r4, [r2, #4]
 800892a:	e7ca      	b.n	80088c2 <_free_r+0x26>
 800892c:	b003      	add	sp, #12
 800892e:	bd30      	pop	{r4, r5, pc}
 8008930:	200006d0 	.word	0x200006d0

08008934 <sbrk_aligned>:
 8008934:	b570      	push	{r4, r5, r6, lr}
 8008936:	4e0e      	ldr	r6, [pc, #56]	; (8008970 <sbrk_aligned+0x3c>)
 8008938:	460c      	mov	r4, r1
 800893a:	6831      	ldr	r1, [r6, #0]
 800893c:	4605      	mov	r5, r0
 800893e:	b911      	cbnz	r1, 8008946 <sbrk_aligned+0x12>
 8008940:	f000 f8bc 	bl	8008abc <_sbrk_r>
 8008944:	6030      	str	r0, [r6, #0]
 8008946:	4621      	mov	r1, r4
 8008948:	4628      	mov	r0, r5
 800894a:	f000 f8b7 	bl	8008abc <_sbrk_r>
 800894e:	1c43      	adds	r3, r0, #1
 8008950:	d00a      	beq.n	8008968 <sbrk_aligned+0x34>
 8008952:	1cc4      	adds	r4, r0, #3
 8008954:	f024 0403 	bic.w	r4, r4, #3
 8008958:	42a0      	cmp	r0, r4
 800895a:	d007      	beq.n	800896c <sbrk_aligned+0x38>
 800895c:	1a21      	subs	r1, r4, r0
 800895e:	4628      	mov	r0, r5
 8008960:	f000 f8ac 	bl	8008abc <_sbrk_r>
 8008964:	3001      	adds	r0, #1
 8008966:	d101      	bne.n	800896c <sbrk_aligned+0x38>
 8008968:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800896c:	4620      	mov	r0, r4
 800896e:	bd70      	pop	{r4, r5, r6, pc}
 8008970:	200006d4 	.word	0x200006d4

08008974 <_malloc_r>:
 8008974:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008978:	1ccd      	adds	r5, r1, #3
 800897a:	f025 0503 	bic.w	r5, r5, #3
 800897e:	3508      	adds	r5, #8
 8008980:	2d0c      	cmp	r5, #12
 8008982:	bf38      	it	cc
 8008984:	250c      	movcc	r5, #12
 8008986:	2d00      	cmp	r5, #0
 8008988:	4607      	mov	r7, r0
 800898a:	db01      	blt.n	8008990 <_malloc_r+0x1c>
 800898c:	42a9      	cmp	r1, r5
 800898e:	d905      	bls.n	800899c <_malloc_r+0x28>
 8008990:	230c      	movs	r3, #12
 8008992:	603b      	str	r3, [r7, #0]
 8008994:	2600      	movs	r6, #0
 8008996:	4630      	mov	r0, r6
 8008998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800899c:	4e2e      	ldr	r6, [pc, #184]	; (8008a58 <_malloc_r+0xe4>)
 800899e:	f000 f89d 	bl	8008adc <__malloc_lock>
 80089a2:	6833      	ldr	r3, [r6, #0]
 80089a4:	461c      	mov	r4, r3
 80089a6:	bb34      	cbnz	r4, 80089f6 <_malloc_r+0x82>
 80089a8:	4629      	mov	r1, r5
 80089aa:	4638      	mov	r0, r7
 80089ac:	f7ff ffc2 	bl	8008934 <sbrk_aligned>
 80089b0:	1c43      	adds	r3, r0, #1
 80089b2:	4604      	mov	r4, r0
 80089b4:	d14d      	bne.n	8008a52 <_malloc_r+0xde>
 80089b6:	6834      	ldr	r4, [r6, #0]
 80089b8:	4626      	mov	r6, r4
 80089ba:	2e00      	cmp	r6, #0
 80089bc:	d140      	bne.n	8008a40 <_malloc_r+0xcc>
 80089be:	6823      	ldr	r3, [r4, #0]
 80089c0:	4631      	mov	r1, r6
 80089c2:	4638      	mov	r0, r7
 80089c4:	eb04 0803 	add.w	r8, r4, r3
 80089c8:	f000 f878 	bl	8008abc <_sbrk_r>
 80089cc:	4580      	cmp	r8, r0
 80089ce:	d13a      	bne.n	8008a46 <_malloc_r+0xd2>
 80089d0:	6821      	ldr	r1, [r4, #0]
 80089d2:	3503      	adds	r5, #3
 80089d4:	1a6d      	subs	r5, r5, r1
 80089d6:	f025 0503 	bic.w	r5, r5, #3
 80089da:	3508      	adds	r5, #8
 80089dc:	2d0c      	cmp	r5, #12
 80089de:	bf38      	it	cc
 80089e0:	250c      	movcc	r5, #12
 80089e2:	4629      	mov	r1, r5
 80089e4:	4638      	mov	r0, r7
 80089e6:	f7ff ffa5 	bl	8008934 <sbrk_aligned>
 80089ea:	3001      	adds	r0, #1
 80089ec:	d02b      	beq.n	8008a46 <_malloc_r+0xd2>
 80089ee:	6823      	ldr	r3, [r4, #0]
 80089f0:	442b      	add	r3, r5
 80089f2:	6023      	str	r3, [r4, #0]
 80089f4:	e00e      	b.n	8008a14 <_malloc_r+0xa0>
 80089f6:	6822      	ldr	r2, [r4, #0]
 80089f8:	1b52      	subs	r2, r2, r5
 80089fa:	d41e      	bmi.n	8008a3a <_malloc_r+0xc6>
 80089fc:	2a0b      	cmp	r2, #11
 80089fe:	d916      	bls.n	8008a2e <_malloc_r+0xba>
 8008a00:	1961      	adds	r1, r4, r5
 8008a02:	42a3      	cmp	r3, r4
 8008a04:	6025      	str	r5, [r4, #0]
 8008a06:	bf18      	it	ne
 8008a08:	6059      	strne	r1, [r3, #4]
 8008a0a:	6863      	ldr	r3, [r4, #4]
 8008a0c:	bf08      	it	eq
 8008a0e:	6031      	streq	r1, [r6, #0]
 8008a10:	5162      	str	r2, [r4, r5]
 8008a12:	604b      	str	r3, [r1, #4]
 8008a14:	4638      	mov	r0, r7
 8008a16:	f104 060b 	add.w	r6, r4, #11
 8008a1a:	f000 f865 	bl	8008ae8 <__malloc_unlock>
 8008a1e:	f026 0607 	bic.w	r6, r6, #7
 8008a22:	1d23      	adds	r3, r4, #4
 8008a24:	1af2      	subs	r2, r6, r3
 8008a26:	d0b6      	beq.n	8008996 <_malloc_r+0x22>
 8008a28:	1b9b      	subs	r3, r3, r6
 8008a2a:	50a3      	str	r3, [r4, r2]
 8008a2c:	e7b3      	b.n	8008996 <_malloc_r+0x22>
 8008a2e:	6862      	ldr	r2, [r4, #4]
 8008a30:	42a3      	cmp	r3, r4
 8008a32:	bf0c      	ite	eq
 8008a34:	6032      	streq	r2, [r6, #0]
 8008a36:	605a      	strne	r2, [r3, #4]
 8008a38:	e7ec      	b.n	8008a14 <_malloc_r+0xa0>
 8008a3a:	4623      	mov	r3, r4
 8008a3c:	6864      	ldr	r4, [r4, #4]
 8008a3e:	e7b2      	b.n	80089a6 <_malloc_r+0x32>
 8008a40:	4634      	mov	r4, r6
 8008a42:	6876      	ldr	r6, [r6, #4]
 8008a44:	e7b9      	b.n	80089ba <_malloc_r+0x46>
 8008a46:	230c      	movs	r3, #12
 8008a48:	603b      	str	r3, [r7, #0]
 8008a4a:	4638      	mov	r0, r7
 8008a4c:	f000 f84c 	bl	8008ae8 <__malloc_unlock>
 8008a50:	e7a1      	b.n	8008996 <_malloc_r+0x22>
 8008a52:	6025      	str	r5, [r4, #0]
 8008a54:	e7de      	b.n	8008a14 <_malloc_r+0xa0>
 8008a56:	bf00      	nop
 8008a58:	200006d0 	.word	0x200006d0

08008a5c <_realloc_r>:
 8008a5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a60:	4680      	mov	r8, r0
 8008a62:	4614      	mov	r4, r2
 8008a64:	460e      	mov	r6, r1
 8008a66:	b921      	cbnz	r1, 8008a72 <_realloc_r+0x16>
 8008a68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a6c:	4611      	mov	r1, r2
 8008a6e:	f7ff bf81 	b.w	8008974 <_malloc_r>
 8008a72:	b92a      	cbnz	r2, 8008a80 <_realloc_r+0x24>
 8008a74:	f7ff ff12 	bl	800889c <_free_r>
 8008a78:	4625      	mov	r5, r4
 8008a7a:	4628      	mov	r0, r5
 8008a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a80:	f000 f838 	bl	8008af4 <_malloc_usable_size_r>
 8008a84:	4284      	cmp	r4, r0
 8008a86:	4607      	mov	r7, r0
 8008a88:	d802      	bhi.n	8008a90 <_realloc_r+0x34>
 8008a8a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008a8e:	d812      	bhi.n	8008ab6 <_realloc_r+0x5a>
 8008a90:	4621      	mov	r1, r4
 8008a92:	4640      	mov	r0, r8
 8008a94:	f7ff ff6e 	bl	8008974 <_malloc_r>
 8008a98:	4605      	mov	r5, r0
 8008a9a:	2800      	cmp	r0, #0
 8008a9c:	d0ed      	beq.n	8008a7a <_realloc_r+0x1e>
 8008a9e:	42bc      	cmp	r4, r7
 8008aa0:	4622      	mov	r2, r4
 8008aa2:	4631      	mov	r1, r6
 8008aa4:	bf28      	it	cs
 8008aa6:	463a      	movcs	r2, r7
 8008aa8:	f7ff fed0 	bl	800884c <memcpy>
 8008aac:	4631      	mov	r1, r6
 8008aae:	4640      	mov	r0, r8
 8008ab0:	f7ff fef4 	bl	800889c <_free_r>
 8008ab4:	e7e1      	b.n	8008a7a <_realloc_r+0x1e>
 8008ab6:	4635      	mov	r5, r6
 8008ab8:	e7df      	b.n	8008a7a <_realloc_r+0x1e>
	...

08008abc <_sbrk_r>:
 8008abc:	b538      	push	{r3, r4, r5, lr}
 8008abe:	4d06      	ldr	r5, [pc, #24]	; (8008ad8 <_sbrk_r+0x1c>)
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	4604      	mov	r4, r0
 8008ac4:	4608      	mov	r0, r1
 8008ac6:	602b      	str	r3, [r5, #0]
 8008ac8:	f000 f81e 	bl	8008b08 <_sbrk>
 8008acc:	1c43      	adds	r3, r0, #1
 8008ace:	d102      	bne.n	8008ad6 <_sbrk_r+0x1a>
 8008ad0:	682b      	ldr	r3, [r5, #0]
 8008ad2:	b103      	cbz	r3, 8008ad6 <_sbrk_r+0x1a>
 8008ad4:	6023      	str	r3, [r4, #0]
 8008ad6:	bd38      	pop	{r3, r4, r5, pc}
 8008ad8:	200006d8 	.word	0x200006d8

08008adc <__malloc_lock>:
 8008adc:	4801      	ldr	r0, [pc, #4]	; (8008ae4 <__malloc_lock+0x8>)
 8008ade:	f000 b811 	b.w	8008b04 <__retarget_lock_acquire_recursive>
 8008ae2:	bf00      	nop
 8008ae4:	200006dc 	.word	0x200006dc

08008ae8 <__malloc_unlock>:
 8008ae8:	4801      	ldr	r0, [pc, #4]	; (8008af0 <__malloc_unlock+0x8>)
 8008aea:	f000 b80c 	b.w	8008b06 <__retarget_lock_release_recursive>
 8008aee:	bf00      	nop
 8008af0:	200006dc 	.word	0x200006dc

08008af4 <_malloc_usable_size_r>:
 8008af4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008af8:	1f18      	subs	r0, r3, #4
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	bfbc      	itt	lt
 8008afe:	580b      	ldrlt	r3, [r1, r0]
 8008b00:	18c0      	addlt	r0, r0, r3
 8008b02:	4770      	bx	lr

08008b04 <__retarget_lock_acquire_recursive>:
 8008b04:	4770      	bx	lr

08008b06 <__retarget_lock_release_recursive>:
 8008b06:	4770      	bx	lr

08008b08 <_sbrk>:
 8008b08:	4a04      	ldr	r2, [pc, #16]	; (8008b1c <_sbrk+0x14>)
 8008b0a:	6811      	ldr	r1, [r2, #0]
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	b909      	cbnz	r1, 8008b14 <_sbrk+0xc>
 8008b10:	4903      	ldr	r1, [pc, #12]	; (8008b20 <_sbrk+0x18>)
 8008b12:	6011      	str	r1, [r2, #0]
 8008b14:	6810      	ldr	r0, [r2, #0]
 8008b16:	4403      	add	r3, r0
 8008b18:	6013      	str	r3, [r2, #0]
 8008b1a:	4770      	bx	lr
 8008b1c:	200006e0 	.word	0x200006e0
 8008b20:	200006e8 	.word	0x200006e8

08008b24 <_init>:
 8008b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b26:	bf00      	nop
 8008b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b2a:	bc08      	pop	{r3}
 8008b2c:	469e      	mov	lr, r3
 8008b2e:	4770      	bx	lr

08008b30 <_fini>:
 8008b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b32:	bf00      	nop
 8008b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b36:	bc08      	pop	{r3}
 8008b38:	469e      	mov	lr, r3
 8008b3a:	4770      	bx	lr
