#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x135ec5170 .scope module, "TB_Pipeline" "TB_Pipeline" 2 9;
 .timescale -9 -9;
v0x135f98460_0 .var "clk", 0 0;
v0x135f984f0_0 .var "debug", 0 0;
v0x135f98580_0 .var "rst", 0 0;
S_0x135f5e500 .scope module, "riscv_top" "RISCVTop" 2 49, 3 5 0, S_0x135ec5170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
v0x135f97d40_0 .net "clk", 0 0, v0x135f98460_0;  1 drivers
v0x135f97dd0_0 .net "debug", 0 0, v0x135f984f0_0;  1 drivers
v0x135f97e60_0 .net "instr", 31 0, L_0x135fa0630;  1 drivers
v0x135f97ff0_0 .net "instr_addr", 31 0, L_0x135f98770;  1 drivers
v0x135f98080_0 .net "mem_addr", 31 0, L_0x135f9cb50;  1 drivers
v0x135f98110_0 .net "mem_read_data", 31 0, L_0x135fa0ab0;  1 drivers
v0x135f981a0_0 .net "mem_write_data", 31 0, L_0x135f987e0;  1 drivers
v0x135f98230_0 .net "ram_write", 0 0, L_0x135f9da90;  1 drivers
v0x135f982c0_0 .net "rst", 0 0, v0x135f98580_0;  1 drivers
v0x135f983d0_0 .net "write_type", 2 0, L_0x135f9dbb0;  1 drivers
S_0x135f66970 .scope module, "instr_mem" "INSTMEM" 3 22, 4 3 0, S_0x135f5e500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x135f1b230 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x135fa0630 .functor BUFZ 32, L_0x135fa0450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135e83740_0 .net *"_ivl_0", 31 0, L_0x135fa0450;  1 drivers
v0x135f5c6d0_0 .net *"_ivl_2", 31 0, L_0x135fa0590;  1 drivers
v0x135f551d0_0 .net *"_ivl_4", 29 0, L_0x135fa04f0;  1 drivers
L_0x138089018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135f54140_0 .net *"_ivl_6", 1 0, L_0x138089018;  1 drivers
v0x135f78be0_0 .net "addr", 31 0, L_0x135f98770;  alias, 1 drivers
v0x135e84210_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135e5c010_0 .net "data_out", 31 0, L_0x135fa0630;  alias, 1 drivers
v0x135e36240_0 .var/i "i", 31 0;
v0x135e79040 .array "mem_core", 65535 0, 31 0;
L_0x135fa0450 .array/port v0x135e79040, L_0x135fa0590;
L_0x135fa04f0 .part L_0x135f98770, 2, 30;
L_0x135fa0590 .concat [ 30 2 0 0], L_0x135fa04f0, L_0x138089018;
S_0x135f60710 .scope module, "mem" "MEM" 3 28, 5 3 0, S_0x135f5e500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "write_type";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x135ecd970 .param/l "LEN" 0 5 13, +C4<00000000000000010000000000000000>;
L_0x135fa0ab0 .functor BUFZ 32, L_0x135fa09a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f65290_0 .net *"_ivl_10", 31 0, L_0x135fa09a0;  1 drivers
v0x135f61f90_0 .net *"_ivl_2", 29 0, L_0x135fa06a0;  1 drivers
L_0x138089060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135f64190_0 .net *"_ivl_4", 1 0, L_0x138089060;  1 drivers
v0x135f63090_0 .net "addr", 31 0, L_0x135f9cb50;  alias, 1 drivers
v0x135f1ea70_0 .net "base_index", 31 0, L_0x135fa0740;  1 drivers
v0x135f1d970_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f3f700_0 .net "data_in", 31 0, L_0x135f987e0;  alias, 1 drivers
v0x135f3e600_0 .net "data_out", 31 0, L_0x135fa0ab0;  alias, 1 drivers
v0x135f47c20_0 .net "debug", 0 0, v0x135f984f0_0;  alias, 1 drivers
v0x135f3c400_0 .var/i "i", 31 0;
v0x135f46b90 .array "mem_core", 65535 0, 31 0;
v0x135f4be60_0 .var/i "out_file", 31 0;
v0x135f48cb0_0 .var/i "ram_index", 31 0;
v0x135f44a70_0 .net "sb_offset", 1 0, L_0x135fa0860;  1 drivers
v0x135f3d500_0 .net "sh_offset", 0 0, L_0x135fa0900;  1 drivers
v0x135f4add0_0 .net "write_enable", 0 0, L_0x135f9da90;  alias, 1 drivers
v0x135f439e0_0 .net "write_type", 2 0, L_0x135f9dbb0;  alias, 1 drivers
E_0x135f674c0 .event posedge, v0x135e84210_0;
L_0x135fa06a0 .part L_0x135f9cb50, 2, 30;
L_0x135fa0740 .concat [ 30 2 0 0], L_0x135fa06a0, L_0x138089060;
L_0x135fa0860 .part L_0x135f9cb50, 0, 2;
L_0x135fa0900 .part L_0x135f9cb50, 1, 1;
L_0x135fa09a0 .array/port v0x135f46b90, L_0x135fa0740;
S_0x135f658e0 .scope module, "riscv" "RISCVPipeline" 3 14, 6 16 0, S_0x135f5e500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "mem_read_data";
    .port_info 4 /OUTPUT 1 "ram_write";
    .port_info 5 /OUTPUT 3 "write_type";
    .port_info 6 /OUTPUT 32 "instr_addr";
    .port_info 7 /OUTPUT 32 "mem_addr";
    .port_info 8 /OUTPUT 32 "mem_write_data";
L_0x135f98700 .functor BUFZ 32, L_0x135fa0630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135f98770 .functor BUFZ 32, v0x135f8d0e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135f987e0 .functor BUFZ 32, L_0x135f9d0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135f9cb50 .functor BUFZ 32, L_0x135f9ccd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135f9da90 .functor BUFZ 1, L_0x135f9d270, C4<0>, C4<0>, C4<0>;
L_0x135f9dbb0 .functor BUFZ 3, L_0x135f9d690, C4<000>, C4<000>, C4<000>;
L_0x135f9dd20 .functor BUFZ 3, L_0x135f9d690, C4<000>, C4<000>, C4<000>;
v0x135f93f90_0 .net "alu_result_ex", 31 0, v0x135f5a770_0;  1 drivers
v0x135f940a0_0 .net "alu_result_mem", 31 0, L_0x135f9ccd0;  1 drivers
v0x135f941b0_0 .net "alu_result_wb", 31 0, L_0x135f9e0e0;  1 drivers
v0x135f94240_0 .net "alu_src1_ex", 0 0, L_0x135f9c340;  1 drivers
v0x135f94350_0 .net "alu_src1_id", 0 0, v0x135f825f0_0;  1 drivers
v0x135f94460_0 .net "alu_src2_ex", 0 0, L_0x135f9c8d0;  1 drivers
v0x135f94570_0 .net "alu_src2_id", 0 0, v0x135f826e0_0;  1 drivers
v0x135f94680_0 .net "alu_type_ex", 3 0, L_0x135f9bae0;  1 drivers
v0x135f94790_0 .net "alu_type_id", 3 0, v0x135f827b0_0;  1 drivers
v0x135f94920_0 .net "branch_id", 0 0, L_0x135f9ab70;  1 drivers
v0x135f949b0_0 .net "bubble_ex", 0 0, L_0x135fa0140;  1 drivers
v0x135f94a40_0 .net "bubble_id", 0 0, L_0x135f9fef0;  1 drivers
v0x135f94ad0_0 .net "bubble_if", 0 0, L_0x135fa0050;  1 drivers
v0x135f94b60_0 .net "bubble_mem", 0 0, L_0x135f98350;  1 drivers
v0x135f94bf0_0 .net "bubble_wb", 0 0, L_0x135fa0340;  1 drivers
v0x135f94c80_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f94d10_0 .net "imm_ex", 31 0, L_0x135f9b1b0;  1 drivers
v0x135f94ea0_0 .net "imm_id", 31 0, v0x135f853f0_0;  1 drivers
v0x135f94f30_0 .net "imm_mem", 31 0, L_0x135f9cf70;  1 drivers
v0x135f94fc0_0 .net "imm_wb", 31 0, L_0x135f9e280;  1 drivers
v0x135f95050_0 .net "instr", 31 0, L_0x135fa0630;  alias, 1 drivers
v0x135f950e0_0 .net "instr_addr", 31 0, L_0x135f98770;  alias, 1 drivers
v0x135f95170_0 .net "instr_funct3_ex", 2 0, L_0x135f9bc40;  1 drivers
v0x135f95280_0 .net "instr_funct3_id", 2 0, L_0x135f9acc0;  1 drivers
v0x135f95310_0 .net "instr_funct3_mem", 2 0, L_0x135f9d690;  1 drivers
v0x135f953a0_0 .net "instr_id", 31 0, L_0x135f98940;  1 drivers
v0x135f95430_0 .net "instr_if", 31 0, L_0x135f98700;  1 drivers
v0x135f954c0_0 .net "jal_id", 0 0, L_0x135f9abe0;  1 drivers
v0x135f95550_0 .net "jalr_id", 0 0, L_0x135f9ac50;  1 drivers
v0x135f955e0_0 .net "load_type_mem", 2 0, L_0x135f9dd20;  1 drivers
v0x135f95670_0 .net "mem2reg_data", 31 0, v0x135f8e060_0;  1 drivers
v0x135f95700_0 .net "mem2reg_data_wb", 31 0, L_0x135f9df60;  1 drivers
v0x135f95790_0 .net "mem_addr", 31 0, L_0x135f9cb50;  alias, 1 drivers
v0x135f94da0_0 .net "mem_read_data", 31 0, L_0x135fa0ab0;  alias, 1 drivers
v0x135f95a20_0 .net "mem_read_ex", 0 0, L_0x135f9c620;  1 drivers
v0x135f95ab0_0 .net "mem_read_id", 0 0, v0x135f83640_0;  1 drivers
v0x135f95bc0_0 .net "mem_read_mem", 0 0, L_0x135f9d530;  1 drivers
v0x135f95cd0_0 .net "mem_write_data", 31 0, L_0x135f987e0;  alias, 1 drivers
v0x135f95d60_0 .net "mem_write_ex", 0 0, L_0x135f9bf00;  1 drivers
v0x135f95e70_0 .net "mem_write_id", 0 0, v0x135f83750_0;  1 drivers
v0x135f95f80_0 .net "mem_write_mem", 0 0, L_0x135f9d270;  1 drivers
v0x135f96010_0 .net "new_pc", 31 0, v0x135f860d0_0;  1 drivers
o0x138059910 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135f96120_0 .net "nxpc_wb", 31 0, o0x138059910;  0 drivers
v0x135f961b0_0 .net "pc_ex", 31 0, L_0x135f9af60;  1 drivers
v0x135f962c0_0 .net "pc_id", 31 0, L_0x135f98aa0;  1 drivers
v0x135f96350_0 .net "pc_if", 31 0, v0x135f8d0e0_0;  1 drivers
v0x135f963e0_0 .net "pc_plus4_ex", 31 0, L_0x135f99840;  1 drivers
v0x135f964f0_0 .net "pc_plus4_id", 31 0, L_0x135f98c20;  1 drivers
v0x135f96580_0 .net "pc_plus4_if", 31 0, L_0x135f98610;  1 drivers
v0x135f96610_0 .net "pc_plus4_mem", 31 0, L_0x135f9ce10;  1 drivers
v0x135f96720_0 .net "pc_plus4_wb", 31 0, L_0x135f9e420;  1 drivers
v0x135f967b0_0 .net "pc_src", 0 0, v0x135f86340_0;  1 drivers
v0x135f96840_0 .net "ram_write", 0 0, L_0x135f9da90;  alias, 1 drivers
v0x135f968d0_0 .net "rd_ex", 4 0, L_0x135f9b640;  1 drivers
v0x135f96960_0 .net "rd_id", 4 0, L_0x135f98cd0;  1 drivers
v0x135f969f0_0 .net "rd_mem", 4 0, L_0x135f9d7f0;  1 drivers
v0x135f96a80_0 .net "rd_wb", 4 0, L_0x135f9e5c0;  1 drivers
v0x135f96b10_0 .net "reg_src_ex", 1 0, L_0x135f9bda0;  1 drivers
v0x135f96c20_0 .net "reg_src_id", 1 0, v0x135f838b0_0;  1 drivers
v0x135f96d30_0 .net "reg_src_mem", 1 0, L_0x135f9d9e0;  1 drivers
v0x135f96e40_0 .net "reg_src_wb", 1 0, L_0x135f9de00;  1 drivers
v0x135f96ed0_0 .net "reg_write_data_mem", 31 0, v0x135f8e240_0;  1 drivers
v0x135f96f60_0 .net "reg_write_data_wb", 31 0, v0x135f93e80_0;  1 drivers
v0x135f96ff0_0 .net "reg_write_ex", 0 0, L_0x135f9c060;  1 drivers
v0x135f97100_0 .net "reg_write_id", 0 0, L_0x135f9ae00;  1 drivers
v0x135f95820_0 .net "reg_write_mem", 0 0, L_0x135f9d3d0;  1 drivers
v0x135f958b0_0 .net "reg_write_wb", 0 0, L_0x135f9e760;  1 drivers
v0x135f95940_0 .net "rs1_data_ex", 31 0, L_0x135f9b2f0;  1 drivers
v0x135f97190_0 .net "rs1_data_id", 31 0, L_0x135f9a990;  1 drivers
v0x135f97220_0 .net "rs1_ex", 4 0, L_0x135f9b7a0;  1 drivers
v0x135f972b0_0 .net "rs1_fwd_ex", 1 0, v0x135f65c40_0;  1 drivers
v0x135f973c0_0 .net "rs1_fwd_id", 1 0, v0x135f1d220_0;  1 drivers
v0x135f97450_0 .net "rs1_id", 4 0, L_0x135f98dc0;  1 drivers
v0x135f974e0_0 .net "rs2_data_ex", 31 0, L_0x135f9b450;  1 drivers
v0x135f97570_0 .net "rs2_data_id", 31 0, L_0x135f9aa80;  1 drivers
v0x135f97600_0 .net "rs2_data_mem", 31 0, L_0x135f9d0d0;  1 drivers
v0x135f97690_0 .net "rs2_ex", 4 0, L_0x135f9b940;  1 drivers
v0x135f97720_0 .net "rs2_fwd_ex", 1 0, v0x135f64b40_0;  1 drivers
v0x135f97830_0 .net "rs2_fwd_id", 1 0, v0x135f1f870_0;  1 drivers
v0x135f978c0_0 .net "rs2_id", 4 0, L_0x135f98e40;  1 drivers
v0x135f97950_0 .net "rst", 0 0, v0x135f98580_0;  alias, 1 drivers
L_0x138088f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135f979e0_0 .net "stall_ex", 0 0, L_0x138088f40;  1 drivers
v0x135f97a70_0 .net "stall_id", 0 0, L_0x135f9ff60;  1 drivers
v0x135f97b00_0 .net "stall_if", 0 0, L_0x135f9fe00;  1 drivers
L_0x138088f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135f97b90_0 .net "stall_mem", 0 0, L_0x138088f88;  1 drivers
L_0x138088fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135f97c20_0 .net "stall_wb", 0 0, L_0x138088fd0;  1 drivers
v0x135f97cb0_0 .net "write_type", 2 0, L_0x135f9dbb0;  alias, 1 drivers
S_0x135f647e0 .scope module, "ex_mem" "EX_MEM" 6 145, 7 2 0, S_0x135f658e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x135f4d0d0_0 .net "alu_result_ex", 31 0, v0x135f5a770_0;  alias, 1 drivers
v0x135f4d160_0 .net "alu_result_mem", 31 0, L_0x135f9ccd0;  alias, 1 drivers
v0x135f4c040_0 .net "bubble_mem", 0 0, L_0x135f98350;  alias, 1 drivers
v0x135f4c0d0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f4afb0_0 .net "imm_ex", 31 0, L_0x135f9b1b0;  alias, 1 drivers
v0x135f49f20_0 .net "imm_mem", 31 0, L_0x135f9cf70;  alias, 1 drivers
v0x135f49fb0_0 .net "instr_funct3_ex", 2 0, L_0x135f9bc40;  alias, 1 drivers
v0x135f48e90_0 .net "instr_funct3_mem", 2 0, L_0x135f9d690;  alias, 1 drivers
v0x135f48f20_0 .net "mem_addr", 31 0, L_0x135f9cb50;  alias, 1 drivers
v0x135f47e00_0 .net "mem_read_ex", 0 0, L_0x135f9c620;  alias, 1 drivers
v0x135f47e90_0 .net "mem_read_mem", 0 0, L_0x135f9d530;  alias, 1 drivers
o0x138051b40 .functor BUFZ 1, C4<z>; HiZ drive
v0x135f46d70_0 .net "mem_write", 0 0, o0x138051b40;  0 drivers
v0x135f46e00_0 .net "mem_write_ex", 0 0, L_0x135f9bf00;  alias, 1 drivers
v0x135f45ce0_0 .net "mem_write_mem", 0 0, L_0x135f9d270;  alias, 1 drivers
v0x135f45d70_0 .net "pc_plus4_ex", 31 0, L_0x135f99840;  alias, 1 drivers
v0x135f44c50_0 .net "pc_plus4_mem", 31 0, L_0x135f9ce10;  alias, 1 drivers
v0x135f44d00_0 .net "rd_ex", 4 0, L_0x135f9b640;  alias, 1 drivers
v0x135f42b30_0 .net "rd_mem", 4 0, L_0x135f9d7f0;  alias, 1 drivers
v0x135f42bc0_0 .net "reg_src_ex", 1 0, L_0x135f9bda0;  alias, 1 drivers
v0x135f41a90_0 .net "reg_src_mem", 1 0, L_0x135f9d9e0;  alias, 1 drivers
v0x135f41b20_0 .net "reg_write_ex", 0 0, L_0x135f9c060;  alias, 1 drivers
v0x135f409f0_0 .net "reg_write_mem", 0 0, L_0x135f9d3d0;  alias, 1 drivers
v0x135f40a80_0 .net "rs2_data_ex", 31 0, L_0x135f9b450;  alias, 1 drivers
v0x135f6eaf0_0 .net "rs2_data_mem", 31 0, L_0x135f9d0d0;  alias, 1 drivers
v0x135f6eb80_0 .net "stall_mem", 0 0, L_0x138088f88;  alias, 1 drivers
v0x135f6e7e0_0 .net "write_data", 31 0, L_0x135f987e0;  alias, 1 drivers
v0x135f6e870_0 .net "write_type", 2 0, L_0x135f9dbb0;  alias, 1 drivers
S_0x135f636e0 .scope module, "EX_MEM_alu_result" "PipeDff" 7 23, 8 1 0, S_0x135f647e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135f4cef0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f9ccd0 .functor BUFZ 32, v0x135f56270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f59500_0 .net "bubble", 0 0, L_0x135f98350;  alias, 1 drivers
v0x135f5d750_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f49d40_0 .net "data_in", 31 0, v0x135f5a770_0;  alias, 1 drivers
v0x135f58470_0 .net "data_out", 31 0, L_0x135f9ccd0;  alias, 1 drivers
v0x135f5a590_0 .net "data_out_wire", 31 0, v0x135f56270_0;  1 drivers
v0x135f56270_0 .var "data_reg", 31 0;
L_0x1380889e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e4f610_0 .net "default_val", 31 0, L_0x1380889e8;  1 drivers
v0x135ecda70_0 .net "stall", 0 0, L_0x138088f88;  alias, 1 drivers
S_0x135f625e0 .scope module, "EX_MEM_imm" "PipeDff" 7 25, 8 1 0, S_0x135f647e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135e4f6a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f9cf70 .functor BUFZ 32, v0x135f604d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f5e290_0 .net "bubble", 0 0, L_0x135f98350;  alias, 1 drivers
v0x135f65580_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f64480_0 .net "data_in", 31 0, L_0x135f9b1b0;  alias, 1 drivers
v0x135f63380_0 .net "data_out", 31 0, L_0x135f9cf70;  alias, 1 drivers
v0x135f62280_0 .net "data_out_wire", 31 0, v0x135f604d0_0;  1 drivers
v0x135f604d0_0 .var "data_reg", 31 0;
L_0x138088a78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f1dc60_0 .net "default_val", 31 0, L_0x138088a78;  1 drivers
v0x135f1cb30_0 .net "stall", 0 0, L_0x138088f88;  alias, 1 drivers
S_0x135f1dfc0 .scope module, "EX_MEM_instr_funct3" "PipeDff" 7 32, 8 1 0, S_0x135f647e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x135f1cbc0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x135f9d690 .functor BUFZ 3, v0x135f52ea0_0, C4<000>, C4<000>, C4<000>;
v0x135f24880_0 .net "bubble", 0 0, L_0x135f98350;  alias, 1 drivers
v0x135f3f9f0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f3e8f0_0 .net "data_in", 2 0, L_0x135f9bc40;  alias, 1 drivers
v0x135f3d7f0_0 .net "data_out", 2 0, L_0x135f9d690;  alias, 1 drivers
v0x135f3c6f0_0 .net "data_out_wire", 2 0, v0x135f52ea0_0;  1 drivers
v0x135f52ea0_0 .var "data_reg", 2 0;
L_0x138088be0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x135f57660_0 .net "default_val", 2 0, L_0x138088be0;  1 drivers
v0x135f56560_0 .net "stall", 0 0, L_0x138088f88;  alias, 1 drivers
S_0x135f1cea0 .scope module, "EX_MEM_mem_read" "PipeDff" 7 30, 8 1 0, S_0x135f647e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x135f52f30 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x135f9d530 .functor BUFZ 1, v0x135f19b50_0, C4<0>, C4<0>, C4<0>;
v0x135f543c0_0 .net "bubble", 0 0, L_0x135f98350;  alias, 1 drivers
v0x135f18cb0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f74b80_0 .net "data_in", 0 0, L_0x135f9c620;  alias, 1 drivers
v0x135f742e0_0 .net "data_out", 0 0, L_0x135f9d530;  alias, 1 drivers
v0x135f733f0_0 .net "data_out_wire", 0 0, v0x135f19b50_0;  1 drivers
v0x135f19b50_0 .var "data_reg", 0 0;
L_0x138088b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135f19be0_0 .net "default_val", 0 0, L_0x138088b98;  1 drivers
v0x135f1ed50_0 .net "stall", 0 0, L_0x138088f88;  alias, 1 drivers
S_0x135f392a0 .scope module, "EX_MEM_mem_write" "PipeDff" 7 28, 8 1 0, S_0x135f647e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x135f18d80 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x135f9d270 .functor BUFZ 1, v0x135f5e0c0_0, C4<0>, C4<0>, C4<0>;
v0x135f3b5a0_0 .net "bubble", 0 0, L_0x135f98350;  alias, 1 drivers
v0x135f3b630_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135e6e4d0_0 .net "data_in", 0 0, L_0x135f9bf00;  alias, 1 drivers
v0x135e6e560_0 .net "data_out", 0 0, L_0x135f9d270;  alias, 1 drivers
v0x135f5e030_0 .net "data_out_wire", 0 0, v0x135f5e0c0_0;  1 drivers
v0x135f5e0c0_0 .var "data_reg", 0 0;
L_0x138088b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135f532c0_0 .net "default_val", 0 0, L_0x138088b08;  1 drivers
v0x135f53350_0 .net "stall", 0 0, L_0x138088f88;  alias, 1 drivers
S_0x135f1f4f0 .scope module, "EX_MEM_pc_plus4" "PipeDff" 7 24, 8 1 0, S_0x135f647e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135f565f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f9ce10 .functor BUFZ 32, v0x135f614f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f1b3b0_0 .net "bubble", 0 0, L_0x135f98350;  alias, 1 drivers
v0x135f67620_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f676b0_0 .net "data_in", 31 0, L_0x135f99840;  alias, 1 drivers
v0x135f610e0_0 .net "data_out", 31 0, L_0x135f9ce10;  alias, 1 drivers
v0x135f61170_0 .net "data_out_wire", 31 0, v0x135f614f0_0;  1 drivers
v0x135f614f0_0 .var "data_reg", 31 0;
L_0x138088a30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f61580_0 .net "default_val", 31 0, L_0x138088a30;  1 drivers
v0x135f1af80_0 .net "stall", 0 0, L_0x138088f88;  alias, 1 drivers
S_0x135f39de0 .scope module, "EX_MEM_rd" "PipeDff" 7 33, 8 1 0, S_0x135f647e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x135f64510 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x135f9d7f0 .functor BUFZ 5, v0x135f47220_0, C4<00000>, C4<00000>, C4<00000>;
v0x135f1f250_0 .net "bubble", 0 0, L_0x135f98350;  alias, 1 drivers
v0x135f1f2e0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f4e170_0 .net "data_in", 4 0, L_0x135f9b640;  alias, 1 drivers
v0x135f4e200_0 .net "data_out", 4 0, L_0x135f9d7f0;  alias, 1 drivers
v0x135f47190_0 .net "data_out_wire", 4 0, v0x135f47220_0;  1 drivers
v0x135f47220_0 .var "data_reg", 4 0;
L_0x138088c28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x135f45070_0 .net "default_val", 4 0, L_0x138088c28;  1 drivers
v0x135f45100_0 .net "stall", 0 0, L_0x138088f88;  alias, 1 drivers
S_0x135f39b10 .scope module, "EX_MEM_reg_src" "PipeDff" 7 34, 8 1 0, S_0x135f647e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x135f5e320 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x135f9d9e0 .functor BUFZ 2, v0x135f4d580_0, C4<00>, C4<00>, C4<00>;
v0x135f4b3d0_0 .net "bubble", 0 0, L_0x135f98350;  alias, 1 drivers
v0x135f4b460_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f48220_0 .net "data_in", 1 0, L_0x135f9bda0;  alias, 1 drivers
v0x135f482b0_0 .net "data_out", 1 0, L_0x135f9d9e0;  alias, 1 drivers
v0x135f4d4f0_0 .net "data_out_wire", 1 0, v0x135f4d580_0;  1 drivers
v0x135f4d580_0 .var "data_reg", 1 0;
L_0x138088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135f43fe0_0 .net "default_val", 1 0, L_0x138088c70;  1 drivers
v0x135f44070_0 .net "stall", 0 0, L_0x138088f88;  alias, 1 drivers
S_0x135f39840 .scope module, "EX_MEM_reg_write" "PipeDff" 7 29, 8 1 0, S_0x135f647e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x135f18d40 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x135f9d3d0 .functor BUFZ 1, v0x135f547f0_0, C4<0>, C4<0>, C4<0>;
v0x135f492b0_0 .net "bubble", 0 0, L_0x135f98350;  alias, 1 drivers
v0x135f49340_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f5bc20_0 .net "data_in", 0 0, L_0x135f9c060;  alias, 1 drivers
v0x135f5bcb0_0 .net "data_out", 0 0, L_0x135f9d3d0;  alias, 1 drivers
v0x135f54760_0 .net "data_out_wire", 0 0, v0x135f547f0_0;  1 drivers
v0x135f547f0_0 .var "data_reg", 0 0;
L_0x138088b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135f59b00_0 .net "default_val", 0 0, L_0x138088b50;  1 drivers
v0x135f59b90_0 .net "stall", 0 0, L_0x138088f88;  alias, 1 drivers
S_0x135f39570 .scope module, "EX_MEM_rs2_data" "PipeDff" 7 26, 8 1 0, S_0x135f647e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135f3e980 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f9d0d0 .functor BUFZ 32, v0x135f5d930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f55880_0 .net "bubble", 0 0, L_0x135f98350;  alias, 1 drivers
v0x135f74f30_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f74fc0_0 .net "data_in", 31 0, L_0x135f9b450;  alias, 1 drivers
v0x135e3bea0_0 .net "data_out", 31 0, L_0x135f9d0d0;  alias, 1 drivers
v0x135e3bf30_0 .net "data_out_wire", 31 0, v0x135f5d930_0;  1 drivers
v0x135f5d930_0 .var "data_reg", 31 0;
L_0x138088ac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f5d9c0_0 .net "default_val", 31 0, L_0x138088ac0;  1 drivers
v0x135f66580_0 .net "stall", 0 0, L_0x138088f88;  alias, 1 drivers
S_0x135f24dc0 .scope module, "ex_module" "EX_MODULE" 6 120, 9 3 0, S_0x135f658e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 1 "pc_src";
L_0x135f9cae0 .functor BUFZ 32, v0x135f5a770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f3cb10_0 .net "alu_result", 31 0, v0x135f5a770_0;  alias, 1 drivers
v0x135f4a600_0 .net "alu_result_wire", 31 0, L_0x135f9cae0;  1 drivers
v0x135f4a6a0_0 .net "alu_src1", 0 0, L_0x135f9c340;  alias, 1 drivers
v0x135f42f20_0 .net "alu_src2", 0 0, L_0x135f9c8d0;  alias, 1 drivers
v0x135f42fb0_0 .net "alu_type", 3 0, L_0x135f9bae0;  alias, 1 drivers
v0x135f4c720_0 .net "imm", 31 0, L_0x135f9b1b0;  alias, 1 drivers
v0x135f4c7b0_0 .net "less_than", 0 0, v0x135f59770_0;  1 drivers
v0x135f6f640_0 .net "op1", 31 0, v0x135f4b760_0;  1 drivers
v0x135f6f6d0_0 .net "op2", 31 0, v0x135f484e0_0;  1 drivers
v0x135f6f320_0 .net "pc", 31 0, L_0x135f9af60;  alias, 1 drivers
o0x1380528c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x135f568c0_0 .net "pc_src", 0 0, o0x1380528c0;  0 drivers
v0x135f56950_0 .net "reg_write_data_mem", 31 0, v0x135f8e240_0;  alias, 1 drivers
v0x135f58d30_0 .net "reg_write_data_wb", 31 0, v0x135f93e80_0;  alias, 1 drivers
v0x135f58dc0_0 .net "rs1_data", 31 0, L_0x135f9b2f0;  alias, 1 drivers
v0x135f5cc90_0 .net "rs1_fwd_ex", 1 0, v0x135f65c40_0;  alias, 1 drivers
v0x135f5cd20_0 .net "rs2_data", 31 0, L_0x135f9b450;  alias, 1 drivers
v0x135f5bf60_0 .net "rs2_fwd_ex", 1 0, v0x135f64b40_0;  alias, 1 drivers
v0x135f579c0_0 .net "zero", 0 0, v0x135ef9b40_0;  1 drivers
S_0x135f24af0 .scope module, "EX_ALU" "ALU" 9 36, 10 2 0, S_0x135f24dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x135f5b800_0 .net "alu_in1", 31 0, v0x135f4b760_0;  alias, 1 drivers
v0x135f5b890_0 .net "alu_in2", 31 0, v0x135f484e0_0;  alias, 1 drivers
v0x135f5a770_0 .var "alu_result", 31 0;
v0x135f596e0_0 .net "alu_type", 3 0, L_0x135f9bae0;  alias, 1 drivers
v0x135f59770_0 .var "less_than", 0 0;
v0x135ef9b40_0 .var "zero", 0 0;
E_0x135f5c960 .event edge, v0x135f596e0_0, v0x135f5b800_0, v0x135f5b890_0, v0x135f49d40_0;
S_0x135f3ec50 .scope module, "EX_OP_SELECTOR" "OpSelector" 9 22, 11 3 0, S_0x135f24dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
v0x135f3ab00_0 .net "alu_src1", 0 0, L_0x135f9c340;  alias, 1 drivers
v0x135f3ab90_0 .net "alu_src2", 0 0, L_0x135f9c8d0;  alias, 1 drivers
v0x135f3a830_0 .net "data_op1", 31 0, v0x135f37240_0;  1 drivers
v0x135f3a8c0_0 .net "data_op2", 31 0, v0x135f45400_0;  1 drivers
v0x135f463c0_0 .net "fwd_ex1", 1 0, v0x135f65c40_0;  alias, 1 drivers
v0x135f46450_0 .net "fwd_ex2", 1 0, v0x135f64b40_0;  alias, 1 drivers
v0x135f4b690_0 .net "imm", 31 0, L_0x135f9b1b0;  alias, 1 drivers
v0x135f4b760_0 .var "op1", 31 0;
v0x135f484e0_0 .var "op2", 31 0;
v0x135f4d7b0_0 .net "pc", 31 0, L_0x135f9af60;  alias, 1 drivers
v0x135f4d840_0 .net "reg_write_data_mem", 31 0, v0x135f8e240_0;  alias, 1 drivers
v0x135f442a0_0 .net "reg_write_data_wb", 31 0, v0x135f93e80_0;  alias, 1 drivers
v0x135f44330_0 .net "rs1_data", 31 0, L_0x135f9b2f0;  alias, 1 drivers
v0x135f3ca50_0 .net "rs2_data", 31 0, L_0x135f9b450;  alias, 1 drivers
E_0x135f5c8a0/0 .event edge, v0x135f3ab00_0, v0x135f37240_0, v0x135f4d7b0_0, v0x135f3ab90_0;
E_0x135f5c8a0/1 .event edge, v0x135f45400_0, v0x135f64480_0;
E_0x135f5c8a0 .event/or E_0x135f5c8a0/0, E_0x135f5c8a0/1;
S_0x135f41e80 .scope module, "FWD_MUX_1" "FWD_MUX" 11 12, 12 2 0, S_0x135f3ec50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x135f34490_0 .net "Data_EX", 31 0, L_0x135f9b2f0;  alias, 1 drivers
v0x135f34550_0 .net "Data_MEM", 31 0, v0x135f8e240_0;  alias, 1 drivers
v0x135f37180_0 .net "Data_WB", 31 0, v0x135f93e80_0;  alias, 1 drivers
v0x135f37240_0 .var "Data_out", 31 0;
v0x135f34fe0_0 .net "fwd_ex", 1 0, v0x135f65c40_0;  alias, 1 drivers
E_0x135f32c90 .event edge, v0x135f34fe0_0, v0x135f34490_0, v0x135f34550_0, v0x135f37180_0;
S_0x135f40de0 .scope module, "FWD_MUX_2" "FWD_MUX" 11 13, 12 2 0, S_0x135f3ec50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x135f47450_0 .net "Data_EX", 31 0, L_0x135f9b450;  alias, 1 drivers
v0x135f47520_0 .net "Data_MEM", 31 0, v0x135f8e240_0;  alias, 1 drivers
v0x135f45330_0 .net "Data_WB", 31 0, v0x135f93e80_0;  alias, 1 drivers
v0x135f45400_0 .var "Data_out", 31 0;
v0x135f3fd50_0 .net "fwd_ex", 1 0, v0x135f64b40_0;  alias, 1 drivers
E_0x135f3dc50 .event edge, v0x135f3fd50_0, v0x135f74fc0_0, v0x135f34550_0, v0x135f37180_0;
S_0x135f5ae50 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 6 242, 13 2 0, S_0x135f658e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x135f53970_0 .net "rd_mem", 4 0, L_0x135f9d7f0;  alias, 1 drivers
v0x135f53a00_0 .net "rd_wb", 4 0, L_0x135f9e5c0;  alias, 1 drivers
v0x135f536a0_0 .net "reg_write_mem", 0 0, L_0x135f9d3d0;  alias, 1 drivers
v0x135f53730_0 .net "reg_write_wb", 0 0, L_0x135f9e760;  alias, 1 drivers
v0x135f65bb0_0 .net "rs1_ex", 4 0, L_0x135f9b7a0;  alias, 1 drivers
v0x135f65c40_0 .var "rs1_fwd_ex", 1 0;
v0x135f64ab0_0 .net "rs2_ex", 4 0, L_0x135f9b940;  alias, 1 drivers
v0x135f64b40_0 .var "rs2_fwd_ex", 1 0;
E_0x135e74ff0/0 .event edge, v0x135f5bcb0_0, v0x135f4e200_0, v0x135f65bb0_0, v0x135f53730_0;
E_0x135e74ff0/1 .event edge, v0x135f53a00_0, v0x135f64ab0_0;
E_0x135e74ff0 .event/or E_0x135e74ff0/0, E_0x135e74ff0/1;
S_0x135f617b0 .scope module, "forward_unit_id" "Forward_Unit_Id" 6 233, 14 2 0, S_0x135f658e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x135f628b0_0 .net "branch_id", 0 0, L_0x135f9ab70;  alias, 1 drivers
v0x135f62940_0 .net "jal_id", 0 0, L_0x135f9abe0;  alias, 1 drivers
v0x135f1e290_0 .net "jalr_id", 0 0, L_0x135f9ac50;  alias, 1 drivers
v0x135f1e320_0 .net "rd_mem", 4 0, L_0x135f9d7f0;  alias, 1 drivers
v0x135f1d190_0 .net "reg_write_mem", 0 0, L_0x135f9d3d0;  alias, 1 drivers
v0x135f1d220_0 .var "rs1_fwd_id", 1 0;
v0x135f1f7e0_0 .net "rs1_id", 4 0, L_0x135f98dc0;  alias, 1 drivers
v0x135f1f870_0 .var "rs2_fwd_id", 1 0;
v0x135f3a0b0_0 .net "rs2_id", 4 0, L_0x135f98e40;  alias, 1 drivers
E_0x135f63ae0 .event edge, v0x135f628b0_0, v0x135f4e200_0, v0x135f1f7e0_0, v0x135f1e290_0;
S_0x135f3de20 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 6 218, 15 2 0, S_0x135f658e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /OUTPUT 1 "stall_if";
    .port_info 12 /OUTPUT 1 "bubble_if";
    .port_info 13 /OUTPUT 1 "stall_id";
    .port_info 14 /OUTPUT 1 "bubble_id";
    .port_info 15 /OUTPUT 1 "stall_ex";
    .port_info 16 /OUTPUT 1 "bubble_ex";
    .port_info 17 /OUTPUT 1 "stall_mem";
    .port_info 18 /OUTPUT 1 "bubble_mem";
    .port_info 19 /OUTPUT 1 "stall_wb";
    .port_info 20 /OUTPUT 1 "bubble_wb";
L_0x135f9ead0 .functor OR 1, L_0x135f9e850, L_0x135f9e910, C4<0>, C4<0>;
L_0x135f9eb80 .functor AND 1, L_0x135f9c620, L_0x135f9ead0, C4<1>, C4<1>;
L_0x135f9ef90 .functor OR 1, L_0x135f9ec30, L_0x135f9edf0, C4<0>, C4<0>;
L_0x135f9f0d0 .functor OR 1, L_0x135f9ef90, L_0x135f9f000, C4<0>, C4<0>;
L_0x135f9f220 .functor OR 1, L_0x135f9f0d0, L_0x135f9f180, C4<0>, C4<0>;
L_0x135f9f310 .functor AND 1, L_0x135f9ab70, L_0x135f9f220, C4<1>, C4<1>;
L_0x135f9f3c0 .functor OR 1, L_0x135f9eb80, L_0x135f9f310, C4<0>, C4<0>;
L_0x135f9f650 .functor OR 1, L_0x135f9f4d0, L_0x135f9f5b0, C4<0>, C4<0>;
L_0x135f9f740 .functor AND 1, L_0x135f9ac50, L_0x135f9f650, C4<1>, C4<1>;
L_0x135f9fa50 .functor AND 1, L_0x135f9f740, L_0x135f9f930, C4<1>, C4<1>;
L_0x135f9fb40 .functor OR 1, L_0x135f9f3c0, L_0x135f9fa50, C4<0>, C4<0>;
L_0x135f9fd90 .functor AND 1, L_0x135f9fc90, v0x135f86340_0, C4<1>, C4<1>;
L_0x135f9fe00 .functor BUFZ 1, L_0x135f9fb40, C4<0>, C4<0>, C4<0>;
L_0x135f9ff60 .functor BUFZ 1, L_0x135f9fb40, C4<0>, C4<0>, C4<0>;
L_0x135fa0050 .functor BUFZ 1, v0x135f98580_0, C4<0>, C4<0>, C4<0>;
L_0x135f9fef0 .functor OR 1, v0x135f98580_0, L_0x135f9fd90, C4<0>, C4<0>;
L_0x135fa0140 .functor OR 1, v0x135f98580_0, L_0x135f9fb40, C4<0>, C4<0>;
L_0x135f98350 .functor BUFZ 1, v0x135f98580_0, C4<0>, C4<0>, C4<0>;
L_0x135fa0340 .functor BUFZ 1, v0x135f98580_0, C4<0>, C4<0>, C4<0>;
v0x135f400d0_0 .net *"_ivl_0", 0 0, L_0x135f9e850;  1 drivers
v0x135e0e9f0_0 .net *"_ivl_10", 0 0, L_0x135f9edf0;  1 drivers
v0x135f3cd20_0 .net *"_ivl_13", 0 0, L_0x135f9ef90;  1 drivers
v0x135f3cdb0_0 .net *"_ivl_14", 0 0, L_0x135f9f000;  1 drivers
v0x135f6dc50_0 .net *"_ivl_17", 0 0, L_0x135f9f0d0;  1 drivers
v0x135f6dce0_0 .net *"_ivl_18", 0 0, L_0x135f9f180;  1 drivers
v0x135f6d5e0_0 .net *"_ivl_2", 0 0, L_0x135f9e910;  1 drivers
v0x135f6d670_0 .net *"_ivl_21", 0 0, L_0x135f9f220;  1 drivers
v0x135f56b90_0 .net *"_ivl_23", 0 0, L_0x135f9f310;  1 drivers
v0x135f57c90_0 .net *"_ivl_25", 0 0, L_0x135f9f3c0;  1 drivers
v0x135f57d20_0 .net *"_ivl_26", 0 0, L_0x135f9f4d0;  1 drivers
v0x135f55a90_0 .net *"_ivl_28", 0 0, L_0x135f9f5b0;  1 drivers
v0x135f55b20_0 .net *"_ivl_31", 0 0, L_0x135f9f650;  1 drivers
v0x135e62c90_0 .net *"_ivl_33", 0 0, L_0x135f9f740;  1 drivers
v0x135e62d20_0 .net *"_ivl_34", 31 0, L_0x135f9f840;  1 drivers
L_0x138088eb0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f1b5c0_0 .net *"_ivl_37", 26 0, L_0x138088eb0;  1 drivers
L_0x138088ef8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f1b650_0 .net/2u *"_ivl_38", 31 0, L_0x138088ef8;  1 drivers
v0x135f66d40_0 .net *"_ivl_40", 0 0, L_0x135f9f930;  1 drivers
v0x135f59dc0_0 .net *"_ivl_43", 0 0, L_0x135f9fa50;  1 drivers
v0x135f59e50_0 .net *"_ivl_47", 0 0, L_0x135f9fc90;  1 drivers
v0x135f1c020_0 .net *"_ivl_5", 0 0, L_0x135f9ead0;  1 drivers
v0x135f1c0b0_0 .net *"_ivl_7", 0 0, L_0x135f9eb80;  1 drivers
v0x135f1bd10_0 .net *"_ivl_8", 0 0, L_0x135f9ec30;  1 drivers
v0x135f1bda0_0 .net "branch_id", 0 0, L_0x135f9ab70;  alias, 1 drivers
v0x135f56c20_0 .net "bubble", 0 0, L_0x135f9fd90;  1 drivers
v0x135f42150_0 .net "bubble_ex", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135f421e0_0 .net "bubble_id", 0 0, L_0x135f9fef0;  alias, 1 drivers
v0x135f410b0_0 .net "bubble_if", 0 0, L_0x135fa0050;  alias, 1 drivers
v0x135f41140_0 .net "bubble_mem", 0 0, L_0x135f98350;  alias, 1 drivers
v0x135f3bc10_0 .net "bubble_wb", 0 0, L_0x135fa0340;  alias, 1 drivers
v0x135f3bca0_0 .net "jal_id", 0 0, L_0x135f9abe0;  alias, 1 drivers
v0x135f3b900_0 .net "jalr_id", 0 0, L_0x135f9ac50;  alias, 1 drivers
v0x135f3b990_0 .net "mem_read_ex", 0 0, L_0x135f9c620;  alias, 1 drivers
v0x135eae330_0 .net "mem_read_mem", 0 0, L_0x135f9d530;  alias, 1 drivers
v0x135f66c40_0 .net "pc_src_id", 0 0, v0x135f86340_0;  alias, 1 drivers
v0x135f431f0_0 .net "rd_ex", 4 0, L_0x135f9b640;  alias, 1 drivers
v0x135f43280_0 .net "rd_mem", 4 0, L_0x135f9d7f0;  alias, 1 drivers
v0x135f495f0_0 .net "rs1_id", 4 0, L_0x135f98dc0;  alias, 1 drivers
v0x135f6fc20_0 .net "rs2_id", 4 0, L_0x135f98e40;  alias, 1 drivers
v0x135f6fcb0_0 .net "rst", 0 0, v0x135f98580_0;  alias, 1 drivers
v0x135f6f910_0 .net "stall", 0 0, L_0x135f9fb40;  1 drivers
v0x135f6f9a0_0 .net "stall_ex", 0 0, L_0x138088f40;  alias, 1 drivers
v0x135f6eee0_0 .net "stall_id", 0 0, L_0x135f9ff60;  alias, 1 drivers
v0x135f6ef70_0 .net "stall_if", 0 0, L_0x135f9fe00;  alias, 1 drivers
v0x135f6e280_0 .net "stall_mem", 0 0, L_0x138088f88;  alias, 1 drivers
v0x135f6e310_0 .net "stall_wb", 0 0, L_0x138088fd0;  alias, 1 drivers
L_0x135f9e850 .cmp/eq 5, L_0x135f9b640, L_0x135f98dc0;
L_0x135f9e910 .cmp/eq 5, L_0x135f9b640, L_0x135f98e40;
L_0x135f9ec30 .cmp/eq 5, L_0x135f9d7f0, L_0x135f98dc0;
L_0x135f9edf0 .cmp/eq 5, L_0x135f9d7f0, L_0x135f98e40;
L_0x135f9f000 .cmp/eq 5, L_0x135f9b640, L_0x135f98dc0;
L_0x135f9f180 .cmp/eq 5, L_0x135f9b640, L_0x135f98e40;
L_0x135f9f4d0 .cmp/eq 5, L_0x135f9d7f0, L_0x135f98dc0;
L_0x135f9f5b0 .cmp/eq 5, L_0x135f9b640, L_0x135f98dc0;
L_0x135f9f840 .concat [ 5 27 0 0], L_0x135f98dc0, L_0x138088eb0;
L_0x135f9f930 .cmp/ne 32, L_0x135f9f840, L_0x138088ef8;
L_0x135f9fc90 .reduce/nor L_0x135f9fb40;
S_0x135f5cf60 .scope module, "id_ex" "ID_EX" 6 95, 16 2 0, S_0x135f658e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x135f7ff50_0 .net "alu_src1_ex", 0 0, L_0x135f9c340;  alias, 1 drivers
v0x135f7ffe0_0 .net "alu_src1_id", 0 0, v0x135f825f0_0;  alias, 1 drivers
v0x135f80070_0 .net "alu_src2_ex", 0 0, L_0x135f9c8d0;  alias, 1 drivers
v0x135f80120_0 .net "alu_src2_id", 0 0, v0x135f826e0_0;  alias, 1 drivers
v0x135f801d0_0 .net "alu_type_ex", 3 0, L_0x135f9bae0;  alias, 1 drivers
v0x135f802a0_0 .net "alu_type_id", 3 0, v0x135f827b0_0;  alias, 1 drivers
v0x135f80330_0 .net "branch_ex", 0 0, L_0x135f9c4a0;  1 drivers
v0x135f803c0_0 .net "branch_id", 0 0, L_0x135f9ab70;  alias, 1 drivers
v0x135f80450_0 .net "bubble_ex", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135f80560_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135ea9530_0 .net "imm_ex", 31 0, L_0x135f9b1b0;  alias, 1 drivers
v0x135ea95c0_0 .net "imm_id", 31 0, v0x135f853f0_0;  alias, 1 drivers
v0x135ea9670_0 .net "instr_funct3_ex", 2 0, L_0x135f9bc40;  alias, 1 drivers
v0x135f805f0_0 .net "instr_funct3_id", 2 0, L_0x135f9acc0;  alias, 1 drivers
v0x135f80680_0 .net "jal_ex", 0 0, L_0x135f9c9f0;  1 drivers
v0x135f80710_0 .net "jal_id", 0 0, L_0x135f9abe0;  alias, 1 drivers
v0x135f807a0_0 .net "jalr_ex", 0 0, L_0x135f9c1c0;  1 drivers
v0x135f80930_0 .net "jalr_id", 0 0, L_0x135f9ac50;  alias, 1 drivers
v0x135f809c0_0 .net "mem_read_ex", 0 0, L_0x135f9c620;  alias, 1 drivers
v0x135f80a50_0 .net "mem_read_id", 0 0, v0x135f83640_0;  alias, 1 drivers
v0x135f80b00_0 .net "mem_write_ex", 0 0, L_0x135f9bf00;  alias, 1 drivers
v0x135f80b90_0 .net "mem_write_id", 0 0, v0x135f83750_0;  alias, 1 drivers
v0x135f80c20_0 .net "pc_ex", 31 0, L_0x135f9af60;  alias, 1 drivers
v0x135f80cb0_0 .net "pc_id", 31 0, L_0x135f98aa0;  alias, 1 drivers
v0x135f80d40_0 .net "pc_plus4_ex", 31 0, L_0x135f99840;  alias, 1 drivers
v0x135f80dd0_0 .net "pc_plus4_id", 31 0, L_0x135f98c20;  alias, 1 drivers
v0x135f80e80_0 .net "rd_ex", 4 0, L_0x135f9b640;  alias, 1 drivers
v0x135f80f90_0 .net "rd_id", 4 0, L_0x135f98cd0;  alias, 1 drivers
v0x135f81040_0 .net "reg_src_ex", 1 0, L_0x135f9bda0;  alias, 1 drivers
v0x135f810d0_0 .net "reg_src_id", 1 0, v0x135f838b0_0;  alias, 1 drivers
v0x135f81160_0 .net "reg_write_ex", 0 0, L_0x135f9c060;  alias, 1 drivers
v0x135f811f0_0 .net "reg_write_id", 0 0, L_0x135f9ae00;  alias, 1 drivers
v0x135f81280_0 .net "rs1_data_ex", 31 0, L_0x135f9b2f0;  alias, 1 drivers
v0x135f81510_0 .net "rs1_data_id", 31 0, L_0x135f9a990;  alias, 1 drivers
v0x135f815a0_0 .net "rs1_ex", 4 0, L_0x135f9b7a0;  alias, 1 drivers
v0x135f81630_0 .net "rs1_id", 4 0, L_0x135f98dc0;  alias, 1 drivers
v0x135f816c0_0 .net "rs2_data_ex", 31 0, L_0x135f9b450;  alias, 1 drivers
v0x135f81750_0 .net "rs2_data_id", 31 0, L_0x135f9aa80;  alias, 1 drivers
v0x135f817e0_0 .net "rs2_ex", 4 0, L_0x135f9b940;  alias, 1 drivers
v0x135f81870_0 .net "rs2_id", 4 0, L_0x135f98e40;  alias, 1 drivers
v0x135f81910_0 .net "stall_ex", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135f3ef20 .scope module, "ID_EX_alu_src1" "PipeDff" 16 40, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x135f6fa30 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x135f9c340 .functor BUFZ 1, v0x135e82a70_0, C4<0>, C4<0>, C4<0>;
v0x135f6e020_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135f1b8d0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f1b960_0 .net "data_in", 0 0, v0x135f825f0_0;  alias, 1 drivers
v0x135f1b9f0_0 .net "data_out", 0 0, L_0x135f9c340;  alias, 1 drivers
v0x135e829e0_0 .net "data_out_wire", 0 0, v0x135e82a70_0;  1 drivers
v0x135e82a70_0 .var "data_reg", 0 0;
L_0x138088880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135e82b00_0 .net "default_val", 0 0, L_0x138088880;  1 drivers
v0x135e82b90_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135e57ba0 .scope module, "ID_EX_alu_src2" "PipeDff" 16 43, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x135f66d00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x135f9c8d0 .functor BUFZ 1, v0x135e30210_0, C4<0>, C4<0>, C4<0>;
v0x135e57d10_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135e57da0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135e30060_0 .net "data_in", 0 0, v0x135f826e0_0;  alias, 1 drivers
v0x135e300f0_0 .net "data_out", 0 0, L_0x135f9c8d0;  alias, 1 drivers
v0x135e30180_0 .net "data_out_wire", 0 0, v0x135e30210_0;  1 drivers
v0x135e30210_0 .var "data_reg", 0 0;
L_0x138088958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135e302a0_0 .net "default_val", 0 0, L_0x138088958;  1 drivers
v0x135e08300_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135e08390 .scope module, "ID_EX_alu_type" "PipeDff" 16 33, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x135f59ee0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000100>;
L_0x135f9bae0 .functor BUFZ 4, v0x135e51180_0, C4<0000>, C4<0000>, C4<0000>;
v0x135e49b10_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135e49ba0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135e49c30_0 .net "data_in", 3 0, v0x135f827b0_0;  alias, 1 drivers
v0x135e49cc0_0 .net "data_out", 3 0, L_0x135f9bae0;  alias, 1 drivers
v0x135e49d50_0 .net "data_out_wire", 3 0, v0x135e51180_0;  1 drivers
v0x135e51180_0 .var "data_reg", 3 0;
L_0x1380886d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x135e51210_0 .net "default_val", 3 0, L_0x1380886d0;  1 drivers
v0x135e512a0_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135e11fc0 .scope module, "ID_EX_branch" "PipeDff" 16 41, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x135e51330 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x135f9c4a0 .functor BUFZ 1, v0x135e0bf80_0, C4<0>, C4<0>, C4<0>;
v0x135e121c0_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135ea94a0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f353c0_0 .net "data_in", 0 0, L_0x135f9ab70;  alias, 1 drivers
v0x135e0be60_0 .net "data_out", 0 0, L_0x135f9c4a0;  alias, 1 drivers
v0x135e0bef0_0 .net "data_out_wire", 0 0, v0x135e0bf80_0;  1 drivers
v0x135e0bf80_0 .var "data_reg", 0 0;
L_0x1380888c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135e0c010_0 .net "default_val", 0 0, L_0x1380888c8;  1 drivers
v0x135e0c0a0_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135e5a990 .scope module, "ID_EX_imm" "PipeDff" 16 25, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135f411d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f9b1b0 .functor BUFZ 32, v0x135e34680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135e37530_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135e375c0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135e5ab40_0 .net "data_in", 31 0, v0x135f853f0_0;  alias, 1 drivers
v0x135e37650_0 .net "data_out", 31 0, L_0x135f9b1b0;  alias, 1 drivers
v0x135e345f0_0 .net "data_out_wire", 31 0, v0x135e34680_0;  1 drivers
v0x135e34680_0 .var "data_reg", 31 0;
L_0x138088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e34710_0 .net "default_val", 31 0, L_0x138088520;  1 drivers
v0x135e347a0_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135e7d3b0 .scope module, "ID_EX_instr_funct3" "PipeDff" 16 34, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x135e7d520 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x135f9bc40 .functor BUFZ 3, v0x135e7a4f0_0, C4<000>, C4<000>, C4<000>;
v0x135e77a30_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135e77ac0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135e77b50_0 .net "data_in", 2 0, L_0x135f9acc0;  alias, 1 drivers
v0x135e77be0_0 .net "data_out", 2 0, L_0x135f9bc40;  alias, 1 drivers
v0x135e77c70_0 .net "data_out_wire", 2 0, v0x135e7a4f0_0;  1 drivers
v0x135e7a4f0_0 .var "data_reg", 2 0;
L_0x138088718 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x135e7a580_0 .net "default_val", 2 0, L_0x138088718;  1 drivers
v0x135e7a610_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135e47d40 .scope module, "ID_EX_jal" "PipeDff" 16 44, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x135e7a770 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x135f9c9f0 .functor BUFZ 1, v0x135e1ae30_0, C4<0>, C4<0>, C4<0>;
v0x135e4d2d0_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135e4d360_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135e4d3f0_0 .net "data_in", 0 0, L_0x135f9abe0;  alias, 1 drivers
v0x135e4d480_0 .net "data_out", 0 0, L_0x135f9c9f0;  alias, 1 drivers
v0x135e4d510_0 .net "data_out_wire", 0 0, v0x135e1ae30_0;  1 drivers
v0x135e1ae30_0 .var "data_reg", 0 0;
L_0x1380889a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135e1aec0_0 .net "default_val", 0 0, L_0x1380889a0;  1 drivers
v0x135e1af50_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135e0a8d0 .scope module, "ID_EX_jalr" "PipeDff" 16 39, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x135e1b0a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x135f9c1c0 .functor BUFZ 1, v0x135e41a00_0, C4<0>, C4<0>, C4<0>;
v0x135e27770_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135e27900_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135e27990_0 .net "data_in", 0 0, L_0x135f9ac50;  alias, 1 drivers
v0x135e418e0_0 .net "data_out", 0 0, L_0x135f9c1c0;  alias, 1 drivers
v0x135e41970_0 .net "data_out_wire", 0 0, v0x135e41a00_0;  1 drivers
v0x135e41a00_0 .var "data_reg", 0 0;
L_0x138088838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135e41a90_0 .net "default_val", 0 0, L_0x138088838;  1 drivers
v0x135e41b20_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135e96760 .scope module, "ID_EX_mem_read" "PipeDff" 16 42, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x135f1be30 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x135f9c620 .functor BUFZ 1, v0x135e5d350_0, C4<0>, C4<0>, C4<0>;
v0x135e721a0_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135e72230_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135e722c0_0 .net "data_in", 0 0, v0x135f83640_0;  alias, 1 drivers
v0x135e5d230_0 .net "data_out", 0 0, L_0x135f9c620;  alias, 1 drivers
v0x135e5d2c0_0 .net "data_out_wire", 0 0, v0x135e5d350_0;  1 drivers
v0x135e5d350_0 .var "data_reg", 0 0;
L_0x138088910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135e5d3e0_0 .net "default_val", 0 0, L_0x138088910;  1 drivers
v0x135e5d470_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135eb0920 .scope module, "ID_EX_mem_write" "PipeDff" 16 37, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x135eb0ae0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x135f9bf00 .functor BUFZ 1, v0x135f7aa60_0, C4<0>, C4<0>, C4<0>;
v0x135e6a030_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135e6a0c0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135e6a150_0 .net "data_in", 0 0, v0x135f83750_0;  alias, 1 drivers
v0x135eb0b60_0 .net "data_out", 0 0, L_0x135f9bf00;  alias, 1 drivers
v0x135e6a220_0 .net "data_out_wire", 0 0, v0x135f7aa60_0;  1 drivers
v0x135f7aa60_0 .var "data_reg", 0 0;
L_0x1380887a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135f7aaf0_0 .net "default_val", 0 0, L_0x1380887a8;  1 drivers
v0x135f7aba0_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135f7acc0 .scope module, "ID_EX_pc" "PipeDff" 16 23, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135f7ae80 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f9af60 .functor BUFZ 32, v0x135f7b340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f7b010_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135f7b0b0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f7b150_0 .net "data_in", 31 0, L_0x135f98aa0;  alias, 1 drivers
v0x135f7b1e0_0 .net "data_out", 31 0, L_0x135f9af60;  alias, 1 drivers
v0x135f7b270_0 .net "data_out_wire", 31 0, v0x135f7b340_0;  1 drivers
v0x135f7b340_0 .var "data_reg", 31 0;
L_0x138088490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f7b3e0_0 .net "default_val", 31 0, L_0x138088490;  1 drivers
v0x135f7b490_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135f7b5b0 .scope module, "ID_EX_pc_plus4" "PipeDff" 16 24, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135f7b770 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f99840 .functor BUFZ 32, v0x135f7bc30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f7b900_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135f7b9a0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f7ba40_0 .net "data_in", 31 0, L_0x135f98c20;  alias, 1 drivers
v0x135f7bad0_0 .net "data_out", 31 0, L_0x135f99840;  alias, 1 drivers
v0x135f7bb60_0 .net "data_out_wire", 31 0, v0x135f7bc30_0;  1 drivers
v0x135f7bc30_0 .var "data_reg", 31 0;
L_0x1380884d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f7bcd0_0 .net "default_val", 31 0, L_0x1380884d8;  1 drivers
v0x135f7bd80_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135f7bea0 .scope module, "ID_EX_rd" "PipeDff" 16 29, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x135f7c060 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x135f9b640 .functor BUFZ 5, v0x135f7c4f0_0, C4<00000>, C4<00000>, C4<00000>;
v0x135f7c1f0_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135f7c290_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f7c330_0 .net "data_in", 4 0, L_0x135f98cd0;  alias, 1 drivers
v0x135f7c3c0_0 .net "data_out", 4 0, L_0x135f9b640;  alias, 1 drivers
v0x135f7c450_0 .net "data_out_wire", 4 0, v0x135f7c4f0_0;  1 drivers
v0x135f7c4f0_0 .var "data_reg", 4 0;
L_0x1380885f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x135f7c5a0_0 .net "default_val", 4 0, L_0x1380885f8;  1 drivers
v0x135f7c650_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135f7c770 .scope module, "ID_EX_reg_src" "PipeDff" 16 35, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x135f7c930 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x135f9bda0 .functor BUFZ 2, v0x135f7cdf0_0, C4<00>, C4<00>, C4<00>;
v0x135f7cac0_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135f7cb60_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f7cc00_0 .net "data_in", 1 0, v0x135f838b0_0;  alias, 1 drivers
v0x135f7cc90_0 .net "data_out", 1 0, L_0x135f9bda0;  alias, 1 drivers
v0x135f7cd20_0 .net "data_out_wire", 1 0, v0x135f7cdf0_0;  1 drivers
v0x135f7cdf0_0 .var "data_reg", 1 0;
L_0x138088760 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135f7ce90_0 .net "default_val", 1 0, L_0x138088760;  1 drivers
v0x135f7cf40_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135f7d060 .scope module, "ID_EX_reg_write" "PipeDff" 16 38, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x135f7d220 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x135f9c060 .functor BUFZ 1, v0x135f7d6e0_0, C4<0>, C4<0>, C4<0>;
v0x135f7d3b0_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135f7d450_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f7d4f0_0 .net "data_in", 0 0, L_0x135f9ae00;  alias, 1 drivers
v0x135f7d580_0 .net "data_out", 0 0, L_0x135f9c060;  alias, 1 drivers
v0x135f7d610_0 .net "data_out_wire", 0 0, v0x135f7d6e0_0;  1 drivers
v0x135f7d6e0_0 .var "data_reg", 0 0;
L_0x1380887f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135f7d780_0 .net "default_val", 0 0, L_0x1380887f0;  1 drivers
v0x135f7d830_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135f7d950 .scope module, "ID_EX_rs1" "PipeDff" 16 30, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x135f7db10 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x135f9b7a0 .functor BUFZ 5, v0x135f7e0f0_0, C4<00000>, C4<00000>, C4<00000>;
v0x135f7dca0_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135e27800_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f7df40_0 .net "data_in", 4 0, L_0x135f98dc0;  alias, 1 drivers
v0x135f7dfd0_0 .net "data_out", 4 0, L_0x135f9b7a0;  alias, 1 drivers
v0x135f7e060_0 .net "data_out_wire", 4 0, v0x135f7e0f0_0;  1 drivers
v0x135f7e0f0_0 .var "data_reg", 4 0;
L_0x138088640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x135f7e180_0 .net "default_val", 4 0, L_0x138088640;  1 drivers
v0x135f7e220_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135f7e4b0 .scope module, "ID_EX_rs1_data" "PipeDff" 16 26, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135f7e720 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f9b2f0 .functor BUFZ 32, v0x135f7eb10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f7e830_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135f7e8c0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f7e950_0 .net "data_in", 31 0, L_0x135f9a990;  alias, 1 drivers
v0x135f7e9e0_0 .net "data_out", 31 0, L_0x135f9b2f0;  alias, 1 drivers
v0x135f7ea70_0 .net "data_out_wire", 31 0, v0x135f7eb10_0;  1 drivers
v0x135f7eb10_0 .var "data_reg", 31 0;
L_0x138088568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f7ebc0_0 .net "default_val", 31 0, L_0x138088568;  1 drivers
v0x135f7ec70_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135f7ed90 .scope module, "ID_EX_rs2" "PipeDff" 16 31, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x135f7ef50 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x135f9b940 .functor BUFZ 5, v0x135f7f410_0, C4<00000>, C4<00000>, C4<00000>;
v0x135f7f0e0_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135f7f180_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f7f220_0 .net "data_in", 4 0, L_0x135f98e40;  alias, 1 drivers
v0x135f7f2b0_0 .net "data_out", 4 0, L_0x135f9b940;  alias, 1 drivers
v0x135f7f340_0 .net "data_out_wire", 4 0, v0x135f7f410_0;  1 drivers
v0x135f7f410_0 .var "data_reg", 4 0;
L_0x138088688 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x135f7f4b0_0 .net "default_val", 4 0, L_0x138088688;  1 drivers
v0x135f7f560_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135f7f680 .scope module, "ID_EX_rs2_data" "PipeDff" 16 27, 8 1 0, S_0x135f5cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135f7f840 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f9b450 .functor BUFZ 32, v0x135f7fcd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f7f9d0_0 .net "bubble", 0 0, L_0x135fa0140;  alias, 1 drivers
v0x135f7fa70_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f7fb10_0 .net "data_in", 31 0, L_0x135f9aa80;  alias, 1 drivers
v0x135f7fba0_0 .net "data_out", 31 0, L_0x135f9b450;  alias, 1 drivers
v0x135f7fc30_0 .net "data_out_wire", 31 0, v0x135f7fcd0_0;  1 drivers
v0x135f7fcd0_0 .var "data_reg", 31 0;
L_0x1380885b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f7fd80_0 .net "default_val", 31 0, L_0x1380885b0;  1 drivers
v0x135f7fe30_0 .net "stall", 0 0, L_0x138088f40;  alias, 1 drivers
S_0x135f81d30 .scope module, "id_module" "ID_MODULE" 6 59, 17 7 0, S_0x135f658e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "rs1_fwd_id";
    .port_info 7 /INPUT 2 "rs2_fwd_id";
    .port_info 8 /OUTPUT 1 "pc_src";
    .port_info 9 /OUTPUT 2 "reg_src";
    .port_info 10 /OUTPUT 1 "alu_src1";
    .port_info 11 /OUTPUT 1 "alu_src2";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write";
    .port_info 15 /OUTPUT 32 "rs1_data";
    .port_info 16 /OUTPUT 32 "rs2_data";
    .port_info 17 /OUTPUT 32 "imm";
    .port_info 18 /OUTPUT 32 "new_pc";
    .port_info 19 /OUTPUT 3 "branch_type";
    .port_info 20 /OUTPUT 3 "load_type";
    .port_info 21 /OUTPUT 3 "store_type";
    .port_info 22 /OUTPUT 3 "instr_funct3";
    .port_info 23 /OUTPUT 4 "alu_type";
    .port_info 24 /OUTPUT 5 "rd";
    .port_info 25 /OUTPUT 5 "rs1";
    .port_info 26 /OUTPUT 5 "rs2";
    .port_info 27 /OUTPUT 1 "branch";
    .port_info 28 /OUTPUT 1 "jal";
    .port_info 29 /OUTPUT 1 "jalr";
L_0x135f98cd0 .functor BUFZ 5, v0x135f83980_0, C4<00000>, C4<00000>, C4<00000>;
L_0x135f98dc0 .functor BUFZ 5, v0x135f83aa0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x135f98e40 .functor BUFZ 5, v0x135f83b50_0, C4<00000>, C4<00000>, C4<00000>;
L_0x135f9a990 .functor BUFZ 32, L_0x135f99e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135f9aa80 .functor BUFZ 32, L_0x135f9a170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135f9ab70 .functor BUFZ 1, v0x135f83090_0, C4<0>, C4<0>, C4<0>;
L_0x135f9abe0 .functor BUFZ 1, v0x135f83450_0, C4<0>, C4<0>, C4<0>;
L_0x135f9ac50 .functor BUFZ 1, v0x135f834f0_0, C4<0>, C4<0>, C4<0>;
L_0x135f9acc0 .functor BUFZ 3, v0x135f83380_0, C4<000>, C4<000>, C4<000>;
L_0x135f9ae00 .functor BUFZ 1, v0x135f83a10_0, C4<0>, C4<0>, C4<0>;
v0x135f87be0_0 .net "R_Addr1", 4 0, v0x135f83aa0_0;  1 drivers
v0x135f87c90_0 .net "R_Addr2", 4 0, v0x135f83b50_0;  1 drivers
v0x135f87d70_0 .net "W_Addr", 4 0, v0x135f83980_0;  1 drivers
v0x135f87e40_0 .net "alu_src1", 0 0, v0x135f825f0_0;  alias, 1 drivers
v0x135f87ed0_0 .net "alu_src2", 0 0, v0x135f826e0_0;  alias, 1 drivers
v0x135f87fa0_0 .net "alu_type", 3 0, v0x135f827b0_0;  alias, 1 drivers
v0x135f88030_0 .net "branch", 0 0, L_0x135f9ab70;  alias, 1 drivers
v0x135f88140_0 .net "branch_inn", 0 0, v0x135f83090_0;  1 drivers
v0x135f881d0_0 .net "branch_type", 2 0, L_0x135f98ee0;  1 drivers
v0x135f882e0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f88370_0 .net "funct3_inn", 2 0, v0x135f83380_0;  1 drivers
v0x135f88440_0 .net "imm", 31 0, v0x135f853f0_0;  alias, 1 drivers
v0x135f884d0_0 .net "instr", 31 0, L_0x135fa0630;  alias, 1 drivers
v0x135f885e0_0 .net "instr_funct3", 2 0, L_0x135f9acc0;  alias, 1 drivers
v0x135f88670_0 .net "jal", 0 0, L_0x135f9abe0;  alias, 1 drivers
v0x135f88780_0 .net "jal_inn", 0 0, v0x135f83450_0;  1 drivers
v0x135f88810_0 .net "jalr", 0 0, L_0x135f9ac50;  alias, 1 drivers
v0x135f889a0_0 .net "jalr_inn", 0 0, v0x135f834f0_0;  1 drivers
v0x135f88a30_0 .net "less_than", 0 0, L_0x135f9a8f0;  1 drivers
v0x135f88b00_0 .net "load_type", 2 0, L_0x135f98f50;  1 drivers
v0x135f88b90_0 .net "mem_read", 0 0, v0x135f83640_0;  alias, 1 drivers
v0x135f88c20_0 .net "mem_write", 0 0, v0x135f83750_0;  alias, 1 drivers
v0x135f88cb0_0 .net "new_pc", 31 0, v0x135f860d0_0;  alias, 1 drivers
v0x135f88d40_0 .net "pc", 31 0, L_0x135f98aa0;  alias, 1 drivers
v0x135f88dd0_0 .net "pc_plus4", 31 0, L_0x135f98c20;  alias, 1 drivers
v0x135f88e60_0 .net "pc_src", 0 0, v0x135f86340_0;  alias, 1 drivers
v0x135f88f30_0 .net "rd", 4 0, L_0x135f98cd0;  alias, 1 drivers
v0x135f89000_0 .net "reg_src", 1 0, v0x135f838b0_0;  alias, 1 drivers
v0x135f89090_0 .net "reg_write", 0 0, L_0x135f9ae00;  alias, 1 drivers
v0x135f89160_0 .net "reg_write_data_mem", 31 0, v0x135f8e240_0;  alias, 1 drivers
v0x135f891f0_0 .net "reg_write_data_wb", 31 0, v0x135f93e80_0;  alias, 1 drivers
v0x135f89280_0 .net "reg_write_enable", 0 0, v0x135f83a10_0;  1 drivers
v0x135f89350_0 .net "rs1", 4 0, L_0x135f98dc0;  alias, 1 drivers
v0x135f895e0_0 .net "rs1_data", 31 0, L_0x135f9a990;  alias, 1 drivers
v0x135f89670_0 .net "rs1_data_new", 31 0, L_0x135f99e30;  1 drivers
v0x135f89700_0 .net "rs1_data_old", 31 0, L_0x135f99590;  1 drivers
v0x135f89790_0 .net "rs1_fwd_id", 1 0, v0x135f1d220_0;  alias, 1 drivers
v0x135f89820_0 .net "rs2", 4 0, L_0x135f98e40;  alias, 1 drivers
v0x135f89930_0 .net "rs2_data", 31 0, L_0x135f9aa80;  alias, 1 drivers
v0x135f899c0_0 .net "rs2_data_new", 31 0, L_0x135f9a170;  1 drivers
v0x135f89a50_0 .net "rs2_data_old", 31 0, L_0x135f99bb0;  1 drivers
v0x135f89b20_0 .net "rs2_fwd_id", 1 0, v0x135f1f870_0;  alias, 1 drivers
v0x135f89bf0_0 .net "store_type", 2 0, L_0x135f99040;  1 drivers
v0x135f89c80_0 .net "zero", 0 0, L_0x135f9a290;  1 drivers
S_0x135f82260 .scope module, "ID_ALU_Control" "ALUControl" 17 59, 18 3 0, S_0x135f81d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x135f82480_0 .net "R_Data1", 31 0, L_0x135f99e30;  alias, 1 drivers
v0x135f82540_0 .net "R_Data2", 31 0, L_0x135f9a170;  alias, 1 drivers
v0x135f825f0_0 .var "alu_src1", 0 0;
v0x135f826e0_0 .var "alu_src2", 0 0;
v0x135f827b0_0 .var "alu_type", 3 0;
v0x135f828c0_0 .var "funct3", 2 0;
v0x135f82950_0 .var "funct7", 6 0;
v0x135f829e0_0 .net "imm", 31 0, v0x135f853f0_0;  alias, 1 drivers
v0x135f82ab0_0 .net "instr", 31 0, L_0x135fa0630;  alias, 1 drivers
v0x135f82bc0_0 .var "opcode", 6 0;
E_0x135f755b0 .event edge, v0x135e5c010_0, v0x135f82bc0_0, v0x135f828c0_0, v0x135f82950_0;
S_0x135f82cb0 .scope module, "ID_Control_Unit" "ControlUnit" 17 41, 19 3 0, S_0x135f81d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x135f98ee0 .functor BUFZ 3, v0x135f831e0_0, C4<000>, C4<000>, C4<000>;
L_0x135f98f50 .functor BUFZ 3, v0x135f831e0_0, C4<000>, C4<000>, C4<000>;
L_0x135f99040 .functor BUFZ 3, v0x135f831e0_0, C4<000>, C4<000>, C4<000>;
v0x135f83090_0 .var "branch", 0 0;
v0x135f83130_0 .net "branch_type", 2 0, L_0x135f98ee0;  alias, 1 drivers
v0x135f831e0_0 .var "funct3", 2 0;
v0x135f832a0_0 .net "instr", 31 0, L_0x135fa0630;  alias, 1 drivers
v0x135f83380_0 .var "instr_funct3", 2 0;
v0x135f83450_0 .var "jal", 0 0;
v0x135f834f0_0 .var "jalr", 0 0;
v0x135f83590_0 .net "load_type", 2 0, L_0x135f98f50;  alias, 1 drivers
v0x135f83640_0 .var "mem_read", 0 0;
v0x135f83750_0 .var "mem_write", 0 0;
v0x135f83820_0 .var "opcode", 6 0;
v0x135f838b0_0 .var "reg_src", 1 0;
v0x135f83980_0 .var "reg_write_addr", 4 0;
v0x135f83a10_0 .var "reg_write_enable", 0 0;
v0x135f83aa0_0 .var "rs1_read_addr", 4 0;
v0x135f83b50_0 .var "rs2_read_addr", 4 0;
v0x135f83c00_0 .net "store_type", 2 0, L_0x135f99040;  alias, 1 drivers
E_0x135f75570 .event edge, v0x135e5c010_0, v0x135f831e0_0, v0x135f83820_0;
S_0x135f83e80 .scope module, "ID_ID_Control" "ID_Control" 17 79, 20 2 0, S_0x135f81d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /OUTPUT 32 "rs1_data_update";
    .port_info 7 /OUTPUT 32 "rs2_data_update";
    .port_info 8 /OUTPUT 1 "zero";
    .port_info 9 /OUTPUT 1 "less_than";
L_0x135f9a570 .functor OR 1, L_0x135f9a3b0, L_0x135f9a450, C4<0>, C4<0>;
L_0x138088370 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x135f84150_0 .net/2u *"_ivl_0", 1 0, L_0x138088370;  1 drivers
L_0x138088400 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x135f841e0_0 .net/2u *"_ivl_14", 2 0, L_0x138088400;  1 drivers
v0x135f84280_0 .net *"_ivl_16", 0 0, L_0x135f9a3b0;  1 drivers
L_0x138088448 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x135f84330_0 .net/2u *"_ivl_18", 2 0, L_0x138088448;  1 drivers
v0x135f843e0_0 .net *"_ivl_2", 0 0, L_0x135f99d10;  1 drivers
v0x135f844c0_0 .net *"_ivl_20", 0 0, L_0x135f9a450;  1 drivers
v0x135f84560_0 .net *"_ivl_23", 0 0, L_0x135f9a570;  1 drivers
v0x135f84600_0 .net *"_ivl_24", 0 0, L_0x135f9a660;  1 drivers
v0x135f846a0_0 .net *"_ivl_26", 0 0, L_0x135f9a700;  1 drivers
L_0x1380883b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x135f847b0_0 .net/2u *"_ivl_6", 1 0, L_0x1380883b8;  1 drivers
v0x135f84850_0 .net *"_ivl_8", 0 0, L_0x135f9a0d0;  1 drivers
v0x135f848f0_0 .net "funct3", 2 0, v0x135f83380_0;  alias, 1 drivers
v0x135f849b0_0 .net "less_than", 0 0, L_0x135f9a8f0;  alias, 1 drivers
v0x135f84a40_0 .net "reg_write_data_mem", 31 0, v0x135f8e240_0;  alias, 1 drivers
v0x135f84b50_0 .net "rs1_data", 31 0, L_0x135f99590;  alias, 1 drivers
v0x135f84be0_0 .net "rs1_data_update", 31 0, L_0x135f99e30;  alias, 1 drivers
v0x135f84c90_0 .net "rs1_fwd_id", 1 0, v0x135f1d220_0;  alias, 1 drivers
v0x135f84e20_0 .net "rs2_data", 31 0, L_0x135f99bb0;  alias, 1 drivers
v0x135f84eb0_0 .net "rs2_data_update", 31 0, L_0x135f9a170;  alias, 1 drivers
v0x135f84f40_0 .net "rs2_fwd_id", 1 0, v0x135f1f870_0;  alias, 1 drivers
v0x135f84fd0_0 .net "zero", 0 0, L_0x135f9a290;  alias, 1 drivers
L_0x135f99d10 .cmp/eq 2, v0x135f1d220_0, L_0x138088370;
L_0x135f99e30 .functor MUXZ 32, L_0x135f99590, v0x135f8e240_0, L_0x135f99d10, C4<>;
L_0x135f9a0d0 .cmp/eq 2, v0x135f1f870_0, L_0x1380883b8;
L_0x135f9a170 .functor MUXZ 32, L_0x135f99bb0, v0x135f8e240_0, L_0x135f9a0d0, C4<>;
L_0x135f9a290 .cmp/eq 32, L_0x135f99e30, L_0x135f9a170;
L_0x135f9a3b0 .cmp/eq 3, v0x135f83380_0, L_0x138088400;
L_0x135f9a450 .cmp/eq 3, v0x135f83380_0, L_0x138088448;
L_0x135f9a660 .cmp/gt 32, L_0x135f9a170, L_0x135f99e30;
L_0x135f9a700 .cmp/gt.s 32, L_0x135f99e30, L_0x135f99e30;
L_0x135f9a8f0 .functor MUXZ 1, L_0x135f9a700, L_0x135f9a660, L_0x135f9a570, C4<>;
S_0x135f85110 .scope module, "ID_Imm_Gen" "ImmGen" 17 37, 21 3 0, S_0x135f81d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x135f85330_0 .var "funct3", 2 0;
v0x135f853f0_0 .var "imm", 31 0;
v0x135f85490_0 .var "imm12", 11 0;
v0x135f85550_0 .var "imm20", 20 0;
v0x135f85600_0 .var "immtemp", 31 0;
v0x135f856f0_0 .net "instr", 31 0, L_0x135fa0630;  alias, 1 drivers
v0x135f85790_0 .var "opcode", 6 0;
E_0x135f852c0/0 .event edge, v0x135e5c010_0, v0x135f85790_0, v0x135f85330_0, v0x135f85600_0;
E_0x135f852c0/1 .event edge, v0x135f85490_0, v0x135f85550_0;
E_0x135f852c0 .event/or E_0x135f852c0/0, E_0x135f852c0/1;
S_0x135f85870 .scope module, "ID_PC_EX" "PC_EX" 17 87, 22 2 0, S_0x135f81d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x135f85c70_0 .net "branch", 0 0, v0x135f83090_0;  alias, 1 drivers
v0x135f85d00_0 .net "branch_type", 2 0, L_0x135f98ee0;  alias, 1 drivers
v0x135f85db0_0 .net "imm", 31 0, v0x135f853f0_0;  alias, 1 drivers
v0x135f85ee0_0 .net "jal", 0 0, v0x135f83450_0;  alias, 1 drivers
v0x135f85f90_0 .net "jalr", 0 0, v0x135f834f0_0;  alias, 1 drivers
v0x135f86020_0 .net "less_than", 0 0, L_0x135f9a8f0;  alias, 1 drivers
v0x135f860d0_0 .var "new_pc", 31 0;
v0x135f86160_0 .net "pc", 31 0, L_0x135f98aa0;  alias, 1 drivers
v0x135f86230_0 .net "pc_plus4", 31 0, L_0x135f98c20;  alias, 1 drivers
v0x135f86340_0 .var "pc_src", 0 0;
v0x135f863d0_0 .net "rs1_data", 31 0, L_0x135f99e30;  alias, 1 drivers
v0x135f864a0_0 .net "zero", 0 0, L_0x135f9a290;  alias, 1 drivers
E_0x135f85bf0/0 .event edge, v0x135f83450_0, v0x135f7b150_0, v0x135e5ab40_0, v0x135f834f0_0;
E_0x135f85bf0/1 .event edge, v0x135f82480_0, v0x135f83090_0, v0x135f83130_0, v0x135f84fd0_0;
E_0x135f85bf0/2 .event edge, v0x135f849b0_0, v0x135f7ba40_0;
E_0x135f85bf0 .event/or E_0x135f85bf0/0, E_0x135f85bf0/1, E_0x135f85bf0/2;
S_0x135f86610 .scope module, "ID_RegFile" "RegFile" 17 69, 23 2 0, S_0x135f81d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x135f868d0_0 .net *"_ivl_0", 31 0, L_0x135f990f0;  1 drivers
v0x135f86990_0 .net *"_ivl_10", 6 0, L_0x135f99450;  1 drivers
L_0x1380881c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135f86a30_0 .net *"_ivl_13", 1 0, L_0x1380881c0;  1 drivers
L_0x138088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f86ac0_0 .net/2u *"_ivl_14", 31 0, L_0x138088208;  1 drivers
v0x135f86b50_0 .net *"_ivl_18", 31 0, L_0x135f99720;  1 drivers
L_0x138088250 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f86c40_0 .net *"_ivl_21", 26 0, L_0x138088250;  1 drivers
L_0x138088298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f86cf0_0 .net/2u *"_ivl_22", 31 0, L_0x138088298;  1 drivers
v0x135f86da0_0 .net *"_ivl_24", 0 0, L_0x135f998c0;  1 drivers
v0x135f86e40_0 .net *"_ivl_26", 31 0, L_0x135f999e0;  1 drivers
v0x135f86f50_0 .net *"_ivl_28", 6 0, L_0x135f99a80;  1 drivers
L_0x138088130 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f87000_0 .net *"_ivl_3", 26 0, L_0x138088130;  1 drivers
L_0x1380882e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135f870b0_0 .net *"_ivl_31", 1 0, L_0x1380882e0;  1 drivers
L_0x138088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f87160_0 .net/2u *"_ivl_32", 31 0, L_0x138088328;  1 drivers
L_0x138088178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f87210_0 .net/2u *"_ivl_4", 31 0, L_0x138088178;  1 drivers
v0x135f872c0_0 .net *"_ivl_6", 0 0, L_0x135f99270;  1 drivers
v0x135f87360_0 .net *"_ivl_8", 31 0, L_0x135f99390;  1 drivers
v0x135f87410_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f875a0_0 .var/i "i", 31 0;
v0x135f87630_0 .net "read_addr1", 4 0, v0x135f83aa0_0;  alias, 1 drivers
v0x135f876e0_0 .net "read_addr2", 4 0, v0x135f83b50_0;  alias, 1 drivers
v0x135f87770_0 .net "read_data1", 31 0, L_0x135f99590;  alias, 1 drivers
v0x135f87800_0 .net "read_data2", 31 0, L_0x135f99bb0;  alias, 1 drivers
v0x135f87890_0 .net "reg_write_addr", 4 0, v0x135f83980_0;  alias, 1 drivers
v0x135f87920_0 .net "reg_write_data", 31 0, v0x135f93e80_0;  alias, 1 drivers
v0x135f87a30_0 .net "reg_write_enable", 0 0, v0x135f83a10_0;  alias, 1 drivers
v0x135f87ae0 .array "register_file", 31 0, 31 0;
L_0x135f990f0 .concat [ 5 27 0 0], v0x135f83aa0_0, L_0x138088130;
L_0x135f99270 .cmp/ne 32, L_0x135f990f0, L_0x138088178;
L_0x135f99390 .array/port v0x135f87ae0, L_0x135f99450;
L_0x135f99450 .concat [ 5 2 0 0], v0x135f83aa0_0, L_0x1380881c0;
L_0x135f99590 .functor MUXZ 32, L_0x138088208, L_0x135f99390, L_0x135f99270, C4<>;
L_0x135f99720 .concat [ 5 27 0 0], v0x135f83b50_0, L_0x138088250;
L_0x135f998c0 .cmp/ne 32, L_0x135f99720, L_0x138088298;
L_0x135f999e0 .array/port v0x135f87ae0, L_0x135f99a80;
L_0x135f99a80 .concat [ 5 2 0 0], v0x135f83b50_0, L_0x1380882e0;
L_0x135f99bb0 .functor MUXZ 32, L_0x138088328, L_0x135f999e0, L_0x135f998c0, C4<>;
S_0x135f89f80 .scope module, "if_id" "IF_ID" 6 50, 24 2 0, S_0x135f658e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x135f8bd20_0 .net "bubble_id", 0 0, L_0x135f9fef0;  alias, 1 drivers
v0x135f8be30_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f8bec0_0 .net "instr_id", 31 0, L_0x135f98940;  alias, 1 drivers
v0x135f8bf50_0 .net "instr_if", 31 0, L_0x135fa0630;  alias, 1 drivers
v0x135f8bfe0_0 .net "pc_id", 31 0, L_0x135f98aa0;  alias, 1 drivers
v0x135f8c0b0_0 .net "pc_if", 31 0, v0x135f8d0e0_0;  alias, 1 drivers
v0x135f8c140_0 .net "pc_plus4_id", 31 0, L_0x135f98c20;  alias, 1 drivers
v0x135f8c1d0_0 .net "pc_plus4_if", 31 0, L_0x135f98610;  alias, 1 drivers
v0x135f8c280_0 .net "stall_id", 0 0, L_0x135f9ff60;  alias, 1 drivers
S_0x135f8a270 .scope module, "IF_ID_instr" "PipeDff" 24 8, 8 1 0, S_0x135f89f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135f8a430 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f98940 .functor BUFZ 32, v0x135f8a820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f8a550_0 .net "bubble", 0 0, L_0x135f9fef0;  alias, 1 drivers
v0x135f8a5e0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f8a670_0 .net "data_in", 31 0, L_0x135fa0630;  alias, 1 drivers
v0x135f8a700_0 .net "data_out", 31 0, L_0x135f98940;  alias, 1 drivers
v0x135f8a790_0 .net "data_out_wire", 31 0, v0x135f8a820_0;  1 drivers
v0x135f8a820_0 .var "data_reg", 31 0;
L_0x138088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f8a8d0_0 .net "default_val", 31 0, L_0x138088058;  1 drivers
v0x135f8a980_0 .net "stall", 0 0, L_0x135f9ff60;  alias, 1 drivers
S_0x135f8aa90 .scope module, "IF_ID_pc" "PipeDff" 24 9, 8 1 0, S_0x135f89f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135f8ac60 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f98aa0 .functor BUFZ 32, v0x135f8b1b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f8ae20_0 .net "bubble", 0 0, L_0x135f9fef0;  alias, 1 drivers
v0x135f8aef0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f8af80_0 .net "data_in", 31 0, v0x135f8d0e0_0;  alias, 1 drivers
v0x135f8b010_0 .net "data_out", 31 0, L_0x135f98aa0;  alias, 1 drivers
v0x135f8b120_0 .net "data_out_wire", 31 0, v0x135f8b1b0_0;  1 drivers
v0x135f8b1b0_0 .var "data_reg", 31 0;
L_0x1380880a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f8b240_0 .net "default_val", 31 0, L_0x1380880a0;  1 drivers
v0x135f8b2d0_0 .net "stall", 0 0, L_0x135f9ff60;  alias, 1 drivers
S_0x135f8b400 .scope module, "IF_ID_pc_plus4" "PipeDff" 24 10, 8 1 0, S_0x135f89f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135f8b5c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f98c20 .functor BUFZ 32, v0x135f8bad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f8b780_0 .net "bubble", 0 0, L_0x135f9fef0;  alias, 1 drivers
v0x135f8b810_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f8b8a0_0 .net "data_in", 31 0, L_0x135f98610;  alias, 1 drivers
v0x135f8b930_0 .net "data_out", 31 0, L_0x135f98c20;  alias, 1 drivers
v0x135f8ba40_0 .net "data_out_wire", 31 0, v0x135f8bad0_0;  1 drivers
v0x135f8bad0_0 .var "data_reg", 31 0;
L_0x1380880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f8bb60_0 .net "default_val", 31 0, L_0x1380880e8;  1 drivers
v0x135f8bc00_0 .net "stall", 0 0, L_0x135f9ff60;  alias, 1 drivers
S_0x135f8c490 .scope module, "if_module" "IF_MODULE" 6 28, 25 5 0, S_0x135f658e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x135f98610 .functor BUFZ 32, v0x135f8cc30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f8d4b0_0 .net "bubble_if", 0 0, L_0x135fa0050;  alias, 1 drivers
v0x135f8d570_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f8d600_0 .net "new_pc", 31 0, v0x135f860d0_0;  alias, 1 drivers
v0x135f8d690_0 .net "pc", 31 0, v0x135f8d0e0_0;  alias, 1 drivers
L_0x138088010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x135f8d7a0_0 .net "pc_incre", 31 0, L_0x138088010;  1 drivers
v0x135f8d830_0 .net "pc_plus4", 31 0, L_0x135f98610;  alias, 1 drivers
v0x135f8d900_0 .net "pc_plus4_inn", 31 0, v0x135f8cc30_0;  1 drivers
v0x135f8d9d0_0 .net "pc_src", 0 0, v0x135f86340_0;  alias, 1 drivers
v0x135f8dae0_0 .net "rst", 0 0, v0x135f98580_0;  alias, 1 drivers
v0x135f8dbf0_0 .net "stall_if", 0 0, L_0x135f9fe00;  alias, 1 drivers
S_0x135f8c740 .scope module, "IF_ADD" "Adder" 25 31, 26 1 0, S_0x135f8c490;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x135f8c900 .param/l "WIDTH" 0 26 1, +C4<00000000000000000000000000100000>;
v0x135f8cab0_0 .net "op_num1", 31 0, v0x135f8d0e0_0;  alias, 1 drivers
v0x135f8cba0_0 .net "op_num2", 31 0, L_0x138088010;  alias, 1 drivers
v0x135f8cc30_0 .var "res", 31 0;
E_0x135f8ca70 .event edge, v0x135f8af80_0, v0x135f8cba0_0;
S_0x135f8ccc0 .scope module, "IF_PC" "PC" 25 17, 27 1 0, S_0x135f8c490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 32 "new_pc";
    .port_info 6 /OUTPUT 32 "pc";
v0x135f8cf80_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f8d010_0 .net "new_pc", 31 0, v0x135f860d0_0;  alias, 1 drivers
v0x135f8d0e0_0 .var "pc", 31 0;
v0x135f8d170_0 .net "pc_plus4", 31 0, v0x135f8cc30_0;  alias, 1 drivers
v0x135f8d220_0 .net "pc_src", 0 0, v0x135f86340_0;  alias, 1 drivers
v0x135f8d2f0_0 .net "rst", 0 0, v0x135f98580_0;  alias, 1 drivers
v0x135f8d380_0 .net "stall_if", 0 0, L_0x135f9fe00;  alias, 1 drivers
S_0x135f8dce0 .scope module, "mem_module" "MEM_MODULE" 6 175, 28 2 0, S_0x135f658e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
    .port_info 4 /OUTPUT 32 "reg_write_data_mem";
v0x135f8dfb0_0 .net "load_type", 2 0, L_0x135f9dd20;  alias, 1 drivers
v0x135f8e060_0 .var "mem2reg_data", 31 0;
v0x135f8e100_0 .net "mem_read", 0 0, L_0x135f9d530;  alias, 1 drivers
v0x135f8e190_0 .net "mem_read_data", 31 0, L_0x135fa0ab0;  alias, 1 drivers
v0x135f8e240_0 .var "reg_write_data_mem", 31 0;
v0x135f8e310_0 .var "temp", 31 0;
E_0x135f8df50/0 .event edge, v0x135f742e0_0, v0x135f8dfb0_0, v0x135f3e600_0, v0x135f8e310_0;
E_0x135f8df50/1 .event edge, v0x135f8e060_0;
E_0x135f8df50 .event/or E_0x135f8df50/0, E_0x135f8df50/1;
S_0x135f8e430 .scope module, "mem_wb" "MEM_WB" 6 191, 29 2 0, S_0x135f658e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x135f927d0_0 .net "alu_result_mem", 31 0, L_0x135f9ccd0;  alias, 1 drivers
v0x135f92860_0 .net "alu_result_wb", 31 0, L_0x135f9e0e0;  alias, 1 drivers
v0x135f92900_0 .net "bubble_wb", 0 0, L_0x135fa0340;  alias, 1 drivers
v0x135f92ab0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f92b40_0 .net "imm_mem", 31 0, L_0x135f9cf70;  alias, 1 drivers
v0x135f92c10_0 .net "imm_wb", 31 0, L_0x135f9e280;  alias, 1 drivers
v0x135f92ca0_0 .net "mem2reg_data_mem", 31 0, v0x135f8e060_0;  alias, 1 drivers
v0x135f92d30_0 .net "mem2reg_data_wb", 31 0, L_0x135f9df60;  alias, 1 drivers
v0x135f92dc0_0 .net "nxpc_wb", 31 0, o0x138059910;  alias, 0 drivers
v0x135f92ed0_0 .net "pc_plus4_mem", 31 0, L_0x135f9ce10;  alias, 1 drivers
v0x135f92f60_0 .net "pc_plus4_wb", 31 0, L_0x135f9e420;  alias, 1 drivers
v0x135f93010_0 .net "rd_mem", 4 0, L_0x135f9d7f0;  alias, 1 drivers
v0x135f930a0_0 .net "rd_wb", 4 0, L_0x135f9e5c0;  alias, 1 drivers
v0x135f93130_0 .net "reg_src_mem", 1 0, L_0x135f9d9e0;  alias, 1 drivers
v0x135f931d0_0 .net "reg_src_wb", 1 0, L_0x135f9de00;  alias, 1 drivers
v0x135f93270_0 .net "reg_write_mem", 0 0, L_0x135f9d3d0;  alias, 1 drivers
v0x135f93300_0 .net "reg_write_wb", 0 0, L_0x135f9e760;  alias, 1 drivers
v0x135f934d0_0 .net "stall_wb", 0 0, L_0x138088fd0;  alias, 1 drivers
S_0x135f8e830 .scope module, "MEM_WB_alu_result" "PipeDff" 29 20, 8 1 0, S_0x135f8e430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135f8e9f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f9e0e0 .functor BUFZ 32, v0x135f8eed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f8eba0_0 .net "bubble", 0 0, L_0x135fa0340;  alias, 1 drivers
v0x135f8ec50_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f8ece0_0 .net "data_in", 31 0, L_0x135f9ccd0;  alias, 1 drivers
v0x135f8ed70_0 .net "data_out", 31 0, L_0x135f9e0e0;  alias, 1 drivers
v0x135f8ee00_0 .net "data_out_wire", 31 0, v0x135f8eed0_0;  1 drivers
v0x135f8eed0_0 .var "data_reg", 31 0;
L_0x138088d48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f8ef70_0 .net "default_val", 31 0, L_0x138088d48;  1 drivers
v0x135f8f020_0 .net "stall", 0 0, L_0x138088fd0;  alias, 1 drivers
S_0x135f8f130 .scope module, "MEM_WB_imm" "PipeDff" 29 21, 8 1 0, S_0x135f8e430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135f8f300 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f9e280 .functor BUFZ 32, v0x135f8f810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f8f4c0_0 .net "bubble", 0 0, L_0x135fa0340;  alias, 1 drivers
v0x135f8f590_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f8f620_0 .net "data_in", 31 0, L_0x135f9cf70;  alias, 1 drivers
v0x135f8f6b0_0 .net "data_out", 31 0, L_0x135f9e280;  alias, 1 drivers
v0x135f8f740_0 .net "data_out_wire", 31 0, v0x135f8f810_0;  1 drivers
v0x135f8f810_0 .var "data_reg", 31 0;
L_0x138088d90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f8f8a0_0 .net "default_val", 31 0, L_0x138088d90;  1 drivers
v0x135f8f940_0 .net "stall", 0 0, L_0x138088fd0;  alias, 1 drivers
S_0x135f8fa80 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 29 19, 8 1 0, S_0x135f8e430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135f8fc40 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f9df60 .functor BUFZ 32, v0x135f900f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f8fe00_0 .net "bubble", 0 0, L_0x135fa0340;  alias, 1 drivers
v0x135f8fe90_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f8ff20_0 .net "data_in", 31 0, v0x135f8e060_0;  alias, 1 drivers
v0x135f8ffb0_0 .net "data_out", 31 0, L_0x135f9df60;  alias, 1 drivers
v0x135f90040_0 .net "data_out_wire", 31 0, v0x135f900f0_0;  1 drivers
v0x135f900f0_0 .var "data_reg", 31 0;
L_0x138088d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f901a0_0 .net "default_val", 31 0, L_0x138088d00;  1 drivers
v0x135f90250_0 .net "stall", 0 0, L_0x138088fd0;  alias, 1 drivers
S_0x135f90370 .scope module, "MEM_WB_pc_plus4" "PipeDff" 29 22, 8 1 0, S_0x135f8e430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x135f90530 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x135f9e420 .functor BUFZ 32, v0x135f90a30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f906c0_0 .net "bubble", 0 0, L_0x135fa0340;  alias, 1 drivers
v0x135f90760_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f90800_0 .net "data_in", 31 0, L_0x135f9ce10;  alias, 1 drivers
v0x135f908d0_0 .net "data_out", 31 0, L_0x135f9e420;  alias, 1 drivers
v0x135f90960_0 .net "data_out_wire", 31 0, v0x135f90a30_0;  1 drivers
v0x135f90a30_0 .var "data_reg", 31 0;
L_0x138088dd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f90ad0_0 .net "default_val", 31 0, L_0x138088dd8;  1 drivers
v0x135f90b80_0 .net "stall", 0 0, L_0x138088fd0;  alias, 1 drivers
S_0x135f90d00 .scope module, "MEM_WB_rd" "PipeDff" 29 24, 8 1 0, S_0x135f8e430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x135f90ec0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x135f9e5c0 .functor BUFZ 5, v0x135f91350_0, C4<00000>, C4<00000>, C4<00000>;
v0x135f91050_0 .net "bubble", 0 0, L_0x135fa0340;  alias, 1 drivers
v0x135f910f0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f91190_0 .net "data_in", 4 0, L_0x135f9d7f0;  alias, 1 drivers
v0x135f91220_0 .net "data_out", 4 0, L_0x135f9e5c0;  alias, 1 drivers
v0x135f912b0_0 .net "data_out_wire", 4 0, v0x135f91350_0;  1 drivers
v0x135f91350_0 .var "data_reg", 4 0;
L_0x138088e20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x135f91400_0 .net "default_val", 4 0, L_0x138088e20;  1 drivers
v0x135f914b0_0 .net "stall", 0 0, L_0x138088fd0;  alias, 1 drivers
S_0x135f915d0 .scope module, "MEM_WB_reg_src" "PipeDff" 29 17, 8 1 0, S_0x135f8e430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x135f91790 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x135f9de00 .functor BUFZ 2, v0x135f91c50_0, C4<00>, C4<00>, C4<00>;
v0x135f91920_0 .net "bubble", 0 0, L_0x135fa0340;  alias, 1 drivers
v0x135f919c0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f91a60_0 .net "data_in", 1 0, L_0x135f9d9e0;  alias, 1 drivers
v0x135f91af0_0 .net "data_out", 1 0, L_0x135f9de00;  alias, 1 drivers
v0x135f91b80_0 .net "data_out_wire", 1 0, v0x135f91c50_0;  1 drivers
v0x135f91c50_0 .var "data_reg", 1 0;
L_0x138088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135f91cf0_0 .net "default_val", 1 0, L_0x138088cb8;  1 drivers
v0x135f91da0_0 .net "stall", 0 0, L_0x138088fd0;  alias, 1 drivers
S_0x135f91ec0 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 29 25, 8 1 0, S_0x135f8e430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x135f92080 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x135f9e760 .functor BUFZ 1, v0x135f92580_0, C4<0>, C4<0>, C4<0>;
v0x135f92210_0 .net "bubble", 0 0, L_0x135fa0340;  alias, 1 drivers
v0x135f922b0_0 .net "clk", 0 0, v0x135f98460_0;  alias, 1 drivers
v0x135f92350_0 .net "data_in", 0 0, L_0x135f9d3d0;  alias, 1 drivers
v0x135f92460_0 .net "data_out", 0 0, L_0x135f9e760;  alias, 1 drivers
v0x135f924f0_0 .net "data_out_wire", 0 0, v0x135f92580_0;  1 drivers
v0x135f92580_0 .var "data_reg", 0 0;
L_0x138088e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135f92610_0 .net "default_val", 0 0, L_0x138088e68;  1 drivers
v0x135f926b0_0 .net "stall", 0 0, L_0x138088fd0;  alias, 1 drivers
S_0x135f93760 .scope module, "wb_module" "WB_MODULE" 6 209, 30 2 0, S_0x135f658e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x135f8e5f0_0 .net "alu_result", 31 0, L_0x135f9e0e0;  alias, 1 drivers
v0x135f93a60_0 .net "imm", 31 0, L_0x135f9e280;  alias, 1 drivers
v0x135f93b40_0 .net "mem2reg_data", 31 0, L_0x135f9df60;  alias, 1 drivers
v0x135f93c10_0 .net "nxpc", 31 0, o0x138059910;  alias, 0 drivers
v0x135f93ca0_0 .net "pc_plus4", 31 0, L_0x135f9e420;  alias, 1 drivers
v0x135f93db0_0 .net "reg_src", 1 0, L_0x135f9de00;  alias, 1 drivers
v0x135f93e80_0 .var "reg_write_data", 31 0;
E_0x135f90c60/0 .event edge, v0x135f91af0_0, v0x135f8ed70_0, v0x135f8ffb0_0, v0x135f8f6b0_0;
E_0x135f90c60/1 .event edge, v0x135f908d0_0;
E_0x135f90c60 .event/or E_0x135f90c60/0, E_0x135f90c60/1;
    .scope S_0x135f8ccc0;
T_0 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f8d2f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135f8d0e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x135f8d380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x135f8d0e0_0;
    %assign/vec4 v0x135f8d0e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x135f8d220_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x135f8d010_0;
    %assign/vec4 v0x135f8d0e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x135f8d170_0;
    %assign/vec4 v0x135f8d0e0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x135f8c740;
T_1 ;
    %wait E_0x135f8ca70;
    %load/vec4 v0x135f8cab0_0;
    %load/vec4 v0x135f8cba0_0;
    %add;
    %store/vec4 v0x135f8cc30_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x135f8a270;
T_2 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f8a980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x135f8a790_0;
    %assign/vec4 v0x135f8a820_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x135f8a550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x135f8a8d0_0;
    %assign/vec4 v0x135f8a820_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x135f8a670_0;
    %assign/vec4 v0x135f8a820_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x135f8aa90;
T_3 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f8b2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x135f8b120_0;
    %assign/vec4 v0x135f8b1b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x135f8ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x135f8b240_0;
    %assign/vec4 v0x135f8b1b0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x135f8af80_0;
    %assign/vec4 v0x135f8b1b0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x135f8b400;
T_4 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f8bc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x135f8ba40_0;
    %assign/vec4 v0x135f8bad0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x135f8b780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x135f8bb60_0;
    %assign/vec4 v0x135f8bad0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x135f8b8a0_0;
    %assign/vec4 v0x135f8bad0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x135f85110;
T_5 ;
    %wait E_0x135f852c0;
    %load/vec4 v0x135f856f0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x135f85330_0, 0, 3;
    %load/vec4 v0x135f856f0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x135f85790_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135f85600_0, 0, 32;
    %load/vec4 v0x135f85790_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135f853f0_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135f853f0_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x135f85330_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x135f85330_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x135f856f0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85600_0, 4, 12;
    %load/vec4 v0x135f85600_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x135f853f0_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x135f856f0_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85600_0, 4, 5;
    %load/vec4 v0x135f85600_0;
    %store/vec4 v0x135f853f0_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x135f856f0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85600_0, 4, 7;
    %load/vec4 v0x135f856f0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85600_0, 4, 5;
    %load/vec4 v0x135f85600_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x135f853f0_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x135f856f0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85600_0, 4, 12;
    %load/vec4 v0x135f85600_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x135f853f0_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x135f856f0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85490_0, 4, 1;
    %load/vec4 v0x135f856f0_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85490_0, 4, 6;
    %load/vec4 v0x135f856f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85490_0, 4, 1;
    %load/vec4 v0x135f856f0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85490_0, 4, 4;
    %load/vec4 v0x135f85490_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85600_0, 4, 12;
    %load/vec4 v0x135f85600_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x135f853f0_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x135f856f0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85600_0, 4, 20;
    %load/vec4 v0x135f85600_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x135f853f0_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x135f856f0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85600_0, 4, 20;
    %load/vec4 v0x135f85600_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x135f853f0_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x135f856f0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85550_0, 4, 1;
    %load/vec4 v0x135f856f0_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85550_0, 4, 8;
    %load/vec4 v0x135f856f0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85550_0, 4, 1;
    %load/vec4 v0x135f856f0_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85550_0, 4, 10;
    %load/vec4 v0x135f85550_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85600_0, 4, 20;
    %load/vec4 v0x135f85600_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x135f853f0_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x135f856f0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f85600_0, 4, 12;
    %load/vec4 v0x135f85600_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x135f853f0_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x135f82cb0;
T_6 ;
    %wait E_0x135f75570;
    %load/vec4 v0x135f832a0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x135f83820_0, 0, 7;
    %load/vec4 v0x135f832a0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x135f831e0_0, 0, 3;
    %load/vec4 v0x135f832a0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x135f83aa0_0, 0, 5;
    %load/vec4 v0x135f832a0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x135f83b50_0, 0, 5;
    %load/vec4 v0x135f831e0_0;
    %store/vec4 v0x135f83380_0, 0, 3;
    %load/vec4 v0x135f83820_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %load/vec4 v0x135f832a0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x135f83980_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f834f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135f838b0_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %load/vec4 v0x135f832a0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x135f83980_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f834f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f83a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135f838b0_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %load/vec4 v0x135f832a0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x135f83980_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f834f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f83a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135f838b0_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f834f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f83750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83a10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x135f838b0_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f83640_0, 0, 1;
    %load/vec4 v0x135f832a0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x135f83980_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f834f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f83640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f83a10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x135f838b0_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f83090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f834f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135f838b0_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v0x135f832a0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x135f83980_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f834f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f83a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135f838b0_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x135f832a0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x135f83980_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f834f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f83a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135f838b0_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0x135f832a0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x135f83980_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f83450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f834f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f83a10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x135f838b0_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x135f832a0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x135f83980_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f834f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f83750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f83a10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x135f838b0_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x135f82260;
T_7 ;
    %wait E_0x135f755b0;
    %load/vec4 v0x135f82ab0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x135f82bc0_0, 0, 7;
    %load/vec4 v0x135f82ab0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x135f828c0_0, 0, 3;
    %load/vec4 v0x135f82ab0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x135f82950_0, 0, 7;
    %load/vec4 v0x135f82bc0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x135f82ab0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x135f82950_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f825f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f826e0_0, 0, 1;
    %load/vec4 v0x135f828c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x135f82950_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x135f82950_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f825f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f826e0_0, 0, 1;
    %load/vec4 v0x135f828c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x135f82950_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f825f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f826e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f825f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f826e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f825f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f826e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f825f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f826e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f825f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f826e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f825f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f826e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f825f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f826e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135f827b0_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x135f86610;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x135f875a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x135f875a0_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x135f875a0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x135f87ae0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x135f875a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x135f875a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x135f86610;
T_9 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f87a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x135f87920_0;
    %load/vec4 v0x135f87890_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135f87ae0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x135f85870;
T_10 ;
    %wait E_0x135f85bf0;
    %load/vec4 v0x135f85ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x135f86160_0;
    %load/vec4 v0x135f85db0_0;
    %add;
    %store/vec4 v0x135f860d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f86340_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x135f85f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x135f863d0_0;
    %load/vec4 v0x135f85db0_0;
    %add;
    %store/vec4 v0x135f860d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f86340_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x135f85c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x135f86160_0;
    %load/vec4 v0x135f85db0_0;
    %add;
    %store/vec4 v0x135f860d0_0, 0, 32;
    %load/vec4 v0x135f85d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %jmp T_10.12;
T_10.6 ;
    %load/vec4 v0x135f864a0_0;
    %store/vec4 v0x135f86340_0, 0, 1;
    %jmp T_10.12;
T_10.7 ;
    %load/vec4 v0x135f864a0_0;
    %inv;
    %store/vec4 v0x135f86340_0, 0, 1;
    %jmp T_10.12;
T_10.8 ;
    %load/vec4 v0x135f86020_0;
    %store/vec4 v0x135f86340_0, 0, 1;
    %jmp T_10.12;
T_10.9 ;
    %load/vec4 v0x135f86020_0;
    %store/vec4 v0x135f86340_0, 0, 1;
    %jmp T_10.12;
T_10.10 ;
    %load/vec4 v0x135f86020_0;
    %inv;
    %store/vec4 v0x135f86340_0, 0, 1;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x135f86020_0;
    %inv;
    %store/vec4 v0x135f86340_0, 0, 1;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f86340_0, 0, 1;
    %load/vec4 v0x135f86230_0;
    %store/vec4 v0x135f860d0_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x135f7acc0;
T_11 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f7b490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x135f7b270_0;
    %assign/vec4 v0x135f7b340_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x135f7b010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x135f7b3e0_0;
    %assign/vec4 v0x135f7b340_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x135f7b150_0;
    %assign/vec4 v0x135f7b340_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x135f7b5b0;
T_12 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f7bd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x135f7bb60_0;
    %assign/vec4 v0x135f7bc30_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x135f7b900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x135f7bcd0_0;
    %assign/vec4 v0x135f7bc30_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x135f7ba40_0;
    %assign/vec4 v0x135f7bc30_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x135e5a990;
T_13 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135e347a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x135e345f0_0;
    %assign/vec4 v0x135e34680_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x135e37530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x135e34710_0;
    %assign/vec4 v0x135e34680_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x135e5ab40_0;
    %assign/vec4 v0x135e34680_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x135f7e4b0;
T_14 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f7ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x135f7ea70_0;
    %assign/vec4 v0x135f7eb10_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x135f7e830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x135f7ebc0_0;
    %assign/vec4 v0x135f7eb10_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x135f7e950_0;
    %assign/vec4 v0x135f7eb10_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x135f7f680;
T_15 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f7fe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x135f7fc30_0;
    %assign/vec4 v0x135f7fcd0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x135f7f9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x135f7fd80_0;
    %assign/vec4 v0x135f7fcd0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x135f7fb10_0;
    %assign/vec4 v0x135f7fcd0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x135f7bea0;
T_16 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f7c650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x135f7c450_0;
    %assign/vec4 v0x135f7c4f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x135f7c1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x135f7c5a0_0;
    %assign/vec4 v0x135f7c4f0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x135f7c330_0;
    %assign/vec4 v0x135f7c4f0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x135f7d950;
T_17 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f7e220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x135f7e060_0;
    %assign/vec4 v0x135f7e0f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x135f7dca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x135f7e180_0;
    %assign/vec4 v0x135f7e0f0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x135f7df40_0;
    %assign/vec4 v0x135f7e0f0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x135f7ed90;
T_18 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f7f560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x135f7f340_0;
    %assign/vec4 v0x135f7f410_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x135f7f0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x135f7f4b0_0;
    %assign/vec4 v0x135f7f410_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x135f7f220_0;
    %assign/vec4 v0x135f7f410_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x135e08390;
T_19 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135e512a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x135e49d50_0;
    %assign/vec4 v0x135e51180_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x135e49b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x135e51210_0;
    %assign/vec4 v0x135e51180_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x135e49c30_0;
    %assign/vec4 v0x135e51180_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x135e7d3b0;
T_20 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135e7a610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x135e77c70_0;
    %assign/vec4 v0x135e7a4f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x135e77a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x135e7a580_0;
    %assign/vec4 v0x135e7a4f0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x135e77b50_0;
    %assign/vec4 v0x135e7a4f0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x135f7c770;
T_21 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f7cf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x135f7cd20_0;
    %assign/vec4 v0x135f7cdf0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x135f7cac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x135f7ce90_0;
    %assign/vec4 v0x135f7cdf0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x135f7cc00_0;
    %assign/vec4 v0x135f7cdf0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x135eb0920;
T_22 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f7aba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x135e6a220_0;
    %assign/vec4 v0x135f7aa60_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x135e6a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x135f7aaf0_0;
    %assign/vec4 v0x135f7aa60_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x135e6a150_0;
    %assign/vec4 v0x135f7aa60_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x135f7d060;
T_23 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f7d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x135f7d610_0;
    %assign/vec4 v0x135f7d6e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x135f7d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x135f7d780_0;
    %assign/vec4 v0x135f7d6e0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x135f7d4f0_0;
    %assign/vec4 v0x135f7d6e0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x135e0a8d0;
T_24 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135e41b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x135e41970_0;
    %assign/vec4 v0x135e41a00_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x135e27770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x135e41a90_0;
    %assign/vec4 v0x135e41a00_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x135e27990_0;
    %assign/vec4 v0x135e41a00_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x135f3ef20;
T_25 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135e82b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x135e829e0_0;
    %assign/vec4 v0x135e82a70_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x135f6e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x135e82b00_0;
    %assign/vec4 v0x135e82a70_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x135f1b960_0;
    %assign/vec4 v0x135e82a70_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x135e11fc0;
T_26 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135e0c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x135e0bef0_0;
    %assign/vec4 v0x135e0bf80_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x135e121c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x135e0c010_0;
    %assign/vec4 v0x135e0bf80_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x135f353c0_0;
    %assign/vec4 v0x135e0bf80_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x135e96760;
T_27 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135e5d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x135e5d2c0_0;
    %assign/vec4 v0x135e5d350_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x135e721a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x135e5d3e0_0;
    %assign/vec4 v0x135e5d350_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x135e722c0_0;
    %assign/vec4 v0x135e5d350_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x135e57ba0;
T_28 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135e08300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x135e30180_0;
    %assign/vec4 v0x135e30210_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x135e57d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x135e302a0_0;
    %assign/vec4 v0x135e30210_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x135e30060_0;
    %assign/vec4 v0x135e30210_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x135e47d40;
T_29 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135e1af50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x135e4d510_0;
    %assign/vec4 v0x135e1ae30_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x135e4d2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x135e1aec0_0;
    %assign/vec4 v0x135e1ae30_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x135e4d3f0_0;
    %assign/vec4 v0x135e1ae30_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x135f41e80;
T_30 ;
    %wait E_0x135f32c90;
    %load/vec4 v0x135f34fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x135f34490_0;
    %store/vec4 v0x135f37240_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x135f34490_0;
    %store/vec4 v0x135f37240_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x135f34550_0;
    %store/vec4 v0x135f37240_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x135f37180_0;
    %store/vec4 v0x135f37240_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x135f40de0;
T_31 ;
    %wait E_0x135f3dc50;
    %load/vec4 v0x135f3fd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x135f47450_0;
    %store/vec4 v0x135f45400_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x135f47450_0;
    %store/vec4 v0x135f45400_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x135f47520_0;
    %store/vec4 v0x135f45400_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x135f45330_0;
    %store/vec4 v0x135f45400_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x135f3ec50;
T_32 ;
    %wait E_0x135f5c8a0;
    %load/vec4 v0x135f3ab00_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_32.0, 8;
    %load/vec4 v0x135f3a830_0;
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0x135f4d7b0_0;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %store/vec4 v0x135f4b760_0, 0, 32;
    %load/vec4 v0x135f3ab90_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_32.2, 8;
    %load/vec4 v0x135f3a8c0_0;
    %jmp/1 T_32.3, 8;
T_32.2 ; End of true expr.
    %load/vec4 v0x135f4b690_0;
    %jmp/0 T_32.3, 8;
 ; End of false expr.
    %blend;
T_32.3;
    %store/vec4 v0x135f484e0_0, 0, 32;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x135f24af0;
T_33 ;
    %wait E_0x135f5c960;
    %load/vec4 v0x135f596e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135f5a770_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ef9b40_0, 0, 1;
    %jmp T_33.11;
T_33.0 ;
    %load/vec4 v0x135f5b800_0;
    %load/vec4 v0x135f5b890_0;
    %add;
    %store/vec4 v0x135f5a770_0, 0, 32;
    %load/vec4 v0x135f5a770_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x135ef9b40_0, 0, 1;
    %jmp T_33.11;
T_33.1 ;
    %load/vec4 v0x135f5b800_0;
    %ix/getv 4, v0x135f5b890_0;
    %shiftl 4;
    %store/vec4 v0x135f5a770_0, 0, 32;
    %load/vec4 v0x135f5a770_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x135ef9b40_0, 0, 1;
    %jmp T_33.11;
T_33.2 ;
    %load/vec4 v0x135f5b800_0;
    %load/vec4 v0x135f5b890_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x135f5a770_0, 0, 32;
    %load/vec4 v0x135f5a770_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x135ef9b40_0, 0, 1;
    %jmp T_33.11;
T_33.3 ;
    %load/vec4 v0x135f5b800_0;
    %load/vec4 v0x135f5b890_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x135f5a770_0, 0, 32;
    %load/vec4 v0x135f5a770_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x135ef9b40_0, 0, 1;
    %jmp T_33.11;
T_33.4 ;
    %load/vec4 v0x135f5b800_0;
    %load/vec4 v0x135f5b890_0;
    %xor;
    %store/vec4 v0x135f5a770_0, 0, 32;
    %load/vec4 v0x135f5a770_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x135ef9b40_0, 0, 1;
    %jmp T_33.11;
T_33.5 ;
    %load/vec4 v0x135f5b800_0;
    %ix/getv 4, v0x135f5b890_0;
    %shiftr 4;
    %store/vec4 v0x135f5a770_0, 0, 32;
    %load/vec4 v0x135f5a770_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x135ef9b40_0, 0, 1;
    %jmp T_33.11;
T_33.6 ;
    %load/vec4 v0x135f5b800_0;
    %load/vec4 v0x135f5b890_0;
    %or;
    %store/vec4 v0x135f5a770_0, 0, 32;
    %load/vec4 v0x135f5a770_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x135ef9b40_0, 0, 1;
    %jmp T_33.11;
T_33.7 ;
    %load/vec4 v0x135f5b800_0;
    %load/vec4 v0x135f5b890_0;
    %and;
    %store/vec4 v0x135f5a770_0, 0, 32;
    %load/vec4 v0x135f5a770_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x135ef9b40_0, 0, 1;
    %jmp T_33.11;
T_33.8 ;
    %load/vec4 v0x135f5b800_0;
    %load/vec4 v0x135f5b890_0;
    %sub;
    %store/vec4 v0x135f5a770_0, 0, 32;
    %load/vec4 v0x135f5a770_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x135ef9b40_0, 0, 1;
    %jmp T_33.11;
T_33.9 ;
    %load/vec4 v0x135f5b800_0;
    %ix/getv 4, v0x135f5b890_0;
    %shiftr/s 4;
    %store/vec4 v0x135f5a770_0, 0, 32;
    %load/vec4 v0x135f5a770_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x135ef9b40_0, 0, 1;
    %jmp T_33.11;
T_33.11 ;
    %pop/vec4 1;
    %load/vec4 v0x135f5b800_0;
    %load/vec4 v0x135f5b890_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x135f59770_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x135f636e0;
T_34 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135ecda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x135f5a590_0;
    %assign/vec4 v0x135f56270_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x135f59500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x135e4f610_0;
    %assign/vec4 v0x135f56270_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x135f49d40_0;
    %assign/vec4 v0x135f56270_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x135f1f4f0;
T_35 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f1af80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x135f61170_0;
    %assign/vec4 v0x135f614f0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x135f1b3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x135f61580_0;
    %assign/vec4 v0x135f614f0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x135f676b0_0;
    %assign/vec4 v0x135f614f0_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x135f625e0;
T_36 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f1cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x135f62280_0;
    %assign/vec4 v0x135f604d0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x135f5e290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x135f1dc60_0;
    %assign/vec4 v0x135f604d0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x135f64480_0;
    %assign/vec4 v0x135f604d0_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x135f39570;
T_37 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f66580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x135e3bf30_0;
    %assign/vec4 v0x135f5d930_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x135f55880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x135f5d9c0_0;
    %assign/vec4 v0x135f5d930_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x135f74fc0_0;
    %assign/vec4 v0x135f5d930_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x135f392a0;
T_38 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f53350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x135f5e030_0;
    %assign/vec4 v0x135f5e0c0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x135f3b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x135f532c0_0;
    %assign/vec4 v0x135f5e0c0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x135e6e4d0_0;
    %assign/vec4 v0x135f5e0c0_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x135f39840;
T_39 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f59b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x135f54760_0;
    %assign/vec4 v0x135f547f0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x135f492b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x135f59b00_0;
    %assign/vec4 v0x135f547f0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x135f5bc20_0;
    %assign/vec4 v0x135f547f0_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x135f1cea0;
T_40 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f1ed50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x135f733f0_0;
    %assign/vec4 v0x135f19b50_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x135f543c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x135f19be0_0;
    %assign/vec4 v0x135f19b50_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x135f74b80_0;
    %assign/vec4 v0x135f19b50_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x135f1dfc0;
T_41 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f56560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x135f3c6f0_0;
    %assign/vec4 v0x135f52ea0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x135f24880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x135f57660_0;
    %assign/vec4 v0x135f52ea0_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x135f3e8f0_0;
    %assign/vec4 v0x135f52ea0_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x135f39de0;
T_42 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f45100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x135f47190_0;
    %assign/vec4 v0x135f47220_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x135f1f250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x135f45070_0;
    %assign/vec4 v0x135f47220_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x135f4e170_0;
    %assign/vec4 v0x135f47220_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x135f39b10;
T_43 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f44070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x135f4d4f0_0;
    %assign/vec4 v0x135f4d580_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x135f4b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x135f43fe0_0;
    %assign/vec4 v0x135f4d580_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x135f48220_0;
    %assign/vec4 v0x135f4d580_0, 0;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x135f8dce0;
T_44 ;
    %wait E_0x135f8df50;
    %load/vec4 v0x135f8e100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135f8e060_0, 0, 32;
    %load/vec4 v0x135f8dfb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135f8e060_0, 0, 32;
    %jmp T_44.8;
T_44.2 ;
    %load/vec4 v0x135f8e190_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f8e310_0, 4, 8;
    %load/vec4 v0x135f8e310_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x135f8e060_0, 0, 32;
    %jmp T_44.8;
T_44.3 ;
    %load/vec4 v0x135f8e190_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f8e310_0, 4, 8;
    %load/vec4 v0x135f8e310_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x135f8e060_0, 0, 32;
    %jmp T_44.8;
T_44.4 ;
    %load/vec4 v0x135f8e190_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f8e310_0, 4, 16;
    %load/vec4 v0x135f8e310_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x135f8e060_0, 0, 32;
    %jmp T_44.8;
T_44.5 ;
    %load/vec4 v0x135f8e190_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135f8e310_0, 4, 16;
    %load/vec4 v0x135f8e310_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x135f8e060_0, 0, 32;
    %jmp T_44.8;
T_44.6 ;
    %load/vec4 v0x135f8e190_0;
    %store/vec4 v0x135f8e060_0, 0, 32;
    %jmp T_44.8;
T_44.8 ;
    %pop/vec4 1;
T_44.0 ;
    %load/vec4 v0x135f8e060_0;
    %store/vec4 v0x135f8e240_0, 0, 32;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x135f915d0;
T_45 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f91da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x135f91b80_0;
    %assign/vec4 v0x135f91c50_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x135f91920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x135f91cf0_0;
    %assign/vec4 v0x135f91c50_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x135f91a60_0;
    %assign/vec4 v0x135f91c50_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x135f8fa80;
T_46 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f90250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x135f90040_0;
    %assign/vec4 v0x135f900f0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x135f8fe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x135f901a0_0;
    %assign/vec4 v0x135f900f0_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x135f8ff20_0;
    %assign/vec4 v0x135f900f0_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x135f8e830;
T_47 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f8f020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x135f8ee00_0;
    %assign/vec4 v0x135f8eed0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x135f8eba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x135f8ef70_0;
    %assign/vec4 v0x135f8eed0_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x135f8ece0_0;
    %assign/vec4 v0x135f8eed0_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x135f8f130;
T_48 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f8f940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x135f8f740_0;
    %assign/vec4 v0x135f8f810_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x135f8f4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x135f8f8a0_0;
    %assign/vec4 v0x135f8f810_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x135f8f620_0;
    %assign/vec4 v0x135f8f810_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x135f90370;
T_49 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f90b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x135f90960_0;
    %assign/vec4 v0x135f90a30_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x135f906c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x135f90ad0_0;
    %assign/vec4 v0x135f90a30_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x135f90800_0;
    %assign/vec4 v0x135f90a30_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x135f90d00;
T_50 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f914b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x135f912b0_0;
    %assign/vec4 v0x135f91350_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x135f91050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x135f91400_0;
    %assign/vec4 v0x135f91350_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x135f91190_0;
    %assign/vec4 v0x135f91350_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x135f91ec0;
T_51 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f926b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x135f924f0_0;
    %assign/vec4 v0x135f92580_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x135f92210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x135f92610_0;
    %assign/vec4 v0x135f92580_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x135f92350_0;
    %assign/vec4 v0x135f92580_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x135f93760;
T_52 ;
    %wait E_0x135f90c60;
    %load/vec4 v0x135f93db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135f93e80_0, 0, 32;
    %jmp T_52.5;
T_52.0 ;
    %load/vec4 v0x135f8e5f0_0;
    %store/vec4 v0x135f93e80_0, 0, 32;
    %jmp T_52.5;
T_52.1 ;
    %load/vec4 v0x135f93b40_0;
    %store/vec4 v0x135f93e80_0, 0, 32;
    %jmp T_52.5;
T_52.2 ;
    %load/vec4 v0x135f93a60_0;
    %store/vec4 v0x135f93e80_0, 0, 32;
    %jmp T_52.5;
T_52.3 ;
    %load/vec4 v0x135f93ca0_0;
    %store/vec4 v0x135f93e80_0, 0, 32;
    %jmp T_52.5;
T_52.5 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x135f617b0;
T_53 ;
    %wait E_0x135f63ae0;
    %load/vec4 v0x135f628b0_0;
    %load/vec4 v0x135f1e320_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x135f1e320_0;
    %load/vec4 v0x135f1f7e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x135f1d220_0, 0, 2;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x135f1e290_0;
    %load/vec4 v0x135f1e320_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x135f1e320_0;
    %load/vec4 v0x135f1f7e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x135f1d220_0, 0, 2;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135f1d220_0, 0, 2;
T_53.3 ;
T_53.1 ;
    %load/vec4 v0x135f628b0_0;
    %load/vec4 v0x135f1e320_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x135f1e320_0;
    %load/vec4 v0x135f1f7e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x135f1f870_0, 0, 2;
    %jmp T_53.5;
T_53.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135f1f870_0, 0, 2;
T_53.5 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x135f5ae50;
T_54 ;
    %wait E_0x135e74ff0;
    %load/vec4 v0x135f536a0_0;
    %load/vec4 v0x135f53970_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x135f53970_0;
    %load/vec4 v0x135f65bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x135f65c40_0, 0, 2;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x135f53730_0;
    %load/vec4 v0x135f53970_0;
    %load/vec4 v0x135f65bb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x135f53a00_0;
    %load/vec4 v0x135f65bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x135f65c40_0, 0, 2;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135f65c40_0, 0, 2;
T_54.3 ;
T_54.1 ;
    %load/vec4 v0x135f536a0_0;
    %load/vec4 v0x135f53970_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x135f53970_0;
    %load/vec4 v0x135f64ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x135f64b40_0, 0, 2;
    %jmp T_54.5;
T_54.4 ;
    %load/vec4 v0x135f53730_0;
    %load/vec4 v0x135f53970_0;
    %load/vec4 v0x135f64ab0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x135f53a00_0;
    %load/vec4 v0x135f64ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x135f64b40_0, 0, 2;
    %jmp T_54.7;
T_54.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135f64b40_0, 0, 2;
T_54.7 ;
T_54.5 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x135f66970;
T_55 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x135e36240_0, 0, 32;
T_55.0 ;
    %load/vec4 v0x135e36240_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_55.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x135e36240_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x135e79040, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x135e36240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x135e36240_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %vpi_call 4 21 "$readmemh", "./test_codes/0_test_load_store/rom_data.hex", v0x135e79040 {0 0 0};
    %end;
    .thread T_55;
    .scope S_0x135f60710;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135f48cb0_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x135f60710;
T_57 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x135f3c400_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x135f3c400_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x135f3c400_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x135f46b90, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x135f3c400_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x135f3c400_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %vpi_call 5 26 "$readmemh", "./test_codes/0_test_load_store/ram_data.hex", v0x135f46b90 {0 0 0};
    %vpi_func 5 27 "$fopen" 32, "ram0.txt", "w" {0 0 0};
    %store/vec4 v0x135f4be60_0, 0, 32;
    %end;
    .thread T_57;
    .scope S_0x135f60710;
T_58 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f4add0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x135f439e0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_58.2, 4;
    %load/vec4 v0x135f44a70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.4, 4;
    %load/vec4 v0x135f3f700_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x135f1ea70_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x135f46b90, 4, 5;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x135f44a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_58.6, 4;
    %load/vec4 v0x135f3f700_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x135f1ea70_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x135f46b90, 4, 5;
    %jmp T_58.7;
T_58.6 ;
    %load/vec4 v0x135f44a70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_58.8, 4;
    %load/vec4 v0x135f3f700_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x135f1ea70_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x135f46b90, 4, 5;
    %jmp T_58.9;
T_58.8 ;
    %load/vec4 v0x135f44a70_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_58.10, 4;
    %load/vec4 v0x135f3f700_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x135f1ea70_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x135f46b90, 4, 5;
T_58.10 ;
T_58.9 ;
T_58.7 ;
T_58.5 ;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v0x135f439e0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_58.12, 4;
    %load/vec4 v0x135f3d500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.14, 4;
    %load/vec4 v0x135f3f700_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x135f1ea70_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x135f46b90, 4, 5;
    %jmp T_58.15;
T_58.14 ;
    %load/vec4 v0x135f3d500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_58.16, 4;
    %load/vec4 v0x135f3f700_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x135f1ea70_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x135f46b90, 4, 5;
T_58.16 ;
T_58.15 ;
    %jmp T_58.13;
T_58.12 ;
    %load/vec4 v0x135f439e0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_58.18, 4;
    %load/vec4 v0x135f3f700_0;
    %ix/getv 3, v0x135f1ea70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135f46b90, 0, 4;
T_58.18 ;
T_58.13 ;
T_58.3 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x135f60710;
T_59 ;
    %wait E_0x135f674c0;
    %load/vec4 v0x135f47c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135f3c400_0, 0, 32;
T_59.2 ;
    %load/vec4 v0x135f3c400_0;
    %cmpi/s 14, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_59.3, 5;
    %vpi_call 5 131 "$fwrite", v0x135f4be60_0, "%8h\012", &A<v0x135f46b90, v0x135f3c400_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x135f3c400_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x135f3c400_0, 0, 32;
    %jmp T_59.2;
T_59.3 ;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x135ec5170;
T_60 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x135ec5170 {0 0 0};
    %end;
    .thread T_60;
    .scope S_0x135ec5170;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f98460_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x135ec5170;
T_62 ;
    %delay 1, 0;
    %load/vec4 v0x135f98460_0;
    %inv;
    %store/vec4 v0x135f98460_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0x135ec5170;
T_63 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f98580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f984f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f98580_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f984f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f984f0_0, 0, 1;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_63;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "tb/tb_pipeline.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
