#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Oct  7 22:20:16 2025
# Process ID         : 10516
# Current directory  : C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On         : DESKTOP-92OKADH
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-8750H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16901 MB
# Swap memory        : 7516 MB
# Total Virtual      : 24417 MB
# Available Virtual  : 11371 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 60489
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMD/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xck26-sfvc784-2LV-c -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9220
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1676.750 ; gain = 179.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'HLS_FIR' [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR.v:9]
INFO: [Synth 8-6157] synthesizing module 'HLS_FIR_H_filt_FIR_RAM_AUTO_1R1W' [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_H_filt_FIR_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './HLS_FIR_H_filt_FIR_RAM_AUTO_1R1W.dat' is read successfully [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_H_filt_FIR_RAM_AUTO_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'HLS_FIR_H_filt_FIR_RAM_AUTO_1R1W' (0#1) [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_H_filt_FIR_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_29_1' [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_29_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_29_1_b_FIR_ROM_AUTO_1R' [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_29_1_b_FIR_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_29_1_b_FIR_ROM_AUTO_1R.dat' is read successfully [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_29_1_b_FIR_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_29_1_b_FIR_ROM_AUTO_1R' (0#1) [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_29_1_b_FIR_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'HLS_FIR_mac_muladd_16s_14s_32s_32_4_1' [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'HLS_FIR_mac_muladd_16s_14s_32s_32_4_1' (0#1) [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'HLS_FIR_flow_control_loop_pipe_sequential_init' [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'HLS_FIR_flow_control_loop_pipe_sequential_init' (0#1) [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_29_1' (0#1) [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_29_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_33_2' [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_33_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_33_2' (0#1) [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_33_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'HLS_FIR_regslice_both' [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'HLS_FIR_regslice_both' (0#1) [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'HLS_FIR' (0#1) [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port rst in module HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_29_1_b_FIR_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module HLS_FIR_H_filt_FIR_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1790.977 ; gain = 293.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1790.977 ; gain = 293.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1790.977 ; gain = 293.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1790.977 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/HLS_FIR_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1901.324 ; gain = 0.043
Finished Parsing XDC File [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/HLS_FIR_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1901.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1901.324 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1901.324 ; gain = 403.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1901.324 ; gain = 403.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1901.324 ; gain = 403.648
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HLS_FIR_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HLS_FIR_regslice_both'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1901.324 ; gain = 403.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---RAMs : 
	               6K Bit	(392 X 16 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 21    
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [c:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bfad/hdl/verilog/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1.v:36]
DSP Report: Generating DSP grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p is absorbed into DSP grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/m is absorbed into DSP grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg.
RAM ("inst/H_filt_FIR_U/ram_reg") is too shallow (depth = 392) to use URAM. Choosing BRAM instead of URAM 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1901.324 ; gain = 403.648
---------------------------------------------------------------------------------
 Sort Area is  grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 2083 2083 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-----------------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                                | Depth x Width | Implemented As | 
+------------+-----------------------------------------------------------+---------------+----------------+
|HLS_FIR     | grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/q0_reg | 512x14        | Block RAM      | 
|HLS_FIR     | grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/q0_reg | 512x14        | Block RAM      | 
+------------+-----------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | H_filt_FIR_U/ram_reg | 392 x 16(READ_FIRST)   | W | R | 392 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                   | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0 | (C+(A2*B2)')' | 17     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2558.250 ; gain = 1060.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 2583.094 ; gain = 1085.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | H_filt_FIR_U/ram_reg | 392 x 16(READ_FIRST)   | W | R | 392 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/H_filt_FIR_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/H_filt_FIR_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 2583.996 ; gain = 1086.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2777.430 ; gain = 1279.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2777.430 ; gain = 1279.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2777.430 ; gain = 1279.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2777.430 ; gain = 1279.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2777.430 ; gain = 1279.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2777.430 ; gain = 1279.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|HLS_FIR     | grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/icmp_ln29_reg_166_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|HLS_FIR     | grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/ap_loop_exit_ready_pp0_iter3_reg_reg   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                   | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0 | (C+(A'*B')')' | 30     | 18     | 48     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |     1|
|2     |DSP_A_B_DATA    |     1|
|3     |DSP_C_DATA      |     1|
|4     |DSP_MULTIPLIER  |     1|
|5     |DSP_M_DATA      |     1|
|6     |DSP_OUTPUT      |     1|
|7     |DSP_PREADD      |     1|
|8     |DSP_PREADD_DATA |     1|
|9     |LUT1            |     2|
|10    |LUT2            |    10|
|11    |LUT3            |    78|
|12    |LUT4            |    45|
|13    |LUT5            |    25|
|14    |LUT6            |    26|
|15    |RAMB18E2        |     2|
|17    |SRL16E          |     2|
|18    |FDRE            |   162|
|19    |FDSE            |     5|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2777.430 ; gain = 1279.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 2777.430 ; gain = 1169.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2777.430 ; gain = 1279.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2777.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 

Synth Design complete | Checksum: 113e205c
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 2777.430 ; gain = 2271.477
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2777.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 5c86c17f87fc54d3
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2777.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  7 22:21:30 2025...
