From 4cecdc510e9220c08c4bb6def406406e20495239 Mon Sep 17 00:00:00 2001
From: mingxiaoyu <fengying0347@163.com>
Date: Sun, 29 Sep 2024 22:20:59 +0800
Subject: [PATCH 1/2] 999-rk3328-orangepi-r1-plus-lts-patch

---
 .../999-rk3328-orangepi-r1-plus-lts.patch     | 30 +++++++++++++++++++
 1 file changed, 30 insertions(+)
 create mode 100644 target/linux/rockchip/patches-6.6/999-rk3328-orangepi-r1-plus-lts.patch

diff --git a/target/linux/rockchip/patches-6.6/999-rk3328-orangepi-r1-plus-lts.patch b/target/linux/rockchip/patches-6.6/999-rk3328-orangepi-r1-plus-lts.patch
new file mode 100644
index 000000000..210a5ff8e
--- /dev/null
+++ b/target/linux/rockchip/patches-6.6/999-rk3328-orangepi-r1-plus-lts.patch
@@ -0,0 +1,30 @@
+diff --git a/arch/arm64/boot/dts/rockchip/rk3328-orangepi-r1-plus-lts.dts b/arch/arm64/boot/dts/rockchip/rk3328-orangepi-r1-plus-lts.dts
+index 2d722f3..3da4ea7 100644
+--- a/arch/arm64/boot/dts/rockchip/rk3328-orangepi-r1-plus-lts.dts
++++ b/arch/arm64/boot/dts/rockchip/rk3328-orangepi-r1-plus-lts.dts
+@@ -21,6 +21,11 @@
+ 	/delete-node/ opp-1056000000;
+ };
+ 
++&cpu0_opp_table  {
++	/delete-node/ opp-1608000000;
++
++};
++
+ &gmac2io {
+ 	phy-handle = <&yt8531c>;
+ 	tx_delay = <0x19>;
+@@ -36,8 +41,6 @@
+ 			motorcomm,auto-sleep-disabled;
+ 			motorcomm,clk-out-frequency-hz = <125000000>;
+ 			motorcomm,keep-pll-enabled;
+-			motorcomm,rx-clk-drv-microamp = <5020>;
+-			motorcomm,rx-data-drv-microamp = <5020>;
+ 
+ 			pinctrl-0 = <&eth_phy_reset_pin>;
+ 			pinctrl-names = "default";
+@@ -47,3 +50,4 @@
+ 		};
+ 	};
+ };
++
-- 
2.34.1

