
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tic_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402100 <.init>:
  402100:	stp	x29, x30, [sp, #-16]!
  402104:	mov	x29, sp
  402108:	bl	4026e0 <tigetstr@plt+0x60>
  40210c:	ldp	x29, x30, [sp], #16
  402110:	ret

Disassembly of section .plt:

0000000000402120 <_nc_set_writedir@plt-0x20>:
  402120:	stp	x16, x30, [sp, #-16]!
  402124:	adrp	x16, 427000 <tigetstr@plt+0x24980>
  402128:	ldr	x17, [x16, #4088]
  40212c:	add	x16, x16, #0xff8
  402130:	br	x17
  402134:	nop
  402138:	nop
  40213c:	nop

0000000000402140 <_nc_set_writedir@plt>:
  402140:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402144:	ldr	x17, [x16]
  402148:	add	x16, x16, #0x0
  40214c:	br	x17

0000000000402150 <_nc_first_name@plt>:
  402150:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402154:	ldr	x17, [x16, #8]
  402158:	add	x16, x16, #0x8
  40215c:	br	x17

0000000000402160 <strlen@plt>:
  402160:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402164:	ldr	x17, [x16, #16]
  402168:	add	x16, x16, #0x10
  40216c:	br	x17

0000000000402170 <_nc_pathlast@plt>:
  402170:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402174:	ldr	x17, [x16, #24]
  402178:	add	x16, x16, #0x18
  40217c:	br	x17

0000000000402180 <fputs@plt>:
  402180:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402184:	ldr	x17, [x16, #32]
  402188:	add	x16, x16, #0x20
  40218c:	br	x17

0000000000402190 <exit@plt>:
  402190:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402194:	ldr	x17, [x16, #40]
  402198:	add	x16, x16, #0x28
  40219c:	br	x17

00000000004021a0 <_nc_infotocap@plt>:
  4021a0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4021a4:	ldr	x17, [x16, #48]
  4021a8:	add	x16, x16, #0x30
  4021ac:	br	x17

00000000004021b0 <perror@plt>:
  4021b0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4021b4:	ldr	x17, [x16, #56]
  4021b8:	add	x16, x16, #0x38
  4021bc:	br	x17

00000000004021c0 <remove@plt>:
  4021c0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4021c4:	ldr	x17, [x16, #64]
  4021c8:	add	x16, x16, #0x40
  4021cc:	br	x17

00000000004021d0 <sprintf@plt>:
  4021d0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4021d4:	ldr	x17, [x16, #72]
  4021d8:	add	x16, x16, #0x48
  4021dc:	br	x17

00000000004021e0 <__cxa_atexit@plt>:
  4021e0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4021e4:	ldr	x17, [x16, #80]
  4021e8:	add	x16, x16, #0x50
  4021ec:	br	x17

00000000004021f0 <fputc@plt>:
  4021f0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4021f4:	ldr	x17, [x16, #88]
  4021f8:	add	x16, x16, #0x58
  4021fc:	br	x17

0000000000402200 <curses_version@plt>:
  402200:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402204:	ldr	x17, [x16, #96]
  402208:	add	x16, x16, #0x60
  40220c:	br	x17

0000000000402210 <tgoto@plt>:
  402210:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402214:	ldr	x17, [x16, #104]
  402218:	add	x16, x16, #0x68
  40221c:	br	x17

0000000000402220 <_nc_doalloc@plt>:
  402220:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402224:	ldr	x17, [x16, #112]
  402228:	add	x16, x16, #0x70
  40222c:	br	x17

0000000000402230 <_nc_read_entry_source@plt>:
  402230:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402234:	ldr	x17, [x16, #120]
  402238:	add	x16, x16, #0x78
  40223c:	br	x17

0000000000402240 <_nc_set_source@plt>:
  402240:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402244:	ldr	x17, [x16, #128]
  402248:	add	x16, x16, #0x80
  40224c:	br	x17

0000000000402250 <fclose@plt>:
  402250:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402254:	ldr	x17, [x16, #136]
  402258:	add	x16, x16, #0x88
  40225c:	br	x17

0000000000402260 <atoi@plt>:
  402260:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402264:	ldr	x17, [x16, #144]
  402268:	add	x16, x16, #0x90
  40226c:	br	x17

0000000000402270 <fopen@plt>:
  402270:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402274:	ldr	x17, [x16, #152]
  402278:	add	x16, x16, #0x98
  40227c:	br	x17

0000000000402280 <malloc@plt>:
  402280:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402284:	ldr	x17, [x16, #160]
  402288:	add	x16, x16, #0xa0
  40228c:	br	x17

0000000000402290 <tparm@plt>:
  402290:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402294:	ldr	x17, [x16, #168]
  402298:	add	x16, x16, #0xa8
  40229c:	br	x17

00000000004022a0 <strncmp@plt>:
  4022a0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4022a4:	ldr	x17, [x16, #176]
  4022a8:	add	x16, x16, #0xb0
  4022ac:	br	x17

00000000004022b0 <__libc_start_main@plt>:
  4022b0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4022b4:	ldr	x17, [x16, #184]
  4022b8:	add	x16, x16, #0xb8
  4022bc:	br	x17

00000000004022c0 <strcat@plt>:
  4022c0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4022c4:	ldr	x17, [x16, #192]
  4022c8:	add	x16, x16, #0xc0
  4022cc:	br	x17

00000000004022d0 <fgetc@plt>:
  4022d0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4022d4:	ldr	x17, [x16, #200]
  4022d8:	add	x16, x16, #0xc8
  4022dc:	br	x17

00000000004022e0 <tigetflag@plt>:
  4022e0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4022e4:	ldr	x17, [x16, #208]
  4022e8:	add	x16, x16, #0xd0
  4022ec:	br	x17

00000000004022f0 <memset@plt>:
  4022f0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4022f4:	ldr	x17, [x16, #216]
  4022f8:	add	x16, x16, #0xd8
  4022fc:	br	x17

0000000000402300 <fdopen@plt>:
  402300:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402304:	ldr	x17, [x16, #224]
  402308:	add	x16, x16, #0xe0
  40230c:	br	x17

0000000000402310 <_nc_tparm_analyze@plt>:
  402310:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402314:	ldr	x17, [x16, #232]
  402318:	add	x16, x16, #0xe8
  40231c:	br	x17

0000000000402320 <getopt@plt>:
  402320:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402324:	ldr	x17, [x16, #240]
  402328:	add	x16, x16, #0xf0
  40232c:	br	x17

0000000000402330 <use_extended_names@plt>:
  402330:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402334:	ldr	x17, [x16, #248]
  402338:	add	x16, x16, #0xf8
  40233c:	br	x17

0000000000402340 <calloc@plt>:
  402340:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402344:	ldr	x17, [x16, #256]
  402348:	add	x16, x16, #0x100
  40234c:	br	x17

0000000000402350 <rewind@plt>:
  402350:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402354:	ldr	x17, [x16, #264]
  402358:	add	x16, x16, #0x108
  40235c:	br	x17

0000000000402360 <strdup@plt>:
  402360:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402364:	ldr	x17, [x16, #272]
  402368:	add	x16, x16, #0x110
  40236c:	br	x17

0000000000402370 <strerror@plt>:
  402370:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402374:	ldr	x17, [x16, #280]
  402378:	add	x16, x16, #0x118
  40237c:	br	x17

0000000000402380 <keyname@plt>:
  402380:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402384:	ldr	x17, [x16, #288]
  402388:	add	x16, x16, #0x120
  40238c:	br	x17

0000000000402390 <_nc_write_entry@plt>:
  402390:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402394:	ldr	x17, [x16, #296]
  402398:	add	x16, x16, #0x128
  40239c:	br	x17

00000000004023a0 <__gmon_start__@plt>:
  4023a0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4023a4:	ldr	x17, [x16, #304]
  4023a8:	add	x16, x16, #0x130
  4023ac:	br	x17

00000000004023b0 <_nc_set_type@plt>:
  4023b0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4023b4:	ldr	x17, [x16, #312]
  4023b8:	add	x16, x16, #0x138
  4023bc:	br	x17

00000000004023c0 <_nc_visbuf@plt>:
  4023c0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4023c4:	ldr	x17, [x16, #320]
  4023c8:	add	x16, x16, #0x140
  4023cc:	br	x17

00000000004023d0 <fseek@plt>:
  4023d0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4023d4:	ldr	x17, [x16, #328]
  4023d8:	add	x16, x16, #0x148
  4023dc:	br	x17

00000000004023e0 <abort@plt>:
  4023e0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4023e4:	ldr	x17, [x16, #336]
  4023e8:	add	x16, x16, #0x150
  4023ec:	br	x17

00000000004023f0 <_nc_write_object@plt>:
  4023f0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4023f4:	ldr	x17, [x16, #344]
  4023f8:	add	x16, x16, #0x158
  4023fc:	br	x17

0000000000402400 <_nc_tic_expand@plt>:
  402400:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402404:	ldr	x17, [x16, #352]
  402408:	add	x16, x16, #0x160
  40240c:	br	x17

0000000000402410 <access@plt>:
  402410:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402414:	ldr	x17, [x16, #360]
  402418:	add	x16, x16, #0x168
  40241c:	br	x17

0000000000402420 <feof@plt>:
  402420:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402424:	ldr	x17, [x16, #368]
  402428:	add	x16, x16, #0x170
  40242c:	br	x17

0000000000402430 <puts@plt>:
  402430:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402434:	ldr	x17, [x16, #376]
  402438:	add	x16, x16, #0x178
  40243c:	br	x17

0000000000402440 <memcmp@plt>:
  402440:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402444:	ldr	x17, [x16, #384]
  402448:	add	x16, x16, #0x180
  40244c:	br	x17

0000000000402450 <_nc_tic_dir@plt>:
  402450:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402454:	ldr	x17, [x16, #392]
  402458:	add	x16, x16, #0x188
  40245c:	br	x17

0000000000402460 <strcmp@plt>:
  402460:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402464:	ldr	x17, [x16, #400]
  402468:	add	x16, x16, #0x190
  40246c:	br	x17

0000000000402470 <__ctype_b_loc@plt>:
  402470:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402474:	ldr	x17, [x16, #408]
  402478:	add	x16, x16, #0x198
  40247c:	br	x17

0000000000402480 <_nc_find_user_entry@plt>:
  402480:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402484:	ldr	x17, [x16, #416]
  402488:	add	x16, x16, #0x1a0
  40248c:	br	x17

0000000000402490 <strtol@plt>:
  402490:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402494:	ldr	x17, [x16, #424]
  402498:	add	x16, x16, #0x1a8
  40249c:	br	x17

00000000004024a0 <free@plt>:
  4024a0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4024a4:	ldr	x17, [x16, #432]
  4024a8:	add	x16, x16, #0x1b0
  4024ac:	br	x17

00000000004024b0 <_nc_resolve_uses2@plt>:
  4024b0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4024b4:	ldr	x17, [x16, #440]
  4024b8:	add	x16, x16, #0x1b8
  4024bc:	br	x17

00000000004024c0 <_nc_rootname@plt>:
  4024c0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4024c4:	ldr	x17, [x16, #448]
  4024c8:	add	x16, x16, #0x1c0
  4024cc:	br	x17

00000000004024d0 <_nc_warning@plt>:
  4024d0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4024d4:	ldr	x17, [x16, #456]
  4024d8:	add	x16, x16, #0x1c8
  4024dc:	br	x17

00000000004024e0 <strchr@plt>:
  4024e0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4024e4:	ldr	x17, [x16, #464]
  4024e8:	add	x16, x16, #0x1d0
  4024ec:	br	x17

00000000004024f0 <fwrite@plt>:
  4024f0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4024f4:	ldr	x17, [x16, #472]
  4024f8:	add	x16, x16, #0x1d8
  4024fc:	br	x17

0000000000402500 <clearerr@plt>:
  402500:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402504:	ldr	x17, [x16, #480]
  402508:	add	x16, x16, #0x1e0
  40250c:	br	x17

0000000000402510 <fflush@plt>:
  402510:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402514:	ldr	x17, [x16, #488]
  402518:	add	x16, x16, #0x1e8
  40251c:	br	x17

0000000000402520 <strcpy@plt>:
  402520:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402524:	ldr	x17, [x16, #496]
  402528:	add	x16, x16, #0x1f0
  40252c:	br	x17

0000000000402530 <_nc_tic_written@plt>:
  402530:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402534:	ldr	x17, [x16, #504]
  402538:	add	x16, x16, #0x1f8
  40253c:	br	x17

0000000000402540 <_nc_capcmp@plt>:
  402540:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402544:	ldr	x17, [x16, #512]
  402548:	add	x16, x16, #0x200
  40254c:	br	x17

0000000000402550 <mkstemp@plt>:
  402550:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402554:	ldr	x17, [x16, #520]
  402558:	add	x16, x16, #0x208
  40255c:	br	x17

0000000000402560 <_nc_name_match@plt>:
  402560:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402564:	ldr	x17, [x16, #528]
  402568:	add	x16, x16, #0x210
  40256c:	br	x17

0000000000402570 <strstr@plt>:
  402570:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402574:	ldr	x17, [x16, #536]
  402578:	add	x16, x16, #0x218
  40257c:	br	x17

0000000000402580 <_nc_get_hash_table@plt>:
  402580:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402584:	ldr	x17, [x16, #544]
  402588:	add	x16, x16, #0x220
  40258c:	br	x17

0000000000402590 <__isoc99_sscanf@plt>:
  402590:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402594:	ldr	x17, [x16, #552]
  402598:	add	x16, x16, #0x228
  40259c:	br	x17

00000000004025a0 <_nc_home_terminfo@plt>:
  4025a0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4025a4:	ldr	x17, [x16, #560]
  4025a8:	add	x16, x16, #0x230
  4025ac:	br	x17

00000000004025b0 <_nc_find_entry@plt>:
  4025b0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4025b4:	ldr	x17, [x16, #568]
  4025b8:	add	x16, x16, #0x238
  4025bc:	br	x17

00000000004025c0 <_nc_trim_sgr0@plt>:
  4025c0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4025c4:	ldr	x17, [x16, #576]
  4025c8:	add	x16, x16, #0x240
  4025cc:	br	x17

00000000004025d0 <strncpy@plt>:
  4025d0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4025d4:	ldr	x17, [x16, #584]
  4025d8:	add	x16, x16, #0x248
  4025dc:	br	x17

00000000004025e0 <umask@plt>:
  4025e0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4025e4:	ldr	x17, [x16, #592]
  4025e8:	add	x16, x16, #0x250
  4025ec:	br	x17

00000000004025f0 <printf@plt>:
  4025f0:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  4025f4:	ldr	x17, [x16, #600]
  4025f8:	add	x16, x16, #0x258
  4025fc:	br	x17

0000000000402600 <__errno_location@plt>:
  402600:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402604:	ldr	x17, [x16, #608]
  402608:	add	x16, x16, #0x260
  40260c:	br	x17

0000000000402610 <getenv@plt>:
  402610:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402614:	ldr	x17, [x16, #616]
  402618:	add	x16, x16, #0x268
  40261c:	br	x17

0000000000402620 <putchar@plt>:
  402620:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402624:	ldr	x17, [x16, #624]
  402628:	add	x16, x16, #0x270
  40262c:	br	x17

0000000000402630 <__xstat@plt>:
  402630:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402634:	ldr	x17, [x16, #632]
  402638:	add	x16, x16, #0x278
  40263c:	br	x17

0000000000402640 <fprintf@plt>:
  402640:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402644:	ldr	x17, [x16, #640]
  402648:	add	x16, x16, #0x280
  40264c:	br	x17

0000000000402650 <fgets@plt>:
  402650:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402654:	ldr	x17, [x16, #648]
  402658:	add	x16, x16, #0x288
  40265c:	br	x17

0000000000402660 <_nc_visbuf2@plt>:
  402660:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402664:	ldr	x17, [x16, #656]
  402668:	add	x16, x16, #0x290
  40266c:	br	x17

0000000000402670 <ferror@plt>:
  402670:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402674:	ldr	x17, [x16, #664]
  402678:	add	x16, x16, #0x298
  40267c:	br	x17

0000000000402680 <tigetstr@plt>:
  402680:	adrp	x16, 428000 <tigetstr@plt+0x25980>
  402684:	ldr	x17, [x16, #672]
  402688:	add	x16, x16, #0x2a0
  40268c:	br	x17

Disassembly of section .text:

0000000000402690 <.text>:
  402690:	mov	x29, #0x0                   	// #0
  402694:	mov	x30, #0x0                   	// #0
  402698:	mov	x5, x0
  40269c:	ldr	x1, [sp]
  4026a0:	add	x2, sp, #0x8
  4026a4:	mov	x6, sp
  4026a8:	movz	x0, #0x0, lsl #48
  4026ac:	movk	x0, #0x0, lsl #32
  4026b0:	movk	x0, #0x40, lsl #16
  4026b4:	movk	x0, #0x3bb8
  4026b8:	movz	x3, #0x0, lsl #48
  4026bc:	movk	x3, #0x0, lsl #32
  4026c0:	movk	x3, #0x41, lsl #16
  4026c4:	movk	x3, #0x1a60
  4026c8:	movz	x4, #0x0, lsl #48
  4026cc:	movk	x4, #0x0, lsl #32
  4026d0:	movk	x4, #0x41, lsl #16
  4026d4:	movk	x4, #0x1ae0
  4026d8:	bl	4022b0 <__libc_start_main@plt>
  4026dc:	bl	4023e0 <abort@plt>
  4026e0:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4026e4:	ldr	x0, [x0, #3936]
  4026e8:	cbz	x0, 4026f0 <tigetstr@plt+0x70>
  4026ec:	b	4023a0 <__gmon_start__@plt>
  4026f0:	ret
  4026f4:	stp	x29, x30, [sp, #-32]!
  4026f8:	mov	x29, sp
  4026fc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402700:	add	x0, x0, #0x458
  402704:	str	x0, [sp, #24]
  402708:	ldr	x0, [sp, #24]
  40270c:	str	x0, [sp, #24]
  402710:	ldr	x1, [sp, #24]
  402714:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402718:	add	x0, x0, #0x458
  40271c:	cmp	x1, x0
  402720:	b.eq	40275c <tigetstr@plt+0xdc>  // b.none
  402724:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  402728:	add	x0, x0, #0xb20
  40272c:	ldr	x0, [x0]
  402730:	str	x0, [sp, #16]
  402734:	ldr	x0, [sp, #16]
  402738:	str	x0, [sp, #16]
  40273c:	ldr	x0, [sp, #16]
  402740:	cmp	x0, #0x0
  402744:	b.eq	402760 <tigetstr@plt+0xe0>  // b.none
  402748:	ldr	x1, [sp, #16]
  40274c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402750:	add	x0, x0, #0x458
  402754:	blr	x1
  402758:	b	402760 <tigetstr@plt+0xe0>
  40275c:	nop
  402760:	ldp	x29, x30, [sp], #32
  402764:	ret
  402768:	stp	x29, x30, [sp, #-48]!
  40276c:	mov	x29, sp
  402770:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402774:	add	x0, x0, #0x458
  402778:	str	x0, [sp, #40]
  40277c:	ldr	x0, [sp, #40]
  402780:	str	x0, [sp, #40]
  402784:	ldr	x1, [sp, #40]
  402788:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40278c:	add	x0, x0, #0x458
  402790:	sub	x0, x1, x0
  402794:	asr	x0, x0, #3
  402798:	lsr	x1, x0, #63
  40279c:	add	x0, x1, x0
  4027a0:	asr	x0, x0, #1
  4027a4:	str	x0, [sp, #32]
  4027a8:	ldr	x0, [sp, #32]
  4027ac:	cmp	x0, #0x0
  4027b0:	b.eq	4027f0 <tigetstr@plt+0x170>  // b.none
  4027b4:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  4027b8:	add	x0, x0, #0xb28
  4027bc:	ldr	x0, [x0]
  4027c0:	str	x0, [sp, #24]
  4027c4:	ldr	x0, [sp, #24]
  4027c8:	str	x0, [sp, #24]
  4027cc:	ldr	x0, [sp, #24]
  4027d0:	cmp	x0, #0x0
  4027d4:	b.eq	4027f4 <tigetstr@plt+0x174>  // b.none
  4027d8:	ldr	x2, [sp, #24]
  4027dc:	ldr	x1, [sp, #32]
  4027e0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4027e4:	add	x0, x0, #0x458
  4027e8:	blr	x2
  4027ec:	b	4027f4 <tigetstr@plt+0x174>
  4027f0:	nop
  4027f4:	ldp	x29, x30, [sp], #48
  4027f8:	ret
  4027fc:	stp	x29, x30, [sp, #-16]!
  402800:	mov	x29, sp
  402804:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402808:	add	x0, x0, #0x458
  40280c:	ldrb	w0, [x0]
  402810:	and	x0, x0, #0xff
  402814:	cmp	x0, #0x0
  402818:	b.ne	402834 <tigetstr@plt+0x1b4>  // b.any
  40281c:	bl	4026f4 <tigetstr@plt+0x74>
  402820:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402824:	add	x0, x0, #0x458
  402828:	mov	w1, #0x1                   	// #1
  40282c:	strb	w1, [x0]
  402830:	b	402838 <tigetstr@plt+0x1b8>
  402834:	nop
  402838:	ldp	x29, x30, [sp], #16
  40283c:	ret
  402840:	stp	x29, x30, [sp, #-16]!
  402844:	mov	x29, sp
  402848:	bl	402768 <tigetstr@plt+0xe8>
  40284c:	nop
  402850:	ldp	x29, x30, [sp], #16
  402854:	ret
  402858:	stp	x29, x30, [sp, #-32]!
  40285c:	mov	x29, sp
  402860:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402864:	add	x0, x0, #0x468
  402868:	ldr	x0, [x0]
  40286c:	cmp	x0, #0x0
  402870:	b.eq	402884 <tigetstr@plt+0x204>  // b.none
  402874:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402878:	add	x0, x0, #0x468
  40287c:	ldr	x0, [x0]
  402880:	bl	402250 <fclose@plt>
  402884:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402888:	add	x0, x0, #0x480
  40288c:	ldr	x0, [x0]
  402890:	cmp	x0, #0x0
  402894:	b.eq	4028c8 <tigetstr@plt+0x248>  // b.none
  402898:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40289c:	add	x0, x0, #0x480
  4028a0:	ldr	x0, [x0]
  4028a4:	bl	4021c0 <remove@plt>
  4028a8:	str	w0, [sp, #28]
  4028ac:	ldr	w0, [sp, #28]
  4028b0:	cmp	w0, #0x0
  4028b4:	b.eq	4028c8 <tigetstr@plt+0x248>  // b.none
  4028b8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4028bc:	add	x0, x0, #0x480
  4028c0:	ldr	x0, [x0]
  4028c4:	bl	4021b0 <perror@plt>
  4028c8:	nop
  4028cc:	ldp	x29, x30, [sp], #32
  4028d0:	ret
  4028d4:	stp	x29, x30, [sp, #-32]!
  4028d8:	mov	x29, sp
  4028dc:	str	x0, [sp, #24]
  4028e0:	ldr	x0, [sp, #24]
  4028e4:	bl	4021b0 <perror@plt>
  4028e8:	mov	w0, #0x1                   	// #1
  4028ec:	bl	402190 <exit@plt>
  4028f0:	stp	x29, x30, [sp, #-16]!
  4028f4:	mov	x29, sp
  4028f8:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4028fc:	ldr	x0, [x0, #3856]
  402900:	ldr	x4, [x0]
  402904:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  402908:	ldr	x0, [x0, #3968]
  40290c:	ldr	x1, [x0]
  402910:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  402914:	add	x3, x0, #0xe78
  402918:	mov	x2, x1
  40291c:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  402920:	add	x1, x0, #0xed0
  402924:	mov	x0, x4
  402928:	bl	402640 <fprintf@plt>
  40292c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  402930:	ldr	x0, [x0, #3856]
  402934:	ldr	x0, [x0]
  402938:	mov	x1, x0
  40293c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  402940:	add	x0, x0, #0xca8
  402944:	bl	402180 <fputs@plt>
  402948:	mov	w0, #0x1                   	// #1
  40294c:	bl	402190 <exit@plt>
  402950:	mov	x12, #0x8070                	// #32880
  402954:	sub	sp, sp, x12
  402958:	stp	x29, x30, [sp]
  40295c:	mov	x29, sp
  402960:	str	x19, [sp, #16]
  402964:	str	x0, [sp, #40]
  402968:	add	x0, sp, #0x8, lsl #12
  40296c:	str	wzr, [x0, #108]
  402970:	b	402c14 <tigetstr@plt+0x594>
  402974:	ldr	x0, [sp, #40]
  402978:	ldr	x1, [x0, #32]
  40297c:	add	x0, sp, #0x8, lsl #12
  402980:	ldr	w0, [x0, #108]
  402984:	lsl	x0, x0, #3
  402988:	add	x0, x1, x0
  40298c:	ldr	x0, [x0]
  402990:	add	x1, sp, #0x8, lsl #12
  402994:	str	x0, [x1, #80]
  402998:	add	x0, sp, #0x8, lsl #12
  40299c:	ldr	x0, [x0, #80]
  4029a0:	cmn	x0, #0x1
  4029a4:	b.eq	402c00 <tigetstr@plt+0x580>  // b.none
  4029a8:	add	x0, sp, #0x8, lsl #12
  4029ac:	ldr	x0, [x0, #80]
  4029b0:	cmp	x0, #0x0
  4029b4:	b.eq	402c00 <tigetstr@plt+0x580>  // b.none
  4029b8:	mov	w1, #0x7b                  	// #123
  4029bc:	add	x0, sp, #0x8, lsl #12
  4029c0:	ldr	x0, [x0, #80]
  4029c4:	bl	4024e0 <strchr@plt>
  4029c8:	cmp	x0, #0x0
  4029cc:	b.eq	402c00 <tigetstr@plt+0x580>  // b.none
  4029d0:	add	x0, sp, #0x40
  4029d4:	add	x1, sp, #0x8, lsl #12
  4029d8:	str	x0, [x1, #96]
  4029dc:	add	x0, sp, #0x8, lsl #12
  4029e0:	ldr	x0, [x0, #80]
  4029e4:	add	x1, sp, #0x8, lsl #12
  4029e8:	str	x0, [x1, #88]
  4029ec:	b	402b90 <tigetstr@plt+0x510>
  4029f0:	add	x0, sp, #0x8, lsl #12
  4029f4:	ldr	x0, [x0, #96]
  4029f8:	add	x1, x0, #0x1
  4029fc:	add	x2, sp, #0x8, lsl #12
  402a00:	str	x1, [x2, #96]
  402a04:	add	x1, sp, #0x8, lsl #12
  402a08:	ldr	w1, [x1, #76]
  402a0c:	and	w1, w1, #0xff
  402a10:	strb	w1, [x0]
  402a14:	add	x0, sp, #0x8, lsl #12
  402a18:	ldr	w0, [x0, #76]
  402a1c:	cmp	w0, #0x5c
  402a20:	b.ne	402a64 <tigetstr@plt+0x3e4>  // b.any
  402a24:	add	x0, sp, #0x8, lsl #12
  402a28:	ldr	x1, [x0, #88]
  402a2c:	add	x0, x1, #0x1
  402a30:	add	x2, sp, #0x8, lsl #12
  402a34:	str	x0, [x2, #88]
  402a38:	add	x0, sp, #0x8, lsl #12
  402a3c:	ldr	x0, [x0, #96]
  402a40:	add	x2, x0, #0x1
  402a44:	add	x3, sp, #0x8, lsl #12
  402a48:	str	x2, [x3, #96]
  402a4c:	ldrb	w1, [x1]
  402a50:	strb	w1, [x0]
  402a54:	ldrb	w0, [x0]
  402a58:	cmp	w0, #0x0
  402a5c:	b.ne	402b90 <tigetstr@plt+0x510>  // b.any
  402a60:	b	402bc0 <tigetstr@plt+0x540>
  402a64:	add	x0, sp, #0x8, lsl #12
  402a68:	ldr	w0, [x0, #76]
  402a6c:	cmp	w0, #0x25
  402a70:	b.ne	402b90 <tigetstr@plt+0x510>  // b.any
  402a74:	add	x0, sp, #0x8, lsl #12
  402a78:	ldr	x0, [x0, #88]
  402a7c:	ldrb	w0, [x0]
  402a80:	cmp	w0, #0x7b
  402a84:	b.ne	402b90 <tigetstr@plt+0x510>  // b.any
  402a88:	str	xzr, [sp, #56]
  402a8c:	add	x0, sp, #0x8, lsl #12
  402a90:	ldr	x0, [x0, #88]
  402a94:	add	x0, x0, #0x1
  402a98:	add	x1, sp, #0x38
  402a9c:	mov	w2, #0x0                   	// #0
  402aa0:	bl	402490 <strtol@plt>
  402aa4:	add	x1, sp, #0x8, lsl #12
  402aa8:	str	x0, [x1, #64]
  402aac:	ldr	x0, [sp, #56]
  402ab0:	cmp	x0, #0x0
  402ab4:	b.eq	402b90 <tigetstr@plt+0x510>  // b.none
  402ab8:	ldr	x0, [sp, #56]
  402abc:	ldrb	w0, [x0]
  402ac0:	cmp	w0, #0x7d
  402ac4:	b.ne	402b90 <tigetstr@plt+0x510>  // b.any
  402ac8:	add	x0, sp, #0x8, lsl #12
  402acc:	ldr	x0, [x0, #64]
  402ad0:	cmp	x0, #0x0
  402ad4:	b.le	402b90 <tigetstr@plt+0x510>
  402ad8:	add	x0, sp, #0x8, lsl #12
  402adc:	ldr	x0, [x0, #64]
  402ae0:	cmp	x0, #0x5c
  402ae4:	b.eq	402b90 <tigetstr@plt+0x510>  // b.none
  402ae8:	add	x0, sp, #0x8, lsl #12
  402aec:	ldr	x0, [x0, #64]
  402af0:	cmp	x0, #0x7e
  402af4:	b.gt	402b90 <tigetstr@plt+0x510>
  402af8:	bl	402470 <__ctype_b_loc@plt>
  402afc:	ldr	x1, [x0]
  402b00:	add	x0, sp, #0x8, lsl #12
  402b04:	ldr	x0, [x0, #64]
  402b08:	sxtw	x0, w0
  402b0c:	lsl	x0, x0, #1
  402b10:	add	x0, x1, x0
  402b14:	ldrh	w0, [x0]
  402b18:	and	w0, w0, #0x4000
  402b1c:	cmp	w0, #0x0
  402b20:	b.eq	402b90 <tigetstr@plt+0x510>  // b.none
  402b24:	add	x0, sp, #0x8, lsl #12
  402b28:	ldr	x0, [x0, #96]
  402b2c:	add	x1, x0, #0x1
  402b30:	add	x2, sp, #0x8, lsl #12
  402b34:	str	x1, [x2, #96]
  402b38:	mov	w1, #0x27                  	// #39
  402b3c:	strb	w1, [x0]
  402b40:	add	x0, sp, #0x8, lsl #12
  402b44:	ldr	x0, [x0, #96]
  402b48:	add	x1, x0, #0x1
  402b4c:	add	x2, sp, #0x8, lsl #12
  402b50:	str	x1, [x2, #96]
  402b54:	add	x1, sp, #0x8, lsl #12
  402b58:	ldr	x1, [x1, #64]
  402b5c:	and	w1, w1, #0xff
  402b60:	strb	w1, [x0]
  402b64:	add	x0, sp, #0x8, lsl #12
  402b68:	ldr	x0, [x0, #96]
  402b6c:	add	x1, x0, #0x1
  402b70:	add	x2, sp, #0x8, lsl #12
  402b74:	str	x1, [x2, #96]
  402b78:	mov	w1, #0x27                  	// #39
  402b7c:	strb	w1, [x0]
  402b80:	ldr	x0, [sp, #56]
  402b84:	add	x0, x0, #0x1
  402b88:	add	x1, sp, #0x8, lsl #12
  402b8c:	str	x0, [x1, #88]
  402b90:	add	x0, sp, #0x8, lsl #12
  402b94:	ldr	x0, [x0, #88]
  402b98:	add	x1, x0, #0x1
  402b9c:	add	x2, sp, #0x8, lsl #12
  402ba0:	str	x1, [x2, #88]
  402ba4:	ldrb	w0, [x0]
  402ba8:	add	x1, sp, #0x8, lsl #12
  402bac:	str	w0, [x1, #76]
  402bb0:	add	x0, sp, #0x8, lsl #12
  402bb4:	ldr	w0, [x0, #76]
  402bb8:	cmp	w0, #0x0
  402bbc:	b.ne	4029f0 <tigetstr@plt+0x370>  // b.any
  402bc0:	add	x0, sp, #0x8, lsl #12
  402bc4:	ldr	x0, [x0, #96]
  402bc8:	strb	wzr, [x0]
  402bcc:	add	x0, sp, #0x40
  402bd0:	bl	402160 <strlen@plt>
  402bd4:	mov	x19, x0
  402bd8:	add	x0, sp, #0x8, lsl #12
  402bdc:	ldr	x0, [x0, #80]
  402be0:	bl	402160 <strlen@plt>
  402be4:	cmp	x19, x0
  402be8:	b.cs	402c00 <tigetstr@plt+0x580>  // b.hs, b.nlast
  402bec:	add	x0, sp, #0x40
  402bf0:	mov	x1, x0
  402bf4:	add	x0, sp, #0x8, lsl #12
  402bf8:	ldr	x0, [x0, #80]
  402bfc:	bl	402520 <strcpy@plt>
  402c00:	add	x0, sp, #0x8, lsl #12
  402c04:	ldr	w0, [x0, #108]
  402c08:	add	w0, w0, #0x1
  402c0c:	add	x1, sp, #0x8, lsl #12
  402c10:	str	w0, [x1, #108]
  402c14:	add	x0, sp, #0x8, lsl #12
  402c18:	ldr	w0, [x0, #108]
  402c1c:	cmp	w0, #0x19d
  402c20:	b.ls	402974 <tigetstr@plt+0x2f4>  // b.plast
  402c24:	ldr	x0, [sp, #40]
  402c28:	ldr	x0, [x0]
  402c2c:	bl	402150 <_nc_first_name@plt>
  402c30:	bl	4023b0 <_nc_set_type@plt>
  402c34:	ldr	x0, [sp, #40]
  402c38:	ldr	x0, [x0, #1000]
  402c3c:	mov	w1, w0
  402c40:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  402c44:	ldr	x0, [x0, #3984]
  402c48:	str	w1, [x0]
  402c4c:	ldr	x0, [sp, #40]
  402c50:	bl	402390 <_nc_write_entry@plt>
  402c54:	nop
  402c58:	ldr	x19, [sp, #16]
  402c5c:	ldp	x29, x30, [sp]
  402c60:	mov	x12, #0x8070                	// #32880
  402c64:	add	sp, sp, x12
  402c68:	ret
  402c6c:	sub	sp, sp, #0x10
  402c70:	str	x0, [sp, #8]
  402c74:	mov	w0, #0x0                   	// #0
  402c78:	add	sp, sp, #0x10
  402c7c:	ret
  402c80:	stp	x29, x30, [sp, #-48]!
  402c84:	mov	x29, sp
  402c88:	str	w0, [sp, #28]
  402c8c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402c90:	add	x0, x0, #0x498
  402c94:	ldrb	w0, [x0]
  402c98:	cmp	w0, #0x0
  402c9c:	b.eq	403010 <tigetstr@plt+0x990>  // b.none
  402ca0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402ca4:	add	x0, x0, #0x4a0
  402ca8:	ldr	x0, [x0]
  402cac:	add	x1, x0, #0x1
  402cb0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402cb4:	add	x0, x0, #0x4a8
  402cb8:	ldr	x0, [x0]
  402cbc:	cmp	x1, x0
  402cc0:	b.cc	402d88 <tigetstr@plt+0x708>  // b.lo, b.ul, b.last
  402cc4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402cc8:	add	x0, x0, #0x4a8
  402ccc:	ldr	x0, [x0]
  402cd0:	add	x1, x0, #0x84
  402cd4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402cd8:	add	x0, x0, #0x4a8
  402cdc:	str	x1, [x0]
  402ce0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402ce4:	add	x0, x0, #0x4b0
  402ce8:	ldr	x2, [x0]
  402cec:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402cf0:	add	x0, x0, #0x4a8
  402cf4:	ldr	x0, [x0]
  402cf8:	mov	x1, x0
  402cfc:	mov	x0, x2
  402d00:	bl	402220 <_nc_doalloc@plt>
  402d04:	mov	x1, x0
  402d08:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402d0c:	add	x0, x0, #0x4b0
  402d10:	str	x1, [x0]
  402d14:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402d18:	add	x0, x0, #0x4b0
  402d1c:	ldr	x0, [x0]
  402d20:	cmp	x0, #0x0
  402d24:	b.ne	402d34 <tigetstr@plt+0x6b4>  // b.any
  402d28:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  402d2c:	add	x0, x0, #0xee0
  402d30:	bl	4028d4 <tigetstr@plt+0x254>
  402d34:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402d38:	add	x0, x0, #0x4b8
  402d3c:	ldr	x2, [x0]
  402d40:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402d44:	add	x0, x0, #0x4a8
  402d48:	ldr	x0, [x0]
  402d4c:	mov	x1, x0
  402d50:	mov	x0, x2
  402d54:	bl	402220 <_nc_doalloc@plt>
  402d58:	mov	x1, x0
  402d5c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402d60:	add	x0, x0, #0x4b8
  402d64:	str	x1, [x0]
  402d68:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402d6c:	add	x0, x0, #0x4b8
  402d70:	ldr	x0, [x0]
  402d74:	cmp	x0, #0x0
  402d78:	b.ne	402d88 <tigetstr@plt+0x708>  // b.any
  402d7c:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  402d80:	add	x0, x0, #0xef8
  402d84:	bl	4028d4 <tigetstr@plt+0x254>
  402d88:	ldr	w0, [sp, #28]
  402d8c:	cmp	w0, #0xa
  402d90:	b.eq	402da0 <tigetstr@plt+0x720>  // b.none
  402d94:	ldr	w0, [sp, #28]
  402d98:	cmp	w0, #0x40
  402d9c:	b.ne	402e14 <tigetstr@plt+0x794>  // b.any
  402da0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402da4:	add	x0, x0, #0x4b0
  402da8:	ldr	x1, [x0]
  402dac:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402db0:	add	x0, x0, #0x4a0
  402db4:	ldr	x0, [x0]
  402db8:	add	x3, x0, #0x1
  402dbc:	adrp	x2, 428000 <tigetstr@plt+0x25980>
  402dc0:	add	x2, x2, #0x4a0
  402dc4:	str	x3, [x2]
  402dc8:	add	x0, x1, x0
  402dcc:	strb	wzr, [x0]
  402dd0:	mov	w0, #0x3c                  	// #60
  402dd4:	bl	402620 <putchar@plt>
  402dd8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402ddc:	add	x0, x0, #0x4b0
  402de0:	ldr	x2, [x0]
  402de4:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  402de8:	ldr	x0, [x0, #3896]
  402dec:	ldr	x0, [x0]
  402df0:	mov	x1, x0
  402df4:	mov	x0, x2
  402df8:	bl	402180 <fputs@plt>
  402dfc:	ldr	w0, [sp, #28]
  402e00:	bl	402620 <putchar@plt>
  402e04:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402e08:	add	x0, x0, #0x498
  402e0c:	strb	wzr, [x0]
  402e10:	b	403044 <tigetstr@plt+0x9c4>
  402e14:	ldr	w0, [sp, #28]
  402e18:	cmp	w0, #0x3e
  402e1c:	b.eq	402e5c <tigetstr@plt+0x7dc>  // b.none
  402e20:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402e24:	add	x0, x0, #0x4b0
  402e28:	ldr	x1, [x0]
  402e2c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402e30:	add	x0, x0, #0x4a0
  402e34:	ldr	x0, [x0]
  402e38:	add	x3, x0, #0x1
  402e3c:	adrp	x2, 428000 <tigetstr@plt+0x25980>
  402e40:	add	x2, x2, #0x4a0
  402e44:	str	x3, [x2]
  402e48:	add	x0, x1, x0
  402e4c:	ldr	w1, [sp, #28]
  402e50:	and	w1, w1, #0xff
  402e54:	strb	w1, [x0]
  402e58:	b	403044 <tigetstr@plt+0x9c4>
  402e5c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402e60:	add	x0, x0, #0x4b0
  402e64:	ldr	x1, [x0]
  402e68:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402e6c:	add	x0, x0, #0x4a0
  402e70:	ldr	x0, [x0]
  402e74:	add	x3, x0, #0x1
  402e78:	adrp	x2, 428000 <tigetstr@plt+0x25980>
  402e7c:	add	x2, x2, #0x4a0
  402e80:	str	x3, [x2]
  402e84:	add	x0, x1, x0
  402e88:	strb	wzr, [x0]
  402e8c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402e90:	add	x0, x0, #0x498
  402e94:	strb	wzr, [x0]
  402e98:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402e9c:	add	x0, x0, #0x4b8
  402ea0:	ldr	x0, [x0]
  402ea4:	strb	wzr, [x0]
  402ea8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402eac:	add	x0, x0, #0x4b0
  402eb0:	ldr	x0, [x0]
  402eb4:	mov	w1, #0x23                  	// #35
  402eb8:	bl	4024e0 <strchr@plt>
  402ebc:	str	x0, [sp, #40]
  402ec0:	ldr	x0, [sp, #40]
  402ec4:	cmp	x0, #0x0
  402ec8:	b.ne	402f28 <tigetstr@plt+0x8a8>  // b.any
  402ecc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402ed0:	add	x0, x0, #0x4b0
  402ed4:	ldr	x0, [x0]
  402ed8:	mov	w1, #0x3d                  	// #61
  402edc:	bl	4024e0 <strchr@plt>
  402ee0:	str	x0, [sp, #40]
  402ee4:	ldr	x0, [sp, #40]
  402ee8:	cmp	x0, #0x0
  402eec:	b.ne	402f28 <tigetstr@plt+0x8a8>  // b.any
  402ef0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402ef4:	add	x0, x0, #0x4b0
  402ef8:	ldr	x0, [x0]
  402efc:	mov	w1, #0x40                  	// #64
  402f00:	bl	4024e0 <strchr@plt>
  402f04:	str	x0, [sp, #40]
  402f08:	ldr	x0, [sp, #40]
  402f0c:	cmp	x0, #0x0
  402f10:	b.eq	402f44 <tigetstr@plt+0x8c4>  // b.none
  402f14:	ldr	x0, [sp, #40]
  402f18:	add	x0, x0, #0x1
  402f1c:	ldrb	w0, [x0]
  402f20:	cmp	w0, #0x3e
  402f24:	b.ne	402f44 <tigetstr@plt+0x8c4>  // b.any
  402f28:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402f2c:	add	x0, x0, #0x4b8
  402f30:	ldr	x0, [x0]
  402f34:	ldr	x1, [sp, #40]
  402f38:	bl	402520 <strcpy@plt>
  402f3c:	ldr	x0, [sp, #40]
  402f40:	strb	wzr, [x0]
  402f44:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402f48:	add	x0, x0, #0x4b0
  402f4c:	ldr	x0, [x0]
  402f50:	bl	40c190 <tigetstr@plt+0x9b10>
  402f54:	str	x0, [sp, #32]
  402f58:	ldr	x0, [sp, #32]
  402f5c:	cmp	x0, #0x0
  402f60:	b.eq	402fb4 <tigetstr@plt+0x934>  // b.none
  402f64:	mov	w0, #0x3a                  	// #58
  402f68:	bl	402620 <putchar@plt>
  402f6c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  402f70:	ldr	x0, [x0, #3896]
  402f74:	ldr	x0, [x0]
  402f78:	mov	x1, x0
  402f7c:	ldr	x0, [sp, #32]
  402f80:	bl	402180 <fputs@plt>
  402f84:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402f88:	add	x0, x0, #0x4b8
  402f8c:	ldr	x2, [x0]
  402f90:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  402f94:	ldr	x0, [x0, #3896]
  402f98:	ldr	x0, [x0]
  402f9c:	mov	x1, x0
  402fa0:	mov	x0, x2
  402fa4:	bl	402180 <fputs@plt>
  402fa8:	mov	w0, #0x3a                  	// #58
  402fac:	bl	402620 <putchar@plt>
  402fb0:	b	403044 <tigetstr@plt+0x9c4>
  402fb4:	mov	w0, #0x3c                  	// #60
  402fb8:	bl	402620 <putchar@plt>
  402fbc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402fc0:	add	x0, x0, #0x4b0
  402fc4:	ldr	x2, [x0]
  402fc8:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  402fcc:	ldr	x0, [x0, #3896]
  402fd0:	ldr	x0, [x0]
  402fd4:	mov	x1, x0
  402fd8:	mov	x0, x2
  402fdc:	bl	402180 <fputs@plt>
  402fe0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  402fe4:	add	x0, x0, #0x4b8
  402fe8:	ldr	x2, [x0]
  402fec:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  402ff0:	ldr	x0, [x0, #3896]
  402ff4:	ldr	x0, [x0]
  402ff8:	mov	x1, x0
  402ffc:	mov	x0, x2
  403000:	bl	402180 <fputs@plt>
  403004:	mov	w0, #0x3e                  	// #62
  403008:	bl	402620 <putchar@plt>
  40300c:	b	403044 <tigetstr@plt+0x9c4>
  403010:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  403014:	add	x0, x0, #0x4a0
  403018:	str	xzr, [x0]
  40301c:	ldr	w0, [sp, #28]
  403020:	cmp	w0, #0x3c
  403024:	b.ne	40303c <tigetstr@plt+0x9bc>  // b.any
  403028:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40302c:	add	x0, x0, #0x498
  403030:	mov	w1, #0x1                   	// #1
  403034:	strb	w1, [x0]
  403038:	b	403044 <tigetstr@plt+0x9c4>
  40303c:	ldr	w0, [sp, #28]
  403040:	bl	402620 <putchar@plt>
  403044:	nop
  403048:	ldp	x29, x30, [sp], #48
  40304c:	ret
  403050:	stp	x29, x30, [sp, #-48]!
  403054:	mov	x29, sp
  403058:	str	x0, [sp, #24]
  40305c:	str	xzr, [sp, #40]
  403060:	b	403070 <tigetstr@plt+0x9f0>
  403064:	ldr	x0, [sp, #24]
  403068:	add	x0, x0, #0x1
  40306c:	str	x0, [sp, #24]
  403070:	bl	402470 <__ctype_b_loc@plt>
  403074:	ldr	x1, [x0]
  403078:	ldr	x0, [sp, #24]
  40307c:	ldrb	w0, [x0]
  403080:	and	x0, x0, #0xff
  403084:	lsl	x0, x0, #1
  403088:	add	x0, x1, x0
  40308c:	ldrh	w0, [x0]
  403090:	and	w0, w0, #0x2000
  403094:	cmp	w0, #0x0
  403098:	b.ne	403064 <tigetstr@plt+0x9e4>  // b.any
  40309c:	ldr	x0, [sp, #24]
  4030a0:	ldrb	w0, [x0]
  4030a4:	cmp	w0, #0x0
  4030a8:	b.eq	403140 <tigetstr@plt+0xac0>  // b.none
  4030ac:	ldr	x0, [sp, #24]
  4030b0:	bl	402360 <strdup@plt>
  4030b4:	str	x0, [sp, #40]
  4030b8:	ldr	x0, [sp, #40]
  4030bc:	cmp	x0, #0x0
  4030c0:	b.ne	4030d4 <tigetstr@plt+0xa54>  // b.any
  4030c4:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  4030c8:	add	x0, x0, #0xf10
  4030cc:	bl	4028d4 <tigetstr@plt+0x254>
  4030d0:	b	403140 <tigetstr@plt+0xac0>
  4030d4:	ldr	x0, [sp, #40]
  4030d8:	bl	402160 <strlen@plt>
  4030dc:	str	x0, [sp, #32]
  4030e0:	b	4030f4 <tigetstr@plt+0xa74>
  4030e4:	ldr	x1, [sp, #40]
  4030e8:	ldr	x0, [sp, #32]
  4030ec:	add	x0, x1, x0
  4030f0:	strb	wzr, [x0]
  4030f4:	ldr	x0, [sp, #32]
  4030f8:	sub	x0, x0, #0x1
  4030fc:	str	x0, [sp, #32]
  403100:	ldr	x0, [sp, #32]
  403104:	cmp	x0, #0x0
  403108:	b.eq	403140 <tigetstr@plt+0xac0>  // b.none
  40310c:	bl	402470 <__ctype_b_loc@plt>
  403110:	ldr	x1, [x0]
  403114:	ldr	x2, [sp, #40]
  403118:	ldr	x0, [sp, #32]
  40311c:	add	x0, x2, x0
  403120:	ldrb	w0, [x0]
  403124:	and	x0, x0, #0xff
  403128:	lsl	x0, x0, #1
  40312c:	add	x0, x1, x0
  403130:	ldrh	w0, [x0]
  403134:	and	w0, w0, #0x2000
  403138:	cmp	w0, #0x0
  40313c:	b.ne	4030e4 <tigetstr@plt+0xa64>  // b.any
  403140:	ldr	x0, [sp, #40]
  403144:	ldp	x29, x30, [sp], #48
  403148:	ret
  40314c:	stp	x29, x30, [sp, #-48]!
  403150:	mov	x29, sp
  403154:	str	x0, [sp, #24]
  403158:	str	xzr, [sp, #40]
  40315c:	ldr	x2, [sp, #24]
  403160:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  403164:	add	x1, x0, #0xf18
  403168:	mov	x0, x2
  40316c:	ldr	x2, [x1]
  403170:	str	x2, [x0]
  403174:	ldr	w1, [x1, #8]
  403178:	str	w1, [x0, #8]
  40317c:	mov	w0, #0x3f                  	// #63
  403180:	bl	4025e0 <umask@plt>
  403184:	str	w0, [sp, #36]
  403188:	ldr	x0, [sp, #24]
  40318c:	bl	402550 <mkstemp@plt>
  403190:	str	w0, [sp, #32]
  403194:	ldr	w0, [sp, #32]
  403198:	cmp	w0, #0x0
  40319c:	b.lt	4031b4 <tigetstr@plt+0xb34>  // b.tstop
  4031a0:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  4031a4:	add	x1, x0, #0xf28
  4031a8:	ldr	w0, [sp, #32]
  4031ac:	bl	402300 <fdopen@plt>
  4031b0:	str	x0, [sp, #40]
  4031b4:	ldr	w0, [sp, #36]
  4031b8:	bl	4025e0 <umask@plt>
  4031bc:	ldr	x0, [sp, #40]
  4031c0:	ldp	x29, x30, [sp], #48
  4031c4:	ret
  4031c8:	mov	x12, #0x1050                	// #4176
  4031cc:	sub	sp, sp, x12
  4031d0:	stp	x29, x30, [sp]
  4031d4:	mov	x29, sp
  4031d8:	str	x0, [sp, #40]
  4031dc:	str	x1, [sp, #32]
  4031e0:	str	x2, [sp, #24]
  4031e4:	str	xzr, [sp, #4168]
  4031e8:	str	xzr, [sp, #4160]
  4031ec:	ldr	x0, [sp, #24]
  4031f0:	cmp	x0, #0x0
  4031f4:	b.ne	403200 <tigetstr@plt+0xb80>  // b.any
  4031f8:	add	x0, sp, #0x38
  4031fc:	str	x0, [sp, #24]
  403200:	ldr	x0, [sp, #40]
  403204:	cmp	x0, #0x0
  403208:	b.ne	40321c <tigetstr@plt+0xb9c>  // b.any
  40320c:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  403210:	add	x0, x0, #0xf30
  403214:	bl	4028d4 <tigetstr@plt+0x254>
  403218:	b	403318 <tigetstr@plt+0xc98>
  40321c:	ldr	x0, [sp, #24]
  403220:	bl	40314c <tigetstr@plt+0xacc>
  403224:	str	x0, [sp, #4160]
  403228:	ldr	x0, [sp, #4160]
  40322c:	cmp	x0, #0x0
  403230:	b.ne	403244 <tigetstr@plt+0xbc4>  // b.any
  403234:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  403238:	add	x0, x0, #0xf48
  40323c:	bl	4028d4 <tigetstr@plt+0x254>
  403240:	b	403318 <tigetstr@plt+0xc98>
  403244:	ldr	x0, [sp, #40]
  403248:	bl	402500 <clearerr@plt>
  40324c:	ldr	x0, [sp, #40]
  403250:	bl	4022d0 <fgetc@plt>
  403254:	str	w0, [sp, #4156]
  403258:	ldr	x0, [sp, #40]
  40325c:	bl	402420 <feof@plt>
  403260:	cmp	w0, #0x0
  403264:	b.ne	4032d8 <tigetstr@plt+0xc58>  // b.any
  403268:	ldr	x0, [sp, #40]
  40326c:	bl	402670 <ferror@plt>
  403270:	cmp	w0, #0x0
  403274:	b.eq	403284 <tigetstr@plt+0xc04>  // b.none
  403278:	ldr	x0, [sp, #32]
  40327c:	bl	4028d4 <tigetstr@plt+0x254>
  403280:	b	4032c8 <tigetstr@plt+0xc48>
  403284:	ldr	w0, [sp, #4156]
  403288:	cmp	w0, #0x0
  40328c:	b.ne	4032c8 <tigetstr@plt+0xc48>  // b.any
  403290:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403294:	ldr	x0, [x0, #3856]
  403298:	ldr	x4, [x0]
  40329c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4032a0:	ldr	x0, [x0, #3968]
  4032a4:	ldr	x0, [x0]
  4032a8:	ldr	x3, [sp, #32]
  4032ac:	mov	x2, x0
  4032b0:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  4032b4:	add	x1, x0, #0xf60
  4032b8:	mov	x0, x4
  4032bc:	bl	402640 <fprintf@plt>
  4032c0:	mov	w0, #0x1                   	// #1
  4032c4:	bl	402190 <exit@plt>
  4032c8:	ldr	x1, [sp, #4160]
  4032cc:	ldr	w0, [sp, #4156]
  4032d0:	bl	4021f0 <fputc@plt>
  4032d4:	b	40324c <tigetstr@plt+0xbcc>
  4032d8:	nop
  4032dc:	ldr	x0, [sp, #40]
  4032e0:	bl	402250 <fclose@plt>
  4032e4:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  4032e8:	add	x1, x0, #0xf80
  4032ec:	ldr	x0, [sp, #24]
  4032f0:	bl	402270 <fopen@plt>
  4032f4:	str	x0, [sp, #4168]
  4032f8:	ldr	x0, [sp, #4160]
  4032fc:	bl	402250 <fclose@plt>
  403300:	ldr	x0, [sp, #24]
  403304:	bl	402360 <strdup@plt>
  403308:	mov	x1, x0
  40330c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  403310:	add	x0, x0, #0x480
  403314:	str	x1, [x0]
  403318:	ldr	x0, [sp, #4168]
  40331c:	ldp	x29, x30, [sp]
  403320:	mov	x12, #0x1050                	// #4176
  403324:	add	sp, sp, x12
  403328:	ret
  40332c:	stp	x29, x30, [sp, #-208]!
  403330:	mov	x29, sp
  403334:	stp	x19, x20, [sp, #16]
  403338:	str	x0, [sp, #40]
  40333c:	str	x1, [sp, #32]
  403340:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  403344:	add	x1, x0, #0xf88
  403348:	ldr	x0, [sp, #40]
  40334c:	bl	402460 <strcmp@plt>
  403350:	cmp	w0, #0x0
  403354:	b.ne	403380 <tigetstr@plt+0xd00>  // b.any
  403358:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40335c:	ldr	x0, [x0, #3928]
  403360:	ldr	x3, [x0]
  403364:	ldr	x2, [sp, #32]
  403368:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  40336c:	add	x1, x0, #0xf90
  403370:	mov	x0, x3
  403374:	bl	4031c8 <tigetstr@plt+0xb48>
  403378:	str	x0, [sp, #200]
  40337c:	b	40351c <tigetstr@plt+0xe9c>
  403380:	add	x0, sp, #0x38
  403384:	mov	x1, x0
  403388:	ldr	x0, [sp, #40]
  40338c:	bl	411af8 <tigetstr@plt+0xf478>
  403390:	cmp	w0, #0x0
  403394:	b.ge	4033e0 <tigetstr@plt+0xd60>  // b.tcont
  403398:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40339c:	ldr	x0, [x0, #3856]
  4033a0:	ldr	x19, [x0]
  4033a4:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4033a8:	ldr	x0, [x0, #3968]
  4033ac:	ldr	x20, [x0]
  4033b0:	bl	402600 <__errno_location@plt>
  4033b4:	ldr	w0, [x0]
  4033b8:	bl	402370 <strerror@plt>
  4033bc:	mov	x4, x0
  4033c0:	ldr	x3, [sp, #40]
  4033c4:	mov	x2, x20
  4033c8:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  4033cc:	add	x1, x0, #0xf98
  4033d0:	mov	x0, x19
  4033d4:	bl	402640 <fprintf@plt>
  4033d8:	mov	w0, #0x1                   	// #1
  4033dc:	bl	402190 <exit@plt>
  4033e0:	ldr	w0, [sp, #72]
  4033e4:	and	w0, w0, #0xf000
  4033e8:	str	w0, [sp, #196]
  4033ec:	ldr	w0, [sp, #196]
  4033f0:	cmp	w0, #0x4, lsl #12
  4033f4:	b.eq	40341c <tigetstr@plt+0xd9c>  // b.none
  4033f8:	ldr	w0, [sp, #196]
  4033fc:	cmp	w0, #0x8, lsl #12
  403400:	b.eq	403454 <tigetstr@plt+0xdd4>  // b.none
  403404:	ldr	w0, [sp, #196]
  403408:	cmp	w0, #0x2, lsl #12
  40340c:	b.eq	403454 <tigetstr@plt+0xdd4>  // b.none
  403410:	ldr	w0, [sp, #196]
  403414:	cmp	w0, #0x1, lsl #12
  403418:	b.eq	403454 <tigetstr@plt+0xdd4>  // b.none
  40341c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403420:	ldr	x0, [x0, #3856]
  403424:	ldr	x4, [x0]
  403428:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40342c:	ldr	x0, [x0, #3968]
  403430:	ldr	x0, [x0]
  403434:	ldr	x3, [sp, #40]
  403438:	mov	x2, x0
  40343c:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  403440:	add	x1, x0, #0xfa8
  403444:	mov	x0, x4
  403448:	bl	402640 <fprintf@plt>
  40344c:	mov	w0, #0x1                   	// #1
  403450:	bl	402190 <exit@plt>
  403454:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  403458:	add	x1, x0, #0xfc0
  40345c:	ldr	x0, [sp, #40]
  403460:	bl	402270 <fopen@plt>
  403464:	str	x0, [sp, #200]
  403468:	ldr	x0, [sp, #200]
  40346c:	cmp	x0, #0x0
  403470:	b.ne	4034ac <tigetstr@plt+0xe2c>  // b.any
  403474:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403478:	ldr	x0, [x0, #3856]
  40347c:	ldr	x4, [x0]
  403480:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403484:	ldr	x0, [x0, #3968]
  403488:	ldr	x0, [x0]
  40348c:	ldr	x3, [sp, #40]
  403490:	mov	x2, x0
  403494:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  403498:	add	x1, x0, #0xfc8
  40349c:	mov	x0, x4
  4034a0:	bl	402640 <fprintf@plt>
  4034a4:	mov	w0, #0x1                   	// #1
  4034a8:	bl	402190 <exit@plt>
  4034ac:	ldr	w0, [sp, #196]
  4034b0:	cmp	w0, #0x8, lsl #12
  4034b4:	b.eq	40351c <tigetstr@plt+0xe9c>  // b.none
  4034b8:	ldr	x0, [sp, #32]
  4034bc:	cmp	x0, #0x0
  4034c0:	b.eq	4034e4 <tigetstr@plt+0xe64>  // b.none
  4034c4:	ldr	x2, [sp, #32]
  4034c8:	ldr	x1, [sp, #40]
  4034cc:	ldr	x0, [sp, #200]
  4034d0:	bl	4031c8 <tigetstr@plt+0xb48>
  4034d4:	str	x0, [sp, #184]
  4034d8:	ldr	x0, [sp, #184]
  4034dc:	str	x0, [sp, #200]
  4034e0:	b	40351c <tigetstr@plt+0xe9c>
  4034e4:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4034e8:	ldr	x0, [x0, #3856]
  4034ec:	ldr	x4, [x0]
  4034f0:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4034f4:	ldr	x0, [x0, #3968]
  4034f8:	ldr	x0, [x0]
  4034fc:	ldr	x3, [sp, #40]
  403500:	mov	x2, x0
  403504:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  403508:	add	x1, x0, #0xfa8
  40350c:	mov	x0, x4
  403510:	bl	402640 <fprintf@plt>
  403514:	mov	w0, #0x1                   	// #1
  403518:	bl	402190 <exit@plt>
  40351c:	ldr	x0, [sp, #200]
  403520:	ldp	x19, x20, [sp, #16]
  403524:	ldp	x29, x30, [sp], #208
  403528:	ret
  40352c:	mov	x12, #0x2050                	// #8272
  403530:	sub	sp, sp, x12
  403534:	stp	x29, x30, [sp]
  403538:	mov	x29, sp
  40353c:	str	x0, [sp, #24]
  403540:	str	xzr, [sp, #8264]
  403544:	ldr	x0, [sp, #24]
  403548:	cmp	x0, #0x0
  40354c:	b.eq	40379c <tigetstr@plt+0x111c>  // b.none
  403550:	mov	w1, #0x2f                  	// #47
  403554:	ldr	x0, [sp, #24]
  403558:	bl	4024e0 <strchr@plt>
  40355c:	cmp	x0, #0x0
  403560:	b.eq	40365c <tigetstr@plt+0xfdc>  // b.none
  403564:	mov	x1, #0x0                   	// #0
  403568:	ldr	x0, [sp, #24]
  40356c:	bl	40332c <tigetstr@plt+0xcac>
  403570:	str	x0, [sp, #8224]
  403574:	mov	w0, #0x1                   	// #1
  403578:	str	w0, [sp, #8252]
  40357c:	b	403644 <tigetstr@plt+0xfc4>
  403580:	str	wzr, [sp, #8244]
  403584:	b	4035dc <tigetstr@plt+0xf5c>
  403588:	add	x0, sp, #0x20
  40358c:	bl	403050 <tigetstr@plt+0x9d0>
  403590:	str	x0, [sp, #8232]
  403594:	ldr	x0, [sp, #8232]
  403598:	cmp	x0, #0x0
  40359c:	b.eq	4035dc <tigetstr@plt+0xf5c>  // b.none
  4035a0:	ldr	x0, [sp, #8264]
  4035a4:	cmp	x0, #0x0
  4035a8:	b.eq	4035c8 <tigetstr@plt+0xf48>  // b.none
  4035ac:	ldr	w0, [sp, #8244]
  4035b0:	lsl	x0, x0, #3
  4035b4:	ldr	x1, [sp, #8264]
  4035b8:	add	x0, x1, x0
  4035bc:	ldr	x1, [sp, #8232]
  4035c0:	str	x1, [x0]
  4035c4:	b	4035d0 <tigetstr@plt+0xf50>
  4035c8:	ldr	x0, [sp, #8232]
  4035cc:	bl	4024a0 <free@plt>
  4035d0:	ldr	w0, [sp, #8244]
  4035d4:	add	w0, w0, #0x1
  4035d8:	str	w0, [sp, #8244]
  4035dc:	add	x0, sp, #0x20
  4035e0:	ldr	x2, [sp, #8224]
  4035e4:	mov	w1, #0x2000                	// #8192
  4035e8:	bl	402650 <fgets@plt>
  4035ec:	cmp	x0, #0x0
  4035f0:	b.ne	403588 <tigetstr@plt+0xf08>  // b.any
  4035f4:	ldr	w0, [sp, #8252]
  4035f8:	cmp	w0, #0x1
  4035fc:	b.ne	403638 <tigetstr@plt+0xfb8>  // b.any
  403600:	ldr	w0, [sp, #8244]
  403604:	add	w0, w0, #0x1
  403608:	mov	w0, w0
  40360c:	mov	x1, #0x8                   	// #8
  403610:	bl	402340 <calloc@plt>
  403614:	str	x0, [sp, #8264]
  403618:	ldr	x0, [sp, #8264]
  40361c:	cmp	x0, #0x0
  403620:	b.ne	403630 <tigetstr@plt+0xfb0>  // b.any
  403624:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  403628:	add	x0, x0, #0xfe0
  40362c:	bl	4028d4 <tigetstr@plt+0x254>
  403630:	ldr	x0, [sp, #8224]
  403634:	bl	402350 <rewind@plt>
  403638:	ldr	w0, [sp, #8252]
  40363c:	add	w0, w0, #0x1
  403640:	str	w0, [sp, #8252]
  403644:	ldr	w0, [sp, #8252]
  403648:	cmp	w0, #0x2
  40364c:	b.ls	403580 <tigetstr@plt+0xf00>  // b.plast
  403650:	ldr	x0, [sp, #8224]
  403654:	bl	402250 <fclose@plt>
  403658:	b	40379c <tigetstr@plt+0x111c>
  40365c:	mov	w0, #0x1                   	// #1
  403660:	str	w0, [sp, #8252]
  403664:	b	403790 <tigetstr@plt+0x1110>
  403668:	str	wzr, [sp, #8244]
  40366c:	ldr	w0, [sp, #8244]
  403670:	str	w0, [sp, #8248]
  403674:	ldr	x0, [sp, #24]
  403678:	str	x0, [sp, #8256]
  40367c:	ldr	w0, [sp, #8248]
  403680:	ldr	x1, [sp, #24]
  403684:	add	x0, x1, x0
  403688:	ldrb	w0, [x0]
  40368c:	str	w0, [sp, #8240]
  403690:	ldr	w0, [sp, #8240]
  403694:	cmp	w0, #0x2c
  403698:	b.eq	4036a8 <tigetstr@plt+0x1028>  // b.none
  40369c:	ldr	w0, [sp, #8240]
  4036a0:	cmp	w0, #0x0
  4036a4:	b.ne	403728 <tigetstr@plt+0x10a8>  // b.any
  4036a8:	ldr	w0, [sp, #8252]
  4036ac:	cmp	w0, #0x1
  4036b0:	b.ne	4036c4 <tigetstr@plt+0x1044>  // b.any
  4036b4:	ldr	w0, [sp, #8244]
  4036b8:	add	w0, w0, #0x1
  4036bc:	str	w0, [sp, #8244]
  4036c0:	b	403728 <tigetstr@plt+0x10a8>
  4036c4:	ldr	w0, [sp, #8248]
  4036c8:	ldr	x1, [sp, #24]
  4036cc:	add	x0, x1, x0
  4036d0:	strb	wzr, [x0]
  4036d4:	ldr	x0, [sp, #8256]
  4036d8:	bl	403050 <tigetstr@plt+0x9d0>
  4036dc:	str	x0, [sp, #8232]
  4036e0:	ldr	x0, [sp, #8232]
  4036e4:	cmp	x0, #0x0
  4036e8:	b.eq	403710 <tigetstr@plt+0x1090>  // b.none
  4036ec:	ldr	w0, [sp, #8244]
  4036f0:	add	w1, w0, #0x1
  4036f4:	str	w1, [sp, #8244]
  4036f8:	mov	w0, w0
  4036fc:	lsl	x0, x0, #3
  403700:	ldr	x1, [sp, #8264]
  403704:	add	x0, x1, x0
  403708:	ldr	x1, [sp, #8232]
  40370c:	str	x1, [x0]
  403710:	ldr	w0, [sp, #8248]
  403714:	add	w0, w0, #0x1
  403718:	mov	w0, w0
  40371c:	ldr	x1, [sp, #24]
  403720:	add	x0, x1, x0
  403724:	str	x0, [sp, #8256]
  403728:	ldr	w0, [sp, #8240]
  40372c:	cmp	w0, #0x0
  403730:	b.eq	403744 <tigetstr@plt+0x10c4>  // b.none
  403734:	ldr	w0, [sp, #8248]
  403738:	add	w0, w0, #0x1
  40373c:	str	w0, [sp, #8248]
  403740:	b	40367c <tigetstr@plt+0xffc>
  403744:	nop
  403748:	ldr	w0, [sp, #8252]
  40374c:	cmp	w0, #0x1
  403750:	b.ne	403784 <tigetstr@plt+0x1104>  // b.any
  403754:	ldr	w0, [sp, #8244]
  403758:	add	w0, w0, #0x1
  40375c:	mov	w0, w0
  403760:	mov	x1, #0x8                   	// #8
  403764:	bl	402340 <calloc@plt>
  403768:	str	x0, [sp, #8264]
  40376c:	ldr	x0, [sp, #8264]
  403770:	cmp	x0, #0x0
  403774:	b.ne	403784 <tigetstr@plt+0x1104>  // b.any
  403778:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  40377c:	add	x0, x0, #0xfe0
  403780:	bl	4028d4 <tigetstr@plt+0x254>
  403784:	ldr	w0, [sp, #8252]
  403788:	add	w0, w0, #0x1
  40378c:	str	w0, [sp, #8252]
  403790:	ldr	w0, [sp, #8252]
  403794:	cmp	w0, #0x2
  403798:	b.ls	403668 <tigetstr@plt+0xfe8>  // b.plast
  40379c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4037a0:	add	x0, x0, #0x472
  4037a4:	ldrb	w0, [x0]
  4037a8:	cmp	w0, #0x0
  4037ac:	b.eq	40384c <tigetstr@plt+0x11cc>  // b.none
  4037b0:	ldr	x0, [sp, #8264]
  4037b4:	cmp	x0, #0x0
  4037b8:	b.eq	40384c <tigetstr@plt+0x11cc>  // b.none
  4037bc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4037c0:	add	x0, x0, #0x460
  4037c4:	ldr	x0, [x0]
  4037c8:	mov	x3, x0
  4037cc:	mov	x2, #0x1f                  	// #31
  4037d0:	mov	x1, #0x1                   	// #1
  4037d4:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  4037d8:	add	x0, x0, #0xff0
  4037dc:	bl	4024f0 <fwrite@plt>
  4037e0:	str	wzr, [sp, #8248]
  4037e4:	b	403830 <tigetstr@plt+0x11b0>
  4037e8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4037ec:	add	x0, x0, #0x460
  4037f0:	ldr	x4, [x0]
  4037f4:	ldr	w0, [sp, #8248]
  4037f8:	add	w2, w0, #0x1
  4037fc:	ldr	w0, [sp, #8248]
  403800:	lsl	x0, x0, #3
  403804:	ldr	x1, [sp, #8264]
  403808:	add	x0, x1, x0
  40380c:	ldr	x0, [x0]
  403810:	mov	x3, x0
  403814:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  403818:	add	x1, x0, #0x10
  40381c:	mov	x0, x4
  403820:	bl	402640 <fprintf@plt>
  403824:	ldr	w0, [sp, #8248]
  403828:	add	w0, w0, #0x1
  40382c:	str	w0, [sp, #8248]
  403830:	ldr	w0, [sp, #8248]
  403834:	lsl	x0, x0, #3
  403838:	ldr	x1, [sp, #8264]
  40383c:	add	x0, x1, x0
  403840:	ldr	x0, [x0]
  403844:	cmp	x0, #0x0
  403848:	b.ne	4037e8 <tigetstr@plt+0x1168>  // b.any
  40384c:	ldr	x0, [sp, #8264]
  403850:	ldp	x29, x30, [sp]
  403854:	mov	x12, #0x2050                	// #8272
  403858:	add	sp, sp, x12
  40385c:	ret
  403860:	stp	x29, x30, [sp, #-48]!
  403864:	mov	x29, sp
  403868:	str	x0, [sp, #24]
  40386c:	str	x1, [sp, #16]
  403870:	strb	wzr, [sp, #47]
  403874:	ldr	x0, [sp, #24]
  403878:	cmp	x0, #0x0
  40387c:	b.eq	4038ec <tigetstr@plt+0x126c>  // b.none
  403880:	str	xzr, [sp, #32]
  403884:	b	4038cc <tigetstr@plt+0x124c>
  403888:	ldr	x0, [sp, #32]
  40388c:	lsl	x0, x0, #3
  403890:	ldr	x1, [sp, #24]
  403894:	add	x0, x1, x0
  403898:	ldr	x1, [x0]
  40389c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4038a0:	add	x2, x0, #0x18
  4038a4:	ldr	x0, [sp, #16]
  4038a8:	bl	402560 <_nc_name_match@plt>
  4038ac:	cmp	w0, #0x0
  4038b0:	b.eq	4038c0 <tigetstr@plt+0x1240>  // b.none
  4038b4:	mov	w0, #0x1                   	// #1
  4038b8:	strb	w0, [sp, #47]
  4038bc:	b	4038f4 <tigetstr@plt+0x1274>
  4038c0:	ldr	x0, [sp, #32]
  4038c4:	add	x0, x0, #0x1
  4038c8:	str	x0, [sp, #32]
  4038cc:	ldr	x0, [sp, #32]
  4038d0:	lsl	x0, x0, #3
  4038d4:	ldr	x1, [sp, #24]
  4038d8:	add	x0, x1, x0
  4038dc:	ldr	x0, [x0]
  4038e0:	cmp	x0, #0x0
  4038e4:	b.ne	403888 <tigetstr@plt+0x1208>  // b.any
  4038e8:	b	4038f4 <tigetstr@plt+0x1274>
  4038ec:	mov	w0, #0x1                   	// #1
  4038f0:	strb	w0, [sp, #47]
  4038f4:	ldrb	w0, [sp, #47]
  4038f8:	ldp	x29, x30, [sp], #48
  4038fc:	ret
  403900:	stp	x29, x30, [sp, #-176]!
  403904:	mov	x29, sp
  403908:	str	x0, [sp, #24]
  40390c:	ldr	x0, [sp, #24]
  403910:	bl	402360 <strdup@plt>
  403914:	str	x0, [sp, #168]
  403918:	add	x0, sp, #0x20
  40391c:	mov	x1, x0
  403920:	ldr	x0, [sp, #168]
  403924:	bl	411af8 <tigetstr@plt+0xf478>
  403928:	cmp	w0, #0x0
  40392c:	b.lt	403964 <tigetstr@plt+0x12e4>  // b.tstop
  403930:	ldr	w0, [sp, #48]
  403934:	and	w0, w0, #0xf000
  403938:	cmp	w0, #0x4, lsl #12
  40393c:	b.ne	403954 <tigetstr@plt+0x12d4>  // b.any
  403940:	mov	w1, #0x7                   	// #7
  403944:	ldr	x0, [sp, #168]
  403948:	bl	402410 <access@plt>
  40394c:	cmp	w0, #0x0
  403950:	b.eq	403a10 <tigetstr@plt+0x1390>  // b.none
  403954:	ldr	x0, [sp, #168]
  403958:	bl	4024a0 <free@plt>
  40395c:	str	xzr, [sp, #168]
  403960:	b	403a10 <tigetstr@plt+0x1390>
  403964:	ldr	x0, [sp, #168]
  403968:	bl	402170 <_nc_pathlast@plt>
  40396c:	str	w0, [sp, #164]
  403970:	ldr	w0, [sp, #164]
  403974:	cmp	w0, #0x0
  403978:	b.eq	403a04 <tigetstr@plt+0x1384>  // b.none
  40397c:	ldr	w0, [sp, #164]
  403980:	ldr	x1, [sp, #168]
  403984:	add	x0, x1, x0
  403988:	ldrb	w0, [x0]
  40398c:	strb	w0, [sp, #163]
  403990:	ldr	w0, [sp, #164]
  403994:	ldr	x1, [sp, #168]
  403998:	add	x0, x1, x0
  40399c:	strb	wzr, [x0]
  4039a0:	add	x0, sp, #0x20
  4039a4:	mov	x1, x0
  4039a8:	ldr	x0, [sp, #168]
  4039ac:	bl	411af8 <tigetstr@plt+0xf478>
  4039b0:	cmp	w0, #0x0
  4039b4:	b.lt	4039f4 <tigetstr@plt+0x1374>  // b.tstop
  4039b8:	ldr	w0, [sp, #48]
  4039bc:	and	w0, w0, #0xf000
  4039c0:	cmp	w0, #0x4, lsl #12
  4039c4:	b.ne	4039f4 <tigetstr@plt+0x1374>  // b.any
  4039c8:	mov	w1, #0x7                   	// #7
  4039cc:	ldr	x0, [sp, #168]
  4039d0:	bl	402410 <access@plt>
  4039d4:	cmp	w0, #0x0
  4039d8:	b.ne	4039f4 <tigetstr@plt+0x1374>  // b.any
  4039dc:	ldr	w0, [sp, #164]
  4039e0:	ldr	x1, [sp, #168]
  4039e4:	add	x0, x1, x0
  4039e8:	ldrb	w1, [sp, #163]
  4039ec:	strb	w1, [x0]
  4039f0:	b	403a10 <tigetstr@plt+0x1390>
  4039f4:	ldr	x0, [sp, #168]
  4039f8:	bl	4024a0 <free@plt>
  4039fc:	str	xzr, [sp, #168]
  403a00:	b	403a10 <tigetstr@plt+0x1390>
  403a04:	ldr	x0, [sp, #168]
  403a08:	bl	4024a0 <free@plt>
  403a0c:	str	xzr, [sp, #168]
  403a10:	ldr	x0, [sp, #168]
  403a14:	ldp	x29, x30, [sp], #176
  403a18:	ret
  403a1c:	stp	x29, x30, [sp, #-64]!
  403a20:	mov	x29, sp
  403a24:	str	x0, [sp, #24]
  403a28:	ldr	x0, [sp, #24]
  403a2c:	cmp	x0, #0x0
  403a30:	b.ne	403a48 <tigetstr@plt+0x13c8>  // b.any
  403a34:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  403a38:	add	x0, x0, #0x20
  403a3c:	bl	402610 <getenv@plt>
  403a40:	cmp	x0, #0x0
  403a44:	b.eq	403a50 <tigetstr@plt+0x13d0>  // b.none
  403a48:	mov	w0, #0x1                   	// #1
  403a4c:	b	403a54 <tigetstr@plt+0x13d4>
  403a50:	mov	w0, #0x0                   	// #0
  403a54:	strb	w0, [sp, #55]
  403a58:	ldrb	w0, [sp, #55]
  403a5c:	and	w0, w0, #0x1
  403a60:	strb	w0, [sp, #55]
  403a64:	str	xzr, [sp, #56]
  403a68:	ldr	x0, [sp, #24]
  403a6c:	cmp	x0, #0x0
  403a70:	b.ne	403a80 <tigetstr@plt+0x1400>  // b.any
  403a74:	mov	x0, #0x0                   	// #0
  403a78:	bl	402450 <_nc_tic_dir@plt>
  403a7c:	str	x0, [sp, #24]
  403a80:	ldr	x0, [sp, #24]
  403a84:	bl	403900 <tigetstr@plt+0x1280>
  403a88:	str	x0, [sp, #40]
  403a8c:	ldr	x0, [sp, #40]
  403a90:	cmp	x0, #0x0
  403a94:	b.eq	403aac <tigetstr@plt+0x142c>  // b.none
  403a98:	ldr	x0, [sp, #40]
  403a9c:	bl	402430 <puts@plt>
  403aa0:	ldr	x0, [sp, #40]
  403aa4:	bl	4024a0 <free@plt>
  403aa8:	b	403ab4 <tigetstr@plt+0x1434>
  403aac:	ldr	x0, [sp, #24]
  403ab0:	str	x0, [sp, #56]
  403ab4:	bl	4025a0 <_nc_home_terminfo@plt>
  403ab8:	str	x0, [sp, #24]
  403abc:	ldr	x0, [sp, #24]
  403ac0:	cmp	x0, #0x0
  403ac4:	b.eq	403b10 <tigetstr@plt+0x1490>  // b.none
  403ac8:	ldr	x0, [sp, #24]
  403acc:	bl	403900 <tigetstr@plt+0x1280>
  403ad0:	str	x0, [sp, #40]
  403ad4:	ldr	x0, [sp, #40]
  403ad8:	cmp	x0, #0x0
  403adc:	b.eq	403af4 <tigetstr@plt+0x1474>  // b.none
  403ae0:	ldr	x0, [sp, #40]
  403ae4:	bl	402430 <puts@plt>
  403ae8:	ldr	x0, [sp, #40]
  403aec:	bl	4024a0 <free@plt>
  403af0:	b	403b10 <tigetstr@plt+0x1490>
  403af4:	ldrb	w0, [sp, #55]
  403af8:	eor	w0, w0, #0x1
  403afc:	and	w0, w0, #0xff
  403b00:	cmp	w0, #0x0
  403b04:	b.eq	403b10 <tigetstr@plt+0x1490>  // b.none
  403b08:	ldr	x0, [sp, #24]
  403b0c:	str	x0, [sp, #56]
  403b10:	ldr	x0, [sp, #56]
  403b14:	cmp	x0, #0x0
  403b18:	b.eq	403b64 <tigetstr@plt+0x14e4>  // b.none
  403b1c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403b20:	ldr	x0, [x0, #3896]
  403b24:	ldr	x0, [x0]
  403b28:	bl	402510 <fflush@plt>
  403b2c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403b30:	ldr	x0, [x0, #3856]
  403b34:	ldr	x4, [x0]
  403b38:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403b3c:	ldr	x0, [x0, #3968]
  403b40:	ldr	x0, [x0]
  403b44:	ldr	x3, [sp, #56]
  403b48:	mov	x2, x0
  403b4c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  403b50:	add	x1, x0, #0x30
  403b54:	mov	x0, x4
  403b58:	bl	402640 <fprintf@plt>
  403b5c:	mov	w0, #0x1                   	// #1
  403b60:	bl	402190 <exit@plt>
  403b64:	nop
  403b68:	ldp	x29, x30, [sp], #64
  403b6c:	ret
  403b70:	sub	sp, sp, #0x10
  403b74:	str	x0, [sp, #8]
  403b78:	str	w1, [sp, #4]
  403b7c:	ldr	x0, [sp, #8]
  403b80:	ldr	w1, [x0]
  403b84:	mov	w0, w1
  403b88:	lsl	w0, w0, #2
  403b8c:	add	w0, w0, w1
  403b90:	lsl	w0, w0, #1
  403b94:	mov	w1, w0
  403b98:	ldr	w0, [sp, #4]
  403b9c:	sub	w0, w0, #0x30
  403ba0:	add	w1, w1, w0
  403ba4:	ldr	x0, [sp, #8]
  403ba8:	str	w1, [x0]
  403bac:	nop
  403bb0:	add	sp, sp, #0x10
  403bb4:	ret
  403bb8:	mov	x12, #0x20e0                	// #8416
  403bbc:	sub	sp, sp, x12
  403bc0:	stp	x29, x30, [sp, #16]
  403bc4:	add	x29, sp, #0x10
  403bc8:	stp	x19, x20, [sp, #32]
  403bcc:	str	w0, [sp, #60]
  403bd0:	str	x1, [sp, #48]
  403bd4:	mov	w0, #0xffffffff            	// #-1
  403bd8:	str	w0, [sp, #84]
  403bdc:	mov	w0, #0x1                   	// #1
  403be0:	str	w0, [sp, #8412]
  403be4:	mov	w0, #0x3f                  	// #63
  403be8:	str	w0, [sp, #8396]
  403bec:	str	wzr, [sp, #8392]
  403bf0:	mov	w0, #0x2                   	// #2
  403bf4:	str	w0, [sp, #8388]
  403bf8:	mov	w0, #0x3c                  	// #60
  403bfc:	str	w0, [sp, #80]
  403c00:	mov	w0, #0xffff                	// #65535
  403c04:	str	w0, [sp, #8384]
  403c08:	add	x0, sp, #0x2, lsl #12
  403c0c:	strb	wzr, [x0, #191]
  403c10:	add	x0, sp, #0x2, lsl #12
  403c14:	strb	wzr, [x0, #190]
  403c18:	str	wzr, [sp, #8376]
  403c1c:	add	x0, sp, #0x2, lsl #12
  403c20:	strb	wzr, [x0, #183]
  403c24:	mov	w0, #0x1                   	// #1
  403c28:	add	x1, sp, #0x2, lsl #12
  403c2c:	strb	w0, [x1, #182]
  403c30:	str	xzr, [sp, #8360]
  403c34:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  403c38:	add	x0, x0, #0x48
  403c3c:	str	x0, [sp, #8352]
  403c40:	str	xzr, [sp, #8344]
  403c44:	add	x0, sp, #0x2, lsl #12
  403c48:	strb	wzr, [x0, #151]
  403c4c:	add	x0, sp, #0x2, lsl #12
  403c50:	strb	wzr, [x0, #150]
  403c54:	str	wzr, [sp, #76]
  403c58:	add	x0, sp, #0x2, lsl #12
  403c5c:	strb	wzr, [x0, #149]
  403c60:	add	x0, sp, #0x2, lsl #12
  403c64:	strb	wzr, [x0, #148]
  403c68:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403c6c:	ldr	x0, [x0, #3856]
  403c70:	ldr	x1, [x0]
  403c74:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  403c78:	add	x0, x0, #0x460
  403c7c:	str	x1, [x0]
  403c80:	ldr	x0, [sp, #48]
  403c84:	ldr	x0, [x0]
  403c88:	bl	4024c0 <_nc_rootname@plt>
  403c8c:	mov	x1, x0
  403c90:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403c94:	ldr	x0, [x0, #3968]
  403c98:	str	x1, [x0]
  403c9c:	adrp	x0, 402000 <_nc_set_writedir@plt-0x140>
  403ca0:	add	x0, x0, #0x858
  403ca4:	bl	411ae8 <tigetstr@plt+0xf468>
  403ca8:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403cac:	ldr	x0, [x0, #3968]
  403cb0:	ldr	x2, [x0]
  403cb4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  403cb8:	add	x1, x0, #0x58
  403cbc:	mov	x0, x2
  403cc0:	bl	4119f0 <tigetstr@plt+0xf370>
  403cc4:	and	w1, w0, #0xff
  403cc8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  403ccc:	add	x0, x0, #0x471
  403cd0:	strb	w1, [x0]
  403cd4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  403cd8:	add	x0, x0, #0x471
  403cdc:	ldrb	w0, [x0]
  403ce0:	cmp	w0, #0x0
  403ce4:	b.eq	403cf4 <tigetstr@plt+0x1674>  // b.none
  403ce8:	str	wzr, [sp, #8392]
  403cec:	mov	w0, #0x2                   	// #2
  403cf0:	str	w0, [sp, #8388]
  403cf4:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403cf8:	ldr	x0, [x0, #3968]
  403cfc:	ldr	x2, [x0]
  403d00:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  403d04:	add	x1, x0, #0x68
  403d08:	mov	x0, x2
  403d0c:	bl	4119f0 <tigetstr@plt+0xf370>
  403d10:	and	w1, w0, #0xff
  403d14:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  403d18:	add	x0, x0, #0x470
  403d1c:	strb	w1, [x0]
  403d20:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  403d24:	add	x0, x0, #0x470
  403d28:	ldrb	w0, [x0]
  403d2c:	cmp	w0, #0x0
  403d30:	b.eq	403d44 <tigetstr@plt+0x16c4>  // b.none
  403d34:	mov	w0, #0x2                   	// #2
  403d38:	str	w0, [sp, #8392]
  403d3c:	mov	w0, #0x4                   	// #4
  403d40:	str	w0, [sp, #8388]
  403d44:	mov	w0, #0x0                   	// #0
  403d48:	bl	402330 <use_extended_names@plt>
  403d4c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403d50:	ldr	x0, [x0, #4024]
  403d54:	str	wzr, [x0]
  403d58:	b	4040e4 <tigetstr@plt+0x1a64>
  403d5c:	bl	402470 <__ctype_b_loc@plt>
  403d60:	ldr	x1, [x0]
  403d64:	ldrsw	x0, [sp, #8316]
  403d68:	lsl	x0, x0, #1
  403d6c:	add	x0, x1, x0
  403d70:	ldrh	w0, [x0]
  403d74:	and	w0, w0, #0x800
  403d78:	cmp	w0, #0x0
  403d7c:	b.eq	403e34 <tigetstr@plt+0x17b4>  // b.none
  403d80:	ldr	w0, [sp, #8396]
  403d84:	cmp	w0, #0x77
  403d88:	b.eq	403dd4 <tigetstr@plt+0x1754>  // b.none
  403d8c:	ldr	w0, [sp, #8396]
  403d90:	cmp	w0, #0x77
  403d94:	b.gt	403de4 <tigetstr@plt+0x1764>
  403d98:	ldr	w0, [sp, #8396]
  403d9c:	cmp	w0, #0x51
  403da0:	b.eq	403db4 <tigetstr@plt+0x1734>  // b.none
  403da4:	ldr	w0, [sp, #8396]
  403da8:	cmp	w0, #0x76
  403dac:	b.eq	403dc4 <tigetstr@plt+0x1744>  // b.none
  403db0:	b	403de4 <tigetstr@plt+0x1764>
  403db4:	add	x0, sp, #0x4c
  403db8:	ldr	w1, [sp, #8316]
  403dbc:	bl	403b70 <tigetstr@plt+0x14f0>
  403dc0:	b	403e30 <tigetstr@plt+0x17b0>
  403dc4:	add	x0, sp, #0x54
  403dc8:	ldr	w1, [sp, #8316]
  403dcc:	bl	403b70 <tigetstr@plt+0x14f0>
  403dd0:	b	403e30 <tigetstr@plt+0x17b0>
  403dd4:	add	x0, sp, #0x50
  403dd8:	ldr	w1, [sp, #8316]
  403ddc:	bl	403b70 <tigetstr@plt+0x14f0>
  403de0:	b	403e30 <tigetstr@plt+0x17b0>
  403de4:	ldr	w0, [sp, #8316]
  403de8:	cmp	w0, #0x30
  403dec:	b.eq	403e00 <tigetstr@plt+0x1780>  // b.none
  403df0:	ldr	w0, [sp, #8316]
  403df4:	cmp	w0, #0x31
  403df8:	b.eq	403e1c <tigetstr@plt+0x179c>  // b.none
  403dfc:	b	403e2c <tigetstr@plt+0x17ac>
  403e00:	ldr	w0, [sp, #8316]
  403e04:	str	w0, [sp, #8396]
  403e08:	mov	w0, #0xffff                	// #65535
  403e0c:	str	w0, [sp, #80]
  403e10:	mov	w0, #0x1                   	// #1
  403e14:	str	w0, [sp, #8384]
  403e18:	b	403e30 <tigetstr@plt+0x17b0>
  403e1c:	ldr	w0, [sp, #8316]
  403e20:	str	w0, [sp, #8396]
  403e24:	str	wzr, [sp, #80]
  403e28:	b	403e30 <tigetstr@plt+0x17b0>
  403e2c:	bl	4028f0 <tigetstr@plt+0x270>
  403e30:	b	4040e4 <tigetstr@plt+0x1a64>
  403e34:	ldr	w0, [sp, #8316]
  403e38:	sub	w0, w0, #0x43
  403e3c:	cmp	w0, #0x35
  403e40:	b.hi	4040d8 <tigetstr@plt+0x1a58>  // b.pmore
  403e44:	adrp	x1, 412000 <tigetstr@plt+0xf980>
  403e48:	add	x1, x1, #0x18c
  403e4c:	ldr	w0, [x1, w0, uxtw #2]
  403e50:	adr	x1, 403e5c <tigetstr@plt+0x17dc>
  403e54:	add	x0, x1, w0, sxtw #2
  403e58:	br	x0
  403e5c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403e60:	ldr	x0, [x0, #4024]
  403e64:	mov	w1, #0x1                   	// #1
  403e68:	str	w1, [x0]
  403e6c:	b	4040dc <tigetstr@plt+0x1a5c>
  403e70:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  403e74:	add	x0, x0, #0x470
  403e78:	mov	w1, #0x1                   	// #1
  403e7c:	strb	w1, [x0]
  403e80:	mov	w0, #0x2                   	// #2
  403e84:	str	w0, [sp, #8392]
  403e88:	mov	w0, #0x4                   	// #4
  403e8c:	str	w0, [sp, #8388]
  403e90:	b	4040dc <tigetstr@plt+0x1a5c>
  403e94:	ldr	w0, [sp, #84]
  403e98:	cmp	w0, #0x0
  403e9c:	b.gt	403eb8 <tigetstr@plt+0x1838>
  403ea0:	ldr	w0, [sp, #84]
  403ea4:	cmp	w0, #0x0
  403ea8:	cset	w0, eq  // eq = none
  403eac:	and	w0, w0, #0xff
  403eb0:	mov	w1, w0
  403eb4:	b	403ec0 <tigetstr@plt+0x1840>
  403eb8:	ldr	w0, [sp, #84]
  403ebc:	mov	w1, w0
  403ec0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  403ec4:	add	x0, x0, #0x474
  403ec8:	str	w1, [x0]
  403ecc:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403ed0:	ldr	x0, [x0, #3944]
  403ed4:	ldr	w1, [x0]
  403ed8:	mov	w0, #0xbfff                	// #49151
  403edc:	movk	w0, #0x3, lsl #16
  403ee0:	and	w1, w1, w0
  403ee4:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403ee8:	ldr	x0, [x0, #3944]
  403eec:	str	w1, [x0]
  403ef0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  403ef4:	add	x0, x0, #0x474
  403ef8:	ldr	w0, [x0]
  403efc:	lsl	w1, w0, #13
  403f00:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403f04:	ldr	x0, [x0, #3944]
  403f08:	ldr	w0, [x0]
  403f0c:	orr	w1, w1, w0
  403f10:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403f14:	ldr	x0, [x0, #3944]
  403f18:	str	w1, [x0]
  403f1c:	ldr	x0, [sp, #8344]
  403f20:	bl	403a1c <tigetstr@plt+0x139c>
  403f24:	mov	w0, #0x0                   	// #0
  403f28:	bl	402190 <exit@plt>
  403f2c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  403f30:	add	x0, x0, #0x471
  403f34:	mov	w1, #0x1                   	// #1
  403f38:	strb	w1, [x0]
  403f3c:	str	wzr, [sp, #8392]
  403f40:	mov	w0, #0x2                   	// #2
  403f44:	str	w0, [sp, #8388]
  403f48:	b	4040dc <tigetstr@plt+0x1a5c>
  403f4c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  403f50:	add	x0, x0, #0x471
  403f54:	mov	w1, #0x1                   	// #1
  403f58:	strb	w1, [x0]
  403f5c:	mov	w0, #0x1                   	// #1
  403f60:	str	w0, [sp, #8392]
  403f64:	mov	w0, #0x3                   	// #3
  403f68:	str	w0, [sp, #8388]
  403f6c:	b	4040dc <tigetstr@plt+0x1a5c>
  403f70:	str	wzr, [sp, #8412]
  403f74:	mov	w0, #0x1                   	// #1
  403f78:	add	x1, sp, #0x2, lsl #12
  403f7c:	strb	w0, [x1, #190]
  403f80:	b	4040dc <tigetstr@plt+0x1a5c>
  403f84:	str	wzr, [sp, #76]
  403f88:	b	4040dc <tigetstr@plt+0x1a5c>
  403f8c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403f90:	ldr	x0, [x0, #3872]
  403f94:	ldr	x0, [x0]
  403f98:	str	x0, [sp, #8360]
  403f9c:	b	4040dc <tigetstr@plt+0x1a5c>
  403fa0:	add	x0, sp, #0x2, lsl #12
  403fa4:	strb	wzr, [x0, #182]
  403fa8:	b	4040dc <tigetstr@plt+0x1a5c>
  403fac:	mov	w0, #0x1                   	// #1
  403fb0:	add	x1, sp, #0x2, lsl #12
  403fb4:	strb	w0, [x1, #190]
  403fb8:	b	4040dc <tigetstr@plt+0x1a5c>
  403fbc:	bl	402200 <curses_version@plt>
  403fc0:	bl	402430 <puts@plt>
  403fc4:	mov	w0, #0x0                   	// #0
  403fc8:	bl	402190 <exit@plt>
  403fcc:	mov	w0, #0x1                   	// #1
  403fd0:	add	x1, sp, #0x2, lsl #12
  403fd4:	strb	w0, [x1, #148]
  403fd8:	b	4040dc <tigetstr@plt+0x1a5c>
  403fdc:	mov	w0, #0x1                   	// #1
  403fe0:	add	x1, sp, #0x2, lsl #12
  403fe4:	strb	w0, [x1, #151]
  403fe8:	b	4040dc <tigetstr@plt+0x1a5c>
  403fec:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  403ff0:	ldr	x0, [x0, #3872]
  403ff4:	ldr	x0, [x0]
  403ff8:	bl	40352c <tigetstr@plt+0xeac>
  403ffc:	mov	x1, x0
  404000:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404004:	add	x0, x0, #0x478
  404008:	str	x1, [x0]
  40400c:	b	4040dc <tigetstr@plt+0x1a5c>
  404010:	mov	w0, #0x1                   	// #1
  404014:	add	x1, sp, #0x2, lsl #12
  404018:	strb	w0, [x1, #191]
  40401c:	b	4040dc <tigetstr@plt+0x1a5c>
  404020:	mov	w0, #0x1                   	// #1
  404024:	str	w0, [sp, #8376]
  404028:	b	4040dc <tigetstr@plt+0x1a5c>
  40402c:	mov	w0, #0xffffffff            	// #-1
  404030:	str	w0, [sp, #8376]
  404034:	b	4040dc <tigetstr@plt+0x1a5c>
  404038:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40403c:	ldr	x0, [x0, #3872]
  404040:	ldr	x0, [x0]
  404044:	str	x0, [sp, #8344]
  404048:	b	4040dc <tigetstr@plt+0x1a5c>
  40404c:	mov	w0, #0x1                   	// #1
  404050:	add	x1, sp, #0x2, lsl #12
  404054:	strb	w0, [x1, #149]
  404058:	b	4040dc <tigetstr@plt+0x1a5c>
  40405c:	mov	w0, #0x1                   	// #1
  404060:	add	x1, sp, #0x2, lsl #12
  404064:	strb	w0, [x1, #183]
  404068:	b	4040dc <tigetstr@plt+0x1a5c>
  40406c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404070:	add	x0, x0, #0x472
  404074:	mov	w1, #0x1                   	// #1
  404078:	strb	w1, [x0]
  40407c:	b	4040dc <tigetstr@plt+0x1a5c>
  404080:	str	wzr, [sp, #84]
  404084:	b	4040dc <tigetstr@plt+0x1a5c>
  404088:	str	wzr, [sp, #80]
  40408c:	b	4040dc <tigetstr@plt+0x1a5c>
  404090:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404094:	ldr	x0, [x0, #3904]
  404098:	strb	wzr, [x0]
  40409c:	mov	w0, #0x1                   	// #1
  4040a0:	add	x1, sp, #0x2, lsl #12
  4040a4:	strb	w0, [x1, #150]
  4040a8:	b	4040dc <tigetstr@plt+0x1a5c>
  4040ac:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4040b0:	ldr	x0, [x0, #3904]
  4040b4:	mov	w1, #0x1                   	// #1
  4040b8:	strb	w1, [x0]
  4040bc:	mov	w0, #0x1                   	// #1
  4040c0:	bl	402330 <use_extended_names@plt>
  4040c4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4040c8:	add	x0, x0, #0x488
  4040cc:	mov	w1, #0x1                   	// #1
  4040d0:	strb	w1, [x0]
  4040d4:	b	4040dc <tigetstr@plt+0x1a5c>
  4040d8:	bl	4028f0 <tigetstr@plt+0x270>
  4040dc:	ldr	w0, [sp, #8316]
  4040e0:	str	w0, [sp, #8396]
  4040e4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4040e8:	add	x2, x0, #0x78
  4040ec:	ldr	x1, [sp, #48]
  4040f0:	ldr	w0, [sp, #60]
  4040f4:	bl	402320 <getopt@plt>
  4040f8:	str	w0, [sp, #8316]
  4040fc:	ldr	w0, [sp, #8316]
  404100:	cmn	w0, #0x1
  404104:	b.ne	403d5c <tigetstr@plt+0x16dc>  // b.any
  404108:	ldr	w0, [sp, #84]
  40410c:	cmp	w0, #0x0
  404110:	b.gt	40412c <tigetstr@plt+0x1aac>
  404114:	ldr	w0, [sp, #84]
  404118:	cmp	w0, #0x0
  40411c:	cset	w0, eq  // eq = none
  404120:	and	w0, w0, #0xff
  404124:	mov	w1, w0
  404128:	b	404134 <tigetstr@plt+0x1ab4>
  40412c:	ldr	w0, [sp, #84]
  404130:	mov	w1, w0
  404134:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404138:	add	x0, x0, #0x474
  40413c:	str	w1, [x0]
  404140:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404144:	ldr	x0, [x0, #3944]
  404148:	ldr	w1, [x0]
  40414c:	mov	w0, #0xbfff                	// #49151
  404150:	movk	w0, #0x3, lsl #16
  404154:	and	w1, w1, w0
  404158:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40415c:	ldr	x0, [x0, #3944]
  404160:	str	w1, [x0]
  404164:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404168:	add	x0, x0, #0x474
  40416c:	ldr	w0, [x0]
  404170:	lsl	w1, w0, #13
  404174:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404178:	ldr	x0, [x0, #3944]
  40417c:	ldr	w0, [x0]
  404180:	orr	w1, w1, w0
  404184:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404188:	ldr	x0, [x0, #3944]
  40418c:	str	w1, [x0]
  404190:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404194:	ldr	x0, [x0, #3944]
  404198:	ldr	w0, [x0]
  40419c:	cmp	w0, #0x0
  4041a0:	b.eq	4041d0 <tigetstr@plt+0x1b50>  // b.none
  4041a4:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4041a8:	ldr	x0, [x0, #4048]
  4041ac:	ldr	x1, [x0]
  4041b0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4041b4:	add	x0, x0, #0x490
  4041b8:	str	x1, [x0]
  4041bc:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4041c0:	ldr	x0, [x0, #4048]
  4041c4:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  4041c8:	add	x1, x1, #0x18c
  4041cc:	str	x1, [x0]
  4041d0:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4041d4:	ldr	x0, [x0, #3880]
  4041d8:	ldr	w0, [x0]
  4041dc:	ldr	w1, [sp, #60]
  4041e0:	cmp	w1, w0
  4041e4:	b.le	404280 <tigetstr@plt+0x1c00>
  4041e8:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4041ec:	ldr	x0, [x0, #3880]
  4041f0:	ldr	w0, [x0]
  4041f4:	add	w2, w0, #0x1
  4041f8:	adrp	x1, 427000 <tigetstr@plt+0x24980>
  4041fc:	ldr	x1, [x1, #3880]
  404200:	str	w2, [x1]
  404204:	sxtw	x0, w0
  404208:	lsl	x0, x0, #3
  40420c:	ldr	x1, [sp, #48]
  404210:	add	x0, x1, x0
  404214:	ldr	x0, [x0]
  404218:	str	x0, [sp, #8352]
  40421c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404220:	ldr	x0, [x0, #3880]
  404224:	ldr	w0, [x0]
  404228:	ldr	w1, [sp, #60]
  40422c:	cmp	w1, w0
  404230:	b.le	404408 <tigetstr@plt+0x1d88>
  404234:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404238:	ldr	x0, [x0, #3856]
  40423c:	ldr	x5, [x0]
  404240:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404244:	ldr	x0, [x0, #3968]
  404248:	ldr	x1, [x0]
  40424c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404250:	ldr	x0, [x0, #3968]
  404254:	ldr	x2, [x0]
  404258:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  40425c:	add	x4, x0, #0xe78
  404260:	mov	x3, x2
  404264:	mov	x2, x1
  404268:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  40426c:	add	x1, x0, #0xa0
  404270:	mov	x0, x5
  404274:	bl	402640 <fprintf@plt>
  404278:	mov	w0, #0x1                   	// #1
  40427c:	bl	402190 <exit@plt>
  404280:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404284:	add	x0, x0, #0x471
  404288:	ldrb	w0, [x0]
  40428c:	cmp	w0, #0x0
  404290:	b.eq	4043bc <tigetstr@plt+0x1d3c>  // b.none
  404294:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  404298:	add	x0, x0, #0xc8
  40429c:	str	x0, [sp, #8352]
  4042a0:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4042a4:	add	x0, x0, #0xd8
  4042a8:	bl	402610 <getenv@plt>
  4042ac:	str	x0, [sp, #8304]
  4042b0:	ldr	x0, [sp, #8304]
  4042b4:	cmp	x0, #0x0
  4042b8:	b.eq	404408 <tigetstr@plt+0x1d88>  // b.none
  4042bc:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4042c0:	add	x0, x0, #0xe0
  4042c4:	bl	402610 <getenv@plt>
  4042c8:	bl	40352c <tigetstr@plt+0xeac>
  4042cc:	mov	x1, x0
  4042d0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4042d4:	add	x0, x0, #0x478
  4042d8:	str	x1, [x0]
  4042dc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4042e0:	add	x0, x0, #0x478
  4042e4:	ldr	x0, [x0]
  4042e8:	cmp	x0, #0x0
  4042ec:	b.eq	404408 <tigetstr@plt+0x1d88>  // b.none
  4042f0:	mov	w1, #0x0                   	// #0
  4042f4:	ldr	x0, [sp, #8304]
  4042f8:	bl	402410 <access@plt>
  4042fc:	cmp	w0, #0x0
  404300:	b.ne	404310 <tigetstr@plt+0x1c90>  // b.any
  404304:	ldr	x0, [sp, #8304]
  404308:	str	x0, [sp, #8352]
  40430c:	b	404408 <tigetstr@plt+0x1d88>
  404310:	add	x0, sp, #0x1, lsl #12
  404314:	add	x0, x0, #0x58
  404318:	bl	40314c <tigetstr@plt+0xacc>
  40431c:	mov	x1, x0
  404320:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404324:	add	x0, x0, #0x468
  404328:	str	x1, [x0]
  40432c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404330:	add	x0, x0, #0x468
  404334:	ldr	x0, [x0]
  404338:	cmp	x0, #0x0
  40433c:	b.eq	4043ac <tigetstr@plt+0x1d2c>  // b.none
  404340:	add	x0, sp, #0x1, lsl #12
  404344:	add	x0, x0, #0x58
  404348:	str	x0, [sp, #8352]
  40434c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404350:	add	x0, x0, #0x468
  404354:	ldr	x3, [x0]
  404358:	ldr	x2, [sp, #8304]
  40435c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  404360:	add	x1, x0, #0xe8
  404364:	mov	x0, x3
  404368:	bl	402640 <fprintf@plt>
  40436c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404370:	add	x0, x0, #0x468
  404374:	ldr	x0, [x0]
  404378:	bl	402250 <fclose@plt>
  40437c:	mov	x1, #0x0                   	// #0
  404380:	ldr	x0, [sp, #8352]
  404384:	bl	40332c <tigetstr@plt+0xcac>
  404388:	mov	x1, x0
  40438c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404390:	add	x0, x0, #0x468
  404394:	str	x1, [x0]
  404398:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40439c:	add	x0, x0, #0x480
  4043a0:	ldr	x1, [sp, #8352]
  4043a4:	str	x1, [x0]
  4043a8:	b	404408 <tigetstr@plt+0x1d88>
  4043ac:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4043b0:	add	x0, x0, #0xf0
  4043b4:	bl	4028d4 <tigetstr@plt+0x254>
  4043b8:	b	404408 <tigetstr@plt+0x1d88>
  4043bc:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4043c0:	ldr	x0, [x0, #3856]
  4043c4:	ldr	x5, [x0]
  4043c8:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4043cc:	ldr	x0, [x0, #3968]
  4043d0:	ldr	x1, [x0]
  4043d4:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4043d8:	ldr	x0, [x0, #3968]
  4043dc:	ldr	x2, [x0]
  4043e0:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  4043e4:	add	x4, x0, #0xe78
  4043e8:	mov	x3, x2
  4043ec:	mov	x2, x1
  4043f0:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4043f4:	add	x1, x0, #0xf8
  4043f8:	mov	x0, x5
  4043fc:	bl	402640 <fprintf@plt>
  404400:	mov	w0, #0x1                   	// #1
  404404:	bl	402190 <exit@plt>
  404408:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40440c:	add	x0, x0, #0x468
  404410:	ldr	x0, [x0]
  404414:	cmp	x0, #0x0
  404418:	b.ne	404460 <tigetstr@plt+0x1de0>  // b.any
  40441c:	add	x0, sp, #0x58
  404420:	mov	x1, x0
  404424:	ldr	x0, [sp, #8352]
  404428:	bl	40332c <tigetstr@plt+0xcac>
  40442c:	mov	x1, x0
  404430:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404434:	add	x0, x0, #0x468
  404438:	str	x1, [x0]
  40443c:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  404440:	add	x1, x0, #0xf88
  404444:	ldr	x0, [sp, #8352]
  404448:	bl	402460 <strcmp@plt>
  40444c:	cmp	w0, #0x0
  404450:	b.ne	404460 <tigetstr@plt+0x1de0>  // b.any
  404454:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  404458:	add	x0, x0, #0xf90
  40445c:	str	x0, [sp, #8352]
  404460:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404464:	add	x0, x0, #0x471
  404468:	ldrb	w0, [x0]
  40446c:	cmp	w0, #0x0
  404470:	b.ne	404484 <tigetstr@plt+0x1e04>  // b.any
  404474:	add	x0, sp, #0x2, lsl #12
  404478:	ldrb	w0, [x0, #151]
  40447c:	cmp	w0, #0x0
  404480:	b.eq	404520 <tigetstr@plt+0x1ea0>  // b.none
  404484:	ldr	w0, [sp, #8412]
  404488:	cmp	w0, #0x0
  40448c:	b.eq	404498 <tigetstr@plt+0x1e18>  // b.none
  404490:	ldr	w0, [sp, #8392]
  404494:	b	40449c <tigetstr@plt+0x1e1c>
  404498:	mov	w0, #0x4                   	// #4
  40449c:	ldr	w2, [sp, #80]
  4044a0:	adrp	x1, 428000 <tigetstr@plt+0x25980>
  4044a4:	add	x1, x1, #0x474
  4044a8:	ldr	w3, [x1]
  4044ac:	add	x1, sp, #0x2, lsl #12
  4044b0:	ldrb	w1, [x1, #191]
  4044b4:	cmp	w1, #0x0
  4044b8:	b.ne	4044cc <tigetstr@plt+0x1e4c>  // b.any
  4044bc:	add	x1, sp, #0x2, lsl #12
  4044c0:	ldrb	w1, [x1, #151]
  4044c4:	cmp	w1, #0x0
  4044c8:	b.eq	4044d4 <tigetstr@plt+0x1e54>  // b.none
  4044cc:	mov	w1, #0x1                   	// #1
  4044d0:	b	4044d8 <tigetstr@plt+0x1e58>
  4044d4:	mov	w1, #0x0                   	// #0
  4044d8:	and	w1, w1, #0x1
  4044dc:	and	w4, w1, #0xff
  4044e0:	ldr	w1, [sp, #76]
  4044e4:	str	w1, [sp, #8]
  4044e8:	add	x1, sp, #0x2, lsl #12
  4044ec:	ldrb	w1, [x1, #151]
  4044f0:	strb	w1, [sp]
  4044f4:	mov	w7, w4
  4044f8:	mov	w6, w3
  4044fc:	ldr	w5, [sp, #8384]
  404500:	mov	w4, w2
  404504:	add	x1, sp, #0x2, lsl #12
  404508:	ldrb	w3, [x1, #148]
  40450c:	ldr	w2, [sp, #8388]
  404510:	mov	w1, w0
  404514:	ldr	x0, [sp, #8360]
  404518:	bl	40c310 <tigetstr@plt+0x9c90>
  40451c:	b	404574 <tigetstr@plt+0x1ef4>
  404520:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404524:	add	x0, x0, #0x470
  404528:	ldrb	w0, [x0]
  40452c:	cmp	w0, #0x0
  404530:	b.eq	404574 <tigetstr@plt+0x1ef4>  // b.none
  404534:	ldr	w1, [sp, #80]
  404538:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40453c:	add	x0, x0, #0x474
  404540:	ldr	w0, [x0]
  404544:	str	wzr, [sp, #8]
  404548:	strb	wzr, [sp]
  40454c:	mov	w7, #0x0                   	// #0
  404550:	mov	w6, w0
  404554:	ldr	w5, [sp, #8384]
  404558:	mov	w4, w1
  40455c:	add	x0, sp, #0x2, lsl #12
  404560:	ldrb	w3, [x0, #148]
  404564:	ldr	w2, [sp, #8388]
  404568:	ldr	w1, [sp, #8392]
  40456c:	ldr	x0, [sp, #8360]
  404570:	bl	40c310 <tigetstr@plt+0x9c90>
  404574:	ldr	x0, [sp, #8352]
  404578:	bl	402240 <_nc_set_source@plt>
  40457c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404580:	add	x0, x0, #0x468
  404584:	ldr	x5, [x0]
  404588:	ldr	w0, [sp, #8412]
  40458c:	cmp	w0, #0x0
  404590:	b.eq	4045a4 <tigetstr@plt+0x1f24>  // b.none
  404594:	add	x0, sp, #0x2, lsl #12
  404598:	ldrb	w0, [x0, #190]
  40459c:	cmp	w0, #0x0
  4045a0:	b.eq	4045ac <tigetstr@plt+0x1f2c>  // b.none
  4045a4:	mov	w0, #0x1                   	// #1
  4045a8:	b	4045b0 <tigetstr@plt+0x1f30>
  4045ac:	mov	w0, #0x0                   	// #0
  4045b0:	add	x1, sp, #0x2, lsl #12
  4045b4:	ldrb	w1, [x1, #151]
  4045b8:	cmp	w1, #0x0
  4045bc:	b.ne	4045f4 <tigetstr@plt+0x1f74>  // b.any
  4045c0:	adrp	x1, 428000 <tigetstr@plt+0x25980>
  4045c4:	add	x1, x1, #0x471
  4045c8:	ldrb	w1, [x1]
  4045cc:	cmp	w1, #0x0
  4045d0:	b.ne	4045f4 <tigetstr@plt+0x1f74>  // b.any
  4045d4:	adrp	x1, 428000 <tigetstr@plt+0x25980>
  4045d8:	add	x1, x1, #0x470
  4045dc:	ldrb	w1, [x1]
  4045e0:	cmp	w1, #0x0
  4045e4:	b.ne	4045f4 <tigetstr@plt+0x1f74>  // b.any
  4045e8:	adrp	x1, 402000 <_nc_set_writedir@plt-0x140>
  4045ec:	add	x1, x1, #0xc6c
  4045f0:	b	4045f8 <tigetstr@plt+0x1f78>
  4045f4:	mov	x1, #0x0                   	// #0
  4045f8:	mov	x4, x1
  4045fc:	mov	w3, #0x0                   	// #0
  404600:	mov	w2, w0
  404604:	mov	x1, #0x0                   	// #0
  404608:	mov	x0, x5
  40460c:	bl	402230 <_nc_read_entry_source@plt>
  404610:	add	x0, sp, #0x2, lsl #12
  404614:	ldrb	w0, [x0, #151]
  404618:	cmp	w0, #0x0
  40461c:	b.ne	404668 <tigetstr@plt+0x1fe8>  // b.any
  404620:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404624:	add	x0, x0, #0x471
  404628:	ldrb	w0, [x0]
  40462c:	eor	w0, w0, #0x1
  404630:	and	w0, w0, #0xff
  404634:	cmp	w0, #0x0
  404638:	b.eq	404658 <tigetstr@plt+0x1fd8>  // b.none
  40463c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404640:	add	x0, x0, #0x470
  404644:	ldrb	w0, [x0]
  404648:	eor	w0, w0, #0x1
  40464c:	and	w0, w0, #0xff
  404650:	cmp	w0, #0x0
  404654:	b.ne	404668 <tigetstr@plt+0x1fe8>  // b.any
  404658:	add	x0, sp, #0x2, lsl #12
  40465c:	ldrb	w0, [x0, #183]
  404660:	cmp	w0, #0x0
  404664:	b.eq	4046a0 <tigetstr@plt+0x2020>  // b.none
  404668:	add	x0, sp, #0x2, lsl #12
  40466c:	ldrb	w1, [x0, #190]
  404670:	mov	w0, #0x1                   	// #1
  404674:	bl	4024b0 <_nc_resolve_uses2@plt>
  404678:	cmp	w0, #0x0
  40467c:	b.ne	4046a0 <tigetstr@plt+0x2020>  // b.any
  404680:	add	x0, sp, #0x2, lsl #12
  404684:	ldrb	w0, [x0, #151]
  404688:	eor	w0, w0, #0x1
  40468c:	and	w0, w0, #0xff
  404690:	cmp	w0, #0x0
  404694:	b.eq	4046a0 <tigetstr@plt+0x2020>  // b.none
  404698:	mov	w0, #0x1                   	// #1
  40469c:	bl	402190 <exit@plt>
  4046a0:	add	x0, sp, #0x2, lsl #12
  4046a4:	ldrb	w0, [x0, #151]
  4046a8:	cmp	w0, #0x0
  4046ac:	b.eq	4047dc <tigetstr@plt+0x215c>  // b.none
  4046b0:	add	x0, sp, #0x2, lsl #12
  4046b4:	ldrb	w0, [x0, #182]
  4046b8:	cmp	w0, #0x0
  4046bc:	b.eq	4047dc <tigetstr@plt+0x215c>  // b.none
  4046c0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4046c4:	add	x0, x0, #0x470
  4046c8:	ldrb	w0, [x0]
  4046cc:	cmp	w0, #0x0
  4046d0:	b.ne	4046e8 <tigetstr@plt+0x2068>  // b.any
  4046d4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4046d8:	add	x0, x0, #0x471
  4046dc:	ldrb	w0, [x0]
  4046e0:	cmp	w0, #0x0
  4046e4:	b.eq	4047dc <tigetstr@plt+0x215c>  // b.none
  4046e8:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4046ec:	ldr	x0, [x0, #3864]
  4046f0:	ldr	x0, [x0]
  4046f4:	str	x0, [sp, #8400]
  4046f8:	b	4047d0 <tigetstr@plt+0x2150>
  4046fc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404700:	add	x0, x0, #0x478
  404704:	ldr	x2, [x0]
  404708:	ldr	x0, [sp, #8400]
  40470c:	ldr	x0, [x0]
  404710:	mov	x1, x0
  404714:	mov	x0, x2
  404718:	bl	403860 <tigetstr@plt+0x11e0>
  40471c:	and	w0, w0, #0xff
  404720:	cmp	w0, #0x0
  404724:	b.eq	4047c4 <tigetstr@plt+0x2144>  // b.none
  404728:	ldr	x6, [sp, #8400]
  40472c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404730:	add	x0, x0, #0x471
  404734:	ldrb	w0, [x0]
  404738:	ldr	w5, [sp, #8376]
  40473c:	mov	w4, w0
  404740:	mov	w3, #0x1                   	// #1
  404744:	mov	w2, #0x0                   	// #0
  404748:	mov	x1, #0x0                   	// #0
  40474c:	mov	x0, x6
  404750:	bl	40e284 <tigetstr@plt+0xbc04>
  404754:	str	w0, [sp, #8300]
  404758:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40475c:	add	x0, x0, #0x471
  404760:	ldrb	w0, [x0]
  404764:	cmp	w0, #0x0
  404768:	b.eq	404774 <tigetstr@plt+0x20f4>  // b.none
  40476c:	mov	w0, #0x1000                	// #4096
  404770:	b	404778 <tigetstr@plt+0x20f8>
  404774:	mov	w0, #0x3ff                 	// #1023
  404778:	ldr	w1, [sp, #8300]
  40477c:	cmp	w0, w1
  404780:	b.ge	4047c4 <tigetstr@plt+0x2144>  // b.tcont
  404784:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404788:	ldr	x0, [x0, #3856]
  40478c:	ldr	x19, [x0]
  404790:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404794:	ldr	x0, [x0, #3968]
  404798:	ldr	x20, [x0]
  40479c:	ldr	x0, [sp, #8400]
  4047a0:	ldr	x0, [x0]
  4047a4:	bl	402150 <_nc_first_name@plt>
  4047a8:	ldr	w4, [sp, #8300]
  4047ac:	mov	x3, x0
  4047b0:	mov	x2, x20
  4047b4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4047b8:	add	x1, x0, #0x120
  4047bc:	mov	x0, x19
  4047c0:	bl	402640 <fprintf@plt>
  4047c4:	ldr	x0, [sp, #8400]
  4047c8:	ldr	x0, [x0, #1008]
  4047cc:	str	x0, [sp, #8400]
  4047d0:	ldr	x0, [sp, #8400]
  4047d4:	cmp	x0, #0x0
  4047d8:	b.ne	4046fc <tigetstr@plt+0x207c>  // b.any
  4047dc:	add	x0, sp, #0x2, lsl #12
  4047e0:	ldrb	w0, [x0, #151]
  4047e4:	cmp	w0, #0x0
  4047e8:	b.eq	4048c0 <tigetstr@plt+0x2240>  // b.none
  4047ec:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4047f0:	ldr	x0, [x0, #3984]
  4047f4:	mov	w1, #0xffffffff            	// #-1
  4047f8:	str	w1, [x0]
  4047fc:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404800:	ldr	x0, [x0, #3984]
  404804:	ldr	w1, [x0]
  404808:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40480c:	ldr	x0, [x0, #4016]
  404810:	str	w1, [x0]
  404814:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404818:	ldr	x0, [x0, #3864]
  40481c:	ldr	x0, [x0]
  404820:	str	x0, [sp, #8400]
  404824:	b	4048b0 <tigetstr@plt+0x2230>
  404828:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40482c:	add	x0, x0, #0x478
  404830:	ldr	x2, [x0]
  404834:	ldr	x0, [sp, #8400]
  404838:	ldr	x0, [x0]
  40483c:	mov	x1, x0
  404840:	mov	x0, x2
  404844:	bl	403860 <tigetstr@plt+0x11e0>
  404848:	and	w0, w0, #0xff
  40484c:	cmp	w0, #0x0
  404850:	b.eq	4048a4 <tigetstr@plt+0x2224>  // b.none
  404854:	ldr	x0, [sp, #8400]
  404858:	ldr	x0, [x0]
  40485c:	bl	402150 <_nc_first_name@plt>
  404860:	bl	4023b0 <_nc_set_type@plt>
  404864:	ldr	x0, [sp, #8400]
  404868:	ldr	x0, [x0, #1000]
  40486c:	mov	w1, w0
  404870:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404874:	ldr	x0, [x0, #3984]
  404878:	str	w1, [x0]
  40487c:	ldr	x0, [sp, #8400]
  404880:	bl	4116ac <tigetstr@plt+0xf02c>
  404884:	ldr	x0, [sp, #8400]
  404888:	add	x1, sp, #0x2, lsl #12
  40488c:	ldrb	w1, [x1, #150]
  404890:	add	x2, sp, #0x2, lsl #12
  404894:	ldrb	w2, [x2, #182]
  404898:	mov	x4, #0x0                   	// #0
  40489c:	ldr	w3, [sp, #8376]
  4048a0:	bl	40ff68 <tigetstr@plt+0xd8e8>
  4048a4:	ldr	x0, [sp, #8400]
  4048a8:	ldr	x0, [x0, #1008]
  4048ac:	str	x0, [sp, #8400]
  4048b0:	ldr	x0, [sp, #8400]
  4048b4:	cmp	x0, #0x0
  4048b8:	b.ne	404828 <tigetstr@plt+0x21a8>  // b.any
  4048bc:	b	404cd8 <tigetstr@plt+0x2658>
  4048c0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4048c4:	add	x0, x0, #0x471
  4048c8:	ldrb	w0, [x0]
  4048cc:	eor	w0, w0, #0x1
  4048d0:	and	w0, w0, #0xff
  4048d4:	cmp	w0, #0x0
  4048d8:	b.eq	404964 <tigetstr@plt+0x22e4>  // b.none
  4048dc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4048e0:	add	x0, x0, #0x470
  4048e4:	ldrb	w0, [x0]
  4048e8:	eor	w0, w0, #0x1
  4048ec:	and	w0, w0, #0xff
  4048f0:	cmp	w0, #0x0
  4048f4:	b.eq	404964 <tigetstr@plt+0x22e4>  // b.none
  4048f8:	ldr	x0, [sp, #8344]
  4048fc:	bl	402140 <_nc_set_writedir@plt>
  404900:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404904:	ldr	x0, [x0, #3864]
  404908:	ldr	x0, [x0]
  40490c:	str	x0, [sp, #8400]
  404910:	b	404954 <tigetstr@plt+0x22d4>
  404914:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404918:	add	x0, x0, #0x478
  40491c:	ldr	x2, [x0]
  404920:	ldr	x0, [sp, #8400]
  404924:	ldr	x0, [x0]
  404928:	mov	x1, x0
  40492c:	mov	x0, x2
  404930:	bl	403860 <tigetstr@plt+0x11e0>
  404934:	and	w0, w0, #0xff
  404938:	cmp	w0, #0x0
  40493c:	b.eq	404948 <tigetstr@plt+0x22c8>  // b.none
  404940:	ldr	x0, [sp, #8400]
  404944:	bl	402950 <tigetstr@plt+0x2d0>
  404948:	ldr	x0, [sp, #8400]
  40494c:	ldr	x0, [x0, #1008]
  404950:	str	x0, [sp, #8400]
  404954:	ldr	x0, [sp, #8400]
  404958:	cmp	x0, #0x0
  40495c:	b.ne	404914 <tigetstr@plt+0x2294>  // b.any
  404960:	b	404cd8 <tigetstr@plt+0x2658>
  404964:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404968:	ldr	x0, [x0, #3984]
  40496c:	mov	w1, #0xffffffff            	// #-1
  404970:	str	w1, [x0]
  404974:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404978:	ldr	x0, [x0, #3984]
  40497c:	ldr	w1, [x0]
  404980:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404984:	ldr	x0, [x0, #4016]
  404988:	str	w1, [x0]
  40498c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404990:	ldr	x0, [x0, #3864]
  404994:	ldr	x0, [x0]
  404998:	str	x0, [sp, #8400]
  40499c:	b	404ba4 <tigetstr@plt+0x2524>
  4049a0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4049a4:	add	x0, x0, #0x478
  4049a8:	ldr	x2, [x0]
  4049ac:	ldr	x0, [sp, #8400]
  4049b0:	ldr	x0, [x0]
  4049b4:	mov	x1, x0
  4049b8:	mov	x0, x2
  4049bc:	bl	403860 <tigetstr@plt+0x11e0>
  4049c0:	and	w0, w0, #0xff
  4049c4:	cmp	w0, #0x0
  4049c8:	b.eq	404b98 <tigetstr@plt+0x2518>  // b.none
  4049cc:	ldr	x0, [sp, #8400]
  4049d0:	ldr	x1, [x0, #992]
  4049d4:	ldr	x0, [sp, #8400]
  4049d8:	ldr	x0, [x0, #984]
  4049dc:	sub	x0, x1, x0
  4049e0:	str	x0, [sp, #8328]
  4049e4:	str	wzr, [sp, #8292]
  4049e8:	ldr	x0, [sp, #8400]
  4049ec:	ldr	x0, [x0]
  4049f0:	bl	402150 <_nc_first_name@plt>
  4049f4:	bl	4023b0 <_nc_set_type@plt>
  4049f8:	add	x0, sp, #0x2, lsl #12
  4049fc:	ldrb	w0, [x0, #149]
  404a00:	eor	w0, w0, #0x1
  404a04:	and	w0, w0, #0xff
  404a08:	cmp	w0, #0x0
  404a0c:	b.eq	404aac <tigetstr@plt+0x242c>  // b.none
  404a10:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404a14:	add	x0, x0, #0x468
  404a18:	ldr	x3, [x0]
  404a1c:	ldr	x0, [sp, #8400]
  404a20:	ldr	x0, [x0, #984]
  404a24:	mov	w2, #0x0                   	// #0
  404a28:	mov	x1, x0
  404a2c:	mov	x0, x3
  404a30:	bl	4023d0 <fseek@plt>
  404a34:	b	404a98 <tigetstr@plt+0x2418>
  404a38:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404a3c:	add	x0, x0, #0x468
  404a40:	ldr	x0, [x0]
  404a44:	bl	4022d0 <fgetc@plt>
  404a48:	str	w0, [sp, #8288]
  404a4c:	ldr	w0, [sp, #8288]
  404a50:	cmn	w0, #0x1
  404a54:	b.eq	404aac <tigetstr@plt+0x242c>  // b.none
  404a58:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404a5c:	add	x0, x0, #0x468
  404a60:	ldr	x0, [x0]
  404a64:	bl	402670 <ferror@plt>
  404a68:	cmp	w0, #0x0
  404a6c:	b.ne	404aac <tigetstr@plt+0x242c>  // b.any
  404a70:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404a74:	add	x0, x0, #0x471
  404a78:	ldrb	w0, [x0]
  404a7c:	cmp	w0, #0x0
  404a80:	b.eq	404a90 <tigetstr@plt+0x2410>  // b.none
  404a84:	ldr	w0, [sp, #8288]
  404a88:	bl	402620 <putchar@plt>
  404a8c:	b	404a98 <tigetstr@plt+0x2418>
  404a90:	ldr	w0, [sp, #8288]
  404a94:	bl	402c80 <tigetstr@plt+0x600>
  404a98:	ldr	x0, [sp, #8328]
  404a9c:	sub	x1, x0, #0x1
  404aa0:	str	x1, [sp, #8328]
  404aa4:	cmp	x0, #0x0
  404aa8:	b.gt	404a38 <tigetstr@plt+0x23b8>
  404aac:	ldr	x0, [sp, #8400]
  404ab0:	bl	4116ac <tigetstr@plt+0xf02c>
  404ab4:	ldr	x0, [sp, #8400]
  404ab8:	add	x1, sp, #0x2, lsl #12
  404abc:	ldrb	w1, [x1, #150]
  404ac0:	add	x2, sp, #0x2, lsl #12
  404ac4:	ldrb	w2, [x2, #182]
  404ac8:	mov	x4, #0x0                   	// #0
  404acc:	ldr	w3, [sp, #8376]
  404ad0:	bl	40ff68 <tigetstr@plt+0xd8e8>
  404ad4:	str	xzr, [sp, #8328]
  404ad8:	b	404b3c <tigetstr@plt+0x24bc>
  404adc:	ldr	x2, [sp, #8400]
  404ae0:	ldr	x1, [sp, #8328]
  404ae4:	mov	x0, x1
  404ae8:	lsl	x0, x0, #1
  404aec:	add	x0, x0, x1
  404af0:	lsl	x0, x0, #3
  404af4:	add	x0, x2, x0
  404af8:	ldr	x2, [x0, #80]
  404afc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404b00:	add	x0, x0, #0x470
  404b04:	ldrb	w0, [x0]
  404b08:	cmp	w0, #0x0
  404b0c:	cset	w0, ne  // ne = any
  404b10:	and	w0, w0, #0xff
  404b14:	eor	w0, w0, #0x1
  404b18:	and	w0, w0, #0xff
  404b1c:	and	w0, w0, #0x1
  404b20:	and	w0, w0, #0xff
  404b24:	mov	w1, w0
  404b28:	mov	x0, x2
  404b2c:	bl	4109a8 <tigetstr@plt+0xe328>
  404b30:	ldr	x0, [sp, #8328]
  404b34:	add	x0, x0, #0x1
  404b38:	str	x0, [sp, #8328]
  404b3c:	ldr	x0, [sp, #8400]
  404b40:	ldr	w0, [x0, #72]
  404b44:	mov	w0, w0
  404b48:	ldr	x1, [sp, #8328]
  404b4c:	cmp	x1, x0
  404b50:	b.lt	404adc <tigetstr@plt+0x245c>  // b.tstop
  404b54:	bl	410a44 <tigetstr@plt+0xe3c4>
  404b58:	str	w0, [sp, #8292]
  404b5c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404b60:	add	x0, x0, #0x474
  404b64:	ldr	w0, [x0]
  404b68:	cmp	w0, #0x0
  404b6c:	b.eq	404b98 <tigetstr@plt+0x2518>  // b.none
  404b70:	add	x0, sp, #0x2, lsl #12
  404b74:	ldrb	w0, [x0, #182]
  404b78:	eor	w0, w0, #0x1
  404b7c:	and	w0, w0, #0xff
  404b80:	cmp	w0, #0x0
  404b84:	b.eq	404b98 <tigetstr@plt+0x2518>  // b.none
  404b88:	ldr	w1, [sp, #8292]
  404b8c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  404b90:	add	x0, x0, #0x148
  404b94:	bl	4025f0 <printf@plt>
  404b98:	ldr	x0, [sp, #8400]
  404b9c:	ldr	x0, [x0, #1008]
  404ba0:	str	x0, [sp, #8400]
  404ba4:	ldr	x0, [sp, #8400]
  404ba8:	cmp	x0, #0x0
  404bac:	b.ne	4049a0 <tigetstr@plt+0x2320>  // b.any
  404bb0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404bb4:	add	x0, x0, #0x478
  404bb8:	ldr	x0, [x0]
  404bbc:	cmp	x0, #0x0
  404bc0:	b.ne	404cd8 <tigetstr@plt+0x2658>  // b.any
  404bc4:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404bc8:	ldr	x0, [x0, #3848]
  404bcc:	ldr	x0, [x0]
  404bd0:	cmp	x0, #0x0
  404bd4:	b.eq	404cd8 <tigetstr@plt+0x2658>  // b.none
  404bd8:	add	x0, sp, #0x2, lsl #12
  404bdc:	ldrb	w0, [x0, #149]
  404be0:	eor	w0, w0, #0x1
  404be4:	and	w0, w0, #0xff
  404be8:	cmp	w0, #0x0
  404bec:	b.eq	404cd8 <tigetstr@plt+0x2658>  // b.none
  404bf0:	str	wzr, [sp, #8324]
  404bf4:	add	x0, sp, #0x2, lsl #12
  404bf8:	strb	wzr, [x0, #131]
  404bfc:	add	x0, sp, #0x2, lsl #12
  404c00:	strb	wzr, [x0, #130]
  404c04:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404c08:	add	x0, x0, #0x468
  404c0c:	ldr	x3, [x0]
  404c10:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  404c14:	ldr	x0, [x0, #3848]
  404c18:	ldr	x0, [x0]
  404c1c:	ldr	x0, [x0, #992]
  404c20:	mov	w2, #0x0                   	// #0
  404c24:	mov	x1, x0
  404c28:	mov	x0, x3
  404c2c:	bl	4023d0 <fseek@plt>
  404c30:	b	404cb8 <tigetstr@plt+0x2638>
  404c34:	ldr	w0, [sp, #8324]
  404c38:	cmp	w0, #0xa
  404c3c:	b.ne	404c70 <tigetstr@plt+0x25f0>  // b.any
  404c40:	ldr	w0, [sp, #8296]
  404c44:	cmp	w0, #0x23
  404c48:	b.ne	404c68 <tigetstr@plt+0x25e8>  // b.any
  404c4c:	mov	w0, #0x1                   	// #1
  404c50:	add	x1, sp, #0x2, lsl #12
  404c54:	strb	w0, [x1, #130]
  404c58:	mov	w0, #0x1                   	// #1
  404c5c:	add	x1, sp, #0x2, lsl #12
  404c60:	strb	w0, [x1, #131]
  404c64:	b	404c70 <tigetstr@plt+0x25f0>
  404c68:	add	x0, sp, #0x2, lsl #12
  404c6c:	strb	wzr, [x0, #131]
  404c70:	add	x0, sp, #0x2, lsl #12
  404c74:	ldrb	w0, [x0, #130]
  404c78:	cmp	w0, #0x0
  404c7c:	b.eq	404cb0 <tigetstr@plt+0x2630>  // b.none
  404c80:	add	x0, sp, #0x2, lsl #12
  404c84:	ldrb	w0, [x0, #131]
  404c88:	cmp	w0, #0x0
  404c8c:	b.ne	404ca8 <tigetstr@plt+0x2628>  // b.any
  404c90:	ldr	w0, [sp, #8324]
  404c94:	cmp	w0, #0xa
  404c98:	b.ne	404cb0 <tigetstr@plt+0x2630>  // b.any
  404c9c:	ldr	w0, [sp, #8296]
  404ca0:	cmp	w0, #0xa
  404ca4:	b.ne	404cb0 <tigetstr@plt+0x2630>  // b.any
  404ca8:	ldr	w0, [sp, #8296]
  404cac:	bl	402620 <putchar@plt>
  404cb0:	ldr	w0, [sp, #8296]
  404cb4:	str	w0, [sp, #8324]
  404cb8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404cbc:	add	x0, x0, #0x468
  404cc0:	ldr	x0, [x0]
  404cc4:	bl	4022d0 <fgetc@plt>
  404cc8:	str	w0, [sp, #8296]
  404ccc:	ldr	w0, [sp, #8296]
  404cd0:	cmn	w0, #0x1
  404cd4:	b.ne	404c34 <tigetstr@plt+0x25b4>  // b.any
  404cd8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404cdc:	add	x0, x0, #0x472
  404ce0:	ldrb	w0, [x0]
  404ce4:	cmp	w0, #0x0
  404ce8:	b.eq	404da4 <tigetstr@plt+0x2724>  // b.none
  404cec:	add	x0, sp, #0x2, lsl #12
  404cf0:	ldrb	w0, [x0, #151]
  404cf4:	eor	w0, w0, #0x1
  404cf8:	and	w0, w0, #0xff
  404cfc:	cmp	w0, #0x0
  404d00:	b.eq	404da4 <tigetstr@plt+0x2724>  // b.none
  404d04:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404d08:	add	x0, x0, #0x471
  404d0c:	ldrb	w0, [x0]
  404d10:	eor	w0, w0, #0x1
  404d14:	and	w0, w0, #0xff
  404d18:	cmp	w0, #0x0
  404d1c:	b.eq	404da4 <tigetstr@plt+0x2724>  // b.none
  404d20:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404d24:	add	x0, x0, #0x470
  404d28:	ldrb	w0, [x0]
  404d2c:	eor	w0, w0, #0x1
  404d30:	and	w0, w0, #0xff
  404d34:	cmp	w0, #0x0
  404d38:	b.eq	404da4 <tigetstr@plt+0x2724>  // b.none
  404d3c:	bl	402530 <_nc_tic_written@plt>
  404d40:	str	w0, [sp, #8284]
  404d44:	ldr	w0, [sp, #8284]
  404d48:	cmp	w0, #0x0
  404d4c:	b.eq	404d80 <tigetstr@plt+0x2700>  // b.none
  404d50:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404d54:	add	x0, x0, #0x460
  404d58:	ldr	x19, [x0]
  404d5c:	mov	x0, #0x0                   	// #0
  404d60:	bl	402450 <_nc_tic_dir@plt>
  404d64:	mov	x3, x0
  404d68:	ldr	w2, [sp, #8284]
  404d6c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  404d70:	add	x1, x0, #0x158
  404d74:	mov	x0, x19
  404d78:	bl	402640 <fprintf@plt>
  404d7c:	b	404da4 <tigetstr@plt+0x2724>
  404d80:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  404d84:	add	x0, x0, #0x460
  404d88:	ldr	x0, [x0]
  404d8c:	mov	x3, x0
  404d90:	mov	x2, #0x13                  	// #19
  404d94:	mov	x1, #0x1                   	// #1
  404d98:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  404d9c:	add	x0, x0, #0x178
  404da0:	bl	4024f0 <fwrite@plt>
  404da4:	mov	w0, #0x0                   	// #0
  404da8:	bl	402190 <exit@plt>
  404dac:	sub	sp, sp, #0x250
  404db0:	stp	x29, x30, [sp]
  404db4:	mov	x29, sp
  404db8:	str	x0, [sp, #24]
  404dbc:	str	wzr, [sp, #588]
  404dc0:	str	wzr, [sp, #584]
  404dc4:	str	wzr, [sp, #580]
  404dc8:	ldr	x0, [sp, #24]
  404dcc:	ldr	x0, [x0, #32]
  404dd0:	add	x0, x0, #0x4d8
  404dd4:	ldr	x0, [x0]
  404dd8:	cmp	x0, #0x0
  404ddc:	b.eq	404e34 <tigetstr@plt+0x27b4>  // b.none
  404de0:	ldr	x0, [sp, #24]
  404de4:	ldr	x0, [x0, #32]
  404de8:	add	x0, x0, #0x4d8
  404dec:	ldr	x0, [x0]
  404df0:	cmn	x0, #0x1
  404df4:	b.eq	404e34 <tigetstr@plt+0x27b4>  // b.none
  404df8:	ldr	x0, [sp, #24]
  404dfc:	ldr	x0, [x0, #32]
  404e00:	add	x0, x0, #0xc8
  404e04:	ldr	x0, [x0]
  404e08:	cmp	x0, #0x0
  404e0c:	b.eq	404e28 <tigetstr@plt+0x27a8>  // b.none
  404e10:	ldr	x0, [sp, #24]
  404e14:	ldr	x0, [x0, #32]
  404e18:	add	x0, x0, #0xc8
  404e1c:	ldr	x0, [x0]
  404e20:	cmn	x0, #0x1
  404e24:	b.ne	404e34 <tigetstr@plt+0x27b4>  // b.any
  404e28:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  404e2c:	add	x0, x0, #0x268
  404e30:	bl	4024d0 <_nc_warning@plt>
  404e34:	ldr	x0, [sp, #24]
  404e38:	ldr	x0, [x0, #32]
  404e3c:	add	x0, x0, #0x4d8
  404e40:	ldr	x0, [x0]
  404e44:	cmp	x0, #0x0
  404e48:	b.eq	404ea0 <tigetstr@plt+0x2820>  // b.none
  404e4c:	ldr	x0, [sp, #24]
  404e50:	ldr	x0, [x0, #32]
  404e54:	add	x0, x0, #0x4d8
  404e58:	ldr	x0, [x0]
  404e5c:	cmn	x0, #0x1
  404e60:	b.eq	404ea0 <tigetstr@plt+0x2820>  // b.none
  404e64:	ldr	x0, [sp, #24]
  404e68:	ldr	x0, [x0, #32]
  404e6c:	add	x0, x0, #0x130
  404e70:	ldr	x0, [x0]
  404e74:	cmp	x0, #0x0
  404e78:	b.eq	404e94 <tigetstr@plt+0x2814>  // b.none
  404e7c:	ldr	x0, [sp, #24]
  404e80:	ldr	x0, [x0, #32]
  404e84:	add	x0, x0, #0x130
  404e88:	ldr	x0, [x0]
  404e8c:	cmn	x0, #0x1
  404e90:	b.ne	404ea0 <tigetstr@plt+0x2820>  // b.any
  404e94:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  404e98:	add	x0, x0, #0x290
  404e9c:	bl	4024d0 <_nc_warning@plt>
  404ea0:	ldr	x0, [sp, #24]
  404ea4:	ldr	x0, [x0, #32]
  404ea8:	add	x0, x0, #0x130
  404eac:	ldr	x0, [x0]
  404eb0:	cmp	x0, #0x0
  404eb4:	b.eq	404f0c <tigetstr@plt+0x288c>  // b.none
  404eb8:	ldr	x0, [sp, #24]
  404ebc:	ldr	x0, [x0, #32]
  404ec0:	add	x0, x0, #0x130
  404ec4:	ldr	x0, [x0]
  404ec8:	cmn	x0, #0x1
  404ecc:	b.eq	404f0c <tigetstr@plt+0x288c>  // b.none
  404ed0:	ldr	x0, [sp, #24]
  404ed4:	ldr	x0, [x0, #32]
  404ed8:	add	x0, x0, #0x130
  404edc:	ldr	x0, [x0]
  404ee0:	cmp	x0, #0x0
  404ee4:	b.eq	404f00 <tigetstr@plt+0x2880>  // b.none
  404ee8:	ldr	x0, [sp, #24]
  404eec:	ldr	x0, [x0, #32]
  404ef0:	add	x0, x0, #0x130
  404ef4:	ldr	x0, [x0]
  404ef8:	cmn	x0, #0x1
  404efc:	b.ne	404f0c <tigetstr@plt+0x288c>  // b.any
  404f00:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  404f04:	add	x0, x0, #0x2b8
  404f08:	bl	4024d0 <_nc_warning@plt>
  404f0c:	ldr	x0, [sp, #24]
  404f10:	ldr	x0, [x0, #32]
  404f14:	add	x0, x0, #0x130
  404f18:	ldr	x0, [x0]
  404f1c:	cmp	x0, #0x0
  404f20:	b.eq	404f78 <tigetstr@plt+0x28f8>  // b.none
  404f24:	ldr	x0, [sp, #24]
  404f28:	ldr	x0, [x0, #32]
  404f2c:	add	x0, x0, #0x130
  404f30:	ldr	x0, [x0]
  404f34:	cmn	x0, #0x1
  404f38:	b.eq	404f78 <tigetstr@plt+0x28f8>  // b.none
  404f3c:	ldr	x0, [sp, #24]
  404f40:	ldr	x0, [x0, #32]
  404f44:	add	x0, x0, #0x130
  404f48:	ldr	x0, [x0]
  404f4c:	cmp	x0, #0x0
  404f50:	b.eq	404f6c <tigetstr@plt+0x28ec>  // b.none
  404f54:	ldr	x0, [sp, #24]
  404f58:	ldr	x0, [x0, #32]
  404f5c:	add	x0, x0, #0x130
  404f60:	ldr	x0, [x0]
  404f64:	cmn	x0, #0x1
  404f68:	b.ne	404f78 <tigetstr@plt+0x28f8>  // b.any
  404f6c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  404f70:	add	x0, x0, #0x2b8
  404f74:	bl	4024d0 <_nc_warning@plt>
  404f78:	ldr	x0, [sp, #24]
  404f7c:	ldr	x0, [x0, #32]
  404f80:	add	x0, x0, #0xc8
  404f84:	ldr	x0, [x0]
  404f88:	cmn	x0, #0x1
  404f8c:	b.eq	405008 <tigetstr@plt+0x2988>  // b.none
  404f90:	ldr	x0, [sp, #24]
  404f94:	ldr	x0, [x0, #32]
  404f98:	add	x0, x0, #0xc8
  404f9c:	ldr	x0, [x0]
  404fa0:	cmp	x0, #0x0
  404fa4:	b.eq	405008 <tigetstr@plt+0x2988>  // b.none
  404fa8:	ldr	x0, [sp, #24]
  404fac:	ldr	x0, [x0, #32]
  404fb0:	add	x0, x0, #0xc8
  404fb4:	ldr	x0, [x0]
  404fb8:	mov	x1, x0
  404fbc:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  404fc0:	add	x0, x0, #0x2f0
  404fc4:	bl	402460 <strcmp@plt>
  404fc8:	cmp	w0, #0x0
  404fcc:	b.eq	405000 <tigetstr@plt+0x2980>  // b.none
  404fd0:	ldr	x0, [sp, #24]
  404fd4:	ldr	x0, [x0, #32]
  404fd8:	add	x0, x0, #0xc8
  404fdc:	ldr	x0, [x0]
  404fe0:	mov	x1, x0
  404fe4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  404fe8:	add	x0, x0, #0x2f8
  404fec:	bl	402460 <strcmp@plt>
  404ff0:	cmp	w0, #0x0
  404ff4:	cset	w0, eq  // eq = none
  404ff8:	and	w0, w0, #0xff
  404ffc:	b	405004 <tigetstr@plt+0x2984>
  405000:	mov	w0, #0x2                   	// #2
  405004:	str	w0, [sp, #588]
  405008:	ldr	x0, [sp, #24]
  40500c:	ldr	x0, [x0, #32]
  405010:	add	x0, x0, #0x130
  405014:	ldr	x0, [x0]
  405018:	cmn	x0, #0x1
  40501c:	b.eq	405098 <tigetstr@plt+0x2a18>  // b.none
  405020:	ldr	x0, [sp, #24]
  405024:	ldr	x0, [x0, #32]
  405028:	add	x0, x0, #0x130
  40502c:	ldr	x0, [x0]
  405030:	cmp	x0, #0x0
  405034:	b.eq	405098 <tigetstr@plt+0x2a18>  // b.none
  405038:	ldr	x0, [sp, #24]
  40503c:	ldr	x0, [x0, #32]
  405040:	add	x0, x0, #0x130
  405044:	ldr	x0, [x0]
  405048:	mov	x1, x0
  40504c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405050:	add	x0, x0, #0x300
  405054:	bl	402460 <strcmp@plt>
  405058:	cmp	w0, #0x0
  40505c:	b.eq	405090 <tigetstr@plt+0x2a10>  // b.none
  405060:	ldr	x0, [sp, #24]
  405064:	ldr	x0, [x0, #32]
  405068:	add	x0, x0, #0x130
  40506c:	ldr	x0, [x0]
  405070:	mov	x1, x0
  405074:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405078:	add	x0, x0, #0x308
  40507c:	bl	402460 <strcmp@plt>
  405080:	cmp	w0, #0x0
  405084:	cset	w0, eq  // eq = none
  405088:	and	w0, w0, #0xff
  40508c:	b	405094 <tigetstr@plt+0x2a14>
  405090:	mov	w0, #0x2                   	// #2
  405094:	str	w0, [sp, #584]
  405098:	ldr	x0, [sp, #24]
  40509c:	ldr	x0, [x0, #32]
  4050a0:	add	x0, x0, #0x4d8
  4050a4:	ldr	x0, [x0]
  4050a8:	cmn	x0, #0x1
  4050ac:	b.eq	405100 <tigetstr@plt+0x2a80>  // b.none
  4050b0:	ldr	x0, [sp, #24]
  4050b4:	ldr	x0, [x0, #32]
  4050b8:	add	x0, x0, #0x4d8
  4050bc:	ldr	x0, [x0]
  4050c0:	cmp	x0, #0x0
  4050c4:	b.eq	405100 <tigetstr@plt+0x2a80>  // b.none
  4050c8:	ldr	x0, [sp, #24]
  4050cc:	ldr	x0, [x0, #32]
  4050d0:	add	x0, x0, #0x4d8
  4050d4:	ldr	x0, [x0]
  4050d8:	mov	x1, x0
  4050dc:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4050e0:	add	x0, x0, #0x310
  4050e4:	bl	402460 <strcmp@plt>
  4050e8:	cmp	w0, #0x0
  4050ec:	b.ne	4050f8 <tigetstr@plt+0x2a78>  // b.any
  4050f0:	mov	w0, #0x2                   	// #2
  4050f4:	b	4050fc <tigetstr@plt+0x2a7c>
  4050f8:	mov	w0, #0x0                   	// #0
  4050fc:	str	w0, [sp, #580]
  405100:	ldr	w0, [sp, #584]
  405104:	cmp	w0, #0x0
  405108:	b.eq	405134 <tigetstr@plt+0x2ab4>  // b.none
  40510c:	ldr	w0, [sp, #588]
  405110:	cmp	w0, #0x0
  405114:	b.eq	405134 <tigetstr@plt+0x2ab4>  // b.none
  405118:	ldr	w1, [sp, #584]
  40511c:	ldr	w0, [sp, #588]
  405120:	cmp	w1, w0
  405124:	b.eq	405134 <tigetstr@plt+0x2ab4>  // b.none
  405128:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  40512c:	add	x0, x0, #0x318
  405130:	bl	4024d0 <_nc_warning@plt>
  405134:	ldr	w0, [sp, #584]
  405138:	cmp	w0, #0x2
  40513c:	b.ne	405164 <tigetstr@plt+0x2ae4>  // b.any
  405140:	ldr	w0, [sp, #588]
  405144:	cmp	w0, #0x2
  405148:	b.ne	405164 <tigetstr@plt+0x2ae4>  // b.any
  40514c:	ldr	w0, [sp, #580]
  405150:	cmp	w0, #0x0
  405154:	b.eq	405164 <tigetstr@plt+0x2ae4>  // b.none
  405158:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  40515c:	add	x0, x0, #0x338
  405160:	bl	4024d0 <_nc_warning@plt>
  405164:	ldr	w0, [sp, #584]
  405168:	cmp	w0, #0x1
  40516c:	b.ne	405194 <tigetstr@plt+0x2b14>  // b.any
  405170:	ldr	w0, [sp, #588]
  405174:	cmp	w0, #0x1
  405178:	b.ne	405194 <tigetstr@plt+0x2b14>  // b.any
  40517c:	ldr	w0, [sp, #580]
  405180:	cmp	w0, #0x0
  405184:	b.ne	405194 <tigetstr@plt+0x2b14>  // b.any
  405188:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  40518c:	add	x0, x0, #0x360
  405190:	bl	4024d0 <_nc_warning@plt>
  405194:	ldr	x0, [sp, #24]
  405198:	ldr	x0, [x0, #32]
  40519c:	add	x0, x0, #0x490
  4051a0:	ldr	x0, [x0]
  4051a4:	cmn	x0, #0x1
  4051a8:	b.eq	405318 <tigetstr@plt+0x2c98>  // b.none
  4051ac:	ldr	x0, [sp, #24]
  4051b0:	ldr	x0, [x0, #32]
  4051b4:	add	x0, x0, #0x490
  4051b8:	ldr	x0, [x0]
  4051bc:	cmp	x0, #0x0
  4051c0:	b.eq	405318 <tigetstr@plt+0x2c98>  // b.none
  4051c4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4051c8:	add	x0, x0, #0x388
  4051cc:	str	x0, [sp, #552]
  4051d0:	add	x0, sp, #0x28
  4051d4:	mov	x2, #0x100                 	// #256
  4051d8:	mov	w1, #0x0                   	// #0
  4051dc:	bl	4022f0 <memset@plt>
  4051e0:	ldr	x0, [sp, #24]
  4051e4:	ldr	x0, [x0, #32]
  4051e8:	ldr	x0, [x0, #1168]
  4051ec:	str	x0, [sp, #568]
  4051f0:	b	405244 <tigetstr@plt+0x2bc4>
  4051f4:	ldr	x0, [sp, #568]
  4051f8:	add	x0, x0, #0x1
  4051fc:	ldrb	w0, [x0]
  405200:	cmp	w0, #0x0
  405204:	b.ne	405218 <tigetstr@plt+0x2b98>  // b.any
  405208:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  40520c:	add	x0, x0, #0x398
  405210:	bl	4024d0 <_nc_warning@plt>
  405214:	b	405254 <tigetstr@plt+0x2bd4>
  405218:	ldr	x0, [sp, #568]
  40521c:	ldrb	w0, [x0]
  405220:	mov	w1, w0
  405224:	ldr	x0, [sp, #568]
  405228:	ldrb	w2, [x0, #1]
  40522c:	sxtw	x0, w1
  405230:	add	x1, sp, #0x28
  405234:	strb	w2, [x1, x0]
  405238:	ldr	x0, [sp, #568]
  40523c:	add	x0, x0, #0x2
  405240:	str	x0, [sp, #568]
  405244:	ldr	x0, [sp, #568]
  405248:	ldrb	w0, [x0]
  40524c:	cmp	w0, #0x0
  405250:	b.ne	4051f4 <tigetstr@plt+0x2b74>  // b.any
  405254:	ldrb	w0, [sp, #113]
  405258:	cmp	w0, #0x0
  40525c:	b.eq	405278 <tigetstr@plt+0x2bf8>  // b.none
  405260:	ldrb	w0, [sp, #145]
  405264:	cmp	w0, #0x0
  405268:	b.ne	405278 <tigetstr@plt+0x2bf8>  // b.any
  40526c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405270:	add	x0, x0, #0x3c0
  405274:	bl	4024d0 <_nc_warning@plt>
  405278:	ldr	x0, [sp, #552]
  40527c:	str	x0, [sp, #568]
  405280:	add	x0, sp, #0x128
  405284:	str	x0, [sp, #560]
  405288:	b	4052cc <tigetstr@plt+0x2c4c>
  40528c:	ldr	x0, [sp, #568]
  405290:	ldrb	w0, [x0]
  405294:	sxtw	x0, w0
  405298:	add	x1, sp, #0x28
  40529c:	ldrb	w0, [x1, x0]
  4052a0:	cmp	w0, #0x0
  4052a4:	b.ne	4052c0 <tigetstr@plt+0x2c40>  // b.any
  4052a8:	ldr	x0, [sp, #560]
  4052ac:	add	x1, x0, #0x1
  4052b0:	str	x1, [sp, #560]
  4052b4:	ldr	x1, [sp, #568]
  4052b8:	ldrb	w1, [x1]
  4052bc:	strb	w1, [x0]
  4052c0:	ldr	x0, [sp, #568]
  4052c4:	add	x0, x0, #0x1
  4052c8:	str	x0, [sp, #568]
  4052cc:	ldr	x0, [sp, #568]
  4052d0:	ldrb	w0, [x0]
  4052d4:	cmp	w0, #0x0
  4052d8:	b.ne	40528c <tigetstr@plt+0x2c0c>  // b.any
  4052dc:	ldr	x0, [sp, #560]
  4052e0:	strb	wzr, [x0]
  4052e4:	ldrb	w0, [sp, #296]
  4052e8:	cmp	w0, #0x0
  4052ec:	b.eq	405318 <tigetstr@plt+0x2c98>  // b.none
  4052f0:	add	x0, sp, #0x128
  4052f4:	ldr	x1, [sp, #552]
  4052f8:	bl	402460 <strcmp@plt>
  4052fc:	cmp	w0, #0x0
  405300:	b.eq	405318 <tigetstr@plt+0x2c98>  // b.none
  405304:	add	x0, sp, #0x128
  405308:	mov	x1, x0
  40530c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405310:	add	x0, x0, #0x3f0
  405314:	bl	4024d0 <_nc_warning@plt>
  405318:	nop
  40531c:	ldp	x29, x30, [sp]
  405320:	add	sp, sp, #0x250
  405324:	ret
  405328:	stp	x29, x30, [sp, #-80]!
  40532c:	mov	x29, sp
  405330:	str	x0, [sp, #40]
  405334:	str	x1, [sp, #32]
  405338:	str	w2, [sp, #28]
  40533c:	strb	wzr, [sp, #79]
  405340:	ldr	w0, [sp, #28]
  405344:	cmp	w0, #0x10
  405348:	b.le	405354 <tigetstr@plt+0x2cd4>
  40534c:	mov	w0, #0x10                  	// #16
  405350:	str	w0, [sp, #28]
  405354:	ldr	w0, [sp, #28]
  405358:	cmp	w0, #0x7
  40535c:	b.le	405408 <tigetstr@plt+0x2d88>
  405360:	str	wzr, [sp, #68]
  405364:	ldr	w0, [sp, #68]
  405368:	str	w0, [sp, #72]
  40536c:	b	4053e4 <tigetstr@plt+0x2d64>
  405370:	ldrsw	x0, [sp, #72]
  405374:	mov	x1, x0
  405378:	ldr	x0, [sp, #40]
  40537c:	bl	402290 <tparm@plt>
  405380:	bl	402360 <strdup@plt>
  405384:	str	x0, [sp, #56]
  405388:	ldrsw	x0, [sp, #72]
  40538c:	mov	x1, x0
  405390:	ldr	x0, [sp, #32]
  405394:	bl	402290 <tparm@plt>
  405398:	bl	402360 <strdup@plt>
  40539c:	str	x0, [sp, #48]
  4053a0:	ldr	x1, [sp, #48]
  4053a4:	ldr	x0, [sp, #56]
  4053a8:	bl	402460 <strcmp@plt>
  4053ac:	cmp	w0, #0x0
  4053b0:	cset	w0, eq  // eq = none
  4053b4:	and	w0, w0, #0xff
  4053b8:	mov	w1, w0
  4053bc:	ldr	w0, [sp, #68]
  4053c0:	add	w0, w0, w1
  4053c4:	str	w0, [sp, #68]
  4053c8:	ldr	x0, [sp, #56]
  4053cc:	bl	4024a0 <free@plt>
  4053d0:	ldr	x0, [sp, #48]
  4053d4:	bl	4024a0 <free@plt>
  4053d8:	ldr	w0, [sp, #72]
  4053dc:	add	w0, w0, #0x1
  4053e0:	str	w0, [sp, #72]
  4053e4:	ldr	w1, [sp, #72]
  4053e8:	ldr	w0, [sp, #28]
  4053ec:	cmp	w1, w0
  4053f0:	b.lt	405370 <tigetstr@plt+0x2cf0>  // b.tstop
  4053f4:	ldr	w1, [sp, #68]
  4053f8:	ldr	w0, [sp, #28]
  4053fc:	cmp	w1, w0
  405400:	cset	w0, eq  // eq = none
  405404:	strb	w0, [sp, #79]
  405408:	ldrb	w0, [sp, #79]
  40540c:	ldp	x29, x30, [sp], #80
  405410:	ret
  405414:	stp	x29, x30, [sp, #-64]!
  405418:	mov	x29, sp
  40541c:	str	x0, [sp, #24]
  405420:	ldr	x0, [sp, #24]
  405424:	ldr	x0, [x0, #24]
  405428:	add	x0, x0, #0x34
  40542c:	ldr	w0, [x0]
  405430:	cmp	w0, #0x0
  405434:	cset	w0, gt
  405438:	and	w1, w0, #0xff
  40543c:	ldr	x0, [sp, #24]
  405440:	ldr	x0, [x0, #24]
  405444:	add	x0, x0, #0x38
  405448:	ldr	w0, [x0]
  40544c:	cmp	w0, #0x0
  405450:	cset	w0, gt
  405454:	and	w0, w0, #0xff
  405458:	eor	w0, w1, w0
  40545c:	and	w0, w0, #0xff
  405460:	cmp	w0, #0x0
  405464:	b.ne	4054a8 <tigetstr@plt+0x2e28>  // b.any
  405468:	ldr	x0, [sp, #24]
  40546c:	ldr	x0, [x0, #24]
  405470:	add	x0, x0, #0x34
  405474:	ldr	w1, [x0]
  405478:	ldr	x0, [sp, #24]
  40547c:	ldr	x0, [x0, #24]
  405480:	add	x0, x0, #0x38
  405484:	ldr	w0, [x0]
  405488:	cmp	w1, w0
  40548c:	b.le	4054d8 <tigetstr@plt+0x2e58>
  405490:	ldr	x0, [sp, #24]
  405494:	ldr	x0, [x0, #32]
  405498:	add	x0, x0, #0x960
  40549c:	ldr	x0, [x0]
  4054a0:	cmp	x0, #0x0
  4054a4:	b.ne	4054d8 <tigetstr@plt+0x2e58>  // b.any
  4054a8:	ldr	x0, [sp, #24]
  4054ac:	ldr	x0, [x0, #24]
  4054b0:	add	x0, x0, #0x34
  4054b4:	ldr	w1, [x0]
  4054b8:	ldr	x0, [sp, #24]
  4054bc:	ldr	x0, [x0, #24]
  4054c0:	add	x0, x0, #0x38
  4054c4:	ldr	w0, [x0]
  4054c8:	mov	w2, w0
  4054cc:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4054d0:	add	x0, x0, #0x420
  4054d4:	bl	4024d0 <_nc_warning@plt>
  4054d8:	ldr	x0, [sp, #24]
  4054dc:	ldr	x0, [x0, #32]
  4054e0:	add	x0, x0, #0x978
  4054e4:	ldr	x0, [x0]
  4054e8:	cmp	x0, #0x0
  4054ec:	b.eq	405544 <tigetstr@plt+0x2ec4>  // b.none
  4054f0:	ldr	x0, [sp, #24]
  4054f4:	ldr	x0, [x0, #32]
  4054f8:	add	x0, x0, #0x978
  4054fc:	ldr	x0, [x0]
  405500:	cmn	x0, #0x1
  405504:	b.eq	405544 <tigetstr@plt+0x2ec4>  // b.none
  405508:	ldr	x0, [sp, #24]
  40550c:	ldr	x0, [x0, #32]
  405510:	add	x0, x0, #0x970
  405514:	ldr	x0, [x0]
  405518:	cmp	x0, #0x0
  40551c:	b.eq	405538 <tigetstr@plt+0x2eb8>  // b.none
  405520:	ldr	x0, [sp, #24]
  405524:	ldr	x0, [x0, #32]
  405528:	add	x0, x0, #0x970
  40552c:	ldr	x0, [x0]
  405530:	cmn	x0, #0x1
  405534:	b.ne	405544 <tigetstr@plt+0x2ec4>  // b.any
  405538:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  40553c:	add	x0, x0, #0x460
  405540:	bl	4024d0 <_nc_warning@plt>
  405544:	ldr	x0, [sp, #24]
  405548:	ldr	x0, [x0, #32]
  40554c:	add	x0, x0, #0x970
  405550:	ldr	x0, [x0]
  405554:	cmp	x0, #0x0
  405558:	b.eq	4055b0 <tigetstr@plt+0x2f30>  // b.none
  40555c:	ldr	x0, [sp, #24]
  405560:	ldr	x0, [x0, #32]
  405564:	add	x0, x0, #0x970
  405568:	ldr	x0, [x0]
  40556c:	cmn	x0, #0x1
  405570:	b.eq	4055b0 <tigetstr@plt+0x2f30>  // b.none
  405574:	ldr	x0, [sp, #24]
  405578:	ldr	x0, [x0, #32]
  40557c:	add	x0, x0, #0x978
  405580:	ldr	x0, [x0]
  405584:	cmp	x0, #0x0
  405588:	b.eq	4055a4 <tigetstr@plt+0x2f24>  // b.none
  40558c:	ldr	x0, [sp, #24]
  405590:	ldr	x0, [x0, #32]
  405594:	add	x0, x0, #0x978
  405598:	ldr	x0, [x0]
  40559c:	cmn	x0, #0x1
  4055a0:	b.ne	4055b0 <tigetstr@plt+0x2f30>  // b.any
  4055a4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4055a8:	add	x0, x0, #0x488
  4055ac:	bl	4024d0 <_nc_warning@plt>
  4055b0:	ldr	x0, [sp, #24]
  4055b4:	ldr	x0, [x0, #32]
  4055b8:	add	x0, x0, #0xb40
  4055bc:	ldr	x0, [x0]
  4055c0:	cmp	x0, #0x0
  4055c4:	b.eq	40561c <tigetstr@plt+0x2f9c>  // b.none
  4055c8:	ldr	x0, [sp, #24]
  4055cc:	ldr	x0, [x0, #32]
  4055d0:	add	x0, x0, #0xb40
  4055d4:	ldr	x0, [x0]
  4055d8:	cmn	x0, #0x1
  4055dc:	b.eq	40561c <tigetstr@plt+0x2f9c>  // b.none
  4055e0:	ldr	x0, [sp, #24]
  4055e4:	ldr	x0, [x0, #32]
  4055e8:	add	x0, x0, #0xb38
  4055ec:	ldr	x0, [x0]
  4055f0:	cmp	x0, #0x0
  4055f4:	b.eq	405610 <tigetstr@plt+0x2f90>  // b.none
  4055f8:	ldr	x0, [sp, #24]
  4055fc:	ldr	x0, [x0, #32]
  405600:	add	x0, x0, #0xb38
  405604:	ldr	x0, [x0]
  405608:	cmn	x0, #0x1
  40560c:	b.ne	40561c <tigetstr@plt+0x2f9c>  // b.any
  405610:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405614:	add	x0, x0, #0x4b0
  405618:	bl	4024d0 <_nc_warning@plt>
  40561c:	ldr	x0, [sp, #24]
  405620:	ldr	x0, [x0, #32]
  405624:	add	x0, x0, #0xb38
  405628:	ldr	x0, [x0]
  40562c:	cmp	x0, #0x0
  405630:	b.eq	405688 <tigetstr@plt+0x3008>  // b.none
  405634:	ldr	x0, [sp, #24]
  405638:	ldr	x0, [x0, #32]
  40563c:	add	x0, x0, #0xb38
  405640:	ldr	x0, [x0]
  405644:	cmn	x0, #0x1
  405648:	b.eq	405688 <tigetstr@plt+0x3008>  // b.none
  40564c:	ldr	x0, [sp, #24]
  405650:	ldr	x0, [x0, #32]
  405654:	add	x0, x0, #0xb40
  405658:	ldr	x0, [x0]
  40565c:	cmp	x0, #0x0
  405660:	b.eq	40567c <tigetstr@plt+0x2ffc>  // b.none
  405664:	ldr	x0, [sp, #24]
  405668:	ldr	x0, [x0, #32]
  40566c:	add	x0, x0, #0xb40
  405670:	ldr	x0, [x0]
  405674:	cmn	x0, #0x1
  405678:	b.ne	405688 <tigetstr@plt+0x3008>  // b.any
  40567c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405680:	add	x0, x0, #0x4e0
  405684:	bl	4024d0 <_nc_warning@plt>
  405688:	ldr	x0, [sp, #24]
  40568c:	ldr	x0, [x0, #32]
  405690:	add	x0, x0, #0x960
  405694:	ldr	x0, [x0]
  405698:	cmp	x0, #0x0
  40569c:	b.eq	4056f4 <tigetstr@plt+0x3074>  // b.none
  4056a0:	ldr	x0, [sp, #24]
  4056a4:	ldr	x0, [x0, #32]
  4056a8:	add	x0, x0, #0x960
  4056ac:	ldr	x0, [x0]
  4056b0:	cmn	x0, #0x1
  4056b4:	b.eq	4056f4 <tigetstr@plt+0x3074>  // b.none
  4056b8:	ldr	x0, [sp, #24]
  4056bc:	ldr	x0, [x0, #32]
  4056c0:	add	x0, x0, #0x968
  4056c4:	ldr	x0, [x0]
  4056c8:	cmp	x0, #0x0
  4056cc:	b.eq	4056e8 <tigetstr@plt+0x3068>  // b.none
  4056d0:	ldr	x0, [sp, #24]
  4056d4:	ldr	x0, [x0, #32]
  4056d8:	add	x0, x0, #0x968
  4056dc:	ldr	x0, [x0]
  4056e0:	cmn	x0, #0x1
  4056e4:	b.ne	4056f4 <tigetstr@plt+0x3074>  // b.any
  4056e8:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4056ec:	add	x0, x0, #0x510
  4056f0:	bl	4024d0 <_nc_warning@plt>
  4056f4:	ldr	x0, [sp, #24]
  4056f8:	ldr	x0, [x0, #32]
  4056fc:	add	x0, x0, #0x968
  405700:	ldr	x0, [x0]
  405704:	cmp	x0, #0x0
  405708:	b.eq	405760 <tigetstr@plt+0x30e0>  // b.none
  40570c:	ldr	x0, [sp, #24]
  405710:	ldr	x0, [x0, #32]
  405714:	add	x0, x0, #0x968
  405718:	ldr	x0, [x0]
  40571c:	cmn	x0, #0x1
  405720:	b.eq	405760 <tigetstr@plt+0x30e0>  // b.none
  405724:	ldr	x0, [sp, #24]
  405728:	ldr	x0, [x0, #32]
  40572c:	add	x0, x0, #0x960
  405730:	ldr	x0, [x0]
  405734:	cmp	x0, #0x0
  405738:	b.eq	405754 <tigetstr@plt+0x30d4>  // b.none
  40573c:	ldr	x0, [sp, #24]
  405740:	ldr	x0, [x0, #32]
  405744:	add	x0, x0, #0x960
  405748:	ldr	x0, [x0]
  40574c:	cmn	x0, #0x1
  405750:	b.ne	405760 <tigetstr@plt+0x30e0>  // b.any
  405754:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405758:	add	x0, x0, #0x538
  40575c:	bl	4024d0 <_nc_warning@plt>
  405760:	ldr	x0, [sp, #24]
  405764:	ldr	x0, [x0, #32]
  405768:	add	x0, x0, #0x970
  40576c:	ldr	x0, [x0]
  405770:	cmn	x0, #0x1
  405774:	b.eq	405858 <tigetstr@plt+0x31d8>  // b.none
  405778:	ldr	x0, [sp, #24]
  40577c:	ldr	x0, [x0, #32]
  405780:	add	x0, x0, #0x970
  405784:	ldr	x0, [x0]
  405788:	cmp	x0, #0x0
  40578c:	b.eq	405858 <tigetstr@plt+0x31d8>  // b.none
  405790:	ldr	x0, [sp, #24]
  405794:	ldr	x0, [x0, #32]
  405798:	add	x0, x0, #0xb38
  40579c:	ldr	x0, [x0]
  4057a0:	cmn	x0, #0x1
  4057a4:	b.eq	405858 <tigetstr@plt+0x31d8>  // b.none
  4057a8:	ldr	x0, [sp, #24]
  4057ac:	ldr	x0, [x0, #32]
  4057b0:	add	x0, x0, #0xb38
  4057b4:	ldr	x0, [x0]
  4057b8:	cmp	x0, #0x0
  4057bc:	b.eq	405858 <tigetstr@plt+0x31d8>  // b.none
  4057c0:	ldr	x0, [sp, #24]
  4057c4:	ldr	x0, [x0, #32]
  4057c8:	add	x0, x0, #0x970
  4057cc:	ldr	x2, [x0]
  4057d0:	ldr	x0, [sp, #24]
  4057d4:	ldr	x0, [x0, #32]
  4057d8:	add	x0, x0, #0xb38
  4057dc:	ldr	x0, [x0]
  4057e0:	mov	x1, x0
  4057e4:	mov	x0, x2
  4057e8:	bl	402540 <_nc_capcmp@plt>
  4057ec:	cmp	w0, #0x0
  4057f0:	b.ne	405804 <tigetstr@plt+0x3184>  // b.any
  4057f4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4057f8:	add	x0, x0, #0x560
  4057fc:	bl	4024d0 <_nc_warning@plt>
  405800:	b	405858 <tigetstr@plt+0x31d8>
  405804:	ldr	x0, [sp, #24]
  405808:	ldr	x0, [x0, #32]
  40580c:	add	x0, x0, #0x970
  405810:	ldr	x3, [x0]
  405814:	ldr	x0, [sp, #24]
  405818:	ldr	x0, [x0, #32]
  40581c:	add	x0, x0, #0xb38
  405820:	ldr	x1, [x0]
  405824:	ldr	x0, [sp, #24]
  405828:	ldr	x0, [x0, #24]
  40582c:	add	x0, x0, #0x34
  405830:	ldr	w0, [x0]
  405834:	mov	w2, w0
  405838:	mov	x0, x3
  40583c:	bl	405328 <tigetstr@plt+0x2ca8>
  405840:	and	w0, w0, #0xff
  405844:	cmp	w0, #0x0
  405848:	b.eq	405858 <tigetstr@plt+0x31d8>  // b.none
  40584c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405850:	add	x0, x0, #0x588
  405854:	bl	4024d0 <_nc_warning@plt>
  405858:	ldr	x0, [sp, #24]
  40585c:	ldr	x0, [x0, #32]
  405860:	add	x0, x0, #0x978
  405864:	ldr	x0, [x0]
  405868:	cmn	x0, #0x1
  40586c:	b.eq	405950 <tigetstr@plt+0x32d0>  // b.none
  405870:	ldr	x0, [sp, #24]
  405874:	ldr	x0, [x0, #32]
  405878:	add	x0, x0, #0x978
  40587c:	ldr	x0, [x0]
  405880:	cmp	x0, #0x0
  405884:	b.eq	405950 <tigetstr@plt+0x32d0>  // b.none
  405888:	ldr	x0, [sp, #24]
  40588c:	ldr	x0, [x0, #32]
  405890:	add	x0, x0, #0xb40
  405894:	ldr	x0, [x0]
  405898:	cmn	x0, #0x1
  40589c:	b.eq	405950 <tigetstr@plt+0x32d0>  // b.none
  4058a0:	ldr	x0, [sp, #24]
  4058a4:	ldr	x0, [x0, #32]
  4058a8:	add	x0, x0, #0xb40
  4058ac:	ldr	x0, [x0]
  4058b0:	cmp	x0, #0x0
  4058b4:	b.eq	405950 <tigetstr@plt+0x32d0>  // b.none
  4058b8:	ldr	x0, [sp, #24]
  4058bc:	ldr	x0, [x0, #32]
  4058c0:	add	x0, x0, #0x978
  4058c4:	ldr	x2, [x0]
  4058c8:	ldr	x0, [sp, #24]
  4058cc:	ldr	x0, [x0, #32]
  4058d0:	add	x0, x0, #0xb40
  4058d4:	ldr	x0, [x0]
  4058d8:	mov	x1, x0
  4058dc:	mov	x0, x2
  4058e0:	bl	402540 <_nc_capcmp@plt>
  4058e4:	cmp	w0, #0x0
  4058e8:	b.ne	4058fc <tigetstr@plt+0x327c>  // b.any
  4058ec:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4058f0:	add	x0, x0, #0x5a8
  4058f4:	bl	4024d0 <_nc_warning@plt>
  4058f8:	b	405950 <tigetstr@plt+0x32d0>
  4058fc:	ldr	x0, [sp, #24]
  405900:	ldr	x0, [x0, #32]
  405904:	add	x0, x0, #0x978
  405908:	ldr	x3, [x0]
  40590c:	ldr	x0, [sp, #24]
  405910:	ldr	x0, [x0, #32]
  405914:	add	x0, x0, #0xb40
  405918:	ldr	x1, [x0]
  40591c:	ldr	x0, [sp, #24]
  405920:	ldr	x0, [x0, #24]
  405924:	add	x0, x0, #0x34
  405928:	ldr	w0, [x0]
  40592c:	mov	w2, w0
  405930:	mov	x0, x3
  405934:	bl	405328 <tigetstr@plt+0x2ca8>
  405938:	and	w0, w0, #0xff
  40593c:	cmp	w0, #0x0
  405940:	b.eq	405950 <tigetstr@plt+0x32d0>  // b.none
  405944:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405948:	add	x0, x0, #0x5d0
  40594c:	bl	4024d0 <_nc_warning@plt>
  405950:	ldr	x0, [sp, #24]
  405954:	ldr	x0, [x0, #24]
  405958:	add	x0, x0, #0x34
  40595c:	ldr	w0, [x0]
  405960:	cmp	w0, #0x0
  405964:	b.lt	405ac4 <tigetstr@plt+0x3444>  // b.tstop
  405968:	ldr	x0, [sp, #24]
  40596c:	ldr	x0, [x0, #24]
  405970:	add	x0, x0, #0x38
  405974:	ldr	w0, [x0]
  405978:	cmp	w0, #0x0
  40597c:	b.lt	405ac4 <tigetstr@plt+0x3444>  // b.tstop
  405980:	ldr	x0, [sp, #24]
  405984:	ldr	x0, [x0, #32]
  405988:	add	x0, x0, #0x970
  40598c:	ldr	x0, [x0]
  405990:	cmn	x0, #0x1
  405994:	b.eq	4059e0 <tigetstr@plt+0x3360>  // b.none
  405998:	ldr	x0, [sp, #24]
  40599c:	ldr	x0, [x0, #32]
  4059a0:	add	x0, x0, #0x970
  4059a4:	ldr	x0, [x0]
  4059a8:	cmp	x0, #0x0
  4059ac:	b.eq	4059e0 <tigetstr@plt+0x3360>  // b.none
  4059b0:	ldr	x0, [sp, #24]
  4059b4:	ldr	x0, [x0, #32]
  4059b8:	add	x0, x0, #0x978
  4059bc:	ldr	x0, [x0]
  4059c0:	cmn	x0, #0x1
  4059c4:	b.eq	4059e0 <tigetstr@plt+0x3360>  // b.none
  4059c8:	ldr	x0, [sp, #24]
  4059cc:	ldr	x0, [x0, #32]
  4059d0:	add	x0, x0, #0x978
  4059d4:	ldr	x0, [x0]
  4059d8:	cmp	x0, #0x0
  4059dc:	b.ne	405a58 <tigetstr@plt+0x33d8>  // b.any
  4059e0:	ldr	x0, [sp, #24]
  4059e4:	ldr	x0, [x0, #32]
  4059e8:	add	x0, x0, #0xb38
  4059ec:	ldr	x0, [x0]
  4059f0:	cmn	x0, #0x1
  4059f4:	b.eq	405a40 <tigetstr@plt+0x33c0>  // b.none
  4059f8:	ldr	x0, [sp, #24]
  4059fc:	ldr	x0, [x0, #32]
  405a00:	add	x0, x0, #0xb38
  405a04:	ldr	x0, [x0]
  405a08:	cmp	x0, #0x0
  405a0c:	b.eq	405a40 <tigetstr@plt+0x33c0>  // b.none
  405a10:	ldr	x0, [sp, #24]
  405a14:	ldr	x0, [x0, #32]
  405a18:	add	x0, x0, #0xb40
  405a1c:	ldr	x0, [x0]
  405a20:	cmn	x0, #0x1
  405a24:	b.eq	405a40 <tigetstr@plt+0x33c0>  // b.none
  405a28:	ldr	x0, [sp, #24]
  405a2c:	ldr	x0, [x0, #32]
  405a30:	add	x0, x0, #0xb40
  405a34:	ldr	x0, [x0]
  405a38:	cmp	x0, #0x0
  405a3c:	b.ne	405a58 <tigetstr@plt+0x33d8>  // b.any
  405a40:	ldr	x0, [sp, #24]
  405a44:	ldr	x0, [x0, #32]
  405a48:	add	x0, x0, #0x968
  405a4c:	ldr	x0, [x0]
  405a50:	cmp	x0, #0x0
  405a54:	b.eq	405ac4 <tigetstr@plt+0x3444>  // b.none
  405a58:	ldr	x0, [sp, #24]
  405a5c:	ldr	x0, [x0, #32]
  405a60:	add	x0, x0, #0x948
  405a64:	ldr	x0, [x0]
  405a68:	cmn	x0, #0x1
  405a6c:	b.eq	405a88 <tigetstr@plt+0x3408>  // b.none
  405a70:	ldr	x0, [sp, #24]
  405a74:	ldr	x0, [x0, #32]
  405a78:	add	x0, x0, #0x948
  405a7c:	ldr	x0, [x0]
  405a80:	cmp	x0, #0x0
  405a84:	b.ne	405ac4 <tigetstr@plt+0x3444>  // b.any
  405a88:	ldr	x0, [sp, #24]
  405a8c:	ldr	x0, [x0, #32]
  405a90:	add	x0, x0, #0x950
  405a94:	ldr	x0, [x0]
  405a98:	cmn	x0, #0x1
  405a9c:	b.eq	405ab8 <tigetstr@plt+0x3438>  // b.none
  405aa0:	ldr	x0, [sp, #24]
  405aa4:	ldr	x0, [x0, #32]
  405aa8:	add	x0, x0, #0x950
  405aac:	ldr	x0, [x0]
  405ab0:	cmp	x0, #0x0
  405ab4:	b.ne	405ac4 <tigetstr@plt+0x3444>  // b.any
  405ab8:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405abc:	add	x0, x0, #0x5f0
  405ac0:	bl	4024d0 <_nc_warning@plt>
  405ac4:	ldr	x0, [sp, #24]
  405ac8:	ldr	x0, [x0, #16]
  405acc:	add	x0, x0, #0x1b
  405ad0:	ldrb	w0, [x0]
  405ad4:	cmp	w0, #0x0
  405ad8:	b.eq	405b4c <tigetstr@plt+0x34cc>  // b.none
  405adc:	ldr	x0, [sp, #24]
  405ae0:	ldr	x0, [x0, #32]
  405ae4:	add	x0, x0, #0x960
  405ae8:	ldr	x0, [x0]
  405aec:	cmn	x0, #0x1
  405af0:	b.eq	405b0c <tigetstr@plt+0x348c>  // b.none
  405af4:	ldr	x0, [sp, #24]
  405af8:	ldr	x0, [x0, #32]
  405afc:	add	x0, x0, #0x960
  405b00:	ldr	x0, [x0]
  405b04:	cmp	x0, #0x0
  405b08:	b.ne	405bb8 <tigetstr@plt+0x3538>  // b.any
  405b0c:	ldr	x0, [sp, #24]
  405b10:	ldr	x0, [x0, #32]
  405b14:	add	x0, x0, #0x958
  405b18:	ldr	x0, [x0]
  405b1c:	cmn	x0, #0x1
  405b20:	b.eq	405b3c <tigetstr@plt+0x34bc>  // b.none
  405b24:	ldr	x0, [sp, #24]
  405b28:	ldr	x0, [x0, #32]
  405b2c:	add	x0, x0, #0x958
  405b30:	ldr	x0, [x0]
  405b34:	cmp	x0, #0x0
  405b38:	b.ne	405bb8 <tigetstr@plt+0x3538>  // b.any
  405b3c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405b40:	add	x0, x0, #0x628
  405b44:	bl	4024d0 <_nc_warning@plt>
  405b48:	b	405bb8 <tigetstr@plt+0x3538>
  405b4c:	ldr	x0, [sp, #24]
  405b50:	ldr	x0, [x0, #32]
  405b54:	add	x0, x0, #0x960
  405b58:	ldr	x0, [x0]
  405b5c:	cmn	x0, #0x1
  405b60:	b.eq	405b7c <tigetstr@plt+0x34fc>  // b.none
  405b64:	ldr	x0, [sp, #24]
  405b68:	ldr	x0, [x0, #32]
  405b6c:	add	x0, x0, #0x960
  405b70:	ldr	x0, [x0]
  405b74:	cmp	x0, #0x0
  405b78:	b.ne	405bac <tigetstr@plt+0x352c>  // b.any
  405b7c:	ldr	x0, [sp, #24]
  405b80:	ldr	x0, [x0, #32]
  405b84:	add	x0, x0, #0x958
  405b88:	ldr	x0, [x0]
  405b8c:	cmn	x0, #0x1
  405b90:	b.eq	405bb8 <tigetstr@plt+0x3538>  // b.none
  405b94:	ldr	x0, [sp, #24]
  405b98:	ldr	x0, [x0, #32]
  405b9c:	add	x0, x0, #0x958
  405ba0:	ldr	x0, [x0]
  405ba4:	cmp	x0, #0x0
  405ba8:	b.eq	405bb8 <tigetstr@plt+0x3538>  // b.none
  405bac:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405bb0:	add	x0, x0, #0x658
  405bb4:	bl	4024d0 <_nc_warning@plt>
  405bb8:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405bbc:	add	x0, x0, #0x680
  405bc0:	bl	402680 <tigetstr@plt>
  405bc4:	str	x0, [sp, #56]
  405bc8:	ldr	x0, [sp, #56]
  405bcc:	cmn	x0, #0x1
  405bd0:	b.eq	405c54 <tigetstr@plt+0x35d4>  // b.none
  405bd4:	ldr	x0, [sp, #56]
  405bd8:	cmp	x0, #0x0
  405bdc:	b.eq	405c54 <tigetstr@plt+0x35d4>  // b.none
  405be0:	add	x3, sp, #0x27
  405be4:	add	x2, sp, #0x28
  405be8:	add	x1, sp, #0x2c
  405bec:	add	x0, sp, #0x30
  405bf0:	mov	x5, x3
  405bf4:	mov	x4, x2
  405bf8:	mov	x3, x1
  405bfc:	mov	x2, x0
  405c00:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405c04:	add	x1, x0, #0x688
  405c08:	ldr	x0, [sp, #56]
  405c0c:	bl	402590 <__isoc99_sscanf@plt>
  405c10:	str	w0, [sp, #52]
  405c14:	ldr	w0, [sp, #52]
  405c18:	cmp	w0, #0x3
  405c1c:	b.ne	405c44 <tigetstr@plt+0x35c4>  // b.any
  405c20:	ldr	w0, [sp, #48]
  405c24:	cmp	w0, #0x0
  405c28:	b.le	405c44 <tigetstr@plt+0x35c4>
  405c2c:	ldr	w0, [sp, #44]
  405c30:	cmp	w0, #0x0
  405c34:	b.le	405c44 <tigetstr@plt+0x35c4>
  405c38:	ldr	w0, [sp, #40]
  405c3c:	cmp	w0, #0x0
  405c40:	b.gt	405c54 <tigetstr@plt+0x35d4>
  405c44:	ldr	x1, [sp, #56]
  405c48:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405c4c:	add	x0, x0, #0x698
  405c50:	bl	4024d0 <_nc_warning@plt>
  405c54:	nop
  405c58:	ldp	x29, x30, [sp], #64
  405c5c:	ret
  405c60:	sub	sp, sp, #0x20
  405c64:	str	x0, [sp, #8]
  405c68:	str	wzr, [sp, #28]
  405c6c:	ldr	x0, [sp, #8]
  405c70:	ldrb	w0, [x0]
  405c74:	cmp	w0, #0x1b
  405c78:	b.ne	405c9c <tigetstr@plt+0x361c>  // b.any
  405c7c:	ldr	x0, [sp, #8]
  405c80:	add	x0, x0, #0x1
  405c84:	ldrb	w0, [x0]
  405c88:	cmp	w0, #0x5b
  405c8c:	b.ne	405c9c <tigetstr@plt+0x361c>  // b.any
  405c90:	mov	w0, #0x2                   	// #2
  405c94:	str	w0, [sp, #28]
  405c98:	b	405cb4 <tigetstr@plt+0x3634>
  405c9c:	ldr	x0, [sp, #8]
  405ca0:	ldrb	w0, [x0]
  405ca4:	cmp	w0, #0x9a
  405ca8:	b.ne	405cb4 <tigetstr@plt+0x3634>  // b.any
  405cac:	mov	w0, #0x1                   	// #1
  405cb0:	str	w0, [sp, #28]
  405cb4:	ldr	w0, [sp, #28]
  405cb8:	add	sp, sp, #0x20
  405cbc:	ret
  405cc0:	stp	x29, x30, [sp, #-48]!
  405cc4:	mov	x29, sp
  405cc8:	str	x0, [sp, #24]
  405ccc:	strb	wzr, [sp, #47]
  405cd0:	ldr	x0, [sp, #24]
  405cd4:	cmn	x0, #0x1
  405cd8:	b.eq	405d34 <tigetstr@plt+0x36b4>  // b.none
  405cdc:	ldr	x0, [sp, #24]
  405ce0:	cmp	x0, #0x0
  405ce4:	b.eq	405d34 <tigetstr@plt+0x36b4>  // b.none
  405ce8:	ldr	x0, [sp, #24]
  405cec:	add	x1, x0, #0x1
  405cf0:	str	x1, [sp, #24]
  405cf4:	ldrb	w0, [x0]
  405cf8:	cmp	w0, #0x1b
  405cfc:	b.ne	405d34 <tigetstr@plt+0x36b4>  // b.any
  405d00:	ldr	x0, [sp, #24]
  405d04:	add	x1, x0, #0x1
  405d08:	str	x1, [sp, #24]
  405d0c:	ldrb	w0, [x0]
  405d10:	cmp	w0, #0x4f
  405d14:	b.ne	405d34 <tigetstr@plt+0x36b4>  // b.any
  405d18:	ldr	x0, [sp, #24]
  405d1c:	bl	402160 <strlen@plt>
  405d20:	cmp	x0, #0x1
  405d24:	b.ne	405d34 <tigetstr@plt+0x36b4>  // b.any
  405d28:	ldr	x0, [sp, #24]
  405d2c:	ldrb	w0, [x0]
  405d30:	strb	w0, [sp, #47]
  405d34:	ldrb	w0, [sp, #47]
  405d38:	ldp	x29, x30, [sp], #48
  405d3c:	ret
  405d40:	stp	x29, x30, [sp, #-64]!
  405d44:	mov	x29, sp
  405d48:	str	x0, [sp, #24]
  405d4c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405d50:	add	x0, x0, #0x6c0
  405d54:	str	x0, [sp, #48]
  405d58:	mov	x0, #0xffffffffffffffff    	// #-1
  405d5c:	str	x0, [sp, #56]
  405d60:	ldr	x0, [sp, #24]
  405d64:	bl	405cc0 <tigetstr@plt+0x3640>
  405d68:	and	w0, w0, #0xff
  405d6c:	str	w0, [sp, #44]
  405d70:	ldr	w0, [sp, #44]
  405d74:	cmp	w0, #0x0
  405d78:	b.eq	405da8 <tigetstr@plt+0x3728>  // b.none
  405d7c:	ldr	w1, [sp, #44]
  405d80:	ldr	x0, [sp, #48]
  405d84:	bl	4024e0 <strchr@plt>
  405d88:	str	x0, [sp, #32]
  405d8c:	ldr	x0, [sp, #32]
  405d90:	cmp	x0, #0x0
  405d94:	b.eq	405da8 <tigetstr@plt+0x3728>  // b.none
  405d98:	ldr	x1, [sp, #32]
  405d9c:	ldr	x0, [sp, #48]
  405da0:	sub	x0, x1, x0
  405da4:	str	x0, [sp, #56]
  405da8:	ldr	x0, [sp, #56]
  405dac:	ldp	x29, x30, [sp], #64
  405db0:	ret
  405db4:	stp	x29, x30, [sp, #-128]!
  405db8:	mov	x29, sp
  405dbc:	str	x0, [sp, #24]
  405dc0:	strb	wzr, [sp, #111]
  405dc4:	str	wzr, [sp, #124]
  405dc8:	b	405e90 <tigetstr@plt+0x3810>
  405dcc:	ldrsw	x0, [sp, #124]
  405dd0:	add	x1, sp, #0x28
  405dd4:	strb	wzr, [x1, x0]
  405dd8:	str	wzr, [sp, #120]
  405ddc:	b	405e74 <tigetstr@plt+0x37f4>
  405de0:	ldr	w1, [sp, #124]
  405de4:	ldr	w0, [sp, #120]
  405de8:	cmp	w1, w0
  405dec:	b.eq	405e68 <tigetstr@plt+0x37e8>  // b.none
  405df0:	ldrsw	x0, [sp, #124]
  405df4:	lsl	x0, x0, #3
  405df8:	ldr	x1, [sp, #24]
  405dfc:	add	x0, x1, x0
  405e00:	ldr	x2, [x0]
  405e04:	ldrsw	x0, [sp, #120]
  405e08:	lsl	x0, x0, #3
  405e0c:	ldr	x1, [sp, #24]
  405e10:	add	x0, x1, x0
  405e14:	ldr	x0, [x0]
  405e18:	mov	x1, x0
  405e1c:	mov	x0, x2
  405e20:	bl	402460 <strcmp@plt>
  405e24:	cmp	w0, #0x0
  405e28:	b.ne	405e68 <tigetstr@plt+0x37e8>  // b.any
  405e2c:	ldrsw	x0, [sp, #120]
  405e30:	lsl	x0, x0, #3
  405e34:	ldr	x1, [sp, #24]
  405e38:	add	x0, x1, x0
  405e3c:	ldr	x0, [x0]
  405e40:	mov	w2, #0x0                   	// #0
  405e44:	mov	w1, #0x1                   	// #1
  405e48:	bl	402400 <_nc_tic_expand@plt>
  405e4c:	str	x0, [sp, #48]
  405e50:	ldr	x1, [sp, #48]
  405e54:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405e58:	add	x0, x0, #0x6d8
  405e5c:	bl	4024d0 <_nc_warning@plt>
  405e60:	mov	w0, #0x1                   	// #1
  405e64:	strb	w0, [sp, #111]
  405e68:	ldr	w0, [sp, #120]
  405e6c:	add	w0, w0, #0x1
  405e70:	str	w0, [sp, #120]
  405e74:	ldr	w1, [sp, #120]
  405e78:	ldr	w0, [sp, #124]
  405e7c:	cmp	w1, w0
  405e80:	b.lt	405de0 <tigetstr@plt+0x3760>  // b.tstop
  405e84:	ldr	w0, [sp, #124]
  405e88:	add	w0, w0, #0x1
  405e8c:	str	w0, [sp, #124]
  405e90:	ldr	w0, [sp, #124]
  405e94:	cmp	w0, #0x3
  405e98:	b.le	405dcc <tigetstr@plt+0x374c>
  405e9c:	ldrb	w0, [sp, #111]
  405ea0:	eor	w0, w0, #0x1
  405ea4:	and	w0, w0, #0xff
  405ea8:	cmp	w0, #0x0
  405eac:	b.eq	406184 <tigetstr@plt+0x3b04>  // b.none
  405eb0:	ldr	x0, [sp, #24]
  405eb4:	ldr	x0, [x0, #8]
  405eb8:	str	x0, [sp, #96]
  405ebc:	ldr	x0, [sp, #96]
  405ec0:	bl	405c60 <tigetstr@plt+0x35e0>
  405ec4:	sxtw	x0, w0
  405ec8:	str	x0, [sp, #88]
  405ecc:	ldr	x0, [sp, #88]
  405ed0:	cmp	x0, #0x0
  405ed4:	b.eq	405f3c <tigetstr@plt+0x38bc>  // b.none
  405ed8:	ldr	x0, [sp, #88]
  405edc:	str	x0, [sp, #112]
  405ee0:	b	405ef0 <tigetstr@plt+0x3870>
  405ee4:	ldr	x0, [sp, #112]
  405ee8:	add	x0, x0, #0x1
  405eec:	str	x0, [sp, #112]
  405ef0:	ldr	x1, [sp, #96]
  405ef4:	ldr	x0, [sp, #112]
  405ef8:	add	x0, x1, x0
  405efc:	ldrb	w0, [x0]
  405f00:	cmp	w0, #0x0
  405f04:	b.eq	405f3c <tigetstr@plt+0x38bc>  // b.none
  405f08:	bl	402470 <__ctype_b_loc@plt>
  405f0c:	ldr	x1, [x0]
  405f10:	ldr	x2, [sp, #96]
  405f14:	ldr	x0, [sp, #112]
  405f18:	add	x0, x2, x0
  405f1c:	ldrb	w0, [x0]
  405f20:	and	x0, x0, #0xff
  405f24:	lsl	x0, x0, #1
  405f28:	add	x0, x1, x0
  405f2c:	ldrh	w0, [x0]
  405f30:	and	w0, w0, #0x800
  405f34:	cmp	w0, #0x0
  405f38:	b.ne	405ee4 <tigetstr@plt+0x3864>  // b.any
  405f3c:	ldr	x0, [sp, #88]
  405f40:	cmp	x0, #0x0
  405f44:	b.eq	406184 <tigetstr@plt+0x3b04>  // b.none
  405f48:	ldr	x1, [sp, #96]
  405f4c:	ldr	x0, [sp, #112]
  405f50:	add	x0, x1, x0
  405f54:	ldrb	w0, [x0]
  405f58:	cmp	w0, #0x41
  405f5c:	b.ne	406184 <tigetstr@plt+0x3b04>  // b.any
  405f60:	mov	w0, #0x1                   	// #1
  405f64:	strb	w0, [sp, #41]
  405f68:	ldr	x0, [sp, #24]
  405f6c:	ldr	x2, [x0]
  405f70:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405f74:	add	x1, x0, #0x6f8
  405f78:	mov	x0, x2
  405f7c:	bl	402460 <strcmp@plt>
  405f80:	cmp	w0, #0x0
  405f84:	b.ne	405f90 <tigetstr@plt+0x3910>  // b.any
  405f88:	mov	w0, #0x1                   	// #1
  405f8c:	strb	w0, [sp, #40]
  405f90:	ldr	x0, [sp, #24]
  405f94:	add	x0, x0, #0x10
  405f98:	ldr	x2, [x0]
  405f9c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  405fa0:	add	x1, x0, #0x700
  405fa4:	mov	x0, x2
  405fa8:	bl	402460 <strcmp@plt>
  405fac:	cmp	w0, #0x0
  405fb0:	b.ne	405fbc <tigetstr@plt+0x393c>  // b.any
  405fb4:	mov	w0, #0x1                   	// #1
  405fb8:	strb	w0, [sp, #42]
  405fbc:	str	wzr, [sp, #124]
  405fc0:	b	406178 <tigetstr@plt+0x3af8>
  405fc4:	ldrsw	x0, [sp, #124]
  405fc8:	add	x1, sp, #0x28
  405fcc:	ldrb	w0, [x1, x0]
  405fd0:	cmp	w0, #0x0
  405fd4:	b.ne	406168 <tigetstr@plt+0x3ae8>  // b.any
  405fd8:	ldrsw	x0, [sp, #124]
  405fdc:	lsl	x0, x0, #3
  405fe0:	ldr	x1, [sp, #24]
  405fe4:	add	x0, x1, x0
  405fe8:	ldr	x0, [x0]
  405fec:	bl	402160 <strlen@plt>
  405ff0:	cmp	x0, #0x1
  405ff4:	b.eq	406168 <tigetstr@plt+0x3ae8>  // b.none
  405ff8:	ldrsw	x0, [sp, #124]
  405ffc:	lsl	x0, x0, #3
  406000:	ldr	x1, [sp, #24]
  406004:	add	x0, x1, x0
  406008:	ldr	x0, [x0]
  40600c:	ldr	x2, [sp, #88]
  406010:	ldr	x1, [sp, #96]
  406014:	bl	402440 <memcmp@plt>
  406018:	cmp	w0, #0x0
  40601c:	b.eq	406058 <tigetstr@plt+0x39d8>  // b.none
  406020:	ldrsw	x0, [sp, #124]
  406024:	lsl	x0, x0, #3
  406028:	ldr	x1, [sp, #24]
  40602c:	add	x0, x1, x0
  406030:	ldr	x0, [x0]
  406034:	mov	w2, #0x0                   	// #0
  406038:	mov	w1, #0x1                   	// #1
  40603c:	bl	402400 <_nc_tic_expand@plt>
  406040:	str	x0, [sp, #56]
  406044:	ldr	x1, [sp, #56]
  406048:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  40604c:	add	x0, x0, #0x708
  406050:	bl	4024d0 <_nc_warning@plt>
  406054:	b	40616c <tigetstr@plt+0x3aec>
  406058:	ldrsw	x0, [sp, #124]
  40605c:	lsl	x0, x0, #3
  406060:	ldr	x1, [sp, #24]
  406064:	add	x0, x1, x0
  406068:	ldr	x0, [x0]
  40606c:	bl	402160 <strlen@plt>
  406070:	mov	x1, x0
  406074:	ldr	x0, [sp, #112]
  406078:	cmp	x0, x1
  40607c:	b.ls	4060c4 <tigetstr@plt+0x3a44>  // b.plast
  406080:	ldrsw	x0, [sp, #124]
  406084:	lsl	x0, x0, #3
  406088:	ldr	x1, [sp, #24]
  40608c:	add	x0, x1, x0
  406090:	ldr	x0, [x0]
  406094:	mov	w2, #0x0                   	// #0
  406098:	mov	w1, #0x1                   	// #1
  40609c:	bl	402400 <_nc_tic_expand@plt>
  4060a0:	str	x0, [sp, #64]
  4060a4:	ldr	x0, [sp, #112]
  4060a8:	add	w0, w0, #0x1
  4060ac:	mov	w2, w0
  4060b0:	ldr	x1, [sp, #64]
  4060b4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4060b8:	add	x0, x0, #0x728
  4060bc:	bl	4024d0 <_nc_warning@plt>
  4060c0:	b	40616c <tigetstr@plt+0x3aec>
  4060c4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4060c8:	add	x1, x0, #0x790
  4060cc:	ldrsw	x0, [sp, #124]
  4060d0:	ldrb	w0, [x1, x0]
  4060d4:	str	w0, [sp, #84]
  4060d8:	ldrsw	x0, [sp, #124]
  4060dc:	lsl	x0, x0, #3
  4060e0:	ldr	x1, [sp, #24]
  4060e4:	add	x0, x1, x0
  4060e8:	ldr	x1, [x0]
  4060ec:	ldr	x0, [sp, #112]
  4060f0:	add	x0, x1, x0
  4060f4:	ldrb	w0, [x0]
  4060f8:	mov	w1, w0
  4060fc:	ldr	w0, [sp, #84]
  406100:	cmp	w0, w1
  406104:	b.eq	40616c <tigetstr@plt+0x3aec>  // b.none
  406108:	ldrsw	x0, [sp, #124]
  40610c:	lsl	x0, x0, #3
  406110:	ldr	x1, [sp, #24]
  406114:	add	x0, x1, x0
  406118:	ldr	x0, [x0]
  40611c:	mov	w2, #0x0                   	// #0
  406120:	mov	w1, #0x1                   	// #1
  406124:	bl	402400 <_nc_tic_expand@plt>
  406128:	str	x0, [sp, #72]
  40612c:	ldrsw	x0, [sp, #124]
  406130:	lsl	x0, x0, #3
  406134:	ldr	x1, [sp, #24]
  406138:	add	x0, x1, x0
  40613c:	ldr	x1, [x0]
  406140:	ldr	x0, [sp, #112]
  406144:	add	x0, x1, x0
  406148:	ldrb	w0, [x0]
  40614c:	mov	w3, w0
  406150:	ldr	w2, [sp, #84]
  406154:	ldr	x1, [sp, #72]
  406158:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  40615c:	add	x0, x0, #0x758
  406160:	bl	4024d0 <_nc_warning@plt>
  406164:	b	40616c <tigetstr@plt+0x3aec>
  406168:	nop
  40616c:	ldr	w0, [sp, #124]
  406170:	add	w0, w0, #0x1
  406174:	str	w0, [sp, #124]
  406178:	ldr	w0, [sp, #124]
  40617c:	cmp	w0, #0x3
  406180:	b.le	405fc4 <tigetstr@plt+0x3944>
  406184:	nop
  406188:	ldp	x29, x30, [sp], #128
  40618c:	ret
  406190:	stp	x29, x30, [sp, #-32]!
  406194:	mov	x29, sp
  406198:	str	x0, [sp, #24]
  40619c:	str	x1, [sp, #16]
  4061a0:	ldr	x0, [sp, #24]
  4061a4:	ldr	x0, [x0, #32]
  4061a8:	add	x0, x0, #0x40
  4061ac:	ldr	x0, [x0]
  4061b0:	cmp	x0, #0x0
  4061b4:	b.eq	4061e0 <tigetstr@plt+0x3b60>  // b.none
  4061b8:	ldr	x0, [sp, #24]
  4061bc:	ldr	x0, [x0, #32]
  4061c0:	add	x0, x0, #0x40
  4061c4:	ldr	x0, [x0]
  4061c8:	cmn	x0, #0x1
  4061cc:	b.eq	4061e0 <tigetstr@plt+0x3b60>  // b.none
  4061d0:	ldr	x1, [sp, #16]
  4061d4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4061d8:	add	x0, x0, #0x798
  4061dc:	bl	4024d0 <_nc_warning@plt>
  4061e0:	ldr	x0, [sp, #24]
  4061e4:	ldr	x0, [x0, #32]
  4061e8:	add	x0, x0, #0x50
  4061ec:	ldr	x0, [x0]
  4061f0:	cmp	x0, #0x0
  4061f4:	b.eq	406220 <tigetstr@plt+0x3ba0>  // b.none
  4061f8:	ldr	x0, [sp, #24]
  4061fc:	ldr	x0, [x0, #32]
  406200:	add	x0, x0, #0x50
  406204:	ldr	x0, [x0]
  406208:	cmn	x0, #0x1
  40620c:	b.eq	406220 <tigetstr@plt+0x3ba0>  // b.none
  406210:	ldr	x1, [sp, #16]
  406214:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406218:	add	x0, x0, #0x7c0
  40621c:	bl	4024d0 <_nc_warning@plt>
  406220:	ldr	x0, [sp, #24]
  406224:	ldr	x0, [x0, #32]
  406228:	add	x0, x0, #0x60
  40622c:	ldr	x0, [x0]
  406230:	cmp	x0, #0x0
  406234:	b.eq	406260 <tigetstr@plt+0x3be0>  // b.none
  406238:	ldr	x0, [sp, #24]
  40623c:	ldr	x0, [x0, #32]
  406240:	add	x0, x0, #0x60
  406244:	ldr	x0, [x0]
  406248:	cmn	x0, #0x1
  40624c:	b.eq	406260 <tigetstr@plt+0x3be0>  // b.none
  406250:	ldr	x1, [sp, #16]
  406254:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406258:	add	x0, x0, #0x7e8
  40625c:	bl	4024d0 <_nc_warning@plt>
  406260:	ldr	x0, [sp, #24]
  406264:	ldr	x0, [x0, #32]
  406268:	add	x0, x0, #0x78
  40626c:	ldr	x0, [x0]
  406270:	cmp	x0, #0x0
  406274:	b.eq	4062a0 <tigetstr@plt+0x3c20>  // b.none
  406278:	ldr	x0, [sp, #24]
  40627c:	ldr	x0, [x0, #32]
  406280:	add	x0, x0, #0x78
  406284:	ldr	x0, [x0]
  406288:	cmn	x0, #0x1
  40628c:	b.eq	4062a0 <tigetstr@plt+0x3c20>  // b.none
  406290:	ldr	x1, [sp, #16]
  406294:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406298:	add	x0, x0, #0x808
  40629c:	bl	4024d0 <_nc_warning@plt>
  4062a0:	ldr	x0, [sp, #24]
  4062a4:	ldr	x0, [x0, #32]
  4062a8:	add	x0, x0, #0x90
  4062ac:	ldr	x0, [x0]
  4062b0:	cmp	x0, #0x0
  4062b4:	b.eq	4062e0 <tigetstr@plt+0x3c60>  // b.none
  4062b8:	ldr	x0, [sp, #24]
  4062bc:	ldr	x0, [x0, #32]
  4062c0:	add	x0, x0, #0x90
  4062c4:	ldr	x0, [x0]
  4062c8:	cmn	x0, #0x1
  4062cc:	b.eq	4062e0 <tigetstr@plt+0x3c60>  // b.none
  4062d0:	ldr	x1, [sp, #16]
  4062d4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4062d8:	add	x0, x0, #0x830
  4062dc:	bl	4024d0 <_nc_warning@plt>
  4062e0:	ldr	x0, [sp, #24]
  4062e4:	ldr	x0, [x0, #32]
  4062e8:	add	x0, x0, #0x3f8
  4062ec:	ldr	x0, [x0]
  4062f0:	cmp	x0, #0x0
  4062f4:	b.eq	406320 <tigetstr@plt+0x3ca0>  // b.none
  4062f8:	ldr	x0, [sp, #24]
  4062fc:	ldr	x0, [x0, #32]
  406300:	add	x0, x0, #0x3f8
  406304:	ldr	x0, [x0]
  406308:	cmn	x0, #0x1
  40630c:	b.eq	406320 <tigetstr@plt+0x3ca0>  // b.none
  406310:	ldr	x1, [sp, #16]
  406314:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406318:	add	x0, x0, #0x850
  40631c:	bl	4024d0 <_nc_warning@plt>
  406320:	ldr	x0, [sp, #24]
  406324:	ldr	x0, [x0, #32]
  406328:	add	x0, x0, #0x3f8
  40632c:	ldr	x0, [x0]
  406330:	cmp	x0, #0x0
  406334:	b.eq	406360 <tigetstr@plt+0x3ce0>  // b.none
  406338:	ldr	x0, [sp, #24]
  40633c:	ldr	x0, [x0, #32]
  406340:	add	x0, x0, #0x3f8
  406344:	ldr	x0, [x0]
  406348:	cmn	x0, #0x1
  40634c:	b.eq	406360 <tigetstr@plt+0x3ce0>  // b.none
  406350:	ldr	x1, [sp, #16]
  406354:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406358:	add	x0, x0, #0x850
  40635c:	bl	4024d0 <_nc_warning@plt>
  406360:	nop
  406364:	ldp	x29, x30, [sp], #32
  406368:	ret
  40636c:	stp	x29, x30, [sp, #-80]!
  406370:	mov	x29, sp
  406374:	str	x0, [sp, #24]
  406378:	ldr	x0, [sp, #24]
  40637c:	ldr	x0, [x0, #16]
  406380:	add	x0, x0, #0x7
  406384:	ldrb	w0, [x0]
  406388:	cmp	w0, #0x0
  40638c:	b.eq	4063a4 <tigetstr@plt+0x3d24>  // b.none
  406390:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406394:	add	x1, x0, #0x870
  406398:	ldr	x0, [sp, #24]
  40639c:	bl	406190 <tigetstr@plt+0x3b10>
  4063a0:	b	4066c0 <tigetstr@plt+0x4040>
  4063a4:	ldr	x0, [sp, #24]
  4063a8:	ldr	x0, [x0, #16]
  4063ac:	add	x0, x0, #0x6
  4063b0:	ldrb	w0, [x0]
  4063b4:	cmp	w0, #0x0
  4063b8:	b.eq	4063d0 <tigetstr@plt+0x3d50>  // b.none
  4063bc:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4063c0:	add	x1, x0, #0x880
  4063c4:	ldr	x0, [sp, #24]
  4063c8:	bl	406190 <tigetstr@plt+0x3b10>
  4063cc:	b	4066c0 <tigetstr@plt+0x4040>
  4063d0:	ldr	x0, [sp, #24]
  4063d4:	ldr	x0, [x0]
  4063d8:	mov	w1, #0x2b                  	// #43
  4063dc:	bl	4024e0 <strchr@plt>
  4063e0:	cmp	x0, #0x0
  4063e4:	b.ne	4066c0 <tigetstr@plt+0x4040>  // b.any
  4063e8:	str	wzr, [sp, #72]
  4063ec:	str	wzr, [sp, #68]
  4063f0:	ldr	x0, [sp, #24]
  4063f4:	ldr	x0, [x0, #32]
  4063f8:	add	x0, x0, #0x40
  4063fc:	ldr	x0, [x0]
  406400:	cmp	x0, #0x0
  406404:	b.eq	40642c <tigetstr@plt+0x3dac>  // b.none
  406408:	ldr	x0, [sp, #24]
  40640c:	ldr	x0, [x0, #32]
  406410:	add	x0, x0, #0x40
  406414:	ldr	x0, [x0]
  406418:	cmn	x0, #0x1
  40641c:	b.eq	40642c <tigetstr@plt+0x3dac>  // b.none
  406420:	ldr	w0, [sp, #72]
  406424:	add	w0, w0, #0x1
  406428:	str	w0, [sp, #72]
  40642c:	ldr	x0, [sp, #24]
  406430:	ldr	x0, [x0, #32]
  406434:	add	x0, x0, #0x50
  406438:	ldr	x0, [x0]
  40643c:	cmp	x0, #0x0
  406440:	b.eq	40646c <tigetstr@plt+0x3dec>  // b.none
  406444:	ldr	x0, [sp, #24]
  406448:	ldr	x0, [x0, #32]
  40644c:	add	x0, x0, #0x50
  406450:	ldr	x0, [x0]
  406454:	cmn	x0, #0x1
  406458:	b.eq	40646c <tigetstr@plt+0x3dec>  // b.none
  40645c:	mov	w0, #0xa                   	// #10
  406460:	str	w0, [sp, #68]
  406464:	ldr	w0, [sp, #68]
  406468:	str	w0, [sp, #72]
  40646c:	ldr	x0, [sp, #24]
  406470:	ldr	x0, [x0, #32]
  406474:	add	x0, x0, #0x60
  406478:	ldr	x0, [x0]
  40647c:	cmp	x0, #0x0
  406480:	b.eq	4064b4 <tigetstr@plt+0x3e34>  // b.none
  406484:	ldr	x0, [sp, #24]
  406488:	ldr	x0, [x0, #32]
  40648c:	add	x0, x0, #0x60
  406490:	ldr	x0, [x0]
  406494:	cmn	x0, #0x1
  406498:	b.eq	4064b4 <tigetstr@plt+0x3e34>  // b.none
  40649c:	ldr	w0, [sp, #72]
  4064a0:	add	w0, w0, #0x1
  4064a4:	str	w0, [sp, #72]
  4064a8:	ldr	w0, [sp, #68]
  4064ac:	add	w0, w0, #0x1
  4064b0:	str	w0, [sp, #68]
  4064b4:	ldr	x0, [sp, #24]
  4064b8:	ldr	x0, [x0, #32]
  4064bc:	add	x0, x0, #0x78
  4064c0:	ldr	x0, [x0]
  4064c4:	cmp	x0, #0x0
  4064c8:	b.eq	4064f4 <tigetstr@plt+0x3e74>  // b.none
  4064cc:	ldr	x0, [sp, #24]
  4064d0:	ldr	x0, [x0, #32]
  4064d4:	add	x0, x0, #0x78
  4064d8:	ldr	x0, [x0]
  4064dc:	cmn	x0, #0x1
  4064e0:	b.eq	4064f4 <tigetstr@plt+0x3e74>  // b.none
  4064e4:	mov	w0, #0xa                   	// #10
  4064e8:	str	w0, [sp, #68]
  4064ec:	ldr	w0, [sp, #68]
  4064f0:	str	w0, [sp, #72]
  4064f4:	ldr	x0, [sp, #24]
  4064f8:	ldr	x0, [x0, #32]
  4064fc:	add	x0, x0, #0x90
  406500:	ldr	x0, [x0]
  406504:	cmp	x0, #0x0
  406508:	b.eq	40653c <tigetstr@plt+0x3ebc>  // b.none
  40650c:	ldr	x0, [sp, #24]
  406510:	ldr	x0, [x0, #32]
  406514:	add	x0, x0, #0x90
  406518:	ldr	x0, [x0]
  40651c:	cmn	x0, #0x1
  406520:	b.eq	40653c <tigetstr@plt+0x3ebc>  // b.none
  406524:	ldr	w0, [sp, #72]
  406528:	add	w0, w0, #0x1
  40652c:	str	w0, [sp, #72]
  406530:	ldr	w0, [sp, #68]
  406534:	add	w0, w0, #0x1
  406538:	str	w0, [sp, #68]
  40653c:	ldr	x0, [sp, #24]
  406540:	ldr	x0, [x0, #32]
  406544:	add	x0, x0, #0x3f8
  406548:	ldr	x0, [x0]
  40654c:	cmp	x0, #0x0
  406550:	b.eq	406578 <tigetstr@plt+0x3ef8>  // b.none
  406554:	ldr	x0, [sp, #24]
  406558:	ldr	x0, [x0, #32]
  40655c:	add	x0, x0, #0x3f8
  406560:	ldr	x0, [x0]
  406564:	cmn	x0, #0x1
  406568:	b.eq	406578 <tigetstr@plt+0x3ef8>  // b.none
  40656c:	ldr	w0, [sp, #68]
  406570:	add	w0, w0, #0x1
  406574:	str	w0, [sp, #68]
  406578:	ldr	x0, [sp, #24]
  40657c:	ldr	x0, [x0, #32]
  406580:	add	x0, x0, #0x58
  406584:	ldr	x0, [x0]
  406588:	cmp	x0, #0x0
  40658c:	b.eq	4065b4 <tigetstr@plt+0x3f34>  // b.none
  406590:	ldr	x0, [sp, #24]
  406594:	ldr	x0, [x0, #32]
  406598:	add	x0, x0, #0x58
  40659c:	ldr	x0, [x0]
  4065a0:	cmn	x0, #0x1
  4065a4:	b.eq	4065b4 <tigetstr@plt+0x3f34>  // b.none
  4065a8:	ldr	w0, [sp, #72]
  4065ac:	add	w0, w0, #0x1
  4065b0:	str	w0, [sp, #72]
  4065b4:	ldr	x0, [sp, #24]
  4065b8:	ldr	x0, [x0, #32]
  4065bc:	add	x0, x0, #0x98
  4065c0:	ldr	x0, [x0]
  4065c4:	cmp	x0, #0x0
  4065c8:	b.eq	4065f0 <tigetstr@plt+0x3f70>  // b.none
  4065cc:	ldr	x0, [sp, #24]
  4065d0:	ldr	x0, [x0, #32]
  4065d4:	add	x0, x0, #0x98
  4065d8:	ldr	x0, [x0]
  4065dc:	cmn	x0, #0x1
  4065e0:	b.eq	4065f0 <tigetstr@plt+0x3f70>  // b.none
  4065e4:	ldr	w0, [sp, #72]
  4065e8:	add	w0, w0, #0x1
  4065ec:	str	w0, [sp, #72]
  4065f0:	ldr	x0, [sp, #24]
  4065f4:	ldr	x0, [x0, #32]
  4065f8:	add	x0, x0, #0x70
  4065fc:	ldr	x0, [x0]
  406600:	cmp	x0, #0x0
  406604:	b.eq	40662c <tigetstr@plt+0x3fac>  // b.none
  406608:	ldr	x0, [sp, #24]
  40660c:	ldr	x0, [x0, #32]
  406610:	add	x0, x0, #0x70
  406614:	ldr	x0, [x0]
  406618:	cmn	x0, #0x1
  40661c:	b.eq	40662c <tigetstr@plt+0x3fac>  // b.none
  406620:	ldr	w0, [sp, #68]
  406624:	add	w0, w0, #0x1
  406628:	str	w0, [sp, #68]
  40662c:	ldr	x0, [sp, #24]
  406630:	ldr	x0, [x0, #32]
  406634:	add	x0, x0, #0x88
  406638:	ldr	x0, [x0]
  40663c:	cmp	x0, #0x0
  406640:	b.eq	406668 <tigetstr@plt+0x3fe8>  // b.none
  406644:	ldr	x0, [sp, #24]
  406648:	ldr	x0, [x0, #32]
  40664c:	add	x0, x0, #0x88
  406650:	ldr	x0, [x0]
  406654:	cmn	x0, #0x1
  406658:	b.eq	406668 <tigetstr@plt+0x3fe8>  // b.none
  40665c:	ldr	w0, [sp, #68]
  406660:	add	w0, w0, #0x1
  406664:	str	w0, [sp, #68]
  406668:	ldr	w0, [sp, #68]
  40666c:	cmp	w0, #0x1
  406670:	b.gt	406690 <tigetstr@plt+0x4010>
  406674:	ldr	w0, [sp, #72]
  406678:	cmp	w0, #0x1
  40667c:	b.gt	406690 <tigetstr@plt+0x4010>
  406680:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406684:	add	x0, x0, #0x890
  406688:	bl	4024d0 <_nc_warning@plt>
  40668c:	b	4066c0 <tigetstr@plt+0x4040>
  406690:	ldr	w0, [sp, #68]
  406694:	cmp	w0, #0x1
  406698:	b.gt	4066a8 <tigetstr@plt+0x4028>
  40669c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4066a0:	add	x0, x0, #0x8b8
  4066a4:	bl	4024d0 <_nc_warning@plt>
  4066a8:	ldr	w0, [sp, #72]
  4066ac:	cmp	w0, #0x1
  4066b0:	b.gt	4066c0 <tigetstr@plt+0x4040>
  4066b4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4066b8:	add	x0, x0, #0x8e0
  4066bc:	bl	4024d0 <_nc_warning@plt>
  4066c0:	ldr	x0, [sp, #24]
  4066c4:	ldr	x0, [x0, #32]
  4066c8:	add	x0, x0, #0x370
  4066cc:	ldr	x0, [x0]
  4066d0:	cmp	x0, #0x0
  4066d4:	b.eq	40672c <tigetstr@plt+0x40ac>  // b.none
  4066d8:	ldr	x0, [sp, #24]
  4066dc:	ldr	x0, [x0, #32]
  4066e0:	add	x0, x0, #0x370
  4066e4:	ldr	x0, [x0]
  4066e8:	cmn	x0, #0x1
  4066ec:	b.eq	40672c <tigetstr@plt+0x40ac>  // b.none
  4066f0:	ldr	x0, [sp, #24]
  4066f4:	ldr	x0, [x0, #32]
  4066f8:	add	x0, x0, #0x1a8
  4066fc:	ldr	x0, [x0]
  406700:	cmp	x0, #0x0
  406704:	b.eq	406720 <tigetstr@plt+0x40a0>  // b.none
  406708:	ldr	x0, [sp, #24]
  40670c:	ldr	x0, [x0, #32]
  406710:	add	x0, x0, #0x1a8
  406714:	ldr	x0, [x0]
  406718:	cmn	x0, #0x1
  40671c:	b.ne	40672c <tigetstr@plt+0x40ac>  // b.any
  406720:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406724:	add	x0, x0, #0x908
  406728:	bl	4024d0 <_nc_warning@plt>
  40672c:	ldr	x0, [sp, #24]
  406730:	ldr	x0, [x0, #32]
  406734:	add	x0, x0, #0x350
  406738:	ldr	x0, [x0]
  40673c:	cmp	x0, #0x0
  406740:	b.eq	406798 <tigetstr@plt+0x4118>  // b.none
  406744:	ldr	x0, [sp, #24]
  406748:	ldr	x0, [x0, #32]
  40674c:	add	x0, x0, #0x350
  406750:	ldr	x0, [x0]
  406754:	cmn	x0, #0x1
  406758:	b.eq	406798 <tigetstr@plt+0x4118>  // b.none
  40675c:	ldr	x0, [sp, #24]
  406760:	ldr	x0, [x0, #32]
  406764:	add	x0, x0, #0xb0
  406768:	ldr	x0, [x0]
  40676c:	cmp	x0, #0x0
  406770:	b.eq	40678c <tigetstr@plt+0x410c>  // b.none
  406774:	ldr	x0, [sp, #24]
  406778:	ldr	x0, [x0, #32]
  40677c:	add	x0, x0, #0xb0
  406780:	ldr	x0, [x0]
  406784:	cmn	x0, #0x1
  406788:	b.ne	406798 <tigetstr@plt+0x4118>  // b.any
  40678c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406790:	add	x0, x0, #0x930
  406794:	bl	4024d0 <_nc_warning@plt>
  406798:	ldr	x0, [sp, #24]
  40679c:	ldr	x0, [x0, #32]
  4067a0:	add	x0, x0, #0x370
  4067a4:	ldr	x0, [x0]
  4067a8:	cmp	x0, #0x0
  4067ac:	b.eq	406804 <tigetstr@plt+0x4184>  // b.none
  4067b0:	ldr	x0, [sp, #24]
  4067b4:	ldr	x0, [x0, #32]
  4067b8:	add	x0, x0, #0x370
  4067bc:	ldr	x0, [x0]
  4067c0:	cmn	x0, #0x1
  4067c4:	b.eq	406804 <tigetstr@plt+0x4184>  // b.none
  4067c8:	ldr	x0, [sp, #24]
  4067cc:	ldr	x0, [x0, #32]
  4067d0:	add	x0, x0, #0x350
  4067d4:	ldr	x0, [x0]
  4067d8:	cmp	x0, #0x0
  4067dc:	b.eq	4067f8 <tigetstr@plt+0x4178>  // b.none
  4067e0:	ldr	x0, [sp, #24]
  4067e4:	ldr	x0, [x0, #32]
  4067e8:	add	x0, x0, #0x350
  4067ec:	ldr	x0, [x0]
  4067f0:	cmn	x0, #0x1
  4067f4:	b.ne	406804 <tigetstr@plt+0x4184>  // b.any
  4067f8:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4067fc:	add	x0, x0, #0x958
  406800:	bl	4024d0 <_nc_warning@plt>
  406804:	ldr	x0, [sp, #24]
  406808:	ldr	x0, [x0, #32]
  40680c:	add	x0, x0, #0x358
  406810:	ldr	x0, [x0]
  406814:	cmp	x0, #0x0
  406818:	b.eq	406870 <tigetstr@plt+0x41f0>  // b.none
  40681c:	ldr	x0, [sp, #24]
  406820:	ldr	x0, [x0, #32]
  406824:	add	x0, x0, #0x358
  406828:	ldr	x0, [x0]
  40682c:	cmn	x0, #0x1
  406830:	b.eq	406870 <tigetstr@plt+0x41f0>  // b.none
  406834:	ldr	x0, [sp, #24]
  406838:	ldr	x0, [x0, #32]
  40683c:	add	x0, x0, #0x58
  406840:	ldr	x0, [x0]
  406844:	cmp	x0, #0x0
  406848:	b.eq	406864 <tigetstr@plt+0x41e4>  // b.none
  40684c:	ldr	x0, [sp, #24]
  406850:	ldr	x0, [x0, #32]
  406854:	add	x0, x0, #0x58
  406858:	ldr	x0, [x0]
  40685c:	cmn	x0, #0x1
  406860:	b.ne	406870 <tigetstr@plt+0x41f0>  // b.any
  406864:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406868:	add	x0, x0, #0x988
  40686c:	bl	4024d0 <_nc_warning@plt>
  406870:	ldr	x0, [sp, #24]
  406874:	ldr	x0, [x0, #32]
  406878:	add	x0, x0, #0x390
  40687c:	ldr	x0, [x0]
  406880:	cmp	x0, #0x0
  406884:	b.eq	4068dc <tigetstr@plt+0x425c>  // b.none
  406888:	ldr	x0, [sp, #24]
  40688c:	ldr	x0, [x0, #32]
  406890:	add	x0, x0, #0x390
  406894:	ldr	x0, [x0]
  406898:	cmn	x0, #0x1
  40689c:	b.eq	4068dc <tigetstr@plt+0x425c>  // b.none
  4068a0:	ldr	x0, [sp, #24]
  4068a4:	ldr	x0, [x0, #32]
  4068a8:	add	x0, x0, #0x98
  4068ac:	ldr	x0, [x0]
  4068b0:	cmp	x0, #0x0
  4068b4:	b.eq	4068d0 <tigetstr@plt+0x4250>  // b.none
  4068b8:	ldr	x0, [sp, #24]
  4068bc:	ldr	x0, [x0, #32]
  4068c0:	add	x0, x0, #0x98
  4068c4:	ldr	x0, [x0]
  4068c8:	cmn	x0, #0x1
  4068cc:	b.ne	4068dc <tigetstr@plt+0x425c>  // b.any
  4068d0:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4068d4:	add	x0, x0, #0x9b0
  4068d8:	bl	4024d0 <_nc_warning@plt>
  4068dc:	ldr	x0, [sp, #24]
  4068e0:	ldr	x0, [x0, #32]
  4068e4:	add	x0, x0, #0x378
  4068e8:	ldr	x0, [x0]
  4068ec:	cmp	x0, #0x0
  4068f0:	b.eq	406948 <tigetstr@plt+0x42c8>  // b.none
  4068f4:	ldr	x0, [sp, #24]
  4068f8:	ldr	x0, [x0, #32]
  4068fc:	add	x0, x0, #0x378
  406900:	ldr	x0, [x0]
  406904:	cmn	x0, #0x1
  406908:	b.eq	406948 <tigetstr@plt+0x42c8>  // b.none
  40690c:	ldr	x0, [sp, #24]
  406910:	ldr	x0, [x0, #32]
  406914:	add	x0, x0, #0x70
  406918:	ldr	x0, [x0]
  40691c:	cmp	x0, #0x0
  406920:	b.eq	40693c <tigetstr@plt+0x42bc>  // b.none
  406924:	ldr	x0, [sp, #24]
  406928:	ldr	x0, [x0, #32]
  40692c:	add	x0, x0, #0x70
  406930:	ldr	x0, [x0]
  406934:	cmn	x0, #0x1
  406938:	b.ne	406948 <tigetstr@plt+0x42c8>  // b.any
  40693c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406940:	add	x0, x0, #0x9d0
  406944:	bl	4024d0 <_nc_warning@plt>
  406948:	ldr	x0, [sp, #24]
  40694c:	ldr	x0, [x0, #32]
  406950:	add	x0, x0, #0x380
  406954:	ldr	x0, [x0]
  406958:	cmp	x0, #0x0
  40695c:	b.eq	4069b4 <tigetstr@plt+0x4334>  // b.none
  406960:	ldr	x0, [sp, #24]
  406964:	ldr	x0, [x0, #32]
  406968:	add	x0, x0, #0x380
  40696c:	ldr	x0, [x0]
  406970:	cmn	x0, #0x1
  406974:	b.eq	4069b4 <tigetstr@plt+0x4334>  // b.none
  406978:	ldr	x0, [sp, #24]
  40697c:	ldr	x0, [x0, #32]
  406980:	add	x0, x0, #0x88
  406984:	ldr	x0, [x0]
  406988:	cmp	x0, #0x0
  40698c:	b.eq	4069a8 <tigetstr@plt+0x4328>  // b.none
  406990:	ldr	x0, [sp, #24]
  406994:	ldr	x0, [x0, #32]
  406998:	add	x0, x0, #0x88
  40699c:	ldr	x0, [x0]
  4069a0:	cmn	x0, #0x1
  4069a4:	b.ne	4069b4 <tigetstr@plt+0x4334>  // b.any
  4069a8:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4069ac:	add	x0, x0, #0x9f8
  4069b0:	bl	4024d0 <_nc_warning@plt>
  4069b4:	str	wzr, [sp, #76]
  4069b8:	ldr	x0, [sp, #24]
  4069bc:	ldr	x0, [x0, #32]
  4069c0:	add	x0, x0, #0x358
  4069c4:	ldr	x0, [x0]
  4069c8:	cmp	x0, #0x0
  4069cc:	b.eq	406a0c <tigetstr@plt+0x438c>  // b.none
  4069d0:	ldr	x0, [sp, #24]
  4069d4:	ldr	x0, [x0, #32]
  4069d8:	add	x0, x0, #0x358
  4069dc:	ldr	x0, [x0]
  4069e0:	cmn	x0, #0x1
  4069e4:	b.eq	406a0c <tigetstr@plt+0x438c>  // b.none
  4069e8:	ldr	x0, [sp, #24]
  4069ec:	ldr	x1, [x0, #32]
  4069f0:	ldr	w0, [sp, #76]
  4069f4:	add	w2, w0, #0x1
  4069f8:	str	w2, [sp, #76]
  4069fc:	ldr	x2, [x1, #856]
  406a00:	add	x1, sp, #0x20
  406a04:	sxtw	x0, w0
  406a08:	str	x2, [x1, x0, lsl #3]
  406a0c:	ldr	x0, [sp, #24]
  406a10:	ldr	x0, [x0, #32]
  406a14:	add	x0, x0, #0x390
  406a18:	ldr	x0, [x0]
  406a1c:	cmp	x0, #0x0
  406a20:	b.eq	406a60 <tigetstr@plt+0x43e0>  // b.none
  406a24:	ldr	x0, [sp, #24]
  406a28:	ldr	x0, [x0, #32]
  406a2c:	add	x0, x0, #0x390
  406a30:	ldr	x0, [x0]
  406a34:	cmn	x0, #0x1
  406a38:	b.eq	406a60 <tigetstr@plt+0x43e0>  // b.none
  406a3c:	ldr	x0, [sp, #24]
  406a40:	ldr	x1, [x0, #32]
  406a44:	ldr	w0, [sp, #76]
  406a48:	add	w2, w0, #0x1
  406a4c:	str	w2, [sp, #76]
  406a50:	ldr	x2, [x1, #912]
  406a54:	add	x1, sp, #0x20
  406a58:	sxtw	x0, w0
  406a5c:	str	x2, [x1, x0, lsl #3]
  406a60:	ldr	x0, [sp, #24]
  406a64:	ldr	x0, [x0, #32]
  406a68:	add	x0, x0, #0x378
  406a6c:	ldr	x0, [x0]
  406a70:	cmp	x0, #0x0
  406a74:	b.eq	406ab4 <tigetstr@plt+0x4434>  // b.none
  406a78:	ldr	x0, [sp, #24]
  406a7c:	ldr	x0, [x0, #32]
  406a80:	add	x0, x0, #0x378
  406a84:	ldr	x0, [x0]
  406a88:	cmn	x0, #0x1
  406a8c:	b.eq	406ab4 <tigetstr@plt+0x4434>  // b.none
  406a90:	ldr	x0, [sp, #24]
  406a94:	ldr	x1, [x0, #32]
  406a98:	ldr	w0, [sp, #76]
  406a9c:	add	w2, w0, #0x1
  406aa0:	str	w2, [sp, #76]
  406aa4:	ldr	x2, [x1, #888]
  406aa8:	add	x1, sp, #0x20
  406aac:	sxtw	x0, w0
  406ab0:	str	x2, [x1, x0, lsl #3]
  406ab4:	ldr	x0, [sp, #24]
  406ab8:	ldr	x0, [x0, #32]
  406abc:	add	x0, x0, #0x380
  406ac0:	ldr	x0, [x0]
  406ac4:	cmp	x0, #0x0
  406ac8:	b.eq	406b08 <tigetstr@plt+0x4488>  // b.none
  406acc:	ldr	x0, [sp, #24]
  406ad0:	ldr	x0, [x0, #32]
  406ad4:	add	x0, x0, #0x380
  406ad8:	ldr	x0, [x0]
  406adc:	cmn	x0, #0x1
  406ae0:	b.eq	406b08 <tigetstr@plt+0x4488>  // b.none
  406ae4:	ldr	x0, [sp, #24]
  406ae8:	ldr	x1, [x0, #32]
  406aec:	ldr	w0, [sp, #76]
  406af0:	add	w2, w0, #0x1
  406af4:	str	w2, [sp, #76]
  406af8:	ldr	x2, [x1, #896]
  406afc:	add	x1, sp, #0x20
  406b00:	sxtw	x0, w0
  406b04:	str	x2, [x1, x0, lsl #3]
  406b08:	ldr	w0, [sp, #76]
  406b0c:	cmp	w0, #0x4
  406b10:	b.ne	406b20 <tigetstr@plt+0x44a0>  // b.any
  406b14:	add	x0, sp, #0x20
  406b18:	bl	405db4 <tigetstr@plt+0x3734>
  406b1c:	b	406c1c <tigetstr@plt+0x459c>
  406b20:	ldr	w0, [sp, #76]
  406b24:	cmp	w0, #0x0
  406b28:	b.eq	406c1c <tigetstr@plt+0x459c>  // b.none
  406b2c:	ldr	x0, [sp, #24]
  406b30:	ldr	x0, [x0, #32]
  406b34:	add	x0, x0, #0x358
  406b38:	ldr	x0, [x0]
  406b3c:	cmp	x0, #0x0
  406b40:	b.eq	406b5c <tigetstr@plt+0x44dc>  // b.none
  406b44:	ldr	x0, [sp, #24]
  406b48:	ldr	x0, [x0, #32]
  406b4c:	add	x0, x0, #0x358
  406b50:	ldr	x0, [x0]
  406b54:	cmn	x0, #0x1
  406b58:	b.ne	406b68 <tigetstr@plt+0x44e8>  // b.any
  406b5c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406b60:	add	x0, x0, #0xa20
  406b64:	bl	4024d0 <_nc_warning@plt>
  406b68:	ldr	x0, [sp, #24]
  406b6c:	ldr	x0, [x0, #32]
  406b70:	add	x0, x0, #0x390
  406b74:	ldr	x0, [x0]
  406b78:	cmp	x0, #0x0
  406b7c:	b.eq	406b98 <tigetstr@plt+0x4518>  // b.none
  406b80:	ldr	x0, [sp, #24]
  406b84:	ldr	x0, [x0, #32]
  406b88:	add	x0, x0, #0x390
  406b8c:	ldr	x0, [x0]
  406b90:	cmn	x0, #0x1
  406b94:	b.ne	406ba4 <tigetstr@plt+0x4524>  // b.any
  406b98:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406b9c:	add	x0, x0, #0xa40
  406ba0:	bl	4024d0 <_nc_warning@plt>
  406ba4:	ldr	x0, [sp, #24]
  406ba8:	ldr	x0, [x0, #32]
  406bac:	add	x0, x0, #0x378
  406bb0:	ldr	x0, [x0]
  406bb4:	cmp	x0, #0x0
  406bb8:	b.eq	406bd4 <tigetstr@plt+0x4554>  // b.none
  406bbc:	ldr	x0, [sp, #24]
  406bc0:	ldr	x0, [x0, #32]
  406bc4:	add	x0, x0, #0x378
  406bc8:	ldr	x0, [x0]
  406bcc:	cmn	x0, #0x1
  406bd0:	b.ne	406be0 <tigetstr@plt+0x4560>  // b.any
  406bd4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406bd8:	add	x0, x0, #0xa58
  406bdc:	bl	4024d0 <_nc_warning@plt>
  406be0:	ldr	x0, [sp, #24]
  406be4:	ldr	x0, [x0, #32]
  406be8:	add	x0, x0, #0x380
  406bec:	ldr	x0, [x0]
  406bf0:	cmp	x0, #0x0
  406bf4:	b.eq	406c10 <tigetstr@plt+0x4590>  // b.none
  406bf8:	ldr	x0, [sp, #24]
  406bfc:	ldr	x0, [x0, #32]
  406c00:	add	x0, x0, #0x380
  406c04:	ldr	x0, [x0]
  406c08:	cmn	x0, #0x1
  406c0c:	b.ne	406c1c <tigetstr@plt+0x459c>  // b.any
  406c10:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406c14:	add	x0, x0, #0xa78
  406c18:	bl	4024d0 <_nc_warning@plt>
  406c1c:	str	wzr, [sp, #76]
  406c20:	ldr	x0, [sp, #24]
  406c24:	ldr	x0, [x0, #32]
  406c28:	add	x0, x0, #0x58
  406c2c:	ldr	x0, [x0]
  406c30:	cmp	x0, #0x0
  406c34:	b.eq	406c74 <tigetstr@plt+0x45f4>  // b.none
  406c38:	ldr	x0, [sp, #24]
  406c3c:	ldr	x0, [x0, #32]
  406c40:	add	x0, x0, #0x58
  406c44:	ldr	x0, [x0]
  406c48:	cmn	x0, #0x1
  406c4c:	b.eq	406c74 <tigetstr@plt+0x45f4>  // b.none
  406c50:	ldr	x0, [sp, #24]
  406c54:	ldr	x1, [x0, #32]
  406c58:	ldr	w0, [sp, #76]
  406c5c:	add	w2, w0, #0x1
  406c60:	str	w2, [sp, #76]
  406c64:	ldr	x2, [x1, #88]
  406c68:	add	x1, sp, #0x20
  406c6c:	sxtw	x0, w0
  406c70:	str	x2, [x1, x0, lsl #3]
  406c74:	ldr	x0, [sp, #24]
  406c78:	ldr	x0, [x0, #32]
  406c7c:	add	x0, x0, #0x98
  406c80:	ldr	x0, [x0]
  406c84:	cmp	x0, #0x0
  406c88:	b.eq	406cc8 <tigetstr@plt+0x4648>  // b.none
  406c8c:	ldr	x0, [sp, #24]
  406c90:	ldr	x0, [x0, #32]
  406c94:	add	x0, x0, #0x98
  406c98:	ldr	x0, [x0]
  406c9c:	cmn	x0, #0x1
  406ca0:	b.eq	406cc8 <tigetstr@plt+0x4648>  // b.none
  406ca4:	ldr	x0, [sp, #24]
  406ca8:	ldr	x1, [x0, #32]
  406cac:	ldr	w0, [sp, #76]
  406cb0:	add	w2, w0, #0x1
  406cb4:	str	w2, [sp, #76]
  406cb8:	ldr	x2, [x1, #152]
  406cbc:	add	x1, sp, #0x20
  406cc0:	sxtw	x0, w0
  406cc4:	str	x2, [x1, x0, lsl #3]
  406cc8:	ldr	x0, [sp, #24]
  406ccc:	ldr	x0, [x0, #32]
  406cd0:	add	x0, x0, #0x70
  406cd4:	ldr	x0, [x0]
  406cd8:	cmp	x0, #0x0
  406cdc:	b.eq	406d1c <tigetstr@plt+0x469c>  // b.none
  406ce0:	ldr	x0, [sp, #24]
  406ce4:	ldr	x0, [x0, #32]
  406ce8:	add	x0, x0, #0x70
  406cec:	ldr	x0, [x0]
  406cf0:	cmn	x0, #0x1
  406cf4:	b.eq	406d1c <tigetstr@plt+0x469c>  // b.none
  406cf8:	ldr	x0, [sp, #24]
  406cfc:	ldr	x1, [x0, #32]
  406d00:	ldr	w0, [sp, #76]
  406d04:	add	w2, w0, #0x1
  406d08:	str	w2, [sp, #76]
  406d0c:	ldr	x2, [x1, #112]
  406d10:	add	x1, sp, #0x20
  406d14:	sxtw	x0, w0
  406d18:	str	x2, [x1, x0, lsl #3]
  406d1c:	ldr	x0, [sp, #24]
  406d20:	ldr	x0, [x0, #32]
  406d24:	add	x0, x0, #0x88
  406d28:	ldr	x0, [x0]
  406d2c:	cmp	x0, #0x0
  406d30:	b.eq	406d70 <tigetstr@plt+0x46f0>  // b.none
  406d34:	ldr	x0, [sp, #24]
  406d38:	ldr	x0, [x0, #32]
  406d3c:	add	x0, x0, #0x88
  406d40:	ldr	x0, [x0]
  406d44:	cmn	x0, #0x1
  406d48:	b.eq	406d70 <tigetstr@plt+0x46f0>  // b.none
  406d4c:	ldr	x0, [sp, #24]
  406d50:	ldr	x1, [x0, #32]
  406d54:	ldr	w0, [sp, #76]
  406d58:	add	w2, w0, #0x1
  406d5c:	str	w2, [sp, #76]
  406d60:	ldr	x2, [x1, #136]
  406d64:	add	x1, sp, #0x20
  406d68:	sxtw	x0, w0
  406d6c:	str	x2, [x1, x0, lsl #3]
  406d70:	ldr	w0, [sp, #76]
  406d74:	cmp	w0, #0x4
  406d78:	b.ne	406d88 <tigetstr@plt+0x4708>  // b.any
  406d7c:	add	x0, sp, #0x20
  406d80:	bl	405db4 <tigetstr@plt+0x3734>
  406d84:	b	40700c <tigetstr@plt+0x498c>
  406d88:	ldr	w0, [sp, #76]
  406d8c:	cmp	w0, #0x0
  406d90:	b.eq	40700c <tigetstr@plt+0x498c>  // b.none
  406d94:	str	wzr, [sp, #76]
  406d98:	ldr	x0, [sp, #24]
  406d9c:	ldr	x0, [x0, #32]
  406da0:	add	x0, x0, #0x58
  406da4:	ldr	x0, [x0]
  406da8:	cmp	x0, #0x0
  406dac:	b.eq	406dfc <tigetstr@plt+0x477c>  // b.none
  406db0:	ldr	x0, [sp, #24]
  406db4:	ldr	x0, [x0, #32]
  406db8:	add	x0, x0, #0x58
  406dbc:	ldr	x0, [x0]
  406dc0:	cmn	x0, #0x1
  406dc4:	b.eq	406dfc <tigetstr@plt+0x477c>  // b.none
  406dc8:	ldr	x0, [sp, #24]
  406dcc:	ldr	x0, [x0, #32]
  406dd0:	add	x0, x0, #0x58
  406dd4:	ldr	x2, [x0]
  406dd8:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406ddc:	add	x1, x0, #0x6f8
  406de0:	mov	x0, x2
  406de4:	bl	402460 <strcmp@plt>
  406de8:	cmp	w0, #0x0
  406dec:	b.eq	406dfc <tigetstr@plt+0x477c>  // b.none
  406df0:	ldr	w0, [sp, #76]
  406df4:	add	w0, w0, #0x1
  406df8:	str	w0, [sp, #76]
  406dfc:	ldr	x0, [sp, #24]
  406e00:	ldr	x0, [x0, #32]
  406e04:	add	x0, x0, #0x70
  406e08:	ldr	x0, [x0]
  406e0c:	cmp	x0, #0x0
  406e10:	b.eq	406e60 <tigetstr@plt+0x47e0>  // b.none
  406e14:	ldr	x0, [sp, #24]
  406e18:	ldr	x0, [x0, #32]
  406e1c:	add	x0, x0, #0x70
  406e20:	ldr	x0, [x0]
  406e24:	cmn	x0, #0x1
  406e28:	b.eq	406e60 <tigetstr@plt+0x47e0>  // b.none
  406e2c:	ldr	x0, [sp, #24]
  406e30:	ldr	x0, [x0, #32]
  406e34:	add	x0, x0, #0x70
  406e38:	ldr	x2, [x0]
  406e3c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406e40:	add	x1, x0, #0x700
  406e44:	mov	x0, x2
  406e48:	bl	402460 <strcmp@plt>
  406e4c:	cmp	w0, #0x0
  406e50:	b.eq	406e60 <tigetstr@plt+0x47e0>  // b.none
  406e54:	ldr	w0, [sp, #76]
  406e58:	add	w0, w0, #0x1
  406e5c:	str	w0, [sp, #76]
  406e60:	ldr	x0, [sp, #24]
  406e64:	ldr	x0, [x0, #32]
  406e68:	add	x0, x0, #0x98
  406e6c:	ldr	x0, [x0]
  406e70:	cmp	x0, #0x0
  406e74:	b.eq	406eb8 <tigetstr@plt+0x4838>  // b.none
  406e78:	ldr	x0, [sp, #24]
  406e7c:	ldr	x0, [x0, #32]
  406e80:	add	x0, x0, #0x98
  406e84:	ldr	x0, [x0]
  406e88:	cmn	x0, #0x1
  406e8c:	b.eq	406eb8 <tigetstr@plt+0x4838>  // b.none
  406e90:	ldr	x0, [sp, #24]
  406e94:	ldr	x0, [x0, #32]
  406e98:	add	x0, x0, #0x98
  406e9c:	ldr	x0, [x0]
  406ea0:	bl	402160 <strlen@plt>
  406ea4:	cmp	x0, #0x1
  406ea8:	b.ls	406eb8 <tigetstr@plt+0x4838>  // b.plast
  406eac:	ldr	w0, [sp, #76]
  406eb0:	add	w0, w0, #0x1
  406eb4:	str	w0, [sp, #76]
  406eb8:	ldr	x0, [sp, #24]
  406ebc:	ldr	x0, [x0, #32]
  406ec0:	add	x0, x0, #0x88
  406ec4:	ldr	x0, [x0]
  406ec8:	cmp	x0, #0x0
  406ecc:	b.eq	406f10 <tigetstr@plt+0x4890>  // b.none
  406ed0:	ldr	x0, [sp, #24]
  406ed4:	ldr	x0, [x0, #32]
  406ed8:	add	x0, x0, #0x88
  406edc:	ldr	x0, [x0]
  406ee0:	cmn	x0, #0x1
  406ee4:	b.eq	406f10 <tigetstr@plt+0x4890>  // b.none
  406ee8:	ldr	x0, [sp, #24]
  406eec:	ldr	x0, [x0, #32]
  406ef0:	add	x0, x0, #0x88
  406ef4:	ldr	x0, [x0]
  406ef8:	bl	402160 <strlen@plt>
  406efc:	cmp	x0, #0x1
  406f00:	b.ls	406f10 <tigetstr@plt+0x4890>  // b.plast
  406f04:	ldr	w0, [sp, #76]
  406f08:	add	w0, w0, #0x1
  406f0c:	str	w0, [sp, #76]
  406f10:	ldr	w0, [sp, #76]
  406f14:	cmp	w0, #0x0
  406f18:	b.eq	40700c <tigetstr@plt+0x498c>  // b.none
  406f1c:	ldr	x0, [sp, #24]
  406f20:	ldr	x0, [x0, #32]
  406f24:	add	x0, x0, #0x58
  406f28:	ldr	x0, [x0]
  406f2c:	cmp	x0, #0x0
  406f30:	b.eq	406f4c <tigetstr@plt+0x48cc>  // b.none
  406f34:	ldr	x0, [sp, #24]
  406f38:	ldr	x0, [x0, #32]
  406f3c:	add	x0, x0, #0x58
  406f40:	ldr	x0, [x0]
  406f44:	cmn	x0, #0x1
  406f48:	b.ne	406f58 <tigetstr@plt+0x48d8>  // b.any
  406f4c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406f50:	add	x0, x0, #0xa98
  406f54:	bl	4024d0 <_nc_warning@plt>
  406f58:	ldr	x0, [sp, #24]
  406f5c:	ldr	x0, [x0, #32]
  406f60:	add	x0, x0, #0x98
  406f64:	ldr	x0, [x0]
  406f68:	cmp	x0, #0x0
  406f6c:	b.eq	406f88 <tigetstr@plt+0x4908>  // b.none
  406f70:	ldr	x0, [sp, #24]
  406f74:	ldr	x0, [x0, #32]
  406f78:	add	x0, x0, #0x98
  406f7c:	ldr	x0, [x0]
  406f80:	cmn	x0, #0x1
  406f84:	b.ne	406f94 <tigetstr@plt+0x4914>  // b.any
  406f88:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406f8c:	add	x0, x0, #0xab0
  406f90:	bl	4024d0 <_nc_warning@plt>
  406f94:	ldr	x0, [sp, #24]
  406f98:	ldr	x0, [x0, #32]
  406f9c:	add	x0, x0, #0x70
  406fa0:	ldr	x0, [x0]
  406fa4:	cmp	x0, #0x0
  406fa8:	b.eq	406fc4 <tigetstr@plt+0x4944>  // b.none
  406fac:	ldr	x0, [sp, #24]
  406fb0:	ldr	x0, [x0, #32]
  406fb4:	add	x0, x0, #0x70
  406fb8:	ldr	x0, [x0]
  406fbc:	cmn	x0, #0x1
  406fc0:	b.ne	406fd0 <tigetstr@plt+0x4950>  // b.any
  406fc4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  406fc8:	add	x0, x0, #0xac8
  406fcc:	bl	4024d0 <_nc_warning@plt>
  406fd0:	ldr	x0, [sp, #24]
  406fd4:	ldr	x0, [x0, #32]
  406fd8:	add	x0, x0, #0x88
  406fdc:	ldr	x0, [x0]
  406fe0:	cmp	x0, #0x0
  406fe4:	b.eq	407000 <tigetstr@plt+0x4980>  // b.none
  406fe8:	ldr	x0, [sp, #24]
  406fec:	ldr	x0, [x0, #32]
  406ff0:	add	x0, x0, #0x88
  406ff4:	ldr	x0, [x0]
  406ff8:	cmn	x0, #0x1
  406ffc:	b.ne	40700c <tigetstr@plt+0x498c>  // b.any
  407000:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407004:	add	x0, x0, #0xae0
  407008:	bl	4024d0 <_nc_warning@plt>
  40700c:	nop
  407010:	ldp	x29, x30, [sp], #80
  407014:	ret
  407018:	stp	x29, x30, [sp, #-192]!
  40701c:	mov	x29, sp
  407020:	str	x0, [sp, #24]
  407024:	ldr	x0, [sp, #24]
  407028:	ldr	x0, [x0, #32]
  40702c:	add	x0, x0, #0x458
  407030:	ldr	x0, [x0]
  407034:	cmn	x0, #0x1
  407038:	b.eq	407518 <tigetstr@plt+0x4e98>  // b.none
  40703c:	ldr	x0, [sp, #24]
  407040:	ldr	x0, [x0, #32]
  407044:	add	x0, x0, #0x458
  407048:	ldr	x0, [x0]
  40704c:	cmp	x0, #0x0
  407050:	b.eq	407518 <tigetstr@plt+0x4e98>  // b.none
  407054:	ldr	x0, [sp, #24]
  407058:	ldr	x0, [x0, #32]
  40705c:	add	x0, x0, #0x460
  407060:	ldr	x0, [x0]
  407064:	cmn	x0, #0x1
  407068:	b.eq	407518 <tigetstr@plt+0x4e98>  // b.none
  40706c:	ldr	x0, [sp, #24]
  407070:	ldr	x0, [x0, #32]
  407074:	add	x0, x0, #0x460
  407078:	ldr	x0, [x0]
  40707c:	cmp	x0, #0x0
  407080:	b.eq	407518 <tigetstr@plt+0x4e98>  // b.none
  407084:	ldr	x0, [sp, #24]
  407088:	ldr	x0, [x0, #32]
  40708c:	add	x0, x0, #0x468
  407090:	ldr	x0, [x0]
  407094:	cmn	x0, #0x1
  407098:	b.eq	407518 <tigetstr@plt+0x4e98>  // b.none
  40709c:	ldr	x0, [sp, #24]
  4070a0:	ldr	x0, [x0, #32]
  4070a4:	add	x0, x0, #0x468
  4070a8:	ldr	x0, [x0]
  4070ac:	cmp	x0, #0x0
  4070b0:	b.eq	407518 <tigetstr@plt+0x4e98>  // b.none
  4070b4:	ldr	x0, [sp, #24]
  4070b8:	ldr	x0, [x0, #32]
  4070bc:	add	x0, x0, #0x470
  4070c0:	ldr	x0, [x0]
  4070c4:	cmn	x0, #0x1
  4070c8:	b.eq	407518 <tigetstr@plt+0x4e98>  // b.none
  4070cc:	ldr	x0, [sp, #24]
  4070d0:	ldr	x0, [x0, #32]
  4070d4:	add	x0, x0, #0x470
  4070d8:	ldr	x0, [x0]
  4070dc:	cmp	x0, #0x0
  4070e0:	b.eq	407518 <tigetstr@plt+0x4e98>  // b.none
  4070e4:	ldr	x0, [sp, #24]
  4070e8:	ldr	x0, [x0, #32]
  4070ec:	add	x0, x0, #0x478
  4070f0:	ldr	x0, [x0]
  4070f4:	cmn	x0, #0x1
  4070f8:	b.eq	407518 <tigetstr@plt+0x4e98>  // b.none
  4070fc:	ldr	x0, [sp, #24]
  407100:	ldr	x0, [x0, #32]
  407104:	add	x0, x0, #0x478
  407108:	ldr	x0, [x0]
  40710c:	cmp	x0, #0x0
  407110:	b.eq	407518 <tigetstr@plt+0x4e98>  // b.none
  407114:	str	wzr, [sp, #188]
  407118:	ldr	x0, [sp, #24]
  40711c:	ldr	x0, [x0, #32]
  407120:	add	x0, x0, #0x458
  407124:	ldr	x0, [x0]
  407128:	bl	405cc0 <tigetstr@plt+0x3640>
  40712c:	and	w0, w0, #0xff
  407130:	strb	w0, [sp, #72]
  407134:	ldr	x0, [sp, #24]
  407138:	ldr	x0, [x0, #32]
  40713c:	add	x0, x0, #0x460
  407140:	ldr	x0, [x0]
  407144:	bl	405cc0 <tigetstr@plt+0x3640>
  407148:	and	w0, w0, #0xff
  40714c:	strb	w0, [sp, #73]
  407150:	ldr	x0, [sp, #24]
  407154:	ldr	x0, [x0, #32]
  407158:	add	x0, x0, #0x468
  40715c:	ldr	x0, [x0]
  407160:	bl	405cc0 <tigetstr@plt+0x3640>
  407164:	and	w0, w0, #0xff
  407168:	strb	w0, [sp, #74]
  40716c:	ldr	x0, [sp, #24]
  407170:	ldr	x0, [x0, #32]
  407174:	add	x0, x0, #0x470
  407178:	ldr	x0, [x0]
  40717c:	bl	405cc0 <tigetstr@plt+0x3640>
  407180:	and	w0, w0, #0xff
  407184:	strb	w0, [sp, #75]
  407188:	ldr	x0, [sp, #24]
  40718c:	ldr	x0, [x0, #32]
  407190:	add	x0, x0, #0x478
  407194:	ldr	x0, [x0]
  407198:	bl	405cc0 <tigetstr@plt+0x3640>
  40719c:	and	w0, w0, #0xff
  4071a0:	strb	w0, [sp, #76]
  4071a4:	strb	wzr, [sp, #77]
  4071a8:	add	x2, sp, #0x48
  4071ac:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4071b0:	add	x1, x0, #0xaf8
  4071b4:	mov	x0, x2
  4071b8:	bl	402460 <strcmp@plt>
  4071bc:	cmp	w0, #0x0
  4071c0:	b.eq	407820 <tigetstr@plt+0x51a0>  // b.none
  4071c4:	ldr	x0, [sp, #24]
  4071c8:	ldr	x0, [x0, #32]
  4071cc:	add	x0, x0, #0x458
  4071d0:	ldr	x0, [x0]
  4071d4:	bl	405d40 <tigetstr@plt+0x36c0>
  4071d8:	str	x0, [sp, #32]
  4071dc:	ldr	x0, [sp, #24]
  4071e0:	ldr	x0, [x0, #32]
  4071e4:	add	x0, x0, #0x460
  4071e8:	ldr	x0, [x0]
  4071ec:	bl	405d40 <tigetstr@plt+0x36c0>
  4071f0:	str	x0, [sp, #40]
  4071f4:	ldr	x0, [sp, #24]
  4071f8:	ldr	x0, [x0, #32]
  4071fc:	add	x0, x0, #0x468
  407200:	ldr	x0, [x0]
  407204:	bl	405d40 <tigetstr@plt+0x36c0>
  407208:	str	x0, [sp, #48]
  40720c:	ldr	x0, [sp, #24]
  407210:	ldr	x0, [x0, #32]
  407214:	add	x0, x0, #0x470
  407218:	ldr	x0, [x0]
  40721c:	bl	405d40 <tigetstr@plt+0x36c0>
  407220:	str	x0, [sp, #56]
  407224:	ldr	x0, [sp, #24]
  407228:	ldr	x0, [x0, #32]
  40722c:	add	x0, x0, #0x478
  407230:	ldr	x0, [x0]
  407234:	bl	405d40 <tigetstr@plt+0x36c0>
  407238:	str	x0, [sp, #64]
  40723c:	str	wzr, [sp, #184]
  407240:	b	407268 <tigetstr@plt+0x4be8>
  407244:	ldrsw	x0, [sp, #184]
  407248:	lsl	x0, x0, #3
  40724c:	add	x1, sp, #0x20
  407250:	ldr	x0, [x1, x0]
  407254:	cmp	x0, #0x0
  407258:	b.lt	407828 <tigetstr@plt+0x51a8>  // b.tstop
  40725c:	ldr	w0, [sp, #184]
  407260:	add	w0, w0, #0x1
  407264:	str	w0, [sp, #184]
  407268:	ldr	w0, [sp, #184]
  40726c:	cmp	w0, #0x4
  407270:	b.le	407244 <tigetstr@plt+0x4bc4>
  407274:	mov	w0, #0x1                   	// #1
  407278:	str	w0, [sp, #184]
  40727c:	b	4072c8 <tigetstr@plt+0x4c48>
  407280:	ldrsw	x0, [sp, #184]
  407284:	lsl	x0, x0, #3
  407288:	add	x1, sp, #0x20
  40728c:	ldr	x1, [x1, x0]
  407290:	ldr	w0, [sp, #184]
  407294:	sub	w0, w0, #0x1
  407298:	sxtw	x0, w0
  40729c:	lsl	x0, x0, #3
  4072a0:	add	x2, sp, #0x20
  4072a4:	ldr	x0, [x2, x0]
  4072a8:	cmp	x1, x0
  4072ac:	b.le	4072bc <tigetstr@plt+0x4c3c>
  4072b0:	ldr	w0, [sp, #188]
  4072b4:	add	w0, w0, #0x1
  4072b8:	str	w0, [sp, #188]
  4072bc:	ldr	w0, [sp, #184]
  4072c0:	add	w0, w0, #0x1
  4072c4:	str	w0, [sp, #184]
  4072c8:	ldr	w0, [sp, #184]
  4072cc:	cmp	w0, #0x4
  4072d0:	b.le	407280 <tigetstr@plt+0x4c00>
  4072d4:	ldr	w0, [sp, #188]
  4072d8:	cmp	w0, #0x4
  4072dc:	b.eq	4077ac <tigetstr@plt+0x512c>  // b.none
  4072e0:	strb	wzr, [sp, #80]
  4072e4:	str	wzr, [sp, #184]
  4072e8:	mov	x0, #0xffffffffffffffff    	// #-1
  4072ec:	str	x0, [sp, #168]
  4072f0:	b	4074f4 <tigetstr@plt+0x4e74>
  4072f4:	str	wzr, [sp, #180]
  4072f8:	mov	w0, #0xffffffff            	// #-1
  4072fc:	str	w0, [sp, #176]
  407300:	mov	x0, #0x64                  	// #100
  407304:	str	x0, [sp, #160]
  407308:	b	40736c <tigetstr@plt+0x4cec>
  40730c:	ldrsw	x0, [sp, #180]
  407310:	lsl	x0, x0, #3
  407314:	add	x1, sp, #0x20
  407318:	ldr	x0, [x1, x0]
  40731c:	ldr	x1, [sp, #168]
  407320:	cmp	x1, x0
  407324:	b.ge	407360 <tigetstr@plt+0x4ce0>  // b.tcont
  407328:	ldrsw	x0, [sp, #180]
  40732c:	lsl	x0, x0, #3
  407330:	add	x1, sp, #0x20
  407334:	ldr	x0, [x1, x0]
  407338:	ldr	x1, [sp, #160]
  40733c:	cmp	x1, x0
  407340:	b.le	407360 <tigetstr@plt+0x4ce0>
  407344:	ldrsw	x0, [sp, #180]
  407348:	lsl	x0, x0, #3
  40734c:	add	x1, sp, #0x20
  407350:	ldr	x0, [x1, x0]
  407354:	str	x0, [sp, #160]
  407358:	ldr	w0, [sp, #180]
  40735c:	str	w0, [sp, #176]
  407360:	ldr	w0, [sp, #180]
  407364:	add	w0, w0, #0x1
  407368:	str	w0, [sp, #180]
  40736c:	ldr	w0, [sp, #180]
  407370:	cmp	w0, #0x4
  407374:	b.le	40730c <tigetstr@plt+0x4c8c>
  407378:	ldr	x0, [sp, #160]
  40737c:	str	x0, [sp, #168]
  407380:	ldr	w0, [sp, #176]
  407384:	cmp	w0, #0x4
  407388:	b.eq	4074b4 <tigetstr@plt+0x4e34>  // b.none
  40738c:	ldr	w0, [sp, #176]
  407390:	cmp	w0, #0x4
  407394:	b.gt	4074e8 <tigetstr@plt+0x4e68>
  407398:	ldr	w0, [sp, #176]
  40739c:	cmp	w0, #0x3
  4073a0:	b.eq	407480 <tigetstr@plt+0x4e00>  // b.none
  4073a4:	ldr	w0, [sp, #176]
  4073a8:	cmp	w0, #0x3
  4073ac:	b.gt	4074e8 <tigetstr@plt+0x4e68>
  4073b0:	ldr	w0, [sp, #176]
  4073b4:	cmp	w0, #0x2
  4073b8:	b.eq	40744c <tigetstr@plt+0x4dcc>  // b.none
  4073bc:	ldr	w0, [sp, #176]
  4073c0:	cmp	w0, #0x2
  4073c4:	b.gt	4074e8 <tigetstr@plt+0x4e68>
  4073c8:	ldr	w0, [sp, #176]
  4073cc:	cmp	w0, #0x0
  4073d0:	b.eq	4073e4 <tigetstr@plt+0x4d64>  // b.none
  4073d4:	ldr	w0, [sp, #176]
  4073d8:	cmp	w0, #0x1
  4073dc:	b.eq	407418 <tigetstr@plt+0x4d98>  // b.none
  4073e0:	b	4074e8 <tigetstr@plt+0x4e68>
  4073e4:	add	x0, sp, #0x50
  4073e8:	bl	402160 <strlen@plt>
  4073ec:	mov	x1, x0
  4073f0:	add	x0, sp, #0x50
  4073f4:	add	x2, x0, x1
  4073f8:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4073fc:	add	x1, x0, #0xb00
  407400:	mov	x0, x2
  407404:	ldr	w2, [x1]
  407408:	str	w2, [x0]
  40740c:	ldrb	w1, [x1, #4]
  407410:	strb	w1, [x0, #4]
  407414:	b	4074e8 <tigetstr@plt+0x4e68>
  407418:	add	x0, sp, #0x50
  40741c:	bl	402160 <strlen@plt>
  407420:	mov	x1, x0
  407424:	add	x0, sp, #0x50
  407428:	add	x2, x0, x1
  40742c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407430:	add	x1, x0, #0xb08
  407434:	mov	x0, x2
  407438:	ldr	w2, [x1]
  40743c:	str	w2, [x0]
  407440:	ldrb	w1, [x1, #4]
  407444:	strb	w1, [x0, #4]
  407448:	b	4074e8 <tigetstr@plt+0x4e68>
  40744c:	add	x0, sp, #0x50
  407450:	bl	402160 <strlen@plt>
  407454:	mov	x1, x0
  407458:	add	x0, sp, #0x50
  40745c:	add	x2, x0, x1
  407460:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407464:	add	x1, x0, #0xb10
  407468:	mov	x0, x2
  40746c:	ldr	w2, [x1]
  407470:	str	w2, [x0]
  407474:	ldrb	w1, [x1, #4]
  407478:	strb	w1, [x0, #4]
  40747c:	b	4074e8 <tigetstr@plt+0x4e68>
  407480:	add	x0, sp, #0x50
  407484:	bl	402160 <strlen@plt>
  407488:	mov	x1, x0
  40748c:	add	x0, sp, #0x50
  407490:	add	x2, x0, x1
  407494:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407498:	add	x1, x0, #0xb18
  40749c:	mov	x0, x2
  4074a0:	ldr	w2, [x1]
  4074a4:	str	w2, [x0]
  4074a8:	ldrb	w1, [x1, #4]
  4074ac:	strb	w1, [x0, #4]
  4074b0:	b	4074e8 <tigetstr@plt+0x4e68>
  4074b4:	add	x0, sp, #0x50
  4074b8:	bl	402160 <strlen@plt>
  4074bc:	mov	x1, x0
  4074c0:	add	x0, sp, #0x50
  4074c4:	add	x2, x0, x1
  4074c8:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4074cc:	add	x1, x0, #0xb20
  4074d0:	mov	x0, x2
  4074d4:	ldr	w2, [x1]
  4074d8:	str	w2, [x0]
  4074dc:	ldrb	w1, [x1, #4]
  4074e0:	strb	w1, [x0, #4]
  4074e4:	nop
  4074e8:	ldr	w0, [sp, #184]
  4074ec:	add	w0, w0, #0x1
  4074f0:	str	w0, [sp, #184]
  4074f4:	ldr	w0, [sp, #184]
  4074f8:	cmp	w0, #0x4
  4074fc:	b.le	4072f4 <tigetstr@plt+0x4c74>
  407500:	add	x0, sp, #0x50
  407504:	mov	x1, x0
  407508:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  40750c:	add	x0, x0, #0xb28
  407510:	bl	4024d0 <_nc_warning@plt>
  407514:	b	4077ac <tigetstr@plt+0x512c>
  407518:	ldr	x0, [sp, #24]
  40751c:	ldr	x0, [x0, #32]
  407520:	add	x0, x0, #0x458
  407524:	ldr	x0, [x0]
  407528:	cmn	x0, #0x1
  40752c:	b.eq	407548 <tigetstr@plt+0x4ec8>  // b.none
  407530:	ldr	x0, [sp, #24]
  407534:	ldr	x0, [x0, #32]
  407538:	add	x0, x0, #0x458
  40753c:	ldr	x0, [x0]
  407540:	cmp	x0, #0x0
  407544:	b.ne	407608 <tigetstr@plt+0x4f88>  // b.any
  407548:	ldr	x0, [sp, #24]
  40754c:	ldr	x0, [x0, #32]
  407550:	add	x0, x0, #0x460
  407554:	ldr	x0, [x0]
  407558:	cmn	x0, #0x1
  40755c:	b.eq	407578 <tigetstr@plt+0x4ef8>  // b.none
  407560:	ldr	x0, [sp, #24]
  407564:	ldr	x0, [x0, #32]
  407568:	add	x0, x0, #0x460
  40756c:	ldr	x0, [x0]
  407570:	cmp	x0, #0x0
  407574:	b.ne	407608 <tigetstr@plt+0x4f88>  // b.any
  407578:	ldr	x0, [sp, #24]
  40757c:	ldr	x0, [x0, #32]
  407580:	add	x0, x0, #0x468
  407584:	ldr	x0, [x0]
  407588:	cmn	x0, #0x1
  40758c:	b.eq	4075a8 <tigetstr@plt+0x4f28>  // b.none
  407590:	ldr	x0, [sp, #24]
  407594:	ldr	x0, [x0, #32]
  407598:	add	x0, x0, #0x468
  40759c:	ldr	x0, [x0]
  4075a0:	cmp	x0, #0x0
  4075a4:	b.ne	407608 <tigetstr@plt+0x4f88>  // b.any
  4075a8:	ldr	x0, [sp, #24]
  4075ac:	ldr	x0, [x0, #32]
  4075b0:	add	x0, x0, #0x470
  4075b4:	ldr	x0, [x0]
  4075b8:	cmn	x0, #0x1
  4075bc:	b.eq	4075d8 <tigetstr@plt+0x4f58>  // b.none
  4075c0:	ldr	x0, [sp, #24]
  4075c4:	ldr	x0, [x0, #32]
  4075c8:	add	x0, x0, #0x470
  4075cc:	ldr	x0, [x0]
  4075d0:	cmp	x0, #0x0
  4075d4:	b.ne	407608 <tigetstr@plt+0x4f88>  // b.any
  4075d8:	ldr	x0, [sp, #24]
  4075dc:	ldr	x0, [x0, #32]
  4075e0:	add	x0, x0, #0x478
  4075e4:	ldr	x0, [x0]
  4075e8:	cmn	x0, #0x1
  4075ec:	b.eq	4077b0 <tigetstr@plt+0x5130>  // b.none
  4075f0:	ldr	x0, [sp, #24]
  4075f4:	ldr	x0, [x0, #32]
  4075f8:	add	x0, x0, #0x478
  4075fc:	ldr	x0, [x0]
  407600:	cmp	x0, #0x0
  407604:	b.eq	4077b0 <tigetstr@plt+0x5130>  // b.none
  407608:	strb	wzr, [sp, #80]
  40760c:	ldr	x0, [sp, #24]
  407610:	ldr	x0, [x0, #32]
  407614:	add	x0, x0, #0x458
  407618:	ldr	x0, [x0]
  40761c:	bl	405d40 <tigetstr@plt+0x36c0>
  407620:	cmp	x0, #0x0
  407624:	b.lt	407658 <tigetstr@plt+0x4fd8>  // b.tstop
  407628:	add	x0, sp, #0x50
  40762c:	bl	402160 <strlen@plt>
  407630:	mov	x1, x0
  407634:	add	x0, sp, #0x50
  407638:	add	x2, x0, x1
  40763c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407640:	add	x1, x0, #0xb00
  407644:	mov	x0, x2
  407648:	ldr	w2, [x1]
  40764c:	str	w2, [x0]
  407650:	ldrb	w1, [x1, #4]
  407654:	strb	w1, [x0, #4]
  407658:	ldr	x0, [sp, #24]
  40765c:	ldr	x0, [x0, #32]
  407660:	add	x0, x0, #0x460
  407664:	ldr	x0, [x0]
  407668:	bl	405d40 <tigetstr@plt+0x36c0>
  40766c:	cmp	x0, #0x0
  407670:	b.lt	4076a4 <tigetstr@plt+0x5024>  // b.tstop
  407674:	add	x0, sp, #0x50
  407678:	bl	402160 <strlen@plt>
  40767c:	mov	x1, x0
  407680:	add	x0, sp, #0x50
  407684:	add	x2, x0, x1
  407688:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  40768c:	add	x1, x0, #0xb08
  407690:	mov	x0, x2
  407694:	ldr	w2, [x1]
  407698:	str	w2, [x0]
  40769c:	ldrb	w1, [x1, #4]
  4076a0:	strb	w1, [x0, #4]
  4076a4:	ldr	x0, [sp, #24]
  4076a8:	ldr	x0, [x0, #32]
  4076ac:	add	x0, x0, #0x468
  4076b0:	ldr	x0, [x0]
  4076b4:	bl	405d40 <tigetstr@plt+0x36c0>
  4076b8:	cmp	x0, #0x0
  4076bc:	b.lt	4076f0 <tigetstr@plt+0x5070>  // b.tstop
  4076c0:	add	x0, sp, #0x50
  4076c4:	bl	402160 <strlen@plt>
  4076c8:	mov	x1, x0
  4076cc:	add	x0, sp, #0x50
  4076d0:	add	x2, x0, x1
  4076d4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4076d8:	add	x1, x0, #0xb10
  4076dc:	mov	x0, x2
  4076e0:	ldr	w2, [x1]
  4076e4:	str	w2, [x0]
  4076e8:	ldrb	w1, [x1, #4]
  4076ec:	strb	w1, [x0, #4]
  4076f0:	ldr	x0, [sp, #24]
  4076f4:	ldr	x0, [x0, #32]
  4076f8:	add	x0, x0, #0x470
  4076fc:	ldr	x0, [x0]
  407700:	bl	405d40 <tigetstr@plt+0x36c0>
  407704:	cmp	x0, #0x0
  407708:	b.lt	40773c <tigetstr@plt+0x50bc>  // b.tstop
  40770c:	add	x0, sp, #0x50
  407710:	bl	402160 <strlen@plt>
  407714:	mov	x1, x0
  407718:	add	x0, sp, #0x50
  40771c:	add	x2, x0, x1
  407720:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407724:	add	x1, x0, #0xb18
  407728:	mov	x0, x2
  40772c:	ldr	w2, [x1]
  407730:	str	w2, [x0]
  407734:	ldrb	w1, [x1, #4]
  407738:	strb	w1, [x0, #4]
  40773c:	ldr	x0, [sp, #24]
  407740:	ldr	x0, [x0, #32]
  407744:	add	x0, x0, #0x478
  407748:	ldr	x0, [x0]
  40774c:	bl	405d40 <tigetstr@plt+0x36c0>
  407750:	cmp	x0, #0x0
  407754:	b.lt	407788 <tigetstr@plt+0x5108>  // b.tstop
  407758:	add	x0, sp, #0x50
  40775c:	bl	402160 <strlen@plt>
  407760:	mov	x1, x0
  407764:	add	x0, sp, #0x50
  407768:	add	x2, x0, x1
  40776c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407770:	add	x1, x0, #0xb20
  407774:	mov	x0, x2
  407778:	ldr	w2, [x1]
  40777c:	str	w2, [x0]
  407780:	ldrb	w1, [x1, #4]
  407784:	strb	w1, [x0, #4]
  407788:	ldrb	w0, [sp, #80]
  40778c:	cmp	w0, #0x0
  407790:	b.eq	4077b0 <tigetstr@plt+0x5130>  // b.none
  407794:	add	x0, sp, #0x50
  407798:	mov	x1, x0
  40779c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4077a0:	add	x0, x0, #0xb50
  4077a4:	bl	4024d0 <_nc_warning@plt>
  4077a8:	b	4077b0 <tigetstr@plt+0x5130>
  4077ac:	nop
  4077b0:	ldr	x0, [sp, #24]
  4077b4:	ldr	x0, [x0, #32]
  4077b8:	add	x0, x0, #0x268
  4077bc:	ldr	x0, [x0]
  4077c0:	cmp	x0, #0x0
  4077c4:	b.eq	40782c <tigetstr@plt+0x51ac>  // b.none
  4077c8:	ldr	x0, [sp, #24]
  4077cc:	ldr	x0, [x0, #32]
  4077d0:	add	x0, x0, #0x268
  4077d4:	ldr	x0, [x0]
  4077d8:	cmn	x0, #0x1
  4077dc:	b.eq	40782c <tigetstr@plt+0x51ac>  // b.none
  4077e0:	ldr	x0, [sp, #24]
  4077e4:	ldr	x0, [x0, #32]
  4077e8:	add	x0, x0, #0x1d8
  4077ec:	ldr	x0, [x0]
  4077f0:	cmp	x0, #0x0
  4077f4:	b.eq	407810 <tigetstr@plt+0x5190>  // b.none
  4077f8:	ldr	x0, [sp, #24]
  4077fc:	ldr	x0, [x0, #32]
  407800:	add	x0, x0, #0x1d8
  407804:	ldr	x0, [x0]
  407808:	cmn	x0, #0x1
  40780c:	b.ne	40782c <tigetstr@plt+0x51ac>  // b.any
  407810:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407814:	add	x0, x0, #0xb70
  407818:	bl	4024d0 <_nc_warning@plt>
  40781c:	b	40782c <tigetstr@plt+0x51ac>
  407820:	nop
  407824:	b	40782c <tigetstr@plt+0x51ac>
  407828:	nop
  40782c:	ldp	x29, x30, [sp], #192
  407830:	ret
  407834:	stp	x29, x30, [sp, #-32]!
  407838:	mov	x29, sp
  40783c:	str	x0, [sp, #24]
  407840:	ldr	x0, [sp, #24]
  407844:	ldr	x0, [x0, #32]
  407848:	add	x0, x0, #0xa00
  40784c:	ldr	x0, [x0]
  407850:	cmp	x0, #0x0
  407854:	b.eq	4078ac <tigetstr@plt+0x522c>  // b.none
  407858:	ldr	x0, [sp, #24]
  40785c:	ldr	x0, [x0, #32]
  407860:	add	x0, x0, #0xa00
  407864:	ldr	x0, [x0]
  407868:	cmn	x0, #0x1
  40786c:	b.eq	4078ac <tigetstr@plt+0x522c>  // b.none
  407870:	ldr	x0, [sp, #24]
  407874:	ldr	x0, [x0, #32]
  407878:	add	x0, x0, #0x9a8
  40787c:	ldr	x0, [x0]
  407880:	cmp	x0, #0x0
  407884:	b.eq	4078a0 <tigetstr@plt+0x5220>  // b.none
  407888:	ldr	x0, [sp, #24]
  40788c:	ldr	x0, [x0, #32]
  407890:	add	x0, x0, #0x9a8
  407894:	ldr	x0, [x0]
  407898:	cmn	x0, #0x1
  40789c:	b.ne	4078ac <tigetstr@plt+0x522c>  // b.any
  4078a0:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4078a4:	add	x0, x0, #0xb88
  4078a8:	bl	4024d0 <_nc_warning@plt>
  4078ac:	ldr	x0, [sp, #24]
  4078b0:	ldr	x0, [x0, #32]
  4078b4:	add	x0, x0, #0x9a8
  4078b8:	ldr	x0, [x0]
  4078bc:	cmp	x0, #0x0
  4078c0:	b.eq	407918 <tigetstr@plt+0x5298>  // b.none
  4078c4:	ldr	x0, [sp, #24]
  4078c8:	ldr	x0, [x0, #32]
  4078cc:	add	x0, x0, #0x9a8
  4078d0:	ldr	x0, [x0]
  4078d4:	cmn	x0, #0x1
  4078d8:	b.eq	407918 <tigetstr@plt+0x5298>  // b.none
  4078dc:	ldr	x0, [sp, #24]
  4078e0:	ldr	x0, [x0, #32]
  4078e4:	add	x0, x0, #0xa00
  4078e8:	ldr	x0, [x0]
  4078ec:	cmp	x0, #0x0
  4078f0:	b.eq	40790c <tigetstr@plt+0x528c>  // b.none
  4078f4:	ldr	x0, [sp, #24]
  4078f8:	ldr	x0, [x0, #32]
  4078fc:	add	x0, x0, #0xa00
  407900:	ldr	x0, [x0]
  407904:	cmn	x0, #0x1
  407908:	b.ne	407918 <tigetstr@plt+0x5298>  // b.any
  40790c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407910:	add	x0, x0, #0xbc0
  407914:	bl	4024d0 <_nc_warning@plt>
  407918:	ldr	x0, [sp, #24]
  40791c:	ldr	x0, [x0, #32]
  407920:	add	x0, x0, #0xa08
  407924:	ldr	x0, [x0]
  407928:	cmp	x0, #0x0
  40792c:	b.eq	407984 <tigetstr@plt+0x5304>  // b.none
  407930:	ldr	x0, [sp, #24]
  407934:	ldr	x0, [x0, #32]
  407938:	add	x0, x0, #0xa08
  40793c:	ldr	x0, [x0]
  407940:	cmn	x0, #0x1
  407944:	b.eq	407984 <tigetstr@plt+0x5304>  // b.none
  407948:	ldr	x0, [sp, #24]
  40794c:	ldr	x0, [x0, #32]
  407950:	add	x0, x0, #0x9b8
  407954:	ldr	x0, [x0]
  407958:	cmp	x0, #0x0
  40795c:	b.eq	407978 <tigetstr@plt+0x52f8>  // b.none
  407960:	ldr	x0, [sp, #24]
  407964:	ldr	x0, [x0, #32]
  407968:	add	x0, x0, #0x9b8
  40796c:	ldr	x0, [x0]
  407970:	cmn	x0, #0x1
  407974:	b.ne	407984 <tigetstr@plt+0x5304>  // b.any
  407978:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  40797c:	add	x0, x0, #0xbf8
  407980:	bl	4024d0 <_nc_warning@plt>
  407984:	ldr	x0, [sp, #24]
  407988:	ldr	x0, [x0, #32]
  40798c:	add	x0, x0, #0x9b8
  407990:	ldr	x0, [x0]
  407994:	cmp	x0, #0x0
  407998:	b.eq	4079f0 <tigetstr@plt+0x5370>  // b.none
  40799c:	ldr	x0, [sp, #24]
  4079a0:	ldr	x0, [x0, #32]
  4079a4:	add	x0, x0, #0x9b8
  4079a8:	ldr	x0, [x0]
  4079ac:	cmn	x0, #0x1
  4079b0:	b.eq	4079f0 <tigetstr@plt+0x5370>  // b.none
  4079b4:	ldr	x0, [sp, #24]
  4079b8:	ldr	x0, [x0, #32]
  4079bc:	add	x0, x0, #0xa08
  4079c0:	ldr	x0, [x0]
  4079c4:	cmp	x0, #0x0
  4079c8:	b.eq	4079e4 <tigetstr@plt+0x5364>  // b.none
  4079cc:	ldr	x0, [sp, #24]
  4079d0:	ldr	x0, [x0, #32]
  4079d4:	add	x0, x0, #0xa08
  4079d8:	ldr	x0, [x0]
  4079dc:	cmn	x0, #0x1
  4079e0:	b.ne	4079f0 <tigetstr@plt+0x5370>  // b.any
  4079e4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4079e8:	add	x0, x0, #0xc28
  4079ec:	bl	4024d0 <_nc_warning@plt>
  4079f0:	ldr	x0, [sp, #24]
  4079f4:	ldr	x0, [x0, #32]
  4079f8:	add	x0, x0, #0xa10
  4079fc:	ldr	x0, [x0]
  407a00:	cmp	x0, #0x0
  407a04:	b.eq	407a5c <tigetstr@plt+0x53dc>  // b.none
  407a08:	ldr	x0, [sp, #24]
  407a0c:	ldr	x0, [x0, #32]
  407a10:	add	x0, x0, #0xa10
  407a14:	ldr	x0, [x0]
  407a18:	cmn	x0, #0x1
  407a1c:	b.eq	407a5c <tigetstr@plt+0x53dc>  // b.none
  407a20:	ldr	x0, [sp, #24]
  407a24:	ldr	x0, [x0, #32]
  407a28:	add	x0, x0, #0x9c0
  407a2c:	ldr	x0, [x0]
  407a30:	cmp	x0, #0x0
  407a34:	b.eq	407a50 <tigetstr@plt+0x53d0>  // b.none
  407a38:	ldr	x0, [sp, #24]
  407a3c:	ldr	x0, [x0, #32]
  407a40:	add	x0, x0, #0x9c0
  407a44:	ldr	x0, [x0]
  407a48:	cmn	x0, #0x1
  407a4c:	b.ne	407a5c <tigetstr@plt+0x53dc>  // b.any
  407a50:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407a54:	add	x0, x0, #0xc58
  407a58:	bl	4024d0 <_nc_warning@plt>
  407a5c:	ldr	x0, [sp, #24]
  407a60:	ldr	x0, [x0, #32]
  407a64:	add	x0, x0, #0x9c0
  407a68:	ldr	x0, [x0]
  407a6c:	cmp	x0, #0x0
  407a70:	b.eq	407ac8 <tigetstr@plt+0x5448>  // b.none
  407a74:	ldr	x0, [sp, #24]
  407a78:	ldr	x0, [x0, #32]
  407a7c:	add	x0, x0, #0x9c0
  407a80:	ldr	x0, [x0]
  407a84:	cmn	x0, #0x1
  407a88:	b.eq	407ac8 <tigetstr@plt+0x5448>  // b.none
  407a8c:	ldr	x0, [sp, #24]
  407a90:	ldr	x0, [x0, #32]
  407a94:	add	x0, x0, #0xa10
  407a98:	ldr	x0, [x0]
  407a9c:	cmp	x0, #0x0
  407aa0:	b.eq	407abc <tigetstr@plt+0x543c>  // b.none
  407aa4:	ldr	x0, [sp, #24]
  407aa8:	ldr	x0, [x0, #32]
  407aac:	add	x0, x0, #0xa10
  407ab0:	ldr	x0, [x0]
  407ab4:	cmn	x0, #0x1
  407ab8:	b.ne	407ac8 <tigetstr@plt+0x5448>  // b.any
  407abc:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407ac0:	add	x0, x0, #0xc88
  407ac4:	bl	4024d0 <_nc_warning@plt>
  407ac8:	ldr	x0, [sp, #24]
  407acc:	ldr	x0, [x0, #32]
  407ad0:	add	x0, x0, #0xa18
  407ad4:	ldr	x0, [x0]
  407ad8:	cmp	x0, #0x0
  407adc:	b.eq	407b34 <tigetstr@plt+0x54b4>  // b.none
  407ae0:	ldr	x0, [sp, #24]
  407ae4:	ldr	x0, [x0, #32]
  407ae8:	add	x0, x0, #0xa18
  407aec:	ldr	x0, [x0]
  407af0:	cmn	x0, #0x1
  407af4:	b.eq	407b34 <tigetstr@plt+0x54b4>  // b.none
  407af8:	ldr	x0, [sp, #24]
  407afc:	ldr	x0, [x0, #32]
  407b00:	add	x0, x0, #0x9c8
  407b04:	ldr	x0, [x0]
  407b08:	cmp	x0, #0x0
  407b0c:	b.eq	407b28 <tigetstr@plt+0x54a8>  // b.none
  407b10:	ldr	x0, [sp, #24]
  407b14:	ldr	x0, [x0, #32]
  407b18:	add	x0, x0, #0x9c8
  407b1c:	ldr	x0, [x0]
  407b20:	cmn	x0, #0x1
  407b24:	b.ne	407b34 <tigetstr@plt+0x54b4>  // b.any
  407b28:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407b2c:	add	x0, x0, #0xcb8
  407b30:	bl	4024d0 <_nc_warning@plt>
  407b34:	ldr	x0, [sp, #24]
  407b38:	ldr	x0, [x0, #32]
  407b3c:	add	x0, x0, #0x9c8
  407b40:	ldr	x0, [x0]
  407b44:	cmp	x0, #0x0
  407b48:	b.eq	407ba0 <tigetstr@plt+0x5520>  // b.none
  407b4c:	ldr	x0, [sp, #24]
  407b50:	ldr	x0, [x0, #32]
  407b54:	add	x0, x0, #0x9c8
  407b58:	ldr	x0, [x0]
  407b5c:	cmn	x0, #0x1
  407b60:	b.eq	407ba0 <tigetstr@plt+0x5520>  // b.none
  407b64:	ldr	x0, [sp, #24]
  407b68:	ldr	x0, [x0, #32]
  407b6c:	add	x0, x0, #0xa18
  407b70:	ldr	x0, [x0]
  407b74:	cmp	x0, #0x0
  407b78:	b.eq	407b94 <tigetstr@plt+0x5514>  // b.none
  407b7c:	ldr	x0, [sp, #24]
  407b80:	ldr	x0, [x0, #32]
  407b84:	add	x0, x0, #0xa18
  407b88:	ldr	x0, [x0]
  407b8c:	cmn	x0, #0x1
  407b90:	b.ne	407ba0 <tigetstr@plt+0x5520>  // b.any
  407b94:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407b98:	add	x0, x0, #0xce0
  407b9c:	bl	4024d0 <_nc_warning@plt>
  407ba0:	ldr	x0, [sp, #24]
  407ba4:	ldr	x0, [x0, #32]
  407ba8:	add	x0, x0, #0xa20
  407bac:	ldr	x0, [x0]
  407bb0:	cmp	x0, #0x0
  407bb4:	b.eq	407c0c <tigetstr@plt+0x558c>  // b.none
  407bb8:	ldr	x0, [sp, #24]
  407bbc:	ldr	x0, [x0, #32]
  407bc0:	add	x0, x0, #0xa20
  407bc4:	ldr	x0, [x0]
  407bc8:	cmn	x0, #0x1
  407bcc:	b.eq	407c0c <tigetstr@plt+0x558c>  // b.none
  407bd0:	ldr	x0, [sp, #24]
  407bd4:	ldr	x0, [x0, #32]
  407bd8:	add	x0, x0, #0x9e0
  407bdc:	ldr	x0, [x0]
  407be0:	cmp	x0, #0x0
  407be4:	b.eq	407c00 <tigetstr@plt+0x5580>  // b.none
  407be8:	ldr	x0, [sp, #24]
  407bec:	ldr	x0, [x0, #32]
  407bf0:	add	x0, x0, #0x9e0
  407bf4:	ldr	x0, [x0]
  407bf8:	cmn	x0, #0x1
  407bfc:	b.ne	407c0c <tigetstr@plt+0x558c>  // b.any
  407c00:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407c04:	add	x0, x0, #0xd08
  407c08:	bl	4024d0 <_nc_warning@plt>
  407c0c:	ldr	x0, [sp, #24]
  407c10:	ldr	x0, [x0, #32]
  407c14:	add	x0, x0, #0x9e0
  407c18:	ldr	x0, [x0]
  407c1c:	cmp	x0, #0x0
  407c20:	b.eq	407c78 <tigetstr@plt+0x55f8>  // b.none
  407c24:	ldr	x0, [sp, #24]
  407c28:	ldr	x0, [x0, #32]
  407c2c:	add	x0, x0, #0x9e0
  407c30:	ldr	x0, [x0]
  407c34:	cmn	x0, #0x1
  407c38:	b.eq	407c78 <tigetstr@plt+0x55f8>  // b.none
  407c3c:	ldr	x0, [sp, #24]
  407c40:	ldr	x0, [x0, #32]
  407c44:	add	x0, x0, #0xa20
  407c48:	ldr	x0, [x0]
  407c4c:	cmp	x0, #0x0
  407c50:	b.eq	407c6c <tigetstr@plt+0x55ec>  // b.none
  407c54:	ldr	x0, [sp, #24]
  407c58:	ldr	x0, [x0, #32]
  407c5c:	add	x0, x0, #0xa20
  407c60:	ldr	x0, [x0]
  407c64:	cmn	x0, #0x1
  407c68:	b.ne	407c78 <tigetstr@plt+0x55f8>  // b.any
  407c6c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407c70:	add	x0, x0, #0xd38
  407c74:	bl	4024d0 <_nc_warning@plt>
  407c78:	ldr	x0, [sp, #24]
  407c7c:	ldr	x0, [x0, #32]
  407c80:	add	x0, x0, #0xa28
  407c84:	ldr	x0, [x0]
  407c88:	cmp	x0, #0x0
  407c8c:	b.eq	407ce4 <tigetstr@plt+0x5664>  // b.none
  407c90:	ldr	x0, [sp, #24]
  407c94:	ldr	x0, [x0, #32]
  407c98:	add	x0, x0, #0xa28
  407c9c:	ldr	x0, [x0]
  407ca0:	cmn	x0, #0x1
  407ca4:	b.eq	407ce4 <tigetstr@plt+0x5664>  // b.none
  407ca8:	ldr	x0, [sp, #24]
  407cac:	ldr	x0, [x0, #32]
  407cb0:	add	x0, x0, #0x9e8
  407cb4:	ldr	x0, [x0]
  407cb8:	cmp	x0, #0x0
  407cbc:	b.eq	407cd8 <tigetstr@plt+0x5658>  // b.none
  407cc0:	ldr	x0, [sp, #24]
  407cc4:	ldr	x0, [x0, #32]
  407cc8:	add	x0, x0, #0x9e8
  407ccc:	ldr	x0, [x0]
  407cd0:	cmn	x0, #0x1
  407cd4:	b.ne	407ce4 <tigetstr@plt+0x5664>  // b.any
  407cd8:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407cdc:	add	x0, x0, #0xd68
  407ce0:	bl	4024d0 <_nc_warning@plt>
  407ce4:	ldr	x0, [sp, #24]
  407ce8:	ldr	x0, [x0, #32]
  407cec:	add	x0, x0, #0x9e8
  407cf0:	ldr	x0, [x0]
  407cf4:	cmp	x0, #0x0
  407cf8:	b.eq	407d50 <tigetstr@plt+0x56d0>  // b.none
  407cfc:	ldr	x0, [sp, #24]
  407d00:	ldr	x0, [x0, #32]
  407d04:	add	x0, x0, #0x9e8
  407d08:	ldr	x0, [x0]
  407d0c:	cmn	x0, #0x1
  407d10:	b.eq	407d50 <tigetstr@plt+0x56d0>  // b.none
  407d14:	ldr	x0, [sp, #24]
  407d18:	ldr	x0, [x0, #32]
  407d1c:	add	x0, x0, #0xa28
  407d20:	ldr	x0, [x0]
  407d24:	cmp	x0, #0x0
  407d28:	b.eq	407d44 <tigetstr@plt+0x56c4>  // b.none
  407d2c:	ldr	x0, [sp, #24]
  407d30:	ldr	x0, [x0, #32]
  407d34:	add	x0, x0, #0xa28
  407d38:	ldr	x0, [x0]
  407d3c:	cmn	x0, #0x1
  407d40:	b.ne	407d50 <tigetstr@plt+0x56d0>  // b.any
  407d44:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407d48:	add	x0, x0, #0xd98
  407d4c:	bl	4024d0 <_nc_warning@plt>
  407d50:	ldr	x0, [sp, #24]
  407d54:	ldr	x0, [x0, #32]
  407d58:	add	x0, x0, #0xa30
  407d5c:	ldr	x0, [x0]
  407d60:	cmp	x0, #0x0
  407d64:	b.eq	407dbc <tigetstr@plt+0x573c>  // b.none
  407d68:	ldr	x0, [sp, #24]
  407d6c:	ldr	x0, [x0, #32]
  407d70:	add	x0, x0, #0xa30
  407d74:	ldr	x0, [x0]
  407d78:	cmn	x0, #0x1
  407d7c:	b.eq	407dbc <tigetstr@plt+0x573c>  // b.none
  407d80:	ldr	x0, [sp, #24]
  407d84:	ldr	x0, [x0, #32]
  407d88:	add	x0, x0, #0x9f0
  407d8c:	ldr	x0, [x0]
  407d90:	cmp	x0, #0x0
  407d94:	b.eq	407db0 <tigetstr@plt+0x5730>  // b.none
  407d98:	ldr	x0, [sp, #24]
  407d9c:	ldr	x0, [x0, #32]
  407da0:	add	x0, x0, #0x9f0
  407da4:	ldr	x0, [x0]
  407da8:	cmn	x0, #0x1
  407dac:	b.ne	407dbc <tigetstr@plt+0x573c>  // b.any
  407db0:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407db4:	add	x0, x0, #0xdc8
  407db8:	bl	4024d0 <_nc_warning@plt>
  407dbc:	ldr	x0, [sp, #24]
  407dc0:	ldr	x0, [x0, #32]
  407dc4:	add	x0, x0, #0x9f0
  407dc8:	ldr	x0, [x0]
  407dcc:	cmp	x0, #0x0
  407dd0:	b.eq	407e28 <tigetstr@plt+0x57a8>  // b.none
  407dd4:	ldr	x0, [sp, #24]
  407dd8:	ldr	x0, [x0, #32]
  407ddc:	add	x0, x0, #0x9f0
  407de0:	ldr	x0, [x0]
  407de4:	cmn	x0, #0x1
  407de8:	b.eq	407e28 <tigetstr@plt+0x57a8>  // b.none
  407dec:	ldr	x0, [sp, #24]
  407df0:	ldr	x0, [x0, #32]
  407df4:	add	x0, x0, #0xa30
  407df8:	ldr	x0, [x0]
  407dfc:	cmp	x0, #0x0
  407e00:	b.eq	407e1c <tigetstr@plt+0x579c>  // b.none
  407e04:	ldr	x0, [sp, #24]
  407e08:	ldr	x0, [x0, #32]
  407e0c:	add	x0, x0, #0xa30
  407e10:	ldr	x0, [x0]
  407e14:	cmn	x0, #0x1
  407e18:	b.ne	407e28 <tigetstr@plt+0x57a8>  // b.any
  407e1c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407e20:	add	x0, x0, #0xe00
  407e24:	bl	4024d0 <_nc_warning@plt>
  407e28:	ldr	x0, [sp, #24]
  407e2c:	ldr	x0, [x0, #32]
  407e30:	add	x0, x0, #0xa38
  407e34:	ldr	x0, [x0]
  407e38:	cmp	x0, #0x0
  407e3c:	b.eq	407e94 <tigetstr@plt+0x5814>  // b.none
  407e40:	ldr	x0, [sp, #24]
  407e44:	ldr	x0, [x0, #32]
  407e48:	add	x0, x0, #0xa38
  407e4c:	ldr	x0, [x0]
  407e50:	cmn	x0, #0x1
  407e54:	b.eq	407e94 <tigetstr@plt+0x5814>  // b.none
  407e58:	ldr	x0, [sp, #24]
  407e5c:	ldr	x0, [x0, #32]
  407e60:	add	x0, x0, #0x9f8
  407e64:	ldr	x0, [x0]
  407e68:	cmp	x0, #0x0
  407e6c:	b.eq	407e88 <tigetstr@plt+0x5808>  // b.none
  407e70:	ldr	x0, [sp, #24]
  407e74:	ldr	x0, [x0, #32]
  407e78:	add	x0, x0, #0x9f8
  407e7c:	ldr	x0, [x0]
  407e80:	cmn	x0, #0x1
  407e84:	b.ne	407e94 <tigetstr@plt+0x5814>  // b.any
  407e88:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407e8c:	add	x0, x0, #0xe38
  407e90:	bl	4024d0 <_nc_warning@plt>
  407e94:	ldr	x0, [sp, #24]
  407e98:	ldr	x0, [x0, #32]
  407e9c:	add	x0, x0, #0x9f8
  407ea0:	ldr	x0, [x0]
  407ea4:	cmp	x0, #0x0
  407ea8:	b.eq	407f00 <tigetstr@plt+0x5880>  // b.none
  407eac:	ldr	x0, [sp, #24]
  407eb0:	ldr	x0, [x0, #32]
  407eb4:	add	x0, x0, #0x9f8
  407eb8:	ldr	x0, [x0]
  407ebc:	cmn	x0, #0x1
  407ec0:	b.eq	407f00 <tigetstr@plt+0x5880>  // b.none
  407ec4:	ldr	x0, [sp, #24]
  407ec8:	ldr	x0, [x0, #32]
  407ecc:	add	x0, x0, #0xa38
  407ed0:	ldr	x0, [x0]
  407ed4:	cmp	x0, #0x0
  407ed8:	b.eq	407ef4 <tigetstr@plt+0x5874>  // b.none
  407edc:	ldr	x0, [sp, #24]
  407ee0:	ldr	x0, [x0, #32]
  407ee4:	add	x0, x0, #0xa38
  407ee8:	ldr	x0, [x0]
  407eec:	cmn	x0, #0x1
  407ef0:	b.ne	407f00 <tigetstr@plt+0x5880>  // b.any
  407ef4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407ef8:	add	x0, x0, #0xe68
  407efc:	bl	4024d0 <_nc_warning@plt>
  407f00:	ldr	x0, [sp, #24]
  407f04:	ldr	x0, [x0, #32]
  407f08:	add	x0, x0, #0xad8
  407f0c:	ldr	x0, [x0]
  407f10:	cmp	x0, #0x0
  407f14:	b.eq	407f6c <tigetstr@plt+0x58ec>  // b.none
  407f18:	ldr	x0, [sp, #24]
  407f1c:	ldr	x0, [x0, #32]
  407f20:	add	x0, x0, #0xad8
  407f24:	ldr	x0, [x0]
  407f28:	cmn	x0, #0x1
  407f2c:	b.eq	407f6c <tigetstr@plt+0x58ec>  // b.none
  407f30:	ldr	x0, [sp, #24]
  407f34:	ldr	x0, [x0, #32]
  407f38:	add	x0, x0, #0xae8
  407f3c:	ldr	x0, [x0]
  407f40:	cmp	x0, #0x0
  407f44:	b.eq	407f60 <tigetstr@plt+0x58e0>  // b.none
  407f48:	ldr	x0, [sp, #24]
  407f4c:	ldr	x0, [x0, #32]
  407f50:	add	x0, x0, #0xae8
  407f54:	ldr	x0, [x0]
  407f58:	cmn	x0, #0x1
  407f5c:	b.ne	407f6c <tigetstr@plt+0x58ec>  // b.any
  407f60:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407f64:	add	x0, x0, #0xe98
  407f68:	bl	4024d0 <_nc_warning@plt>
  407f6c:	ldr	x0, [sp, #24]
  407f70:	ldr	x0, [x0, #32]
  407f74:	add	x0, x0, #0xaa8
  407f78:	ldr	x0, [x0]
  407f7c:	cmp	x0, #0x0
  407f80:	b.eq	407fd8 <tigetstr@plt+0x5958>  // b.none
  407f84:	ldr	x0, [sp, #24]
  407f88:	ldr	x0, [x0, #32]
  407f8c:	add	x0, x0, #0xaa8
  407f90:	ldr	x0, [x0]
  407f94:	cmn	x0, #0x1
  407f98:	b.eq	407fd8 <tigetstr@plt+0x5958>  // b.none
  407f9c:	ldr	x0, [sp, #24]
  407fa0:	ldr	x0, [x0, #32]
  407fa4:	add	x0, x0, #0xaa0
  407fa8:	ldr	x0, [x0]
  407fac:	cmp	x0, #0x0
  407fb0:	b.eq	407fcc <tigetstr@plt+0x594c>  // b.none
  407fb4:	ldr	x0, [sp, #24]
  407fb8:	ldr	x0, [x0, #32]
  407fbc:	add	x0, x0, #0xaa0
  407fc0:	ldr	x0, [x0]
  407fc4:	cmn	x0, #0x1
  407fc8:	b.ne	407fd8 <tigetstr@plt+0x5958>  // b.any
  407fcc:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  407fd0:	add	x0, x0, #0xec8
  407fd4:	bl	4024d0 <_nc_warning@plt>
  407fd8:	ldr	x0, [sp, #24]
  407fdc:	ldr	x0, [x0, #32]
  407fe0:	add	x0, x0, #0xab0
  407fe4:	ldr	x0, [x0]
  407fe8:	cmp	x0, #0x0
  407fec:	b.eq	408044 <tigetstr@plt+0x59c4>  // b.none
  407ff0:	ldr	x0, [sp, #24]
  407ff4:	ldr	x0, [x0, #32]
  407ff8:	add	x0, x0, #0xab0
  407ffc:	ldr	x0, [x0]
  408000:	cmn	x0, #0x1
  408004:	b.eq	408044 <tigetstr@plt+0x59c4>  // b.none
  408008:	ldr	x0, [sp, #24]
  40800c:	ldr	x0, [x0, #32]
  408010:	add	x0, x0, #0x878
  408014:	ldr	x0, [x0]
  408018:	cmp	x0, #0x0
  40801c:	b.eq	408038 <tigetstr@plt+0x59b8>  // b.none
  408020:	ldr	x0, [sp, #24]
  408024:	ldr	x0, [x0, #32]
  408028:	add	x0, x0, #0x878
  40802c:	ldr	x0, [x0]
  408030:	cmn	x0, #0x1
  408034:	b.ne	408044 <tigetstr@plt+0x59c4>  // b.any
  408038:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  40803c:	add	x0, x0, #0xef8
  408040:	bl	4024d0 <_nc_warning@plt>
  408044:	ldr	x0, [sp, #24]
  408048:	ldr	x0, [x0, #32]
  40804c:	add	x0, x0, #0xab8
  408050:	ldr	x0, [x0]
  408054:	cmp	x0, #0x0
  408058:	b.eq	4080b0 <tigetstr@plt+0x5a30>  // b.none
  40805c:	ldr	x0, [sp, #24]
  408060:	ldr	x0, [x0, #32]
  408064:	add	x0, x0, #0xab8
  408068:	ldr	x0, [x0]
  40806c:	cmn	x0, #0x1
  408070:	b.eq	4080b0 <tigetstr@plt+0x5a30>  // b.none
  408074:	ldr	x0, [sp, #24]
  408078:	ldr	x0, [x0, #32]
  40807c:	add	x0, x0, #0x880
  408080:	ldr	x0, [x0]
  408084:	cmp	x0, #0x0
  408088:	b.eq	4080a4 <tigetstr@plt+0x5a24>  // b.none
  40808c:	ldr	x0, [sp, #24]
  408090:	ldr	x0, [x0, #32]
  408094:	add	x0, x0, #0x880
  408098:	ldr	x0, [x0]
  40809c:	cmn	x0, #0x1
  4080a0:	b.ne	4080b0 <tigetstr@plt+0x5a30>  // b.any
  4080a4:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4080a8:	add	x0, x0, #0xf28
  4080ac:	bl	4024d0 <_nc_warning@plt>
  4080b0:	ldr	x0, [sp, #24]
  4080b4:	ldr	x0, [x0, #32]
  4080b8:	add	x0, x0, #0xac8
  4080bc:	ldr	x0, [x0]
  4080c0:	cmp	x0, #0x0
  4080c4:	b.eq	40811c <tigetstr@plt+0x5a9c>  // b.none
  4080c8:	ldr	x0, [sp, #24]
  4080cc:	ldr	x0, [x0, #32]
  4080d0:	add	x0, x0, #0xac8
  4080d4:	ldr	x0, [x0]
  4080d8:	cmn	x0, #0x1
  4080dc:	b.eq	40811c <tigetstr@plt+0x5a9c>  // b.none
  4080e0:	ldr	x0, [sp, #24]
  4080e4:	ldr	x0, [x0, #32]
  4080e8:	add	x0, x0, #0xac0
  4080ec:	ldr	x0, [x0]
  4080f0:	cmp	x0, #0x0
  4080f4:	b.eq	408110 <tigetstr@plt+0x5a90>  // b.none
  4080f8:	ldr	x0, [sp, #24]
  4080fc:	ldr	x0, [x0, #32]
  408100:	add	x0, x0, #0xac0
  408104:	ldr	x0, [x0]
  408108:	cmn	x0, #0x1
  40810c:	b.ne	40811c <tigetstr@plt+0x5a9c>  // b.any
  408110:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  408114:	add	x0, x0, #0xf58
  408118:	bl	4024d0 <_nc_warning@plt>
  40811c:	ldr	x0, [sp, #24]
  408120:	ldr	x0, [x0, #32]
  408124:	add	x0, x0, #0xa78
  408128:	ldr	x0, [x0]
  40812c:	cmp	x0, #0x0
  408130:	b.eq	408188 <tigetstr@plt+0x5b08>  // b.none
  408134:	ldr	x0, [sp, #24]
  408138:	ldr	x0, [x0, #32]
  40813c:	add	x0, x0, #0xa78
  408140:	ldr	x0, [x0]
  408144:	cmn	x0, #0x1
  408148:	b.eq	408188 <tigetstr@plt+0x5b08>  // b.none
  40814c:	ldr	x0, [sp, #24]
  408150:	ldr	x0, [x0, #32]
  408154:	add	x0, x0, #0xa48
  408158:	ldr	x0, [x0]
  40815c:	cmp	x0, #0x0
  408160:	b.eq	40817c <tigetstr@plt+0x5afc>  // b.none
  408164:	ldr	x0, [sp, #24]
  408168:	ldr	x0, [x0, #32]
  40816c:	add	x0, x0, #0xa48
  408170:	ldr	x0, [x0]
  408174:	cmn	x0, #0x1
  408178:	b.ne	408188 <tigetstr@plt+0x5b08>  // b.any
  40817c:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  408180:	add	x0, x0, #0xf88
  408184:	bl	4024d0 <_nc_warning@plt>
  408188:	ldr	x0, [sp, #24]
  40818c:	ldr	x0, [x0, #32]
  408190:	add	x0, x0, #0xa80
  408194:	ldr	x0, [x0]
  408198:	cmp	x0, #0x0
  40819c:	b.eq	4081f4 <tigetstr@plt+0x5b74>  // b.none
  4081a0:	ldr	x0, [sp, #24]
  4081a4:	ldr	x0, [x0, #32]
  4081a8:	add	x0, x0, #0xa80
  4081ac:	ldr	x0, [x0]
  4081b0:	cmn	x0, #0x1
  4081b4:	b.eq	4081f4 <tigetstr@plt+0x5b74>  // b.none
  4081b8:	ldr	x0, [sp, #24]
  4081bc:	ldr	x0, [x0, #32]
  4081c0:	add	x0, x0, #0xa50
  4081c4:	ldr	x0, [x0]
  4081c8:	cmp	x0, #0x0
  4081cc:	b.eq	4081e8 <tigetstr@plt+0x5b68>  // b.none
  4081d0:	ldr	x0, [sp, #24]
  4081d4:	ldr	x0, [x0, #32]
  4081d8:	add	x0, x0, #0xa50
  4081dc:	ldr	x0, [x0]
  4081e0:	cmn	x0, #0x1
  4081e4:	b.ne	4081f4 <tigetstr@plt+0x5b74>  // b.any
  4081e8:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  4081ec:	add	x0, x0, #0xfb0
  4081f0:	bl	4024d0 <_nc_warning@plt>
  4081f4:	ldr	x0, [sp, #24]
  4081f8:	ldr	x0, [x0, #32]
  4081fc:	add	x0, x0, #0xa88
  408200:	ldr	x0, [x0]
  408204:	cmp	x0, #0x0
  408208:	b.eq	408260 <tigetstr@plt+0x5be0>  // b.none
  40820c:	ldr	x0, [sp, #24]
  408210:	ldr	x0, [x0, #32]
  408214:	add	x0, x0, #0xa88
  408218:	ldr	x0, [x0]
  40821c:	cmn	x0, #0x1
  408220:	b.eq	408260 <tigetstr@plt+0x5be0>  // b.none
  408224:	ldr	x0, [sp, #24]
  408228:	ldr	x0, [x0, #32]
  40822c:	add	x0, x0, #0xa58
  408230:	ldr	x0, [x0]
  408234:	cmp	x0, #0x0
  408238:	b.eq	408254 <tigetstr@plt+0x5bd4>  // b.none
  40823c:	ldr	x0, [sp, #24]
  408240:	ldr	x0, [x0, #32]
  408244:	add	x0, x0, #0xa58
  408248:	ldr	x0, [x0]
  40824c:	cmn	x0, #0x1
  408250:	b.ne	408260 <tigetstr@plt+0x5be0>  // b.any
  408254:	adrp	x0, 412000 <tigetstr@plt+0xf980>
  408258:	add	x0, x0, #0xfd8
  40825c:	bl	4024d0 <_nc_warning@plt>
  408260:	ldr	x0, [sp, #24]
  408264:	ldr	x0, [x0, #32]
  408268:	add	x0, x0, #0xa90
  40826c:	ldr	x0, [x0]
  408270:	cmp	x0, #0x0
  408274:	b.eq	4082cc <tigetstr@plt+0x5c4c>  // b.none
  408278:	ldr	x0, [sp, #24]
  40827c:	ldr	x0, [x0, #32]
  408280:	add	x0, x0, #0xa90
  408284:	ldr	x0, [x0]
  408288:	cmn	x0, #0x1
  40828c:	b.eq	4082cc <tigetstr@plt+0x5c4c>  // b.none
  408290:	ldr	x0, [sp, #24]
  408294:	ldr	x0, [x0, #32]
  408298:	add	x0, x0, #0xa68
  40829c:	ldr	x0, [x0]
  4082a0:	cmp	x0, #0x0
  4082a4:	b.eq	4082c0 <tigetstr@plt+0x5c40>  // b.none
  4082a8:	ldr	x0, [sp, #24]
  4082ac:	ldr	x0, [x0, #32]
  4082b0:	add	x0, x0, #0xa68
  4082b4:	ldr	x0, [x0]
  4082b8:	cmn	x0, #0x1
  4082bc:	b.ne	4082cc <tigetstr@plt+0x5c4c>  // b.any
  4082c0:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  4082c4:	add	x0, x0, #0x0
  4082c8:	bl	4024d0 <_nc_warning@plt>
  4082cc:	nop
  4082d0:	ldp	x29, x30, [sp], #32
  4082d4:	ret
  4082d8:	stp	x29, x30, [sp, #-32]!
  4082dc:	mov	x29, sp
  4082e0:	str	x0, [sp, #24]
  4082e4:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  4082e8:	add	x1, x0, #0x20
  4082ec:	ldr	x0, [sp, #24]
  4082f0:	bl	402570 <strstr@plt>
  4082f4:	cmp	x0, #0x0
  4082f8:	b.ne	408314 <tigetstr@plt+0x5c94>  // b.any
  4082fc:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408300:	add	x1, x0, #0x28
  408304:	ldr	x0, [sp, #24]
  408308:	bl	402570 <strstr@plt>
  40830c:	cmp	x0, #0x0
  408310:	b.eq	40831c <tigetstr@plt+0x5c9c>  // b.none
  408314:	mov	w0, #0x1                   	// #1
  408318:	b	408320 <tigetstr@plt+0x5ca0>
  40831c:	mov	w0, #0x0                   	// #0
  408320:	and	w0, w0, #0x1
  408324:	and	w0, w0, #0xff
  408328:	ldp	x29, x30, [sp], #32
  40832c:	ret
  408330:	stp	x29, x30, [sp, #-64]!
  408334:	mov	x29, sp
  408338:	str	x0, [sp, #24]
  40833c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  408340:	ldr	x0, [x0, #3912]
  408344:	ldrb	w0, [x0]
  408348:	cmp	w0, #0x0
  40834c:	b.eq	4086f0 <tigetstr@plt+0x6070>  // b.none
  408350:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408354:	add	x0, x0, #0x30
  408358:	bl	4022e0 <tigetflag@plt>
  40835c:	str	w0, [sp, #60]
  408360:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408364:	add	x0, x0, #0x38
  408368:	bl	4022e0 <tigetflag@plt>
  40836c:	str	w0, [sp, #56]
  408370:	ldr	x0, [sp, #24]
  408374:	ldr	x0, [x0, #16]
  408378:	add	x0, x0, #0x1c
  40837c:	ldrb	w0, [x0]
  408380:	str	w0, [sp, #52]
  408384:	strb	wzr, [sp, #51]
  408388:	strb	wzr, [sp, #50]
  40838c:	ldr	x0, [sp, #24]
  408390:	ldr	x0, [x0]
  408394:	bl	402150 <_nc_first_name@plt>
  408398:	str	x0, [sp, #40]
  40839c:	mov	x2, #0x6                   	// #6
  4083a0:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  4083a4:	add	x1, x0, #0x40
  4083a8:	ldr	x0, [sp, #40]
  4083ac:	bl	4022a0 <strncmp@plt>
  4083b0:	cmp	w0, #0x0
  4083b4:	cset	w0, eq  // eq = none
  4083b8:	strb	w0, [sp, #39]
  4083bc:	ldrb	w0, [sp, #39]
  4083c0:	cmp	w0, #0x0
  4083c4:	b.eq	4083e4 <tigetstr@plt+0x5d64>  // b.none
  4083c8:	mov	w1, #0x2e                  	// #46
  4083cc:	ldr	x0, [sp, #40]
  4083d0:	bl	4024e0 <strchr@plt>
  4083d4:	cmp	x0, #0x0
  4083d8:	b.ne	4083e4 <tigetstr@plt+0x5d64>  // b.any
  4083dc:	mov	w0, #0x1                   	// #1
  4083e0:	b	4083e8 <tigetstr@plt+0x5d68>
  4083e4:	mov	w0, #0x0                   	// #0
  4083e8:	strb	w0, [sp, #38]
  4083ec:	ldrb	w0, [sp, #38]
  4083f0:	and	w0, w0, #0x1
  4083f4:	strb	w0, [sp, #38]
  4083f8:	ldr	w0, [sp, #52]
  4083fc:	and	w0, w0, #0xff
  408400:	cmp	w0, #0x1
  408404:	b.ls	40840c <tigetstr@plt+0x5d8c>  // b.plast
  408408:	str	wzr, [sp, #52]
  40840c:	ldr	w0, [sp, #56]
  408410:	and	w0, w0, #0xff
  408414:	cmp	w0, #0x1
  408418:	b.ls	408420 <tigetstr@plt+0x5da0>  // b.plast
  40841c:	str	wzr, [sp, #56]
  408420:	ldr	w0, [sp, #60]
  408424:	and	w0, w0, #0xff
  408428:	cmp	w0, #0x1
  40842c:	b.ls	408434 <tigetstr@plt+0x5db4>  // b.plast
  408430:	str	wzr, [sp, #60]
  408434:	ldr	x0, [sp, #24]
  408438:	ldr	x0, [x0, #32]
  40843c:	add	x0, x0, #0xb18
  408440:	ldr	x0, [x0]
  408444:	cmn	x0, #0x1
  408448:	b.eq	408490 <tigetstr@plt+0x5e10>  // b.none
  40844c:	ldr	x0, [sp, #24]
  408450:	ldr	x0, [x0, #32]
  408454:	add	x0, x0, #0xb18
  408458:	ldr	x0, [x0]
  40845c:	cmp	x0, #0x0
  408460:	b.eq	408490 <tigetstr@plt+0x5e10>  // b.none
  408464:	ldr	x0, [sp, #24]
  408468:	ldr	x0, [x0, #32]
  40846c:	add	x0, x0, #0xb18
  408470:	ldr	x0, [x0]
  408474:	mov	x1, x0
  408478:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40847c:	add	x0, x0, #0x48
  408480:	bl	402460 <strcmp@plt>
  408484:	cmp	w0, #0x0
  408488:	cset	w0, eq  // eq = none
  40848c:	strb	w0, [sp, #51]
  408490:	ldr	x0, [sp, #24]
  408494:	ldr	x0, [x0, #32]
  408498:	add	x0, x0, #0x950
  40849c:	ldr	x0, [x0]
  4084a0:	cmn	x0, #0x1
  4084a4:	b.eq	4084dc <tigetstr@plt+0x5e5c>  // b.none
  4084a8:	ldr	x0, [sp, #24]
  4084ac:	ldr	x0, [x0, #32]
  4084b0:	add	x0, x0, #0x950
  4084b4:	ldr	x0, [x0]
  4084b8:	cmp	x0, #0x0
  4084bc:	b.eq	4084dc <tigetstr@plt+0x5e5c>  // b.none
  4084c0:	ldr	x0, [sp, #24]
  4084c4:	ldr	x0, [x0, #32]
  4084c8:	add	x0, x0, #0x950
  4084cc:	ldr	x0, [x0]
  4084d0:	bl	4082d8 <tigetstr@plt+0x5c58>
  4084d4:	strb	w0, [sp, #50]
  4084d8:	b	408524 <tigetstr@plt+0x5ea4>
  4084dc:	ldr	x0, [sp, #24]
  4084e0:	ldr	x0, [x0, #32]
  4084e4:	add	x0, x0, #0x948
  4084e8:	ldr	x0, [x0]
  4084ec:	cmn	x0, #0x1
  4084f0:	b.eq	408524 <tigetstr@plt+0x5ea4>  // b.none
  4084f4:	ldr	x0, [sp, #24]
  4084f8:	ldr	x0, [x0, #32]
  4084fc:	add	x0, x0, #0x948
  408500:	ldr	x0, [x0]
  408504:	cmp	x0, #0x0
  408508:	b.eq	408524 <tigetstr@plt+0x5ea4>  // b.none
  40850c:	ldr	x0, [sp, #24]
  408510:	ldr	x0, [x0, #32]
  408514:	add	x0, x0, #0x948
  408518:	ldr	x0, [x0]
  40851c:	bl	4082d8 <tigetstr@plt+0x5c58>
  408520:	strb	w0, [sp, #50]
  408524:	ldr	w0, [sp, #56]
  408528:	cmp	w0, #0x0
  40852c:	b.eq	40854c <tigetstr@plt+0x5ecc>  // b.none
  408530:	ldr	w0, [sp, #60]
  408534:	cmp	w0, #0x0
  408538:	b.eq	40854c <tigetstr@plt+0x5ecc>  // b.none
  40853c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408540:	add	x0, x0, #0x50
  408544:	bl	4024d0 <_nc_warning@plt>
  408548:	b	4086f0 <tigetstr@plt+0x6070>
  40854c:	ldr	w0, [sp, #60]
  408550:	cmp	w0, #0x0
  408554:	b.eq	408574 <tigetstr@plt+0x5ef4>  // b.none
  408558:	ldrb	w0, [sp, #38]
  40855c:	cmp	w0, #0x0
  408560:	b.eq	408574 <tigetstr@plt+0x5ef4>  // b.none
  408564:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408568:	add	x0, x0, #0x80
  40856c:	bl	4024d0 <_nc_warning@plt>
  408570:	b	4086f0 <tigetstr@plt+0x6070>
  408574:	ldr	w0, [sp, #60]
  408578:	cmp	w0, #0x0
  40857c:	b.eq	4086a0 <tigetstr@plt+0x6020>  // b.none
  408580:	ldrb	w0, [sp, #51]
  408584:	eor	w0, w0, #0x1
  408588:	and	w0, w0, #0xff
  40858c:	cmp	w0, #0x0
  408590:	b.eq	4085ec <tigetstr@plt+0x5f6c>  // b.none
  408594:	ldrb	w0, [sp, #39]
  408598:	cmp	w0, #0x0
  40859c:	b.eq	4085ec <tigetstr@plt+0x5f6c>  // b.none
  4085a0:	ldr	x0, [sp, #24]
  4085a4:	ldr	x0, [x0, #32]
  4085a8:	add	x0, x0, #0xb18
  4085ac:	ldr	x0, [x0]
  4085b0:	cmn	x0, #0x1
  4085b4:	b.eq	4085e0 <tigetstr@plt+0x5f60>  // b.none
  4085b8:	ldr	x0, [sp, #24]
  4085bc:	ldr	x0, [x0, #32]
  4085c0:	add	x0, x0, #0xb18
  4085c4:	ldr	x0, [x0]
  4085c8:	cmp	x0, #0x0
  4085cc:	b.eq	4085e0 <tigetstr@plt+0x5f60>  // b.none
  4085d0:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  4085d4:	add	x0, x0, #0xb8
  4085d8:	bl	4024d0 <_nc_warning@plt>
  4085dc:	b	4085ec <tigetstr@plt+0x5f6c>
  4085e0:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  4085e4:	add	x0, x0, #0xe8
  4085e8:	bl	4024d0 <_nc_warning@plt>
  4085ec:	ldr	w0, [sp, #52]
  4085f0:	cmp	w0, #0x0
  4085f4:	b.ne	40861c <tigetstr@plt+0x5f9c>  // b.any
  4085f8:	ldr	x0, [sp, #24]
  4085fc:	ldr	x0, [x0, #24]
  408600:	add	x0, x0, #0x34
  408604:	ldr	w0, [x0]
  408608:	cmp	w0, #0x0
  40860c:	b.le	40861c <tigetstr@plt+0x5f9c>
  408610:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408614:	add	x0, x0, #0x110
  408618:	bl	4024d0 <_nc_warning@plt>
  40861c:	ldrb	w0, [sp, #50]
  408620:	eor	w0, w0, #0x1
  408624:	and	w0, w0, #0xff
  408628:	cmp	w0, #0x0
  40862c:	b.eq	408660 <tigetstr@plt+0x5fe0>  // b.none
  408630:	ldr	w0, [sp, #52]
  408634:	cmp	w0, #0x0
  408638:	b.eq	408660 <tigetstr@plt+0x5fe0>  // b.none
  40863c:	ldr	x0, [sp, #24]
  408640:	ldr	x0, [x0, #24]
  408644:	add	x0, x0, #0x34
  408648:	ldr	w0, [x0]
  40864c:	cmp	w0, #0x0
  408650:	b.le	408660 <tigetstr@plt+0x5fe0>
  408654:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408658:	add	x0, x0, #0x130
  40865c:	bl	4024d0 <_nc_warning@plt>
  408660:	ldr	x0, [sp, #24]
  408664:	ldr	x0, [x0, #32]
  408668:	add	x0, x0, #0x438
  40866c:	ldr	x0, [x0]
  408670:	cmn	x0, #0x1
  408674:	b.eq	4086f0 <tigetstr@plt+0x6070>  // b.none
  408678:	ldr	x0, [sp, #24]
  40867c:	ldr	x0, [x0, #32]
  408680:	add	x0, x0, #0x438
  408684:	ldr	x0, [x0]
  408688:	cmp	x0, #0x0
  40868c:	b.eq	4086f0 <tigetstr@plt+0x6070>  // b.none
  408690:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408694:	add	x0, x0, #0x178
  408698:	bl	4024d0 <_nc_warning@plt>
  40869c:	b	4086f0 <tigetstr@plt+0x6070>
  4086a0:	ldrb	w0, [sp, #51]
  4086a4:	cmp	w0, #0x0
  4086a8:	b.eq	4086f0 <tigetstr@plt+0x6070>  // b.none
  4086ac:	ldr	w0, [sp, #56]
  4086b0:	cmp	w0, #0x0
  4086b4:	b.ne	4086f0 <tigetstr@plt+0x6070>  // b.any
  4086b8:	ldrb	w0, [sp, #38]
  4086bc:	eor	w0, w0, #0x1
  4086c0:	and	w0, w0, #0xff
  4086c4:	cmp	w0, #0x0
  4086c8:	b.eq	4086f0 <tigetstr@plt+0x6070>  // b.none
  4086cc:	mov	w1, #0x2b                  	// #43
  4086d0:	ldr	x0, [sp, #40]
  4086d4:	bl	4024e0 <strchr@plt>
  4086d8:	cmp	x0, #0x0
  4086dc:	b.ne	4086f0 <tigetstr@plt+0x6070>  // b.any
  4086e0:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  4086e4:	add	x0, x0, #0x1a0
  4086e8:	bl	4024d0 <_nc_warning@plt>
  4086ec:	b	4086f0 <tigetstr@plt+0x6070>
  4086f0:	nop
  4086f4:	ldp	x29, x30, [sp], #64
  4086f8:	ret
  4086fc:	stp	x29, x30, [sp, #-48]!
  408700:	mov	x29, sp
  408704:	str	x0, [sp, #24]
  408708:	str	wzr, [sp, #40]
  40870c:	str	wzr, [sp, #44]
  408710:	b	408768 <tigetstr@plt+0x60e8>
  408714:	ldr	w0, [sp, #44]
  408718:	lsl	x1, x0, #4
  40871c:	adrp	x0, 414000 <tigetstr@plt+0x11980>
  408720:	add	x0, x0, #0x2f8
  408724:	add	x0, x1, x0
  408728:	mov	x1, x0
  40872c:	ldr	x0, [sp, #24]
  408730:	bl	402460 <strcmp@plt>
  408734:	cmp	w0, #0x0
  408738:	b.ne	40875c <tigetstr@plt+0x60dc>  // b.any
  40873c:	adrp	x0, 414000 <tigetstr@plt+0x11980>
  408740:	add	x1, x0, #0x2f8
  408744:	ldr	w0, [sp, #44]
  408748:	lsl	x0, x0, #4
  40874c:	add	x0, x1, x0
  408750:	ldr	w0, [x0, #12]
  408754:	str	w0, [sp, #40]
  408758:	b	408774 <tigetstr@plt+0x60f4>
  40875c:	ldr	w0, [sp, #44]
  408760:	add	w0, w0, #0x1
  408764:	str	w0, [sp, #44]
  408768:	ldr	w0, [sp, #44]
  40876c:	cmp	w0, #0x3f
  408770:	b.ls	408714 <tigetstr@plt+0x6094>  // b.plast
  408774:	ldr	w0, [sp, #40]
  408778:	ldp	x29, x30, [sp], #48
  40877c:	ret
  408780:	stp	x29, x30, [sp, #-48]!
  408784:	mov	x29, sp
  408788:	str	x0, [sp, #24]
  40878c:	str	xzr, [sp, #40]
  408790:	ldr	x0, [sp, #24]
  408794:	ldrb	w0, [x0]
  408798:	cmp	w0, #0x6b
  40879c:	b.eq	4087ac <tigetstr@plt+0x612c>  // b.none
  4087a0:	ldr	x0, [sp, #24]
  4087a4:	bl	402480 <_nc_find_user_entry@plt>
  4087a8:	str	x0, [sp, #40]
  4087ac:	ldr	x0, [sp, #40]
  4087b0:	ldp	x29, x30, [sp], #48
  4087b4:	ret
  4087b8:	stp	x29, x30, [sp, #-48]!
  4087bc:	mov	x29, sp
  4087c0:	str	x0, [sp, #24]
  4087c4:	mov	w0, #0xffffffff            	// #-1
  4087c8:	str	w0, [sp, #44]
  4087cc:	ldr	x0, [sp, #24]
  4087d0:	ldrb	w0, [x0]
  4087d4:	cmp	w0, #0x75
  4087d8:	b.ne	408840 <tigetstr@plt+0x61c0>  // b.any
  4087dc:	ldr	x0, [sp, #24]
  4087e0:	add	x0, x0, #0x1
  4087e4:	ldrb	w0, [x0]
  4087e8:	cmp	w0, #0x2f
  4087ec:	b.ls	408840 <tigetstr@plt+0x61c0>  // b.plast
  4087f0:	ldr	x0, [sp, #24]
  4087f4:	add	x0, x0, #0x1
  4087f8:	ldrb	w0, [x0]
  4087fc:	cmp	w0, #0x39
  408800:	b.hi	408840 <tigetstr@plt+0x61c0>  // b.pmore
  408804:	ldr	x0, [sp, #24]
  408808:	add	x0, x0, #0x2
  40880c:	ldrb	w0, [x0]
  408810:	cmp	w0, #0x0
  408814:	b.ne	408840 <tigetstr@plt+0x61c0>  // b.any
  408818:	ldr	x0, [sp, #24]
  40881c:	add	x0, x0, #0x1
  408820:	ldrb	w0, [x0]
  408824:	cmp	w0, #0x36
  408828:	b.ne	408834 <tigetstr@plt+0x61b4>  // b.any
  40882c:	mov	w0, #0x2                   	// #2
  408830:	b	408838 <tigetstr@plt+0x61b8>
  408834:	mov	w0, #0x0                   	// #0
  408838:	str	w0, [sp, #44]
  40883c:	b	408878 <tigetstr@plt+0x61f8>
  408840:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  408844:	add	x0, x0, #0x488
  408848:	ldrb	w0, [x0]
  40884c:	cmp	w0, #0x0
  408850:	b.eq	408878 <tigetstr@plt+0x61f8>  // b.none
  408854:	ldr	x0, [sp, #24]
  408858:	bl	408780 <tigetstr@plt+0x6100>
  40885c:	str	x0, [sp, #32]
  408860:	ldr	x0, [sp, #32]
  408864:	cmp	x0, #0x0
  408868:	b.eq	408878 <tigetstr@plt+0x61f8>  // b.none
  40886c:	ldr	x0, [sp, #32]
  408870:	ldr	w0, [x0, #12]
  408874:	str	w0, [sp, #44]
  408878:	ldr	w0, [sp, #44]
  40887c:	ldp	x29, x30, [sp], #48
  408880:	ret
  408884:	stp	x29, x30, [sp, #-176]!
  408888:	mov	x29, sp
  40888c:	str	x0, [sp, #40]
  408890:	str	x1, [sp, #32]
  408894:	str	x2, [sp, #24]
  408898:	str	w3, [sp, #20]
  40889c:	ldr	x0, [sp, #32]
  4088a0:	bl	4086fc <tigetstr@plt+0x607c>
  4088a4:	str	w0, [sp, #172]
  4088a8:	str	wzr, [sp, #168]
  4088ac:	ldr	x0, [sp, #24]
  4088b0:	str	x0, [sp, #152]
  4088b4:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  4088b8:	add	x1, x0, #0x1c8
  4088bc:	ldr	x0, [sp, #32]
  4088c0:	bl	402460 <strcmp@plt>
  4088c4:	cmp	w0, #0x0
  4088c8:	b.ne	4088ec <tigetstr@plt+0x626c>  // b.any
  4088cc:	ldr	x0, [sp, #40]
  4088d0:	ldr	x0, [x0, #32]
  4088d4:	add	x0, x0, #0xac8
  4088d8:	ldr	x0, [x0]
  4088dc:	cmp	x0, #0x0
  4088e0:	b.ne	4088ec <tigetstr@plt+0x626c>  // b.any
  4088e4:	mov	w0, #0x2                   	// #2
  4088e8:	str	w0, [sp, #172]
  4088ec:	str	wzr, [sp, #164]
  4088f0:	b	40890c <tigetstr@plt+0x628c>
  4088f4:	ldrsw	x0, [sp, #164]
  4088f8:	add	x1, sp, #0x80
  4088fc:	strb	wzr, [x1, x0]
  408900:	ldr	w0, [sp, #164]
  408904:	add	w0, w0, #0x1
  408908:	str	w0, [sp, #164]
  40890c:	ldr	w0, [sp, #164]
  408910:	cmp	w0, #0x8
  408914:	b.le	4088f4 <tigetstr@plt+0x6274>
  408918:	b	408a0c <tigetstr@plt+0x638c>
  40891c:	ldr	x0, [sp, #152]
  408920:	ldrb	w0, [x0]
  408924:	cmp	w0, #0x25
  408928:	b.ne	408a00 <tigetstr@plt+0x6380>  // b.any
  40892c:	ldr	x0, [sp, #152]
  408930:	add	x0, x0, #0x1
  408934:	str	x0, [sp, #152]
  408938:	ldr	x0, [sp, #152]
  40893c:	ldrb	w0, [x0]
  408940:	cmp	w0, #0x0
  408944:	b.ne	40895c <tigetstr@plt+0x62dc>  // b.any
  408948:	ldr	x1, [sp, #32]
  40894c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408950:	add	x0, x0, #0x1d0
  408954:	bl	4024d0 <_nc_warning@plt>
  408958:	b	408a1c <tigetstr@plt+0x639c>
  40895c:	ldr	x0, [sp, #152]
  408960:	ldrb	w0, [x0]
  408964:	cmp	w0, #0x70
  408968:	b.ne	408a00 <tigetstr@plt+0x6380>  // b.any
  40896c:	ldr	x0, [sp, #152]
  408970:	add	x0, x0, #0x1
  408974:	str	x0, [sp, #152]
  408978:	ldr	x0, [sp, #152]
  40897c:	ldrb	w0, [x0]
  408980:	cmp	w0, #0x0
  408984:	b.eq	4089b4 <tigetstr@plt+0x6334>  // b.none
  408988:	bl	402470 <__ctype_b_loc@plt>
  40898c:	ldr	x1, [x0]
  408990:	ldr	x0, [sp, #152]
  408994:	ldrb	w0, [x0]
  408998:	and	x0, x0, #0xff
  40899c:	lsl	x0, x0, #1
  4089a0:	add	x0, x1, x0
  4089a4:	ldrh	w0, [x0]
  4089a8:	and	w0, w0, #0x800
  4089ac:	cmp	w0, #0x0
  4089b0:	b.ne	4089c8 <tigetstr@plt+0x6348>  // b.any
  4089b4:	ldr	x1, [sp, #32]
  4089b8:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  4089bc:	add	x0, x0, #0x1f8
  4089c0:	bl	4024d0 <_nc_warning@plt>
  4089c4:	b	408c3c <tigetstr@plt+0x65bc>
  4089c8:	ldr	x0, [sp, #152]
  4089cc:	ldrb	w0, [x0]
  4089d0:	sub	w0, w0, #0x30
  4089d4:	str	w0, [sp, #164]
  4089d8:	ldr	w1, [sp, #164]
  4089dc:	ldr	w0, [sp, #168]
  4089e0:	cmp	w1, w0
  4089e4:	b.le	4089f0 <tigetstr@plt+0x6370>
  4089e8:	ldr	w0, [sp, #164]
  4089ec:	str	w0, [sp, #168]
  4089f0:	ldrsw	x0, [sp, #164]
  4089f4:	add	x1, sp, #0x80
  4089f8:	mov	w2, #0x1                   	// #1
  4089fc:	strb	w2, [x1, x0]
  408a00:	ldr	x0, [sp, #152]
  408a04:	add	x0, x0, #0x1
  408a08:	str	x0, [sp, #152]
  408a0c:	ldr	x0, [sp, #152]
  408a10:	ldrb	w0, [x0]
  408a14:	cmp	w0, #0x0
  408a18:	b.ne	40891c <tigetstr@plt+0x629c>  // b.any
  408a1c:	ldr	w0, [sp, #20]
  408a20:	cmp	w0, #0x0
  408a24:	b.eq	408aa8 <tigetstr@plt+0x6428>  // b.none
  408a28:	ldr	x0, [sp, #32]
  408a2c:	bl	4087b8 <tigetstr@plt+0x6138>
  408a30:	str	w0, [sp, #144]
  408a34:	ldr	w1, [sp, #144]
  408a38:	ldr	w0, [sp, #168]
  408a3c:	cmp	w1, w0
  408a40:	b.eq	408a78 <tigetstr@plt+0x63f8>  // b.none
  408a44:	ldr	w0, [sp, #144]
  408a48:	cmp	w0, #0x0
  408a4c:	b.lt	408a78 <tigetstr@plt+0x63f8>  // b.tstop
  408a50:	ldr	w0, [sp, #168]
  408a54:	cmp	w0, #0x0
  408a58:	b.lt	408a78 <tigetstr@plt+0x63f8>  // b.tstop
  408a5c:	ldr	w3, [sp, #144]
  408a60:	ldr	w2, [sp, #168]
  408a64:	ldr	x1, [sp, #32]
  408a68:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408a6c:	add	x0, x0, #0x218
  408a70:	bl	4024d0 <_nc_warning@plt>
  408a74:	b	408aa0 <tigetstr@plt+0x6420>
  408a78:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  408a7c:	add	x0, x0, #0x474
  408a80:	ldr	w0, [x0]
  408a84:	cmp	w0, #0x1
  408a88:	b.ls	408aa0 <tigetstr@plt+0x6420>  // b.plast
  408a8c:	ldr	w2, [sp, #168]
  408a90:	ldr	x1, [sp, #32]
  408a94:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408a98:	add	x0, x0, #0x250
  408a9c:	bl	4024d0 <_nc_warning@plt>
  408aa0:	ldr	w0, [sp, #168]
  408aa4:	str	w0, [sp, #172]
  408aa8:	ldrb	w0, [sp, #128]
  408aac:	cmp	w0, #0x0
  408ab0:	b.eq	408ac4 <tigetstr@plt+0x6444>  // b.none
  408ab4:	ldr	x1, [sp, #32]
  408ab8:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408abc:	add	x0, x0, #0x288
  408ac0:	bl	4024d0 <_nc_warning@plt>
  408ac4:	ldr	x0, [sp, #40]
  408ac8:	ldr	x0, [x0, #32]
  408acc:	add	x0, x0, #0x418
  408ad0:	ldr	x0, [x0]
  408ad4:	ldr	x1, [sp, #24]
  408ad8:	cmp	x1, x0
  408adc:	b.eq	408b6c <tigetstr@plt+0x64ec>  // b.none
  408ae0:	ldr	w0, [sp, #172]
  408ae4:	cmp	w0, #0x0
  408ae8:	b.lt	408b6c <tigetstr@plt+0x64ec>  // b.tstop
  408aec:	ldr	w1, [sp, #172]
  408af0:	ldr	w0, [sp, #168]
  408af4:	cmp	w1, w0
  408af8:	b.eq	408b6c <tigetstr@plt+0x64ec>  // b.none
  408afc:	ldr	w3, [sp, #172]
  408b00:	ldr	w2, [sp, #168]
  408b04:	ldr	x1, [sp, #32]
  408b08:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408b0c:	add	x0, x0, #0x2c0
  408b10:	bl	4024d0 <_nc_warning@plt>
  408b14:	mov	w0, #0x1                   	// #1
  408b18:	str	w0, [sp, #164]
  408b1c:	b	408b5c <tigetstr@plt+0x64dc>
  408b20:	ldrsw	x0, [sp, #164]
  408b24:	add	x1, sp, #0x80
  408b28:	ldrb	w0, [x1, x0]
  408b2c:	eor	w0, w0, #0x1
  408b30:	and	w0, w0, #0xff
  408b34:	cmp	w0, #0x0
  408b38:	b.eq	408b50 <tigetstr@plt+0x64d0>  // b.none
  408b3c:	ldr	w2, [sp, #164]
  408b40:	ldr	x1, [sp, #32]
  408b44:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408b48:	add	x0, x0, #0x2e8
  408b4c:	bl	4024d0 <_nc_warning@plt>
  408b50:	ldr	w0, [sp, #164]
  408b54:	add	w0, w0, #0x1
  408b58:	str	w0, [sp, #164]
  408b5c:	ldr	w1, [sp, #164]
  408b60:	ldr	w0, [sp, #168]
  408b64:	cmp	w1, w0
  408b68:	b.lt	408b20 <tigetstr@plt+0x64a0>  // b.tstop
  408b6c:	ldr	w0, [sp, #168]
  408b70:	cmp	w0, #0x0
  408b74:	b.lt	408c3c <tigetstr@plt+0x65bc>  // b.tstop
  408b78:	add	x1, sp, #0x7c
  408b7c:	add	x0, sp, #0x30
  408b80:	mov	x2, x1
  408b84:	mov	x1, x0
  408b88:	ldr	x0, [sp, #24]
  408b8c:	bl	402310 <_nc_tparm_analyze@plt>
  408b90:	str	w0, [sp, #148]
  408b94:	ldr	w0, [sp, #124]
  408b98:	ldr	w1, [sp, #148]
  408b9c:	cmp	w1, w0
  408ba0:	b.ge	408bac <tigetstr@plt+0x652c>  // b.tcont
  408ba4:	ldr	w0, [sp, #124]
  408ba8:	str	w0, [sp, #148]
  408bac:	ldr	w1, [sp, #168]
  408bb0:	ldr	w0, [sp, #148]
  408bb4:	cmp	w1, w0
  408bb8:	b.eq	408c3c <tigetstr@plt+0x65bc>  // b.none
  408bbc:	ldr	w1, [sp, #172]
  408bc0:	ldr	w0, [sp, #148]
  408bc4:	cmp	w1, w0
  408bc8:	b.eq	408c3c <tigetstr@plt+0x65bc>  // b.none
  408bcc:	ldr	x0, [sp, #32]
  408bd0:	bl	4087b8 <tigetstr@plt+0x6138>
  408bd4:	str	w0, [sp, #140]
  408bd8:	ldr	w1, [sp, #140]
  408bdc:	ldr	w0, [sp, #148]
  408be0:	cmp	w1, w0
  408be4:	b.ne	408bfc <tigetstr@plt+0x657c>  // b.any
  408be8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  408bec:	add	x0, x0, #0x488
  408bf0:	ldrb	w0, [x0]
  408bf4:	cmp	w0, #0x0
  408bf8:	b.ne	408c3c <tigetstr@plt+0x65bc>  // b.any
  408bfc:	ldr	w0, [sp, #140]
  408c00:	cmp	w0, #0x0
  408c04:	b.lt	408c24 <tigetstr@plt+0x65a4>  // b.tstop
  408c08:	ldr	w3, [sp, #140]
  408c0c:	ldr	x2, [sp, #32]
  408c10:	ldr	w1, [sp, #148]
  408c14:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408c18:	add	x0, x0, #0x300
  408c1c:	bl	4024d0 <_nc_warning@plt>
  408c20:	b	408c3c <tigetstr@plt+0x65bc>
  408c24:	ldr	w3, [sp, #168]
  408c28:	ldr	x2, [sp, #32]
  408c2c:	ldr	w1, [sp, #148]
  408c30:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408c34:	add	x0, x0, #0x338
  408c38:	bl	4024d0 <_nc_warning@plt>
  408c3c:	ldp	x29, x30, [sp], #176
  408c40:	ret
  408c44:	stp	x29, x30, [sp, #-48]!
  408c48:	mov	x29, sp
  408c4c:	str	x0, [sp, #24]
  408c50:	strb	wzr, [sp, #47]
  408c54:	str	xzr, [sp, #32]
  408c58:	b	408c98 <tigetstr@plt+0x6618>
  408c5c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  408c60:	add	x0, x0, #0x2c0
  408c64:	ldr	x1, [sp, #32]
  408c68:	ldr	x0, [x0, x1, lsl #3]
  408c6c:	mov	x1, x0
  408c70:	ldr	x0, [sp, #24]
  408c74:	bl	402460 <strcmp@plt>
  408c78:	cmp	w0, #0x0
  408c7c:	b.ne	408c8c <tigetstr@plt+0x660c>  // b.any
  408c80:	mov	w0, #0x1                   	// #1
  408c84:	strb	w0, [sp, #47]
  408c88:	b	408ca4 <tigetstr@plt+0x6624>
  408c8c:	ldr	x0, [sp, #32]
  408c90:	add	x0, x0, #0x1
  408c94:	str	x0, [sp, #32]
  408c98:	ldr	x0, [sp, #32]
  408c9c:	cmp	x0, #0x1a
  408ca0:	b.ls	408c5c <tigetstr@plt+0x65dc>  // b.plast
  408ca4:	ldrb	w0, [sp, #47]
  408ca8:	ldp	x29, x30, [sp], #48
  408cac:	ret
  408cb0:	stp	x29, x30, [sp, #-48]!
  408cb4:	mov	x29, sp
  408cb8:	str	x0, [sp, #24]
  408cbc:	str	x1, [sp, #16]
  408cc0:	ldr	x0, [sp, #16]
  408cc4:	mov	w1, #0xffffffff            	// #-1
  408cc8:	str	w1, [x0]
  408ccc:	ldr	x0, [sp, #24]
  408cd0:	cmp	x0, #0x0
  408cd4:	b.eq	408d94 <tigetstr@plt+0x6714>  // b.none
  408cd8:	ldr	x0, [sp, #24]
  408cdc:	bl	405c60 <tigetstr@plt+0x35e0>
  408ce0:	str	w0, [sp, #44]
  408ce4:	ldr	w0, [sp, #44]
  408ce8:	cmp	w0, #0x0
  408cec:	b.le	408d94 <tigetstr@plt+0x6714>
  408cf0:	ldr	w0, [sp, #44]
  408cf4:	add	w1, w0, #0x1
  408cf8:	str	w1, [sp, #44]
  408cfc:	sxtw	x0, w0
  408d00:	ldr	x1, [sp, #24]
  408d04:	add	x0, x1, x0
  408d08:	ldrb	w0, [x0]
  408d0c:	cmp	w0, #0x3f
  408d10:	b.ne	408d94 <tigetstr@plt+0x6714>  // b.any
  408d14:	ldr	w0, [sp, #44]
  408d18:	add	w1, w0, #0x1
  408d1c:	str	w1, [sp, #44]
  408d20:	sxtw	x0, w0
  408d24:	ldr	x1, [sp, #24]
  408d28:	add	x0, x1, x0
  408d2c:	ldrb	w0, [x0]
  408d30:	cmp	w0, #0x35
  408d34:	b.ne	408d94 <tigetstr@plt+0x6714>  // b.any
  408d38:	ldrsw	x0, [sp, #44]
  408d3c:	ldr	x1, [sp, #24]
  408d40:	add	x0, x1, x0
  408d44:	ldrb	w0, [x0]
  408d48:	cmp	w0, #0x68
  408d4c:	b.ne	408d60 <tigetstr@plt+0x66e0>  // b.any
  408d50:	ldr	x0, [sp, #16]
  408d54:	mov	w1, #0x1                   	// #1
  408d58:	str	w1, [x0]
  408d5c:	b	408d80 <tigetstr@plt+0x6700>
  408d60:	ldrsw	x0, [sp, #44]
  408d64:	ldr	x1, [sp, #24]
  408d68:	add	x0, x1, x0
  408d6c:	ldrb	w0, [x0]
  408d70:	cmp	w0, #0x6c
  408d74:	b.ne	408d80 <tigetstr@plt+0x6700>  // b.any
  408d78:	ldr	x0, [sp, #16]
  408d7c:	str	wzr, [x0]
  408d80:	ldrsw	x0, [sp, #44]
  408d84:	add	x0, x0, #0x1
  408d88:	ldr	x1, [sp, #24]
  408d8c:	add	x0, x1, x0
  408d90:	str	x0, [sp, #24]
  408d94:	ldr	x0, [sp, #24]
  408d98:	ldp	x29, x30, [sp], #48
  408d9c:	ret
  408da0:	stp	x29, x30, [sp, #-128]!
  408da4:	mov	x29, sp
  408da8:	str	x0, [sp, #40]
  408dac:	str	x1, [sp, #32]
  408db0:	str	x2, [sp, #24]
  408db4:	str	xzr, [sp, #104]
  408db8:	str	xzr, [sp, #96]
  408dbc:	ldr	x0, [sp, #24]
  408dc0:	str	x0, [sp, #120]
  408dc4:	b	409104 <tigetstr@plt+0x6a84>
  408dc8:	ldr	x0, [sp, #120]
  408dcc:	ldrb	w0, [x0]
  408dd0:	cmp	w0, #0x24
  408dd4:	b.ne	4090f8 <tigetstr@plt+0x6a78>  // b.any
  408dd8:	ldr	x0, [sp, #120]
  408ddc:	add	x0, x0, #0x1
  408de0:	ldrb	w0, [x0]
  408de4:	cmp	w0, #0x3c
  408de8:	b.ne	4090f8 <tigetstr@plt+0x6a78>  // b.any
  408dec:	ldr	x0, [sp, #120]
  408df0:	add	x0, x0, #0x2
  408df4:	str	x0, [sp, #64]
  408df8:	str	xzr, [sp, #88]
  408dfc:	mov	w0, #0x1                   	// #1
  408e00:	strb	w0, [sp, #87]
  408e04:	strb	wzr, [sp, #86]
  408e08:	str	wzr, [sp, #80]
  408e0c:	str	wzr, [sp, #76]
  408e10:	ldr	x0, [sp, #120]
  408e14:	str	x0, [sp, #104]
  408e18:	ldr	x0, [sp, #64]
  408e1c:	str	x0, [sp, #112]
  408e20:	b	408f3c <tigetstr@plt+0x68bc>
  408e24:	ldr	x0, [sp, #112]
  408e28:	ldrb	w0, [x0]
  408e2c:	cmp	w0, #0x3e
  408e30:	b.ne	408e4c <tigetstr@plt+0x67cc>  // b.any
  408e34:	ldr	x0, [sp, #88]
  408e38:	cmp	x0, #0x0
  408e3c:	b.ne	408f50 <tigetstr@plt+0x68d0>  // b.any
  408e40:	ldr	x0, [sp, #112]
  408e44:	str	x0, [sp, #88]
  408e48:	b	408f50 <tigetstr@plt+0x68d0>
  408e4c:	ldr	x0, [sp, #112]
  408e50:	ldrb	w0, [x0]
  408e54:	cmp	w0, #0x2a
  408e58:	b.eq	408e6c <tigetstr@plt+0x67ec>  // b.none
  408e5c:	ldr	x0, [sp, #112]
  408e60:	ldrb	w0, [x0]
  408e64:	cmp	w0, #0x2f
  408e68:	b.ne	408ebc <tigetstr@plt+0x683c>  // b.any
  408e6c:	ldr	x0, [sp, #112]
  408e70:	ldrb	w0, [x0]
  408e74:	cmp	w0, #0x2a
  408e78:	b.ne	408e88 <tigetstr@plt+0x6808>  // b.any
  408e7c:	ldr	w0, [sp, #80]
  408e80:	add	w0, w0, #0x1
  408e84:	str	w0, [sp, #80]
  408e88:	ldr	x0, [sp, #112]
  408e8c:	ldrb	w0, [x0]
  408e90:	cmp	w0, #0x2f
  408e94:	b.ne	408ea4 <tigetstr@plt+0x6824>  // b.any
  408e98:	ldr	w0, [sp, #76]
  408e9c:	add	w0, w0, #0x1
  408ea0:	str	w0, [sp, #76]
  408ea4:	ldr	x0, [sp, #88]
  408ea8:	cmp	x0, #0x0
  408eac:	b.ne	408f30 <tigetstr@plt+0x68b0>  // b.any
  408eb0:	ldr	x0, [sp, #112]
  408eb4:	str	x0, [sp, #88]
  408eb8:	b	408f30 <tigetstr@plt+0x68b0>
  408ebc:	bl	402470 <__ctype_b_loc@plt>
  408ec0:	ldr	x1, [x0]
  408ec4:	ldr	x0, [sp, #112]
  408ec8:	ldrb	w0, [x0]
  408ecc:	and	x0, x0, #0xff
  408ed0:	lsl	x0, x0, #1
  408ed4:	add	x0, x1, x0
  408ed8:	ldrh	w0, [x0]
  408edc:	and	w0, w0, #0x8
  408ee0:	cmp	w0, #0x0
  408ee4:	b.ne	408f10 <tigetstr@plt+0x6890>  // b.any
  408ee8:	ldr	x0, [sp, #112]
  408eec:	ldrb	w0, [x0]
  408ef0:	mov	w1, w0
  408ef4:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408ef8:	add	x0, x0, #0x370
  408efc:	bl	4024e0 <strchr@plt>
  408f00:	cmp	x0, #0x0
  408f04:	b.ne	408f10 <tigetstr@plt+0x6890>  // b.any
  408f08:	strb	wzr, [sp, #87]
  408f0c:	b	408f54 <tigetstr@plt+0x68d4>
  408f10:	ldr	w0, [sp, #80]
  408f14:	cmp	w0, #0x0
  408f18:	b.ne	408f28 <tigetstr@plt+0x68a8>  // b.any
  408f1c:	ldr	w0, [sp, #76]
  408f20:	cmp	w0, #0x0
  408f24:	b.eq	408f30 <tigetstr@plt+0x68b0>  // b.none
  408f28:	mov	w0, #0x1                   	// #1
  408f2c:	strb	w0, [sp, #86]
  408f30:	ldr	x0, [sp, #112]
  408f34:	add	x0, x0, #0x1
  408f38:	str	x0, [sp, #112]
  408f3c:	ldr	x0, [sp, #112]
  408f40:	ldrb	w0, [x0]
  408f44:	cmp	w0, #0x0
  408f48:	b.ne	408e24 <tigetstr@plt+0x67a4>  // b.any
  408f4c:	b	408f54 <tigetstr@plt+0x68d4>
  408f50:	nop
  408f54:	ldr	x0, [sp, #112]
  408f58:	ldrb	w0, [x0]
  408f5c:	cmp	w0, #0x0
  408f60:	b.eq	408f70 <tigetstr@plt+0x68f0>  // b.none
  408f64:	ldr	x0, [sp, #112]
  408f68:	add	x0, x0, #0x1
  408f6c:	b	408f74 <tigetstr@plt+0x68f4>
  408f70:	ldr	x0, [sp, #112]
  408f74:	str	x0, [sp, #96]
  408f78:	ldr	x0, [sp, #112]
  408f7c:	ldrb	w0, [x0]
  408f80:	cmp	w0, #0x0
  408f84:	b.ne	408f90 <tigetstr@plt+0x6910>  // b.any
  408f88:	strb	wzr, [sp, #87]
  408f8c:	b	4090f8 <tigetstr@plt+0x6a78>
  408f90:	ldrb	w0, [sp, #87]
  408f94:	cmp	w0, #0x0
  408f98:	b.eq	4090ec <tigetstr@plt+0x6a6c>  // b.none
  408f9c:	add	x1, sp, #0x37
  408fa0:	add	x0, sp, #0x38
  408fa4:	mov	x3, x1
  408fa8:	mov	x2, x0
  408fac:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  408fb0:	add	x1, x0, #0x378
  408fb4:	ldr	x0, [sp, #64]
  408fb8:	bl	402590 <__isoc99_sscanf@plt>
  408fbc:	str	w0, [sp, #60]
  408fc0:	ldr	w0, [sp, #60]
  408fc4:	cmp	w0, #0x2
  408fc8:	b.ne	408fec <tigetstr@plt+0x696c>  // b.any
  408fcc:	ldr	x0, [sp, #88]
  408fd0:	ldrb	w1, [x0]
  408fd4:	ldrb	w0, [sp, #55]
  408fd8:	cmp	w1, w0
  408fdc:	b.ne	408fec <tigetstr@plt+0x696c>  // b.any
  408fe0:	ldrb	w0, [sp, #86]
  408fe4:	cmp	w0, #0x0
  408fe8:	b.eq	409014 <tigetstr@plt+0x6994>  // b.none
  408fec:	ldr	x1, [sp, #112]
  408ff0:	ldr	x0, [sp, #64]
  408ff4:	sub	x0, x1, x0
  408ff8:	ldr	x3, [sp, #64]
  408ffc:	mov	w2, w0
  409000:	ldr	x1, [sp, #32]
  409004:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409008:	add	x0, x0, #0x380
  40900c:	bl	4024d0 <_nc_warning@plt>
  409010:	b	4090f8 <tigetstr@plt+0x6a78>
  409014:	ldr	x0, [sp, #32]
  409018:	ldrb	w0, [x0]
  40901c:	cmp	w0, #0x6b
  409020:	b.ne	409038 <tigetstr@plt+0x69b8>  // b.any
  409024:	ldr	x1, [sp, #32]
  409028:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40902c:	add	x0, x0, #0x3a0
  409030:	bl	4024d0 <_nc_warning@plt>
  409034:	b	4090f8 <tigetstr@plt+0x6a78>
  409038:	ldr	w0, [sp, #80]
  40903c:	cmp	w0, #0x0
  409040:	b.eq	409074 <tigetstr@plt+0x69f4>  // b.none
  409044:	ldr	x0, [sp, #32]
  409048:	bl	408c44 <tigetstr@plt+0x65c4>
  40904c:	and	w0, w0, #0xff
  409050:	eor	w0, w0, #0x1
  409054:	and	w0, w0, #0xff
  409058:	cmp	w0, #0x0
  40905c:	b.eq	409074 <tigetstr@plt+0x69f4>  // b.none
  409060:	ldr	x1, [sp, #32]
  409064:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409068:	add	x0, x0, #0x3c0
  40906c:	bl	4024d0 <_nc_warning@plt>
  409070:	b	4090f8 <tigetstr@plt+0x6a78>
  409074:	ldr	x0, [sp, #40]
  409078:	ldr	x0, [x0, #16]
  40907c:	add	x0, x0, #0x14
  409080:	ldrb	w0, [x0]
  409084:	cmp	w0, #0x0
  409088:	b.ne	4090f8 <tigetstr@plt+0x6a78>  // b.any
  40908c:	ldr	w0, [sp, #76]
  409090:	cmp	w0, #0x0
  409094:	b.ne	4090f8 <tigetstr@plt+0x6a78>  // b.any
  409098:	ldr	x0, [sp, #40]
  40909c:	ldr	x0, [x0]
  4090a0:	bl	402150 <_nc_first_name@plt>
  4090a4:	mov	w1, #0x2b                  	// #43
  4090a8:	bl	4024e0 <strchr@plt>
  4090ac:	cmp	x0, #0x0
  4090b0:	b.ne	4090f8 <tigetstr@plt+0x6a78>  // b.any
  4090b4:	ldr	w0, [sp, #80]
  4090b8:	cmp	w0, #0x0
  4090bc:	b.eq	4090cc <tigetstr@plt+0x6a4c>  // b.none
  4090c0:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  4090c4:	add	x0, x0, #0x3f8
  4090c8:	b	4090d4 <tigetstr@plt+0x6a54>
  4090cc:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  4090d0:	add	x0, x0, #0x410
  4090d4:	ldr	x2, [sp, #32]
  4090d8:	mov	x1, x0
  4090dc:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  4090e0:	add	x0, x0, #0x418
  4090e4:	bl	4024d0 <_nc_warning@plt>
  4090e8:	b	4090f8 <tigetstr@plt+0x6a78>
  4090ec:	ldr	x0, [sp, #112]
  4090f0:	sub	x0, x0, #0x1
  4090f4:	str	x0, [sp, #120]
  4090f8:	ldr	x0, [sp, #120]
  4090fc:	add	x0, x0, #0x1
  409100:	str	x0, [sp, #120]
  409104:	ldr	x0, [sp, #120]
  409108:	ldrb	w0, [x0]
  40910c:	cmp	w0, #0x0
  409110:	b.ne	408dc8 <tigetstr@plt+0x6748>  // b.any
  409114:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409118:	add	x1, x0, #0x440
  40911c:	ldr	x0, [sp, #32]
  409120:	bl	402460 <strcmp@plt>
  409124:	cmp	w0, #0x0
  409128:	b.eq	409144 <tigetstr@plt+0x6ac4>  // b.none
  40912c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409130:	add	x1, x0, #0x448
  409134:	ldr	x0, [sp, #32]
  409138:	bl	402460 <strcmp@plt>
  40913c:	cmp	w0, #0x0
  409140:	b.ne	4091ec <tigetstr@plt+0x6b6c>  // b.any
  409144:	ldr	x0, [sp, #104]
  409148:	cmp	x0, #0x0
  40914c:	b.eq	409184 <tigetstr@plt+0x6b04>  // b.none
  409150:	ldr	x1, [sp, #104]
  409154:	ldr	x0, [sp, #24]
  409158:	cmp	x1, x0
  40915c:	b.eq	409170 <tigetstr@plt+0x6af0>  // b.none
  409160:	ldr	x0, [sp, #96]
  409164:	ldrb	w0, [x0]
  409168:	cmp	w0, #0x0
  40916c:	b.ne	4091ec <tigetstr@plt+0x6b6c>  // b.any
  409170:	ldr	x1, [sp, #32]
  409174:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409178:	add	x0, x0, #0x450
  40917c:	bl	4024d0 <_nc_warning@plt>
  409180:	b	4091ec <tigetstr@plt+0x6b6c>
  409184:	add	x0, sp, #0x30
  409188:	mov	x1, x0
  40918c:	ldr	x0, [sp, #24]
  409190:	bl	408cb0 <tigetstr@plt+0x6630>
  409194:	str	x0, [sp, #120]
  409198:	ldr	x0, [sp, #120]
  40919c:	cmp	x0, #0x0
  4091a0:	b.eq	4091ec <tigetstr@plt+0x6b6c>  // b.none
  4091a4:	ldr	w0, [sp, #48]
  4091a8:	cmp	w0, #0x0
  4091ac:	b.le	4091ec <tigetstr@plt+0x6b6c>
  4091b0:	add	x0, sp, #0x30
  4091b4:	mov	x1, x0
  4091b8:	ldr	x0, [sp, #120]
  4091bc:	bl	408cb0 <tigetstr@plt+0x6630>
  4091c0:	str	x0, [sp, #112]
  4091c4:	ldr	x0, [sp, #112]
  4091c8:	cmp	x0, #0x0
  4091cc:	b.eq	4091ec <tigetstr@plt+0x6b6c>  // b.none
  4091d0:	ldr	w0, [sp, #48]
  4091d4:	cmp	w0, #0x0
  4091d8:	b.ne	4091ec <tigetstr@plt+0x6b6c>  // b.any
  4091dc:	ldr	x1, [sp, #32]
  4091e0:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  4091e4:	add	x0, x0, #0x478
  4091e8:	bl	4024d0 <_nc_warning@plt>
  4091ec:	nop
  4091f0:	ldp	x29, x30, [sp], #128
  4091f4:	ret
  4091f8:	sub	sp, sp, #0x1b0
  4091fc:	stp	x29, x30, [sp, #16]
  409200:	add	x29, sp, #0x10
  409204:	str	x0, [sp, #56]
  409208:	str	x1, [sp, #48]
  40920c:	str	w2, [sp, #44]
  409210:	add	x0, sp, #0x48
  409214:	str	x0, [sp, #408]
  409218:	ldr	x0, [sp, #408]
  40921c:	add	x1, x0, #0x1
  409220:	str	x1, [sp, #408]
  409224:	strb	wzr, [x0]
  409228:	mov	w0, #0x1                   	// #1
  40922c:	str	w0, [sp, #428]
  409230:	b	409294 <tigetstr@plt+0x6c14>
  409234:	ldrsw	x2, [sp, #44]
  409238:	ldrsw	x0, [sp, #428]
  40923c:	lsl	x0, x0, #3
  409240:	add	x1, sp, #0x140
  409244:	str	x2, [x1, x0]
  409248:	ldr	w2, [sp, #44]
  40924c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409250:	add	x1, x0, #0x490
  409254:	ldr	x0, [sp, #408]
  409258:	bl	4021d0 <sprintf@plt>
  40925c:	ldrsw	x0, [sp, #428]
  409260:	lsl	x0, x0, #3
  409264:	add	x1, sp, #0xf0
  409268:	ldr	x2, [sp, #408]
  40926c:	str	x2, [x1, x0]
  409270:	ldr	x0, [sp, #408]
  409274:	bl	402160 <strlen@plt>
  409278:	add	x0, x0, #0x1
  40927c:	ldr	x1, [sp, #408]
  409280:	add	x0, x1, x0
  409284:	str	x0, [sp, #408]
  409288:	ldr	w0, [sp, #428]
  40928c:	add	w0, w0, #0x1
  409290:	str	w0, [sp, #428]
  409294:	ldr	w0, [sp, #428]
  409298:	cmp	w0, #0x9
  40929c:	b.le	409234 <tigetstr@plt+0x6bb4>
  4092a0:	ldr	x0, [sp, #56]
  4092a4:	bl	411968 <tigetstr@plt+0xf2e8>
  4092a8:	cmp	w0, #0x1
  4092ac:	b.eq	4092bc <tigetstr@plt+0x6c3c>  // b.none
  4092b0:	cmp	w0, #0x2
  4092b4:	b.eq	4092dc <tigetstr@plt+0x6c5c>  // b.none
  4092b8:	b	409304 <tigetstr@plt+0x6c84>
  4092bc:	ldr	x0, [sp, #328]
  4092c0:	ldr	x1, [sp, #256]
  4092c4:	mov	x2, x1
  4092c8:	mov	x1, x0
  4092cc:	ldr	x0, [sp, #48]
  4092d0:	bl	402290 <tparm@plt>
  4092d4:	str	x0, [sp, #416]
  4092d8:	b	40942c <tigetstr@plt+0x6dac>
  4092dc:	ldr	x0, [sp, #328]
  4092e0:	ldr	x1, [sp, #256]
  4092e4:	mov	x2, x1
  4092e8:	ldr	x1, [sp, #264]
  4092ec:	mov	x3, x1
  4092f0:	mov	x1, x0
  4092f4:	ldr	x0, [sp, #48]
  4092f8:	bl	402290 <tparm@plt>
  4092fc:	str	x0, [sp, #416]
  409300:	b	40942c <tigetstr@plt+0x6dac>
  409304:	add	x1, sp, #0x194
  409308:	add	x0, sp, #0xa8
  40930c:	mov	x2, x1
  409310:	mov	x1, x0
  409314:	ldr	x0, [sp, #48]
  409318:	bl	402310 <_nc_tparm_analyze@plt>
  40931c:	ldr	x0, [sp, #168]
  409320:	cmp	x0, #0x0
  409324:	b.eq	409334 <tigetstr@plt+0x6cb4>  // b.none
  409328:	ldr	x0, [sp, #248]
  40932c:	mov	x8, x0
  409330:	b	409338 <tigetstr@plt+0x6cb8>
  409334:	ldr	x8, [sp, #328]
  409338:	ldr	x0, [sp, #176]
  40933c:	cmp	x0, #0x0
  409340:	b.eq	409350 <tigetstr@plt+0x6cd0>  // b.none
  409344:	ldr	x0, [sp, #256]
  409348:	mov	x2, x0
  40934c:	b	409354 <tigetstr@plt+0x6cd4>
  409350:	ldr	x2, [sp, #336]
  409354:	ldr	x0, [sp, #184]
  409358:	cmp	x0, #0x0
  40935c:	b.eq	40936c <tigetstr@plt+0x6cec>  // b.none
  409360:	ldr	x0, [sp, #264]
  409364:	mov	x3, x0
  409368:	b	409370 <tigetstr@plt+0x6cf0>
  40936c:	ldr	x3, [sp, #344]
  409370:	ldr	x0, [sp, #192]
  409374:	cmp	x0, #0x0
  409378:	b.eq	409388 <tigetstr@plt+0x6d08>  // b.none
  40937c:	ldr	x0, [sp, #272]
  409380:	mov	x4, x0
  409384:	b	40938c <tigetstr@plt+0x6d0c>
  409388:	ldr	x4, [sp, #352]
  40938c:	ldr	x0, [sp, #200]
  409390:	cmp	x0, #0x0
  409394:	b.eq	4093a4 <tigetstr@plt+0x6d24>  // b.none
  409398:	ldr	x0, [sp, #280]
  40939c:	mov	x5, x0
  4093a0:	b	4093a8 <tigetstr@plt+0x6d28>
  4093a4:	ldr	x5, [sp, #360]
  4093a8:	ldr	x0, [sp, #208]
  4093ac:	cmp	x0, #0x0
  4093b0:	b.eq	4093c0 <tigetstr@plt+0x6d40>  // b.none
  4093b4:	ldr	x0, [sp, #288]
  4093b8:	mov	x6, x0
  4093bc:	b	4093c4 <tigetstr@plt+0x6d44>
  4093c0:	ldr	x6, [sp, #368]
  4093c4:	ldr	x0, [sp, #216]
  4093c8:	cmp	x0, #0x0
  4093cc:	b.eq	4093dc <tigetstr@plt+0x6d5c>  // b.none
  4093d0:	ldr	x0, [sp, #296]
  4093d4:	mov	x7, x0
  4093d8:	b	4093e0 <tigetstr@plt+0x6d60>
  4093dc:	ldr	x7, [sp, #376]
  4093e0:	ldr	x0, [sp, #224]
  4093e4:	cmp	x0, #0x0
  4093e8:	b.eq	4093f4 <tigetstr@plt+0x6d74>  // b.none
  4093ec:	ldr	x0, [sp, #304]
  4093f0:	b	4093f8 <tigetstr@plt+0x6d78>
  4093f4:	ldr	x0, [sp, #384]
  4093f8:	ldr	x1, [sp, #232]
  4093fc:	cmp	x1, #0x0
  409400:	b.eq	40940c <tigetstr@plt+0x6d8c>  // b.none
  409404:	ldr	x1, [sp, #312]
  409408:	b	409410 <tigetstr@plt+0x6d90>
  40940c:	ldr	x1, [sp, #392]
  409410:	str	x1, [sp, #8]
  409414:	str	x0, [sp]
  409418:	mov	x1, x8
  40941c:	ldr	x0, [sp, #48]
  409420:	bl	402290 <tparm@plt>
  409424:	str	x0, [sp, #416]
  409428:	nop
  40942c:	ldr	x0, [sp, #416]
  409430:	bl	402360 <strdup@plt>
  409434:	ldp	x29, x30, [sp, #16]
  409438:	add	sp, sp, #0x1b0
  40943c:	ret
  409440:	stp	x29, x30, [sp, #-64]!
  409444:	mov	x29, sp
  409448:	str	x0, [sp, #40]
  40944c:	str	x1, [sp, #32]
  409450:	str	x2, [sp, #24]
  409454:	str	wzr, [sp, #60]
  409458:	ldr	x0, [sp, #32]
  40945c:	str	xzr, [x0]
  409460:	ldr	x0, [sp, #24]
  409464:	cmp	x0, #0x0
  409468:	b.eq	4094ac <tigetstr@plt+0x6e2c>  // b.none
  40946c:	ldr	x0, [sp, #24]
  409470:	str	wzr, [x0]
  409474:	b	4094ac <tigetstr@plt+0x6e2c>
  409478:	ldr	x0, [sp, #32]
  40947c:	ldr	d1, [x0]
  409480:	fmov	d0, #1.000000000000000000e+01
  409484:	fmul	d1, d1, d0
  409488:	ldr	x0, [sp, #40]
  40948c:	add	x1, x0, #0x1
  409490:	str	x1, [sp, #40]
  409494:	ldrb	w0, [x0]
  409498:	sub	w0, w0, #0x30
  40949c:	scvtf	d0, w0
  4094a0:	fadd	d0, d1, d0
  4094a4:	ldr	x0, [sp, #32]
  4094a8:	str	d0, [x0]
  4094ac:	bl	402470 <__ctype_b_loc@plt>
  4094b0:	ldr	x1, [x0]
  4094b4:	ldr	x0, [sp, #40]
  4094b8:	ldrb	w0, [x0]
  4094bc:	and	x0, x0, #0xff
  4094c0:	lsl	x0, x0, #1
  4094c4:	add	x0, x1, x0
  4094c8:	ldrh	w0, [x0]
  4094cc:	and	w0, w0, #0x800
  4094d0:	cmp	w0, #0x0
  4094d4:	b.ne	409478 <tigetstr@plt+0x6df8>  // b.any
  4094d8:	ldr	x0, [sp, #40]
  4094dc:	ldrb	w0, [x0]
  4094e0:	cmp	w0, #0x2e
  4094e4:	b.ne	4095c8 <tigetstr@plt+0x6f48>  // b.any
  4094e8:	mov	w0, #0x1                   	// #1
  4094ec:	str	w0, [sp, #56]
  4094f0:	ldr	x0, [sp, #40]
  4094f4:	add	x0, x0, #0x1
  4094f8:	str	x0, [sp, #40]
  4094fc:	b	40954c <tigetstr@plt+0x6ecc>
  409500:	ldr	w1, [sp, #56]
  409504:	mov	w0, w1
  409508:	lsl	w0, w0, #2
  40950c:	add	w0, w0, w1
  409510:	lsl	w0, w0, #1
  409514:	str	w0, [sp, #56]
  409518:	ldr	x0, [sp, #40]
  40951c:	add	x1, x0, #0x1
  409520:	str	x1, [sp, #40]
  409524:	ldrb	w0, [x0]
  409528:	sub	w1, w0, #0x30
  40952c:	ldr	w0, [sp, #56]
  409530:	sdiv	w0, w1, w0
  409534:	ldr	x1, [sp, #32]
  409538:	ldr	d1, [x1]
  40953c:	scvtf	d0, w0
  409540:	fadd	d0, d1, d0
  409544:	ldr	x0, [sp, #32]
  409548:	str	d0, [x0]
  40954c:	bl	402470 <__ctype_b_loc@plt>
  409550:	ldr	x1, [x0]
  409554:	ldr	x0, [sp, #40]
  409558:	ldrb	w0, [x0]
  40955c:	and	x0, x0, #0xff
  409560:	lsl	x0, x0, #1
  409564:	add	x0, x1, x0
  409568:	ldrh	w0, [x0]
  40956c:	and	w0, w0, #0x800
  409570:	cmp	w0, #0x0
  409574:	b.ne	409500 <tigetstr@plt+0x6e80>  // b.any
  409578:	b	4095c8 <tigetstr@plt+0x6f48>
  40957c:	ldr	x0, [sp, #24]
  409580:	cmp	x0, #0x0
  409584:	b.ne	409598 <tigetstr@plt+0x6f18>  // b.any
  409588:	ldr	x0, [sp, #40]
  40958c:	ldrb	w0, [x0]
  409590:	cmp	w0, #0x2f
  409594:	b.eq	4095ec <tigetstr@plt+0x6f6c>  // b.none
  409598:	ldr	x0, [sp, #40]
  40959c:	add	x1, x0, #0x1
  4095a0:	str	x1, [sp, #40]
  4095a4:	ldrb	w0, [x0]
  4095a8:	cmp	w0, #0x2a
  4095ac:	b.ne	4095bc <tigetstr@plt+0x6f3c>  // b.any
  4095b0:	mov	w0, #0x1                   	// #1
  4095b4:	str	w0, [sp, #60]
  4095b8:	b	4095c8 <tigetstr@plt+0x6f48>
  4095bc:	ldr	x0, [sp, #24]
  4095c0:	mov	w1, #0x1                   	// #1
  4095c4:	str	w1, [x0]
  4095c8:	ldr	x0, [sp, #40]
  4095cc:	ldrb	w0, [x0]
  4095d0:	cmp	w0, #0x2a
  4095d4:	b.eq	40957c <tigetstr@plt+0x6efc>  // b.none
  4095d8:	ldr	x0, [sp, #40]
  4095dc:	ldrb	w0, [x0]
  4095e0:	cmp	w0, #0x2f
  4095e4:	b.eq	40957c <tigetstr@plt+0x6efc>  // b.none
  4095e8:	b	4095f0 <tigetstr@plt+0x6f70>
  4095ec:	nop
  4095f0:	ldr	w0, [sp, #60]
  4095f4:	cmp	w0, #0x0
  4095f8:	b.eq	409610 <tigetstr@plt+0x6f90>  // b.none
  4095fc:	ldr	x0, [sp, #32]
  409600:	ldr	d0, [x0]
  409604:	fneg	d0, d0
  409608:	ldr	x0, [sp, #32]
  40960c:	str	d0, [x0]
  409610:	ldr	x0, [sp, #40]
  409614:	ldp	x29, x30, [sp], #64
  409618:	ret
  40961c:	stp	x29, x30, [sp, #-48]!
  409620:	mov	x29, sp
  409624:	str	x0, [sp, #24]
  409628:	str	x1, [sp, #16]
  40962c:	ldr	x0, [sp, #16]
  409630:	str	xzr, [x0]
  409634:	b	409700 <tigetstr@plt+0x7080>
  409638:	ldr	x0, [sp, #24]
  40963c:	ldrb	w0, [x0]
  409640:	cmp	w0, #0x5c
  409644:	b.ne	409654 <tigetstr@plt+0x6fd4>  // b.any
  409648:	ldr	x0, [sp, #24]
  40964c:	add	x0, x0, #0x1
  409650:	str	x0, [sp, #24]
  409654:	ldr	x0, [sp, #24]
  409658:	ldrb	w0, [x0]
  40965c:	cmp	w0, #0x24
  409660:	b.ne	4096f4 <tigetstr@plt+0x7074>  // b.any
  409664:	ldr	x0, [sp, #24]
  409668:	add	x0, x0, #0x1
  40966c:	ldrb	w0, [x0]
  409670:	cmp	w0, #0x3c
  409674:	b.ne	4096f4 <tigetstr@plt+0x7074>  // b.any
  409678:	ldr	x0, [sp, #24]
  40967c:	add	x0, x0, #0x2
  409680:	ldrb	w0, [x0]
  409684:	cmp	w0, #0x2e
  409688:	b.eq	4096bc <tigetstr@plt+0x703c>  // b.none
  40968c:	bl	402470 <__ctype_b_loc@plt>
  409690:	ldr	x1, [x0]
  409694:	ldr	x0, [sp, #24]
  409698:	add	x0, x0, #0x2
  40969c:	ldrb	w0, [x0]
  4096a0:	and	x0, x0, #0xff
  4096a4:	lsl	x0, x0, #1
  4096a8:	add	x0, x1, x0
  4096ac:	ldrh	w0, [x0]
  4096b0:	and	w0, w0, #0x800
  4096b4:	cmp	w0, #0x0
  4096b8:	b.eq	4096f4 <tigetstr@plt+0x7074>  // b.none
  4096bc:	ldr	x0, [sp, #24]
  4096c0:	add	x0, x0, #0x2
  4096c4:	add	x1, sp, #0x24
  4096c8:	mov	x2, x1
  4096cc:	ldr	x1, [sp, #16]
  4096d0:	bl	409440 <tigetstr@plt+0x6dc0>
  4096d4:	str	x0, [sp, #40]
  4096d8:	ldr	x0, [sp, #40]
  4096dc:	ldrb	w0, [x0]
  4096e0:	cmp	w0, #0x3e
  4096e4:	b.ne	409700 <tigetstr@plt+0x7080>  // b.any
  4096e8:	ldr	x0, [sp, #40]
  4096ec:	str	x0, [sp, #24]
  4096f0:	b	409700 <tigetstr@plt+0x7080>
  4096f4:	ldr	x0, [sp, #24]
  4096f8:	add	x0, x0, #0x1
  4096fc:	str	x0, [sp, #24]
  409700:	ldr	x0, [sp, #24]
  409704:	ldrb	w0, [x0]
  409708:	cmp	w0, #0x0
  40970c:	b.ne	409638 <tigetstr@plt+0x6fb8>  // b.any
  409710:	ldr	x0, [sp, #24]
  409714:	ldp	x29, x30, [sp], #48
  409718:	ret
  40971c:	stp	x29, x30, [sp, #-32]!
  409720:	mov	x29, sp
  409724:	str	x0, [sp, #24]
  409728:	str	x1, [sp, #16]
  40972c:	mov	x2, #0x0                   	// #0
  409730:	ldr	x1, [sp, #16]
  409734:	ldr	x0, [sp, #24]
  409738:	bl	409440 <tigetstr@plt+0x6dc0>
  40973c:	ldp	x29, x30, [sp], #32
  409740:	ret
  409744:	stp	x29, x30, [sp, #-96]!
  409748:	mov	x29, sp
  40974c:	str	x0, [sp, #40]
  409750:	str	x1, [sp, #32]
  409754:	str	x2, [sp, #24]
  409758:	mov	w0, #0x1                   	// #1
  40975c:	strb	w0, [sp, #95]
  409760:	str	xzr, [sp, #64]
  409764:	str	xzr, [sp, #56]
  409768:	ldr	x0, [sp, #24]
  40976c:	strb	wzr, [x0]
  409770:	add	x0, sp, #0x40
  409774:	mov	x1, x0
  409778:	ldr	x0, [sp, #40]
  40977c:	bl	40961c <tigetstr@plt+0x6f9c>
  409780:	str	x0, [sp, #80]
  409784:	add	x0, sp, #0x38
  409788:	mov	x1, x0
  40978c:	ldr	x0, [sp, #32]
  409790:	bl	40971c <tigetstr@plt+0x709c>
  409794:	str	x0, [sp, #32]
  409798:	b	409910 <tigetstr@plt+0x7290>
  40979c:	ldr	x0, [sp, #40]
  4097a0:	ldrb	w0, [x0]
  4097a4:	cmp	w0, #0x5c
  4097a8:	b.ne	409830 <tigetstr@plt+0x71b0>  // b.any
  4097ac:	bl	402470 <__ctype_b_loc@plt>
  4097b0:	ldr	x1, [x0]
  4097b4:	ldr	x0, [sp, #40]
  4097b8:	add	x0, x0, #0x1
  4097bc:	ldrb	w0, [x0]
  4097c0:	and	x0, x0, #0xff
  4097c4:	lsl	x0, x0, #1
  4097c8:	add	x0, x1, x0
  4097cc:	ldrh	w0, [x0]
  4097d0:	and	w0, w0, #0x4
  4097d4:	cmp	w0, #0x0
  4097d8:	b.eq	409830 <tigetstr@plt+0x71b0>  // b.none
  4097dc:	ldr	x0, [sp, #40]
  4097e0:	add	x0, x0, #0x1
  4097e4:	str	x0, [sp, #40]
  4097e8:	ldr	x0, [sp, #40]
  4097ec:	ldrb	w0, [x0]
  4097f0:	cmp	w0, #0x5e
  4097f4:	b.ne	409890 <tigetstr@plt+0x7210>  // b.any
  4097f8:	mov	x2, #0x4                   	// #4
  4097fc:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409800:	add	x1, x0, #0x498
  409804:	ldr	x0, [sp, #32]
  409808:	bl	4022a0 <strncmp@plt>
  40980c:	cmp	w0, #0x0
  409810:	b.ne	409890 <tigetstr@plt+0x7210>  // b.any
  409814:	ldr	x0, [sp, #40]
  409818:	add	x0, x0, #0x1
  40981c:	str	x0, [sp, #40]
  409820:	ldr	x0, [sp, #32]
  409824:	add	x0, x0, #0x4
  409828:	str	x0, [sp, #32]
  40982c:	b	409910 <tigetstr@plt+0x7290>
  409830:	ldr	x0, [sp, #40]
  409834:	ldrb	w0, [x0]
  409838:	cmp	w0, #0x24
  40983c:	b.ne	409894 <tigetstr@plt+0x7214>  // b.any
  409840:	ldr	x0, [sp, #40]
  409844:	add	x0, x0, #0x1
  409848:	ldrb	w0, [x0]
  40984c:	cmp	w0, #0x3c
  409850:	b.ne	409894 <tigetstr@plt+0x7214>  // b.any
  409854:	add	x0, sp, #0x30
  409858:	mov	x1, x0
  40985c:	ldr	x0, [sp, #40]
  409860:	bl	40961c <tigetstr@plt+0x6f9c>
  409864:	str	x0, [sp, #72]
  409868:	ldr	x1, [sp, #72]
  40986c:	ldr	x0, [sp, #40]
  409870:	cmp	x1, x0
  409874:	b.eq	409894 <tigetstr@plt+0x7214>  // b.none
  409878:	ldr	x0, [sp, #24]
  40987c:	mov	w1, #0x1                   	// #1
  409880:	strb	w1, [x0]
  409884:	ldr	x0, [sp, #72]
  409888:	str	x0, [sp, #40]
  40988c:	b	409910 <tigetstr@plt+0x7290>
  409890:	nop
  409894:	ldr	x0, [sp, #32]
  409898:	ldrb	w0, [x0]
  40989c:	cmp	w0, #0x5c
  4098a0:	b.ne	4098e0 <tigetstr@plt+0x7260>  // b.any
  4098a4:	bl	402470 <__ctype_b_loc@plt>
  4098a8:	ldr	x1, [x0]
  4098ac:	ldr	x0, [sp, #32]
  4098b0:	add	x0, x0, #0x1
  4098b4:	ldrb	w0, [x0]
  4098b8:	and	x0, x0, #0xff
  4098bc:	lsl	x0, x0, #1
  4098c0:	add	x0, x1, x0
  4098c4:	ldrh	w0, [x0]
  4098c8:	and	w0, w0, #0x4
  4098cc:	cmp	w0, #0x0
  4098d0:	b.eq	4098e0 <tigetstr@plt+0x7260>  // b.none
  4098d4:	ldr	x0, [sp, #32]
  4098d8:	add	x0, x0, #0x1
  4098dc:	str	x0, [sp, #32]
  4098e0:	ldr	x0, [sp, #40]
  4098e4:	add	x1, x0, #0x1
  4098e8:	str	x1, [sp, #40]
  4098ec:	ldrb	w1, [x0]
  4098f0:	ldr	x0, [sp, #32]
  4098f4:	add	x2, x0, #0x1
  4098f8:	str	x2, [sp, #32]
  4098fc:	ldrb	w0, [x0]
  409900:	cmp	w1, w0
  409904:	b.eq	409910 <tigetstr@plt+0x7290>  // b.none
  409908:	strb	wzr, [sp, #95]
  40990c:	b	409930 <tigetstr@plt+0x72b0>
  409910:	ldr	x1, [sp, #40]
  409914:	ldr	x0, [sp, #80]
  409918:	cmp	x1, x0
  40991c:	b.cs	409930 <tigetstr@plt+0x72b0>  // b.hs, b.nlast
  409920:	ldr	x0, [sp, #32]
  409924:	ldrb	w0, [x0]
  409928:	cmp	w0, #0x0
  40992c:	b.ne	40979c <tigetstr@plt+0x711c>  // b.any
  409930:	ldr	x0, [sp, #24]
  409934:	ldrb	w0, [x0]
  409938:	cmp	w0, #0x0
  40993c:	b.eq	40995c <tigetstr@plt+0x72dc>  // b.none
  409940:	ldrb	w0, [sp, #95]
  409944:	cmp	w0, #0x0
  409948:	b.eq	409954 <tigetstr@plt+0x72d4>  // b.none
  40994c:	strb	wzr, [sp, #95]
  409950:	b	40995c <tigetstr@plt+0x72dc>
  409954:	ldr	x0, [sp, #24]
  409958:	strb	wzr, [x0]
  40995c:	ldrb	w0, [sp, #95]
  409960:	ldp	x29, x30, [sp], #96
  409964:	ret
  409968:	stp	x29, x30, [sp, #-128]!
  40996c:	mov	x29, sp
  409970:	str	x0, [sp, #40]
  409974:	str	w1, [sp, #36]
  409978:	str	x2, [sp, #24]
  40997c:	ldr	w0, [sp, #36]
  409980:	cmp	w0, #0x19d
  409984:	b.le	4099e0 <tigetstr@plt+0x7360>
  409988:	ldr	x0, [sp, #40]
  40998c:	ldr	x1, [x0, #48]
  409990:	ldr	x0, [sp, #40]
  409994:	ldrh	w0, [x0, #60]
  409998:	mov	w2, w0
  40999c:	ldr	x0, [sp, #40]
  4099a0:	ldrh	w0, [x0, #66]
  4099a4:	sub	w0, w2, w0
  4099a8:	ldr	w2, [sp, #36]
  4099ac:	sub	w2, w2, w0
  4099b0:	ldr	x0, [sp, #40]
  4099b4:	ldrh	w0, [x0, #64]
  4099b8:	mov	w3, w0
  4099bc:	ldr	x0, [sp, #40]
  4099c0:	ldrh	w0, [x0, #62]
  4099c4:	add	w0, w3, w0
  4099c8:	add	w0, w2, w0
  4099cc:	sxtw	x0, w0
  4099d0:	lsl	x0, x0, #3
  4099d4:	add	x0, x1, x0
  4099d8:	ldr	x0, [x0]
  4099dc:	b	4099f0 <tigetstr@plt+0x7370>
  4099e0:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  4099e4:	ldr	x0, [x0, #4000]
  4099e8:	ldrsw	x1, [sp, #36]
  4099ec:	ldr	x0, [x0, x1, lsl #3]
  4099f0:	str	x0, [sp, #104]
  4099f4:	ldr	w0, [sp, #36]
  4099f8:	cmp	w0, #0x19d
  4099fc:	b.gt	409a14 <tigetstr@plt+0x7394>
  409a00:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  409a04:	add	x0, x0, #0xb30
  409a08:	ldrsw	x1, [sp, #36]
  409a0c:	ldrsh	w0, [x0, x1, lsl #1]
  409a10:	b	409a38 <tigetstr@plt+0x73b8>
  409a14:	ldr	x0, [sp, #24]
  409a18:	ldrb	w0, [x0]
  409a1c:	cmp	w0, #0x6b
  409a20:	b.eq	409a34 <tigetstr@plt+0x73b4>  // b.none
  409a24:	ldr	x0, [sp, #24]
  409a28:	bl	40db08 <tigetstr@plt+0xb488>
  409a2c:	and	w0, w0, #0xff
  409a30:	b	409a38 <tigetstr@plt+0x73b8>
  409a34:	mov	w0, #0x0                   	// #0
  409a38:	str	w0, [sp, #100]
  409a3c:	str	wzr, [sp, #96]
  409a40:	ldr	w2, [sp, #96]
  409a44:	mov	w1, #0x1                   	// #1
  409a48:	ldr	x0, [sp, #24]
  409a4c:	bl	402400 <_nc_tic_expand@plt>
  409a50:	str	x0, [sp, #88]
  409a54:	ldr	x0, [sp, #88]
  409a58:	cmp	x0, #0x0
  409a5c:	b.ne	409a74 <tigetstr@plt+0x73f4>  // b.any
  409a60:	ldr	x1, [sp, #104]
  409a64:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409a68:	add	x0, x0, #0x4a0
  409a6c:	bl	4024d0 <_nc_warning@plt>
  409a70:	b	409cb4 <tigetstr@plt+0x7634>
  409a74:	ldr	w2, [sp, #100]
  409a78:	ldr	x1, [sp, #88]
  409a7c:	ldr	x0, [sp, #104]
  409a80:	bl	4021a0 <_nc_infotocap@plt>
  409a84:	str	x0, [sp, #80]
  409a88:	ldr	x0, [sp, #80]
  409a8c:	cmp	x0, #0x0
  409a90:	b.ne	409aa8 <tigetstr@plt+0x7428>  // b.any
  409a94:	ldr	x1, [sp, #104]
  409a98:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409a9c:	add	x0, x0, #0x4c0
  409aa0:	bl	4024d0 <_nc_warning@plt>
  409aa4:	b	409cb4 <tigetstr@plt+0x7634>
  409aa8:	ldr	w0, [sp, #100]
  409aac:	cmp	w0, #0x0
  409ab0:	b.le	409c48 <tigetstr@plt+0x75c8>
  409ab4:	mov	w0, #0x5                   	// #5
  409ab8:	str	w0, [sp, #124]
  409abc:	mov	w0, #0x1                   	// #1
  409ac0:	strb	w0, [sp, #119]
  409ac4:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409ac8:	add	x1, x0, #0x4e0
  409acc:	ldr	x0, [sp, #104]
  409ad0:	bl	402460 <strcmp@plt>
  409ad4:	cmp	w0, #0x0
  409ad8:	b.eq	409b24 <tigetstr@plt+0x74a4>  // b.none
  409adc:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409ae0:	add	x1, x0, #0x4e8
  409ae4:	ldr	x0, [sp, #104]
  409ae8:	bl	402460 <strcmp@plt>
  409aec:	cmp	w0, #0x0
  409af0:	b.eq	409b24 <tigetstr@plt+0x74a4>  // b.none
  409af4:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409af8:	add	x1, x0, #0x4f0
  409afc:	ldr	x0, [sp, #104]
  409b00:	bl	402460 <strcmp@plt>
  409b04:	cmp	w0, #0x0
  409b08:	b.eq	409b24 <tigetstr@plt+0x74a4>  // b.none
  409b0c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409b10:	add	x1, x0, #0x4f8
  409b14:	ldr	x0, [sp, #104]
  409b18:	bl	402460 <strcmp@plt>
  409b1c:	cmp	w0, #0x0
  409b20:	b.ne	409b48 <tigetstr@plt+0x74c8>  // b.any
  409b24:	ldr	x0, [sp, #40]
  409b28:	ldr	x0, [x0, #24]
  409b2c:	ldr	w0, [x0, #52]
  409b30:	str	w0, [sp, #124]
  409b34:	ldr	w0, [sp, #124]
  409b38:	cmp	w0, #0x10
  409b3c:	b.le	409b48 <tigetstr@plt+0x74c8>
  409b40:	mov	w0, #0x10                  	// #16
  409b44:	str	w0, [sp, #124]
  409b48:	str	wzr, [sp, #120]
  409b4c:	b	409c34 <tigetstr@plt+0x75b4>
  409b50:	ldr	w2, [sp, #120]
  409b54:	ldr	x1, [sp, #88]
  409b58:	ldr	x0, [sp, #104]
  409b5c:	bl	4091f8 <tigetstr@plt+0x6b78>
  409b60:	str	x0, [sp, #72]
  409b64:	ldr	w2, [sp, #120]
  409b68:	ldr	x1, [sp, #80]
  409b6c:	ldr	x0, [sp, #104]
  409b70:	bl	4091f8 <tigetstr@plt+0x6b78>
  409b74:	str	x0, [sp, #64]
  409b78:	ldr	x1, [sp, #64]
  409b7c:	ldr	x0, [sp, #72]
  409b80:	bl	402460 <strcmp@plt>
  409b84:	cmp	w0, #0x0
  409b88:	b.eq	409c18 <tigetstr@plt+0x7598>  // b.none
  409b8c:	ldrb	w0, [sp, #119]
  409b90:	cmp	w0, #0x0
  409b94:	b.eq	409bfc <tigetstr@plt+0x757c>  // b.none
  409b98:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  409b9c:	ldr	x0, [x0, #3856]
  409ba0:	ldr	x3, [x0]
  409ba4:	ldr	x2, [sp, #104]
  409ba8:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409bac:	add	x1, x0, #0x500
  409bb0:	mov	x0, x3
  409bb4:	bl	402640 <fprintf@plt>
  409bb8:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  409bbc:	ldr	x0, [x0, #3856]
  409bc0:	ldr	x3, [x0]
  409bc4:	ldr	x2, [sp, #88]
  409bc8:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409bcc:	add	x1, x0, #0x518
  409bd0:	mov	x0, x3
  409bd4:	bl	402640 <fprintf@plt>
  409bd8:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  409bdc:	ldr	x0, [x0, #3856]
  409be0:	ldr	x3, [x0]
  409be4:	ldr	x2, [sp, #80]
  409be8:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409bec:	add	x1, x0, #0x528
  409bf0:	mov	x0, x3
  409bf4:	bl	402640 <fprintf@plt>
  409bf8:	strb	wzr, [sp, #119]
  409bfc:	ldr	x4, [sp, #64]
  409c00:	ldr	x3, [sp, #72]
  409c04:	ldr	w2, [sp, #120]
  409c08:	ldr	x1, [sp, #104]
  409c0c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409c10:	add	x0, x0, #0x538
  409c14:	bl	4024d0 <_nc_warning@plt>
  409c18:	ldr	x0, [sp, #72]
  409c1c:	bl	4024a0 <free@plt>
  409c20:	ldr	x0, [sp, #64]
  409c24:	bl	4024a0 <free@plt>
  409c28:	ldr	w0, [sp, #120]
  409c2c:	add	w0, w0, #0x1
  409c30:	str	w0, [sp, #120]
  409c34:	ldr	w1, [sp, #120]
  409c38:	ldr	w0, [sp, #124]
  409c3c:	cmp	w1, w0
  409c40:	b.lt	409b50 <tigetstr@plt+0x74d0>  // b.tstop
  409c44:	b	409cb4 <tigetstr@plt+0x7634>
  409c48:	ldr	w0, [sp, #100]
  409c4c:	cmp	w0, #0x0
  409c50:	b.ne	409cb4 <tigetstr@plt+0x7634>  // b.any
  409c54:	add	x0, sp, #0x3f
  409c58:	mov	x2, x0
  409c5c:	ldr	x1, [sp, #80]
  409c60:	ldr	x0, [sp, #88]
  409c64:	bl	409744 <tigetstr@plt+0x70c4>
  409c68:	and	w0, w0, #0xff
  409c6c:	eor	w0, w0, #0x1
  409c70:	and	w0, w0, #0xff
  409c74:	cmp	w0, #0x0
  409c78:	b.eq	409cb4 <tigetstr@plt+0x7634>  // b.none
  409c7c:	ldrb	w0, [sp, #63]
  409c80:	cmp	w0, #0x0
  409c84:	b.eq	409c9c <tigetstr@plt+0x761c>  // b.none
  409c88:	ldr	x1, [sp, #104]
  409c8c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409c90:	add	x0, x0, #0x580
  409c94:	bl	4024d0 <_nc_warning@plt>
  409c98:	b	409cb4 <tigetstr@plt+0x7634>
  409c9c:	ldr	x3, [sp, #80]
  409ca0:	ldr	x2, [sp, #88]
  409ca4:	ldr	x1, [sp, #104]
  409ca8:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409cac:	add	x0, x0, #0x5b8
  409cb0:	bl	4024d0 <_nc_warning@plt>
  409cb4:	nop
  409cb8:	ldp	x29, x30, [sp], #128
  409cbc:	ret
  409cc0:	stp	x29, x30, [sp, #-32]!
  409cc4:	mov	x29, sp
  409cc8:	str	x0, [sp, #24]
  409ccc:	b	409cdc <tigetstr@plt+0x765c>
  409cd0:	ldr	x0, [sp, #24]
  409cd4:	add	x0, x0, #0x1
  409cd8:	str	x0, [sp, #24]
  409cdc:	ldr	x0, [sp, #24]
  409ce0:	ldrb	w0, [x0]
  409ce4:	cmp	w0, #0x2f
  409ce8:	b.eq	409cd0 <tigetstr@plt+0x7650>  // b.none
  409cec:	bl	402470 <__ctype_b_loc@plt>
  409cf0:	ldr	x1, [x0]
  409cf4:	ldr	x0, [sp, #24]
  409cf8:	ldrb	w0, [x0]
  409cfc:	and	x0, x0, #0xff
  409d00:	lsl	x0, x0, #1
  409d04:	add	x0, x1, x0
  409d08:	ldrh	w0, [x0]
  409d0c:	and	w0, w0, #0x800
  409d10:	cmp	w0, #0x0
  409d14:	b.ne	409cd0 <tigetstr@plt+0x7650>  // b.any
  409d18:	ldr	x0, [sp, #24]
  409d1c:	ldp	x29, x30, [sp], #32
  409d20:	ret
  409d24:	stp	x29, x30, [sp, #-48]!
  409d28:	mov	x29, sp
  409d2c:	str	x0, [sp, #24]
  409d30:	str	wzr, [sp, #44]
  409d34:	ldr	x0, [sp, #24]
  409d38:	ldrb	w0, [x0]
  409d3c:	cmp	w0, #0x3c
  409d40:	b.eq	409d74 <tigetstr@plt+0x76f4>  // b.none
  409d44:	cmp	w0, #0x3c
  409d48:	b.gt	409d94 <tigetstr@plt+0x7714>
  409d4c:	cmp	w0, #0x0
  409d50:	b.eq	409d8c <tigetstr@plt+0x770c>  // b.none
  409d54:	cmp	w0, #0x24
  409d58:	b.ne	409d94 <tigetstr@plt+0x7714>  // b.any
  409d5c:	ldr	w0, [sp, #44]
  409d60:	cmp	w0, #0x0
  409d64:	b.ne	409dd0 <tigetstr@plt+0x7750>  // b.any
  409d68:	mov	w0, #0x1                   	// #1
  409d6c:	str	w0, [sp, #44]
  409d70:	b	409dd0 <tigetstr@plt+0x7750>
  409d74:	ldr	w0, [sp, #44]
  409d78:	cmp	w0, #0x1
  409d7c:	b.ne	409dd8 <tigetstr@plt+0x7758>  // b.any
  409d80:	mov	w0, #0x2                   	// #2
  409d84:	str	w0, [sp, #44]
  409d88:	b	409dd8 <tigetstr@plt+0x7758>
  409d8c:	str	wzr, [sp, #44]
  409d90:	b	409de4 <tigetstr@plt+0x7764>
  409d94:	ldr	w0, [sp, #44]
  409d98:	cmp	w0, #0x0
  409d9c:	b.eq	409de0 <tigetstr@plt+0x7760>  // b.none
  409da0:	ldr	x0, [sp, #24]
  409da4:	bl	409cc0 <tigetstr@plt+0x7640>
  409da8:	str	x0, [sp, #24]
  409dac:	ldr	x0, [sp, #24]
  409db0:	ldrb	w0, [x0]
  409db4:	cmp	w0, #0x3e
  409db8:	b.ne	409dc8 <tigetstr@plt+0x7748>  // b.any
  409dbc:	ldr	x0, [sp, #24]
  409dc0:	add	x0, x0, #0x1
  409dc4:	str	x0, [sp, #24]
  409dc8:	str	wzr, [sp, #44]
  409dcc:	b	409de0 <tigetstr@plt+0x7760>
  409dd0:	nop
  409dd4:	b	409de4 <tigetstr@plt+0x7764>
  409dd8:	nop
  409ddc:	b	409de4 <tigetstr@plt+0x7764>
  409de0:	nop
  409de4:	ldr	w0, [sp, #44]
  409de8:	cmp	w0, #0x0
  409dec:	b.eq	409dfc <tigetstr@plt+0x777c>  // b.none
  409df0:	ldr	x0, [sp, #24]
  409df4:	add	x0, x0, #0x1
  409df8:	str	x0, [sp, #24]
  409dfc:	ldr	w0, [sp, #44]
  409e00:	cmp	w0, #0x0
  409e04:	b.ne	409d34 <tigetstr@plt+0x76b4>  // b.any
  409e08:	ldr	x0, [sp, #24]
  409e0c:	ldp	x29, x30, [sp], #48
  409e10:	ret
  409e14:	stp	x29, x30, [sp, #-112]!
  409e18:	mov	x29, sp
  409e1c:	stp	x19, x20, [sp, #16]
  409e20:	str	x21, [sp, #32]
  409e24:	str	w0, [sp, #76]
  409e28:	str	x1, [sp, #64]
  409e2c:	str	x2, [sp, #56]
  409e30:	ldr	x0, [sp, #64]
  409e34:	str	x0, [sp, #96]
  409e38:	ldr	x0, [sp, #56]
  409e3c:	str	x0, [sp, #88]
  409e40:	str	wzr, [sp, #108]
  409e44:	b	40a01c <tigetstr@plt+0x799c>
  409e48:	ldr	x0, [sp, #64]
  409e4c:	ldrb	w0, [x0]
  409e50:	cmp	w0, #0x0
  409e54:	b.ne	409f18 <tigetstr@plt+0x7898>  // b.any
  409e58:	ldr	w0, [sp, #76]
  409e5c:	cmp	w0, #0x0
  409e60:	b.lt	409f10 <tigetstr@plt+0x7890>  // b.tstop
  409e64:	ldr	x0, [sp, #56]
  409e68:	ldrb	w0, [x0]
  409e6c:	cmp	w0, #0x24
  409e70:	b.ne	409ea4 <tigetstr@plt+0x7824>  // b.any
  409e74:	ldr	x0, [sp, #56]
  409e78:	add	x0, x0, #0x1
  409e7c:	ldrb	w0, [x0]
  409e80:	cmp	w0, #0x3c
  409e84:	b.ne	409ea4 <tigetstr@plt+0x7824>  // b.any
  409e88:	ldr	x0, [sp, #56]
  409e8c:	bl	4023c0 <_nc_visbuf@plt>
  409e90:	mov	x1, x0
  409e94:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409e98:	add	x0, x0, #0x670
  409e9c:	bl	4024d0 <_nc_warning@plt>
  409ea0:	b	409f10 <tigetstr@plt+0x7890>
  409ea4:	ldrsw	x1, [sp, #76]
  409ea8:	mov	x0, x1
  409eac:	lsl	x0, x0, #1
  409eb0:	add	x0, x0, x1
  409eb4:	lsl	x0, x0, #2
  409eb8:	sub	x0, x0, x1
  409ebc:	adrp	x1, 413000 <tigetstr@plt+0x10980>
  409ec0:	add	x1, x1, #0x5f0
  409ec4:	add	x19, x0, x1
  409ec8:	ldr	x1, [sp, #96]
  409ecc:	mov	w0, #0x1                   	// #1
  409ed0:	bl	402660 <_nc_visbuf2@plt>
  409ed4:	mov	x20, x0
  409ed8:	ldr	x1, [sp, #88]
  409edc:	mov	w0, #0x2                   	// #2
  409ee0:	bl	402660 <_nc_visbuf2@plt>
  409ee4:	mov	x21, x0
  409ee8:	ldr	x1, [sp, #56]
  409eec:	mov	w0, #0x3                   	// #3
  409ef0:	bl	402660 <_nc_visbuf2@plt>
  409ef4:	mov	x4, x0
  409ef8:	mov	x3, x21
  409efc:	mov	x2, x20
  409f00:	mov	x1, x19
  409f04:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  409f08:	add	x0, x0, #0x688
  409f0c:	bl	4024d0 <_nc_warning@plt>
  409f10:	mov	w0, #0x0                   	// #0
  409f14:	b	40a068 <tigetstr@plt+0x79e8>
  409f18:	ldr	w0, [sp, #108]
  409f1c:	cmp	w0, #0x0
  409f20:	b.eq	409f40 <tigetstr@plt+0x78c0>  // b.none
  409f24:	ldr	x0, [sp, #64]
  409f28:	bl	409cc0 <tigetstr@plt+0x7640>
  409f2c:	str	x0, [sp, #64]
  409f30:	ldr	x0, [sp, #56]
  409f34:	bl	409cc0 <tigetstr@plt+0x7640>
  409f38:	str	x0, [sp, #56]
  409f3c:	b	409f8c <tigetstr@plt+0x790c>
  409f40:	ldr	x0, [sp, #56]
  409f44:	ldrb	w0, [x0]
  409f48:	cmp	w0, #0x30
  409f4c:	b.eq	409f60 <tigetstr@plt+0x78e0>  // b.none
  409f50:	ldr	x0, [sp, #56]
  409f54:	ldrb	w0, [x0]
  409f58:	cmp	w0, #0x3b
  409f5c:	b.ne	409f80 <tigetstr@plt+0x7900>  // b.any
  409f60:	ldr	x0, [sp, #64]
  409f64:	ldrb	w0, [x0]
  409f68:	cmp	w0, #0x6d
  409f6c:	b.ne	409f80 <tigetstr@plt+0x7900>  // b.any
  409f70:	ldr	x0, [sp, #56]
  409f74:	add	x0, x0, #0x1
  409f78:	str	x0, [sp, #56]
  409f7c:	b	409f8c <tigetstr@plt+0x790c>
  409f80:	ldr	x0, [sp, #64]
  409f84:	add	x0, x0, #0x1
  409f88:	str	x0, [sp, #64]
  409f8c:	ldr	x0, [sp, #64]
  409f90:	ldrb	w1, [x0]
  409f94:	ldr	x0, [sp, #56]
  409f98:	ldrb	w0, [x0]
  409f9c:	cmp	w1, w0
  409fa0:	b.ne	409e48 <tigetstr@plt+0x77c8>  // b.any
  409fa4:	ldr	x0, [sp, #64]
  409fa8:	ldrb	w0, [x0]
  409fac:	cmp	w0, #0x24
  409fb0:	b.eq	409fc0 <tigetstr@plt+0x7940>  // b.none
  409fb4:	cmp	w0, #0x3c
  409fb8:	b.eq	409fd8 <tigetstr@plt+0x7958>  // b.none
  409fbc:	b	409ff0 <tigetstr@plt+0x7970>
  409fc0:	ldr	w0, [sp, #108]
  409fc4:	cmp	w0, #0x0
  409fc8:	b.ne	409ff8 <tigetstr@plt+0x7978>  // b.any
  409fcc:	mov	w0, #0x1                   	// #1
  409fd0:	str	w0, [sp, #108]
  409fd4:	b	409ff8 <tigetstr@plt+0x7978>
  409fd8:	ldr	w0, [sp, #108]
  409fdc:	cmp	w0, #0x1
  409fe0:	b.ne	40a000 <tigetstr@plt+0x7980>  // b.any
  409fe4:	mov	w0, #0x2                   	// #2
  409fe8:	str	w0, [sp, #108]
  409fec:	b	40a000 <tigetstr@plt+0x7980>
  409ff0:	str	wzr, [sp, #108]
  409ff4:	b	40a004 <tigetstr@plt+0x7984>
  409ff8:	nop
  409ffc:	b	40a004 <tigetstr@plt+0x7984>
  40a000:	nop
  40a004:	ldr	x0, [sp, #64]
  40a008:	add	x0, x0, #0x1
  40a00c:	str	x0, [sp, #64]
  40a010:	ldr	x0, [sp, #56]
  40a014:	add	x0, x0, #0x1
  40a018:	str	x0, [sp, #56]
  40a01c:	ldr	x0, [sp, #56]
  40a020:	ldrb	w0, [x0]
  40a024:	cmp	w0, #0x0
  40a028:	b.ne	409f8c <tigetstr@plt+0x790c>  // b.any
  40a02c:	ldr	x0, [sp, #64]
  40a030:	bl	409d24 <tigetstr@plt+0x76a4>
  40a034:	str	x0, [sp, #64]
  40a038:	ldr	w0, [sp, #76]
  40a03c:	cmp	w0, #0x0
  40a040:	b.ne	40a054 <tigetstr@plt+0x79d4>  // b.any
  40a044:	ldr	x0, [sp, #64]
  40a048:	ldrb	w0, [x0]
  40a04c:	cmp	w0, #0x0
  40a050:	b.ne	40a05c <tigetstr@plt+0x79dc>  // b.any
  40a054:	mov	w0, #0x1                   	// #1
  40a058:	b	40a060 <tigetstr@plt+0x79e0>
  40a05c:	mov	w0, #0x0                   	// #0
  40a060:	and	w0, w0, #0x1
  40a064:	and	w0, w0, #0xff
  40a068:	ldp	x19, x20, [sp, #16]
  40a06c:	ldr	x21, [sp, #32]
  40a070:	ldp	x29, x30, [sp], #112
  40a074:	ret
  40a078:	sub	sp, sp, #0x70
  40a07c:	stp	x29, x30, [sp, #16]
  40a080:	add	x29, sp, #0x10
  40a084:	str	x19, [sp, #32]
  40a088:	str	x0, [sp, #88]
  40a08c:	str	x1, [sp, #80]
  40a090:	str	w2, [sp, #76]
  40a094:	str	x3, [sp, #64]
  40a098:	str	x4, [sp, #56]
  40a09c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40a0a0:	ldr	x0, [x0, #3992]
  40a0a4:	str	wzr, [x0]
  40a0a8:	ldr	x0, [sp, #88]
  40a0ac:	ldr	x0, [x0, #32]
  40a0b0:	add	x0, x0, #0x418
  40a0b4:	ldr	x8, [x0]
  40a0b8:	ldr	w0, [sp, #76]
  40a0bc:	cmp	w0, #0x1
  40a0c0:	cset	w0, eq  // eq = none
  40a0c4:	and	w0, w0, #0xff
  40a0c8:	and	x9, x0, #0xff
  40a0cc:	ldr	w0, [sp, #76]
  40a0d0:	cmp	w0, #0x2
  40a0d4:	cset	w0, eq  // eq = none
  40a0d8:	and	w0, w0, #0xff
  40a0dc:	and	x2, x0, #0xff
  40a0e0:	ldr	w0, [sp, #76]
  40a0e4:	cmp	w0, #0x3
  40a0e8:	cset	w0, eq  // eq = none
  40a0ec:	and	w0, w0, #0xff
  40a0f0:	and	x3, x0, #0xff
  40a0f4:	ldr	w0, [sp, #76]
  40a0f8:	cmp	w0, #0x4
  40a0fc:	cset	w0, eq  // eq = none
  40a100:	and	w0, w0, #0xff
  40a104:	and	x4, x0, #0xff
  40a108:	ldr	w0, [sp, #76]
  40a10c:	cmp	w0, #0x5
  40a110:	cset	w0, eq  // eq = none
  40a114:	and	w0, w0, #0xff
  40a118:	and	x5, x0, #0xff
  40a11c:	ldr	w0, [sp, #76]
  40a120:	cmp	w0, #0x6
  40a124:	cset	w0, eq  // eq = none
  40a128:	and	w0, w0, #0xff
  40a12c:	and	x6, x0, #0xff
  40a130:	ldr	w0, [sp, #76]
  40a134:	cmp	w0, #0x7
  40a138:	cset	w0, eq  // eq = none
  40a13c:	and	w0, w0, #0xff
  40a140:	and	x7, x0, #0xff
  40a144:	ldr	w0, [sp, #76]
  40a148:	cmp	w0, #0x8
  40a14c:	cset	w0, eq  // eq = none
  40a150:	and	w0, w0, #0xff
  40a154:	and	x0, x0, #0xff
  40a158:	ldr	w1, [sp, #76]
  40a15c:	cmp	w1, #0x9
  40a160:	cset	w1, eq  // eq = none
  40a164:	and	w1, w1, #0xff
  40a168:	and	x1, x1, #0xff
  40a16c:	str	x1, [sp, #8]
  40a170:	str	x0, [sp]
  40a174:	mov	x1, x9
  40a178:	mov	x0, x8
  40a17c:	bl	402290 <tparm@plt>
  40a180:	str	x0, [sp, #104]
  40a184:	ldr	x0, [sp, #104]
  40a188:	cmp	x0, #0x0
  40a18c:	b.eq	40a23c <tigetstr@plt+0x7bbc>  // b.none
  40a190:	ldr	x0, [sp, #64]
  40a194:	cmp	x0, #0x0
  40a198:	b.eq	40a210 <tigetstr@plt+0x7b90>  // b.none
  40a19c:	ldr	x0, [sp, #64]
  40a1a0:	cmn	x0, #0x1
  40a1a4:	b.eq	40a210 <tigetstr@plt+0x7b90>  // b.none
  40a1a8:	ldr	x2, [sp, #64]
  40a1ac:	ldr	x1, [sp, #104]
  40a1b0:	ldr	w0, [sp, #76]
  40a1b4:	bl	409e14 <tigetstr@plt+0x7794>
  40a1b8:	and	w0, w0, #0xff
  40a1bc:	eor	w0, w0, #0x1
  40a1c0:	and	w0, w0, #0xff
  40a1c4:	cmp	w0, #0x0
  40a1c8:	b.eq	40a268 <tigetstr@plt+0x7be8>  // b.none
  40a1cc:	ldr	x1, [sp, #64]
  40a1d0:	mov	w0, #0x1                   	// #1
  40a1d4:	bl	402660 <_nc_visbuf2@plt>
  40a1d8:	mov	x19, x0
  40a1dc:	ldr	x1, [sp, #104]
  40a1e0:	mov	w0, #0x2                   	// #2
  40a1e4:	bl	402660 <_nc_visbuf2@plt>
  40a1e8:	mov	x6, x0
  40a1ec:	ldr	w5, [sp, #76]
  40a1f0:	mov	x4, x19
  40a1f4:	ldr	x3, [sp, #56]
  40a1f8:	ldr	w2, [sp, #76]
  40a1fc:	ldr	x1, [sp, #56]
  40a200:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40a204:	add	x0, x0, #0x6c0
  40a208:	bl	4024d0 <_nc_warning@plt>
  40a20c:	b	40a268 <tigetstr@plt+0x7be8>
  40a210:	ldr	x1, [sp, #80]
  40a214:	ldr	x0, [sp, #104]
  40a218:	bl	402540 <_nc_capcmp@plt>
  40a21c:	cmp	w0, #0x0
  40a220:	b.eq	40a268 <tigetstr@plt+0x7be8>  // b.none
  40a224:	ldr	x2, [sp, #56]
  40a228:	ldr	w1, [sp, #76]
  40a22c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40a230:	add	x0, x0, #0x6f0
  40a234:	bl	4024d0 <_nc_warning@plt>
  40a238:	b	40a268 <tigetstr@plt+0x7be8>
  40a23c:	ldr	x0, [sp, #64]
  40a240:	cmp	x0, #0x0
  40a244:	b.eq	40a268 <tigetstr@plt+0x7be8>  // b.none
  40a248:	ldr	x0, [sp, #64]
  40a24c:	cmn	x0, #0x1
  40a250:	b.eq	40a268 <tigetstr@plt+0x7be8>  // b.none
  40a254:	ldr	x2, [sp, #56]
  40a258:	ldr	w1, [sp, #76]
  40a25c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40a260:	add	x0, x0, #0x710
  40a264:	bl	4024d0 <_nc_warning@plt>
  40a268:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40a26c:	ldr	x0, [x0, #3992]
  40a270:	ldr	w0, [x0]
  40a274:	cmp	w0, #0x0
  40a278:	b.eq	40a28c <tigetstr@plt+0x7c0c>  // b.none
  40a27c:	ldr	w1, [sp, #76]
  40a280:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40a284:	add	x0, x0, #0x730
  40a288:	bl	4024d0 <_nc_warning@plt>
  40a28c:	ldr	x0, [sp, #104]
  40a290:	ldr	x19, [sp, #32]
  40a294:	ldp	x29, x30, [sp, #16]
  40a298:	add	sp, sp, #0x70
  40a29c:	ret
  40a2a0:	stp	x29, x30, [sp, #-80]!
  40a2a4:	mov	x29, sp
  40a2a8:	str	x0, [sp, #24]
  40a2ac:	ldr	x0, [sp, #24]
  40a2b0:	ldrh	w0, [x0, #60]
  40a2b4:	add	w0, w0, #0x1
  40a2b8:	sxtw	x1, w0
  40a2bc:	mov	x0, x1
  40a2c0:	lsl	x0, x0, #1
  40a2c4:	add	x0, x0, x1
  40a2c8:	lsl	x0, x0, #3
  40a2cc:	bl	402280 <malloc@plt>
  40a2d0:	str	x0, [sp, #64]
  40a2d4:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40a2d8:	ldr	x0, [x0, #3952]
  40a2dc:	str	x0, [sp, #56]
  40a2e0:	str	wzr, [sp, #76]
  40a2e4:	ldr	x0, [sp, #64]
  40a2e8:	cmp	x0, #0x0
  40a2ec:	b.ne	40a2fc <tigetstr@plt+0x7c7c>  // b.any
  40a2f0:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40a2f4:	add	x0, x0, #0x750
  40a2f8:	bl	4028d4 <tigetstr@plt+0x254>
  40a2fc:	str	wzr, [sp, #72]
  40a300:	b	40a410 <tigetstr@plt+0x7d90>
  40a304:	ldr	x0, [sp, #24]
  40a308:	ldr	x1, [x0, #32]
  40a30c:	ldr	w0, [sp, #72]
  40a310:	lsl	x0, x0, #3
  40a314:	ldr	x2, [sp, #56]
  40a318:	add	x0, x2, x0
  40a31c:	ldr	w0, [x0]
  40a320:	mov	w0, w0
  40a324:	lsl	x0, x0, #3
  40a328:	add	x0, x1, x0
  40a32c:	ldr	x0, [x0]
  40a330:	str	x0, [sp, #40]
  40a334:	ldr	x0, [sp, #40]
  40a338:	cmn	x0, #0x1
  40a33c:	b.eq	40a404 <tigetstr@plt+0x7d84>  // b.none
  40a340:	ldr	x0, [sp, #40]
  40a344:	cmp	x0, #0x0
  40a348:	b.eq	40a404 <tigetstr@plt+0x7d84>  // b.none
  40a34c:	ldr	w0, [sp, #72]
  40a350:	lsl	x0, x0, #3
  40a354:	ldr	x1, [sp, #56]
  40a358:	add	x0, x1, x0
  40a35c:	ldr	w2, [x0, #4]
  40a360:	ldrsw	x1, [sp, #76]
  40a364:	mov	x0, x1
  40a368:	lsl	x0, x0, #1
  40a36c:	add	x0, x0, x1
  40a370:	lsl	x0, x0, #3
  40a374:	mov	x1, x0
  40a378:	ldr	x0, [sp, #64]
  40a37c:	add	x0, x0, x1
  40a380:	mov	w1, w2
  40a384:	str	w1, [x0]
  40a388:	ldr	w0, [sp, #72]
  40a38c:	lsl	x0, x0, #3
  40a390:	ldr	x1, [sp, #56]
  40a394:	add	x0, x1, x0
  40a398:	ldr	w2, [x0]
  40a39c:	ldrsw	x1, [sp, #76]
  40a3a0:	mov	x0, x1
  40a3a4:	lsl	x0, x0, #1
  40a3a8:	add	x0, x0, x1
  40a3ac:	lsl	x0, x0, #3
  40a3b0:	mov	x1, x0
  40a3b4:	ldr	x0, [sp, #64]
  40a3b8:	add	x0, x0, x1
  40a3bc:	adrp	x1, 427000 <tigetstr@plt+0x24980>
  40a3c0:	ldr	x1, [x1, #4000]
  40a3c4:	mov	w2, w2
  40a3c8:	ldr	x1, [x1, x2, lsl #3]
  40a3cc:	str	x1, [x0, #8]
  40a3d0:	ldrsw	x1, [sp, #76]
  40a3d4:	mov	x0, x1
  40a3d8:	lsl	x0, x0, #1
  40a3dc:	add	x0, x0, x1
  40a3e0:	lsl	x0, x0, #3
  40a3e4:	mov	x1, x0
  40a3e8:	ldr	x0, [sp, #64]
  40a3ec:	add	x0, x0, x1
  40a3f0:	ldr	x1, [sp, #40]
  40a3f4:	str	x1, [x0, #16]
  40a3f8:	ldr	w0, [sp, #76]
  40a3fc:	add	w0, w0, #0x1
  40a400:	str	w0, [sp, #76]
  40a404:	ldr	w0, [sp, #72]
  40a408:	add	w0, w0, #0x1
  40a40c:	str	w0, [sp, #72]
  40a410:	ldr	w0, [sp, #72]
  40a414:	lsl	x0, x0, #3
  40a418:	ldr	x1, [sp, #56]
  40a41c:	add	x0, x1, x0
  40a420:	ldr	w0, [x0, #4]
  40a424:	cmp	w0, #0x0
  40a428:	b.ne	40a304 <tigetstr@plt+0x7c84>  // b.any
  40a42c:	mov	w0, #0x19e                 	// #414
  40a430:	str	w0, [sp, #72]
  40a434:	b	40a568 <tigetstr@plt+0x7ee8>
  40a438:	ldr	w0, [sp, #72]
  40a43c:	cmp	w0, #0x19d
  40a440:	b.le	40a49c <tigetstr@plt+0x7e1c>
  40a444:	ldr	x0, [sp, #24]
  40a448:	ldr	x1, [x0, #48]
  40a44c:	ldr	w2, [sp, #72]
  40a450:	ldr	x0, [sp, #24]
  40a454:	ldrh	w0, [x0, #60]
  40a458:	mov	w3, w0
  40a45c:	ldr	x0, [sp, #24]
  40a460:	ldrh	w0, [x0, #66]
  40a464:	sub	w0, w3, w0
  40a468:	sub	w2, w2, w0
  40a46c:	ldr	x0, [sp, #24]
  40a470:	ldrh	w0, [x0, #64]
  40a474:	mov	w3, w0
  40a478:	ldr	x0, [sp, #24]
  40a47c:	ldrh	w0, [x0, #62]
  40a480:	add	w0, w3, w0
  40a484:	add	w0, w2, w0
  40a488:	sxtw	x0, w0
  40a48c:	lsl	x0, x0, #3
  40a490:	add	x0, x1, x0
  40a494:	ldr	x0, [x0]
  40a498:	b	40a4b0 <tigetstr@plt+0x7e30>
  40a49c:	ldr	w1, [sp, #72]
  40a4a0:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40a4a4:	ldr	x0, [x0, #4000]
  40a4a8:	sxtw	x1, w1
  40a4ac:	ldr	x0, [x0, x1, lsl #3]
  40a4b0:	str	x0, [sp, #48]
  40a4b4:	ldr	x0, [sp, #48]
  40a4b8:	ldrb	w0, [x0]
  40a4bc:	cmp	w0, #0x6b
  40a4c0:	b.ne	40a55c <tigetstr@plt+0x7edc>  // b.any
  40a4c4:	ldrsw	x1, [sp, #76]
  40a4c8:	mov	x0, x1
  40a4cc:	lsl	x0, x0, #1
  40a4d0:	add	x0, x0, x1
  40a4d4:	lsl	x0, x0, #3
  40a4d8:	mov	x1, x0
  40a4dc:	ldr	x0, [sp, #64]
  40a4e0:	add	x0, x0, x1
  40a4e4:	mov	w1, #0xffffffff            	// #-1
  40a4e8:	str	w1, [x0]
  40a4ec:	ldrsw	x1, [sp, #76]
  40a4f0:	mov	x0, x1
  40a4f4:	lsl	x0, x0, #1
  40a4f8:	add	x0, x0, x1
  40a4fc:	lsl	x0, x0, #3
  40a500:	mov	x1, x0
  40a504:	ldr	x0, [sp, #64]
  40a508:	add	x0, x0, x1
  40a50c:	ldr	x1, [sp, #48]
  40a510:	str	x1, [x0, #8]
  40a514:	ldr	x0, [sp, #24]
  40a518:	ldr	x1, [x0, #32]
  40a51c:	ldr	w0, [sp, #72]
  40a520:	lsl	x0, x0, #3
  40a524:	add	x2, x1, x0
  40a528:	ldrsw	x1, [sp, #76]
  40a52c:	mov	x0, x1
  40a530:	lsl	x0, x0, #1
  40a534:	add	x0, x0, x1
  40a538:	lsl	x0, x0, #3
  40a53c:	mov	x1, x0
  40a540:	ldr	x0, [sp, #64]
  40a544:	add	x0, x0, x1
  40a548:	ldr	x1, [x2]
  40a54c:	str	x1, [x0, #16]
  40a550:	ldr	w0, [sp, #76]
  40a554:	add	w0, w0, #0x1
  40a558:	str	w0, [sp, #76]
  40a55c:	ldr	w0, [sp, #72]
  40a560:	add	w0, w0, #0x1
  40a564:	str	w0, [sp, #72]
  40a568:	ldr	x0, [sp, #24]
  40a56c:	ldrh	w0, [x0, #60]
  40a570:	mov	w1, w0
  40a574:	ldr	w0, [sp, #72]
  40a578:	cmp	w0, w1
  40a57c:	b.cc	40a438 <tigetstr@plt+0x7db8>  // b.lo, b.ul, b.last
  40a580:	ldrsw	x1, [sp, #76]
  40a584:	mov	x0, x1
  40a588:	lsl	x0, x0, #1
  40a58c:	add	x0, x0, x1
  40a590:	lsl	x0, x0, #3
  40a594:	mov	x1, x0
  40a598:	ldr	x0, [sp, #64]
  40a59c:	add	x0, x0, x1
  40a5a0:	str	wzr, [x0]
  40a5a4:	ldr	x0, [sp, #64]
  40a5a8:	ldp	x29, x30, [sp], #80
  40a5ac:	ret
  40a5b0:	stp	x29, x30, [sp, #-48]!
  40a5b4:	mov	x29, sp
  40a5b8:	str	x19, [sp, #16]
  40a5bc:	str	x0, [sp, #40]
  40a5c0:	ldr	x0, [sp, #40]
  40a5c4:	ldr	w0, [x0]
  40a5c8:	cmp	w0, #0x0
  40a5cc:	b.le	40a628 <tigetstr@plt+0x7fa8>
  40a5d0:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40a5d4:	ldr	x0, [x0, #3856]
  40a5d8:	ldr	x19, [x0]
  40a5dc:	ldr	x0, [sp, #40]
  40a5e0:	ldr	w0, [x0]
  40a5e4:	bl	402380 <keyname@plt>
  40a5e8:	mov	x2, x0
  40a5ec:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40a5f0:	add	x1, x0, #0x760
  40a5f4:	mov	x0, x19
  40a5f8:	bl	402640 <fprintf@plt>
  40a5fc:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40a600:	ldr	x0, [x0, #3856]
  40a604:	ldr	x3, [x0]
  40a608:	ldr	x0, [sp, #40]
  40a60c:	ldr	x0, [x0, #8]
  40a610:	mov	x2, x0
  40a614:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40a618:	add	x1, x0, #0x768
  40a61c:	mov	x0, x3
  40a620:	bl	402640 <fprintf@plt>
  40a624:	b	40a650 <tigetstr@plt+0x7fd0>
  40a628:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40a62c:	ldr	x0, [x0, #3856]
  40a630:	ldr	x3, [x0]
  40a634:	ldr	x0, [sp, #40]
  40a638:	ldr	x0, [x0, #8]
  40a63c:	mov	x2, x0
  40a640:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40a644:	add	x1, x0, #0x780
  40a648:	mov	x0, x3
  40a64c:	bl	402640 <fprintf@plt>
  40a650:	nop
  40a654:	ldr	x19, [sp, #16]
  40a658:	ldp	x29, x30, [sp], #48
  40a65c:	ret
  40a660:	stp	x29, x30, [sp, #-112]!
  40a664:	mov	x29, sp
  40a668:	str	x0, [sp, #24]
  40a66c:	strb	wzr, [sp, #111]
  40a670:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40a674:	ldr	x0, [x0, #3960]
  40a678:	ldr	w0, [x0]
  40a67c:	cmp	w0, #0x1
  40a680:	b.ne	40a6a0 <tigetstr@plt+0x8020>  // b.any
  40a684:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40a688:	add	x0, x0, #0x470
  40a68c:	ldrb	w0, [x0]
  40a690:	eor	w0, w0, #0x1
  40a694:	and	w0, w0, #0xff
  40a698:	cmp	w0, #0x0
  40a69c:	b.eq	40abf0 <tigetstr@plt+0x8570>  // b.none
  40a6a0:	ldr	x0, [sp, #24]
  40a6a4:	ldrh	w0, [x0, #60]
  40a6a8:	add	w0, w0, #0x1
  40a6ac:	sxtw	x0, w0
  40a6b0:	mov	x1, #0x1                   	// #1
  40a6b4:	bl	402340 <calloc@plt>
  40a6b8:	str	x0, [sp, #88]
  40a6bc:	ldr	x0, [sp, #24]
  40a6c0:	bl	40a2a0 <tigetstr@plt+0x7c20>
  40a6c4:	str	x0, [sp, #80]
  40a6c8:	ldr	x0, [sp, #88]
  40a6cc:	cmp	x0, #0x0
  40a6d0:	b.ne	40a6e0 <tigetstr@plt+0x8060>  // b.any
  40a6d4:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40a6d8:	add	x0, x0, #0x798
  40a6dc:	bl	4028d4 <tigetstr@plt+0x254>
  40a6e0:	str	wzr, [sp, #104]
  40a6e4:	b	40a970 <tigetstr@plt+0x82f0>
  40a6e8:	ldr	w1, [sp, #104]
  40a6ec:	mov	x0, x1
  40a6f0:	lsl	x0, x0, #1
  40a6f4:	add	x0, x0, x1
  40a6f8:	lsl	x0, x0, #3
  40a6fc:	mov	x1, x0
  40a700:	ldr	x0, [sp, #80]
  40a704:	add	x0, x0, x1
  40a708:	ldr	x0, [x0, #16]
  40a70c:	str	x0, [sp, #48]
  40a710:	mov	w0, #0x1                   	// #1
  40a714:	strb	w0, [sp, #99]
  40a718:	ldr	x0, [sp, #48]
  40a71c:	cmn	x0, #0x1
  40a720:	b.eq	40a960 <tigetstr@plt+0x82e0>  // b.none
  40a724:	ldr	x0, [sp, #48]
  40a728:	cmp	x0, #0x0
  40a72c:	b.eq	40a960 <tigetstr@plt+0x82e0>  // b.none
  40a730:	ldr	w0, [sp, #104]
  40a734:	add	w0, w0, #0x1
  40a738:	str	w0, [sp, #100]
  40a73c:	b	40a904 <tigetstr@plt+0x8284>
  40a740:	ldr	w1, [sp, #100]
  40a744:	mov	x0, x1
  40a748:	lsl	x0, x0, #1
  40a74c:	add	x0, x0, x1
  40a750:	lsl	x0, x0, #3
  40a754:	mov	x1, x0
  40a758:	ldr	x0, [sp, #80]
  40a75c:	add	x0, x0, x1
  40a760:	ldr	x0, [x0, #16]
  40a764:	str	x0, [sp, #40]
  40a768:	ldr	x0, [sp, #40]
  40a76c:	cmn	x0, #0x1
  40a770:	b.eq	40a8ec <tigetstr@plt+0x826c>  // b.none
  40a774:	ldr	x0, [sp, #40]
  40a778:	cmp	x0, #0x0
  40a77c:	b.eq	40a8ec <tigetstr@plt+0x826c>  // b.none
  40a780:	ldr	w0, [sp, #100]
  40a784:	ldr	x1, [sp, #88]
  40a788:	add	x0, x1, x0
  40a78c:	ldrb	w0, [x0]
  40a790:	cmp	w0, #0x0
  40a794:	b.ne	40a8f4 <tigetstr@plt+0x8274>  // b.any
  40a798:	ldr	x1, [sp, #40]
  40a79c:	ldr	x0, [sp, #48]
  40a7a0:	bl	402540 <_nc_capcmp@plt>
  40a7a4:	cmp	w0, #0x0
  40a7a8:	b.ne	40a8f8 <tigetstr@plt+0x8278>  // b.any
  40a7ac:	ldr	w0, [sp, #104]
  40a7b0:	ldr	x1, [sp, #88]
  40a7b4:	add	x0, x1, x0
  40a7b8:	mov	w1, #0x1                   	// #1
  40a7bc:	strb	w1, [x0]
  40a7c0:	ldr	w0, [sp, #100]
  40a7c4:	ldr	x1, [sp, #88]
  40a7c8:	add	x0, x1, x0
  40a7cc:	mov	w1, #0x1                   	// #1
  40a7d0:	strb	w1, [x0]
  40a7d4:	ldrb	w0, [sp, #99]
  40a7d8:	cmp	w0, #0x0
  40a7dc:	b.eq	40a8a0 <tigetstr@plt+0x8220>  // b.none
  40a7e0:	ldrb	w0, [sp, #111]
  40a7e4:	eor	w0, w0, #0x1
  40a7e8:	and	w0, w0, #0xff
  40a7ec:	cmp	w0, #0x0
  40a7f0:	b.eq	40a808 <tigetstr@plt+0x8188>  // b.none
  40a7f4:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40a7f8:	add	x0, x0, #0x7a8
  40a7fc:	bl	4024d0 <_nc_warning@plt>
  40a800:	mov	w0, #0x1                   	// #1
  40a804:	strb	w0, [sp, #111]
  40a808:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40a80c:	ldr	x0, [x0, #3856]
  40a810:	ldr	x0, [x0]
  40a814:	mov	x3, x0
  40a818:	mov	x2, #0x3                   	// #3
  40a81c:	mov	x1, #0x1                   	// #1
  40a820:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40a824:	add	x0, x0, #0x7d8
  40a828:	bl	4024f0 <fwrite@plt>
  40a82c:	ldr	w1, [sp, #104]
  40a830:	mov	x0, x1
  40a834:	lsl	x0, x0, #1
  40a838:	add	x0, x0, x1
  40a83c:	lsl	x0, x0, #3
  40a840:	mov	x1, x0
  40a844:	ldr	x0, [sp, #80]
  40a848:	add	x0, x0, x1
  40a84c:	bl	40a5b0 <tigetstr@plt+0x7f30>
  40a850:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40a854:	ldr	x0, [x0, #3856]
  40a858:	ldr	x0, [x0]
  40a85c:	mov	x3, x0
  40a860:	mov	x2, #0xf                   	// #15
  40a864:	mov	x1, #0x1                   	// #1
  40a868:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40a86c:	add	x0, x0, #0x7e0
  40a870:	bl	4024f0 <fwrite@plt>
  40a874:	ldr	w1, [sp, #100]
  40a878:	mov	x0, x1
  40a87c:	lsl	x0, x0, #1
  40a880:	add	x0, x0, x1
  40a884:	lsl	x0, x0, #3
  40a888:	mov	x1, x0
  40a88c:	ldr	x0, [sp, #80]
  40a890:	add	x0, x0, x1
  40a894:	bl	40a5b0 <tigetstr@plt+0x7f30>
  40a898:	strb	wzr, [sp, #99]
  40a89c:	b	40a8f8 <tigetstr@plt+0x8278>
  40a8a0:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40a8a4:	ldr	x0, [x0, #3856]
  40a8a8:	ldr	x0, [x0]
  40a8ac:	mov	x3, x0
  40a8b0:	mov	x2, #0x2                   	// #2
  40a8b4:	mov	x1, #0x1                   	// #1
  40a8b8:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40a8bc:	add	x0, x0, #0x7f0
  40a8c0:	bl	4024f0 <fwrite@plt>
  40a8c4:	ldr	w1, [sp, #100]
  40a8c8:	mov	x0, x1
  40a8cc:	lsl	x0, x0, #1
  40a8d0:	add	x0, x0, x1
  40a8d4:	lsl	x0, x0, #3
  40a8d8:	mov	x1, x0
  40a8dc:	ldr	x0, [sp, #80]
  40a8e0:	add	x0, x0, x1
  40a8e4:	bl	40a5b0 <tigetstr@plt+0x7f30>
  40a8e8:	b	40a8f8 <tigetstr@plt+0x8278>
  40a8ec:	nop
  40a8f0:	b	40a8f8 <tigetstr@plt+0x8278>
  40a8f4:	nop
  40a8f8:	ldr	w0, [sp, #100]
  40a8fc:	add	w0, w0, #0x1
  40a900:	str	w0, [sp, #100]
  40a904:	ldr	w1, [sp, #100]
  40a908:	mov	x0, x1
  40a90c:	lsl	x0, x0, #1
  40a910:	add	x0, x0, x1
  40a914:	lsl	x0, x0, #3
  40a918:	mov	x1, x0
  40a91c:	ldr	x0, [sp, #80]
  40a920:	add	x0, x0, x1
  40a924:	ldr	w0, [x0]
  40a928:	cmp	w0, #0x0
  40a92c:	b.ne	40a740 <tigetstr@plt+0x80c0>  // b.any
  40a930:	ldrb	w0, [sp, #99]
  40a934:	eor	w0, w0, #0x1
  40a938:	and	w0, w0, #0xff
  40a93c:	cmp	w0, #0x0
  40a940:	b.eq	40a964 <tigetstr@plt+0x82e4>  // b.none
  40a944:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40a948:	ldr	x0, [x0, #3856]
  40a94c:	ldr	x0, [x0]
  40a950:	mov	x1, x0
  40a954:	mov	w0, #0xa                   	// #10
  40a958:	bl	4021f0 <fputc@plt>
  40a95c:	b	40a964 <tigetstr@plt+0x82e4>
  40a960:	nop
  40a964:	ldr	w0, [sp, #104]
  40a968:	add	w0, w0, #0x1
  40a96c:	str	w0, [sp, #104]
  40a970:	ldr	w1, [sp, #104]
  40a974:	mov	x0, x1
  40a978:	lsl	x0, x0, #1
  40a97c:	add	x0, x0, x1
  40a980:	lsl	x0, x0, #3
  40a984:	mov	x1, x0
  40a988:	ldr	x0, [sp, #80]
  40a98c:	add	x0, x0, x1
  40a990:	ldr	w0, [x0]
  40a994:	cmp	w0, #0x0
  40a998:	b.ne	40a6e8 <tigetstr@plt+0x8068>  // b.any
  40a99c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40a9a0:	add	x0, x0, #0x488
  40a9a4:	ldrb	w0, [x0]
  40a9a8:	cmp	w0, #0x0
  40a9ac:	b.eq	40abe0 <tigetstr@plt+0x8560>  // b.none
  40a9b0:	str	wzr, [sp, #104]
  40a9b4:	b	40abb4 <tigetstr@plt+0x8534>
  40a9b8:	ldr	w1, [sp, #104]
  40a9bc:	mov	x0, x1
  40a9c0:	lsl	x0, x0, #1
  40a9c4:	add	x0, x0, x1
  40a9c8:	lsl	x0, x0, #3
  40a9cc:	mov	x1, x0
  40a9d0:	ldr	x0, [sp, #80]
  40a9d4:	add	x0, x0, x1
  40a9d8:	ldr	x0, [x0, #8]
  40a9dc:	str	x0, [sp, #72]
  40a9e0:	ldr	w1, [sp, #104]
  40a9e4:	mov	x0, x1
  40a9e8:	lsl	x0, x0, #1
  40a9ec:	add	x0, x0, x1
  40a9f0:	lsl	x0, x0, #3
  40a9f4:	mov	x1, x0
  40a9f8:	ldr	x0, [sp, #80]
  40a9fc:	add	x0, x0, x1
  40aa00:	ldr	x0, [x0, #16]
  40aa04:	cmn	x0, #0x1
  40aa08:	b.eq	40aba4 <tigetstr@plt+0x8524>  // b.none
  40aa0c:	ldr	w1, [sp, #104]
  40aa10:	mov	x0, x1
  40aa14:	lsl	x0, x0, #1
  40aa18:	add	x0, x0, x1
  40aa1c:	lsl	x0, x0, #3
  40aa20:	mov	x1, x0
  40aa24:	ldr	x0, [sp, #80]
  40aa28:	add	x0, x0, x1
  40aa2c:	ldr	x0, [x0, #16]
  40aa30:	cmp	x0, #0x0
  40aa34:	b.eq	40aba4 <tigetstr@plt+0x8524>  // b.none
  40aa38:	str	wzr, [sp, #100]
  40aa3c:	b	40ab80 <tigetstr@plt+0x8500>
  40aa40:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40aa44:	add	x1, x0, #0x398
  40aa48:	ldr	w0, [sp, #100]
  40aa4c:	lsl	x0, x0, #4
  40aa50:	add	x0, x1, x0
  40aa54:	ldr	x0, [x0]
  40aa58:	str	x0, [sp, #64]
  40aa5c:	ldr	x0, [sp, #64]
  40aa60:	bl	402160 <strlen@plt>
  40aa64:	str	x0, [sp, #56]
  40aa68:	ldr	x2, [sp, #56]
  40aa6c:	ldr	x1, [sp, #64]
  40aa70:	ldr	x0, [sp, #72]
  40aa74:	bl	4022a0 <strncmp@plt>
  40aa78:	cmp	w0, #0x0
  40aa7c:	b.ne	40ab74 <tigetstr@plt+0x84f4>  // b.any
  40aa80:	ldr	x1, [sp, #64]
  40aa84:	ldr	x0, [sp, #72]
  40aa88:	bl	402460 <strcmp@plt>
  40aa8c:	cmp	w0, #0x0
  40aa90:	b.eq	40ab74 <tigetstr@plt+0x84f4>  // b.none
  40aa94:	ldr	x1, [sp, #72]
  40aa98:	ldr	x0, [sp, #56]
  40aa9c:	add	x4, x1, x0
  40aaa0:	add	x1, sp, #0x23
  40aaa4:	add	x0, sp, #0x24
  40aaa8:	mov	x3, x1
  40aaac:	mov	x2, x0
  40aab0:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40aab4:	add	x1, x0, #0x7f8
  40aab8:	mov	x0, x4
  40aabc:	bl	402590 <__isoc99_sscanf@plt>
  40aac0:	cmp	w0, #0x1
  40aac4:	b.ne	40ab58 <tigetstr@plt+0x84d8>  // b.any
  40aac8:	ldr	w0, [sp, #36]
  40aacc:	cmp	w0, #0x2
  40aad0:	b.ne	40ab2c <tigetstr@plt+0x84ac>  // b.any
  40aad4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40aad8:	add	x1, x0, #0x398
  40aadc:	ldr	w0, [sp, #100]
  40aae0:	lsl	x0, x0, #4
  40aae4:	add	x0, x1, x0
  40aae8:	ldr	x0, [x0, #8]
  40aaec:	cmp	x0, #0x0
  40aaf0:	b.eq	40ab10 <tigetstr@plt+0x8490>  // b.none
  40aaf4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40aaf8:	add	x1, x0, #0x398
  40aafc:	ldr	w0, [sp, #100]
  40ab00:	lsl	x0, x0, #4
  40ab04:	add	x0, x1, x0
  40ab08:	ldr	x0, [x0, #8]
  40ab0c:	b	40ab14 <tigetstr@plt+0x8494>
  40ab10:	ldr	x0, [sp, #64]
  40ab14:	ldr	x2, [sp, #72]
  40ab18:	mov	x1, x0
  40ab1c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40ab20:	add	x0, x0, #0x800
  40ab24:	bl	4024d0 <_nc_warning@plt>
  40ab28:	b	40ab6c <tigetstr@plt+0x84ec>
  40ab2c:	ldr	w0, [sp, #36]
  40ab30:	cmp	w0, #0x1
  40ab34:	b.le	40ab44 <tigetstr@plt+0x84c4>
  40ab38:	ldr	w0, [sp, #36]
  40ab3c:	cmp	w0, #0xf
  40ab40:	b.le	40ab6c <tigetstr@plt+0x84ec>
  40ab44:	ldr	x1, [sp, #72]
  40ab48:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40ab4c:	add	x0, x0, #0x820
  40ab50:	bl	4024d0 <_nc_warning@plt>
  40ab54:	b	40ab6c <tigetstr@plt+0x84ec>
  40ab58:	ldr	x1, [sp, #72]
  40ab5c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40ab60:	add	x0, x0, #0x840
  40ab64:	bl	4024d0 <_nc_warning@plt>
  40ab68:	b	40ab70 <tigetstr@plt+0x84f0>
  40ab6c:	nop
  40ab70:	b	40aba8 <tigetstr@plt+0x8528>
  40ab74:	ldr	w0, [sp, #100]
  40ab78:	add	w0, w0, #0x1
  40ab7c:	str	w0, [sp, #100]
  40ab80:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ab84:	add	x1, x0, #0x398
  40ab88:	ldr	w0, [sp, #100]
  40ab8c:	lsl	x0, x0, #4
  40ab90:	add	x0, x1, x0
  40ab94:	ldr	x0, [x0]
  40ab98:	cmp	x0, #0x0
  40ab9c:	b.ne	40aa40 <tigetstr@plt+0x83c0>  // b.any
  40aba0:	b	40aba8 <tigetstr@plt+0x8528>
  40aba4:	nop
  40aba8:	ldr	w0, [sp, #104]
  40abac:	add	w0, w0, #0x1
  40abb0:	str	w0, [sp, #104]
  40abb4:	ldr	w1, [sp, #104]
  40abb8:	mov	x0, x1
  40abbc:	lsl	x0, x0, #1
  40abc0:	add	x0, x0, x1
  40abc4:	lsl	x0, x0, #3
  40abc8:	mov	x1, x0
  40abcc:	ldr	x0, [sp, #80]
  40abd0:	add	x0, x0, x1
  40abd4:	ldr	w0, [x0]
  40abd8:	cmp	w0, #0x0
  40abdc:	b.ne	40a9b8 <tigetstr@plt+0x8338>  // b.any
  40abe0:	ldr	x0, [sp, #80]
  40abe4:	bl	4024a0 <free@plt>
  40abe8:	ldr	x0, [sp, #88]
  40abec:	bl	4024a0 <free@plt>
  40abf0:	nop
  40abf4:	ldp	x29, x30, [sp], #112
  40abf8:	ret
  40abfc:	stp	x29, x30, [sp, #-48]!
  40ac00:	mov	x29, sp
  40ac04:	str	x0, [sp, #40]
  40ac08:	str	x1, [sp, #32]
  40ac0c:	str	x2, [sp, #24]
  40ac10:	str	x3, [sp, #16]
  40ac14:	ldr	x0, [sp, #32]
  40ac18:	cmn	x0, #0x1
  40ac1c:	b.eq	40ac80 <tigetstr@plt+0x8600>  // b.none
  40ac20:	ldr	x0, [sp, #32]
  40ac24:	cmp	x0, #0x0
  40ac28:	b.eq	40ac80 <tigetstr@plt+0x8600>  // b.none
  40ac2c:	ldr	x0, [sp, #24]
  40ac30:	cmp	x0, #0x0
  40ac34:	b.eq	40ac80 <tigetstr@plt+0x8600>  // b.none
  40ac38:	ldr	x2, [sp, #32]
  40ac3c:	ldr	x1, [sp, #24]
  40ac40:	mov	w0, #0xffffffff            	// #-1
  40ac44:	bl	409e14 <tigetstr@plt+0x7794>
  40ac48:	and	w0, w0, #0xff
  40ac4c:	cmp	w0, #0x0
  40ac50:	b.ne	40ac70 <tigetstr@plt+0x85f0>  // b.any
  40ac54:	ldr	x2, [sp, #32]
  40ac58:	ldr	x1, [sp, #16]
  40ac5c:	mov	w0, #0xffffffff            	// #-1
  40ac60:	bl	409e14 <tigetstr@plt+0x7794>
  40ac64:	and	w0, w0, #0xff
  40ac68:	cmp	w0, #0x0
  40ac6c:	b.eq	40ac80 <tigetstr@plt+0x8600>  // b.none
  40ac70:	ldr	x1, [sp, #40]
  40ac74:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40ac78:	add	x0, x0, #0x868
  40ac7c:	bl	4024d0 <_nc_warning@plt>
  40ac80:	nop
  40ac84:	ldp	x29, x30, [sp], #48
  40ac88:	ret
  40ac8c:	stp	x29, x30, [sp, #-48]!
  40ac90:	mov	x29, sp
  40ac94:	str	x0, [sp, #24]
  40ac98:	strb	wzr, [sp, #47]
  40ac9c:	ldr	x0, [sp, #24]
  40aca0:	cmn	x0, #0x1
  40aca4:	b.eq	40ad60 <tigetstr@plt+0x86e0>  // b.none
  40aca8:	ldr	x0, [sp, #24]
  40acac:	cmp	x0, #0x0
  40acb0:	b.eq	40ad60 <tigetstr@plt+0x86e0>  // b.none
  40acb4:	ldr	x0, [sp, #24]
  40acb8:	bl	405c60 <tigetstr@plt+0x35e0>
  40acbc:	str	w0, [sp, #40]
  40acc0:	ldr	w0, [sp, #40]
  40acc4:	cmp	w0, #0x0
  40acc8:	b.eq	40ad60 <tigetstr@plt+0x86e0>  // b.none
  40accc:	mov	w0, #0x1                   	// #1
  40acd0:	strb	w0, [sp, #47]
  40acd4:	ldrsw	x0, [sp, #40]
  40acd8:	ldr	x1, [sp, #24]
  40acdc:	add	x0, x1, x0
  40ace0:	str	x0, [sp, #24]
  40ace4:	b	40ad40 <tigetstr@plt+0x86c0>
  40ace8:	bl	402470 <__ctype_b_loc@plt>
  40acec:	ldr	x1, [x0]
  40acf0:	ldrsw	x0, [sp, #36]
  40acf4:	lsl	x0, x0, #1
  40acf8:	add	x0, x1, x0
  40acfc:	ldrh	w0, [x0]
  40ad00:	and	w0, w0, #0x800
  40ad04:	cmp	w0, #0x0
  40ad08:	b.ne	40ad40 <tigetstr@plt+0x86c0>  // b.any
  40ad0c:	ldr	w0, [sp, #36]
  40ad10:	cmp	w0, #0x3b
  40ad14:	b.eq	40ad40 <tigetstr@plt+0x86c0>  // b.none
  40ad18:	ldr	w0, [sp, #36]
  40ad1c:	cmp	w0, #0x6d
  40ad20:	b.ne	40ad38 <tigetstr@plt+0x86b8>  // b.any
  40ad24:	ldr	x0, [sp, #24]
  40ad28:	ldrb	w0, [x0]
  40ad2c:	cmp	w0, #0x0
  40ad30:	b.ne	40ad38 <tigetstr@plt+0x86b8>  // b.any
  40ad34:	b	40ad40 <tigetstr@plt+0x86c0>
  40ad38:	strb	wzr, [sp, #47]
  40ad3c:	b	40ad60 <tigetstr@plt+0x86e0>
  40ad40:	ldr	x0, [sp, #24]
  40ad44:	add	x1, x0, #0x1
  40ad48:	str	x1, [sp, #24]
  40ad4c:	ldrb	w0, [x0]
  40ad50:	str	w0, [sp, #36]
  40ad54:	ldr	w0, [sp, #36]
  40ad58:	cmp	w0, #0x0
  40ad5c:	b.ne	40ace8 <tigetstr@plt+0x8668>  // b.any
  40ad60:	ldrb	w0, [sp, #47]
  40ad64:	ldp	x29, x30, [sp], #48
  40ad68:	ret
  40ad6c:	stp	x29, x30, [sp, #-80]!
  40ad70:	mov	x29, sp
  40ad74:	str	x0, [sp, #40]
  40ad78:	str	w1, [sp, #36]
  40ad7c:	str	x2, [sp, #24]
  40ad80:	str	x3, [sp, #16]
  40ad84:	ldr	x0, [sp, #16]
  40ad88:	cmn	x0, #0x1
  40ad8c:	b.eq	40b004 <tigetstr@plt+0x8984>  // b.none
  40ad90:	ldr	x0, [sp, #16]
  40ad94:	cmp	x0, #0x0
  40ad98:	b.eq	40b004 <tigetstr@plt+0x8984>  // b.none
  40ad9c:	ldr	w0, [sp, #36]
  40ada0:	cmp	w0, #0x0
  40ada4:	b.eq	40adbc <tigetstr@plt+0x873c>  // b.none
  40ada8:	ldr	w0, [sp, #36]
  40adac:	sub	w0, w0, #0x1
  40adb0:	mov	w1, #0x1                   	// #1
  40adb4:	lsl	w0, w1, w0
  40adb8:	b	40adc0 <tigetstr@plt+0x8740>
  40adbc:	mov	w0, #0x0                   	// #0
  40adc0:	str	w0, [sp, #56]
  40adc4:	mov	w2, #0x0                   	// #0
  40adc8:	mov	w1, #0x0                   	// #0
  40adcc:	ldr	x0, [sp, #16]
  40add0:	bl	402210 <tgoto@plt>
  40add4:	str	x0, [sp, #72]
  40add8:	ldr	x0, [sp, #72]
  40addc:	bl	40ac8c <tigetstr@plt+0x860c>
  40ade0:	and	w0, w0, #0xff
  40ade4:	cmp	w0, #0x0
  40ade8:	b.eq	40b004 <tigetstr@plt+0x8984>  // b.none
  40adec:	str	wzr, [sp, #68]
  40adf0:	str	wzr, [sp, #64]
  40adf4:	str	wzr, [sp, #60]
  40adf8:	ldr	x0, [sp, #40]
  40adfc:	ldr	x0, [x0, #32]
  40ae00:	add	x0, x0, #0xb38
  40ae04:	ldr	x0, [x0]
  40ae08:	ldr	x1, [sp, #16]
  40ae0c:	cmp	x1, x0
  40ae10:	b.eq	40ae68 <tigetstr@plt+0x87e8>  // b.none
  40ae14:	ldr	x0, [sp, #40]
  40ae18:	ldr	x0, [x0, #32]
  40ae1c:	add	x0, x0, #0xb40
  40ae20:	ldr	x0, [x0]
  40ae24:	ldr	x1, [sp, #16]
  40ae28:	cmp	x1, x0
  40ae2c:	b.eq	40ae68 <tigetstr@plt+0x87e8>  // b.none
  40ae30:	ldr	x0, [sp, #40]
  40ae34:	ldr	x0, [x0, #32]
  40ae38:	add	x0, x0, #0x970
  40ae3c:	ldr	x0, [x0]
  40ae40:	ldr	x1, [sp, #16]
  40ae44:	cmp	x1, x0
  40ae48:	b.eq	40ae68 <tigetstr@plt+0x87e8>  // b.none
  40ae4c:	ldr	x0, [sp, #40]
  40ae50:	ldr	x0, [x0, #32]
  40ae54:	add	x0, x0, #0x978
  40ae58:	ldr	x0, [x0]
  40ae5c:	ldr	x1, [sp, #16]
  40ae60:	cmp	x1, x0
  40ae64:	b.ne	40ae70 <tigetstr@plt+0x87f0>  // b.any
  40ae68:	mov	w0, #0x1                   	// #1
  40ae6c:	b	40ae74 <tigetstr@plt+0x87f4>
  40ae70:	mov	w0, #0x0                   	// #0
  40ae74:	str	w0, [sp, #52]
  40ae78:	b	40af54 <tigetstr@plt+0x88d4>
  40ae7c:	bl	402470 <__ctype_b_loc@plt>
  40ae80:	ldr	x1, [x0]
  40ae84:	ldr	x0, [sp, #72]
  40ae88:	ldrb	w0, [x0]
  40ae8c:	and	x0, x0, #0xff
  40ae90:	lsl	x0, x0, #1
  40ae94:	add	x0, x1, x0
  40ae98:	ldrh	w0, [x0]
  40ae9c:	and	w0, w0, #0x800
  40aea0:	cmp	w0, #0x0
  40aea4:	b.eq	40aee4 <tigetstr@plt+0x8864>  // b.none
  40aea8:	ldr	w1, [sp, #68]
  40aeac:	mov	w0, w1
  40aeb0:	lsl	w0, w0, #2
  40aeb4:	add	w0, w0, w1
  40aeb8:	lsl	w0, w0, #1
  40aebc:	mov	w1, w0
  40aec0:	ldr	x0, [sp, #72]
  40aec4:	ldrb	w0, [x0]
  40aec8:	sub	w0, w0, #0x30
  40aecc:	add	w0, w1, w0
  40aed0:	str	w0, [sp, #68]
  40aed4:	ldr	w0, [sp, #64]
  40aed8:	add	w0, w0, #0x1
  40aedc:	str	w0, [sp, #64]
  40aee0:	b	40af48 <tigetstr@plt+0x88c8>
  40aee4:	ldr	w0, [sp, #64]
  40aee8:	cmp	w0, #0x0
  40aeec:	b.eq	40af40 <tigetstr@plt+0x88c0>  // b.none
  40aef0:	ldr	w0, [sp, #52]
  40aef4:	cmp	w0, #0x0
  40aef8:	b.eq	40af1c <tigetstr@plt+0x889c>  // b.none
  40aefc:	ldr	w0, [sp, #68]
  40af00:	cmp	w0, #0x26
  40af04:	b.eq	40af14 <tigetstr@plt+0x8894>  // b.none
  40af08:	ldr	w0, [sp, #68]
  40af0c:	cmp	w0, #0x30
  40af10:	b.ne	40af1c <tigetstr@plt+0x889c>  // b.any
  40af14:	mov	w0, #0x3                   	// #3
  40af18:	str	w0, [sp, #60]
  40af1c:	ldr	w0, [sp, #60]
  40af20:	sub	w1, w0, #0x1
  40af24:	str	w1, [sp, #60]
  40af28:	cmp	w0, #0x0
  40af2c:	b.gt	40af40 <tigetstr@plt+0x88c0>
  40af30:	ldr	w1, [sp, #68]
  40af34:	ldr	w0, [sp, #36]
  40af38:	cmp	w1, w0
  40af3c:	b.eq	40af68 <tigetstr@plt+0x88e8>  // b.none
  40af40:	str	wzr, [sp, #64]
  40af44:	str	wzr, [sp, #68]
  40af48:	ldr	x0, [sp, #72]
  40af4c:	add	x0, x0, #0x1
  40af50:	str	x0, [sp, #72]
  40af54:	ldr	x0, [sp, #72]
  40af58:	ldrb	w0, [x0]
  40af5c:	cmp	w0, #0x0
  40af60:	b.ne	40ae7c <tigetstr@plt+0x87fc>  // b.any
  40af64:	b	40af6c <tigetstr@plt+0x88ec>
  40af68:	nop
  40af6c:	ldr	w0, [sp, #64]
  40af70:	cmp	w0, #0x0
  40af74:	b.eq	40b004 <tigetstr@plt+0x8984>  // b.none
  40af78:	ldr	w1, [sp, #68]
  40af7c:	ldr	w0, [sp, #36]
  40af80:	cmp	w1, w0
  40af84:	b.ne	40b004 <tigetstr@plt+0x8984>  // b.any
  40af88:	ldr	w0, [sp, #36]
  40af8c:	cmp	w0, #0x0
  40af90:	b.eq	40afcc <tigetstr@plt+0x894c>  // b.none
  40af94:	ldr	x0, [sp, #40]
  40af98:	ldr	x0, [x0, #24]
  40af9c:	add	x0, x0, #0x3c
  40afa0:	ldr	w0, [x0]
  40afa4:	cmp	w0, #0x0
  40afa8:	b.lt	40afcc <tigetstr@plt+0x894c>  // b.tstop
  40afac:	ldr	x0, [sp, #40]
  40afb0:	ldr	x0, [x0, #24]
  40afb4:	add	x0, x0, #0x3c
  40afb8:	ldr	w1, [x0]
  40afbc:	ldr	w0, [sp, #56]
  40afc0:	and	w0, w1, w0
  40afc4:	cmp	w0, #0x0
  40afc8:	b.ne	40b004 <tigetstr@plt+0x8984>  // b.any
  40afcc:	ldrsw	x1, [sp, #36]
  40afd0:	mov	x0, x1
  40afd4:	lsl	x0, x0, #1
  40afd8:	add	x0, x0, x1
  40afdc:	lsl	x0, x0, #2
  40afe0:	sub	x0, x0, x1
  40afe4:	adrp	x1, 413000 <tigetstr@plt+0x10980>
  40afe8:	add	x1, x1, #0x5f0
  40afec:	add	x0, x0, x1
  40aff0:	ldr	x2, [sp, #24]
  40aff4:	mov	x1, x0
  40aff8:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40affc:	add	x0, x0, #0x888
  40b000:	bl	4024d0 <_nc_warning@plt>
  40b004:	nop
  40b008:	ldp	x29, x30, [sp], #80
  40b00c:	ret
  40b010:	stp	x29, x30, [sp, #-48]!
  40b014:	mov	x29, sp
  40b018:	str	x0, [sp, #24]
  40b01c:	mov	w0, #0xffffffff            	// #-1
  40b020:	str	w0, [sp, #44]
  40b024:	mov	w0, #0x0                   	// #0
  40b028:	bl	402580 <_nc_get_hash_table@plt>
  40b02c:	mov	x1, x0
  40b030:	ldr	x0, [sp, #24]
  40b034:	bl	4025b0 <_nc_find_entry@plt>
  40b038:	str	x0, [sp, #32]
  40b03c:	ldr	x0, [sp, #32]
  40b040:	cmp	x0, #0x0
  40b044:	b.eq	40b054 <tigetstr@plt+0x89d4>  // b.none
  40b048:	ldr	x0, [sp, #32]
  40b04c:	ldr	w0, [x0, #8]
  40b050:	str	w0, [sp, #44]
  40b054:	ldr	w0, [sp, #44]
  40b058:	ldp	x29, x30, [sp], #48
  40b05c:	ret
  40b060:	sub	sp, sp, #0x20
  40b064:	str	w0, [sp, #12]
  40b068:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40b06c:	add	x0, x0, #0x8a8
  40b070:	str	x0, [sp, #24]
  40b074:	ldr	w0, [sp, #12]
  40b078:	cmp	w0, #0x2
  40b07c:	b.eq	40b0c8 <tigetstr@plt+0x8a48>  // b.none
  40b080:	ldr	w0, [sp, #12]
  40b084:	cmp	w0, #0x2
  40b088:	b.gt	40b0d8 <tigetstr@plt+0x8a58>
  40b08c:	ldr	w0, [sp, #12]
  40b090:	cmp	w0, #0x0
  40b094:	b.eq	40b0a8 <tigetstr@plt+0x8a28>  // b.none
  40b098:	ldr	w0, [sp, #12]
  40b09c:	cmp	w0, #0x1
  40b0a0:	b.eq	40b0b8 <tigetstr@plt+0x8a38>  // b.none
  40b0a4:	b	40b0d8 <tigetstr@plt+0x8a58>
  40b0a8:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40b0ac:	add	x0, x0, #0x8b0
  40b0b0:	str	x0, [sp, #24]
  40b0b4:	b	40b0d8 <tigetstr@plt+0x8a58>
  40b0b8:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40b0bc:	add	x0, x0, #0x8b8
  40b0c0:	str	x0, [sp, #24]
  40b0c4:	b	40b0d8 <tigetstr@plt+0x8a58>
  40b0c8:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40b0cc:	add	x0, x0, #0x8c0
  40b0d0:	str	x0, [sp, #24]
  40b0d4:	nop
  40b0d8:	ldr	x0, [sp, #24]
  40b0dc:	add	sp, sp, #0x20
  40b0e0:	ret
  40b0e4:	stp	x29, x30, [sp, #-64]!
  40b0e8:	mov	x29, sp
  40b0ec:	str	x19, [sp, #16]
  40b0f0:	str	x0, [sp, #40]
  40b0f4:	str	w1, [sp, #36]
  40b0f8:	ldr	x0, [sp, #40]
  40b0fc:	bl	408780 <tigetstr@plt+0x6100>
  40b100:	cmp	x0, #0x0
  40b104:	b.ne	40b17c <tigetstr@plt+0x8afc>  // b.any
  40b108:	ldr	x0, [sp, #40]
  40b10c:	bl	40b010 <tigetstr@plt+0x8990>
  40b110:	str	w0, [sp, #60]
  40b114:	ldr	w0, [sp, #60]
  40b118:	cmp	w0, #0x0
  40b11c:	b.lt	40b150 <tigetstr@plt+0x8ad0>  // b.tstop
  40b120:	ldr	w0, [sp, #36]
  40b124:	bl	40b060 <tigetstr@plt+0x89e0>
  40b128:	mov	x19, x0
  40b12c:	ldr	w0, [sp, #60]
  40b130:	bl	40b060 <tigetstr@plt+0x89e0>
  40b134:	mov	x3, x0
  40b138:	mov	x2, x19
  40b13c:	ldr	x1, [sp, #40]
  40b140:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40b144:	add	x0, x0, #0x8c8
  40b148:	bl	4024d0 <_nc_warning@plt>
  40b14c:	b	40b17c <tigetstr@plt+0x8afc>
  40b150:	ldr	x0, [sp, #40]
  40b154:	ldrb	w0, [x0]
  40b158:	cmp	w0, #0x6b
  40b15c:	b.eq	40b17c <tigetstr@plt+0x8afc>  // b.none
  40b160:	ldr	w0, [sp, #36]
  40b164:	bl	40b060 <tigetstr@plt+0x89e0>
  40b168:	ldr	x2, [sp, #40]
  40b16c:	mov	x1, x0
  40b170:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40b174:	add	x0, x0, #0x8f0
  40b178:	bl	4024d0 <_nc_warning@plt>
  40b17c:	nop
  40b180:	ldr	x19, [sp, #16]
  40b184:	ldp	x29, x30, [sp], #64
  40b188:	ret
  40b18c:	sub	sp, sp, #0x60
  40b190:	stp	x29, x30, [sp, #16]
  40b194:	add	x29, sp, #0x10
  40b198:	str	x0, [sp, #40]
  40b19c:	strb	w1, [sp, #39]
  40b1a0:	ldr	x0, [sp, #40]
  40b1a4:	bl	40a660 <tigetstr@plt+0x7fe0>
  40b1a8:	str	wzr, [sp, #92]
  40b1ac:	b	40b374 <tigetstr@plt+0x8cf4>
  40b1b0:	ldr	x0, [sp, #40]
  40b1b4:	ldr	x1, [x0, #32]
  40b1b8:	ldr	w0, [sp, #92]
  40b1bc:	lsl	x0, x0, #3
  40b1c0:	add	x0, x1, x0
  40b1c4:	ldr	x0, [x0]
  40b1c8:	str	x0, [sp, #64]
  40b1cc:	ldr	x0, [sp, #64]
  40b1d0:	cmn	x0, #0x1
  40b1d4:	b.eq	40b368 <tigetstr@plt+0x8ce8>  // b.none
  40b1d8:	ldr	x0, [sp, #64]
  40b1dc:	cmp	x0, #0x0
  40b1e0:	b.eq	40b368 <tigetstr@plt+0x8ce8>  // b.none
  40b1e4:	ldr	w0, [sp, #92]
  40b1e8:	cmp	w0, #0x19d
  40b1ec:	b.le	40b248 <tigetstr@plt+0x8bc8>
  40b1f0:	ldr	x0, [sp, #40]
  40b1f4:	ldr	x1, [x0, #48]
  40b1f8:	ldr	w2, [sp, #92]
  40b1fc:	ldr	x0, [sp, #40]
  40b200:	ldrh	w0, [x0, #60]
  40b204:	mov	w3, w0
  40b208:	ldr	x0, [sp, #40]
  40b20c:	ldrh	w0, [x0, #66]
  40b210:	sub	w0, w3, w0
  40b214:	sub	w2, w2, w0
  40b218:	ldr	x0, [sp, #40]
  40b21c:	ldrh	w0, [x0, #64]
  40b220:	mov	w3, w0
  40b224:	ldr	x0, [sp, #40]
  40b228:	ldrh	w0, [x0, #62]
  40b22c:	add	w0, w3, w0
  40b230:	add	w0, w2, w0
  40b234:	sxtw	x0, w0
  40b238:	lsl	x0, x0, #3
  40b23c:	add	x0, x1, x0
  40b240:	ldr	x0, [x0]
  40b244:	b	40b25c <tigetstr@plt+0x8bdc>
  40b248:	ldr	w1, [sp, #92]
  40b24c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40b250:	ldr	x0, [x0, #4000]
  40b254:	sxtw	x1, w1
  40b258:	ldr	x0, [x0, x1, lsl #3]
  40b25c:	str	x0, [sp, #56]
  40b260:	ldr	w0, [sp, #92]
  40b264:	cmp	w0, #0x19d
  40b268:	b.hi	40b294 <tigetstr@plt+0x8c14>  // b.pmore
  40b26c:	ldr	x0, [sp, #56]
  40b270:	bl	4087b8 <tigetstr@plt+0x6138>
  40b274:	cmp	w0, #0x0
  40b278:	b.ge	40b294 <tigetstr@plt+0x8c14>  // b.tcont
  40b27c:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  40b280:	add	x0, x0, #0xb30
  40b284:	ldr	w1, [sp, #92]
  40b288:	ldrsh	w0, [x0, x1, lsl #1]
  40b28c:	cmp	w0, #0x0
  40b290:	b.le	40b2b8 <tigetstr@plt+0x8c38>
  40b294:	ldr	w0, [sp, #92]
  40b298:	cmp	w0, #0x19d
  40b29c:	cset	w0, hi  // hi = pmore
  40b2a0:	and	w0, w0, #0xff
  40b2a4:	mov	w3, w0
  40b2a8:	ldr	x2, [sp, #64]
  40b2ac:	ldr	x1, [sp, #56]
  40b2b0:	ldr	x0, [sp, #40]
  40b2b4:	bl	408884 <tigetstr@plt+0x6204>
  40b2b8:	ldr	w0, [sp, #92]
  40b2bc:	cmp	w0, #0x19d
  40b2c0:	b.le	40b31c <tigetstr@plt+0x8c9c>
  40b2c4:	ldr	x0, [sp, #40]
  40b2c8:	ldr	x1, [x0, #48]
  40b2cc:	ldr	w2, [sp, #92]
  40b2d0:	ldr	x0, [sp, #40]
  40b2d4:	ldrh	w0, [x0, #60]
  40b2d8:	mov	w3, w0
  40b2dc:	ldr	x0, [sp, #40]
  40b2e0:	ldrh	w0, [x0, #66]
  40b2e4:	sub	w0, w3, w0
  40b2e8:	sub	w2, w2, w0
  40b2ec:	ldr	x0, [sp, #40]
  40b2f0:	ldrh	w0, [x0, #64]
  40b2f4:	mov	w3, w0
  40b2f8:	ldr	x0, [sp, #40]
  40b2fc:	ldrh	w0, [x0, #62]
  40b300:	add	w0, w3, w0
  40b304:	add	w0, w2, w0
  40b308:	sxtw	x0, w0
  40b30c:	lsl	x0, x0, #3
  40b310:	add	x0, x1, x0
  40b314:	ldr	x0, [x0]
  40b318:	b	40b330 <tigetstr@plt+0x8cb0>
  40b31c:	ldr	w1, [sp, #92]
  40b320:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40b324:	ldr	x0, [x0, #4000]
  40b328:	sxtw	x1, w1
  40b32c:	ldr	x0, [x0, x1, lsl #3]
  40b330:	ldr	x2, [sp, #64]
  40b334:	mov	x1, x0
  40b338:	ldr	x0, [sp, #40]
  40b33c:	bl	408da0 <tigetstr@plt+0x6720>
  40b340:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40b344:	add	x0, x0, #0x470
  40b348:	ldrb	w0, [x0]
  40b34c:	cmp	w0, #0x0
  40b350:	b.eq	40b368 <tigetstr@plt+0x8ce8>  // b.none
  40b354:	ldr	w0, [sp, #92]
  40b358:	ldr	x2, [sp, #64]
  40b35c:	mov	w1, w0
  40b360:	ldr	x0, [sp, #40]
  40b364:	bl	409968 <tigetstr@plt+0x72e8>
  40b368:	ldr	w0, [sp, #92]
  40b36c:	add	w0, w0, #0x1
  40b370:	str	w0, [sp, #92]
  40b374:	ldr	x0, [sp, #40]
  40b378:	ldrh	w0, [x0, #60]
  40b37c:	mov	w1, w0
  40b380:	ldr	w0, [sp, #92]
  40b384:	cmp	w0, w1
  40b388:	b.cc	40b1b0 <tigetstr@plt+0x8b30>  // b.lo, b.ul, b.last
  40b38c:	mov	w0, #0x2c                  	// #44
  40b390:	str	w0, [sp, #92]
  40b394:	b	40b408 <tigetstr@plt+0x8d88>
  40b398:	ldr	w0, [sp, #92]
  40b39c:	cmp	w0, #0x2b
  40b3a0:	b.le	40b3e0 <tigetstr@plt+0x8d60>
  40b3a4:	ldr	x0, [sp, #40]
  40b3a8:	ldr	x1, [x0, #48]
  40b3ac:	ldr	w2, [sp, #92]
  40b3b0:	ldr	x0, [sp, #40]
  40b3b4:	ldrh	w0, [x0, #56]
  40b3b8:	mov	w3, w0
  40b3bc:	ldr	x0, [sp, #40]
  40b3c0:	ldrh	w0, [x0, #62]
  40b3c4:	sub	w0, w3, w0
  40b3c8:	sub	w0, w2, w0
  40b3cc:	sxtw	x0, w0
  40b3d0:	lsl	x0, x0, #3
  40b3d4:	add	x0, x1, x0
  40b3d8:	ldr	x0, [x0]
  40b3dc:	b	40b3f4 <tigetstr@plt+0x8d74>
  40b3e0:	ldr	w1, [sp, #92]
  40b3e4:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40b3e8:	ldr	x0, [x0, #4000]
  40b3ec:	sxtw	x1, w1
  40b3f0:	ldr	x0, [x0, x1, lsl #3]
  40b3f4:	mov	w1, #0x0                   	// #0
  40b3f8:	bl	40b0e4 <tigetstr@plt+0x8a64>
  40b3fc:	ldr	w0, [sp, #92]
  40b400:	add	w0, w0, #0x1
  40b404:	str	w0, [sp, #92]
  40b408:	ldr	x0, [sp, #40]
  40b40c:	ldrh	w0, [x0, #56]
  40b410:	mov	w1, w0
  40b414:	ldr	w0, [sp, #92]
  40b418:	cmp	w1, w0
  40b41c:	b.gt	40b398 <tigetstr@plt+0x8d18>
  40b420:	mov	w0, #0x27                  	// #39
  40b424:	str	w0, [sp, #92]
  40b428:	b	40b4a8 <tigetstr@plt+0x8e28>
  40b42c:	ldr	w0, [sp, #92]
  40b430:	cmp	w0, #0x26
  40b434:	b.le	40b480 <tigetstr@plt+0x8e00>
  40b438:	ldr	x0, [sp, #40]
  40b43c:	ldr	x1, [x0, #48]
  40b440:	ldr	w2, [sp, #92]
  40b444:	ldr	x0, [sp, #40]
  40b448:	ldrh	w0, [x0, #58]
  40b44c:	mov	w3, w0
  40b450:	ldr	x0, [sp, #40]
  40b454:	ldrh	w0, [x0, #64]
  40b458:	sub	w0, w3, w0
  40b45c:	sub	w0, w2, w0
  40b460:	ldr	x2, [sp, #40]
  40b464:	ldrh	w2, [x2, #62]
  40b468:	add	w0, w0, w2
  40b46c:	sxtw	x0, w0
  40b470:	lsl	x0, x0, #3
  40b474:	add	x0, x1, x0
  40b478:	ldr	x0, [x0]
  40b47c:	b	40b494 <tigetstr@plt+0x8e14>
  40b480:	ldr	w1, [sp, #92]
  40b484:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40b488:	ldr	x0, [x0, #4000]
  40b48c:	sxtw	x1, w1
  40b490:	ldr	x0, [x0, x1, lsl #3]
  40b494:	mov	w1, #0x1                   	// #1
  40b498:	bl	40b0e4 <tigetstr@plt+0x8a64>
  40b49c:	ldr	w0, [sp, #92]
  40b4a0:	add	w0, w0, #0x1
  40b4a4:	str	w0, [sp, #92]
  40b4a8:	ldr	x0, [sp, #40]
  40b4ac:	ldrh	w0, [x0, #58]
  40b4b0:	mov	w1, w0
  40b4b4:	ldr	w0, [sp, #92]
  40b4b8:	cmp	w1, w0
  40b4bc:	b.gt	40b42c <tigetstr@plt+0x8dac>
  40b4c0:	mov	w0, #0x19e                 	// #414
  40b4c4:	str	w0, [sp, #92]
  40b4c8:	b	40b558 <tigetstr@plt+0x8ed8>
  40b4cc:	ldr	w0, [sp, #92]
  40b4d0:	cmp	w0, #0x19d
  40b4d4:	b.le	40b530 <tigetstr@plt+0x8eb0>
  40b4d8:	ldr	x0, [sp, #40]
  40b4dc:	ldr	x1, [x0, #48]
  40b4e0:	ldr	w2, [sp, #92]
  40b4e4:	ldr	x0, [sp, #40]
  40b4e8:	ldrh	w0, [x0, #60]
  40b4ec:	mov	w3, w0
  40b4f0:	ldr	x0, [sp, #40]
  40b4f4:	ldrh	w0, [x0, #66]
  40b4f8:	sub	w0, w3, w0
  40b4fc:	sub	w2, w2, w0
  40b500:	ldr	x0, [sp, #40]
  40b504:	ldrh	w0, [x0, #64]
  40b508:	mov	w3, w0
  40b50c:	ldr	x0, [sp, #40]
  40b510:	ldrh	w0, [x0, #62]
  40b514:	add	w0, w3, w0
  40b518:	add	w0, w2, w0
  40b51c:	sxtw	x0, w0
  40b520:	lsl	x0, x0, #3
  40b524:	add	x0, x1, x0
  40b528:	ldr	x0, [x0]
  40b52c:	b	40b544 <tigetstr@plt+0x8ec4>
  40b530:	ldr	w1, [sp, #92]
  40b534:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40b538:	ldr	x0, [x0, #4000]
  40b53c:	sxtw	x1, w1
  40b540:	ldr	x0, [x0, x1, lsl #3]
  40b544:	mov	w1, #0x2                   	// #2
  40b548:	bl	40b0e4 <tigetstr@plt+0x8a64>
  40b54c:	ldr	w0, [sp, #92]
  40b550:	add	w0, w0, #0x1
  40b554:	str	w0, [sp, #92]
  40b558:	ldr	x0, [sp, #40]
  40b55c:	ldrh	w0, [x0, #60]
  40b560:	mov	w1, w0
  40b564:	ldr	w0, [sp, #92]
  40b568:	cmp	w1, w0
  40b56c:	b.gt	40b4cc <tigetstr@plt+0x8e4c>
  40b570:	ldr	x0, [sp, #40]
  40b574:	bl	404dac <tigetstr@plt+0x272c>
  40b578:	ldr	x0, [sp, #40]
  40b57c:	bl	405414 <tigetstr@plt+0x2d94>
  40b580:	ldr	x0, [sp, #40]
  40b584:	bl	40636c <tigetstr@plt+0x3cec>
  40b588:	ldr	x0, [sp, #40]
  40b58c:	bl	407018 <tigetstr@plt+0x4998>
  40b590:	ldr	x0, [sp, #40]
  40b594:	bl	407834 <tigetstr@plt+0x51b4>
  40b598:	ldr	x0, [sp, #40]
  40b59c:	bl	408330 <tigetstr@plt+0x5cb0>
  40b5a0:	ldr	x0, [sp, #40]
  40b5a4:	ldr	x0, [x0, #32]
  40b5a8:	add	x0, x0, #0x388
  40b5ac:	ldr	x0, [x0]
  40b5b0:	cmp	x0, #0x0
  40b5b4:	b.eq	40b60c <tigetstr@plt+0x8f8c>  // b.none
  40b5b8:	ldr	x0, [sp, #40]
  40b5bc:	ldr	x0, [x0, #32]
  40b5c0:	add	x0, x0, #0x388
  40b5c4:	ldr	x0, [x0]
  40b5c8:	cmn	x0, #0x1
  40b5cc:	b.eq	40b60c <tigetstr@plt+0x8f8c>  // b.none
  40b5d0:	ldr	x0, [sp, #40]
  40b5d4:	ldr	x0, [x0, #32]
  40b5d8:	add	x0, x0, #0x368
  40b5dc:	ldr	x0, [x0]
  40b5e0:	cmp	x0, #0x0
  40b5e4:	b.eq	40b600 <tigetstr@plt+0x8f80>  // b.none
  40b5e8:	ldr	x0, [sp, #40]
  40b5ec:	ldr	x0, [x0, #32]
  40b5f0:	add	x0, x0, #0x368
  40b5f4:	ldr	x0, [x0]
  40b5f8:	cmn	x0, #0x1
  40b5fc:	b.ne	40b60c <tigetstr@plt+0x8f8c>  // b.any
  40b600:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40b604:	add	x0, x0, #0x910
  40b608:	bl	4024d0 <_nc_warning@plt>
  40b60c:	ldr	x0, [sp, #40]
  40b610:	ldr	x0, [x0, #32]
  40b614:	add	x0, x0, #0x368
  40b618:	ldr	x0, [x0]
  40b61c:	cmp	x0, #0x0
  40b620:	b.eq	40b678 <tigetstr@plt+0x8ff8>  // b.none
  40b624:	ldr	x0, [sp, #40]
  40b628:	ldr	x0, [x0, #32]
  40b62c:	add	x0, x0, #0x368
  40b630:	ldr	x0, [x0]
  40b634:	cmn	x0, #0x1
  40b638:	b.eq	40b678 <tigetstr@plt+0x8ff8>  // b.none
  40b63c:	ldr	x0, [sp, #40]
  40b640:	ldr	x0, [x0, #32]
  40b644:	add	x0, x0, #0x388
  40b648:	ldr	x0, [x0]
  40b64c:	cmp	x0, #0x0
  40b650:	b.eq	40b66c <tigetstr@plt+0x8fec>  // b.none
  40b654:	ldr	x0, [sp, #40]
  40b658:	ldr	x0, [x0, #32]
  40b65c:	add	x0, x0, #0x388
  40b660:	ldr	x0, [x0]
  40b664:	cmn	x0, #0x1
  40b668:	b.ne	40b678 <tigetstr@plt+0x8ff8>  // b.any
  40b66c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40b670:	add	x0, x0, #0x930
  40b674:	bl	4024d0 <_nc_warning@plt>
  40b678:	ldr	x0, [sp, #40]
  40b67c:	ldr	x0, [x0, #32]
  40b680:	add	x0, x0, #0x348
  40b684:	ldr	x0, [x0]
  40b688:	cmp	x0, #0x0
  40b68c:	b.eq	40b6e4 <tigetstr@plt+0x9064>  // b.none
  40b690:	ldr	x0, [sp, #40]
  40b694:	ldr	x0, [x0, #32]
  40b698:	add	x0, x0, #0x348
  40b69c:	ldr	x0, [x0]
  40b6a0:	cmn	x0, #0x1
  40b6a4:	b.eq	40b6e4 <tigetstr@plt+0x9064>  // b.none
  40b6a8:	ldr	x0, [sp, #40]
  40b6ac:	ldr	x0, [x0, #32]
  40b6b0:	add	x0, x0, #0x360
  40b6b4:	ldr	x0, [x0]
  40b6b8:	cmp	x0, #0x0
  40b6bc:	b.eq	40b6d8 <tigetstr@plt+0x9058>  // b.none
  40b6c0:	ldr	x0, [sp, #40]
  40b6c4:	ldr	x0, [x0, #32]
  40b6c8:	add	x0, x0, #0x360
  40b6cc:	ldr	x0, [x0]
  40b6d0:	cmn	x0, #0x1
  40b6d4:	b.ne	40b6e4 <tigetstr@plt+0x9064>  // b.any
  40b6d8:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40b6dc:	add	x0, x0, #0x950
  40b6e0:	bl	4024d0 <_nc_warning@plt>
  40b6e4:	ldr	x0, [sp, #40]
  40b6e8:	ldr	x0, [x0, #32]
  40b6ec:	add	x0, x0, #0x360
  40b6f0:	ldr	x0, [x0]
  40b6f4:	cmp	x0, #0x0
  40b6f8:	b.eq	40b750 <tigetstr@plt+0x90d0>  // b.none
  40b6fc:	ldr	x0, [sp, #40]
  40b700:	ldr	x0, [x0, #32]
  40b704:	add	x0, x0, #0x360
  40b708:	ldr	x0, [x0]
  40b70c:	cmn	x0, #0x1
  40b710:	b.eq	40b750 <tigetstr@plt+0x90d0>  // b.none
  40b714:	ldr	x0, [sp, #40]
  40b718:	ldr	x0, [x0, #32]
  40b71c:	add	x0, x0, #0x348
  40b720:	ldr	x0, [x0]
  40b724:	cmp	x0, #0x0
  40b728:	b.eq	40b744 <tigetstr@plt+0x90c4>  // b.none
  40b72c:	ldr	x0, [sp, #40]
  40b730:	ldr	x0, [x0, #32]
  40b734:	add	x0, x0, #0x348
  40b738:	ldr	x0, [x0]
  40b73c:	cmn	x0, #0x1
  40b740:	b.ne	40b750 <tigetstr@plt+0x90d0>  // b.any
  40b744:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40b748:	add	x0, x0, #0x970
  40b74c:	bl	4024d0 <_nc_warning@plt>
  40b750:	ldr	x0, [sp, #40]
  40b754:	ldr	x0, [x0, #32]
  40b758:	add	x0, x0, #0x68
  40b75c:	ldr	x0, [x0]
  40b760:	cmp	x0, #0x0
  40b764:	b.eq	40b7bc <tigetstr@plt+0x913c>  // b.none
  40b768:	ldr	x0, [sp, #40]
  40b76c:	ldr	x0, [x0, #32]
  40b770:	add	x0, x0, #0x68
  40b774:	ldr	x0, [x0]
  40b778:	cmn	x0, #0x1
  40b77c:	b.eq	40b7bc <tigetstr@plt+0x913c>  // b.none
  40b780:	ldr	x0, [sp, #40]
  40b784:	ldr	x0, [x0, #32]
  40b788:	add	x0, x0, #0x80
  40b78c:	ldr	x0, [x0]
  40b790:	cmp	x0, #0x0
  40b794:	b.eq	40b7b0 <tigetstr@plt+0x9130>  // b.none
  40b798:	ldr	x0, [sp, #40]
  40b79c:	ldr	x0, [x0, #32]
  40b7a0:	add	x0, x0, #0x80
  40b7a4:	ldr	x0, [x0]
  40b7a8:	cmn	x0, #0x1
  40b7ac:	b.ne	40b7bc <tigetstr@plt+0x913c>  // b.any
  40b7b0:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40b7b4:	add	x0, x0, #0x990
  40b7b8:	bl	4024d0 <_nc_warning@plt>
  40b7bc:	ldr	x0, [sp, #40]
  40b7c0:	ldr	x0, [x0, #32]
  40b7c4:	add	x0, x0, #0xa0
  40b7c8:	ldr	x0, [x0]
  40b7cc:	cmp	x0, #0x0
  40b7d0:	b.eq	40b828 <tigetstr@plt+0x91a8>  // b.none
  40b7d4:	ldr	x0, [sp, #40]
  40b7d8:	ldr	x0, [x0, #32]
  40b7dc:	add	x0, x0, #0xa0
  40b7e0:	ldr	x0, [x0]
  40b7e4:	cmn	x0, #0x1
  40b7e8:	b.eq	40b828 <tigetstr@plt+0x91a8>  // b.none
  40b7ec:	ldr	x0, [sp, #40]
  40b7f0:	ldr	x0, [x0, #32]
  40b7f4:	add	x0, x0, #0x80
  40b7f8:	ldr	x0, [x0]
  40b7fc:	cmp	x0, #0x0
  40b800:	b.eq	40b81c <tigetstr@plt+0x919c>  // b.none
  40b804:	ldr	x0, [sp, #40]
  40b808:	ldr	x0, [x0, #32]
  40b80c:	add	x0, x0, #0x80
  40b810:	ldr	x0, [x0]
  40b814:	cmn	x0, #0x1
  40b818:	b.ne	40b828 <tigetstr@plt+0x91a8>  // b.any
  40b81c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40b820:	add	x0, x0, #0x9b8
  40b824:	bl	4024d0 <_nc_warning@plt>
  40b828:	ldr	x0, [sp, #40]
  40b82c:	ldr	x0, [x0, #32]
  40b830:	add	x0, x0, #0xa0
  40b834:	ldr	x0, [x0]
  40b838:	cmp	x0, #0x0
  40b83c:	b.eq	40b8c8 <tigetstr@plt+0x9248>  // b.none
  40b840:	ldr	x0, [sp, #40]
  40b844:	ldr	x0, [x0, #32]
  40b848:	add	x0, x0, #0xa0
  40b84c:	ldr	x0, [x0]
  40b850:	cmn	x0, #0x1
  40b854:	b.eq	40b8c8 <tigetstr@plt+0x9248>  // b.none
  40b858:	ldr	x0, [sp, #40]
  40b85c:	ldr	x0, [x0, #32]
  40b860:	add	x0, x0, #0x80
  40b864:	ldr	x0, [x0]
  40b868:	cmp	x0, #0x0
  40b86c:	b.eq	40b8c8 <tigetstr@plt+0x9248>  // b.none
  40b870:	ldr	x0, [sp, #40]
  40b874:	ldr	x0, [x0, #32]
  40b878:	add	x0, x0, #0x80
  40b87c:	ldr	x0, [x0]
  40b880:	cmn	x0, #0x1
  40b884:	b.eq	40b8c8 <tigetstr@plt+0x9248>  // b.none
  40b888:	ldr	x0, [sp, #40]
  40b88c:	ldr	x0, [x0, #32]
  40b890:	add	x0, x0, #0xa0
  40b894:	ldr	x2, [x0]
  40b898:	ldr	x0, [sp, #40]
  40b89c:	ldr	x0, [x0, #32]
  40b8a0:	add	x0, x0, #0x80
  40b8a4:	ldr	x0, [x0]
  40b8a8:	mov	x1, x0
  40b8ac:	mov	x0, x2
  40b8b0:	bl	402540 <_nc_capcmp@plt>
  40b8b4:	cmp	w0, #0x0
  40b8b8:	b.ne	40b8c8 <tigetstr@plt+0x9248>  // b.any
  40b8bc:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40b8c0:	add	x0, x0, #0x9e0
  40b8c4:	bl	4024d0 <_nc_warning@plt>
  40b8c8:	ldr	x0, [sp, #40]
  40b8cc:	ldr	x0, [x0, #32]
  40b8d0:	add	x0, x0, #0x18
  40b8d4:	ldr	x0, [x0]
  40b8d8:	cmp	x0, #0x0
  40b8dc:	b.eq	40b934 <tigetstr@plt+0x92b4>  // b.none
  40b8e0:	ldr	x0, [sp, #40]
  40b8e4:	ldr	x0, [x0, #32]
  40b8e8:	add	x0, x0, #0x18
  40b8ec:	ldr	x0, [x0]
  40b8f0:	cmn	x0, #0x1
  40b8f4:	b.eq	40b934 <tigetstr@plt+0x92b4>  // b.none
  40b8f8:	ldr	x0, [sp, #40]
  40b8fc:	ldr	x0, [x0, #32]
  40b900:	add	x0, x0, #0x400
  40b904:	ldr	x0, [x0]
  40b908:	cmp	x0, #0x0
  40b90c:	b.eq	40b928 <tigetstr@plt+0x92a8>  // b.none
  40b910:	ldr	x0, [sp, #40]
  40b914:	ldr	x0, [x0, #32]
  40b918:	add	x0, x0, #0x400
  40b91c:	ldr	x0, [x0]
  40b920:	cmn	x0, #0x1
  40b924:	b.ne	40b934 <tigetstr@plt+0x92b4>  // b.any
  40b928:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40b92c:	add	x0, x0, #0xa08
  40b930:	bl	4024d0 <_nc_warning@plt>
  40b934:	ldr	x0, [sp, #40]
  40b938:	ldr	x0, [x0, #32]
  40b93c:	add	x0, x0, #0x18
  40b940:	ldr	x0, [x0]
  40b944:	cmp	x0, #0x0
  40b948:	b.eq	40b9a0 <tigetstr@plt+0x9320>  // b.none
  40b94c:	ldr	x0, [sp, #40]
  40b950:	ldr	x0, [x0, #32]
  40b954:	add	x0, x0, #0x18
  40b958:	ldr	x0, [x0]
  40b95c:	cmn	x0, #0x1
  40b960:	b.eq	40b9a0 <tigetstr@plt+0x9320>  // b.none
  40b964:	ldr	x0, [sp, #40]
  40b968:	ldr	x0, [x0, #32]
  40b96c:	add	x0, x0, #0x3f0
  40b970:	ldr	x0, [x0]
  40b974:	cmp	x0, #0x0
  40b978:	b.eq	40b994 <tigetstr@plt+0x9314>  // b.none
  40b97c:	ldr	x0, [sp, #40]
  40b980:	ldr	x0, [x0, #32]
  40b984:	add	x0, x0, #0x3f0
  40b988:	ldr	x0, [x0]
  40b98c:	cmn	x0, #0x1
  40b990:	b.ne	40b9a0 <tigetstr@plt+0x9320>  // b.any
  40b994:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40b998:	add	x0, x0, #0xa30
  40b99c:	bl	4024d0 <_nc_warning@plt>
  40b9a0:	ldr	x0, [sp, #40]
  40b9a4:	ldr	x0, [x0, #32]
  40b9a8:	add	x0, x0, #0x20
  40b9ac:	ldr	x0, [x0]
  40b9b0:	cmp	x0, #0x0
  40b9b4:	b.eq	40ba0c <tigetstr@plt+0x938c>  // b.none
  40b9b8:	ldr	x0, [sp, #40]
  40b9bc:	ldr	x0, [x0, #32]
  40b9c0:	add	x0, x0, #0x20
  40b9c4:	ldr	x0, [x0]
  40b9c8:	cmn	x0, #0x1
  40b9cc:	b.eq	40ba0c <tigetstr@plt+0x938c>  // b.none
  40b9d0:	ldr	x0, [sp, #40]
  40b9d4:	ldr	x0, [x0, #32]
  40b9d8:	add	x0, x0, #0x420
  40b9dc:	ldr	x0, [x0]
  40b9e0:	cmp	x0, #0x0
  40b9e4:	b.eq	40ba00 <tigetstr@plt+0x9380>  // b.none
  40b9e8:	ldr	x0, [sp, #40]
  40b9ec:	ldr	x0, [x0, #32]
  40b9f0:	add	x0, x0, #0x420
  40b9f4:	ldr	x0, [x0]
  40b9f8:	cmn	x0, #0x1
  40b9fc:	b.ne	40ba0c <tigetstr@plt+0x938c>  // b.any
  40ba00:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40ba04:	add	x0, x0, #0xa60
  40ba08:	bl	4024d0 <_nc_warning@plt>
  40ba0c:	ldr	x0, [sp, #40]
  40ba10:	ldr	x0, [x0, #32]
  40ba14:	add	x0, x0, #0x418
  40ba18:	ldr	x0, [x0]
  40ba1c:	cmp	x0, #0x0
  40ba20:	b.eq	40bcc8 <tigetstr@plt+0x9648>  // b.none
  40ba24:	ldr	x0, [sp, #40]
  40ba28:	ldr	x0, [x0, #32]
  40ba2c:	add	x0, x0, #0x418
  40ba30:	ldr	x0, [x0]
  40ba34:	cmn	x0, #0x1
  40ba38:	b.eq	40bcc8 <tigetstr@plt+0x9648>  // b.none
  40ba3c:	str	xzr, [sp, #80]
  40ba40:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40ba44:	ldr	x0, [x0, #3992]
  40ba48:	str	wzr, [x0]
  40ba4c:	ldr	x0, [sp, #40]
  40ba50:	ldr	x0, [x0, #32]
  40ba54:	add	x0, x0, #0x138
  40ba58:	ldr	x0, [x0]
  40ba5c:	cmp	x0, #0x0
  40ba60:	b.eq	40bab4 <tigetstr@plt+0x9434>  // b.none
  40ba64:	ldr	x0, [sp, #40]
  40ba68:	ldr	x0, [x0, #32]
  40ba6c:	add	x0, x0, #0x138
  40ba70:	ldr	x0, [x0]
  40ba74:	cmn	x0, #0x1
  40ba78:	b.eq	40bab4 <tigetstr@plt+0x9434>  // b.none
  40ba7c:	ldr	x0, [sp, #40]
  40ba80:	ldr	x0, [x0, #32]
  40ba84:	add	x0, x0, #0x138
  40ba88:	ldr	x1, [x0]
  40ba8c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40ba90:	add	x4, x0, #0xa80
  40ba94:	mov	x3, x1
  40ba98:	mov	w2, #0x0                   	// #0
  40ba9c:	ldr	x1, [sp, #80]
  40baa0:	ldr	x0, [sp, #40]
  40baa4:	bl	40a078 <tigetstr@plt+0x79f8>
  40baa8:	bl	402360 <strdup@plt>
  40baac:	str	x0, [sp, #80]
  40bab0:	b	40baf4 <tigetstr@plt+0x9474>
  40bab4:	ldr	x0, [sp, #40]
  40bab8:	ldr	x0, [x0, #32]
  40babc:	add	x0, x0, #0x418
  40bac0:	ldr	x0, [x0]
  40bac4:	str	xzr, [sp, #8]
  40bac8:	str	xzr, [sp]
  40bacc:	mov	x7, #0x0                   	// #0
  40bad0:	mov	x6, #0x0                   	// #0
  40bad4:	mov	x5, #0x0                   	// #0
  40bad8:	mov	x4, #0x0                   	// #0
  40badc:	mov	x3, #0x0                   	// #0
  40bae0:	mov	x2, #0x0                   	// #0
  40bae4:	mov	x1, #0x0                   	// #0
  40bae8:	bl	402290 <tparm@plt>
  40baec:	bl	402360 <strdup@plt>
  40baf0:	str	x0, [sp, #80]
  40baf4:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40baf8:	ldr	x0, [x0, #3992]
  40bafc:	ldr	w0, [x0]
  40bb00:	cmp	w0, #0x0
  40bb04:	b.eq	40bb14 <tigetstr@plt+0x9494>  // b.none
  40bb08:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bb0c:	add	x0, x0, #0xa98
  40bb10:	bl	4024d0 <_nc_warning@plt>
  40bb14:	ldr	x0, [sp, #80]
  40bb18:	cmp	x0, #0x0
  40bb1c:	b.eq	40bcb8 <tigetstr@plt+0x9638>  // b.none
  40bb20:	ldr	x0, [sp, #40]
  40bb24:	ldr	x0, [x0, #32]
  40bb28:	add	x0, x0, #0x118
  40bb2c:	ldr	x1, [x0]
  40bb30:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bb34:	add	x4, x0, #0xab8
  40bb38:	mov	x3, x1
  40bb3c:	mov	w2, #0x1                   	// #1
  40bb40:	ldr	x1, [sp, #80]
  40bb44:	ldr	x0, [sp, #40]
  40bb48:	bl	40a078 <tigetstr@plt+0x79f8>
  40bb4c:	ldr	x0, [sp, #40]
  40bb50:	ldr	x0, [x0, #32]
  40bb54:	add	x0, x0, #0x120
  40bb58:	ldr	x1, [x0]
  40bb5c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bb60:	add	x4, x0, #0xad0
  40bb64:	mov	x3, x1
  40bb68:	mov	w2, #0x2                   	// #2
  40bb6c:	ldr	x1, [sp, #80]
  40bb70:	ldr	x0, [sp, #40]
  40bb74:	bl	40a078 <tigetstr@plt+0x79f8>
  40bb78:	ldr	x0, [sp, #40]
  40bb7c:	ldr	x0, [x0, #32]
  40bb80:	add	x0, x0, #0x110
  40bb84:	ldr	x1, [x0]
  40bb88:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bb8c:	add	x4, x0, #0xae8
  40bb90:	mov	x3, x1
  40bb94:	mov	w2, #0x3                   	// #3
  40bb98:	ldr	x1, [sp, #80]
  40bb9c:	ldr	x0, [sp, #40]
  40bba0:	bl	40a078 <tigetstr@plt+0x79f8>
  40bba4:	ldr	x0, [sp, #40]
  40bba8:	ldr	x0, [x0, #32]
  40bbac:	add	x0, x0, #0xd0
  40bbb0:	ldr	x1, [x0]
  40bbb4:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bbb8:	add	x4, x0, #0xb00
  40bbbc:	mov	x3, x1
  40bbc0:	mov	w2, #0x4                   	// #4
  40bbc4:	ldr	x1, [sp, #80]
  40bbc8:	ldr	x0, [sp, #40]
  40bbcc:	bl	40a078 <tigetstr@plt+0x79f8>
  40bbd0:	ldr	x0, [sp, #40]
  40bbd4:	ldr	x0, [x0, #32]
  40bbd8:	add	x0, x0, #0xf0
  40bbdc:	ldr	x1, [x0]
  40bbe0:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bbe4:	add	x4, x0, #0xb18
  40bbe8:	mov	x3, x1
  40bbec:	mov	w2, #0x5                   	// #5
  40bbf0:	ldr	x1, [sp, #80]
  40bbf4:	ldr	x0, [sp, #40]
  40bbf8:	bl	40a078 <tigetstr@plt+0x79f8>
  40bbfc:	ldr	x0, [sp, #40]
  40bc00:	ldr	x0, [x0, #32]
  40bc04:	add	x0, x0, #0xd8
  40bc08:	ldr	x1, [x0]
  40bc0c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bc10:	add	x4, x0, #0xb28
  40bc14:	mov	x3, x1
  40bc18:	mov	w2, #0x6                   	// #6
  40bc1c:	ldr	x1, [sp, #80]
  40bc20:	ldr	x0, [sp, #40]
  40bc24:	bl	40a078 <tigetstr@plt+0x79f8>
  40bc28:	ldr	x0, [sp, #40]
  40bc2c:	ldr	x0, [x0, #32]
  40bc30:	add	x0, x0, #0x100
  40bc34:	ldr	x1, [x0]
  40bc38:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bc3c:	add	x4, x0, #0xb38
  40bc40:	mov	x3, x1
  40bc44:	mov	w2, #0x7                   	// #7
  40bc48:	ldr	x1, [sp, #80]
  40bc4c:	ldr	x0, [sp, #40]
  40bc50:	bl	40a078 <tigetstr@plt+0x79f8>
  40bc54:	ldr	x0, [sp, #40]
  40bc58:	ldr	x0, [x0, #32]
  40bc5c:	add	x0, x0, #0x108
  40bc60:	ldr	x1, [x0]
  40bc64:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bc68:	add	x4, x0, #0xb50
  40bc6c:	mov	x3, x1
  40bc70:	mov	w2, #0x8                   	// #8
  40bc74:	ldr	x1, [sp, #80]
  40bc78:	ldr	x0, [sp, #40]
  40bc7c:	bl	40a078 <tigetstr@plt+0x79f8>
  40bc80:	ldr	x0, [sp, #40]
  40bc84:	ldr	x0, [x0, #32]
  40bc88:	add	x0, x0, #0xc8
  40bc8c:	ldr	x1, [x0]
  40bc90:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bc94:	add	x4, x0, #0xb68
  40bc98:	mov	x3, x1
  40bc9c:	mov	w2, #0x9                   	// #9
  40bca0:	ldr	x1, [sp, #80]
  40bca4:	ldr	x0, [sp, #40]
  40bca8:	bl	40a078 <tigetstr@plt+0x79f8>
  40bcac:	ldr	x0, [sp, #80]
  40bcb0:	bl	4024a0 <free@plt>
  40bcb4:	b	40bd30 <tigetstr@plt+0x96b0>
  40bcb8:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bcbc:	add	x0, x0, #0xb80
  40bcc0:	bl	4024d0 <_nc_warning@plt>
  40bcc4:	b	40bd30 <tigetstr@plt+0x96b0>
  40bcc8:	ldr	x0, [sp, #40]
  40bccc:	ldr	x0, [x0, #32]
  40bcd0:	add	x0, x0, #0x138
  40bcd4:	ldr	x0, [x0]
  40bcd8:	cmp	x0, #0x0
  40bcdc:	b.eq	40bd30 <tigetstr@plt+0x96b0>  // b.none
  40bce0:	ldr	x0, [sp, #40]
  40bce4:	ldr	x0, [x0, #32]
  40bce8:	add	x0, x0, #0x138
  40bcec:	ldr	x0, [x0]
  40bcf0:	cmn	x0, #0x1
  40bcf4:	b.eq	40bd30 <tigetstr@plt+0x96b0>  // b.none
  40bcf8:	ldr	x0, [sp, #40]
  40bcfc:	ldr	x0, [x0, #32]
  40bd00:	add	x0, x0, #0x418
  40bd04:	ldr	x0, [x0]
  40bd08:	cmn	x0, #0x1
  40bd0c:	b.eq	40bd30 <tigetstr@plt+0x96b0>  // b.none
  40bd10:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40bd14:	ldr	x0, [x0, #3960]
  40bd18:	ldr	w0, [x0]
  40bd1c:	cmp	w0, #0x0
  40bd20:	b.ne	40bd30 <tigetstr@plt+0x96b0>  // b.any
  40bd24:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bd28:	add	x0, x0, #0xba0
  40bd2c:	bl	4024d0 <_nc_warning@plt>
  40bd30:	ldr	x0, [sp, #40]
  40bd34:	ldr	x0, [x0, #32]
  40bd38:	add	x0, x0, #0x138
  40bd3c:	ldr	x0, [x0]
  40bd40:	cmp	x0, #0x0
  40bd44:	b.eq	40be54 <tigetstr@plt+0x97d4>  // b.none
  40bd48:	ldr	x0, [sp, #40]
  40bd4c:	ldr	x0, [x0, #32]
  40bd50:	add	x0, x0, #0x138
  40bd54:	ldr	x0, [x0]
  40bd58:	cmn	x0, #0x1
  40bd5c:	b.eq	40be54 <tigetstr@plt+0x97d4>  // b.none
  40bd60:	ldr	x0, [sp, #40]
  40bd64:	bl	4025c0 <_nc_trim_sgr0@plt>
  40bd68:	str	x0, [sp, #72]
  40bd6c:	ldr	x0, [sp, #72]
  40bd70:	cmp	x0, #0x0
  40bd74:	b.eq	40bd88 <tigetstr@plt+0x9708>  // b.none
  40bd78:	ldr	x0, [sp, #72]
  40bd7c:	ldrb	w0, [x0]
  40bd80:	cmp	w0, #0x0
  40bd84:	b.ne	40bd94 <tigetstr@plt+0x9714>  // b.any
  40bd88:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bd8c:	add	x0, x0, #0xbb8
  40bd90:	bl	4024d0 <_nc_warning@plt>
  40bd94:	ldr	x0, [sp, #40]
  40bd98:	ldr	x0, [x0, #32]
  40bd9c:	add	x0, x0, #0xa08
  40bda0:	ldr	x1, [x0]
  40bda4:	ldr	x0, [sp, #40]
  40bda8:	ldr	x0, [x0, #32]
  40bdac:	add	x0, x0, #0x138
  40bdb0:	ldr	x0, [x0]
  40bdb4:	mov	x3, x0
  40bdb8:	ldr	x2, [sp, #72]
  40bdbc:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bdc0:	add	x0, x0, #0xbd0
  40bdc4:	bl	40abfc <tigetstr@plt+0x857c>
  40bdc8:	ldr	x0, [sp, #40]
  40bdcc:	ldr	x0, [x0, #32]
  40bdd0:	add	x0, x0, #0x158
  40bdd4:	ldr	x1, [x0]
  40bdd8:	ldr	x0, [sp, #40]
  40bddc:	ldr	x0, [x0, #32]
  40bde0:	add	x0, x0, #0x138
  40bde4:	ldr	x0, [x0]
  40bde8:	mov	x3, x0
  40bdec:	ldr	x2, [sp, #72]
  40bdf0:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bdf4:	add	x0, x0, #0xbe8
  40bdf8:	bl	40abfc <tigetstr@plt+0x857c>
  40bdfc:	ldr	x0, [sp, #40]
  40be00:	ldr	x0, [x0, #32]
  40be04:	add	x0, x0, #0x160
  40be08:	ldr	x1, [x0]
  40be0c:	ldr	x0, [sp, #40]
  40be10:	ldr	x0, [x0, #32]
  40be14:	add	x0, x0, #0x138
  40be18:	ldr	x0, [x0]
  40be1c:	mov	x3, x0
  40be20:	ldr	x2, [sp, #72]
  40be24:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40be28:	add	x0, x0, #0xc00
  40be2c:	bl	40abfc <tigetstr@plt+0x857c>
  40be30:	ldr	x0, [sp, #40]
  40be34:	ldr	x0, [x0, #32]
  40be38:	add	x0, x0, #0x138
  40be3c:	ldr	x0, [x0]
  40be40:	ldr	x1, [sp, #72]
  40be44:	cmp	x1, x0
  40be48:	b.eq	40be54 <tigetstr@plt+0x97d4>  // b.none
  40be4c:	ldr	x0, [sp, #72]
  40be50:	bl	4024a0 <free@plt>
  40be54:	str	wzr, [sp, #92]
  40be58:	b	40bf08 <tigetstr@plt+0x9888>
  40be5c:	ldr	w1, [sp, #92]
  40be60:	ldr	x0, [sp, #40]
  40be64:	ldr	x0, [x0, #32]
  40be68:	add	x0, x0, #0xb38
  40be6c:	ldr	x0, [x0]
  40be70:	mov	x3, x0
  40be74:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40be78:	add	x2, x0, #0xc18
  40be7c:	ldr	x0, [sp, #40]
  40be80:	bl	40ad6c <tigetstr@plt+0x86ec>
  40be84:	ldr	w1, [sp, #92]
  40be88:	ldr	x0, [sp, #40]
  40be8c:	ldr	x0, [x0, #32]
  40be90:	add	x0, x0, #0xb40
  40be94:	ldr	x0, [x0]
  40be98:	mov	x3, x0
  40be9c:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bea0:	add	x2, x0, #0xc30
  40bea4:	ldr	x0, [sp, #40]
  40bea8:	bl	40ad6c <tigetstr@plt+0x86ec>
  40beac:	ldr	w1, [sp, #92]
  40beb0:	ldr	x0, [sp, #40]
  40beb4:	ldr	x0, [x0, #32]
  40beb8:	add	x0, x0, #0x970
  40bebc:	ldr	x0, [x0]
  40bec0:	mov	x3, x0
  40bec4:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bec8:	add	x2, x0, #0xc48
  40becc:	ldr	x0, [sp, #40]
  40bed0:	bl	40ad6c <tigetstr@plt+0x86ec>
  40bed4:	ldr	w1, [sp, #92]
  40bed8:	ldr	x0, [sp, #40]
  40bedc:	ldr	x0, [x0, #32]
  40bee0:	add	x0, x0, #0x978
  40bee4:	ldr	x0, [x0]
  40bee8:	mov	x3, x0
  40beec:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bef0:	add	x2, x0, #0xc58
  40bef4:	ldr	x0, [sp, #40]
  40bef8:	bl	40ad6c <tigetstr@plt+0x86ec>
  40befc:	ldr	w0, [sp, #92]
  40bf00:	add	w0, w0, #0x1
  40bf04:	str	w0, [sp, #92]
  40bf08:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bf0c:	add	x2, x0, #0x5f0
  40bf10:	ldr	w1, [sp, #92]
  40bf14:	mov	x0, x1
  40bf18:	lsl	x0, x0, #1
  40bf1c:	add	x0, x0, x1
  40bf20:	lsl	x0, x0, #2
  40bf24:	sub	x0, x0, x1
  40bf28:	add	x0, x2, x0
  40bf2c:	ldrb	w0, [x0]
  40bf30:	cmp	w0, #0x0
  40bf34:	b.ne	40be5c <tigetstr@plt+0x97dc>  // b.any
  40bf38:	ldr	x0, [sp, #40]
  40bf3c:	ldr	x0, [x0, #32]
  40bf40:	add	x0, x0, #0xf8
  40bf44:	ldr	x0, [x0]
  40bf48:	cmp	x0, #0x0
  40bf4c:	b.eq	40bf68 <tigetstr@plt+0x98e8>  // b.none
  40bf50:	ldr	x0, [sp, #40]
  40bf54:	ldr	x0, [x0, #32]
  40bf58:	add	x0, x0, #0xf8
  40bf5c:	ldr	x0, [x0]
  40bf60:	cmn	x0, #0x1
  40bf64:	b.ne	40bf98 <tigetstr@plt+0x9918>  // b.any
  40bf68:	ldr	x0, [sp, #40]
  40bf6c:	ldr	x0, [x0, #32]
  40bf70:	add	x0, x0, #0x150
  40bf74:	ldr	x0, [x0]
  40bf78:	cmp	x0, #0x0
  40bf7c:	b.eq	40bfd4 <tigetstr@plt+0x9954>  // b.none
  40bf80:	ldr	x0, [sp, #40]
  40bf84:	ldr	x0, [x0, #32]
  40bf88:	add	x0, x0, #0x150
  40bf8c:	ldr	x0, [x0]
  40bf90:	cmn	x0, #0x1
  40bf94:	b.eq	40bfd4 <tigetstr@plt+0x9954>  // b.none
  40bf98:	ldr	x0, [sp, #40]
  40bf9c:	ldr	x0, [x0, #32]
  40bfa0:	add	x0, x0, #0x1a0
  40bfa4:	ldr	x0, [x0]
  40bfa8:	cmp	x0, #0x0
  40bfac:	b.eq	40bfd4 <tigetstr@plt+0x9954>  // b.none
  40bfb0:	ldr	x0, [sp, #40]
  40bfb4:	ldr	x0, [x0, #32]
  40bfb8:	add	x0, x0, #0x1a0
  40bfbc:	ldr	x0, [x0]
  40bfc0:	cmn	x0, #0x1
  40bfc4:	b.eq	40bfd4 <tigetstr@plt+0x9954>  // b.none
  40bfc8:	adrp	x0, 413000 <tigetstr@plt+0x10980>
  40bfcc:	add	x0, x0, #0xc68
  40bfd0:	bl	4024d0 <_nc_warning@plt>
  40bfd4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40bfd8:	add	x0, x0, #0x490
  40bfdc:	ldr	x0, [x0]
  40bfe0:	cmp	x0, #0x0
  40bfe4:	b.eq	40c000 <tigetstr@plt+0x9980>  // b.none
  40bfe8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40bfec:	add	x0, x0, #0x490
  40bff0:	ldr	x2, [x0]
  40bff4:	ldrb	w1, [sp, #39]
  40bff8:	ldr	x0, [sp, #40]
  40bffc:	blr	x2
  40c000:	nop
  40c004:	ldp	x29, x30, [sp, #16]
  40c008:	add	sp, sp, #0x60
  40c00c:	ret
  40c010:	stp	x29, x30, [sp, #-32]!
  40c014:	mov	x29, sp
  40c018:	str	x0, [sp, #24]
  40c01c:	ldr	x0, [sp, #24]
  40c020:	bl	4021b0 <perror@plt>
  40c024:	mov	w0, #0x1                   	// #1
  40c028:	bl	402190 <exit@plt>
  40c02c:	stp	x29, x30, [sp, #-64]!
  40c030:	mov	x29, sp
  40c034:	str	x0, [sp, #40]
  40c038:	str	x1, [sp, #32]
  40c03c:	str	x2, [sp, #24]
  40c040:	ldr	x0, [sp, #40]
  40c044:	ldr	x1, [x0, #8]
  40c048:	ldr	x0, [sp, #24]
  40c04c:	add	x0, x1, x0
  40c050:	add	x0, x0, #0x1
  40c054:	str	x0, [sp, #56]
  40c058:	ldr	x0, [sp, #40]
  40c05c:	ldr	x0, [x0, #16]
  40c060:	ldr	x1, [sp, #56]
  40c064:	cmp	x1, x0
  40c068:	b.ls	40c0cc <tigetstr@plt+0x9a4c>  // b.plast
  40c06c:	ldr	x0, [sp, #40]
  40c070:	ldr	x1, [x0, #16]
  40c074:	ldr	x0, [sp, #56]
  40c078:	add	x0, x1, x0
  40c07c:	add	x1, x0, #0x400
  40c080:	ldr	x0, [sp, #40]
  40c084:	str	x1, [x0, #16]
  40c088:	ldr	x0, [sp, #40]
  40c08c:	ldr	x2, [x0]
  40c090:	ldr	x0, [sp, #40]
  40c094:	ldr	x0, [x0, #16]
  40c098:	mov	x1, x0
  40c09c:	mov	x0, x2
  40c0a0:	bl	402220 <_nc_doalloc@plt>
  40c0a4:	mov	x1, x0
  40c0a8:	ldr	x0, [sp, #40]
  40c0ac:	str	x1, [x0]
  40c0b0:	ldr	x0, [sp, #40]
  40c0b4:	ldr	x0, [x0]
  40c0b8:	cmp	x0, #0x0
  40c0bc:	b.ne	40c0cc <tigetstr@plt+0x9a4c>  // b.any
  40c0c0:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c0c4:	add	x0, x0, #0x4b8
  40c0c8:	bl	40c010 <tigetstr@plt+0x9990>
  40c0cc:	ldr	x0, [sp, #40]
  40c0d0:	ldr	x1, [x0]
  40c0d4:	ldr	x0, [sp, #40]
  40c0d8:	ldr	x0, [x0, #8]
  40c0dc:	add	x3, x1, x0
  40c0e0:	ldr	x0, [sp, #24]
  40c0e4:	add	x0, x0, #0x1
  40c0e8:	mov	x2, x0
  40c0ec:	ldr	x1, [sp, #32]
  40c0f0:	mov	x0, x3
  40c0f4:	bl	4025d0 <strncpy@plt>
  40c0f8:	ldr	x0, [sp, #40]
  40c0fc:	ldr	x1, [x0, #8]
  40c100:	ldr	x0, [sp, #24]
  40c104:	add	x1, x1, x0
  40c108:	ldr	x0, [sp, #40]
  40c10c:	str	x1, [x0, #8]
  40c110:	ldr	x0, [sp, #40]
  40c114:	ldr	x1, [x0]
  40c118:	ldr	x0, [sp, #40]
  40c11c:	ldr	x0, [x0, #8]
  40c120:	add	x0, x1, x0
  40c124:	strb	wzr, [x0]
  40c128:	nop
  40c12c:	ldp	x29, x30, [sp], #64
  40c130:	ret
  40c134:	stp	x29, x30, [sp, #-32]!
  40c138:	mov	x29, sp
  40c13c:	str	x0, [sp, #24]
  40c140:	str	x1, [sp, #16]
  40c144:	ldr	x0, [sp, #16]
  40c148:	cmp	x0, #0x0
  40c14c:	b.ne	40c16c <tigetstr@plt+0x9aec>  // b.any
  40c150:	ldr	x0, [sp, #24]
  40c154:	str	xzr, [x0, #8]
  40c158:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c15c:	add	x1, x0, #0x4b0
  40c160:	ldr	x0, [sp, #24]
  40c164:	bl	40c134 <tigetstr@plt+0x9ab4>
  40c168:	b	40c184 <tigetstr@plt+0x9b04>
  40c16c:	ldr	x0, [sp, #16]
  40c170:	bl	402160 <strlen@plt>
  40c174:	mov	x2, x0
  40c178:	ldr	x1, [sp, #16]
  40c17c:	ldr	x0, [sp, #24]
  40c180:	bl	40c02c <tigetstr@plt+0x99ac>
  40c184:	nop
  40c188:	ldp	x29, x30, [sp], #32
  40c18c:	ret
  40c190:	stp	x29, x30, [sp, #-48]!
  40c194:	mov	x29, sp
  40c198:	str	x0, [sp, #24]
  40c19c:	mov	w0, #0x0                   	// #0
  40c1a0:	bl	402580 <_nc_get_hash_table@plt>
  40c1a4:	mov	x1, x0
  40c1a8:	ldr	x0, [sp, #24]
  40c1ac:	bl	4025b0 <_nc_find_entry@plt>
  40c1b0:	str	x0, [sp, #40]
  40c1b4:	ldr	x0, [sp, #40]
  40c1b8:	cmp	x0, #0x0
  40c1bc:	b.eq	40c2e8 <tigetstr@plt+0x9c68>  // b.none
  40c1c0:	ldr	x0, [sp, #40]
  40c1c4:	ldr	w0, [x0, #8]
  40c1c8:	cmp	w0, #0x2
  40c1cc:	b.eq	40c294 <tigetstr@plt+0x9c14>  // b.none
  40c1d0:	cmp	w0, #0x2
  40c1d4:	b.gt	40c304 <tigetstr@plt+0x9c84>
  40c1d8:	cmp	w0, #0x0
  40c1dc:	b.eq	40c1ec <tigetstr@plt+0x9b6c>  // b.none
  40c1e0:	cmp	w0, #0x1
  40c1e4:	b.eq	40c240 <tigetstr@plt+0x9bc0>  // b.none
  40c1e8:	b	40c304 <tigetstr@plt+0x9c84>
  40c1ec:	ldr	x0, [sp, #40]
  40c1f0:	ldrsh	w0, [x0, #12]
  40c1f4:	cmp	w0, #0x2b
  40c1f8:	b.gt	40c2f0 <tigetstr@plt+0x9c70>
  40c1fc:	ldr	x0, [sp, #40]
  40c200:	ldrsh	w0, [x0, #12]
  40c204:	mov	w2, w0
  40c208:	adrp	x0, 415000 <tigetstr@plt+0x12980>
  40c20c:	add	x1, x0, #0xf78
  40c210:	sxtw	x0, w2
  40c214:	ldrb	w0, [x1, x0]
  40c218:	cmp	w0, #0x0
  40c21c:	b.eq	40c2f0 <tigetstr@plt+0x9c70>  // b.none
  40c220:	ldr	x0, [sp, #40]
  40c224:	ldrsh	w0, [x0, #12]
  40c228:	mov	w1, w0
  40c22c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40c230:	ldr	x0, [x0, #4032]
  40c234:	sxtw	x1, w1
  40c238:	ldr	x0, [x0, x1, lsl #3]
  40c23c:	b	40c308 <tigetstr@plt+0x9c88>
  40c240:	ldr	x0, [sp, #40]
  40c244:	ldrsh	w0, [x0, #12]
  40c248:	cmp	w0, #0x25
  40c24c:	b.gt	40c2f8 <tigetstr@plt+0x9c78>
  40c250:	ldr	x0, [sp, #40]
  40c254:	ldrsh	w0, [x0, #12]
  40c258:	mov	w2, w0
  40c25c:	adrp	x0, 415000 <tigetstr@plt+0x12980>
  40c260:	add	x1, x0, #0xfa8
  40c264:	sxtw	x0, w2
  40c268:	ldrb	w0, [x1, x0]
  40c26c:	cmp	w0, #0x0
  40c270:	b.eq	40c2f8 <tigetstr@plt+0x9c78>  // b.none
  40c274:	ldr	x0, [sp, #40]
  40c278:	ldrsh	w0, [x0, #12]
  40c27c:	mov	w1, w0
  40c280:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40c284:	ldr	x0, [x0, #4056]
  40c288:	sxtw	x1, w1
  40c28c:	ldr	x0, [x0, x1, lsl #3]
  40c290:	b	40c308 <tigetstr@plt+0x9c88>
  40c294:	ldr	x0, [sp, #40]
  40c298:	ldrsh	w0, [x0, #12]
  40c29c:	cmp	w0, #0x18f
  40c2a0:	b.gt	40c300 <tigetstr@plt+0x9c80>
  40c2a4:	ldr	x0, [sp, #40]
  40c2a8:	ldrsh	w0, [x0, #12]
  40c2ac:	mov	w2, w0
  40c2b0:	adrp	x0, 415000 <tigetstr@plt+0x12980>
  40c2b4:	add	x1, x0, #0xfd0
  40c2b8:	sxtw	x0, w2
  40c2bc:	ldrb	w0, [x1, x0]
  40c2c0:	cmp	w0, #0x0
  40c2c4:	b.eq	40c300 <tigetstr@plt+0x9c80>  // b.none
  40c2c8:	ldr	x0, [sp, #40]
  40c2cc:	ldrsh	w0, [x0, #12]
  40c2d0:	mov	w1, w0
  40c2d4:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40c2d8:	ldr	x0, [x0, #4008]
  40c2dc:	sxtw	x1, w1
  40c2e0:	ldr	x0, [x0, x1, lsl #3]
  40c2e4:	b	40c308 <tigetstr@plt+0x9c88>
  40c2e8:	nop
  40c2ec:	b	40c304 <tigetstr@plt+0x9c84>
  40c2f0:	nop
  40c2f4:	b	40c304 <tigetstr@plt+0x9c84>
  40c2f8:	nop
  40c2fc:	b	40c304 <tigetstr@plt+0x9c84>
  40c300:	nop
  40c304:	mov	x0, #0x0                   	// #0
  40c308:	ldp	x29, x30, [sp], #48
  40c30c:	ret
  40c310:	stp	x29, x30, [sp, #-48]!
  40c314:	mov	x29, sp
  40c318:	str	x0, [sp, #40]
  40c31c:	str	w1, [sp, #36]
  40c320:	str	w2, [sp, #32]
  40c324:	strb	w3, [sp, #31]
  40c328:	str	w4, [sp, #24]
  40c32c:	str	w5, [sp, #20]
  40c330:	str	w6, [sp, #16]
  40c334:	strb	w7, [sp, #30]
  40c338:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c33c:	add	x0, x0, #0x438
  40c340:	ldr	w1, [sp, #24]
  40c344:	str	w1, [x0]
  40c348:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c34c:	add	x0, x0, #0x43c
  40c350:	ldr	w1, [sp, #20]
  40c354:	str	w1, [x0]
  40c358:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c35c:	add	x0, x0, #0x4d4
  40c360:	ldrb	w1, [sp, #30]
  40c364:	strb	w1, [x0]
  40c368:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c36c:	add	x0, x0, #0x4d5
  40c370:	ldrb	w1, [sp, #31]
  40c374:	strb	w1, [x0]
  40c378:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c37c:	add	x0, x0, #0x4d7
  40c380:	ldrb	w1, [sp, #48]
  40c384:	strb	w1, [x0]
  40c388:	ldr	w0, [sp, #56]
  40c38c:	and	w1, w0, #0x3
  40c390:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c394:	add	x0, x0, #0x4d8
  40c398:	str	w1, [x0]
  40c39c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c3a0:	add	x0, x0, #0x438
  40c3a4:	ldr	w0, [x0]
  40c3a8:	cmp	w0, #0x0
  40c3ac:	cset	w0, le
  40c3b0:	and	w1, w0, #0xff
  40c3b4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c3b8:	add	x0, x0, #0x4d6
  40c3bc:	strb	w1, [x0]
  40c3c0:	ldr	x0, [sp, #40]
  40c3c4:	cmp	x0, #0x0
  40c3c8:	b.ne	40c3dc <tigetstr@plt+0x9d5c>  // b.any
  40c3cc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c3d0:	add	x0, x0, #0x4c0
  40c3d4:	str	wzr, [x0]
  40c3d8:	b	40c4c8 <tigetstr@plt+0x9e48>
  40c3dc:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c3e0:	add	x1, x0, #0x4c8
  40c3e4:	ldr	x0, [sp, #40]
  40c3e8:	bl	402460 <strcmp@plt>
  40c3ec:	cmp	w0, #0x0
  40c3f0:	b.eq	40c424 <tigetstr@plt+0x9da4>  // b.none
  40c3f4:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c3f8:	add	x1, x0, #0x4d0
  40c3fc:	ldr	x0, [sp, #40]
  40c400:	bl	402460 <strcmp@plt>
  40c404:	cmp	w0, #0x0
  40c408:	b.eq	40c424 <tigetstr@plt+0x9da4>  // b.none
  40c40c:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c410:	add	x1, x0, #0x4d8
  40c414:	ldr	x0, [sp, #40]
  40c418:	bl	402460 <strcmp@plt>
  40c41c:	cmp	w0, #0x0
  40c420:	b.ne	40c438 <tigetstr@plt+0x9db8>  // b.any
  40c424:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c428:	add	x0, x0, #0x4c0
  40c42c:	mov	w1, #0x1                   	// #1
  40c430:	str	w1, [x0]
  40c434:	b	40c4c8 <tigetstr@plt+0x9e48>
  40c438:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c43c:	add	x1, x0, #0x4e0
  40c440:	ldr	x0, [sp, #40]
  40c444:	bl	402460 <strcmp@plt>
  40c448:	cmp	w0, #0x0
  40c44c:	b.ne	40c464 <tigetstr@plt+0x9de4>  // b.any
  40c450:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c454:	add	x0, x0, #0x4c0
  40c458:	mov	w1, #0x2                   	// #2
  40c45c:	str	w1, [x0]
  40c460:	b	40c4c8 <tigetstr@plt+0x9e48>
  40c464:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c468:	add	x1, x0, #0x4e8
  40c46c:	ldr	x0, [sp, #40]
  40c470:	bl	402460 <strcmp@plt>
  40c474:	cmp	w0, #0x0
  40c478:	b.ne	40c490 <tigetstr@plt+0x9e10>  // b.any
  40c47c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c480:	add	x0, x0, #0x4c0
  40c484:	mov	w1, #0x3                   	// #3
  40c488:	str	w1, [x0]
  40c48c:	b	40c4c8 <tigetstr@plt+0x9e48>
  40c490:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c494:	add	x1, x0, #0x4f0
  40c498:	ldr	x0, [sp, #40]
  40c49c:	bl	402460 <strcmp@plt>
  40c4a0:	cmp	w0, #0x0
  40c4a4:	b.ne	40c4bc <tigetstr@plt+0x9e3c>  // b.any
  40c4a8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c4ac:	add	x0, x0, #0x4c0
  40c4b0:	mov	w1, #0x4                   	// #4
  40c4b4:	str	w1, [x0]
  40c4b8:	b	40c4c8 <tigetstr@plt+0x9e48>
  40c4bc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c4c0:	add	x0, x0, #0x4c0
  40c4c4:	str	wzr, [x0]
  40c4c8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c4cc:	add	x0, x0, #0x4c4
  40c4d0:	ldr	w1, [sp, #36]
  40c4d4:	str	w1, [x0]
  40c4d8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c4dc:	add	x0, x0, #0x4c4
  40c4e0:	ldr	w0, [x0]
  40c4e4:	cmp	w0, #0x4
  40c4e8:	b.eq	40c518 <tigetstr@plt+0x9e98>  // b.none
  40c4ec:	cmp	w0, #0x4
  40c4f0:	b.gt	40c698 <tigetstr@plt+0xa018>
  40c4f4:	cmp	w0, #0x3
  40c4f8:	b.gt	40c698 <tigetstr@plt+0xa018>
  40c4fc:	cmp	w0, #0x2
  40c500:	b.ge	40c630 <tigetstr@plt+0x9fb0>  // b.tcont
  40c504:	cmp	w0, #0x0
  40c508:	b.eq	40c518 <tigetstr@plt+0x9e98>  // b.none
  40c50c:	cmp	w0, #0x1
  40c510:	b.eq	40c5a4 <tigetstr@plt+0x9f24>  // b.none
  40c514:	b	40c698 <tigetstr@plt+0xa018>
  40c518:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c51c:	add	x0, x0, #0x530
  40c520:	adrp	x1, 427000 <tigetstr@plt+0x24980>
  40c524:	ldr	x1, [x1, #3920]
  40c528:	str	x1, [x0]
  40c52c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c530:	add	x0, x0, #0x538
  40c534:	adrp	x1, 427000 <tigetstr@plt+0x24980>
  40c538:	ldr	x1, [x1, #4064]
  40c53c:	str	x1, [x0]
  40c540:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c544:	add	x0, x0, #0x540
  40c548:	adrp	x1, 427000 <tigetstr@plt+0x24980>
  40c54c:	ldr	x1, [x1, #4000]
  40c550:	str	x1, [x0]
  40c554:	ldr	w0, [sp, #24]
  40c558:	cmp	w0, #0x0
  40c55c:	b.le	40c578 <tigetstr@plt+0x9ef8>
  40c560:	ldr	w0, [sp, #20]
  40c564:	cmp	w0, #0x1
  40c568:	b.le	40c578 <tigetstr@plt+0x9ef8>
  40c56c:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c570:	add	x0, x0, #0x4f8
  40c574:	b	40c580 <tigetstr@plt+0x9f00>
  40c578:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c57c:	add	x0, x0, #0x500
  40c580:	adrp	x1, 428000 <tigetstr@plt+0x25980>
  40c584:	add	x1, x1, #0x448
  40c588:	str	x0, [x1]
  40c58c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c590:	add	x0, x0, #0x450
  40c594:	adrp	x1, 416000 <tigetstr@plt+0x13980>
  40c598:	add	x1, x1, #0x508
  40c59c:	str	x1, [x0]
  40c5a0:	b	40c698 <tigetstr@plt+0xa018>
  40c5a4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c5a8:	add	x0, x0, #0x530
  40c5ac:	adrp	x1, 427000 <tigetstr@plt+0x24980>
  40c5b0:	ldr	x1, [x1, #4040]
  40c5b4:	str	x1, [x0]
  40c5b8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c5bc:	add	x0, x0, #0x538
  40c5c0:	adrp	x1, 427000 <tigetstr@plt+0x24980>
  40c5c4:	ldr	x1, [x1, #3976]
  40c5c8:	str	x1, [x0]
  40c5cc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c5d0:	add	x0, x0, #0x540
  40c5d4:	adrp	x1, 427000 <tigetstr@plt+0x24980>
  40c5d8:	ldr	x1, [x1, #3888]
  40c5dc:	str	x1, [x0]
  40c5e0:	ldr	w0, [sp, #24]
  40c5e4:	cmp	w0, #0x0
  40c5e8:	b.le	40c604 <tigetstr@plt+0x9f84>
  40c5ec:	ldr	w0, [sp, #20]
  40c5f0:	cmp	w0, #0x1
  40c5f4:	b.le	40c604 <tigetstr@plt+0x9f84>
  40c5f8:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c5fc:	add	x0, x0, #0x4f8
  40c600:	b	40c60c <tigetstr@plt+0x9f8c>
  40c604:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c608:	add	x0, x0, #0x500
  40c60c:	adrp	x1, 428000 <tigetstr@plt+0x25980>
  40c610:	add	x1, x1, #0x448
  40c614:	str	x0, [x1]
  40c618:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c61c:	add	x0, x0, #0x450
  40c620:	adrp	x1, 416000 <tigetstr@plt+0x13980>
  40c624:	add	x1, x1, #0x508
  40c628:	str	x1, [x0]
  40c62c:	b	40c698 <tigetstr@plt+0xa018>
  40c630:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c634:	add	x0, x0, #0x530
  40c638:	adrp	x1, 427000 <tigetstr@plt+0x24980>
  40c63c:	ldr	x1, [x1, #4032]
  40c640:	str	x1, [x0]
  40c644:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c648:	add	x0, x0, #0x538
  40c64c:	adrp	x1, 427000 <tigetstr@plt+0x24980>
  40c650:	ldr	x1, [x1, #4056]
  40c654:	str	x1, [x0]
  40c658:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c65c:	add	x0, x0, #0x540
  40c660:	adrp	x1, 427000 <tigetstr@plt+0x24980>
  40c664:	ldr	x1, [x1, #4008]
  40c668:	str	x1, [x0]
  40c66c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c670:	add	x0, x0, #0x448
  40c674:	adrp	x1, 416000 <tigetstr@plt+0x13980>
  40c678:	add	x1, x1, #0x510
  40c67c:	str	x1, [x0]
  40c680:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c684:	add	x0, x0, #0x450
  40c688:	adrp	x1, 416000 <tigetstr@plt+0x13980>
  40c68c:	add	x1, x1, #0x518
  40c690:	str	x1, [x0]
  40c694:	nop
  40c698:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c69c:	add	x0, x0, #0x440
  40c6a0:	mov	w1, #0x8                   	// #8
  40c6a4:	str	w1, [x0]
  40c6a8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c6ac:	add	x0, x0, #0x4c8
  40c6b0:	ldr	w1, [sp, #32]
  40c6b4:	str	w1, [x0]
  40c6b8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c6bc:	add	x0, x0, #0x4c8
  40c6c0:	ldr	w0, [x0]
  40c6c4:	cmp	w0, #0x4
  40c6c8:	b.eq	40c824 <tigetstr@plt+0xa1a4>  // b.none
  40c6cc:	cmp	w0, #0x4
  40c6d0:	b.gt	40c8a0 <tigetstr@plt+0xa220>
  40c6d4:	cmp	w0, #0x3
  40c6d8:	b.eq	40c7ac <tigetstr@plt+0xa12c>  // b.none
  40c6dc:	cmp	w0, #0x3
  40c6e0:	b.gt	40c8a0 <tigetstr@plt+0xa220>
  40c6e4:	cmp	w0, #0x1
  40c6e8:	b.eq	40c6f8 <tigetstr@plt+0xa078>  // b.none
  40c6ec:	cmp	w0, #0x2
  40c6f0:	b.eq	40c734 <tigetstr@plt+0xa0b4>  // b.none
  40c6f4:	b	40c8a0 <tigetstr@plt+0xa220>
  40c6f8:	ldr	w0, [sp, #16]
  40c6fc:	cmp	w0, #0x0
  40c700:	b.eq	40c89c <tigetstr@plt+0xa21c>  // b.none
  40c704:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40c708:	ldr	x0, [x0, #3856]
  40c70c:	ldr	x3, [x0]
  40c710:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40c714:	ldr	x0, [x0, #3968]
  40c718:	ldr	x0, [x0]
  40c71c:	mov	x2, x0
  40c720:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c724:	add	x1, x0, #0x520
  40c728:	mov	x0, x3
  40c72c:	bl	402640 <fprintf@plt>
  40c730:	b	40c89c <tigetstr@plt+0xa21c>
  40c734:	ldr	w0, [sp, #16]
  40c738:	cmp	w0, #0x0
  40c73c:	b.eq	40c76c <tigetstr@plt+0xa0ec>  // b.none
  40c740:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40c744:	ldr	x0, [x0, #3856]
  40c748:	ldr	x3, [x0]
  40c74c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40c750:	ldr	x0, [x0, #3968]
  40c754:	ldr	x0, [x0]
  40c758:	mov	x2, x0
  40c75c:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c760:	add	x1, x0, #0x548
  40c764:	mov	x0, x3
  40c768:	bl	402640 <fprintf@plt>
  40c76c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c770:	add	x0, x0, #0x518
  40c774:	adrp	x1, 414000 <tigetstr@plt+0x11980>
  40c778:	add	x1, x1, #0x820
  40c77c:	str	x1, [x0]
  40c780:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c784:	add	x0, x0, #0x520
  40c788:	adrp	x1, 414000 <tigetstr@plt+0x11980>
  40c78c:	add	x1, x1, #0x8d0
  40c790:	str	x1, [x0]
  40c794:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c798:	add	x0, x0, #0x528
  40c79c:	adrp	x1, 414000 <tigetstr@plt+0x11980>
  40c7a0:	add	x1, x1, #0x970
  40c7a4:	str	x1, [x0]
  40c7a8:	b	40c8a0 <tigetstr@plt+0xa220>
  40c7ac:	ldr	w0, [sp, #16]
  40c7b0:	cmp	w0, #0x0
  40c7b4:	b.eq	40c7e4 <tigetstr@plt+0xa164>  // b.none
  40c7b8:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40c7bc:	ldr	x0, [x0, #3856]
  40c7c0:	ldr	x3, [x0]
  40c7c4:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40c7c8:	ldr	x0, [x0, #3968]
  40c7cc:	ldr	x0, [x0]
  40c7d0:	mov	x2, x0
  40c7d4:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c7d8:	add	x1, x0, #0x570
  40c7dc:	mov	x0, x3
  40c7e0:	bl	402640 <fprintf@plt>
  40c7e4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c7e8:	add	x0, x0, #0x518
  40c7ec:	adrp	x1, 414000 <tigetstr@plt+0x11980>
  40c7f0:	add	x1, x1, #0xfe8
  40c7f4:	str	x1, [x0]
  40c7f8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c7fc:	add	x0, x0, #0x520
  40c800:	adrp	x1, 415000 <tigetstr@plt+0x12980>
  40c804:	add	x1, x1, #0x98
  40c808:	str	x1, [x0]
  40c80c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c810:	add	x0, x0, #0x528
  40c814:	adrp	x1, 415000 <tigetstr@plt+0x12980>
  40c818:	add	x1, x1, #0x138
  40c81c:	str	x1, [x0]
  40c820:	b	40c8a0 <tigetstr@plt+0xa220>
  40c824:	ldr	w0, [sp, #16]
  40c828:	cmp	w0, #0x0
  40c82c:	b.eq	40c85c <tigetstr@plt+0xa1dc>  // b.none
  40c830:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40c834:	ldr	x0, [x0, #3856]
  40c838:	ldr	x3, [x0]
  40c83c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40c840:	ldr	x0, [x0, #3968]
  40c844:	ldr	x0, [x0]
  40c848:	mov	x2, x0
  40c84c:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c850:	add	x1, x0, #0x598
  40c854:	mov	x0, x3
  40c858:	bl	402640 <fprintf@plt>
  40c85c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c860:	add	x0, x0, #0x518
  40c864:	adrp	x1, 415000 <tigetstr@plt+0x12980>
  40c868:	add	x1, x1, #0x7b0
  40c86c:	str	x1, [x0]
  40c870:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c874:	add	x0, x0, #0x520
  40c878:	adrp	x1, 415000 <tigetstr@plt+0x12980>
  40c87c:	add	x1, x1, #0x860
  40c880:	str	x1, [x0]
  40c884:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c888:	add	x0, x0, #0x528
  40c88c:	adrp	x1, 415000 <tigetstr@plt+0x12980>
  40c890:	add	x1, x1, #0x900
  40c894:	str	x1, [x0]
  40c898:	b	40c8a0 <tigetstr@plt+0xa220>
  40c89c:	nop
  40c8a0:	ldr	w0, [sp, #16]
  40c8a4:	cmp	w0, #0x0
  40c8a8:	b.eq	40c908 <tigetstr@plt+0xa288>  // b.none
  40c8ac:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40c8b0:	ldr	x0, [x0, #3856]
  40c8b4:	ldr	x6, [x0]
  40c8b8:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40c8bc:	ldr	x0, [x0, #3968]
  40c8c0:	ldr	x1, [x0]
  40c8c4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c8c8:	add	x0, x0, #0x438
  40c8cc:	ldr	w2, [x0]
  40c8d0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c8d4:	add	x0, x0, #0x4c0
  40c8d8:	ldr	w3, [x0]
  40c8dc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c8e0:	add	x0, x0, #0x4c4
  40c8e4:	ldr	w0, [x0]
  40c8e8:	mov	w5, w0
  40c8ec:	mov	w4, w3
  40c8f0:	mov	w3, w2
  40c8f4:	mov	x2, x1
  40c8f8:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40c8fc:	add	x1, x0, #0x5c0
  40c900:	mov	x0, x6
  40c904:	bl	402640 <fprintf@plt>
  40c908:	nop
  40c90c:	ldp	x29, x30, [sp], #48
  40c910:	ret
  40c914:	sub	sp, sp, #0x10
  40c918:	str	w0, [sp, #12]
  40c91c:	str	w1, [sp, #8]
  40c920:	ldr	w0, [sp, #12]
  40c924:	cmp	w0, #0x2
  40c928:	b.eq	40c9c4 <tigetstr@plt+0xa344>  // b.none
  40c92c:	ldr	w0, [sp, #12]
  40c930:	cmp	w0, #0x2
  40c934:	b.hi	40c9fc <tigetstr@plt+0xa37c>  // b.pmore
  40c938:	ldr	w0, [sp, #12]
  40c93c:	cmp	w0, #0x0
  40c940:	b.eq	40c954 <tigetstr@plt+0xa2d4>  // b.none
  40c944:	ldr	w0, [sp, #12]
  40c948:	cmp	w0, #0x1
  40c94c:	b.eq	40c9a0 <tigetstr@plt+0xa320>  // b.none
  40c950:	b	40c9fc <tigetstr@plt+0xa37c>
  40c954:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c958:	add	x0, x0, #0x548
  40c95c:	ldr	x0, [x0]
  40c960:	ldr	x1, [x0, #16]
  40c964:	ldr	w0, [sp, #8]
  40c968:	add	x0, x1, x0
  40c96c:	ldrb	w0, [x0]
  40c970:	cmp	w0, #0x0
  40c974:	b.eq	40c998 <tigetstr@plt+0xa318>  // b.none
  40c978:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c97c:	add	x0, x0, #0x548
  40c980:	ldr	x0, [x0]
  40c984:	ldr	x1, [x0, #16]
  40c988:	ldr	w0, [sp, #8]
  40c98c:	add	x0, x1, x0
  40c990:	ldrb	w0, [x0]
  40c994:	b	40ca00 <tigetstr@plt+0xa380>
  40c998:	mov	w0, #0xffffffff            	// #-1
  40c99c:	b	40ca00 <tigetstr@plt+0xa380>
  40c9a0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c9a4:	add	x0, x0, #0x548
  40c9a8:	ldr	x0, [x0]
  40c9ac:	ldr	x1, [x0, #24]
  40c9b0:	ldr	w0, [sp, #8]
  40c9b4:	lsl	x0, x0, #2
  40c9b8:	add	x0, x1, x0
  40c9bc:	ldr	w0, [x0]
  40c9c0:	b	40ca00 <tigetstr@plt+0xa380>
  40c9c4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40c9c8:	add	x0, x0, #0x548
  40c9cc:	ldr	x0, [x0]
  40c9d0:	ldr	x1, [x0, #32]
  40c9d4:	ldr	w0, [sp, #8]
  40c9d8:	lsl	x0, x0, #3
  40c9dc:	add	x0, x1, x0
  40c9e0:	ldr	x0, [x0]
  40c9e4:	cmp	x0, #0x0
  40c9e8:	b.eq	40c9f4 <tigetstr@plt+0xa374>  // b.none
  40c9ec:	mov	w0, #0x1                   	// #1
  40c9f0:	b	40ca00 <tigetstr@plt+0xa380>
  40c9f4:	mov	w0, #0xffffffff            	// #-1
  40c9f8:	b	40ca00 <tigetstr@plt+0xa380>
  40c9fc:	mov	w0, #0x0                   	// #0
  40ca00:	add	sp, sp, #0x10
  40ca04:	ret
  40ca08:	sub	sp, sp, #0x10
  40ca0c:	str	w0, [sp, #12]
  40ca10:	str	w1, [sp, #8]
  40ca14:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ca18:	add	x0, x0, #0x4c0
  40ca1c:	ldr	w0, [x0]
  40ca20:	cmp	w0, #0x4
  40ca24:	b.eq	40cc68 <tigetstr@plt+0xa5e8>  // b.none
  40ca28:	cmp	w0, #0x4
  40ca2c:	b.gt	40cd90 <tigetstr@plt+0xa710>
  40ca30:	cmp	w0, #0x3
  40ca34:	b.eq	40cbb8 <tigetstr@plt+0xa538>  // b.none
  40ca38:	cmp	w0, #0x3
  40ca3c:	b.gt	40cd90 <tigetstr@plt+0xa710>
  40ca40:	cmp	w0, #0x2
  40ca44:	b.eq	40cadc <tigetstr@plt+0xa45c>  // b.none
  40ca48:	cmp	w0, #0x2
  40ca4c:	b.gt	40cd90 <tigetstr@plt+0xa710>
  40ca50:	cmp	w0, #0x0
  40ca54:	b.eq	40ca64 <tigetstr@plt+0xa3e4>  // b.none
  40ca58:	cmp	w0, #0x1
  40ca5c:	b.eq	40ca6c <tigetstr@plt+0xa3ec>  // b.none
  40ca60:	b	40cd90 <tigetstr@plt+0xa710>
  40ca64:	mov	w0, #0x1                   	// #1
  40ca68:	b	40cd94 <tigetstr@plt+0xa714>
  40ca6c:	ldr	w0, [sp, #12]
  40ca70:	cmp	w0, #0x2
  40ca74:	b.eq	40cac8 <tigetstr@plt+0xa448>  // b.none
  40ca78:	ldr	w0, [sp, #12]
  40ca7c:	cmp	w0, #0x2
  40ca80:	b.hi	40cd74 <tigetstr@plt+0xa6f4>  // b.pmore
  40ca84:	ldr	w0, [sp, #12]
  40ca88:	cmp	w0, #0x0
  40ca8c:	b.eq	40caa0 <tigetstr@plt+0xa420>  // b.none
  40ca90:	ldr	w0, [sp, #12]
  40ca94:	cmp	w0, #0x1
  40ca98:	b.eq	40cab4 <tigetstr@plt+0xa434>  // b.none
  40ca9c:	b	40cd74 <tigetstr@plt+0xa6f4>
  40caa0:	ldr	w0, [sp, #8]
  40caa4:	cmp	w0, #0x14
  40caa8:	cset	w0, ls  // ls = plast
  40caac:	and	w0, w0, #0xff
  40cab0:	b	40cd94 <tigetstr@plt+0xa714>
  40cab4:	ldr	w0, [sp, #8]
  40cab8:	cmp	w0, #0x7
  40cabc:	cset	w0, ls  // ls = plast
  40cac0:	and	w0, w0, #0xff
  40cac4:	b	40cd94 <tigetstr@plt+0xa714>
  40cac8:	ldr	w0, [sp, #8]
  40cacc:	cmp	w0, #0x90
  40cad0:	cset	w0, ls  // ls = plast
  40cad4:	and	w0, w0, #0xff
  40cad8:	b	40cd94 <tigetstr@plt+0xa714>
  40cadc:	ldr	w0, [sp, #12]
  40cae0:	cmp	w0, #0x2
  40cae4:	b.eq	40cb38 <tigetstr@plt+0xa4b8>  // b.none
  40cae8:	ldr	w0, [sp, #12]
  40caec:	cmp	w0, #0x2
  40caf0:	b.hi	40cd7c <tigetstr@plt+0xa6fc>  // b.pmore
  40caf4:	ldr	w0, [sp, #12]
  40caf8:	cmp	w0, #0x0
  40cafc:	b.eq	40cb10 <tigetstr@plt+0xa490>  // b.none
  40cb00:	ldr	w0, [sp, #12]
  40cb04:	cmp	w0, #0x1
  40cb08:	b.eq	40cb24 <tigetstr@plt+0xa4a4>  // b.none
  40cb0c:	b	40cd7c <tigetstr@plt+0xa6fc>
  40cb10:	ldr	w0, [sp, #8]
  40cb14:	cmp	w0, #0x14
  40cb18:	cset	w0, ls  // ls = plast
  40cb1c:	and	w0, w0, #0xff
  40cb20:	b	40cd94 <tigetstr@plt+0xa714>
  40cb24:	ldr	w0, [sp, #8]
  40cb28:	cmp	w0, #0xa
  40cb2c:	cset	w0, ls  // ls = plast
  40cb30:	and	w0, w0, #0xff
  40cb34:	b	40cd94 <tigetstr@plt+0xa714>
  40cb38:	ldr	w0, [sp, #8]
  40cb3c:	cmp	w0, #0x90
  40cb40:	b.hi	40cb4c <tigetstr@plt+0xa4cc>  // b.pmore
  40cb44:	mov	w0, #0x1                   	// #1
  40cb48:	b	40cd94 <tigetstr@plt+0xa714>
  40cb4c:	ldr	w0, [sp, #8]
  40cb50:	cmp	w0, #0x40
  40cb54:	b.ls	40cb64 <tigetstr@plt+0xa4e4>  // b.plast
  40cb58:	ldr	w0, [sp, #8]
  40cb5c:	cmp	w0, #0x4b
  40cb60:	b.ls	40cb7c <tigetstr@plt+0xa4fc>  // b.plast
  40cb64:	ldr	w0, [sp, #8]
  40cb68:	cmp	w0, #0xd7
  40cb6c:	b.ls	40cb84 <tigetstr@plt+0xa504>  // b.plast
  40cb70:	ldr	w0, [sp, #8]
  40cb74:	cmp	w0, #0x10c
  40cb78:	b.hi	40cb84 <tigetstr@plt+0xa504>  // b.pmore
  40cb7c:	mov	w0, #0x1                   	// #1
  40cb80:	b	40cd94 <tigetstr@plt+0xa714>
  40cb84:	ldr	w0, [sp, #8]
  40cb88:	cmp	w0, #0x93
  40cb8c:	b.eq	40cba8 <tigetstr@plt+0xa528>  // b.none
  40cb90:	ldr	w0, [sp, #8]
  40cb94:	cmp	w0, #0x9c
  40cb98:	b.eq	40cba8 <tigetstr@plt+0xa528>  // b.none
  40cb9c:	ldr	w0, [sp, #8]
  40cba0:	cmp	w0, #0x9d
  40cba4:	b.ne	40cbb0 <tigetstr@plt+0xa530>  // b.any
  40cba8:	mov	w0, #0x1                   	// #1
  40cbac:	b	40cd94 <tigetstr@plt+0xa714>
  40cbb0:	mov	w0, #0x0                   	// #0
  40cbb4:	b	40cd94 <tigetstr@plt+0xa714>
  40cbb8:	ldr	w0, [sp, #12]
  40cbbc:	cmp	w0, #0x2
  40cbc0:	b.eq	40cc14 <tigetstr@plt+0xa594>  // b.none
  40cbc4:	ldr	w0, [sp, #12]
  40cbc8:	cmp	w0, #0x2
  40cbcc:	b.hi	40cd84 <tigetstr@plt+0xa704>  // b.pmore
  40cbd0:	ldr	w0, [sp, #12]
  40cbd4:	cmp	w0, #0x0
  40cbd8:	b.eq	40cbec <tigetstr@plt+0xa56c>  // b.none
  40cbdc:	ldr	w0, [sp, #12]
  40cbe0:	cmp	w0, #0x1
  40cbe4:	b.eq	40cc00 <tigetstr@plt+0xa580>  // b.none
  40cbe8:	b	40cd84 <tigetstr@plt+0xa704>
  40cbec:	ldr	w0, [sp, #8]
  40cbf0:	cmp	w0, #0x14
  40cbf4:	cset	w0, ls  // ls = plast
  40cbf8:	and	w0, w0, #0xff
  40cbfc:	b	40cd94 <tigetstr@plt+0xa714>
  40cc00:	ldr	w0, [sp, #8]
  40cc04:	cmp	w0, #0x7
  40cc08:	cset	w0, ls  // ls = plast
  40cc0c:	and	w0, w0, #0xff
  40cc10:	b	40cd94 <tigetstr@plt+0xa714>
  40cc14:	ldr	w0, [sp, #8]
  40cc18:	cmp	w0, #0x90
  40cc1c:	b.hi	40cc28 <tigetstr@plt+0xa5a8>  // b.pmore
  40cc20:	mov	w0, #0x1                   	// #1
  40cc24:	b	40cd94 <tigetstr@plt+0xa714>
  40cc28:	ldr	w0, [sp, #8]
  40cc2c:	cmp	w0, #0x40
  40cc30:	b.ls	40cc40 <tigetstr@plt+0xa5c0>  // b.plast
  40cc34:	ldr	w0, [sp, #8]
  40cc38:	cmp	w0, #0x4b
  40cc3c:	b.ls	40cc58 <tigetstr@plt+0xa5d8>  // b.plast
  40cc40:	ldr	w0, [sp, #8]
  40cc44:	cmp	w0, #0xd7
  40cc48:	b.ls	40cc60 <tigetstr@plt+0xa5e0>  // b.plast
  40cc4c:	ldr	w0, [sp, #8]
  40cc50:	cmp	w0, #0x10c
  40cc54:	b.hi	40cc60 <tigetstr@plt+0xa5e0>  // b.pmore
  40cc58:	mov	w0, #0x1                   	// #1
  40cc5c:	b	40cd94 <tigetstr@plt+0xa714>
  40cc60:	mov	w0, #0x0                   	// #0
  40cc64:	b	40cd94 <tigetstr@plt+0xa714>
  40cc68:	ldr	w0, [sp, #12]
  40cc6c:	cmp	w0, #0x2
  40cc70:	b.eq	40cd2c <tigetstr@plt+0xa6ac>  // b.none
  40cc74:	ldr	w0, [sp, #12]
  40cc78:	cmp	w0, #0x2
  40cc7c:	b.hi	40cd8c <tigetstr@plt+0xa70c>  // b.pmore
  40cc80:	ldr	w0, [sp, #12]
  40cc84:	cmp	w0, #0x0
  40cc88:	b.eq	40cc9c <tigetstr@plt+0xa61c>  // b.none
  40cc8c:	ldr	w0, [sp, #12]
  40cc90:	cmp	w0, #0x1
  40cc94:	b.eq	40cce4 <tigetstr@plt+0xa664>  // b.none
  40cc98:	b	40cd8c <tigetstr@plt+0xa70c>
  40cc9c:	ldr	w0, [sp, #8]
  40cca0:	cmp	w0, #0x0
  40cca4:	b.lt	40ccd4 <tigetstr@plt+0xa654>  // b.tstop
  40cca8:	ldr	w0, [sp, #8]
  40ccac:	cmp	w0, #0x2b
  40ccb0:	b.gt	40ccd4 <tigetstr@plt+0xa654>
  40ccb4:	adrp	x0, 415000 <tigetstr@plt+0x12980>
  40ccb8:	add	x1, x0, #0xf78
  40ccbc:	ldr	w0, [sp, #8]
  40ccc0:	ldrb	w0, [x1, x0]
  40ccc4:	cmp	w0, #0x0
  40ccc8:	b.eq	40ccd4 <tigetstr@plt+0xa654>  // b.none
  40cccc:	mov	w0, #0x1                   	// #1
  40ccd0:	b	40ccd8 <tigetstr@plt+0xa658>
  40ccd4:	mov	w0, #0x0                   	// #0
  40ccd8:	and	w0, w0, #0x1
  40ccdc:	and	w0, w0, #0xff
  40cce0:	b	40cd94 <tigetstr@plt+0xa714>
  40cce4:	ldr	w0, [sp, #8]
  40cce8:	cmp	w0, #0x0
  40ccec:	b.lt	40cd1c <tigetstr@plt+0xa69c>  // b.tstop
  40ccf0:	ldr	w0, [sp, #8]
  40ccf4:	cmp	w0, #0x26
  40ccf8:	b.gt	40cd1c <tigetstr@plt+0xa69c>
  40ccfc:	adrp	x0, 415000 <tigetstr@plt+0x12980>
  40cd00:	add	x1, x0, #0xfa8
  40cd04:	ldr	w0, [sp, #8]
  40cd08:	ldrb	w0, [x1, x0]
  40cd0c:	cmp	w0, #0x0
  40cd10:	b.eq	40cd1c <tigetstr@plt+0xa69c>  // b.none
  40cd14:	mov	w0, #0x1                   	// #1
  40cd18:	b	40cd20 <tigetstr@plt+0xa6a0>
  40cd1c:	mov	w0, #0x0                   	// #0
  40cd20:	and	w0, w0, #0x1
  40cd24:	and	w0, w0, #0xff
  40cd28:	b	40cd94 <tigetstr@plt+0xa714>
  40cd2c:	ldr	w0, [sp, #8]
  40cd30:	cmp	w0, #0x0
  40cd34:	b.lt	40cd64 <tigetstr@plt+0xa6e4>  // b.tstop
  40cd38:	ldr	w0, [sp, #8]
  40cd3c:	cmp	w0, #0x19d
  40cd40:	b.gt	40cd64 <tigetstr@plt+0xa6e4>
  40cd44:	adrp	x0, 415000 <tigetstr@plt+0x12980>
  40cd48:	add	x1, x0, #0xfd0
  40cd4c:	ldr	w0, [sp, #8]
  40cd50:	ldrb	w0, [x1, x0]
  40cd54:	cmp	w0, #0x0
  40cd58:	b.eq	40cd64 <tigetstr@plt+0xa6e4>  // b.none
  40cd5c:	mov	w0, #0x1                   	// #1
  40cd60:	b	40cd68 <tigetstr@plt+0xa6e8>
  40cd64:	mov	w0, #0x0                   	// #0
  40cd68:	and	w0, w0, #0x1
  40cd6c:	and	w0, w0, #0xff
  40cd70:	b	40cd94 <tigetstr@plt+0xa714>
  40cd74:	nop
  40cd78:	b	40cd90 <tigetstr@plt+0xa710>
  40cd7c:	nop
  40cd80:	b	40cd90 <tigetstr@plt+0xa710>
  40cd84:	nop
  40cd88:	b	40cd90 <tigetstr@plt+0xa710>
  40cd8c:	nop
  40cd90:	mov	w0, #0x0                   	// #0
  40cd94:	add	sp, sp, #0x10
  40cd98:	ret
  40cd9c:	b	40cddc <tigetstr@plt+0xa75c>
  40cda0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40cda4:	add	x0, x0, #0x4e8
  40cda8:	ldr	x1, [x0]
  40cdac:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40cdb0:	add	x0, x0, #0x4e8
  40cdb4:	ldr	x0, [x0, #8]
  40cdb8:	sub	x2, x0, #0x1
  40cdbc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40cdc0:	add	x0, x0, #0x4e8
  40cdc4:	str	x2, [x0, #8]
  40cdc8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40cdcc:	add	x0, x0, #0x4e8
  40cdd0:	ldr	x0, [x0, #8]
  40cdd4:	add	x0, x1, x0
  40cdd8:	strb	wzr, [x0]
  40cddc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40cde0:	add	x0, x0, #0x4e8
  40cde4:	ldr	x0, [x0, #8]
  40cde8:	cmp	x0, #0x0
  40cdec:	b.eq	40ce1c <tigetstr@plt+0xa79c>  // b.none
  40cdf0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40cdf4:	add	x0, x0, #0x4e8
  40cdf8:	ldr	x1, [x0]
  40cdfc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ce00:	add	x0, x0, #0x4e8
  40ce04:	ldr	x0, [x0, #8]
  40ce08:	sub	x0, x0, #0x1
  40ce0c:	add	x0, x1, x0
  40ce10:	ldrb	w0, [x0]
  40ce14:	cmp	w0, #0x20
  40ce18:	b.eq	40cda0 <tigetstr@plt+0xa720>  // b.none
  40ce1c:	nop
  40ce20:	ret
  40ce24:	stp	x29, x30, [sp, #-16]!
  40ce28:	mov	x29, sp
  40ce2c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ce30:	add	x0, x0, #0x4cc
  40ce34:	ldr	w1, [x0]
  40ce38:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ce3c:	add	x0, x0, #0x4d0
  40ce40:	str	w1, [x0]
  40ce44:	bl	40cd9c <tigetstr@plt+0xa71c>
  40ce48:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ce4c:	add	x0, x0, #0x450
  40ce50:	ldr	x0, [x0]
  40ce54:	mov	x1, x0
  40ce58:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ce5c:	add	x0, x0, #0x4e8
  40ce60:	bl	40c134 <tigetstr@plt+0x9ab4>
  40ce64:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ce68:	add	x0, x0, #0x440
  40ce6c:	ldr	w1, [x0]
  40ce70:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ce74:	add	x0, x0, #0x4cc
  40ce78:	str	w1, [x0]
  40ce7c:	nop
  40ce80:	ldp	x29, x30, [sp], #16
  40ce84:	ret
  40ce88:	stp	x29, x30, [sp, #-48]!
  40ce8c:	mov	x29, sp
  40ce90:	str	x0, [sp, #24]
  40ce94:	str	w1, [sp, #20]
  40ce98:	str	wzr, [sp, #44]
  40ce9c:	ldr	w0, [sp, #20]
  40cea0:	cmp	w0, #0x0
  40cea4:	b.le	40cecc <tigetstr@plt+0xa84c>
  40cea8:	ldrsw	x0, [sp, #20]
  40ceac:	sub	x0, x0, #0x1
  40ceb0:	ldr	x1, [sp, #24]
  40ceb4:	add	x0, x1, x0
  40ceb8:	ldrb	w0, [x0]
  40cebc:	cmp	w0, #0x5c
  40cec0:	b.ne	40cecc <tigetstr@plt+0xa84c>  // b.any
  40cec4:	str	wzr, [sp, #44]
  40cec8:	b	40d040 <tigetstr@plt+0xa9c0>
  40cecc:	ldr	w0, [sp, #44]
  40ced0:	add	w0, w0, #0x1
  40ced4:	str	w0, [sp, #44]
  40ced8:	ldr	w1, [sp, #20]
  40cedc:	ldr	w0, [sp, #44]
  40cee0:	add	w0, w1, w0
  40cee4:	sxtw	x0, w0
  40cee8:	ldr	x1, [sp, #24]
  40ceec:	add	x0, x1, x0
  40cef0:	ldrb	w0, [x0]
  40cef4:	str	w0, [sp, #36]
  40cef8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40cefc:	add	x0, x0, #0x4c4
  40cf00:	ldr	w0, [x0]
  40cf04:	cmp	w0, #0x2
  40cf08:	b.eq	40cf20 <tigetstr@plt+0xa8a0>  // b.none
  40cf0c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40cf10:	add	x0, x0, #0x4c4
  40cf14:	ldr	w0, [x0]
  40cf18:	cmp	w0, #0x3
  40cf1c:	b.ne	40cf68 <tigetstr@plt+0xa8e8>  // b.any
  40cf20:	ldr	w0, [sp, #36]
  40cf24:	cmp	w0, #0x3e
  40cf28:	b.ne	40cf3c <tigetstr@plt+0xa8bc>  // b.any
  40cf2c:	ldr	w0, [sp, #44]
  40cf30:	add	w0, w0, #0x3
  40cf34:	str	w0, [sp, #44]
  40cf38:	b	40d040 <tigetstr@plt+0xa9c0>
  40cf3c:	ldr	w0, [sp, #36]
  40cf40:	cmp	w0, #0x2b
  40cf44:	b.ne	40cf58 <tigetstr@plt+0xa8d8>  // b.any
  40cf48:	ldr	w0, [sp, #44]
  40cf4c:	add	w0, w0, #0x2
  40cf50:	str	w0, [sp, #44]
  40cf54:	b	40d040 <tigetstr@plt+0xa9c0>
  40cf58:	ldr	w0, [sp, #44]
  40cf5c:	add	w0, w0, #0x1
  40cf60:	str	w0, [sp, #44]
  40cf64:	b	40d040 <tigetstr@plt+0xa9c0>
  40cf68:	ldr	w0, [sp, #36]
  40cf6c:	cmp	w0, #0x27
  40cf70:	b.ne	40cf84 <tigetstr@plt+0xa904>  // b.any
  40cf74:	ldr	w0, [sp, #44]
  40cf78:	add	w0, w0, #0x3
  40cf7c:	str	w0, [sp, #44]
  40cf80:	b	40d040 <tigetstr@plt+0xa9c0>
  40cf84:	mov	w0, #0x7b                  	// #123
  40cf88:	mov	w1, w0
  40cf8c:	ldr	w0, [sp, #36]
  40cf90:	cmp	w0, w1
  40cf94:	b.ne	40d00c <tigetstr@plt+0xa98c>  // b.any
  40cf98:	ldr	w0, [sp, #44]
  40cf9c:	str	w0, [sp, #40]
  40cfa0:	b	40cfdc <tigetstr@plt+0xa95c>
  40cfa4:	mov	w0, #0x7d                  	// #125
  40cfa8:	mov	w1, w0
  40cfac:	ldr	w0, [sp, #36]
  40cfb0:	cmp	w0, w1
  40cfb4:	b.ne	40cfd0 <tigetstr@plt+0xa950>  // b.any
  40cfb8:	ldr	w0, [sp, #40]
  40cfbc:	add	w0, w0, #0x1
  40cfc0:	str	w0, [sp, #40]
  40cfc4:	ldr	w0, [sp, #40]
  40cfc8:	str	w0, [sp, #44]
  40cfcc:	b	40d040 <tigetstr@plt+0xa9c0>
  40cfd0:	ldr	w0, [sp, #40]
  40cfd4:	add	w0, w0, #0x1
  40cfd8:	str	w0, [sp, #40]
  40cfdc:	ldr	w1, [sp, #20]
  40cfe0:	ldr	w0, [sp, #40]
  40cfe4:	add	w0, w1, w0
  40cfe8:	sxtw	x0, w0
  40cfec:	ldr	x1, [sp, #24]
  40cff0:	add	x0, x1, x0
  40cff4:	ldrb	w0, [x0]
  40cff8:	str	w0, [sp, #36]
  40cffc:	ldr	w0, [sp, #36]
  40d000:	cmp	w0, #0x0
  40d004:	b.ne	40cfa4 <tigetstr@plt+0xa924>  // b.any
  40d008:	b	40d040 <tigetstr@plt+0xa9c0>
  40d00c:	ldr	w1, [sp, #36]
  40d010:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40d014:	add	x0, x0, #0x5f0
  40d018:	bl	4024e0 <strchr@plt>
  40d01c:	cmp	x0, #0x0
  40d020:	b.eq	40d034 <tigetstr@plt+0xa9b4>  // b.none
  40d024:	ldr	w0, [sp, #44]
  40d028:	add	w0, w0, #0x2
  40d02c:	str	w0, [sp, #44]
  40d030:	b	40d040 <tigetstr@plt+0xa9c0>
  40d034:	ldr	w0, [sp, #44]
  40d038:	add	w0, w0, #0x1
  40d03c:	str	w0, [sp, #44]
  40d040:	ldr	w0, [sp, #44]
  40d044:	ldp	x29, x30, [sp], #48
  40d048:	ret
  40d04c:	stp	x29, x30, [sp, #-64]!
  40d050:	mov	x29, sp
  40d054:	str	x0, [sp, #24]
  40d058:	str	w1, [sp, #20]
  40d05c:	str	w2, [sp, #16]
  40d060:	ldr	w0, [sp, #16]
  40d064:	str	w0, [sp, #60]
  40d068:	ldr	w0, [sp, #16]
  40d06c:	cmp	w0, #0x0
  40d070:	b.le	40d220 <tigetstr@plt+0xaba0>
  40d074:	ldr	w0, [sp, #16]
  40d078:	str	w0, [sp, #52]
  40d07c:	ldr	w0, [sp, #16]
  40d080:	sub	w0, w0, #0x1
  40d084:	str	w0, [sp, #56]
  40d088:	b	40d13c <tigetstr@plt+0xaabc>
  40d08c:	ldr	w1, [sp, #20]
  40d090:	ldr	w0, [sp, #56]
  40d094:	add	w0, w1, w0
  40d098:	sxtw	x0, w0
  40d09c:	ldr	x1, [sp, #24]
  40d0a0:	add	x0, x1, x0
  40d0a4:	ldrb	w0, [x0]
  40d0a8:	str	w0, [sp, #48]
  40d0ac:	ldr	w0, [sp, #48]
  40d0b0:	cmp	w0, #0x5c
  40d0b4:	b.ne	40d10c <tigetstr@plt+0xaa8c>  // b.any
  40d0b8:	ldr	w0, [sp, #56]
  40d0bc:	cmp	w0, #0x0
  40d0c0:	b.le	40d100 <tigetstr@plt+0xaa80>
  40d0c4:	ldr	w1, [sp, #20]
  40d0c8:	ldr	w0, [sp, #56]
  40d0cc:	add	w0, w1, w0
  40d0d0:	sxtw	x0, w0
  40d0d4:	sub	x0, x0, #0x1
  40d0d8:	ldr	x1, [sp, #24]
  40d0dc:	add	x0, x1, x0
  40d0e0:	ldrb	w0, [x0]
  40d0e4:	mov	w1, w0
  40d0e8:	ldr	w0, [sp, #48]
  40d0ec:	cmp	w0, w1
  40d0f0:	b.ne	40d100 <tigetstr@plt+0xaa80>  // b.any
  40d0f4:	ldr	w0, [sp, #56]
  40d0f8:	sub	w0, w0, #0x1
  40d0fc:	str	w0, [sp, #56]
  40d100:	ldr	w0, [sp, #56]
  40d104:	str	w0, [sp, #52]
  40d108:	b	40d150 <tigetstr@plt+0xaad0>
  40d10c:	bl	402470 <__ctype_b_loc@plt>
  40d110:	ldr	x1, [x0]
  40d114:	ldrsw	x0, [sp, #48]
  40d118:	lsl	x0, x0, #1
  40d11c:	add	x0, x1, x0
  40d120:	ldrh	w0, [x0]
  40d124:	and	w0, w0, #0x8
  40d128:	cmp	w0, #0x0
  40d12c:	b.eq	40d14c <tigetstr@plt+0xaacc>  // b.none
  40d130:	ldr	w0, [sp, #56]
  40d134:	sub	w0, w0, #0x1
  40d138:	str	w0, [sp, #56]
  40d13c:	ldr	w0, [sp, #56]
  40d140:	cmp	w0, #0x0
  40d144:	b.gt	40d08c <tigetstr@plt+0xaa0c>
  40d148:	b	40d150 <tigetstr@plt+0xaad0>
  40d14c:	nop
  40d150:	ldr	w1, [sp, #52]
  40d154:	ldr	w0, [sp, #16]
  40d158:	cmp	w1, w0
  40d15c:	b.ge	40d16c <tigetstr@plt+0xaaec>  // b.tcont
  40d160:	ldr	w0, [sp, #52]
  40d164:	str	w0, [sp, #60]
  40d168:	b	40d220 <tigetstr@plt+0xaba0>
  40d16c:	ldr	w0, [sp, #16]
  40d170:	sub	w0, w0, #0x1
  40d174:	str	w0, [sp, #56]
  40d178:	b	40d1f4 <tigetstr@plt+0xab74>
  40d17c:	ldr	w1, [sp, #20]
  40d180:	ldr	w0, [sp, #56]
  40d184:	add	w0, w1, w0
  40d188:	sxtw	x0, w0
  40d18c:	ldr	x1, [sp, #24]
  40d190:	add	x0, x1, x0
  40d194:	ldrb	w0, [x0]
  40d198:	str	w0, [sp, #44]
  40d19c:	ldr	w0, [sp, #44]
  40d1a0:	cmp	w0, #0x25
  40d1a4:	b.ne	40d1e8 <tigetstr@plt+0xab68>  // b.any
  40d1a8:	ldr	w1, [sp, #20]
  40d1ac:	ldr	w0, [sp, #56]
  40d1b0:	add	w0, w1, w0
  40d1b4:	mov	w1, w0
  40d1b8:	ldr	x0, [sp, #24]
  40d1bc:	bl	40ce88 <tigetstr@plt+0xa808>
  40d1c0:	str	w0, [sp, #40]
  40d1c4:	ldr	w1, [sp, #56]
  40d1c8:	ldr	w0, [sp, #40]
  40d1cc:	add	w0, w1, w0
  40d1d0:	ldr	w1, [sp, #16]
  40d1d4:	cmp	w1, w0
  40d1d8:	b.ge	40d204 <tigetstr@plt+0xab84>  // b.tcont
  40d1dc:	ldr	w0, [sp, #56]
  40d1e0:	str	w0, [sp, #52]
  40d1e4:	b	40d204 <tigetstr@plt+0xab84>
  40d1e8:	ldr	w0, [sp, #56]
  40d1ec:	sub	w0, w0, #0x1
  40d1f0:	str	w0, [sp, #56]
  40d1f4:	ldr	w0, [sp, #56]
  40d1f8:	cmp	w0, #0x0
  40d1fc:	b.gt	40d17c <tigetstr@plt+0xaafc>
  40d200:	b	40d208 <tigetstr@plt+0xab88>
  40d204:	nop
  40d208:	ldr	w1, [sp, #52]
  40d20c:	ldr	w0, [sp, #16]
  40d210:	cmp	w1, w0
  40d214:	b.ge	40d220 <tigetstr@plt+0xaba0>  // b.tcont
  40d218:	ldr	w0, [sp, #52]
  40d21c:	str	w0, [sp, #60]
  40d220:	ldr	w0, [sp, #60]
  40d224:	ldp	x29, x30, [sp], #64
  40d228:	ret
  40d22c:	stp	x29, x30, [sp, #-80]!
  40d230:	mov	x29, sp
  40d234:	str	x0, [sp, #24]
  40d238:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40d23c:	add	x0, x0, #0x5f8
  40d240:	str	x0, [sp, #40]
  40d244:	ldr	x0, [sp, #24]
  40d248:	bl	402160 <strlen@plt>
  40d24c:	str	x0, [sp, #72]
  40d250:	ldr	x0, [sp, #40]
  40d254:	bl	402160 <strlen@plt>
  40d258:	str	x0, [sp, #32]
  40d25c:	str	xzr, [sp, #64]
  40d260:	str	wzr, [sp, #60]
  40d264:	b	40d39c <tigetstr@plt+0xad1c>
  40d268:	str	wzr, [sp, #52]
  40d26c:	ldr	w0, [sp, #52]
  40d270:	str	w0, [sp, #56]
  40d274:	b	40d330 <tigetstr@plt+0xacb0>
  40d278:	ldrsw	x0, [sp, #56]
  40d27c:	ldr	x1, [sp, #24]
  40d280:	add	x0, x1, x0
  40d284:	ldrb	w0, [x0]
  40d288:	cmp	w0, #0x20
  40d28c:	b.ne	40d2dc <tigetstr@plt+0xac5c>  // b.any
  40d290:	ldr	w0, [sp, #60]
  40d294:	cmp	w0, #0x0
  40d298:	b.eq	40d2c8 <tigetstr@plt+0xac48>  // b.none
  40d29c:	ldrsw	x0, [sp, #52]
  40d2a0:	ldr	x1, [sp, #64]
  40d2a4:	add	x0, x1, x0
  40d2a8:	ldr	x1, [sp, #40]
  40d2ac:	bl	402520 <strcpy@plt>
  40d2b0:	ldr	x0, [sp, #32]
  40d2b4:	mov	w1, w0
  40d2b8:	ldr	w0, [sp, #52]
  40d2bc:	add	w0, w0, w1
  40d2c0:	str	w0, [sp, #52]
  40d2c4:	b	40d324 <tigetstr@plt+0xaca4>
  40d2c8:	ldr	x1, [sp, #72]
  40d2cc:	ldr	x0, [sp, #32]
  40d2d0:	add	x0, x1, x0
  40d2d4:	str	x0, [sp, #72]
  40d2d8:	b	40d324 <tigetstr@plt+0xaca4>
  40d2dc:	ldr	w0, [sp, #60]
  40d2e0:	cmp	w0, #0x0
  40d2e4:	b.eq	40d318 <tigetstr@plt+0xac98>  // b.none
  40d2e8:	ldrsw	x0, [sp, #56]
  40d2ec:	ldr	x1, [sp, #24]
  40d2f0:	add	x1, x1, x0
  40d2f4:	ldr	w0, [sp, #52]
  40d2f8:	add	w2, w0, #0x1
  40d2fc:	str	w2, [sp, #52]
  40d300:	sxtw	x0, w0
  40d304:	ldr	x2, [sp, #64]
  40d308:	add	x0, x2, x0
  40d30c:	ldrb	w1, [x1]
  40d310:	strb	w1, [x0]
  40d314:	b	40d324 <tigetstr@plt+0xaca4>
  40d318:	ldr	w0, [sp, #52]
  40d31c:	add	w0, w0, #0x1
  40d320:	str	w0, [sp, #52]
  40d324:	ldr	w0, [sp, #56]
  40d328:	add	w0, w0, #0x1
  40d32c:	str	w0, [sp, #56]
  40d330:	ldrsw	x0, [sp, #56]
  40d334:	ldr	x1, [sp, #24]
  40d338:	add	x0, x1, x0
  40d33c:	ldrb	w0, [x0]
  40d340:	cmp	w0, #0x0
  40d344:	b.ne	40d278 <tigetstr@plt+0xabf8>  // b.any
  40d348:	ldr	w0, [sp, #60]
  40d34c:	cmp	w0, #0x0
  40d350:	b.eq	40d368 <tigetstr@plt+0xace8>  // b.none
  40d354:	ldrsw	x0, [sp, #52]
  40d358:	ldr	x1, [sp, #64]
  40d35c:	add	x0, x1, x0
  40d360:	strb	wzr, [x0]
  40d364:	b	40d390 <tigetstr@plt+0xad10>
  40d368:	ldr	x0, [sp, #72]
  40d36c:	add	x0, x0, #0x1
  40d370:	bl	402280 <malloc@plt>
  40d374:	str	x0, [sp, #64]
  40d378:	ldr	x0, [sp, #64]
  40d37c:	cmp	x0, #0x0
  40d380:	b.ne	40d390 <tigetstr@plt+0xad10>  // b.any
  40d384:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40d388:	add	x0, x0, #0x600
  40d38c:	bl	40c010 <tigetstr@plt+0x9990>
  40d390:	ldr	w0, [sp, #60]
  40d394:	add	w0, w0, #0x1
  40d398:	str	w0, [sp, #60]
  40d39c:	ldr	w0, [sp, #60]
  40d3a0:	cmp	w0, #0x1
  40d3a4:	b.le	40d268 <tigetstr@plt+0xabe8>
  40d3a8:	ldr	x0, [sp, #64]
  40d3ac:	ldp	x29, x30, [sp], #80
  40d3b0:	ret
  40d3b4:	stp	x29, x30, [sp, #-112]!
  40d3b8:	mov	x29, sp
  40d3bc:	str	x0, [sp, #24]
  40d3c0:	str	w1, [sp, #20]
  40d3c4:	str	w2, [sp, #16]
  40d3c8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d3cc:	add	x0, x0, #0x448
  40d3d0:	ldr	x0, [x0]
  40d3d4:	bl	402160 <strlen@plt>
  40d3d8:	str	w0, [sp, #92]
  40d3dc:	ldr	w1, [sp, #92]
  40d3e0:	ldr	w0, [sp, #20]
  40d3e4:	add	w0, w1, w0
  40d3e8:	str	w0, [sp, #88]
  40d3ec:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d3f0:	add	x0, x0, #0x438
  40d3f4:	ldr	w0, [x0]
  40d3f8:	cmp	w0, #0x0
  40d3fc:	cset	w0, le
  40d400:	and	w1, w0, #0xff
  40d404:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d408:	add	x0, x0, #0x4d6
  40d40c:	strb	w1, [x0]
  40d410:	ldr	w0, [sp, #16]
  40d414:	and	w0, w0, #0x1
  40d418:	cmp	w0, #0x0
  40d41c:	b.eq	40d46c <tigetstr@plt+0xadec>  // b.none
  40d420:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d424:	add	x0, x0, #0x4cc
  40d428:	ldr	w1, [x0]
  40d42c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d430:	add	x0, x0, #0x440
  40d434:	ldr	w0, [x0]
  40d438:	cmp	w1, w0
  40d43c:	b.le	40d46c <tigetstr@plt+0xadec>
  40d440:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d444:	add	x0, x0, #0x4cc
  40d448:	ldr	w1, [x0]
  40d44c:	ldr	w0, [sp, #88]
  40d450:	add	w1, w1, w0
  40d454:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d458:	add	x0, x0, #0x438
  40d45c:	ldr	w0, [x0]
  40d460:	cmp	w1, w0
  40d464:	b.le	40d46c <tigetstr@plt+0xadec>
  40d468:	bl	40ce24 <tigetstr@plt+0xa7a4>
  40d46c:	ldr	w0, [sp, #16]
  40d470:	and	w0, w0, #0x4
  40d474:	cmp	w0, #0x0
  40d478:	b.eq	40d894 <tigetstr@plt+0xb214>  // b.none
  40d47c:	ldr	w0, [sp, #16]
  40d480:	and	w0, w0, #0x8
  40d484:	cmp	w0, #0x0
  40d488:	b.ne	40d894 <tigetstr@plt+0xb214>  // b.any
  40d48c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d490:	add	x0, x0, #0x4d5
  40d494:	ldrb	w0, [x0]
  40d498:	cmp	w0, #0x0
  40d49c:	b.eq	40d894 <tigetstr@plt+0xb214>  // b.none
  40d4a0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d4a4:	add	x0, x0, #0x438
  40d4a8:	ldr	w0, [x0]
  40d4ac:	cmp	w0, #0x0
  40d4b0:	b.lt	40d894 <tigetstr@plt+0xb214>  // b.tstop
  40d4b4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d4b8:	add	x0, x0, #0x4cc
  40d4bc:	ldr	w1, [x0]
  40d4c0:	ldr	w0, [sp, #88]
  40d4c4:	add	w1, w1, w0
  40d4c8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d4cc:	add	x0, x0, #0x438
  40d4d0:	ldr	w0, [x0]
  40d4d4:	cmp	w1, w0
  40d4d8:	b.le	40d894 <tigetstr@plt+0xb214>
  40d4dc:	str	wzr, [sp, #108]
  40d4e0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d4e4:	add	x0, x0, #0x438
  40d4e8:	ldr	w0, [x0]
  40d4ec:	mov	w1, #0x20                  	// #32
  40d4f0:	cmp	w0, #0x20
  40d4f4:	csel	w0, w0, w1, ge  // ge = tcont
  40d4f8:	str	w0, [sp, #84]
  40d4fc:	str	wzr, [sp, #100]
  40d500:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d504:	add	x0, x0, #0x450
  40d508:	ldr	x0, [x0]
  40d50c:	str	x0, [sp, #72]
  40d510:	ldr	x0, [sp, #24]
  40d514:	bl	40d22c <tigetstr@plt+0xabac>
  40d518:	str	x0, [sp, #64]
  40d51c:	ldr	x0, [sp, #64]
  40d520:	bl	402160 <strlen@plt>
  40d524:	str	w0, [sp, #60]
  40d528:	ldr	w0, [sp, #60]
  40d52c:	str	w0, [sp, #20]
  40d530:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d534:	add	x0, x0, #0x4c4
  40d538:	ldr	w0, [x0]
  40d53c:	cmp	w0, #0x2
  40d540:	b.eq	40d558 <tigetstr@plt+0xaed8>  // b.none
  40d544:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d548:	add	x0, x0, #0x4c4
  40d54c:	ldr	w0, [x0]
  40d550:	cmp	w0, #0x3
  40d554:	b.ne	40d56c <tigetstr@plt+0xaeec>  // b.any
  40d558:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d55c:	add	x0, x0, #0x450
  40d560:	adrp	x1, 416000 <tigetstr@plt+0x13980>
  40d564:	add	x1, x1, #0x610
  40d568:	str	x1, [x0]
  40d56c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d570:	add	x0, x0, #0x4c4
  40d574:	ldr	w0, [x0]
  40d578:	cmp	w0, #0x2
  40d57c:	b.eq	40d5fc <tigetstr@plt+0xaf7c>  // b.none
  40d580:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d584:	add	x0, x0, #0x4c4
  40d588:	ldr	w0, [x0]
  40d58c:	cmp	w0, #0x3
  40d590:	b.eq	40d5fc <tigetstr@plt+0xaf7c>  // b.none
  40d594:	mov	w1, #0x3d                  	// #61
  40d598:	ldr	x0, [sp, #64]
  40d59c:	bl	4024e0 <strchr@plt>
  40d5a0:	str	x0, [sp, #48]
  40d5a4:	ldr	x0, [sp, #48]
  40d5a8:	cmp	x0, #0x0
  40d5ac:	b.eq	40d5fc <tigetstr@plt+0xaf7c>  // b.none
  40d5b0:	ldr	x0, [sp, #48]
  40d5b4:	add	x1, x0, #0x1
  40d5b8:	ldr	x0, [sp, #64]
  40d5bc:	sub	x0, x1, x0
  40d5c0:	str	w0, [sp, #100]
  40d5c4:	ldr	w0, [sp, #100]
  40d5c8:	cmp	w0, #0x8
  40d5cc:	b.le	40d5d8 <tigetstr@plt+0xaf58>
  40d5d0:	mov	w0, #0x8                   	// #8
  40d5d4:	str	w0, [sp, #100]
  40d5d8:	add	x4, sp, #0x20
  40d5dc:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40d5e0:	add	x3, x0, #0x618
  40d5e4:	ldr	w2, [sp, #100]
  40d5e8:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40d5ec:	add	x1, x0, #0x620
  40d5f0:	mov	x0, x4
  40d5f4:	bl	4021d0 <sprintf@plt>
  40d5f8:	b	40d668 <tigetstr@plt+0xafe8>
  40d5fc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d600:	add	x0, x0, #0x4cc
  40d604:	ldr	w0, [x0]
  40d608:	cmp	w0, #0x8
  40d60c:	b.le	40d65c <tigetstr@plt+0xafdc>
  40d610:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d614:	add	x0, x0, #0x4cc
  40d618:	ldr	w0, [x0]
  40d61c:	sub	w0, w0, #0x8
  40d620:	str	w0, [sp, #100]
  40d624:	ldr	w0, [sp, #100]
  40d628:	cmp	w0, #0x8
  40d62c:	b.le	40d638 <tigetstr@plt+0xafb8>
  40d630:	mov	w0, #0x8                   	// #8
  40d634:	str	w0, [sp, #100]
  40d638:	add	x4, sp, #0x20
  40d63c:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40d640:	add	x3, x0, #0x618
  40d644:	ldr	w2, [sp, #100]
  40d648:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40d64c:	add	x1, x0, #0x620
  40d650:	mov	x0, x4
  40d654:	bl	4021d0 <sprintf@plt>
  40d658:	b	40d668 <tigetstr@plt+0xafe8>
  40d65c:	ldrsw	x0, [sp, #100]
  40d660:	add	x1, sp, #0x20
  40d664:	strb	wzr, [x1, x0]
  40d668:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d66c:	add	x0, x0, #0x4d4
  40d670:	ldrb	w0, [x0]
  40d674:	eor	w0, w0, #0x1
  40d678:	and	w0, w0, #0xff
  40d67c:	cmp	w0, #0x0
  40d680:	b.ne	40d698 <tigetstr@plt+0xb018>  // b.any
  40d684:	mov	w1, #0xa                   	// #10
  40d688:	ldr	x0, [sp, #64]
  40d68c:	bl	4024e0 <strchr@plt>
  40d690:	cmp	x0, #0x0
  40d694:	b.ne	40d800 <tigetstr@plt+0xb180>  // b.any
  40d698:	str	wzr, [sp, #96]
  40d69c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d6a0:	add	x0, x0, #0x4c4
  40d6a4:	ldr	w0, [x0]
  40d6a8:	cmp	w0, #0x2
  40d6ac:	b.eq	40d6c4 <tigetstr@plt+0xb044>  // b.none
  40d6b0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d6b4:	add	x0, x0, #0x4c4
  40d6b8:	ldr	w0, [x0]
  40d6bc:	cmp	w0, #0x3
  40d6c0:	b.ne	40d7d8 <tigetstr@plt+0xb158>  // b.any
  40d6c4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d6c8:	add	x0, x0, #0x4e8
  40d6cc:	ldr	x0, [x0, #8]
  40d6d0:	cmp	x0, #0x0
  40d6d4:	b.eq	40d7d8 <tigetstr@plt+0xb158>  // b.none
  40d6d8:	ldr	w0, [sp, #16]
  40d6dc:	and	w0, w0, #0x1
  40d6e0:	cmp	w0, #0x0
  40d6e4:	b.ne	40d7d8 <tigetstr@plt+0xb158>  // b.any
  40d6e8:	mov	w0, #0x3                   	// #3
  40d6ec:	str	w0, [sp, #96]
  40d6f0:	b	40d7d8 <tigetstr@plt+0xb158>
  40d6f4:	ldr	w1, [sp, #84]
  40d6f8:	ldr	w0, [sp, #96]
  40d6fc:	sub	w0, w1, w0
  40d700:	str	w0, [sp, #104]
  40d704:	ldr	w0, [sp, #108]
  40d708:	cmp	w0, #0x0
  40d70c:	b.eq	40d734 <tigetstr@plt+0xb0b4>  // b.none
  40d710:	add	x0, sp, #0x20
  40d714:	mov	x1, x0
  40d718:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d71c:	add	x0, x0, #0x4e8
  40d720:	bl	40c134 <tigetstr@plt+0x9ab4>
  40d724:	ldr	w1, [sp, #104]
  40d728:	ldr	w0, [sp, #100]
  40d72c:	sub	w0, w1, w0
  40d730:	str	w0, [sp, #104]
  40d734:	ldr	w1, [sp, #60]
  40d738:	ldr	w0, [sp, #108]
  40d73c:	sub	w0, w1, w0
  40d740:	ldr	w1, [sp, #104]
  40d744:	cmp	w1, w0
  40d748:	b.le	40d75c <tigetstr@plt+0xb0dc>
  40d74c:	ldr	w1, [sp, #60]
  40d750:	ldr	w0, [sp, #108]
  40d754:	sub	w0, w1, w0
  40d758:	str	w0, [sp, #104]
  40d75c:	ldr	w2, [sp, #104]
  40d760:	ldr	w1, [sp, #108]
  40d764:	ldr	x0, [sp, #64]
  40d768:	bl	40d04c <tigetstr@plt+0xa9cc>
  40d76c:	str	w0, [sp, #104]
  40d770:	ldrsw	x0, [sp, #108]
  40d774:	ldr	x1, [sp, #64]
  40d778:	add	x0, x1, x0
  40d77c:	ldrsw	x1, [sp, #104]
  40d780:	mov	x2, x1
  40d784:	mov	x1, x0
  40d788:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d78c:	add	x0, x0, #0x4e8
  40d790:	bl	40c02c <tigetstr@plt+0x99ac>
  40d794:	ldr	w1, [sp, #108]
  40d798:	ldr	w0, [sp, #104]
  40d79c:	add	w0, w1, w0
  40d7a0:	str	w0, [sp, #108]
  40d7a4:	ldr	w1, [sp, #20]
  40d7a8:	ldr	w0, [sp, #104]
  40d7ac:	sub	w0, w1, w0
  40d7b0:	str	w0, [sp, #20]
  40d7b4:	ldr	w0, [sp, #20]
  40d7b8:	cmp	w0, #0x0
  40d7bc:	b.le	40d7d8 <tigetstr@plt+0xb158>
  40d7c0:	bl	40ce24 <tigetstr@plt+0xa7a4>
  40d7c4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d7c8:	add	x0, x0, #0x4d6
  40d7cc:	mov	w1, #0x1                   	// #1
  40d7d0:	strb	w1, [x0]
  40d7d4:	str	wzr, [sp, #96]
  40d7d8:	ldr	w1, [sp, #20]
  40d7dc:	ldr	w0, [sp, #92]
  40d7e0:	add	w1, w1, w0
  40d7e4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d7e8:	add	x0, x0, #0x4cc
  40d7ec:	ldr	w0, [x0]
  40d7f0:	add	w0, w1, w0
  40d7f4:	ldr	w1, [sp, #84]
  40d7f8:	cmp	w1, w0
  40d7fc:	b.lt	40d6f4 <tigetstr@plt+0xb074>  // b.tstop
  40d800:	ldr	w0, [sp, #20]
  40d804:	cmp	w0, #0x0
  40d808:	b.le	40d848 <tigetstr@plt+0xb1c8>
  40d80c:	ldr	w0, [sp, #108]
  40d810:	cmp	w0, #0x0
  40d814:	b.eq	40d82c <tigetstr@plt+0xb1ac>  // b.none
  40d818:	add	x0, sp, #0x20
  40d81c:	mov	x1, x0
  40d820:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d824:	add	x0, x0, #0x4e8
  40d828:	bl	40c134 <tigetstr@plt+0x9ab4>
  40d82c:	ldrsw	x0, [sp, #108]
  40d830:	ldr	x1, [sp, #64]
  40d834:	add	x0, x1, x0
  40d838:	mov	x1, x0
  40d83c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d840:	add	x0, x0, #0x4e8
  40d844:	bl	40c134 <tigetstr@plt+0x9ab4>
  40d848:	ldr	w0, [sp, #16]
  40d84c:	and	w0, w0, #0x4
  40d850:	cmp	w0, #0x0
  40d854:	b.eq	40d874 <tigetstr@plt+0xb1f4>  // b.none
  40d858:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d85c:	add	x0, x0, #0x448
  40d860:	ldr	x0, [x0]
  40d864:	mov	x1, x0
  40d868:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d86c:	add	x0, x0, #0x4e8
  40d870:	bl	40c134 <tigetstr@plt+0x9ab4>
  40d874:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d878:	add	x0, x0, #0x450
  40d87c:	ldr	x1, [sp, #72]
  40d880:	str	x1, [x0]
  40d884:	bl	40ce24 <tigetstr@plt+0xa7a4>
  40d888:	ldr	x0, [sp, #64]
  40d88c:	bl	4024a0 <free@plt>
  40d890:	b	40d8fc <tigetstr@plt+0xb27c>
  40d894:	ldr	x1, [sp, #24]
  40d898:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d89c:	add	x0, x0, #0x4e8
  40d8a0:	bl	40c134 <tigetstr@plt+0x9ab4>
  40d8a4:	ldr	w0, [sp, #16]
  40d8a8:	and	w0, w0, #0x4
  40d8ac:	cmp	w0, #0x0
  40d8b0:	b.eq	40d8d0 <tigetstr@plt+0xb250>  // b.none
  40d8b4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d8b8:	add	x0, x0, #0x448
  40d8bc:	ldr	x0, [x0]
  40d8c0:	mov	x1, x0
  40d8c4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d8c8:	add	x0, x0, #0x4e8
  40d8cc:	bl	40c134 <tigetstr@plt+0x9ab4>
  40d8d0:	ldr	x0, [sp, #24]
  40d8d4:	bl	402160 <strlen@plt>
  40d8d8:	mov	w1, w0
  40d8dc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d8e0:	add	x0, x0, #0x4cc
  40d8e4:	ldr	w0, [x0]
  40d8e8:	add	w1, w1, w0
  40d8ec:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40d8f0:	add	x0, x0, #0x4cc
  40d8f4:	str	w1, [x0]
  40d8f8:	nop
  40d8fc:	nop
  40d900:	ldp	x29, x30, [sp], #112
  40d904:	ret
  40d908:	stp	x29, x30, [sp, #-48]!
  40d90c:	mov	x29, sp
  40d910:	str	x0, [sp, #24]
  40d914:	ldr	x0, [sp, #24]
  40d918:	bl	402160 <strlen@plt>
  40d91c:	str	w0, [sp, #44]
  40d920:	mov	w2, #0x5                   	// #5
  40d924:	ldr	w1, [sp, #44]
  40d928:	ldr	x0, [sp, #24]
  40d92c:	bl	40d3b4 <tigetstr@plt+0xad34>
  40d930:	nop
  40d934:	ldp	x29, x30, [sp], #48
  40d938:	ret
  40d93c:	stp	x29, x30, [sp, #-64]!
  40d940:	mov	x29, sp
  40d944:	str	x0, [sp, #40]
  40d948:	str	x1, [sp, #32]
  40d94c:	str	x2, [sp, #24]
  40d950:	ldr	x0, [sp, #40]
  40d954:	bl	402160 <strlen@plt>
  40d958:	str	w0, [sp, #60]
  40d95c:	ldr	x0, [sp, #32]
  40d960:	bl	402160 <strlen@plt>
  40d964:	str	w0, [sp, #56]
  40d968:	ldr	x0, [sp, #24]
  40d96c:	bl	402160 <strlen@plt>
  40d970:	str	w0, [sp, #52]
  40d974:	ldr	w1, [sp, #60]
  40d978:	ldr	w0, [sp, #56]
  40d97c:	add	w1, w1, w0
  40d980:	ldr	w0, [sp, #52]
  40d984:	add	w0, w1, w0
  40d988:	mov	w2, #0x1                   	// #1
  40d98c:	mov	w1, w0
  40d990:	ldr	x0, [sp, #40]
  40d994:	bl	40d3b4 <tigetstr@plt+0xad34>
  40d998:	ldr	w1, [sp, #56]
  40d99c:	ldr	w0, [sp, #52]
  40d9a0:	add	w0, w1, w0
  40d9a4:	mov	w2, #0x2                   	// #2
  40d9a8:	mov	w1, w0
  40d9ac:	ldr	x0, [sp, #32]
  40d9b0:	bl	40d3b4 <tigetstr@plt+0xad34>
  40d9b4:	mov	w2, #0x4                   	// #4
  40d9b8:	ldr	w1, [sp, #52]
  40d9bc:	ldr	x0, [sp, #24]
  40d9c0:	bl	40d3b4 <tigetstr@plt+0xad34>
  40d9c4:	nop
  40d9c8:	ldp	x29, x30, [sp], #64
  40d9cc:	ret
  40d9d0:	stp	x29, x30, [sp, #-48]!
  40d9d4:	mov	x29, sp
  40d9d8:	str	x0, [sp, #24]
  40d9dc:	str	w1, [sp, #20]
  40d9e0:	str	wzr, [sp, #44]
  40d9e4:	b	40da08 <tigetstr@plt+0xb388>
  40d9e8:	mov	x2, #0x1                   	// #1
  40d9ec:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40d9f0:	add	x1, x0, #0x628
  40d9f4:	ldr	x0, [sp, #24]
  40d9f8:	bl	40c02c <tigetstr@plt+0x99ac>
  40d9fc:	ldr	w0, [sp, #44]
  40da00:	add	w0, w0, #0x1
  40da04:	str	w0, [sp, #44]
  40da08:	ldr	w1, [sp, #44]
  40da0c:	ldr	w0, [sp, #20]
  40da10:	cmp	w1, w0
  40da14:	b.lt	40d9e8 <tigetstr@plt+0xb368>  // b.tstop
  40da18:	nop
  40da1c:	nop
  40da20:	ldp	x29, x30, [sp], #48
  40da24:	ret
  40da28:	stp	x29, x30, [sp, #-48]!
  40da2c:	mov	x29, sp
  40da30:	str	x0, [sp, #24]
  40da34:	str	x1, [sp, #16]
  40da38:	strb	wzr, [sp, #47]
  40da3c:	ldr	x0, [sp, #16]
  40da40:	bl	402160 <strlen@plt>
  40da44:	str	x0, [sp, #32]
  40da48:	ldr	x0, [sp, #24]
  40da4c:	ldr	x0, [x0, #8]
  40da50:	ldr	x1, [sp, #32]
  40da54:	cmp	x1, x0
  40da58:	b.cs	40dafc <tigetstr@plt+0xb47c>  // b.hs, b.nlast
  40da5c:	ldr	x0, [sp, #24]
  40da60:	ldr	x1, [x0, #8]
  40da64:	ldr	x0, [sp, #32]
  40da68:	sub	x0, x1, x0
  40da6c:	str	x0, [sp, #32]
  40da70:	ldr	x0, [sp, #24]
  40da74:	ldr	x1, [x0]
  40da78:	ldr	x0, [sp, #32]
  40da7c:	add	x0, x1, x0
  40da80:	ldr	x1, [sp, #16]
  40da84:	bl	402460 <strcmp@plt>
  40da88:	cmp	w0, #0x0
  40da8c:	b.ne	40dafc <tigetstr@plt+0xb47c>  // b.any
  40da90:	mov	w0, #0x1                   	// #1
  40da94:	strb	w0, [sp, #47]
  40da98:	b	40dadc <tigetstr@plt+0xb45c>
  40da9c:	ldr	x0, [sp, #24]
  40daa0:	ldr	x1, [x0]
  40daa4:	ldr	x0, [sp, #32]
  40daa8:	add	x0, x1, x0
  40daac:	ldrb	w0, [x0]
  40dab0:	cmp	w0, #0xa
  40dab4:	b.eq	40daf8 <tigetstr@plt+0xb478>  // b.none
  40dab8:	ldr	x0, [sp, #24]
  40dabc:	ldr	x1, [x0]
  40dac0:	ldr	x0, [sp, #32]
  40dac4:	add	x0, x1, x0
  40dac8:	ldrb	w0, [x0]
  40dacc:	cmp	w0, #0x9
  40dad0:	b.eq	40dadc <tigetstr@plt+0xb45c>  // b.none
  40dad4:	strb	wzr, [sp, #47]
  40dad8:	b	40dafc <tigetstr@plt+0xb47c>
  40dadc:	ldr	x0, [sp, #32]
  40dae0:	sub	x0, x0, #0x1
  40dae4:	str	x0, [sp, #32]
  40dae8:	ldr	x0, [sp, #32]
  40daec:	cmp	x0, #0x0
  40daf0:	b.ne	40da9c <tigetstr@plt+0xb41c>  // b.any
  40daf4:	b	40dafc <tigetstr@plt+0xb47c>
  40daf8:	nop
  40dafc:	ldrb	w0, [sp, #47]
  40db00:	ldp	x29, x30, [sp], #48
  40db04:	ret
  40db08:	stp	x29, x30, [sp, #-48]!
  40db0c:	mov	x29, sp
  40db10:	str	x0, [sp, #24]
  40db14:	strb	wzr, [sp, #47]
  40db18:	ldr	x0, [sp, #24]
  40db1c:	bl	402160 <strlen@plt>
  40db20:	str	w0, [sp, #32]
  40db24:	strb	wzr, [sp, #39]
  40db28:	strb	wzr, [sp, #38]
  40db2c:	str	wzr, [sp, #40]
  40db30:	b	40dbb0 <tigetstr@plt+0xb530>
  40db34:	ldrsw	x0, [sp, #40]
  40db38:	ldr	x1, [sp, #24]
  40db3c:	add	x3, x1, x0
  40db40:	mov	x2, #0x2                   	// #2
  40db44:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40db48:	add	x1, x0, #0x630
  40db4c:	mov	x0, x3
  40db50:	bl	4022a0 <strncmp@plt>
  40db54:	cmp	w0, #0x0
  40db58:	b.ne	40db68 <tigetstr@plt+0xb4e8>  // b.any
  40db5c:	mov	w0, #0x1                   	// #1
  40db60:	strb	w0, [sp, #38]
  40db64:	b	40dba4 <tigetstr@plt+0xb524>
  40db68:	ldrsw	x0, [sp, #40]
  40db6c:	ldr	x1, [sp, #24]
  40db70:	add	x3, x1, x0
  40db74:	mov	x2, #0x2                   	// #2
  40db78:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40db7c:	add	x1, x0, #0x638
  40db80:	mov	x0, x3
  40db84:	bl	4022a0 <strncmp@plt>
  40db88:	cmp	w0, #0x0
  40db8c:	b.ne	40dba4 <tigetstr@plt+0xb524>  // b.any
  40db90:	mov	w0, #0x1                   	// #1
  40db94:	strb	w0, [sp, #39]
  40db98:	ldrb	w0, [sp, #38]
  40db9c:	strb	w0, [sp, #47]
  40dba0:	b	40dbc4 <tigetstr@plt+0xb544>
  40dba4:	ldr	w0, [sp, #40]
  40dba8:	add	w0, w0, #0x1
  40dbac:	str	w0, [sp, #40]
  40dbb0:	ldr	w0, [sp, #32]
  40dbb4:	sub	w0, w0, #0x1
  40dbb8:	ldr	w1, [sp, #40]
  40dbbc:	cmp	w1, w0
  40dbc0:	b.lt	40db34 <tigetstr@plt+0xb4b4>  // b.tstop
  40dbc4:	ldrb	w0, [sp, #39]
  40dbc8:	eor	w0, w0, #0x1
  40dbcc:	and	w0, w0, #0xff
  40dbd0:	cmp	w0, #0x0
  40dbd4:	b.eq	40dc0c <tigetstr@plt+0xb58c>  // b.none
  40dbd8:	ldr	w0, [sp, #32]
  40dbdc:	cmp	w0, #0x32
  40dbe0:	b.le	40dbf8 <tigetstr@plt+0xb578>
  40dbe4:	ldrb	w0, [sp, #38]
  40dbe8:	cmp	w0, #0x0
  40dbec:	b.eq	40dbf8 <tigetstr@plt+0xb578>  // b.none
  40dbf0:	mov	w0, #0x1                   	// #1
  40dbf4:	b	40dbfc <tigetstr@plt+0xb57c>
  40dbf8:	mov	w0, #0x0                   	// #0
  40dbfc:	strb	w0, [sp, #47]
  40dc00:	ldrb	w0, [sp, #47]
  40dc04:	and	w0, w0, #0x1
  40dc08:	strb	w0, [sp, #47]
  40dc0c:	ldrb	w0, [sp, #47]
  40dc10:	ldp	x29, x30, [sp], #48
  40dc14:	ret
  40dc18:	stp	x29, x30, [sp, #-64]!
  40dc1c:	mov	x29, sp
  40dc20:	str	x0, [sp, #40]
  40dc24:	str	x1, [sp, #32]
  40dc28:	str	x2, [sp, #24]
  40dc2c:	str	w3, [sp, #20]
  40dc30:	strb	wzr, [sp, #63]
  40dc34:	ldr	x0, [sp, #24]
  40dc38:	bl	40db08 <tigetstr@plt+0xb488>
  40dc3c:	strb	w0, [sp, #62]
  40dc40:	b	40e1a8 <tigetstr@plt+0xbb28>
  40dc44:	ldr	x0, [sp, #24]
  40dc48:	ldrb	w0, [x0]
  40dc4c:	cmp	w0, #0x74
  40dc50:	b.eq	40dd2c <tigetstr@plt+0xb6ac>  // b.none
  40dc54:	cmp	w0, #0x74
  40dc58:	b.gt	40e174 <tigetstr@plt+0xbaf4>
  40dc5c:	cmp	w0, #0x70
  40dc60:	b.eq	40e0a8 <tigetstr@plt+0xba28>  // b.none
  40dc64:	cmp	w0, #0x70
  40dc68:	b.gt	40e174 <tigetstr@plt+0xbaf4>
  40dc6c:	cmp	w0, #0x65
  40dc70:	b.eq	40dd2c <tigetstr@plt+0xb6ac>  // b.none
  40dc74:	cmp	w0, #0x65
  40dc78:	b.gt	40e174 <tigetstr@plt+0xbaf4>
  40dc7c:	cmp	w0, #0x5e
  40dc80:	b.eq	40dcd0 <tigetstr@plt+0xb650>  // b.none
  40dc84:	cmp	w0, #0x5e
  40dc88:	b.gt	40e174 <tigetstr@plt+0xbaf4>
  40dc8c:	cmp	w0, #0x5c
  40dc90:	b.eq	40dcf8 <tigetstr@plt+0xb678>  // b.none
  40dc94:	cmp	w0, #0x5c
  40dc98:	b.gt	40e174 <tigetstr@plt+0xbaf4>
  40dc9c:	cmp	w0, #0x3f
  40dca0:	b.eq	40dd2c <tigetstr@plt+0xb6ac>  // b.none
  40dca4:	cmp	w0, #0x3f
  40dca8:	b.gt	40e174 <tigetstr@plt+0xbaf4>
  40dcac:	cmp	w0, #0x3b
  40dcb0:	b.eq	40df50 <tigetstr@plt+0xb8d0>  // b.none
  40dcb4:	cmp	w0, #0x3b
  40dcb8:	b.gt	40e174 <tigetstr@plt+0xbaf4>
  40dcbc:	cmp	w0, #0x20
  40dcc0:	b.eq	40e14c <tigetstr@plt+0xbacc>  // b.none
  40dcc4:	cmp	w0, #0x25
  40dcc8:	b.eq	40dd20 <tigetstr@plt+0xb6a0>  // b.none
  40dccc:	b	40e174 <tigetstr@plt+0xbaf4>
  40dcd0:	strb	wzr, [sp, #63]
  40dcd4:	ldr	x0, [sp, #24]
  40dcd8:	add	x1, x0, #0x1
  40dcdc:	str	x1, [sp, #24]
  40dce0:	mov	x2, #0x1                   	// #1
  40dce4:	mov	x1, x0
  40dce8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40dcec:	add	x0, x0, #0x500
  40dcf0:	bl	40c02c <tigetstr@plt+0x99ac>
  40dcf4:	b	40e188 <tigetstr@plt+0xbb08>
  40dcf8:	strb	wzr, [sp, #63]
  40dcfc:	ldr	x0, [sp, #24]
  40dd00:	add	x1, x0, #0x1
  40dd04:	str	x1, [sp, #24]
  40dd08:	mov	x2, #0x1                   	// #1
  40dd0c:	mov	x1, x0
  40dd10:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40dd14:	add	x0, x0, #0x500
  40dd18:	bl	40c02c <tigetstr@plt+0x99ac>
  40dd1c:	b	40e188 <tigetstr@plt+0xbb08>
  40dd20:	mov	w0, #0x1                   	// #1
  40dd24:	strb	w0, [sp, #63]
  40dd28:	b	40e188 <tigetstr@plt+0xbb08>
  40dd2c:	ldrb	w0, [sp, #63]
  40dd30:	cmp	w0, #0x0
  40dd34:	b.eq	40e17c <tigetstr@plt+0xbafc>  // b.none
  40dd38:	strb	wzr, [sp, #63]
  40dd3c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40dd40:	add	x0, x0, #0x500
  40dd44:	ldr	x1, [x0]
  40dd48:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40dd4c:	add	x0, x0, #0x500
  40dd50:	ldr	x0, [x0, #8]
  40dd54:	sub	x0, x0, #0x1
  40dd58:	add	x0, x1, x0
  40dd5c:	mov	w1, #0xa                   	// #10
  40dd60:	strb	w1, [x0]
  40dd64:	ldr	x0, [sp, #24]
  40dd68:	ldrb	w0, [x0]
  40dd6c:	cmp	w0, #0x65
  40dd70:	b.ne	40de30 <tigetstr@plt+0xb7b0>  // b.any
  40dd74:	ldr	w1, [sp, #20]
  40dd78:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40dd7c:	add	x0, x0, #0x500
  40dd80:	bl	40d9d0 <tigetstr@plt+0xb350>
  40dd84:	mov	x2, #0x1                   	// #1
  40dd88:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40dd8c:	add	x1, x0, #0x640
  40dd90:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40dd94:	add	x0, x0, #0x500
  40dd98:	bl	40c02c <tigetstr@plt+0x99ac>
  40dd9c:	mov	x2, #0x1                   	// #1
  40dda0:	ldr	x1, [sp, #24]
  40dda4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40dda8:	add	x0, x0, #0x500
  40ddac:	bl	40c02c <tigetstr@plt+0x99ac>
  40ddb0:	ldr	x0, [sp, #24]
  40ddb4:	add	x0, x0, #0x1
  40ddb8:	str	x0, [sp, #24]
  40ddbc:	ldr	x0, [sp, #24]
  40ddc0:	bl	40db08 <tigetstr@plt+0xb488>
  40ddc4:	strb	w0, [sp, #62]
  40ddc8:	ldrb	w0, [sp, #62]
  40ddcc:	eor	w0, w0, #0x1
  40ddd0:	and	w0, w0, #0xff
  40ddd4:	cmp	w0, #0x0
  40ddd8:	b.eq	40e1a8 <tigetstr@plt+0xbb28>  // b.none
  40dddc:	ldr	x0, [sp, #24]
  40dde0:	ldrb	w0, [x0]
  40dde4:	cmp	w0, #0x0
  40dde8:	b.eq	40e1a8 <tigetstr@plt+0xbb28>  // b.none
  40ddec:	ldr	x0, [sp, #24]
  40ddf0:	ldrb	w0, [x0]
  40ddf4:	cmp	w0, #0x25
  40ddf8:	b.eq	40e1a8 <tigetstr@plt+0xbb28>  // b.none
  40ddfc:	mov	x2, #0x1                   	// #1
  40de00:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40de04:	add	x1, x0, #0x648
  40de08:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40de0c:	add	x0, x0, #0x500
  40de10:	bl	40c02c <tigetstr@plt+0x99ac>
  40de14:	ldr	w0, [sp, #20]
  40de18:	add	w0, w0, #0x1
  40de1c:	mov	w1, w0
  40de20:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40de24:	add	x0, x0, #0x500
  40de28:	bl	40d9d0 <tigetstr@plt+0xb350>
  40de2c:	b	40e1a8 <tigetstr@plt+0xbb28>
  40de30:	ldr	w0, [sp, #20]
  40de34:	add	w0, w0, #0x1
  40de38:	mov	w1, w0
  40de3c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40de40:	add	x0, x0, #0x500
  40de44:	bl	40d9d0 <tigetstr@plt+0xb350>
  40de48:	mov	x2, #0x1                   	// #1
  40de4c:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40de50:	add	x1, x0, #0x640
  40de54:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40de58:	add	x0, x0, #0x500
  40de5c:	bl	40c02c <tigetstr@plt+0x99ac>
  40de60:	mov	x2, #0x1                   	// #1
  40de64:	ldr	x1, [sp, #24]
  40de68:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40de6c:	add	x0, x0, #0x500
  40de70:	bl	40c02c <tigetstr@plt+0x99ac>
  40de74:	ldr	x0, [sp, #24]
  40de78:	add	x1, x0, #0x1
  40de7c:	str	x1, [sp, #24]
  40de80:	ldrb	w0, [x0]
  40de84:	cmp	w0, #0x3f
  40de88:	b.ne	40df00 <tigetstr@plt+0xb880>  // b.any
  40de8c:	ldr	w0, [sp, #20]
  40de90:	add	w0, w0, #0x1
  40de94:	mov	w3, w0
  40de98:	ldr	x2, [sp, #24]
  40de9c:	ldr	x1, [sp, #32]
  40dea0:	ldr	x0, [sp, #40]
  40dea4:	bl	40dc18 <tigetstr@plt+0xb598>
  40dea8:	str	x0, [sp, #24]
  40deac:	ldr	x0, [sp, #24]
  40deb0:	ldrb	w0, [x0]
  40deb4:	cmp	w0, #0x0
  40deb8:	b.eq	40e1a8 <tigetstr@plt+0xbb28>  // b.none
  40debc:	ldr	x0, [sp, #24]
  40dec0:	ldrb	w0, [x0]
  40dec4:	cmp	w0, #0x25
  40dec8:	b.eq	40e1a8 <tigetstr@plt+0xbb28>  // b.none
  40decc:	mov	x2, #0x1                   	// #1
  40ded0:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40ded4:	add	x1, x0, #0x648
  40ded8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40dedc:	add	x0, x0, #0x500
  40dee0:	bl	40c02c <tigetstr@plt+0x99ac>
  40dee4:	ldr	w0, [sp, #20]
  40dee8:	add	w0, w0, #0x1
  40deec:	mov	w1, w0
  40def0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40def4:	add	x0, x0, #0x500
  40def8:	bl	40d9d0 <tigetstr@plt+0xb350>
  40defc:	b	40e1a8 <tigetstr@plt+0xbb28>
  40df00:	ldr	w0, [sp, #20]
  40df04:	cmp	w0, #0x1
  40df08:	b.ne	40e1a8 <tigetstr@plt+0xbb28>  // b.any
  40df0c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40df10:	add	x0, x0, #0x4d7
  40df14:	ldrb	w0, [x0]
  40df18:	cmp	w0, #0x0
  40df1c:	b.eq	40e1a8 <tigetstr@plt+0xbb28>  // b.none
  40df20:	ldr	x0, [sp, #40]
  40df24:	ldr	x0, [x0]
  40df28:	bl	402150 <_nc_first_name@plt>
  40df2c:	mov	x1, x0
  40df30:	ldr	x0, [sp, #24]
  40df34:	ldrb	w0, [x0]
  40df38:	ldr	x3, [sp, #32]
  40df3c:	mov	w2, w0
  40df40:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40df44:	add	x0, x0, #0x650
  40df48:	bl	4024d0 <_nc_warning@plt>
  40df4c:	b	40e1a8 <tigetstr@plt+0xbb28>
  40df50:	ldrb	w0, [sp, #63]
  40df54:	cmp	w0, #0x0
  40df58:	b.eq	40e184 <tigetstr@plt+0xbb04>  // b.none
  40df5c:	strb	wzr, [sp, #63]
  40df60:	ldr	w0, [sp, #20]
  40df64:	cmp	w0, #0x1
  40df68:	b.le	40e070 <tigetstr@plt+0xb9f0>
  40df6c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40df70:	add	x0, x0, #0x500
  40df74:	ldr	x1, [x0]
  40df78:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40df7c:	add	x0, x0, #0x500
  40df80:	ldr	x0, [x0, #8]
  40df84:	sub	x0, x0, #0x1
  40df88:	add	x0, x1, x0
  40df8c:	mov	w1, #0xa                   	// #10
  40df90:	strb	w1, [x0]
  40df94:	ldr	w1, [sp, #20]
  40df98:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40df9c:	add	x0, x0, #0x500
  40dfa0:	bl	40d9d0 <tigetstr@plt+0xb350>
  40dfa4:	mov	x2, #0x1                   	// #1
  40dfa8:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40dfac:	add	x1, x0, #0x640
  40dfb0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40dfb4:	add	x0, x0, #0x500
  40dfb8:	bl	40c02c <tigetstr@plt+0x99ac>
  40dfbc:	ldr	x0, [sp, #24]
  40dfc0:	add	x1, x0, #0x1
  40dfc4:	str	x1, [sp, #24]
  40dfc8:	mov	x2, #0x1                   	// #1
  40dfcc:	mov	x1, x0
  40dfd0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40dfd4:	add	x0, x0, #0x500
  40dfd8:	bl	40c02c <tigetstr@plt+0x99ac>
  40dfdc:	ldr	x0, [sp, #24]
  40dfe0:	ldrb	w0, [x0]
  40dfe4:	cmp	w0, #0x25
  40dfe8:	b.ne	40e068 <tigetstr@plt+0xb9e8>  // b.any
  40dfec:	ldr	x0, [sp, #24]
  40dff0:	add	x0, x0, #0x1
  40dff4:	ldrb	w0, [x0]
  40dff8:	cmp	w0, #0x0
  40dffc:	b.eq	40e068 <tigetstr@plt+0xb9e8>  // b.none
  40e000:	ldr	x0, [sp, #24]
  40e004:	add	x0, x0, #0x1
  40e008:	ldrb	w0, [x0]
  40e00c:	mov	w1, w0
  40e010:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40e014:	add	x0, x0, #0x670
  40e018:	bl	4024e0 <strchr@plt>
  40e01c:	cmp	x0, #0x0
  40e020:	b.ne	40e068 <tigetstr@plt+0xb9e8>  // b.any
  40e024:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e028:	add	x0, x0, #0x500
  40e02c:	ldr	x1, [x0]
  40e030:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e034:	add	x0, x0, #0x500
  40e038:	ldr	x0, [x0, #8]
  40e03c:	add	x3, x0, #0x1
  40e040:	adrp	x2, 428000 <tigetstr@plt+0x25980>
  40e044:	add	x2, x2, #0x500
  40e048:	str	x3, [x2, #8]
  40e04c:	add	x0, x1, x0
  40e050:	mov	w1, #0xa                   	// #10
  40e054:	strb	w1, [x0]
  40e058:	ldr	w1, [sp, #20]
  40e05c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e060:	add	x0, x0, #0x500
  40e064:	bl	40d9d0 <tigetstr@plt+0xb350>
  40e068:	ldr	x0, [sp, #24]
  40e06c:	b	40e1bc <tigetstr@plt+0xbb3c>
  40e070:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e074:	add	x0, x0, #0x4d7
  40e078:	ldrb	w0, [x0]
  40e07c:	cmp	w0, #0x0
  40e080:	b.eq	40e184 <tigetstr@plt+0xbb04>  // b.none
  40e084:	ldr	x0, [sp, #40]
  40e088:	ldr	x0, [x0]
  40e08c:	bl	402150 <_nc_first_name@plt>
  40e090:	ldr	x2, [sp, #32]
  40e094:	mov	x1, x0
  40e098:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40e09c:	add	x0, x0, #0x678
  40e0a0:	bl	4024d0 <_nc_warning@plt>
  40e0a4:	b	40e184 <tigetstr@plt+0xbb04>
  40e0a8:	ldrb	w0, [sp, #63]
  40e0ac:	cmp	w0, #0x0
  40e0b0:	b.eq	40e140 <tigetstr@plt+0xbac0>  // b.none
  40e0b4:	ldrb	w0, [sp, #62]
  40e0b8:	cmp	w0, #0x0
  40e0bc:	b.eq	40e140 <tigetstr@plt+0xbac0>  // b.none
  40e0c0:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40e0c4:	add	x1, x0, #0x640
  40e0c8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e0cc:	add	x0, x0, #0x500
  40e0d0:	bl	40da28 <tigetstr@plt+0xb3a8>
  40e0d4:	and	w0, w0, #0xff
  40e0d8:	eor	w0, w0, #0x1
  40e0dc:	and	w0, w0, #0xff
  40e0e0:	cmp	w0, #0x0
  40e0e4:	b.eq	40e140 <tigetstr@plt+0xbac0>  // b.none
  40e0e8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e0ec:	add	x0, x0, #0x500
  40e0f0:	ldr	x1, [x0]
  40e0f4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e0f8:	add	x0, x0, #0x500
  40e0fc:	ldr	x0, [x0, #8]
  40e100:	sub	x0, x0, #0x1
  40e104:	add	x0, x1, x0
  40e108:	mov	w1, #0xa                   	// #10
  40e10c:	strb	w1, [x0]
  40e110:	ldr	w0, [sp, #20]
  40e114:	add	w0, w0, #0x1
  40e118:	mov	w1, w0
  40e11c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e120:	add	x0, x0, #0x500
  40e124:	bl	40d9d0 <tigetstr@plt+0xb350>
  40e128:	mov	x2, #0x1                   	// #1
  40e12c:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40e130:	add	x1, x0, #0x640
  40e134:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e138:	add	x0, x0, #0x500
  40e13c:	bl	40c02c <tigetstr@plt+0x99ac>
  40e140:	strb	wzr, [sp, #62]
  40e144:	strb	wzr, [sp, #63]
  40e148:	b	40e188 <tigetstr@plt+0xbb08>
  40e14c:	mov	x2, #0x2                   	// #2
  40e150:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40e154:	add	x1, x0, #0x5f8
  40e158:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e15c:	add	x0, x0, #0x500
  40e160:	bl	40c02c <tigetstr@plt+0x99ac>
  40e164:	ldr	x0, [sp, #24]
  40e168:	add	x0, x0, #0x1
  40e16c:	str	x0, [sp, #24]
  40e170:	b	40e1a8 <tigetstr@plt+0xbb28>
  40e174:	strb	wzr, [sp, #63]
  40e178:	b	40e188 <tigetstr@plt+0xbb08>
  40e17c:	nop
  40e180:	b	40e188 <tigetstr@plt+0xbb08>
  40e184:	nop
  40e188:	ldr	x0, [sp, #24]
  40e18c:	add	x1, x0, #0x1
  40e190:	str	x1, [sp, #24]
  40e194:	mov	x2, #0x1                   	// #1
  40e198:	mov	x1, x0
  40e19c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e1a0:	add	x0, x0, #0x500
  40e1a4:	bl	40c02c <tigetstr@plt+0x99ac>
  40e1a8:	ldr	x0, [sp, #24]
  40e1ac:	ldrb	w0, [x0]
  40e1b0:	cmp	w0, #0x0
  40e1b4:	b.ne	40dc44 <tigetstr@plt+0xb5c4>  // b.any
  40e1b8:	ldr	x0, [sp, #24]
  40e1bc:	ldp	x29, x30, [sp], #64
  40e1c0:	ret
  40e1c4:	sub	sp, sp, #0x40
  40e1c8:	str	w0, [sp, #12]
  40e1cc:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40e1d0:	add	x0, x0, #0x698
  40e1d4:	str	x0, [sp, #56]
  40e1d8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e1dc:	add	x0, x0, #0x4c4
  40e1e0:	ldr	w0, [x0]
  40e1e4:	cmp	w0, #0x2
  40e1e8:	b.eq	40e278 <tigetstr@plt+0xbbf8>  // b.none
  40e1ec:	ldr	w0, [sp, #12]
  40e1f0:	cmp	w0, #0xff
  40e1f4:	b.le	40e278 <tigetstr@plt+0xbbf8>
  40e1f8:	ldrsw	x0, [sp, #12]
  40e1fc:	str	x0, [sp, #40]
  40e200:	mov	w0, #0x40                  	// #64
  40e204:	str	w0, [sp, #36]
  40e208:	mov	w0, #0x8                   	// #8
  40e20c:	str	w0, [sp, #52]
  40e210:	b	40e268 <tigetstr@plt+0xbbe8>
  40e214:	ldr	w0, [sp, #52]
  40e218:	mov	x1, #0x1                   	// #1
  40e21c:	lsl	x0, x1, x0
  40e220:	str	x0, [sp, #24]
  40e224:	ldr	x0, [sp, #24]
  40e228:	sub	x0, x0, #0x10
  40e22c:	ldr	x1, [sp, #40]
  40e230:	cmp	x1, x0
  40e234:	b.cc	40e25c <tigetstr@plt+0xbbdc>  // b.lo, b.ul, b.last
  40e238:	ldr	x0, [sp, #24]
  40e23c:	add	x0, x0, #0x10
  40e240:	ldr	x1, [sp, #40]
  40e244:	cmp	x1, x0
  40e248:	b.cs	40e25c <tigetstr@plt+0xbbdc>  // b.hs, b.nlast
  40e24c:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40e250:	add	x0, x0, #0x6a0
  40e254:	str	x0, [sp, #56]
  40e258:	b	40e278 <tigetstr@plt+0xbbf8>
  40e25c:	ldr	w0, [sp, #52]
  40e260:	add	w0, w0, #0x1
  40e264:	str	w0, [sp, #52]
  40e268:	ldr	w1, [sp, #52]
  40e26c:	ldr	w0, [sp, #36]
  40e270:	cmp	w1, w0
  40e274:	b.lt	40e214 <tigetstr@plt+0xbb94>  // b.tstop
  40e278:	ldr	x0, [sp, #56]
  40e27c:	add	sp, sp, #0x40
  40e280:	ret
  40e284:	mov	x12, #0x1160                	// #4448
  40e288:	sub	sp, sp, x12
  40e28c:	stp	x29, x30, [sp]
  40e290:	mov	x29, sp
  40e294:	str	x19, [sp, #16]
  40e298:	str	x0, [sp, #56]
  40e29c:	str	x1, [sp, #48]
  40e2a0:	str	w2, [sp, #44]
  40e2a4:	str	w3, [sp, #40]
  40e2a8:	str	w4, [sp, #36]
  40e2ac:	str	w5, [sp, #32]
  40e2b0:	str	wzr, [sp, #4424]
  40e2b4:	str	wzr, [sp, #4420]
  40e2b8:	str	wzr, [sp, #4416]
  40e2bc:	add	x0, sp, #0x1, lsl #12
  40e2c0:	strb	wzr, [x0, #319]
  40e2c4:	mov	w0, #0xc                   	// #12
  40e2c8:	str	w0, [sp, #4428]
  40e2cc:	ldr	x0, [sp, #48]
  40e2d0:	cmp	x0, #0x0
  40e2d4:	b.ne	40e2f4 <tigetstr@plt+0xbc74>  // b.any
  40e2d8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e2dc:	add	x0, x0, #0x548
  40e2e0:	ldr	x1, [sp, #56]
  40e2e4:	str	x1, [x0]
  40e2e8:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  40e2ec:	add	x0, x0, #0x914
  40e2f0:	str	x0, [sp, #48]
  40e2f4:	mov	x1, #0x0                   	// #0
  40e2f8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e2fc:	add	x0, x0, #0x4e8
  40e300:	bl	40c134 <tigetstr@plt+0x9ab4>
  40e304:	ldr	w0, [sp, #44]
  40e308:	cmp	w0, #0x0
  40e30c:	b.eq	40e32c <tigetstr@plt+0xbcac>  // b.none
  40e310:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e314:	add	x0, x0, #0x440
  40e318:	ldr	w1, [x0]
  40e31c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e320:	add	x0, x0, #0x4cc
  40e324:	str	w1, [x0]
  40e328:	b	40e3ec <tigetstr@plt+0xbd6c>
  40e32c:	ldr	x0, [sp, #56]
  40e330:	ldr	x0, [x0]
  40e334:	mov	x1, x0
  40e338:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e33c:	add	x0, x0, #0x4e8
  40e340:	bl	40c134 <tigetstr@plt+0x9ab4>
  40e344:	ldr	w0, [sp, #36]
  40e348:	cmp	w0, #0x0
  40e34c:	b.ne	40e39c <tigetstr@plt+0xbd1c>  // b.any
  40e350:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e354:	add	x0, x0, #0x4e8
  40e358:	ldr	x0, [x0]
  40e35c:	str	x0, [sp, #4400]
  40e360:	b	40e38c <tigetstr@plt+0xbd0c>
  40e364:	ldr	x0, [sp, #4400]
  40e368:	ldrb	w0, [x0]
  40e36c:	cmp	w0, #0x3a
  40e370:	b.ne	40e380 <tigetstr@plt+0xbd00>  // b.any
  40e374:	ldr	x0, [sp, #4400]
  40e378:	mov	w1, #0x3d                  	// #61
  40e37c:	strb	w1, [x0]
  40e380:	ldr	x0, [sp, #4400]
  40e384:	add	x0, x0, #0x1
  40e388:	str	x0, [sp, #4400]
  40e38c:	ldr	x0, [sp, #4400]
  40e390:	ldrb	w0, [x0]
  40e394:	cmp	w0, #0x0
  40e398:	b.ne	40e364 <tigetstr@plt+0xbce4>  // b.any
  40e39c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e3a0:	add	x0, x0, #0x448
  40e3a4:	ldr	x0, [x0]
  40e3a8:	mov	x1, x0
  40e3ac:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e3b0:	add	x0, x0, #0x4e8
  40e3b4:	bl	40c134 <tigetstr@plt+0x9ab4>
  40e3b8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e3bc:	add	x0, x0, #0x4e8
  40e3c0:	ldr	x0, [x0, #8]
  40e3c4:	mov	w1, w0
  40e3c8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e3cc:	add	x0, x0, #0x4cc
  40e3d0:	str	w1, [x0]
  40e3d4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e3d8:	add	x0, x0, #0x43c
  40e3dc:	ldr	w0, [x0]
  40e3e0:	cmp	w0, #0x1
  40e3e4:	b.le	40e3ec <tigetstr@plt+0xbd6c>
  40e3e8:	bl	40ce24 <tigetstr@plt+0xa7a4>
  40e3ec:	str	wzr, [sp, #4444]
  40e3f0:	b	40e5f4 <tigetstr@plt+0xbf74>
  40e3f4:	ldr	w0, [sp, #4444]
  40e3f8:	cmp	w0, #0x2b
  40e3fc:	b.hi	40e43c <tigetstr@plt+0xbdbc>  // b.pmore
  40e400:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e404:	add	x0, x0, #0x4c8
  40e408:	ldr	w0, [x0]
  40e40c:	cmp	w0, #0x1
  40e410:	b.eq	40e434 <tigetstr@plt+0xbdb4>  // b.none
  40e414:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e418:	add	x0, x0, #0x518
  40e41c:	ldr	x1, [x0]
  40e420:	ldr	w0, [sp, #4444]
  40e424:	lsl	x0, x0, #2
  40e428:	add	x0, x1, x0
  40e42c:	ldr	w0, [x0]
  40e430:	b	40e440 <tigetstr@plt+0xbdc0>
  40e434:	ldr	w0, [sp, #4444]
  40e438:	b	40e440 <tigetstr@plt+0xbdc0>
  40e43c:	ldr	w0, [sp, #4444]
  40e440:	str	w0, [sp, #4292]
  40e444:	ldr	w0, [sp, #4292]
  40e448:	cmp	w0, #0x2b
  40e44c:	b.le	40e48c <tigetstr@plt+0xbe0c>
  40e450:	ldr	x0, [sp, #56]
  40e454:	ldr	x1, [x0, #48]
  40e458:	ldr	w2, [sp, #4292]
  40e45c:	ldr	x0, [sp, #56]
  40e460:	ldrh	w0, [x0, #56]
  40e464:	mov	w3, w0
  40e468:	ldr	x0, [sp, #56]
  40e46c:	ldrh	w0, [x0, #62]
  40e470:	sub	w0, w3, w0
  40e474:	sub	w0, w2, w0
  40e478:	sxtw	x0, w0
  40e47c:	lsl	x0, x0, #3
  40e480:	add	x0, x1, x0
  40e484:	ldr	x0, [x0]
  40e488:	b	40e4ac <tigetstr@plt+0xbe2c>
  40e48c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e490:	add	x0, x0, #0x530
  40e494:	ldr	x1, [x0]
  40e498:	ldr	w0, [sp, #4292]
  40e49c:	sxtw	x0, w0
  40e4a0:	lsl	x0, x0, #3
  40e4a4:	add	x0, x1, x0
  40e4a8:	ldr	x0, [x0]
  40e4ac:	str	x0, [sp, #4280]
  40e4b0:	ldr	w1, [sp, #4292]
  40e4b4:	mov	w0, #0x0                   	// #0
  40e4b8:	bl	40ca08 <tigetstr@plt+0xa388>
  40e4bc:	and	w0, w0, #0xff
  40e4c0:	eor	w0, w0, #0x1
  40e4c4:	and	w0, w0, #0xff
  40e4c8:	cmp	w0, #0x0
  40e4cc:	b.ne	40e5dc <tigetstr@plt+0xbf5c>  // b.any
  40e4d0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e4d4:	add	x0, x0, #0x4c4
  40e4d8:	ldr	w0, [x0]
  40e4dc:	cmp	w0, #0x0
  40e4e0:	b.eq	40e4f8 <tigetstr@plt+0xbe78>  // b.none
  40e4e4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e4e8:	add	x0, x0, #0x4c4
  40e4ec:	ldr	w0, [x0]
  40e4f0:	cmp	w0, #0x1
  40e4f4:	b.ne	40e54c <tigetstr@plt+0xbecc>  // b.any
  40e4f8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e4fc:	add	x0, x0, #0x4c8
  40e500:	ldr	w0, [x0]
  40e504:	cmp	w0, #0x3
  40e508:	b.eq	40e54c <tigetstr@plt+0xbecc>  // b.none
  40e50c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40e510:	ldr	x0, [x0, #3912]
  40e514:	ldrb	w0, [x0]
  40e518:	eor	w0, w0, #0x1
  40e51c:	and	w0, w0, #0xff
  40e520:	cmp	w0, #0x0
  40e524:	b.eq	40e54c <tigetstr@plt+0xbecc>  // b.none
  40e528:	ldr	x0, [sp, #4280]
  40e52c:	ldrb	w0, [x0]
  40e530:	cmp	w0, #0x4f
  40e534:	b.ne	40e54c <tigetstr@plt+0xbecc>  // b.any
  40e538:	ldr	x0, [sp, #4280]
  40e53c:	add	x0, x0, #0x1
  40e540:	ldrb	w0, [x0]
  40e544:	cmp	w0, #0x54
  40e548:	b.eq	40e5e4 <tigetstr@plt+0xbf64>  // b.none
  40e54c:	ldr	x2, [sp, #48]
  40e550:	ldr	w1, [sp, #4292]
  40e554:	mov	w0, #0x0                   	// #0
  40e558:	blr	x2
  40e55c:	str	w0, [sp, #4260]
  40e560:	ldr	w0, [sp, #4260]
  40e564:	cmn	w0, #0x1
  40e568:	b.eq	40e5e8 <tigetstr@plt+0xbf68>  // b.none
  40e56c:	add	x0, sp, #0x58
  40e570:	ldr	x1, [sp, #4280]
  40e574:	bl	402520 <strcpy@plt>
  40e578:	ldr	w0, [sp, #4260]
  40e57c:	cmp	w0, #0x0
  40e580:	b.gt	40e5a4 <tigetstr@plt+0xbf24>
  40e584:	add	x0, sp, #0x58
  40e588:	bl	402160 <strlen@plt>
  40e58c:	mov	x1, x0
  40e590:	add	x0, sp, #0x58
  40e594:	add	x0, x0, x1
  40e598:	mov	w1, #0x40                  	// #64
  40e59c:	strh	w1, [x0]
  40e5a0:	b	40e5c4 <tigetstr@plt+0xbf44>
  40e5a4:	ldr	w0, [sp, #4292]
  40e5a8:	add	w0, w0, #0x1
  40e5ac:	ldr	w1, [sp, #4424]
  40e5b0:	cmp	w1, w0
  40e5b4:	b.cs	40e5c4 <tigetstr@plt+0xbf44>  // b.hs, b.nlast
  40e5b8:	ldr	w0, [sp, #4292]
  40e5bc:	add	w0, w0, #0x1
  40e5c0:	str	w0, [sp, #4424]
  40e5c4:	add	x0, sp, #0x58
  40e5c8:	bl	40d908 <tigetstr@plt+0xb288>
  40e5cc:	mov	w0, #0x1                   	// #1
  40e5d0:	add	x1, sp, #0x1, lsl #12
  40e5d4:	strb	w0, [x1, #319]
  40e5d8:	b	40e5e8 <tigetstr@plt+0xbf68>
  40e5dc:	nop
  40e5e0:	b	40e5e8 <tigetstr@plt+0xbf68>
  40e5e4:	nop
  40e5e8:	ldr	w0, [sp, #4444]
  40e5ec:	add	w0, w0, #0x1
  40e5f0:	str	w0, [sp, #4444]
  40e5f4:	ldr	x0, [sp, #56]
  40e5f8:	ldrh	w0, [x0, #56]
  40e5fc:	mov	w1, w0
  40e600:	ldr	w0, [sp, #4444]
  40e604:	cmp	w0, w1
  40e608:	b.cc	40e3f4 <tigetstr@plt+0xbd74>  // b.lo, b.ul, b.last
  40e60c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e610:	add	x0, x0, #0x4cc
  40e614:	ldr	w1, [x0]
  40e618:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e61c:	add	x0, x0, #0x440
  40e620:	ldr	w0, [x0]
  40e624:	cmp	w1, w0
  40e628:	b.eq	40e644 <tigetstr@plt+0xbfc4>  // b.none
  40e62c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e630:	add	x0, x0, #0x43c
  40e634:	ldr	w0, [x0]
  40e638:	cmp	w0, #0x1
  40e63c:	b.le	40e644 <tigetstr@plt+0xbfc4>
  40e640:	bl	40ce24 <tigetstr@plt+0xa7a4>
  40e644:	str	wzr, [sp, #4444]
  40e648:	b	40e8d4 <tigetstr@plt+0xc254>
  40e64c:	ldr	w0, [sp, #4444]
  40e650:	cmp	w0, #0x26
  40e654:	b.hi	40e694 <tigetstr@plt+0xc014>  // b.pmore
  40e658:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e65c:	add	x0, x0, #0x4c8
  40e660:	ldr	w0, [x0]
  40e664:	cmp	w0, #0x1
  40e668:	b.eq	40e68c <tigetstr@plt+0xc00c>  // b.none
  40e66c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e670:	add	x0, x0, #0x520
  40e674:	ldr	x1, [x0]
  40e678:	ldr	w0, [sp, #4444]
  40e67c:	lsl	x0, x0, #2
  40e680:	add	x0, x1, x0
  40e684:	ldr	w0, [x0]
  40e688:	b	40e698 <tigetstr@plt+0xc018>
  40e68c:	ldr	w0, [sp, #4444]
  40e690:	b	40e698 <tigetstr@plt+0xc018>
  40e694:	ldr	w0, [sp, #4444]
  40e698:	str	w0, [sp, #4292]
  40e69c:	ldr	w0, [sp, #4292]
  40e6a0:	cmp	w0, #0x26
  40e6a4:	b.le	40e6f0 <tigetstr@plt+0xc070>
  40e6a8:	ldr	x0, [sp, #56]
  40e6ac:	ldr	x1, [x0, #48]
  40e6b0:	ldr	w2, [sp, #4292]
  40e6b4:	ldr	x0, [sp, #56]
  40e6b8:	ldrh	w0, [x0, #58]
  40e6bc:	mov	w3, w0
  40e6c0:	ldr	x0, [sp, #56]
  40e6c4:	ldrh	w0, [x0, #64]
  40e6c8:	sub	w0, w3, w0
  40e6cc:	sub	w0, w2, w0
  40e6d0:	ldr	x2, [sp, #56]
  40e6d4:	ldrh	w2, [x2, #62]
  40e6d8:	add	w0, w0, w2
  40e6dc:	sxtw	x0, w0
  40e6e0:	lsl	x0, x0, #3
  40e6e4:	add	x0, x1, x0
  40e6e8:	ldr	x0, [x0]
  40e6ec:	b	40e710 <tigetstr@plt+0xc090>
  40e6f0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e6f4:	add	x0, x0, #0x538
  40e6f8:	ldr	x1, [x0]
  40e6fc:	ldr	w0, [sp, #4292]
  40e700:	sxtw	x0, w0
  40e704:	lsl	x0, x0, #3
  40e708:	add	x0, x1, x0
  40e70c:	ldr	x0, [x0]
  40e710:	str	x0, [sp, #4280]
  40e714:	ldr	w1, [sp, #4292]
  40e718:	mov	w0, #0x1                   	// #1
  40e71c:	bl	40ca08 <tigetstr@plt+0xa388>
  40e720:	and	w0, w0, #0xff
  40e724:	eor	w0, w0, #0x1
  40e728:	and	w0, w0, #0xff
  40e72c:	cmp	w0, #0x0
  40e730:	b.ne	40e8bc <tigetstr@plt+0xc23c>  // b.any
  40e734:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e738:	add	x0, x0, #0x4c4
  40e73c:	ldr	w0, [x0]
  40e740:	cmp	w0, #0x0
  40e744:	b.eq	40e75c <tigetstr@plt+0xc0dc>  // b.none
  40e748:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e74c:	add	x0, x0, #0x4c4
  40e750:	ldr	w0, [x0]
  40e754:	cmp	w0, #0x1
  40e758:	b.ne	40e7b0 <tigetstr@plt+0xc130>  // b.any
  40e75c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e760:	add	x0, x0, #0x4c8
  40e764:	ldr	w0, [x0]
  40e768:	cmp	w0, #0x3
  40e76c:	b.eq	40e7b0 <tigetstr@plt+0xc130>  // b.none
  40e770:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40e774:	ldr	x0, [x0, #3912]
  40e778:	ldrb	w0, [x0]
  40e77c:	eor	w0, w0, #0x1
  40e780:	and	w0, w0, #0xff
  40e784:	cmp	w0, #0x0
  40e788:	b.eq	40e7b0 <tigetstr@plt+0xc130>  // b.none
  40e78c:	ldr	x0, [sp, #4280]
  40e790:	ldrb	w0, [x0]
  40e794:	cmp	w0, #0x4f
  40e798:	b.ne	40e7b0 <tigetstr@plt+0xc130>  // b.any
  40e79c:	ldr	x0, [sp, #4280]
  40e7a0:	add	x0, x0, #0x1
  40e7a4:	ldrb	w0, [x0]
  40e7a8:	cmp	w0, #0x54
  40e7ac:	b.eq	40e8c4 <tigetstr@plt+0xc244>  // b.none
  40e7b0:	ldr	x2, [sp, #48]
  40e7b4:	ldr	w1, [sp, #4292]
  40e7b8:	mov	w0, #0x1                   	// #1
  40e7bc:	blr	x2
  40e7c0:	str	w0, [sp, #4260]
  40e7c4:	ldr	w0, [sp, #4260]
  40e7c8:	cmn	w0, #0x1
  40e7cc:	b.eq	40e8c8 <tigetstr@plt+0xc248>  // b.none
  40e7d0:	ldr	x0, [sp, #56]
  40e7d4:	ldr	x1, [x0, #24]
  40e7d8:	ldr	w0, [sp, #4292]
  40e7dc:	lsl	x0, x0, #2
  40e7e0:	add	x0, x1, x0
  40e7e4:	ldr	w0, [x0]
  40e7e8:	cmp	w0, #0x0
  40e7ec:	b.ge	40e80c <tigetstr@plt+0xc18c>  // b.tcont
  40e7f0:	add	x3, sp, #0x58
  40e7f4:	ldr	x2, [sp, #4280]
  40e7f8:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40e7fc:	add	x1, x0, #0x6a8
  40e800:	mov	x0, x3
  40e804:	bl	4021d0 <sprintf@plt>
  40e808:	b	40e8a4 <tigetstr@plt+0xc224>
  40e80c:	add	x3, sp, #0x58
  40e810:	ldr	x2, [sp, #4280]
  40e814:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40e818:	add	x1, x0, #0x6b0
  40e81c:	mov	x0, x3
  40e820:	bl	4021d0 <sprintf@plt>
  40e824:	add	x0, sp, #0x58
  40e828:	bl	402160 <strlen@plt>
  40e82c:	str	x0, [sp, #4208]
  40e830:	add	x1, sp, #0x58
  40e834:	ldr	x0, [sp, #4208]
  40e838:	add	x19, x1, x0
  40e83c:	ldr	x0, [sp, #56]
  40e840:	ldr	x1, [x0, #24]
  40e844:	ldr	w0, [sp, #4292]
  40e848:	lsl	x0, x0, #2
  40e84c:	add	x0, x1, x0
  40e850:	ldr	w0, [x0]
  40e854:	bl	40e1c4 <tigetstr@plt+0xbb44>
  40e858:	mov	x3, x0
  40e85c:	ldr	x0, [sp, #56]
  40e860:	ldr	x1, [x0, #24]
  40e864:	ldr	w0, [sp, #4292]
  40e868:	lsl	x0, x0, #2
  40e86c:	add	x0, x1, x0
  40e870:	ldr	w0, [x0]
  40e874:	mov	w2, w0
  40e878:	mov	x1, x3
  40e87c:	mov	x0, x19
  40e880:	bl	4021d0 <sprintf@plt>
  40e884:	ldr	w0, [sp, #4292]
  40e888:	add	w0, w0, #0x1
  40e88c:	ldr	w1, [sp, #4420]
  40e890:	cmp	w1, w0
  40e894:	b.cs	40e8a4 <tigetstr@plt+0xc224>  // b.hs, b.nlast
  40e898:	ldr	w0, [sp, #4292]
  40e89c:	add	w0, w0, #0x1
  40e8a0:	str	w0, [sp, #4420]
  40e8a4:	add	x0, sp, #0x58
  40e8a8:	bl	40d908 <tigetstr@plt+0xb288>
  40e8ac:	mov	w0, #0x1                   	// #1
  40e8b0:	add	x1, sp, #0x1, lsl #12
  40e8b4:	strb	w0, [x1, #319]
  40e8b8:	b	40e8c8 <tigetstr@plt+0xc248>
  40e8bc:	nop
  40e8c0:	b	40e8c8 <tigetstr@plt+0xc248>
  40e8c4:	nop
  40e8c8:	ldr	w0, [sp, #4444]
  40e8cc:	add	w0, w0, #0x1
  40e8d0:	str	w0, [sp, #4444]
  40e8d4:	ldr	x0, [sp, #56]
  40e8d8:	ldrh	w0, [x0, #58]
  40e8dc:	mov	w1, w0
  40e8e0:	ldr	w0, [sp, #4444]
  40e8e4:	cmp	w0, w1
  40e8e8:	b.cc	40e64c <tigetstr@plt+0xbfcc>  // b.lo, b.ul, b.last
  40e8ec:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e8f0:	add	x0, x0, #0x4cc
  40e8f4:	ldr	w1, [x0]
  40e8f8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e8fc:	add	x0, x0, #0x440
  40e900:	ldr	w0, [x0]
  40e904:	cmp	w1, w0
  40e908:	b.eq	40e924 <tigetstr@plt+0xc2a4>  // b.none
  40e90c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e910:	add	x0, x0, #0x43c
  40e914:	ldr	w0, [x0]
  40e918:	cmp	w0, #0x1
  40e91c:	b.le	40e924 <tigetstr@plt+0xc2a4>
  40e920:	bl	40ce24 <tigetstr@plt+0xa7a4>
  40e924:	ldr	w0, [sp, #4420]
  40e928:	lsl	w1, w0, #1
  40e92c:	ldr	w0, [sp, #4424]
  40e930:	add	w19, w1, w0
  40e934:	ldr	x0, [sp, #56]
  40e938:	ldr	x0, [x0]
  40e93c:	bl	402160 <strlen@plt>
  40e940:	add	w1, w19, w0
  40e944:	ldr	w0, [sp, #4428]
  40e948:	add	w0, w1, w0
  40e94c:	add	w0, w0, #0x1
  40e950:	str	w0, [sp, #4428]
  40e954:	ldr	w0, [sp, #4428]
  40e958:	and	w0, w0, #0x1
  40e95c:	cmp	w0, #0x0
  40e960:	b.eq	40e970 <tigetstr@plt+0xc2f0>  // b.none
  40e964:	ldr	w0, [sp, #4428]
  40e968:	add	w0, w0, #0x1
  40e96c:	str	w0, [sp, #4428]
  40e970:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40e974:	add	x0, x0, #0x4c4
  40e978:	ldr	w0, [x0]
  40e97c:	cmp	w0, #0x2
  40e980:	b.ne	40ea9c <tigetstr@plt+0xc41c>  // b.any
  40e984:	ldr	x0, [sp, #56]
  40e988:	ldr	x0, [x0, #32]
  40e98c:	add	x0, x0, #0xc58
  40e990:	ldr	x0, [x0]
  40e994:	cmn	x0, #0x1
  40e998:	b.eq	40ea9c <tigetstr@plt+0xc41c>  // b.none
  40e99c:	ldr	x0, [sp, #56]
  40e9a0:	ldr	x0, [x0, #32]
  40e9a4:	add	x0, x0, #0xc58
  40e9a8:	ldr	x0, [x0]
  40e9ac:	cmp	x0, #0x0
  40e9b0:	b.eq	40ea9c <tigetstr@plt+0xc41c>  // b.none
  40e9b4:	ldr	x0, [sp, #56]
  40e9b8:	ldr	x0, [x0, #32]
  40e9bc:	add	x0, x0, #0x190
  40e9c0:	ldr	x0, [x0]
  40e9c4:	cmn	x0, #0x1
  40e9c8:	b.eq	40ea28 <tigetstr@plt+0xc3a8>  // b.none
  40e9cc:	ldr	x0, [sp, #56]
  40e9d0:	ldr	x0, [x0, #32]
  40e9d4:	add	x0, x0, #0x190
  40e9d8:	ldr	x0, [x0]
  40e9dc:	cmp	x0, #0x0
  40e9e0:	b.eq	40ea28 <tigetstr@plt+0xc3a8>  // b.none
  40e9e4:	ldr	x0, [sp, #56]
  40e9e8:	ldr	x0, [x0, #32]
  40e9ec:	add	x0, x0, #0x190
  40e9f0:	ldr	x2, [x0]
  40e9f4:	ldr	x0, [sp, #56]
  40e9f8:	ldr	x0, [x0, #32]
  40e9fc:	add	x0, x0, #0xc58
  40ea00:	ldr	x0, [x0]
  40ea04:	mov	x1, x0
  40ea08:	mov	x0, x2
  40ea0c:	bl	402460 <strcmp@plt>
  40ea10:	cmp	w0, #0x0
  40ea14:	b.ne	40ea28 <tigetstr@plt+0xc3a8>  // b.any
  40ea18:	ldr	x0, [sp, #56]
  40ea1c:	ldr	x0, [x0, #32]
  40ea20:	add	x0, x0, #0x190
  40ea24:	str	xzr, [x0]
  40ea28:	ldr	x0, [sp, #56]
  40ea2c:	ldr	x0, [x0, #32]
  40ea30:	add	x0, x0, #0x3d8
  40ea34:	ldr	x0, [x0]
  40ea38:	cmn	x0, #0x1
  40ea3c:	b.eq	40ea9c <tigetstr@plt+0xc41c>  // b.none
  40ea40:	ldr	x0, [sp, #56]
  40ea44:	ldr	x0, [x0, #32]
  40ea48:	add	x0, x0, #0x3d8
  40ea4c:	ldr	x0, [x0]
  40ea50:	cmp	x0, #0x0
  40ea54:	b.eq	40ea9c <tigetstr@plt+0xc41c>  // b.none
  40ea58:	ldr	x0, [sp, #56]
  40ea5c:	ldr	x0, [x0, #32]
  40ea60:	add	x0, x0, #0x3d8
  40ea64:	ldr	x2, [x0]
  40ea68:	ldr	x0, [sp, #56]
  40ea6c:	ldr	x0, [x0, #32]
  40ea70:	add	x0, x0, #0xc58
  40ea74:	ldr	x0, [x0]
  40ea78:	mov	x1, x0
  40ea7c:	mov	x0, x2
  40ea80:	bl	402460 <strcmp@plt>
  40ea84:	cmp	w0, #0x0
  40ea88:	b.ne	40ea9c <tigetstr@plt+0xc41c>  // b.any
  40ea8c:	ldr	x0, [sp, #56]
  40ea90:	ldr	x0, [x0, #32]
  40ea94:	add	x0, x0, #0x3d8
  40ea98:	str	xzr, [x0]
  40ea9c:	str	wzr, [sp, #4444]
  40eaa0:	b	40f390 <tigetstr@plt+0xcd10>
  40eaa4:	ldr	w0, [sp, #4444]
  40eaa8:	cmp	w0, #0x19d
  40eaac:	b.hi	40eaec <tigetstr@plt+0xc46c>  // b.pmore
  40eab0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40eab4:	add	x0, x0, #0x4c8
  40eab8:	ldr	w0, [x0]
  40eabc:	cmp	w0, #0x1
  40eac0:	b.eq	40eae4 <tigetstr@plt+0xc464>  // b.none
  40eac4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40eac8:	add	x0, x0, #0x528
  40eacc:	ldr	x1, [x0]
  40ead0:	ldr	w0, [sp, #4444]
  40ead4:	lsl	x0, x0, #2
  40ead8:	add	x0, x1, x0
  40eadc:	ldr	w0, [x0]
  40eae0:	b	40eaf0 <tigetstr@plt+0xc470>
  40eae4:	ldr	w0, [sp, #4444]
  40eae8:	b	40eaf0 <tigetstr@plt+0xc470>
  40eaec:	ldr	w0, [sp, #4444]
  40eaf0:	str	w0, [sp, #4292]
  40eaf4:	ldr	w0, [sp, #4292]
  40eaf8:	cmp	w0, #0x19d
  40eafc:	b.le	40eb58 <tigetstr@plt+0xc4d8>
  40eb00:	ldr	x0, [sp, #56]
  40eb04:	ldr	x1, [x0, #48]
  40eb08:	ldr	w2, [sp, #4292]
  40eb0c:	ldr	x0, [sp, #56]
  40eb10:	ldrh	w0, [x0, #60]
  40eb14:	mov	w3, w0
  40eb18:	ldr	x0, [sp, #56]
  40eb1c:	ldrh	w0, [x0, #66]
  40eb20:	sub	w0, w3, w0
  40eb24:	sub	w2, w2, w0
  40eb28:	ldr	x0, [sp, #56]
  40eb2c:	ldrh	w0, [x0, #64]
  40eb30:	mov	w3, w0
  40eb34:	ldr	x0, [sp, #56]
  40eb38:	ldrh	w0, [x0, #62]
  40eb3c:	add	w0, w3, w0
  40eb40:	add	w0, w2, w0
  40eb44:	sxtw	x0, w0
  40eb48:	lsl	x0, x0, #3
  40eb4c:	add	x0, x1, x0
  40eb50:	ldr	x0, [x0]
  40eb54:	b	40eb78 <tigetstr@plt+0xc4f8>
  40eb58:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40eb5c:	add	x0, x0, #0x540
  40eb60:	ldr	x1, [x0]
  40eb64:	ldr	w0, [sp, #4292]
  40eb68:	sxtw	x0, w0
  40eb6c:	lsl	x0, x0, #3
  40eb70:	add	x0, x1, x0
  40eb74:	ldr	x0, [x0]
  40eb78:	str	x0, [sp, #4280]
  40eb7c:	ldr	x0, [sp, #56]
  40eb80:	ldr	x1, [x0, #32]
  40eb84:	ldr	w0, [sp, #4292]
  40eb88:	lsl	x0, x0, #3
  40eb8c:	add	x0, x1, x0
  40eb90:	ldr	x0, [x0]
  40eb94:	str	x0, [sp, #4432]
  40eb98:	ldr	w1, [sp, #4292]
  40eb9c:	mov	w0, #0x2                   	// #2
  40eba0:	bl	40ca08 <tigetstr@plt+0xa388>
  40eba4:	and	w0, w0, #0xff
  40eba8:	eor	w0, w0, #0x1
  40ebac:	and	w0, w0, #0xff
  40ebb0:	cmp	w0, #0x0
  40ebb4:	b.ne	40f368 <tigetstr@plt+0xcce8>  // b.any
  40ebb8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ebbc:	add	x0, x0, #0x4c4
  40ebc0:	ldr	w0, [x0]
  40ebc4:	cmp	w0, #0x0
  40ebc8:	b.eq	40ebe0 <tigetstr@plt+0xc560>  // b.none
  40ebcc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ebd0:	add	x0, x0, #0x4c4
  40ebd4:	ldr	w0, [x0]
  40ebd8:	cmp	w0, #0x1
  40ebdc:	b.ne	40ec34 <tigetstr@plt+0xc5b4>  // b.any
  40ebe0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ebe4:	add	x0, x0, #0x4c8
  40ebe8:	ldr	w0, [x0]
  40ebec:	cmp	w0, #0x3
  40ebf0:	b.eq	40ec34 <tigetstr@plt+0xc5b4>  // b.none
  40ebf4:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40ebf8:	ldr	x0, [x0, #3912]
  40ebfc:	ldrb	w0, [x0]
  40ec00:	eor	w0, w0, #0x1
  40ec04:	and	w0, w0, #0xff
  40ec08:	cmp	w0, #0x0
  40ec0c:	b.eq	40ec34 <tigetstr@plt+0xc5b4>  // b.none
  40ec10:	ldr	x0, [sp, #4280]
  40ec14:	ldrb	w0, [x0]
  40ec18:	cmp	w0, #0x4f
  40ec1c:	b.ne	40ec34 <tigetstr@plt+0xc5b4>  // b.any
  40ec20:	ldr	x0, [sp, #4280]
  40ec24:	add	x0, x0, #0x1
  40ec28:	ldrb	w0, [x0]
  40ec2c:	cmp	w0, #0x54
  40ec30:	b.eq	40f370 <tigetstr@plt+0xccf0>  // b.none
  40ec34:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ec38:	add	x0, x0, #0x4c4
  40ec3c:	ldr	w0, [x0]
  40ec40:	cmp	w0, #0x2
  40ec44:	b.ne	40ec58 <tigetstr@plt+0xc5d8>  // b.any
  40ec48:	ldr	x0, [sp, #4280]
  40ec4c:	bl	402160 <strlen@plt>
  40ec50:	cmp	x0, #0x2
  40ec54:	b.hi	40f378 <tigetstr@plt+0xccf8>  // b.pmore
  40ec58:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ec5c:	add	x0, x0, #0x4c4
  40ec60:	ldr	w0, [x0]
  40ec64:	cmp	w0, #0x2
  40ec68:	b.ne	40ee84 <tigetstr@plt+0xc804>  // b.any
  40ec6c:	ldr	x0, [sp, #56]
  40ec70:	ldr	x0, [x0, #32]
  40ec74:	add	x0, x0, #0x1a0
  40ec78:	ldr	x0, [x0]
  40ec7c:	cmp	x0, #0x0
  40ec80:	b.eq	40ec9c <tigetstr@plt+0xc61c>  // b.none
  40ec84:	ldr	x0, [sp, #56]
  40ec88:	ldr	x0, [x0, #32]
  40ec8c:	add	x0, x0, #0x1a0
  40ec90:	ldr	x0, [x0]
  40ec94:	cmn	x0, #0x1
  40ec98:	b.ne	40eccc <tigetstr@plt+0xc64c>  // b.any
  40ec9c:	ldr	x0, [sp, #56]
  40eca0:	ldr	x0, [x0, #32]
  40eca4:	add	x0, x0, #0x360
  40eca8:	ldr	x0, [x0]
  40ecac:	cmp	x0, #0x0
  40ecb0:	b.eq	40ed9c <tigetstr@plt+0xc71c>  // b.none
  40ecb4:	ldr	x0, [sp, #56]
  40ecb8:	ldr	x0, [x0, #32]
  40ecbc:	add	x0, x0, #0x360
  40ecc0:	ldr	x0, [x0]
  40ecc4:	cmn	x0, #0x1
  40ecc8:	b.eq	40ed9c <tigetstr@plt+0xc71c>  // b.none
  40eccc:	ldr	x0, [sp, #56]
  40ecd0:	ldr	x1, [x0, #32]
  40ecd4:	ldr	w0, [sp, #4292]
  40ecd8:	lsl	x0, x0, #3
  40ecdc:	add	x1, x1, x0
  40ece0:	ldr	x0, [sp, #56]
  40ece4:	ldr	x0, [x0, #32]
  40ece8:	add	x0, x0, #0xf8
  40ecec:	cmp	x1, x0
  40ecf0:	b.ne	40ed34 <tigetstr@plt+0xc6b4>  // b.any
  40ecf4:	ldr	x0, [sp, #56]
  40ecf8:	ldr	x0, [x0, #32]
  40ecfc:	add	x0, x0, #0xf8
  40ed00:	ldr	x0, [x0]
  40ed04:	cmp	x0, #0x0
  40ed08:	b.ne	40ed34 <tigetstr@plt+0xc6b4>  // b.any
  40ed0c:	add	x0, sp, #0x58
  40ed10:	mov	w1, #0x6d69                	// #28009
  40ed14:	movk	w1, #0x3d, lsl #16
  40ed18:	str	w1, [x0]
  40ed1c:	add	x0, sp, #0x58
  40ed20:	bl	40d908 <tigetstr@plt+0xb288>
  40ed24:	mov	w0, #0x1                   	// #1
  40ed28:	add	x1, sp, #0x1, lsl #12
  40ed2c:	strb	w0, [x1, #319]
  40ed30:	b	40f384 <tigetstr@plt+0xcd04>
  40ed34:	ldr	x0, [sp, #56]
  40ed38:	ldr	x1, [x0, #32]
  40ed3c:	ldr	w0, [sp, #4292]
  40ed40:	lsl	x0, x0, #3
  40ed44:	add	x1, x1, x0
  40ed48:	ldr	x0, [sp, #56]
  40ed4c:	ldr	x0, [x0, #32]
  40ed50:	add	x0, x0, #0x150
  40ed54:	cmp	x1, x0
  40ed58:	b.ne	40ed9c <tigetstr@plt+0xc71c>  // b.any
  40ed5c:	ldr	x0, [sp, #56]
  40ed60:	ldr	x0, [x0, #32]
  40ed64:	add	x0, x0, #0x150
  40ed68:	ldr	x0, [x0]
  40ed6c:	cmp	x0, #0x0
  40ed70:	b.ne	40ed9c <tigetstr@plt+0xc71c>  // b.any
  40ed74:	add	x0, sp, #0x58
  40ed78:	mov	w1, #0x6965                	// #26981
  40ed7c:	movk	w1, #0x3d, lsl #16
  40ed80:	str	w1, [x0]
  40ed84:	add	x0, sp, #0x58
  40ed88:	bl	40d908 <tigetstr@plt+0xb288>
  40ed8c:	mov	w0, #0x1                   	// #1
  40ed90:	add	x1, sp, #0x1, lsl #12
  40ed94:	strb	w0, [x1, #319]
  40ed98:	b	40f384 <tigetstr@plt+0xcd04>
  40ed9c:	ldr	x0, [sp, #56]
  40eda0:	ldr	x0, [x0, #32]
  40eda4:	add	x0, x0, #0x138
  40eda8:	ldr	x0, [x0]
  40edac:	cmp	x0, #0x0
  40edb0:	b.eq	40ee84 <tigetstr@plt+0xc804>  // b.none
  40edb4:	ldr	x0, [sp, #56]
  40edb8:	ldr	x0, [x0, #32]
  40edbc:	add	x0, x0, #0x138
  40edc0:	ldr	x0, [x0]
  40edc4:	cmn	x0, #0x1
  40edc8:	b.eq	40ee84 <tigetstr@plt+0xc804>  // b.none
  40edcc:	ldr	x0, [sp, #56]
  40edd0:	ldr	x1, [x0, #32]
  40edd4:	ldr	w0, [sp, #4292]
  40edd8:	lsl	x0, x0, #3
  40eddc:	add	x1, x1, x0
  40ede0:	ldr	x0, [sp, #56]
  40ede4:	ldr	x0, [x0, #32]
  40ede8:	add	x0, x0, #0x138
  40edec:	cmp	x1, x0
  40edf0:	b.ne	40ee84 <tigetstr@plt+0xc804>  // b.any
  40edf4:	ldr	x0, [sp, #56]
  40edf8:	ldr	x0, [x0, #32]
  40edfc:	ldr	x0, [x0, #1048]
  40ee00:	str	x0, [sp, #4272]
  40ee04:	ldr	x0, [sp, #56]
  40ee08:	ldr	x0, [x0, #32]
  40ee0c:	add	x0, x0, #0x418
  40ee10:	adrp	x1, 428000 <tigetstr@plt+0x25980>
  40ee14:	add	x1, x1, #0x4e0
  40ee18:	ldr	x1, [x1]
  40ee1c:	str	x1, [x0]
  40ee20:	ldr	x0, [sp, #56]
  40ee24:	bl	4025c0 <_nc_trim_sgr0@plt>
  40ee28:	str	x0, [sp, #4264]
  40ee2c:	ldr	x1, [sp, #4264]
  40ee30:	ldr	x0, [sp, #4432]
  40ee34:	bl	402460 <strcmp@plt>
  40ee38:	cmp	w0, #0x0
  40ee3c:	b.eq	40ee4c <tigetstr@plt+0xc7cc>  // b.none
  40ee40:	ldr	x0, [sp, #4264]
  40ee44:	str	x0, [sp, #4432]
  40ee48:	b	40ee70 <tigetstr@plt+0xc7f0>
  40ee4c:	ldr	x0, [sp, #56]
  40ee50:	ldr	x0, [x0, #32]
  40ee54:	add	x0, x0, #0x138
  40ee58:	ldr	x0, [x0]
  40ee5c:	ldr	x1, [sp, #4264]
  40ee60:	cmp	x1, x0
  40ee64:	b.eq	40ee70 <tigetstr@plt+0xc7f0>  // b.none
  40ee68:	ldr	x0, [sp, #4264]
  40ee6c:	bl	4024a0 <free@plt>
  40ee70:	ldr	x0, [sp, #56]
  40ee74:	ldr	x0, [x0, #32]
  40ee78:	add	x0, x0, #0x418
  40ee7c:	ldr	x1, [sp, #4272]
  40ee80:	str	x1, [x0]
  40ee84:	ldr	x2, [sp, #48]
  40ee88:	ldr	w1, [sp, #4292]
  40ee8c:	mov	w0, #0x2                   	// #2
  40ee90:	blr	x2
  40ee94:	str	w0, [sp, #4260]
  40ee98:	strb	wzr, [sp, #88]
  40ee9c:	ldr	w0, [sp, #4260]
  40eea0:	cmn	w0, #0x1
  40eea4:	b.eq	40f320 <tigetstr@plt+0xcca0>  // b.none
  40eea8:	ldr	x0, [sp, #4432]
  40eeac:	cmn	x0, #0x1
  40eeb0:	b.eq	40eee0 <tigetstr@plt+0xc860>  // b.none
  40eeb4:	ldr	x0, [sp, #4432]
  40eeb8:	cmp	x0, #0x0
  40eebc:	b.eq	40eee0 <tigetstr@plt+0xc860>  // b.none
  40eec0:	ldr	w0, [sp, #4292]
  40eec4:	add	w0, w0, #0x1
  40eec8:	ldr	w1, [sp, #4416]
  40eecc:	cmp	w1, w0
  40eed0:	b.cs	40eee0 <tigetstr@plt+0xc860>  // b.hs, b.nlast
  40eed4:	ldr	w0, [sp, #4292]
  40eed8:	add	w0, w0, #0x1
  40eedc:	str	w0, [sp, #4416]
  40eee0:	ldr	x0, [sp, #4432]
  40eee4:	cmn	x0, #0x1
  40eee8:	b.eq	40eef8 <tigetstr@plt+0xc878>  // b.none
  40eeec:	ldr	x0, [sp, #4432]
  40eef0:	cmp	x0, #0x0
  40eef4:	b.ne	40ef28 <tigetstr@plt+0xc8a8>  // b.any
  40eef8:	add	x3, sp, #0x58
  40eefc:	ldr	x2, [sp, #4280]
  40ef00:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40ef04:	add	x1, x0, #0x6a8
  40ef08:	mov	x0, x3
  40ef0c:	bl	4021d0 <sprintf@plt>
  40ef10:	add	x0, sp, #0x58
  40ef14:	bl	40d908 <tigetstr@plt+0xb288>
  40ef18:	mov	w0, #0x1                   	// #1
  40ef1c:	add	x1, sp, #0x1, lsl #12
  40ef20:	strb	w0, [x1, #319]
  40ef24:	b	40f320 <tigetstr@plt+0xcca0>
  40ef28:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ef2c:	add	x0, x0, #0x4c4
  40ef30:	ldr	w0, [x0]
  40ef34:	cmp	w0, #0x2
  40ef38:	b.eq	40ef50 <tigetstr@plt+0xc8d0>  // b.none
  40ef3c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ef40:	add	x0, x0, #0x4c4
  40ef44:	ldr	w0, [x0]
  40ef48:	cmp	w0, #0x3
  40ef4c:	b.ne	40f228 <tigetstr@plt+0xcba8>  // b.any
  40ef50:	ldr	w2, [sp, #32]
  40ef54:	mov	w1, #0x1                   	// #1
  40ef58:	ldr	x0, [sp, #4432]
  40ef5c:	bl	402400 <_nc_tic_expand@plt>
  40ef60:	str	x0, [sp, #4240]
  40ef64:	ldr	w0, [sp, #4292]
  40ef68:	cmp	w0, #0x19d
  40ef6c:	b.hi	40ef84 <tigetstr@plt+0xc904>  // b.pmore
  40ef70:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40ef74:	add	x0, x0, #0x170
  40ef78:	ldr	w1, [sp, #4292]
  40ef7c:	ldrsh	w0, [x0, x1, lsl #1]
  40ef80:	b	40efa8 <tigetstr@plt+0xc928>
  40ef84:	ldr	x0, [sp, #4240]
  40ef88:	ldrb	w0, [x0]
  40ef8c:	cmp	w0, #0x6b
  40ef90:	b.eq	40efa4 <tigetstr@plt+0xc924>  // b.none
  40ef94:	ldr	x0, [sp, #4240]
  40ef98:	bl	40db08 <tigetstr@plt+0xb488>
  40ef9c:	and	w0, w0, #0xff
  40efa0:	b	40efa8 <tigetstr@plt+0xc928>
  40efa4:	mov	w0, #0x0                   	// #0
  40efa8:	str	w0, [sp, #4236]
  40efac:	ldr	w2, [sp, #4236]
  40efb0:	ldr	x1, [sp, #4240]
  40efb4:	ldr	x0, [sp, #4280]
  40efb8:	bl	4021a0 <_nc_infotocap@plt>
  40efbc:	str	x0, [sp, #4224]
  40efc0:	ldr	x0, [sp, #4224]
  40efc4:	cmp	x0, #0x0
  40efc8:	b.ne	40f1f8 <tigetstr@plt+0xcb78>  // b.any
  40efcc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40efd0:	add	x0, x0, #0x4c4
  40efd4:	ldr	w0, [x0]
  40efd8:	cmp	w0, #0x3
  40efdc:	b.ne	40f014 <tigetstr@plt+0xc994>  // b.any
  40efe0:	add	x4, sp, #0x58
  40efe4:	ldr	x3, [sp, #4240]
  40efe8:	ldr	x2, [sp, #4280]
  40efec:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40eff0:	add	x1, x0, #0x6b8
  40eff4:	mov	x0, x4
  40eff8:	bl	4021d0 <sprintf@plt>
  40effc:	add	x0, sp, #0x58
  40f000:	bl	40d908 <tigetstr@plt+0xb288>
  40f004:	mov	w0, #0x1                   	// #1
  40f008:	add	x1, sp, #0x1, lsl #12
  40f00c:	strb	w0, [x1, #319]
  40f010:	b	40f20c <tigetstr@plt+0xcb8c>
  40f014:	ldr	w0, [sp, #40]
  40f018:	cmp	w0, #0x0
  40f01c:	b.ne	40f380 <tigetstr@plt+0xcd00>  // b.any
  40f020:	ldr	x0, [sp, #4240]
  40f024:	str	x0, [sp, #4392]
  40f028:	add	x0, sp, #0x58
  40f02c:	str	x0, [sp, #4384]
  40f030:	ldr	x0, [sp, #4280]
  40f034:	bl	402160 <strlen@plt>
  40f038:	add	w0, w0, #0x3
  40f03c:	str	w0, [sp, #4220]
  40f040:	b	40f124 <tigetstr@plt+0xcaa4>
  40f044:	add	x0, sp, #0x58
  40f048:	ldr	x1, [sp, #4384]
  40f04c:	sub	x1, x1, x0
  40f050:	mov	x0, #0x1012                	// #4114
  40f054:	cmp	x1, x0
  40f058:	b.le	40f098 <tigetstr@plt+0xca18>
  40f05c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40f060:	ldr	x0, [x0, #3856]
  40f064:	ldr	x4, [x0]
  40f068:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40f06c:	ldr	x0, [x0, #3968]
  40f070:	ldr	x0, [x0]
  40f074:	ldr	x3, [sp, #4280]
  40f078:	mov	x2, x0
  40f07c:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40f080:	add	x1, x0, #0x6d8
  40f084:	mov	x0, x4
  40f088:	bl	402640 <fprintf@plt>
  40f08c:	ldr	x0, [sp, #4384]
  40f090:	strb	wzr, [x0]
  40f094:	b	40f154 <tigetstr@plt+0xcad4>
  40f098:	ldr	x0, [sp, #4384]
  40f09c:	ldrb	w0, [x0]
  40f0a0:	cmp	w0, #0x3a
  40f0a4:	b.ne	40f0cc <tigetstr@plt+0xca4c>  // b.any
  40f0a8:	ldr	x0, [sp, #4384]
  40f0ac:	add	x1, x0, #0x1
  40f0b0:	str	x1, [sp, #4384]
  40f0b4:	mov	w1, #0x5c                  	// #92
  40f0b8:	strb	w1, [x0]
  40f0bc:	ldr	x0, [sp, #4384]
  40f0c0:	mov	w1, #0x3a                  	// #58
  40f0c4:	strb	w1, [x0]
  40f0c8:	b	40f110 <tigetstr@plt+0xca90>
  40f0cc:	ldr	x0, [sp, #4384]
  40f0d0:	ldrb	w0, [x0]
  40f0d4:	cmp	w0, #0x5c
  40f0d8:	b.ne	40f110 <tigetstr@plt+0xca90>  // b.any
  40f0dc:	ldr	x0, [sp, #4392]
  40f0e0:	add	x1, x0, #0x1
  40f0e4:	str	x1, [sp, #4392]
  40f0e8:	ldr	x1, [sp, #4384]
  40f0ec:	add	x1, x1, #0x1
  40f0f0:	str	x1, [sp, #4384]
  40f0f4:	ldrb	w1, [x0]
  40f0f8:	ldr	x0, [sp, #4384]
  40f0fc:	strb	w1, [x0]
  40f100:	ldr	x0, [sp, #4384]
  40f104:	ldrb	w0, [x0]
  40f108:	cmp	w0, #0x0
  40f10c:	b.eq	40f150 <tigetstr@plt+0xcad0>  // b.none
  40f110:	ldr	x0, [sp, #4384]
  40f114:	add	x0, x0, #0x1
  40f118:	str	x0, [sp, #4384]
  40f11c:	ldr	x0, [sp, #4384]
  40f120:	strb	wzr, [x0]
  40f124:	ldr	x0, [sp, #4392]
  40f128:	add	x1, x0, #0x1
  40f12c:	str	x1, [sp, #4392]
  40f130:	ldrb	w1, [x0]
  40f134:	ldr	x0, [sp, #4384]
  40f138:	strb	w1, [x0]
  40f13c:	ldr	x0, [sp, #4384]
  40f140:	ldrb	w0, [x0]
  40f144:	cmp	w0, #0x0
  40f148:	b.ne	40f044 <tigetstr@plt+0xc9c4>  // b.any
  40f14c:	b	40f154 <tigetstr@plt+0xcad4>
  40f150:	nop
  40f154:	add	x0, sp, #0x58
  40f158:	ldr	x1, [sp, #4384]
  40f15c:	sub	x0, x1, x0
  40f160:	mov	w1, w0
  40f164:	ldr	w0, [sp, #4220]
  40f168:	add	w0, w0, w1
  40f16c:	str	w0, [sp, #4220]
  40f170:	mov	w2, #0x9                   	// #9
  40f174:	ldr	w1, [sp, #4220]
  40f178:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40f17c:	add	x0, x0, #0x6f8
  40f180:	bl	40d3b4 <tigetstr@plt+0xad34>
  40f184:	ldr	w0, [sp, #4220]
  40f188:	sub	w0, w0, #0x2
  40f18c:	str	w0, [sp, #4220]
  40f190:	mov	w2, #0x8                   	// #8
  40f194:	ldr	w1, [sp, #4220]
  40f198:	ldr	x0, [sp, #4280]
  40f19c:	bl	40d3b4 <tigetstr@plt+0xad34>
  40f1a0:	ldr	x0, [sp, #4280]
  40f1a4:	bl	402160 <strlen@plt>
  40f1a8:	mov	w1, w0
  40f1ac:	ldr	w0, [sp, #4220]
  40f1b0:	sub	w0, w0, w1
  40f1b4:	str	w0, [sp, #4220]
  40f1b8:	mov	w2, #0xa                   	// #10
  40f1bc:	ldr	w1, [sp, #4220]
  40f1c0:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40f1c4:	add	x0, x0, #0x700
  40f1c8:	bl	40d3b4 <tigetstr@plt+0xad34>
  40f1cc:	ldr	w0, [sp, #4220]
  40f1d0:	sub	w0, w0, #0x1
  40f1d4:	str	w0, [sp, #4220]
  40f1d8:	add	x0, sp, #0x58
  40f1dc:	mov	w2, #0xc                   	// #12
  40f1e0:	ldr	w1, [sp, #4220]
  40f1e4:	bl	40d3b4 <tigetstr@plt+0xad34>
  40f1e8:	mov	w0, #0x1                   	// #1
  40f1ec:	add	x1, sp, #0x1, lsl #12
  40f1f0:	strb	w0, [x1, #319]
  40f1f4:	b	40f20c <tigetstr@plt+0xcb8c>
  40f1f8:	ldr	x2, [sp, #4224]
  40f1fc:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40f200:	add	x1, x0, #0x700
  40f204:	ldr	x0, [sp, #4280]
  40f208:	bl	40d93c <tigetstr@plt+0xb2bc>
  40f20c:	ldr	x0, [sp, #4432]
  40f210:	bl	402160 <strlen@plt>
  40f214:	add	w0, w0, #0x1
  40f218:	ldr	w1, [sp, #4428]
  40f21c:	add	w0, w1, w0
  40f220:	str	w0, [sp, #4428]
  40f224:	b	40f320 <tigetstr@plt+0xcca0>
  40f228:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f22c:	add	x0, x0, #0x4c4
  40f230:	ldr	w0, [x0]
  40f234:	cmp	w0, #0x0
  40f238:	cset	w0, eq  // eq = none
  40f23c:	and	w0, w0, #0xff
  40f240:	ldr	w2, [sp, #32]
  40f244:	mov	w1, w0
  40f248:	ldr	x0, [sp, #4432]
  40f24c:	bl	402400 <_nc_tic_expand@plt>
  40f250:	str	x0, [sp, #4248]
  40f254:	mov	x1, #0x0                   	// #0
  40f258:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f25c:	add	x0, x0, #0x500
  40f260:	bl	40c134 <tigetstr@plt+0x9ab4>
  40f264:	ldr	x1, [sp, #4280]
  40f268:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f26c:	add	x0, x0, #0x500
  40f270:	bl	40c134 <tigetstr@plt+0x9ab4>
  40f274:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40f278:	add	x1, x0, #0x700
  40f27c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f280:	add	x0, x0, #0x500
  40f284:	bl	40c134 <tigetstr@plt+0x9ab4>
  40f288:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f28c:	add	x0, x0, #0x4d4
  40f290:	ldrb	w0, [x0]
  40f294:	cmp	w0, #0x0
  40f298:	b.eq	40f2dc <tigetstr@plt+0xcc5c>  // b.none
  40f29c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f2a0:	add	x0, x0, #0x4c4
  40f2a4:	ldr	w0, [x0]
  40f2a8:	cmp	w0, #0x0
  40f2ac:	b.eq	40f2c4 <tigetstr@plt+0xcc44>  // b.none
  40f2b0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f2b4:	add	x0, x0, #0x4c4
  40f2b8:	ldr	w0, [x0]
  40f2bc:	cmp	w0, #0x1
  40f2c0:	b.ne	40f2dc <tigetstr@plt+0xcc5c>  // b.any
  40f2c4:	mov	w3, #0x1                   	// #1
  40f2c8:	ldr	x2, [sp, #4248]
  40f2cc:	ldr	x1, [sp, #4280]
  40f2d0:	ldr	x0, [sp, #56]
  40f2d4:	bl	40dc18 <tigetstr@plt+0xb598>
  40f2d8:	b	40f2ec <tigetstr@plt+0xcc6c>
  40f2dc:	ldr	x1, [sp, #4248]
  40f2e0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f2e4:	add	x0, x0, #0x500
  40f2e8:	bl	40c134 <tigetstr@plt+0x9ab4>
  40f2ec:	ldr	x0, [sp, #4432]
  40f2f0:	bl	402160 <strlen@plt>
  40f2f4:	add	w0, w0, #0x1
  40f2f8:	ldr	w1, [sp, #4428]
  40f2fc:	add	w0, w1, w0
  40f300:	str	w0, [sp, #4428]
  40f304:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f308:	add	x0, x0, #0x500
  40f30c:	ldr	x0, [x0]
  40f310:	bl	40d908 <tigetstr@plt+0xb288>
  40f314:	mov	w0, #0x1                   	// #1
  40f318:	add	x1, sp, #0x1, lsl #12
  40f31c:	strb	w0, [x1, #319]
  40f320:	ldr	x0, [sp, #4432]
  40f324:	cmn	x0, #0x1
  40f328:	b.eq	40f384 <tigetstr@plt+0xcd04>  // b.none
  40f32c:	ldr	x0, [sp, #4432]
  40f330:	cmp	x0, #0x0
  40f334:	b.eq	40f384 <tigetstr@plt+0xcd04>  // b.none
  40f338:	ldr	x0, [sp, #56]
  40f33c:	ldr	x1, [x0, #32]
  40f340:	ldr	w0, [sp, #4292]
  40f344:	lsl	x0, x0, #3
  40f348:	add	x0, x1, x0
  40f34c:	ldr	x0, [x0]
  40f350:	ldr	x1, [sp, #4432]
  40f354:	cmp	x1, x0
  40f358:	b.eq	40f384 <tigetstr@plt+0xcd04>  // b.none
  40f35c:	ldr	x0, [sp, #4432]
  40f360:	bl	4024a0 <free@plt>
  40f364:	b	40f384 <tigetstr@plt+0xcd04>
  40f368:	nop
  40f36c:	b	40f384 <tigetstr@plt+0xcd04>
  40f370:	nop
  40f374:	b	40f384 <tigetstr@plt+0xcd04>
  40f378:	nop
  40f37c:	b	40f384 <tigetstr@plt+0xcd04>
  40f380:	nop
  40f384:	ldr	w0, [sp, #4444]
  40f388:	add	w0, w0, #0x1
  40f38c:	str	w0, [sp, #4444]
  40f390:	ldr	x0, [sp, #56]
  40f394:	ldrh	w0, [x0, #60]
  40f398:	mov	w1, w0
  40f39c:	ldr	w0, [sp, #4444]
  40f3a0:	cmp	w0, w1
  40f3a4:	b.cc	40eaa4 <tigetstr@plt+0xc424>  // b.lo, b.ul, b.last
  40f3a8:	ldr	w0, [sp, #4416]
  40f3ac:	lsl	w0, w0, #1
  40f3b0:	mov	w1, w0
  40f3b4:	ldr	w0, [sp, #4428]
  40f3b8:	add	w0, w0, w1
  40f3bc:	str	w0, [sp, #4428]
  40f3c0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f3c4:	add	x0, x0, #0x4c0
  40f3c8:	ldr	w0, [x0]
  40f3cc:	cmp	w0, #0x2
  40f3d0:	b.ne	40f4b0 <tigetstr@plt+0xce30>  // b.any
  40f3d4:	ldr	x0, [sp, #56]
  40f3d8:	ldr	x0, [x0, #32]
  40f3dc:	add	x0, x0, #0xcd8
  40f3e0:	ldr	x0, [x0]
  40f3e4:	cmn	x0, #0x1
  40f3e8:	b.eq	40f440 <tigetstr@plt+0xcdc0>  // b.none
  40f3ec:	ldr	x0, [sp, #56]
  40f3f0:	ldr	x0, [x0, #32]
  40f3f4:	add	x0, x0, #0xcd8
  40f3f8:	ldr	x0, [x0]
  40f3fc:	cmp	x0, #0x0
  40f400:	b.eq	40f440 <tigetstr@plt+0xcdc0>  // b.none
  40f404:	ldr	x0, [sp, #56]
  40f408:	ldr	x0, [x0, #32]
  40f40c:	add	x0, x0, #0xcd8
  40f410:	ldr	x0, [x0]
  40f414:	add	x3, sp, #0x58
  40f418:	mov	x2, x0
  40f41c:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40f420:	add	x1, x0, #0x708
  40f424:	mov	x0, x3
  40f428:	bl	4021d0 <sprintf@plt>
  40f42c:	add	x0, sp, #0x58
  40f430:	bl	40d908 <tigetstr@plt+0xb288>
  40f434:	mov	w0, #0x1                   	// #1
  40f438:	add	x1, sp, #0x1, lsl #12
  40f43c:	strb	w0, [x1, #319]
  40f440:	ldr	x0, [sp, #56]
  40f444:	ldr	x0, [x0, #32]
  40f448:	add	x0, x0, #0xce0
  40f44c:	ldr	x0, [x0]
  40f450:	cmn	x0, #0x1
  40f454:	b.eq	40f718 <tigetstr@plt+0xd098>  // b.none
  40f458:	ldr	x0, [sp, #56]
  40f45c:	ldr	x0, [x0, #32]
  40f460:	add	x0, x0, #0xce0
  40f464:	ldr	x0, [x0]
  40f468:	cmp	x0, #0x0
  40f46c:	b.eq	40f718 <tigetstr@plt+0xd098>  // b.none
  40f470:	ldr	x0, [sp, #56]
  40f474:	ldr	x0, [x0, #32]
  40f478:	add	x0, x0, #0xce0
  40f47c:	ldr	x0, [x0]
  40f480:	add	x3, sp, #0x58
  40f484:	mov	x2, x0
  40f488:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40f48c:	add	x1, x0, #0x710
  40f490:	mov	x0, x3
  40f494:	bl	4021d0 <sprintf@plt>
  40f498:	add	x0, sp, #0x58
  40f49c:	bl	40d908 <tigetstr@plt+0xb288>
  40f4a0:	mov	w0, #0x1                   	// #1
  40f4a4:	add	x1, sp, #0x1, lsl #12
  40f4a8:	strb	w0, [x1, #319]
  40f4ac:	b	40f718 <tigetstr@plt+0xd098>
  40f4b0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f4b4:	add	x0, x0, #0x4c0
  40f4b8:	ldr	w0, [x0]
  40f4bc:	cmp	w0, #0x3
  40f4c0:	b.ne	40f718 <tigetstr@plt+0xd098>  // b.any
  40f4c4:	ldr	x0, [sp, #56]
  40f4c8:	ldr	x0, [x0, #32]
  40f4cc:	add	x0, x0, #0x490
  40f4d0:	ldr	x0, [x0]
  40f4d4:	cmn	x0, #0x1
  40f4d8:	b.eq	40f718 <tigetstr@plt+0xd098>  // b.none
  40f4dc:	ldr	x0, [sp, #56]
  40f4e0:	ldr	x0, [x0, #32]
  40f4e4:	add	x0, x0, #0x490
  40f4e8:	ldr	x0, [x0]
  40f4ec:	cmp	x0, #0x0
  40f4f0:	b.eq	40f718 <tigetstr@plt+0xd098>  // b.none
  40f4f4:	mov	w0, #0x1                   	// #1
  40f4f8:	add	x1, sp, #0x1, lsl #12
  40f4fc:	strb	w0, [x1, #287]
  40f500:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40f504:	add	x0, x0, #0x718
  40f508:	str	x0, [sp, #4336]
  40f50c:	add	x0, sp, #0x48
  40f510:	str	x0, [sp, #4360]
  40f514:	ldr	x0, [sp, #4336]
  40f518:	str	x0, [sp, #4368]
  40f51c:	b	40f588 <tigetstr@plt+0xcf08>
  40f520:	ldr	x0, [sp, #56]
  40f524:	ldr	x0, [x0, #32]
  40f528:	add	x0, x0, #0x490
  40f52c:	ldr	x2, [x0]
  40f530:	ldr	x0, [sp, #4368]
  40f534:	ldrb	w0, [x0]
  40f538:	mov	w1, w0
  40f53c:	mov	x0, x2
  40f540:	bl	4024e0 <strchr@plt>
  40f544:	str	x0, [sp, #4328]
  40f548:	ldr	x0, [sp, #4328]
  40f54c:	cmp	x0, #0x0
  40f550:	b.eq	40f570 <tigetstr@plt+0xcef0>  // b.none
  40f554:	ldr	x0, [sp, #4360]
  40f558:	add	x1, x0, #0x1
  40f55c:	str	x1, [sp, #4360]
  40f560:	ldr	x1, [sp, #4328]
  40f564:	ldrb	w1, [x1, #1]
  40f568:	strb	w1, [x0]
  40f56c:	b	40f57c <tigetstr@plt+0xcefc>
  40f570:	add	x0, sp, #0x1, lsl #12
  40f574:	strb	wzr, [x0, #287]
  40f578:	b	40f598 <tigetstr@plt+0xcf18>
  40f57c:	ldr	x0, [sp, #4368]
  40f580:	add	x0, x0, #0x1
  40f584:	str	x0, [sp, #4368]
  40f588:	ldr	x0, [sp, #4368]
  40f58c:	ldrb	w0, [x0]
  40f590:	cmp	w0, #0x0
  40f594:	b.ne	40f520 <tigetstr@plt+0xcea0>  // b.any
  40f598:	ldr	x0, [sp, #4360]
  40f59c:	strb	wzr, [x0]
  40f5a0:	add	x0, sp, #0x1, lsl #12
  40f5a4:	ldrb	w0, [x0, #287]
  40f5a8:	cmp	w0, #0x0
  40f5ac:	b.eq	40f718 <tigetstr@plt+0xd098>  // b.none
  40f5b0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f5b4:	add	x0, x0, #0x4c4
  40f5b8:	ldr	w0, [x0]
  40f5bc:	cmp	w0, #0x0
  40f5c0:	cset	w0, eq  // eq = none
  40f5c4:	and	w1, w0, #0xff
  40f5c8:	add	x0, sp, #0x48
  40f5cc:	ldr	w2, [sp, #32]
  40f5d0:	bl	402400 <_nc_tic_expand@plt>
  40f5d4:	str	x0, [sp, #4320]
  40f5d8:	add	x2, sp, #0x58
  40f5dc:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40f5e0:	add	x1, x0, #0x728
  40f5e4:	mov	x0, x2
  40f5e8:	ldr	w2, [x1]
  40f5ec:	str	w2, [x0]
  40f5f0:	ldrh	w1, [x1, #4]
  40f5f4:	strh	w1, [x0, #4]
  40f5f8:	b	40f6ec <tigetstr@plt+0xd06c>
  40f5fc:	add	x0, sp, #0x58
  40f600:	bl	402160 <strlen@plt>
  40f604:	str	x0, [sp, #4312]
  40f608:	ldr	x0, [sp, #4320]
  40f60c:	bl	402160 <strlen@plt>
  40f610:	str	x0, [sp, #4352]
  40f614:	ldr	x1, [sp, #4312]
  40f618:	ldr	x0, [sp, #4352]
  40f61c:	add	x0, x1, x0
  40f620:	add	x0, x0, #0x1
  40f624:	str	x0, [sp, #4304]
  40f628:	ldr	x0, [sp, #4352]
  40f62c:	str	x0, [sp, #4296]
  40f630:	add	x0, sp, #0x1, lsl #12
  40f634:	strb	wzr, [x0, #255]
  40f638:	ldr	x1, [sp, #4304]
  40f63c:	mov	x0, #0x1013                	// #4115
  40f640:	cmp	x1, x0
  40f644:	b.ls	40f670 <tigetstr@plt+0xcff0>  // b.plast
  40f648:	ldr	x1, [sp, #4320]
  40f64c:	ldr	x0, [sp, #4296]
  40f650:	add	x0, x1, x0
  40f654:	ldrb	w0, [x0]
  40f658:	add	x1, sp, #0x1, lsl #12
  40f65c:	strb	w0, [x1, #255]
  40f660:	ldr	x1, [sp, #4320]
  40f664:	ldr	x0, [sp, #4296]
  40f668:	add	x0, x1, x0
  40f66c:	strb	wzr, [x0]
  40f670:	add	x0, sp, #0x58
  40f674:	ldr	x1, [sp, #4320]
  40f678:	bl	4022c0 <strcat@plt>
  40f67c:	add	x0, sp, #0x1, lsl #12
  40f680:	ldrb	w0, [x0, #255]
  40f684:	cmp	w0, #0x0
  40f688:	b.eq	40f700 <tigetstr@plt+0xd080>  // b.none
  40f68c:	str	xzr, [sp, #4352]
  40f690:	ldr	x1, [sp, #4320]
  40f694:	ldr	x0, [sp, #4296]
  40f698:	add	x0, x1, x0
  40f69c:	add	x1, sp, #0x1, lsl #12
  40f6a0:	ldrb	w1, [x1, #255]
  40f6a4:	strb	w1, [x0]
  40f6a8:	b	40f6b8 <tigetstr@plt+0xd038>
  40f6ac:	ldr	x0, [sp, #4352]
  40f6b0:	add	x0, x0, #0x1
  40f6b4:	str	x0, [sp, #4352]
  40f6b8:	ldr	x1, [sp, #4296]
  40f6bc:	ldr	x0, [sp, #4352]
  40f6c0:	add	x0, x1, x0
  40f6c4:	ldr	x1, [sp, #4320]
  40f6c8:	add	x1, x1, x0
  40f6cc:	ldr	x2, [sp, #4320]
  40f6d0:	ldr	x0, [sp, #4352]
  40f6d4:	add	x0, x2, x0
  40f6d8:	ldrb	w1, [x1]
  40f6dc:	strb	w1, [x0]
  40f6e0:	ldrb	w0, [x0]
  40f6e4:	cmp	w0, #0x0
  40f6e8:	b.ne	40f6ac <tigetstr@plt+0xd02c>  // b.any
  40f6ec:	ldr	x0, [sp, #4320]
  40f6f0:	ldrb	w0, [x0]
  40f6f4:	cmp	w0, #0x0
  40f6f8:	b.ne	40f5fc <tigetstr@plt+0xcf7c>  // b.any
  40f6fc:	b	40f704 <tigetstr@plt+0xd084>
  40f700:	nop
  40f704:	add	x0, sp, #0x58
  40f708:	bl	40d908 <tigetstr@plt+0xb288>
  40f70c:	mov	w0, #0x1                   	// #1
  40f710:	add	x1, sp, #0x1, lsl #12
  40f714:	strb	w0, [x1, #319]
  40f718:	add	x0, sp, #0x1, lsl #12
  40f71c:	ldrb	w0, [x0, #319]
  40f720:	cmp	w0, #0x0
  40f724:	b.eq	40f920 <tigetstr@plt+0xd2a0>  // b.none
  40f728:	add	x0, sp, #0x1, lsl #12
  40f72c:	strb	wzr, [x0, #254]
  40f730:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f734:	add	x0, x0, #0x4e8
  40f738:	ldr	x0, [x0, #8]
  40f73c:	str	w0, [sp, #4444]
  40f740:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f744:	add	x0, x0, #0x4d5
  40f748:	ldrb	w0, [x0]
  40f74c:	cmp	w0, #0x0
  40f750:	b.eq	40f768 <tigetstr@plt+0xd0e8>  // b.none
  40f754:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f758:	add	x0, x0, #0x4d6
  40f75c:	ldrb	w0, [x0]
  40f760:	cmp	w0, #0x0
  40f764:	b.ne	40f8c4 <tigetstr@plt+0xd244>  // b.any
  40f768:	ldr	w0, [sp, #4444]
  40f76c:	cmp	w0, #0x1
  40f770:	b.ls	40f7f0 <tigetstr@plt+0xd170>  // b.plast
  40f774:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f778:	add	x0, x0, #0x4e8
  40f77c:	ldr	x1, [x0]
  40f780:	ldr	w0, [sp, #4444]
  40f784:	sub	w0, w0, #0x1
  40f788:	mov	w0, w0
  40f78c:	add	x0, x1, x0
  40f790:	ldrb	w0, [x0]
  40f794:	cmp	w0, #0x9
  40f798:	b.ne	40f7f0 <tigetstr@plt+0xd170>  // b.any
  40f79c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f7a0:	add	x0, x0, #0x4e8
  40f7a4:	ldr	x1, [x0]
  40f7a8:	ldr	w0, [sp, #4444]
  40f7ac:	sub	w0, w0, #0x2
  40f7b0:	mov	w0, w0
  40f7b4:	add	x0, x1, x0
  40f7b8:	ldrb	w0, [x0]
  40f7bc:	cmp	w0, #0xa
  40f7c0:	b.ne	40f7f0 <tigetstr@plt+0xd170>  // b.any
  40f7c4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f7c8:	add	x0, x0, #0x4e8
  40f7cc:	ldr	x0, [x0, #8]
  40f7d0:	sub	x1, x0, #0x2
  40f7d4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f7d8:	add	x0, x0, #0x4e8
  40f7dc:	str	x1, [x0, #8]
  40f7e0:	mov	w0, #0x1                   	// #1
  40f7e4:	add	x1, sp, #0x1, lsl #12
  40f7e8:	strb	w0, [x1, #254]
  40f7ec:	b	40f8c4 <tigetstr@plt+0xd244>
  40f7f0:	ldr	w0, [sp, #4444]
  40f7f4:	cmp	w0, #0x3
  40f7f8:	b.ls	40f8c4 <tigetstr@plt+0xd244>  // b.plast
  40f7fc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f800:	add	x0, x0, #0x4e8
  40f804:	ldr	x1, [x0]
  40f808:	ldr	w0, [sp, #4444]
  40f80c:	sub	w0, w0, #0x1
  40f810:	mov	w0, w0
  40f814:	add	x0, x1, x0
  40f818:	ldrb	w0, [x0]
  40f81c:	cmp	w0, #0x3a
  40f820:	b.ne	40f8c4 <tigetstr@plt+0xd244>  // b.any
  40f824:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f828:	add	x0, x0, #0x4e8
  40f82c:	ldr	x1, [x0]
  40f830:	ldr	w0, [sp, #4444]
  40f834:	sub	w0, w0, #0x2
  40f838:	mov	w0, w0
  40f83c:	add	x0, x1, x0
  40f840:	ldrb	w0, [x0]
  40f844:	cmp	w0, #0x9
  40f848:	b.ne	40f8c4 <tigetstr@plt+0xd244>  // b.any
  40f84c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f850:	add	x0, x0, #0x4e8
  40f854:	ldr	x1, [x0]
  40f858:	ldr	w0, [sp, #4444]
  40f85c:	sub	w0, w0, #0x3
  40f860:	mov	w0, w0
  40f864:	add	x0, x1, x0
  40f868:	ldrb	w0, [x0]
  40f86c:	cmp	w0, #0xa
  40f870:	b.ne	40f8c4 <tigetstr@plt+0xd244>  // b.any
  40f874:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f878:	add	x0, x0, #0x4e8
  40f87c:	ldr	x1, [x0]
  40f880:	ldr	w0, [sp, #4444]
  40f884:	sub	w0, w0, #0x4
  40f888:	mov	w0, w0
  40f88c:	add	x0, x1, x0
  40f890:	ldrb	w0, [x0]
  40f894:	cmp	w0, #0x5c
  40f898:	b.ne	40f8c4 <tigetstr@plt+0xd244>  // b.any
  40f89c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f8a0:	add	x0, x0, #0x4e8
  40f8a4:	ldr	x0, [x0, #8]
  40f8a8:	sub	x1, x0, #0x4
  40f8ac:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f8b0:	add	x0, x0, #0x4e8
  40f8b4:	str	x1, [x0, #8]
  40f8b8:	mov	w0, #0x1                   	// #1
  40f8bc:	add	x1, sp, #0x1, lsl #12
  40f8c0:	strb	w0, [x1, #254]
  40f8c4:	add	x0, sp, #0x1, lsl #12
  40f8c8:	ldrb	w0, [x0, #254]
  40f8cc:	cmp	w0, #0x0
  40f8d0:	b.eq	40f920 <tigetstr@plt+0xd2a0>  // b.none
  40f8d4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f8d8:	add	x0, x0, #0x4e8
  40f8dc:	ldr	x1, [x0]
  40f8e0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f8e4:	add	x0, x0, #0x4e8
  40f8e8:	ldr	x0, [x0, #8]
  40f8ec:	add	x0, x1, x0
  40f8f0:	strb	wzr, [x0]
  40f8f4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f8f8:	add	x0, x0, #0x4d0
  40f8fc:	ldr	w1, [x0]
  40f900:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f904:	add	x0, x0, #0x4cc
  40f908:	str	w1, [x0]
  40f90c:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40f910:	add	x1, x0, #0x618
  40f914:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f918:	add	x0, x0, #0x4e8
  40f91c:	bl	40c134 <tigetstr@plt+0x9ab4>
  40f920:	ldr	w0, [sp, #36]
  40f924:	cmp	w0, #0x0
  40f928:	b.ne	40f940 <tigetstr@plt+0xd2c0>  // b.any
  40f92c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40f930:	add	x0, x0, #0x4e8
  40f934:	ldr	x0, [x0]
  40f938:	bl	402160 <strlen@plt>
  40f93c:	b	40f944 <tigetstr@plt+0xd2c4>
  40f940:	ldr	w0, [sp, #4428]
  40f944:	ldr	x19, [sp, #16]
  40f948:	ldp	x29, x30, [sp]
  40f94c:	mov	x12, #0x1160                	// #4448
  40f950:	add	sp, sp, x12
  40f954:	ret
  40f958:	sub	sp, sp, #0x20
  40f95c:	str	x0, [sp, #8]
  40f960:	str	x1, [sp]
  40f964:	str	wzr, [sp, #28]
  40f968:	b	40f9bc <tigetstr@plt+0xd33c>
  40f96c:	ldr	x0, [sp, #8]
  40f970:	ldr	x1, [x0, #32]
  40f974:	ldr	w0, [sp, #28]
  40f978:	lsl	x0, x0, #3
  40f97c:	add	x0, x1, x0
  40f980:	ldr	x0, [x0]
  40f984:	ldr	x1, [sp]
  40f988:	cmp	x1, x0
  40f98c:	b.ne	40f9b0 <tigetstr@plt+0xd330>  // b.any
  40f990:	ldr	x0, [sp, #8]
  40f994:	ldr	x1, [x0, #32]
  40f998:	ldr	w0, [sp, #28]
  40f99c:	lsl	x0, x0, #3
  40f9a0:	add	x0, x1, x0
  40f9a4:	str	xzr, [x0]
  40f9a8:	mov	w0, #0x1                   	// #1
  40f9ac:	b	40f9d8 <tigetstr@plt+0xd358>
  40f9b0:	ldr	w0, [sp, #28]
  40f9b4:	add	w0, w0, #0x1
  40f9b8:	str	w0, [sp, #28]
  40f9bc:	ldr	x0, [sp, #8]
  40f9c0:	ldrh	w0, [x0, #60]
  40f9c4:	mov	w1, w0
  40f9c8:	ldr	w0, [sp, #28]
  40f9cc:	cmp	w0, w1
  40f9d0:	b.cc	40f96c <tigetstr@plt+0xd2ec>  // b.lo, b.ul, b.last
  40f9d4:	mov	w0, #0x0                   	// #0
  40f9d8:	add	sp, sp, #0x20
  40f9dc:	ret
  40f9e0:	stp	x29, x30, [sp, #-48]!
  40f9e4:	mov	x29, sp
  40f9e8:	str	x0, [sp, #24]
  40f9ec:	str	x1, [sp, #16]
  40f9f0:	str	wzr, [sp, #44]
  40f9f4:	b	40fa7c <tigetstr@plt+0xd3fc>
  40f9f8:	ldr	w1, [sp, #44]
  40f9fc:	mov	w0, #0x2                   	// #2
  40fa00:	bl	40ca08 <tigetstr@plt+0xa388>
  40fa04:	and	w0, w0, #0xff
  40fa08:	cmp	w0, #0x0
  40fa0c:	b.eq	40fa70 <tigetstr@plt+0xd3f0>  // b.none
  40fa10:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  40fa14:	ldr	x0, [x0, #4000]
  40fa18:	ldr	w1, [sp, #44]
  40fa1c:	ldr	x0, [x0, x1, lsl #3]
  40fa20:	mov	x1, x0
  40fa24:	ldr	x0, [sp, #16]
  40fa28:	bl	402460 <strcmp@plt>
  40fa2c:	cmp	w0, #0x0
  40fa30:	b.ne	40fa70 <tigetstr@plt+0xd3f0>  // b.any
  40fa34:	ldr	x0, [sp, #24]
  40fa38:	ldr	x1, [x0, #32]
  40fa3c:	ldr	w0, [sp, #44]
  40fa40:	lsl	x0, x0, #3
  40fa44:	add	x0, x1, x0
  40fa48:	ldr	x0, [x0]
  40fa4c:	str	x0, [sp, #32]
  40fa50:	ldr	x0, [sp, #32]
  40fa54:	cmn	x0, #0x1
  40fa58:	b.eq	40fa98 <tigetstr@plt+0xd418>  // b.none
  40fa5c:	ldr	x0, [sp, #32]
  40fa60:	cmp	x0, #0x0
  40fa64:	b.eq	40fa98 <tigetstr@plt+0xd418>  // b.none
  40fa68:	ldr	x0, [sp, #32]
  40fa6c:	b	40faa0 <tigetstr@plt+0xd420>
  40fa70:	ldr	w0, [sp, #44]
  40fa74:	add	w0, w0, #0x1
  40fa78:	str	w0, [sp, #44]
  40fa7c:	ldr	x0, [sp, #24]
  40fa80:	ldrh	w0, [x0, #60]
  40fa84:	mov	w1, w0
  40fa88:	ldr	w0, [sp, #44]
  40fa8c:	cmp	w0, w1
  40fa90:	b.cc	40f9f8 <tigetstr@plt+0xd378>  // b.lo, b.ul, b.last
  40fa94:	b	40fa9c <tigetstr@plt+0xd41c>
  40fa98:	nop
  40fa9c:	mov	x0, #0x0                   	// #0
  40faa0:	ldp	x29, x30, [sp], #48
  40faa4:	ret
  40faa8:	stp	x29, x30, [sp, #-80]!
  40faac:	mov	x29, sp
  40fab0:	str	x19, [sp, #16]
  40fab4:	str	x0, [sp, #40]
  40fab8:	str	w1, [sp, #36]
  40fabc:	str	wzr, [sp, #72]
  40fac0:	str	wzr, [sp, #76]
  40fac4:	b	40fb60 <tigetstr@plt+0xd4e0>
  40fac8:	add	x3, sp, #0x30
  40facc:	ldr	w2, [sp, #76]
  40fad0:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40fad4:	add	x1, x0, #0x730
  40fad8:	mov	x0, x3
  40fadc:	bl	4021d0 <sprintf@plt>
  40fae0:	add	x0, sp, #0x30
  40fae4:	mov	x1, x0
  40fae8:	ldr	x0, [sp, #40]
  40faec:	bl	40f9e0 <tigetstr@plt+0xd360>
  40faf0:	str	x0, [sp, #64]
  40faf4:	ldr	x0, [sp, #64]
  40faf8:	cmn	x0, #0x1
  40fafc:	b.eq	40fb54 <tigetstr@plt+0xd4d4>  // b.none
  40fb00:	ldr	x0, [sp, #64]
  40fb04:	cmp	x0, #0x0
  40fb08:	b.eq	40fb54 <tigetstr@plt+0xd4d4>  // b.none
  40fb0c:	ldr	x1, [sp, #64]
  40fb10:	ldr	x0, [sp, #40]
  40fb14:	bl	40f958 <tigetstr@plt+0xd2d8>
  40fb18:	and	w0, w0, #0xff
  40fb1c:	cmp	w0, #0x0
  40fb20:	b.eq	40fb54 <tigetstr@plt+0xd4d4>  // b.none
  40fb24:	ldr	w19, [sp, #36]
  40fb28:	ldr	x0, [sp, #64]
  40fb2c:	bl	402160 <strlen@plt>
  40fb30:	sub	w0, w19, w0
  40fb34:	sub	w0, w0, #0x5
  40fb38:	str	w0, [sp, #36]
  40fb3c:	ldr	w0, [sp, #72]
  40fb40:	add	w0, w0, #0x1
  40fb44:	str	w0, [sp, #72]
  40fb48:	ldr	w0, [sp, #36]
  40fb4c:	cmp	w0, #0x0
  40fb50:	b.lt	40fb70 <tigetstr@plt+0xd4f0>  // b.tstop
  40fb54:	ldr	w0, [sp, #76]
  40fb58:	add	w0, w0, #0x1
  40fb5c:	str	w0, [sp, #76]
  40fb60:	ldr	w0, [sp, #76]
  40fb64:	cmp	w0, #0xa
  40fb68:	b.le	40fac8 <tigetstr@plt+0xd448>
  40fb6c:	b	40fb74 <tigetstr@plt+0xd4f4>
  40fb70:	nop
  40fb74:	ldr	w0, [sp, #72]
  40fb78:	ldr	x19, [sp, #16]
  40fb7c:	ldp	x29, x30, [sp], #80
  40fb80:	ret
  40fb84:	stp	x29, x30, [sp, #-80]!
  40fb88:	mov	x29, sp
  40fb8c:	str	x19, [sp, #16]
  40fb90:	str	x0, [sp, #40]
  40fb94:	str	w1, [sp, #36]
  40fb98:	str	wzr, [sp, #72]
  40fb9c:	mov	w0, #0x3c                  	// #60
  40fba0:	str	w0, [sp, #76]
  40fba4:	b	40fc40 <tigetstr@plt+0xd5c0>
  40fba8:	add	x3, sp, #0x30
  40fbac:	ldr	w2, [sp, #76]
  40fbb0:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40fbb4:	add	x1, x0, #0x738
  40fbb8:	mov	x0, x3
  40fbbc:	bl	4021d0 <sprintf@plt>
  40fbc0:	add	x0, sp, #0x30
  40fbc4:	mov	x1, x0
  40fbc8:	ldr	x0, [sp, #40]
  40fbcc:	bl	40f9e0 <tigetstr@plt+0xd360>
  40fbd0:	str	x0, [sp, #64]
  40fbd4:	ldr	x0, [sp, #64]
  40fbd8:	cmn	x0, #0x1
  40fbdc:	b.eq	40fc34 <tigetstr@plt+0xd5b4>  // b.none
  40fbe0:	ldr	x0, [sp, #64]
  40fbe4:	cmp	x0, #0x0
  40fbe8:	b.eq	40fc34 <tigetstr@plt+0xd5b4>  // b.none
  40fbec:	ldr	x1, [sp, #64]
  40fbf0:	ldr	x0, [sp, #40]
  40fbf4:	bl	40f958 <tigetstr@plt+0xd2d8>
  40fbf8:	and	w0, w0, #0xff
  40fbfc:	cmp	w0, #0x0
  40fc00:	b.eq	40fc34 <tigetstr@plt+0xd5b4>  // b.none
  40fc04:	ldr	w19, [sp, #36]
  40fc08:	ldr	x0, [sp, #64]
  40fc0c:	bl	402160 <strlen@plt>
  40fc10:	sub	w0, w19, w0
  40fc14:	sub	w0, w0, #0x5
  40fc18:	str	w0, [sp, #36]
  40fc1c:	ldr	w0, [sp, #72]
  40fc20:	add	w0, w0, #0x1
  40fc24:	str	w0, [sp, #72]
  40fc28:	ldr	w0, [sp, #36]
  40fc2c:	cmp	w0, #0x0
  40fc30:	b.lt	40fc50 <tigetstr@plt+0xd5d0>  // b.tstop
  40fc34:	ldr	w0, [sp, #76]
  40fc38:	sub	w0, w0, #0x1
  40fc3c:	str	w0, [sp, #76]
  40fc40:	ldr	w0, [sp, #76]
  40fc44:	cmp	w0, #0x0
  40fc48:	b.ge	40fba8 <tigetstr@plt+0xd528>  // b.tcont
  40fc4c:	b	40fc54 <tigetstr@plt+0xd5d4>
  40fc50:	nop
  40fc54:	ldr	w0, [sp, #72]
  40fc58:	ldr	x19, [sp, #16]
  40fc5c:	ldp	x29, x30, [sp], #80
  40fc60:	ret
  40fc64:	stp	x29, x30, [sp, #-48]!
  40fc68:	mov	x29, sp
  40fc6c:	str	x0, [sp, #24]
  40fc70:	mov	w0, #0x1                   	// #1
  40fc74:	strb	w0, [sp, #47]
  40fc78:	ldr	x0, [sp, #24]
  40fc7c:	cmn	x0, #0x1
  40fc80:	b.eq	40fd34 <tigetstr@plt+0xd6b4>  // b.none
  40fc84:	ldr	x0, [sp, #24]
  40fc88:	cmp	x0, #0x0
  40fc8c:	b.eq	40fd34 <tigetstr@plt+0xd6b4>  // b.none
  40fc90:	str	wzr, [sp, #40]
  40fc94:	b	40fd00 <tigetstr@plt+0xd680>
  40fc98:	ldrsw	x0, [sp, #40]
  40fc9c:	ldr	x1, [sp, #24]
  40fca0:	add	x0, x1, x0
  40fca4:	ldrb	w0, [x0]
  40fca8:	mov	w1, w0
  40fcac:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40fcb0:	add	x0, x0, #0x740
  40fcb4:	bl	4024e0 <strchr@plt>
  40fcb8:	cmp	x0, #0x0
  40fcbc:	b.eq	40fcf4 <tigetstr@plt+0xd674>  // b.none
  40fcc0:	ldrsw	x0, [sp, #40]
  40fcc4:	ldr	x1, [sp, #24]
  40fcc8:	add	x0, x1, x0
  40fccc:	ldrb	w1, [x0]
  40fcd0:	ldrsw	x0, [sp, #40]
  40fcd4:	add	x0, x0, #0x1
  40fcd8:	ldr	x2, [sp, #24]
  40fcdc:	add	x0, x2, x0
  40fce0:	ldrb	w0, [x0]
  40fce4:	cmp	w1, w0
  40fce8:	b.eq	40fcf4 <tigetstr@plt+0xd674>  // b.none
  40fcec:	strb	wzr, [sp, #47]
  40fcf0:	b	40fd34 <tigetstr@plt+0xd6b4>
  40fcf4:	ldr	w0, [sp, #40]
  40fcf8:	add	w0, w0, #0x2
  40fcfc:	str	w0, [sp, #40]
  40fd00:	ldrsw	x0, [sp, #40]
  40fd04:	ldr	x1, [sp, #24]
  40fd08:	add	x0, x1, x0
  40fd0c:	ldrb	w0, [x0]
  40fd10:	cmp	w0, #0x0
  40fd14:	b.eq	40fd34 <tigetstr@plt+0xd6b4>  // b.none
  40fd18:	ldrsw	x0, [sp, #40]
  40fd1c:	add	x0, x0, #0x1
  40fd20:	ldr	x1, [sp, #24]
  40fd24:	add	x0, x1, x0
  40fd28:	ldrb	w0, [x0]
  40fd2c:	cmp	w0, #0x0
  40fd30:	b.ne	40fc98 <tigetstr@plt+0xd618>  // b.any
  40fd34:	ldrb	w0, [sp, #47]
  40fd38:	ldp	x29, x30, [sp], #48
  40fd3c:	ret
  40fd40:	stp	x29, x30, [sp, #-48]!
  40fd44:	mov	x29, sp
  40fd48:	str	x0, [sp, #24]
  40fd4c:	strb	wzr, [sp, #47]
  40fd50:	ldr	x0, [sp, #24]
  40fd54:	ldr	x0, [x0, #32]
  40fd58:	add	x0, x0, #0x490
  40fd5c:	ldr	x0, [x0]
  40fd60:	cmn	x0, #0x1
  40fd64:	b.eq	40fddc <tigetstr@plt+0xd75c>  // b.none
  40fd68:	ldr	x0, [sp, #24]
  40fd6c:	ldr	x0, [x0, #32]
  40fd70:	add	x0, x0, #0x490
  40fd74:	ldr	x0, [x0]
  40fd78:	cmp	x0, #0x0
  40fd7c:	b.eq	40fddc <tigetstr@plt+0xd75c>  // b.none
  40fd80:	ldr	x0, [sp, #24]
  40fd84:	ldr	x0, [x0, #32]
  40fd88:	add	x0, x0, #0x490
  40fd8c:	ldr	x0, [x0]
  40fd90:	bl	40fc64 <tigetstr@plt+0xd5e4>
  40fd94:	and	w0, w0, #0xff
  40fd98:	eor	w0, w0, #0x1
  40fd9c:	and	w0, w0, #0xff
  40fda0:	cmp	w0, #0x0
  40fda4:	b.eq	40fdd4 <tigetstr@plt+0xd754>  // b.none
  40fda8:	ldr	x0, [sp, #24]
  40fdac:	ldr	x0, [x0, #32]
  40fdb0:	add	x0, x0, #0xc8
  40fdb4:	str	xzr, [x0]
  40fdb8:	ldr	x0, [sp, #24]
  40fdbc:	ldr	x0, [x0, #32]
  40fdc0:	add	x0, x0, #0x130
  40fdc4:	str	xzr, [x0]
  40fdc8:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  40fdcc:	add	x0, x0, #0x750
  40fdd0:	bl	402430 <puts@plt>
  40fdd4:	mov	w0, #0x1                   	// #1
  40fdd8:	strb	w0, [sp, #47]
  40fddc:	ldrb	w0, [sp, #47]
  40fde0:	ldp	x29, x30, [sp], #48
  40fde4:	ret
  40fde8:	sub	sp, sp, #0x30
  40fdec:	str	x0, [sp, #24]
  40fdf0:	str	x1, [sp, #16]
  40fdf4:	str	w2, [sp, #12]
  40fdf8:	str	x3, [sp]
  40fdfc:	ldr	w0, [sp, #12]
  40fe00:	ldr	x1, [sp, #16]
  40fe04:	add	x0, x1, x0
  40fe08:	ldrb	w0, [x0]
  40fe0c:	str	w0, [sp, #44]
  40fe10:	ldr	w2, [sp, #12]
  40fe14:	mov	w0, #0xaaab                	// #43691
  40fe18:	movk	w0, #0xaaaa, lsl #16
  40fe1c:	umull	x0, w2, w0
  40fe20:	lsr	x0, x0, #32
  40fe24:	lsr	w0, w0, #1
  40fe28:	mov	w1, w0
  40fe2c:	lsl	w1, w1, #1
  40fe30:	add	w1, w1, w0
  40fe34:	sub	w0, w2, w1
  40fe38:	cmp	w0, #0x2
  40fe3c:	b.eq	40fee8 <tigetstr@plt+0xd868>  // b.none
  40fe40:	cmp	w0, #0x2
  40fe44:	b.hi	40ff54 <tigetstr@plt+0xd8d4>  // b.pmore
  40fe48:	cmp	w0, #0x0
  40fe4c:	b.eq	40fe5c <tigetstr@plt+0xd7dc>  // b.none
  40fe50:	cmp	w0, #0x1
  40fe54:	b.eq	40fe9c <tigetstr@plt+0xd81c>  // b.none
  40fe58:	b	40ff54 <tigetstr@plt+0xd8d4>
  40fe5c:	ldr	w0, [sp, #44]
  40fe60:	asr	w0, w0, #2
  40fe64:	and	w3, w0, #0x3f
  40fe68:	ldr	x0, [sp, #24]
  40fe6c:	add	x1, x0, #0x1
  40fe70:	str	x1, [sp, #24]
  40fe74:	adrp	x1, 416000 <tigetstr@plt+0x13980>
  40fe78:	add	x2, x1, #0xa48
  40fe7c:	sxtw	x1, w3
  40fe80:	ldrb	w1, [x2, x1]
  40fe84:	strb	w1, [x0]
  40fe88:	ldr	w0, [sp, #44]
  40fe8c:	lsl	w1, w0, #4
  40fe90:	ldr	x0, [sp]
  40fe94:	str	w1, [x0]
  40fe98:	b	40ff54 <tigetstr@plt+0xd8d4>
  40fe9c:	ldr	w0, [sp, #44]
  40fea0:	asr	w1, w0, #4
  40fea4:	ldr	x0, [sp]
  40fea8:	ldr	w0, [x0]
  40feac:	orr	w0, w1, w0
  40feb0:	and	w3, w0, #0x3f
  40feb4:	ldr	x0, [sp, #24]
  40feb8:	add	x1, x0, #0x1
  40febc:	str	x1, [sp, #24]
  40fec0:	adrp	x1, 416000 <tigetstr@plt+0x13980>
  40fec4:	add	x2, x1, #0xa48
  40fec8:	sxtw	x1, w3
  40fecc:	ldrb	w1, [x2, x1]
  40fed0:	strb	w1, [x0]
  40fed4:	ldr	w0, [sp, #44]
  40fed8:	lsl	w1, w0, #2
  40fedc:	ldr	x0, [sp]
  40fee0:	str	w1, [x0]
  40fee4:	b	40ff54 <tigetstr@plt+0xd8d4>
  40fee8:	ldr	w0, [sp, #44]
  40feec:	asr	w1, w0, #6
  40fef0:	ldr	x0, [sp]
  40fef4:	ldr	w0, [x0]
  40fef8:	orr	w0, w1, w0
  40fefc:	and	w3, w0, #0x3f
  40ff00:	ldr	x0, [sp, #24]
  40ff04:	add	x1, x0, #0x1
  40ff08:	str	x1, [sp, #24]
  40ff0c:	adrp	x1, 416000 <tigetstr@plt+0x13980>
  40ff10:	add	x2, x1, #0xa48
  40ff14:	sxtw	x1, w3
  40ff18:	ldrb	w1, [x2, x1]
  40ff1c:	strb	w1, [x0]
  40ff20:	ldr	w0, [sp, #44]
  40ff24:	and	w3, w0, #0x3f
  40ff28:	ldr	x0, [sp, #24]
  40ff2c:	add	x1, x0, #0x1
  40ff30:	str	x1, [sp, #24]
  40ff34:	adrp	x1, 416000 <tigetstr@plt+0x13980>
  40ff38:	add	x2, x1, #0xa48
  40ff3c:	sxtw	x1, w3
  40ff40:	ldrb	w1, [x2, x1]
  40ff44:	strb	w1, [x0]
  40ff48:	ldr	x0, [sp]
  40ff4c:	str	wzr, [x0]
  40ff50:	nop
  40ff54:	ldr	x0, [sp, #24]
  40ff58:	strb	wzr, [x0]
  40ff5c:	nop
  40ff60:	add	sp, sp, #0x30
  40ff64:	ret
  40ff68:	sub	sp, sp, #0x110
  40ff6c:	sub	sp, sp, #0x10, lsl #12
  40ff70:	stp	x29, x30, [sp]
  40ff74:	mov	x29, sp
  40ff78:	stp	x19, x20, [sp, #16]
  40ff7c:	str	x0, [sp, #56]
  40ff80:	str	w1, [sp, #52]
  40ff84:	str	w2, [sp, #48]
  40ff88:	str	w3, [sp, #44]
  40ff8c:	str	x4, [sp, #32]
  40ff90:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ff94:	add	x0, x0, #0x4d8
  40ff98:	ldr	w0, [x0]
  40ff9c:	cmp	w0, #0x0
  40ffa0:	b.eq	410224 <tigetstr@plt+0xdba4>  // b.none
  40ffa4:	add	x0, sp, #0x10, lsl #12
  40ffa8:	str	wzr, [x0, #148]
  40ffac:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ffb0:	add	x0, x0, #0x448
  40ffb4:	adrp	x1, 416000 <tigetstr@plt+0x13980>
  40ffb8:	add	x1, x1, #0x4b0
  40ffbc:	str	x1, [x0]
  40ffc0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ffc4:	add	x0, x0, #0x450
  40ffc8:	adrp	x1, 416000 <tigetstr@plt+0x13980>
  40ffcc:	add	x1, x1, #0x648
  40ffd0:	str	x1, [x0]
  40ffd4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  40ffd8:	add	x0, x0, #0x440
  40ffdc:	str	wzr, [x0]
  40ffe0:	add	x1, sp, #0x10, lsl #12
  40ffe4:	add	x1, x1, #0x94
  40ffe8:	add	x0, sp, #0x90
  40ffec:	mov	w3, #0x10000               	// #65536
  40fff0:	mov	x2, x1
  40fff4:	mov	x1, x0
  40fff8:	ldr	x0, [sp, #56]
  40fffc:	bl	4023f0 <_nc_write_object@plt>
  410000:	cmp	w0, #0x0
  410004:	b.ne	410994 <tigetstr@plt+0xe314>  // b.any
  410008:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  41000c:	add	x0, x0, #0x4d8
  410010:	ldr	w0, [x0]
  410014:	and	w0, w0, #0x1
  410018:	cmp	w0, #0x0
  41001c:	b.eq	4100b4 <tigetstr@plt+0xda34>  // b.none
  410020:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410024:	add	x0, x0, #0x4e8
  410028:	ldr	x0, [x0, #8]
  41002c:	cmp	x0, #0x0
  410030:	b.eq	410040 <tigetstr@plt+0xd9c0>  // b.none
  410034:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  410038:	add	x0, x0, #0x648
  41003c:	bl	40d908 <tigetstr@plt+0xb288>
  410040:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  410044:	add	x0, x0, #0x778
  410048:	bl	40d908 <tigetstr@plt+0xb288>
  41004c:	add	x0, sp, #0x10, lsl #12
  410050:	str	wzr, [x0, #248]
  410054:	b	41009c <tigetstr@plt+0xda1c>
  410058:	add	x0, sp, #0x10, lsl #12
  41005c:	ldr	w0, [x0, #248]
  410060:	add	x1, sp, #0x90
  410064:	ldrb	w0, [x1, x0]
  410068:	add	x3, sp, #0x40
  41006c:	mov	w2, w0
  410070:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  410074:	add	x1, x0, #0x780
  410078:	mov	x0, x3
  41007c:	bl	4021d0 <sprintf@plt>
  410080:	add	x0, sp, #0x40
  410084:	bl	40d908 <tigetstr@plt+0xb288>
  410088:	add	x0, sp, #0x10, lsl #12
  41008c:	ldr	w0, [x0, #248]
  410090:	add	w0, w0, #0x1
  410094:	add	x1, sp, #0x10, lsl #12
  410098:	str	w0, [x1, #248]
  41009c:	add	x0, sp, #0x10, lsl #12
  4100a0:	ldr	w0, [x0, #148]
  4100a4:	add	x1, sp, #0x10, lsl #12
  4100a8:	ldr	w1, [x1, #248]
  4100ac:	cmp	w1, w0
  4100b0:	b.cc	410058 <tigetstr@plt+0xd9d8>  // b.lo, b.ul, b.last
  4100b4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4100b8:	add	x0, x0, #0x4d8
  4100bc:	ldr	w0, [x0]
  4100c0:	and	w0, w0, #0x2
  4100c4:	cmp	w0, #0x0
  4100c8:	b.eq	410994 <tigetstr@plt+0xe314>  // b.none
  4100cc:	add	x0, sp, #0x10, lsl #12
  4100d0:	str	wzr, [x0, #144]
  4100d4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4100d8:	add	x0, x0, #0x4e8
  4100dc:	ldr	x0, [x0, #8]
  4100e0:	cmp	x0, #0x0
  4100e4:	b.eq	4100f4 <tigetstr@plt+0xda74>  // b.none
  4100e8:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  4100ec:	add	x0, x0, #0x648
  4100f0:	bl	40d908 <tigetstr@plt+0xb288>
  4100f4:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  4100f8:	add	x0, x0, #0x788
  4100fc:	bl	40d908 <tigetstr@plt+0xb288>
  410100:	add	x0, sp, #0x10, lsl #12
  410104:	str	wzr, [x0, #248]
  410108:	b	410148 <tigetstr@plt+0xdac8>
  41010c:	add	x2, sp, #0x10, lsl #12
  410110:	add	x2, x2, #0x90
  410114:	add	x1, sp, #0x90
  410118:	add	x0, sp, #0x40
  41011c:	mov	x3, x2
  410120:	add	x2, sp, #0x10, lsl #12
  410124:	ldr	w2, [x2, #248]
  410128:	bl	40fde8 <tigetstr@plt+0xd768>
  41012c:	add	x0, sp, #0x40
  410130:	bl	40d908 <tigetstr@plt+0xb288>
  410134:	add	x0, sp, #0x10, lsl #12
  410138:	ldr	w0, [x0, #248]
  41013c:	add	w0, w0, #0x1
  410140:	add	x1, sp, #0x10, lsl #12
  410144:	str	w0, [x1, #248]
  410148:	add	x0, sp, #0x10, lsl #12
  41014c:	ldr	w0, [x0, #148]
  410150:	add	x1, sp, #0x10, lsl #12
  410154:	ldr	w1, [x1, #248]
  410158:	cmp	w1, w0
  41015c:	b.cc	41010c <tigetstr@plt+0xda8c>  // b.lo, b.ul, b.last
  410160:	add	x0, sp, #0x10, lsl #12
  410164:	ldr	w2, [x0, #248]
  410168:	mov	w0, #0xaaab                	// #43691
  41016c:	movk	w0, #0xaaaa, lsl #16
  410170:	umull	x0, w2, w0
  410174:	lsr	x0, x0, #32
  410178:	lsr	w0, w0, #1
  41017c:	mov	w1, w0
  410180:	lsl	w1, w1, #1
  410184:	add	w1, w1, w0
  410188:	sub	w0, w2, w1
  41018c:	cmp	w0, #0x2
  410190:	b.eq	4101e8 <tigetstr@plt+0xdb68>  // b.none
  410194:	cmp	w0, #0x2
  410198:	b.hi	410994 <tigetstr@plt+0xe314>  // b.pmore
  41019c:	cmp	w0, #0x0
  4101a0:	b.eq	410990 <tigetstr@plt+0xe310>  // b.none
  4101a4:	cmp	w0, #0x1
  4101a8:	b.ne	410994 <tigetstr@plt+0xe314>  // b.any
  4101ac:	add	x0, sp, #0x10, lsl #12
  4101b0:	add	x0, x0, #0x90
  4101b4:	add	x4, sp, #0x40
  4101b8:	mov	x3, x0
  4101bc:	mov	w2, #0x1                   	// #1
  4101c0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4101c4:	add	x1, x0, #0x550
  4101c8:	mov	x0, x4
  4101cc:	bl	40fde8 <tigetstr@plt+0xd768>
  4101d0:	add	x0, sp, #0x40
  4101d4:	bl	40d908 <tigetstr@plt+0xb288>
  4101d8:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  4101dc:	add	x0, x0, #0x790
  4101e0:	bl	40d908 <tigetstr@plt+0xb288>
  4101e4:	b	410994 <tigetstr@plt+0xe314>
  4101e8:	add	x0, sp, #0x10, lsl #12
  4101ec:	add	x0, x0, #0x90
  4101f0:	add	x4, sp, #0x40
  4101f4:	mov	x3, x0
  4101f8:	mov	w2, #0x1                   	// #1
  4101fc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410200:	add	x1, x0, #0x550
  410204:	mov	x0, x4
  410208:	bl	40fde8 <tigetstr@plt+0xd768>
  41020c:	add	x0, sp, #0x40
  410210:	bl	40d908 <tigetstr@plt+0xb288>
  410214:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  410218:	add	x0, x0, #0x700
  41021c:	bl	40d908 <tigetstr@plt+0xb288>
  410220:	b	410994 <tigetstr@plt+0xe314>
  410224:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410228:	add	x0, x0, #0x4c4
  41022c:	ldr	w0, [x0]
  410230:	cmp	w0, #0x2
  410234:	b.eq	41024c <tigetstr@plt+0xdbcc>  // b.none
  410238:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  41023c:	add	x0, x0, #0x4c4
  410240:	ldr	w0, [x0]
  410244:	cmp	w0, #0x3
  410248:	b.ne	41027c <tigetstr@plt+0xdbfc>  // b.any
  41024c:	mov	w0, #0x3ff                 	// #1023
  410250:	add	x1, sp, #0x10, lsl #12
  410254:	str	w0, [x1, #264]
  410258:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  41025c:	add	x0, x0, #0x798
  410260:	add	x1, sp, #0x10, lsl #12
  410264:	str	x0, [x1, #256]
  410268:	add	x0, sp, #0x10, lsl #12
  41026c:	strb	wzr, [x0, #255]
  410270:	ldr	x0, [sp, #56]
  410274:	bl	4111d8 <tigetstr@plt+0xeb58>
  410278:	b	4102a4 <tigetstr@plt+0xdc24>
  41027c:	mov	w0, #0x1000                	// #4096
  410280:	add	x1, sp, #0x10, lsl #12
  410284:	str	w0, [x1, #264]
  410288:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  41028c:	add	x0, x0, #0x7a8
  410290:	add	x1, sp, #0x10, lsl #12
  410294:	str	x0, [x1, #256]
  410298:	mov	w0, #0x1                   	// #1
  41029c:	add	x1, sp, #0x10, lsl #12
  4102a0:	strb	w0, [x1, #255]
  4102a4:	ldr	x0, [sp, #56]
  4102a8:	ldr	x0, [x0, #32]
  4102ac:	ldr	x1, [x0, #1048]
  4102b0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4102b4:	add	x0, x0, #0x4e0
  4102b8:	str	x1, [x0]
  4102bc:	add	x0, sp, #0x10, lsl #12
  4102c0:	ldrb	w0, [x0, #255]
  4102c4:	ldr	w5, [sp, #44]
  4102c8:	mov	w4, w0
  4102cc:	ldr	w3, [sp, #52]
  4102d0:	mov	w2, #0x0                   	// #0
  4102d4:	ldr	x1, [sp, #32]
  4102d8:	ldr	x0, [sp, #56]
  4102dc:	bl	40e284 <tigetstr@plt+0xbc04>
  4102e0:	mov	w1, w0
  4102e4:	add	x0, sp, #0x10, lsl #12
  4102e8:	ldr	w0, [x0, #264]
  4102ec:	cmp	w0, w1
  4102f0:	b.ge	4108c8 <tigetstr@plt+0xe248>  // b.tcont
  4102f4:	ldr	w0, [sp, #48]
  4102f8:	cmp	w0, #0x0
  4102fc:	b.eq	4108c8 <tigetstr@plt+0xe248>  // b.none
  410300:	ldr	x1, [sp, #56]
  410304:	add	x0, sp, #0x10, lsl #12
  410308:	add	x0, x0, #0x98
  41030c:	ldp	x2, x3, [x1]
  410310:	stp	x2, x3, [x0]
  410314:	ldp	x2, x3, [x1, #16]
  410318:	stp	x2, x3, [x0, #16]
  41031c:	ldp	x2, x3, [x1, #32]
  410320:	stp	x2, x3, [x0, #32]
  410324:	ldp	x2, x3, [x1, #48]
  410328:	stp	x2, x3, [x0, #48]
  41032c:	ldr	x1, [x1, #64]
  410330:	str	x1, [x0, #64]
  410334:	ldr	w0, [sp, #52]
  410338:	cmp	w0, #0x0
  41033c:	b.ne	41035c <tigetstr@plt+0xdcdc>  // b.any
  410340:	add	x0, sp, #0x10, lsl #12
  410344:	ldr	w1, [x0, #264]
  410348:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  41034c:	add	x0, x0, #0x7b8
  410350:	bl	4025f0 <printf@plt>
  410354:	mov	w0, #0x1                   	// #1
  410358:	str	w0, [sp, #52]
  41035c:	add	x0, sp, #0x10, lsl #12
  410360:	ldrb	w0, [x0, #255]
  410364:	ldr	w5, [sp, #44]
  410368:	mov	w4, w0
  41036c:	ldr	w3, [sp, #52]
  410370:	mov	w2, #0x0                   	// #0
  410374:	ldr	x1, [sp, #32]
  410378:	ldr	x0, [sp, #56]
  41037c:	bl	40e284 <tigetstr@plt+0xbc04>
  410380:	mov	w1, w0
  410384:	add	x0, sp, #0x10, lsl #12
  410388:	ldr	w0, [x0, #264]
  41038c:	cmp	w0, w1
  410390:	b.ge	410994 <tigetstr@plt+0xe314>  // b.tcont
  410394:	add	x0, sp, #0x10, lsl #12
  410398:	strb	wzr, [x0, #247]
  41039c:	mov	w0, #0x19e                 	// #414
  4103a0:	add	x1, sp, #0x10, lsl #12
  4103a4:	str	w0, [x1, #240]
  4103a8:	b	410518 <tigetstr@plt+0xde98>
  4103ac:	add	x0, sp, #0x10, lsl #12
  4103b0:	ldr	w0, [x0, #240]
  4103b4:	cmp	w0, #0x19d
  4103b8:	b.le	410418 <tigetstr@plt+0xdd98>
  4103bc:	ldr	x0, [sp, #56]
  4103c0:	ldr	x1, [x0, #48]
  4103c4:	add	x0, sp, #0x10, lsl #12
  4103c8:	ldr	w2, [x0, #240]
  4103cc:	ldr	x0, [sp, #56]
  4103d0:	ldrh	w0, [x0, #60]
  4103d4:	mov	w3, w0
  4103d8:	ldr	x0, [sp, #56]
  4103dc:	ldrh	w0, [x0, #66]
  4103e0:	sub	w0, w3, w0
  4103e4:	sub	w2, w2, w0
  4103e8:	ldr	x0, [sp, #56]
  4103ec:	ldrh	w0, [x0, #64]
  4103f0:	mov	w3, w0
  4103f4:	ldr	x0, [sp, #56]
  4103f8:	ldrh	w0, [x0, #62]
  4103fc:	add	w0, w3, w0
  410400:	add	w0, w2, w0
  410404:	sxtw	x0, w0
  410408:	lsl	x0, x0, #3
  41040c:	add	x0, x1, x0
  410410:	ldr	x0, [x0]
  410414:	b	410430 <tigetstr@plt+0xddb0>
  410418:	add	x0, sp, #0x10, lsl #12
  41041c:	ldr	w1, [x0, #240]
  410420:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  410424:	ldr	x0, [x0, #4000]
  410428:	sxtw	x1, w1
  41042c:	ldr	x0, [x0, x1, lsl #3]
  410430:	add	x1, sp, #0x10, lsl #12
  410434:	str	x0, [x1, #232]
  410438:	ldr	x0, [sp, #56]
  41043c:	ldr	x1, [x0, #32]
  410440:	add	x0, sp, #0x10, lsl #12
  410444:	ldr	w0, [x0, #240]
  410448:	lsl	x0, x0, #3
  41044c:	add	x0, x1, x0
  410450:	ldr	x0, [x0]
  410454:	cmn	x0, #0x1
  410458:	b.eq	410504 <tigetstr@plt+0xde84>  // b.none
  41045c:	ldr	x0, [sp, #56]
  410460:	ldr	x1, [x0, #32]
  410464:	add	x0, sp, #0x10, lsl #12
  410468:	ldr	w0, [x0, #240]
  41046c:	lsl	x0, x0, #3
  410470:	add	x0, x1, x0
  410474:	ldr	x0, [x0]
  410478:	cmp	x0, #0x0
  41047c:	b.eq	410504 <tigetstr@plt+0xde84>  // b.none
  410480:	ldr	x0, [sp, #56]
  410484:	ldr	x0, [x0, #32]
  410488:	add	x0, x0, #0x418
  41048c:	str	xzr, [x0]
  410490:	add	x0, sp, #0x10, lsl #12
  410494:	ldr	x0, [x0, #232]
  410498:	bl	402160 <strlen@plt>
  41049c:	cmp	x0, #0x2
  4104a0:	b.hi	4104c0 <tigetstr@plt+0xde40>  // b.pmore
  4104a4:	add	x0, sp, #0x10, lsl #12
  4104a8:	ldr	w2, [x0, #264]
  4104ac:	add	x0, sp, #0x10, lsl #12
  4104b0:	ldr	x1, [x0, #232]
  4104b4:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  4104b8:	add	x0, x0, #0x800
  4104bc:	bl	4025f0 <printf@plt>
  4104c0:	mov	w0, #0x1                   	// #1
  4104c4:	add	x1, sp, #0x10, lsl #12
  4104c8:	strb	w0, [x1, #247]
  4104cc:	add	x0, sp, #0x10, lsl #12
  4104d0:	ldrb	w0, [x0, #255]
  4104d4:	ldr	w5, [sp, #44]
  4104d8:	mov	w4, w0
  4104dc:	ldr	w3, [sp, #52]
  4104e0:	mov	w2, #0x0                   	// #0
  4104e4:	ldr	x1, [sp, #32]
  4104e8:	ldr	x0, [sp, #56]
  4104ec:	bl	40e284 <tigetstr@plt+0xbc04>
  4104f0:	mov	w1, w0
  4104f4:	add	x0, sp, #0x10, lsl #12
  4104f8:	ldr	w0, [x0, #264]
  4104fc:	cmp	w0, w1
  410500:	b.ge	410538 <tigetstr@plt+0xdeb8>  // b.tcont
  410504:	add	x0, sp, #0x10, lsl #12
  410508:	ldr	w0, [x0, #240]
  41050c:	add	w0, w0, #0x1
  410510:	add	x1, sp, #0x10, lsl #12
  410514:	str	w0, [x1, #240]
  410518:	ldr	x0, [sp, #56]
  41051c:	ldrh	w0, [x0, #60]
  410520:	mov	w1, w0
  410524:	add	x0, sp, #0x10, lsl #12
  410528:	ldr	w0, [x0, #240]
  41052c:	cmp	w0, w1
  410530:	b.cc	4103ac <tigetstr@plt+0xdd2c>  // b.lo, b.ul, b.last
  410534:	b	41053c <tigetstr@plt+0xdebc>
  410538:	nop
  41053c:	ldr	x0, [sp, #56]
  410540:	ldr	x0, [x0, #32]
  410544:	add	x0, x0, #0x418
  410548:	ldr	x0, [x0]
  41054c:	cmn	x0, #0x1
  410550:	b.eq	41059c <tigetstr@plt+0xdf1c>  // b.none
  410554:	ldr	x0, [sp, #56]
  410558:	ldr	x0, [x0, #32]
  41055c:	add	x0, x0, #0x418
  410560:	ldr	x0, [x0]
  410564:	cmp	x0, #0x0
  410568:	b.eq	41059c <tigetstr@plt+0xdf1c>  // b.none
  41056c:	ldr	x0, [sp, #56]
  410570:	ldr	x0, [x0, #32]
  410574:	add	x0, x0, #0x418
  410578:	str	xzr, [x0]
  41057c:	add	x0, sp, #0x10, lsl #12
  410580:	ldr	w1, [x0, #264]
  410584:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  410588:	add	x0, x0, #0x830
  41058c:	bl	4025f0 <printf@plt>
  410590:	mov	w0, #0x1                   	// #1
  410594:	add	x1, sp, #0x10, lsl #12
  410598:	strb	w0, [x1, #247]
  41059c:	add	x0, sp, #0x10, lsl #12
  4105a0:	ldrb	w0, [x0, #247]
  4105a4:	eor	w0, w0, #0x1
  4105a8:	and	w0, w0, #0xff
  4105ac:	cmp	w0, #0x0
  4105b0:	b.ne	4105ec <tigetstr@plt+0xdf6c>  // b.any
  4105b4:	add	x0, sp, #0x10, lsl #12
  4105b8:	ldrb	w0, [x0, #255]
  4105bc:	ldr	w5, [sp, #44]
  4105c0:	mov	w4, w0
  4105c4:	ldr	w3, [sp, #52]
  4105c8:	mov	w2, #0x0                   	// #0
  4105cc:	ldr	x1, [sp, #32]
  4105d0:	ldr	x0, [sp, #56]
  4105d4:	bl	40e284 <tigetstr@plt+0xbc04>
  4105d8:	mov	w1, w0
  4105dc:	add	x0, sp, #0x10, lsl #12
  4105e0:	ldr	w0, [x0, #264]
  4105e4:	cmp	w0, w1
  4105e8:	b.ge	410630 <tigetstr@plt+0xdfb0>  // b.tcont
  4105ec:	ldr	x0, [sp, #56]
  4105f0:	bl	40fd40 <tigetstr@plt+0xd6c0>
  4105f4:	and	w0, w0, #0xff
  4105f8:	cmp	w0, #0x0
  4105fc:	b.eq	410630 <tigetstr@plt+0xdfb0>  // b.none
  410600:	ldr	x0, [sp, #56]
  410604:	ldr	x0, [x0, #32]
  410608:	add	x0, x0, #0x490
  41060c:	str	xzr, [x0]
  410610:	add	x0, sp, #0x10, lsl #12
  410614:	ldr	w1, [x0, #264]
  410618:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  41061c:	add	x0, x0, #0x860
  410620:	bl	4025f0 <printf@plt>
  410624:	mov	w0, #0x1                   	// #1
  410628:	add	x1, sp, #0x10, lsl #12
  41062c:	strb	w0, [x1, #247]
  410630:	add	x0, sp, #0x10, lsl #12
  410634:	ldrb	w0, [x0, #247]
  410638:	eor	w0, w0, #0x1
  41063c:	and	w0, w0, #0xff
  410640:	cmp	w0, #0x0
  410644:	b.ne	410680 <tigetstr@plt+0xe000>  // b.any
  410648:	add	x0, sp, #0x10, lsl #12
  41064c:	ldrb	w0, [x0, #255]
  410650:	ldr	w5, [sp, #44]
  410654:	mov	w4, w0
  410658:	ldr	w3, [sp, #52]
  41065c:	mov	w2, #0x0                   	// #0
  410660:	ldr	x1, [sp, #32]
  410664:	ldr	x0, [sp, #56]
  410668:	bl	40e284 <tigetstr@plt+0xbc04>
  41066c:	mov	w1, w0
  410670:	add	x0, sp, #0x10, lsl #12
  410674:	ldr	w0, [x0, #264]
  410678:	cmp	w0, w1
  41067c:	b.ge	410870 <tigetstr@plt+0xe1f0>  // b.tcont
  410680:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410684:	add	x0, x0, #0x4c0
  410688:	ldr	w0, [x0]
  41068c:	add	x1, sp, #0x10, lsl #12
  410690:	str	w0, [x1, #228]
  410694:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410698:	add	x0, x0, #0x4c0
  41069c:	mov	w1, #0x4                   	// #4
  4106a0:	str	w1, [x0]
  4106a4:	add	x0, sp, #0x10, lsl #12
  4106a8:	ldr	w1, [x0, #264]
  4106ac:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  4106b0:	add	x0, x0, #0x890
  4106b4:	bl	4025f0 <printf@plt>
  4106b8:	add	x0, sp, #0x10, lsl #12
  4106bc:	ldrb	w0, [x0, #255]
  4106c0:	ldr	w5, [sp, #44]
  4106c4:	mov	w4, w0
  4106c8:	ldr	w3, [sp, #52]
  4106cc:	mov	w2, #0x0                   	// #0
  4106d0:	ldr	x1, [sp, #32]
  4106d4:	ldr	x0, [sp, #56]
  4106d8:	bl	40e284 <tigetstr@plt+0xbc04>
  4106dc:	add	x1, sp, #0x10, lsl #12
  4106e0:	str	w0, [x1, #268]
  4106e4:	add	x0, sp, #0x10, lsl #12
  4106e8:	ldr	w1, [x0, #268]
  4106ec:	add	x0, sp, #0x10, lsl #12
  4106f0:	ldr	w0, [x0, #264]
  4106f4:	cmp	w1, w0
  4106f8:	b.le	410764 <tigetstr@plt+0xe0e4>
  4106fc:	add	x0, sp, #0x10, lsl #12
  410700:	ldr	w1, [x0, #268]
  410704:	add	x0, sp, #0x10, lsl #12
  410708:	ldr	w0, [x0, #264]
  41070c:	sub	w0, w1, w0
  410710:	mov	w1, w0
  410714:	ldr	x0, [sp, #56]
  410718:	bl	40faa8 <tigetstr@plt+0xd428>
  41071c:	cmp	w0, #0x0
  410720:	b.eq	410764 <tigetstr@plt+0xe0e4>  // b.none
  410724:	add	x0, sp, #0x10, lsl #12
  410728:	ldr	w1, [x0, #264]
  41072c:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  410730:	add	x0, x0, #0x8d8
  410734:	bl	4025f0 <printf@plt>
  410738:	add	x0, sp, #0x10, lsl #12
  41073c:	ldrb	w0, [x0, #255]
  410740:	ldr	w5, [sp, #44]
  410744:	mov	w4, w0
  410748:	ldr	w3, [sp, #52]
  41074c:	mov	w2, #0x0                   	// #0
  410750:	ldr	x1, [sp, #32]
  410754:	ldr	x0, [sp, #56]
  410758:	bl	40e284 <tigetstr@plt+0xbc04>
  41075c:	add	x1, sp, #0x10, lsl #12
  410760:	str	w0, [x1, #268]
  410764:	add	x0, sp, #0x10, lsl #12
  410768:	ldr	w1, [x0, #268]
  41076c:	add	x0, sp, #0x10, lsl #12
  410770:	ldr	w0, [x0, #264]
  410774:	cmp	w1, w0
  410778:	b.le	4107e4 <tigetstr@plt+0xe164>
  41077c:	add	x0, sp, #0x10, lsl #12
  410780:	ldr	w1, [x0, #268]
  410784:	add	x0, sp, #0x10, lsl #12
  410788:	ldr	w0, [x0, #264]
  41078c:	sub	w0, w1, w0
  410790:	mov	w1, w0
  410794:	ldr	x0, [sp, #56]
  410798:	bl	40fb84 <tigetstr@plt+0xd504>
  41079c:	cmp	w0, #0x0
  4107a0:	b.eq	4107e4 <tigetstr@plt+0xe164>  // b.none
  4107a4:	add	x0, sp, #0x10, lsl #12
  4107a8:	ldr	w1, [x0, #264]
  4107ac:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  4107b0:	add	x0, x0, #0x920
  4107b4:	bl	4025f0 <printf@plt>
  4107b8:	add	x0, sp, #0x10, lsl #12
  4107bc:	ldrb	w0, [x0, #255]
  4107c0:	ldr	w5, [sp, #44]
  4107c4:	mov	w4, w0
  4107c8:	ldr	w3, [sp, #52]
  4107cc:	mov	w2, #0x0                   	// #0
  4107d0:	ldr	x1, [sp, #32]
  4107d4:	ldr	x0, [sp, #56]
  4107d8:	bl	40e284 <tigetstr@plt+0xbc04>
  4107dc:	add	x1, sp, #0x10, lsl #12
  4107e0:	str	w0, [x1, #268]
  4107e4:	add	x0, sp, #0x10, lsl #12
  4107e8:	ldr	w1, [x0, #268]
  4107ec:	add	x0, sp, #0x10, lsl #12
  4107f0:	ldr	w0, [x0, #264]
  4107f4:	cmp	w1, w0
  4107f8:	b.le	41085c <tigetstr@plt+0xe1dc>
  4107fc:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  410800:	ldr	x0, [x0, #3856]
  410804:	ldr	x19, [x0]
  410808:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  41080c:	ldr	x0, [x0, #3968]
  410810:	ldr	x20, [x0]
  410814:	ldr	x0, [sp, #56]
  410818:	ldr	x0, [x0]
  41081c:	bl	402150 <_nc_first_name@plt>
  410820:	add	x1, sp, #0x10, lsl #12
  410824:	ldr	w4, [x1, #268]
  410828:	mov	x3, x0
  41082c:	mov	x2, x20
  410830:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  410834:	add	x1, x0, #0x970
  410838:	mov	x0, x19
  41083c:	bl	402640 <fprintf@plt>
  410840:	add	x0, sp, #0x10, lsl #12
  410844:	ldr	x2, [x0, #256]
  410848:	add	x0, sp, #0x10, lsl #12
  41084c:	ldr	w1, [x0, #268]
  410850:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  410854:	add	x0, x0, #0x990
  410858:	bl	4025f0 <printf@plt>
  41085c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410860:	add	x0, x0, #0x4c0
  410864:	add	x1, sp, #0x10, lsl #12
  410868:	ldr	w1, [x1, #228]
  41086c:	str	w1, [x0]
  410870:	ldr	x0, [sp, #56]
  410874:	ldr	x0, [x0, #32]
  410878:	add	x0, x0, #0x418
  41087c:	adrp	x1, 428000 <tigetstr@plt+0x25980>
  410880:	add	x1, x1, #0x4e0
  410884:	ldr	x1, [x1]
  410888:	str	x1, [x0]
  41088c:	ldr	x0, [sp, #56]
  410890:	mov	x1, x0
  410894:	add	x0, sp, #0x10, lsl #12
  410898:	add	x0, x0, #0x98
  41089c:	ldp	x2, x3, [x0]
  4108a0:	stp	x2, x3, [x1]
  4108a4:	ldp	x2, x3, [x0, #16]
  4108a8:	stp	x2, x3, [x1, #16]
  4108ac:	ldp	x2, x3, [x0, #32]
  4108b0:	stp	x2, x3, [x1, #32]
  4108b4:	ldp	x2, x3, [x0, #48]
  4108b8:	stp	x2, x3, [x1, #48]
  4108bc:	ldr	x0, [x0, #64]
  4108c0:	str	x0, [x1, #64]
  4108c4:	b	410994 <tigetstr@plt+0xe314>
  4108c8:	mov	w1, #0x92                  	// #146
  4108cc:	mov	w0, #0x2                   	// #2
  4108d0:	bl	40ca08 <tigetstr@plt+0xa388>
  4108d4:	and	w0, w0, #0xff
  4108d8:	eor	w0, w0, #0x1
  4108dc:	and	w0, w0, #0xff
  4108e0:	cmp	w0, #0x0
  4108e4:	b.eq	410994 <tigetstr@plt+0xe314>  // b.none
  4108e8:	ldr	x1, [sp, #56]
  4108ec:	add	x0, sp, #0x10, lsl #12
  4108f0:	add	x0, x0, #0x98
  4108f4:	ldp	x2, x3, [x1]
  4108f8:	stp	x2, x3, [x0]
  4108fc:	ldp	x2, x3, [x1, #16]
  410900:	stp	x2, x3, [x0, #16]
  410904:	ldp	x2, x3, [x1, #32]
  410908:	stp	x2, x3, [x0, #32]
  41090c:	ldp	x2, x3, [x1, #48]
  410910:	stp	x2, x3, [x0, #48]
  410914:	ldr	x1, [x1, #64]
  410918:	str	x1, [x0, #64]
  41091c:	ldr	x0, [sp, #56]
  410920:	bl	40fd40 <tigetstr@plt+0xd6c0>
  410924:	and	w0, w0, #0xff
  410928:	cmp	w0, #0x0
  41092c:	b.eq	410954 <tigetstr@plt+0xe2d4>  // b.none
  410930:	add	x0, sp, #0x10, lsl #12
  410934:	ldrb	w0, [x0, #255]
  410938:	ldr	w5, [sp, #44]
  41093c:	mov	w4, w0
  410940:	ldr	w3, [sp, #52]
  410944:	mov	w2, #0x0                   	// #0
  410948:	ldr	x1, [sp, #32]
  41094c:	ldr	x0, [sp, #56]
  410950:	bl	40e284 <tigetstr@plt+0xbc04>
  410954:	ldr	x0, [sp, #56]
  410958:	mov	x1, x0
  41095c:	add	x0, sp, #0x10, lsl #12
  410960:	add	x0, x0, #0x98
  410964:	ldp	x2, x3, [x0]
  410968:	stp	x2, x3, [x1]
  41096c:	ldp	x2, x3, [x0, #16]
  410970:	stp	x2, x3, [x1, #16]
  410974:	ldp	x2, x3, [x0, #32]
  410978:	stp	x2, x3, [x1, #32]
  41097c:	ldp	x2, x3, [x0, #48]
  410980:	stp	x2, x3, [x1, #48]
  410984:	ldr	x0, [x0, #64]
  410988:	str	x0, [x1, #64]
  41098c:	b	410994 <tigetstr@plt+0xe314>
  410990:	nop
  410994:	ldp	x19, x20, [sp, #16]
  410998:	ldp	x29, x30, [sp]
  41099c:	add	sp, sp, #0x110
  4109a0:	add	sp, sp, #0x10, lsl #12
  4109a4:	ret
  4109a8:	mov	x12, #0x1020                	// #4128
  4109ac:	sub	sp, sp, x12
  4109b0:	stp	x29, x30, [sp]
  4109b4:	mov	x29, sp
  4109b8:	str	x0, [sp, #24]
  4109bc:	strb	w1, [sp, #23]
  4109c0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4109c4:	add	x0, x0, #0x4c4
  4109c8:	ldr	w0, [x0]
  4109cc:	cmp	w0, #0x2
  4109d0:	b.eq	4109e8 <tigetstr@plt+0xe368>  // b.none
  4109d4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4109d8:	add	x0, x0, #0x4c4
  4109dc:	ldr	w0, [x0]
  4109e0:	cmp	w0, #0x3
  4109e4:	b.ne	4109ec <tigetstr@plt+0xe36c>  // b.any
  4109e8:	bl	40cd9c <tigetstr@plt+0xa71c>
  4109ec:	ldrb	w0, [sp, #23]
  4109f0:	cmp	w0, #0x0
  4109f4:	b.eq	410a04 <tigetstr@plt+0xe384>  // b.none
  4109f8:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  4109fc:	add	x0, x0, #0x9d8
  410a00:	b	410a0c <tigetstr@plt+0xe38c>
  410a04:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  410a08:	add	x0, x0, #0x9e0
  410a0c:	add	x4, sp, #0x20
  410a10:	ldr	x3, [sp, #24]
  410a14:	mov	x2, x0
  410a18:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  410a1c:	add	x1, x0, #0x9e8
  410a20:	mov	x0, x4
  410a24:	bl	4021d0 <sprintf@plt>
  410a28:	add	x0, sp, #0x20
  410a2c:	bl	40d908 <tigetstr@plt+0xb288>
  410a30:	nop
  410a34:	ldp	x29, x30, [sp]
  410a38:	mov	x12, #0x1020                	// #4128
  410a3c:	add	sp, sp, x12
  410a40:	ret
  410a44:	stp	x29, x30, [sp, #-32]!
  410a48:	mov	x29, sp
  410a4c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410a50:	add	x0, x0, #0x4e8
  410a54:	ldr	x0, [x0, #8]
  410a58:	cmp	x0, #0x0
  410a5c:	b.eq	410bfc <tigetstr@plt+0xe57c>  // b.none
  410a60:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410a64:	add	x0, x0, #0x4c4
  410a68:	ldr	w0, [x0]
  410a6c:	cmp	w0, #0x2
  410a70:	b.eq	410a90 <tigetstr@plt+0xe410>  // b.none
  410a74:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410a78:	add	x0, x0, #0x4c4
  410a7c:	ldr	w0, [x0]
  410a80:	cmp	w0, #0x3
  410a84:	b.eq	410a90 <tigetstr@plt+0xe410>  // b.none
  410a88:	mov	w0, #0x1                   	// #1
  410a8c:	b	410a94 <tigetstr@plt+0xe414>
  410a90:	mov	w0, #0x0                   	// #0
  410a94:	strb	w0, [sp, #27]
  410a98:	ldrb	w0, [sp, #27]
  410a9c:	and	w0, w0, #0x1
  410aa0:	strb	w0, [sp, #27]
  410aa4:	ldrb	w0, [sp, #27]
  410aa8:	cmp	w0, #0x0
  410aac:	b.eq	410ab8 <tigetstr@plt+0xe438>  // b.none
  410ab0:	mov	w0, #0x2c                  	// #44
  410ab4:	b	410abc <tigetstr@plt+0xe43c>
  410ab8:	mov	w0, #0x3a                  	// #58
  410abc:	strb	w0, [sp, #26]
  410ac0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410ac4:	add	x0, x0, #0x4e8
  410ac8:	ldr	x0, [x0, #8]
  410acc:	sub	w0, w0, #0x1
  410ad0:	str	w0, [sp, #28]
  410ad4:	b	410bd0 <tigetstr@plt+0xe550>
  410ad8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410adc:	add	x0, x0, #0x4e8
  410ae0:	ldr	x1, [x0]
  410ae4:	ldrsw	x0, [sp, #28]
  410ae8:	add	x0, x1, x0
  410aec:	ldrb	w0, [x0]
  410af0:	strb	w0, [sp, #25]
  410af4:	ldrb	w0, [sp, #25]
  410af8:	cmp	w0, #0xa
  410afc:	b.eq	410bc4 <tigetstr@plt+0xe544>  // b.none
  410b00:	bl	402470 <__ctype_b_loc@plt>
  410b04:	ldr	x1, [x0]
  410b08:	ldrb	w0, [sp, #25]
  410b0c:	lsl	x0, x0, #1
  410b10:	add	x0, x1, x0
  410b14:	ldrh	w0, [x0]
  410b18:	and	w0, w0, #0x2000
  410b1c:	cmp	w0, #0x0
  410b20:	b.eq	410b38 <tigetstr@plt+0xe4b8>  // b.none
  410b24:	ldrsw	x1, [sp, #28]
  410b28:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410b2c:	add	x0, x0, #0x4e8
  410b30:	str	x1, [x0, #8]
  410b34:	b	410bc4 <tigetstr@plt+0xe544>
  410b38:	ldrb	w0, [sp, #27]
  410b3c:	eor	w0, w0, #0x1
  410b40:	and	w0, w0, #0xff
  410b44:	cmp	w0, #0x0
  410b48:	b.eq	410b6c <tigetstr@plt+0xe4ec>  // b.none
  410b4c:	ldrb	w0, [sp, #25]
  410b50:	cmp	w0, #0x5c
  410b54:	b.ne	410b6c <tigetstr@plt+0xe4ec>  // b.any
  410b58:	ldrsw	x1, [sp, #28]
  410b5c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410b60:	add	x0, x0, #0x4e8
  410b64:	str	x1, [x0, #8]
  410b68:	b	410bc4 <tigetstr@plt+0xe544>
  410b6c:	ldrb	w1, [sp, #25]
  410b70:	ldrb	w0, [sp, #26]
  410b74:	cmp	w1, w0
  410b78:	b.ne	410bdc <tigetstr@plt+0xe55c>  // b.any
  410b7c:	ldr	w0, [sp, #28]
  410b80:	cmp	w0, #0x0
  410b84:	b.eq	410bac <tigetstr@plt+0xe52c>  // b.none
  410b88:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410b8c:	add	x0, x0, #0x4e8
  410b90:	ldr	x1, [x0]
  410b94:	ldrsw	x0, [sp, #28]
  410b98:	sub	x0, x0, #0x1
  410b9c:	add	x0, x1, x0
  410ba0:	ldrb	w0, [x0]
  410ba4:	cmp	w0, #0x5c
  410ba8:	b.eq	410bdc <tigetstr@plt+0xe55c>  // b.none
  410bac:	ldr	w0, [sp, #28]
  410bb0:	add	w0, w0, #0x1
  410bb4:	sxtw	x1, w0
  410bb8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410bbc:	add	x0, x0, #0x4e8
  410bc0:	str	x1, [x0, #8]
  410bc4:	ldr	w0, [sp, #28]
  410bc8:	sub	w0, w0, #0x1
  410bcc:	str	w0, [sp, #28]
  410bd0:	ldr	w0, [sp, #28]
  410bd4:	cmp	w0, #0x0
  410bd8:	b.gt	410ad8 <tigetstr@plt+0xe458>
  410bdc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410be0:	add	x0, x0, #0x4e8
  410be4:	ldr	x1, [x0]
  410be8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410bec:	add	x0, x0, #0x4e8
  410bf0:	ldr	x0, [x0, #8]
  410bf4:	add	x0, x1, x0
  410bf8:	strb	wzr, [x0]
  410bfc:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410c00:	add	x0, x0, #0x4e8
  410c04:	ldr	x0, [x0]
  410c08:	cmp	x0, #0x0
  410c0c:	b.eq	410c3c <tigetstr@plt+0xe5bc>  // b.none
  410c10:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410c14:	add	x0, x0, #0x4e8
  410c18:	ldr	x2, [x0]
  410c1c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  410c20:	ldr	x0, [x0, #3896]
  410c24:	ldr	x0, [x0]
  410c28:	mov	x1, x0
  410c2c:	mov	x0, x2
  410c30:	bl	402180 <fputs@plt>
  410c34:	mov	w0, #0xa                   	// #10
  410c38:	bl	402620 <putchar@plt>
  410c3c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410c40:	add	x0, x0, #0x4e8
  410c44:	ldr	x0, [x0, #8]
  410c48:	ldp	x29, x30, [sp], #32
  410c4c:	ret
  410c50:	stp	x29, x30, [sp, #-64]!
  410c54:	mov	x29, sp
  410c58:	str	x0, [sp, #40]
  410c5c:	str	x1, [sp, #32]
  410c60:	strb	w2, [sp, #31]
  410c64:	ldrb	w0, [sp, #31]
  410c68:	eor	w0, w0, #0x1
  410c6c:	and	w0, w0, #0xff
  410c70:	cmp	w0, #0x0
  410c74:	b.eq	410c9c <tigetstr@plt+0xe61c>  // b.none
  410c78:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  410c7c:	ldr	x0, [x0, #3896]
  410c80:	ldr	x0, [x0]
  410c84:	mov	x3, x0
  410c88:	mov	x2, #0x18                  	// #24
  410c8c:	mov	x1, #0x1                   	// #1
  410c90:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  410c94:	add	x0, x0, #0x9f0
  410c98:	bl	4024f0 <fwrite@plt>
  410c9c:	str	wzr, [sp, #60]
  410ca0:	b	410e04 <tigetstr@plt+0xe784>
  410ca4:	ldr	w0, [sp, #60]
  410ca8:	cmp	w0, #0x2b
  410cac:	b.hi	410cec <tigetstr@plt+0xe66c>  // b.pmore
  410cb0:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410cb4:	add	x0, x0, #0x4c8
  410cb8:	ldr	w0, [x0]
  410cbc:	cmp	w0, #0x1
  410cc0:	b.eq	410ce4 <tigetstr@plt+0xe664>  // b.none
  410cc4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410cc8:	add	x0, x0, #0x518
  410ccc:	ldr	x1, [x0]
  410cd0:	ldr	w0, [sp, #60]
  410cd4:	lsl	x0, x0, #2
  410cd8:	add	x0, x1, x0
  410cdc:	ldr	w0, [x0]
  410ce0:	b	410cf0 <tigetstr@plt+0xe670>
  410ce4:	ldr	w0, [sp, #60]
  410ce8:	b	410cf0 <tigetstr@plt+0xe670>
  410cec:	ldr	w0, [sp, #60]
  410cf0:	str	w0, [sp, #56]
  410cf4:	ldr	w0, [sp, #56]
  410cf8:	cmp	w0, #0x2b
  410cfc:	b.le	410d3c <tigetstr@plt+0xe6bc>
  410d00:	ldr	x0, [sp, #32]
  410d04:	ldr	x1, [x0, #48]
  410d08:	ldr	w2, [sp, #56]
  410d0c:	ldr	x0, [sp, #32]
  410d10:	ldrh	w0, [x0, #56]
  410d14:	mov	w3, w0
  410d18:	ldr	x0, [sp, #32]
  410d1c:	ldrh	w0, [x0, #62]
  410d20:	sub	w0, w3, w0
  410d24:	sub	w0, w2, w0
  410d28:	sxtw	x0, w0
  410d2c:	lsl	x0, x0, #3
  410d30:	add	x0, x1, x0
  410d34:	ldr	x0, [x0]
  410d38:	b	410d5c <tigetstr@plt+0xe6dc>
  410d3c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410d40:	add	x0, x0, #0x530
  410d44:	ldr	x1, [x0]
  410d48:	ldr	w0, [sp, #56]
  410d4c:	sxtw	x0, w0
  410d50:	lsl	x0, x0, #3
  410d54:	add	x0, x1, x0
  410d58:	ldr	x0, [x0]
  410d5c:	str	x0, [sp, #48]
  410d60:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410d64:	add	x0, x0, #0x4c4
  410d68:	ldr	w0, [x0]
  410d6c:	cmp	w0, #0x0
  410d70:	b.eq	410d88 <tigetstr@plt+0xe708>  // b.none
  410d74:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410d78:	add	x0, x0, #0x4c4
  410d7c:	ldr	w0, [x0]
  410d80:	cmp	w0, #0x1
  410d84:	b.ne	410ddc <tigetstr@plt+0xe75c>  // b.any
  410d88:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410d8c:	add	x0, x0, #0x4c8
  410d90:	ldr	w0, [x0]
  410d94:	cmp	w0, #0x3
  410d98:	b.eq	410ddc <tigetstr@plt+0xe75c>  // b.none
  410d9c:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  410da0:	ldr	x0, [x0, #3912]
  410da4:	ldrb	w0, [x0]
  410da8:	eor	w0, w0, #0x1
  410dac:	and	w0, w0, #0xff
  410db0:	cmp	w0, #0x0
  410db4:	b.eq	410ddc <tigetstr@plt+0xe75c>  // b.none
  410db8:	ldr	x0, [sp, #48]
  410dbc:	ldrb	w0, [x0]
  410dc0:	cmp	w0, #0x4f
  410dc4:	b.ne	410ddc <tigetstr@plt+0xe75c>  // b.any
  410dc8:	ldr	x0, [sp, #48]
  410dcc:	add	x0, x0, #0x1
  410dd0:	ldrb	w0, [x0]
  410dd4:	cmp	w0, #0x54
  410dd8:	b.eq	410df4 <tigetstr@plt+0xe774>  // b.none
  410ddc:	ldr	x3, [sp, #40]
  410de0:	ldr	x2, [sp, #48]
  410de4:	ldr	w1, [sp, #56]
  410de8:	mov	w0, #0x0                   	// #0
  410dec:	blr	x3
  410df0:	b	410df8 <tigetstr@plt+0xe778>
  410df4:	nop
  410df8:	ldr	w0, [sp, #60]
  410dfc:	add	w0, w0, #0x1
  410e00:	str	w0, [sp, #60]
  410e04:	ldr	x0, [sp, #32]
  410e08:	ldrh	w0, [x0, #56]
  410e0c:	mov	w1, w0
  410e10:	ldr	w0, [sp, #60]
  410e14:	cmp	w0, w1
  410e18:	b.cc	410ca4 <tigetstr@plt+0xe624>  // b.lo, b.ul, b.last
  410e1c:	ldrb	w0, [sp, #31]
  410e20:	eor	w0, w0, #0x1
  410e24:	and	w0, w0, #0xff
  410e28:	cmp	w0, #0x0
  410e2c:	b.eq	410e54 <tigetstr@plt+0xe7d4>  // b.none
  410e30:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  410e34:	ldr	x0, [x0, #3896]
  410e38:	ldr	x0, [x0]
  410e3c:	mov	x3, x0
  410e40:	mov	x2, #0x17                  	// #23
  410e44:	mov	x1, #0x1                   	// #1
  410e48:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  410e4c:	add	x0, x0, #0xa10
  410e50:	bl	4024f0 <fwrite@plt>
  410e54:	str	wzr, [sp, #60]
  410e58:	b	410fc8 <tigetstr@plt+0xe948>
  410e5c:	ldr	w0, [sp, #60]
  410e60:	cmp	w0, #0x26
  410e64:	b.hi	410ea4 <tigetstr@plt+0xe824>  // b.pmore
  410e68:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410e6c:	add	x0, x0, #0x4c8
  410e70:	ldr	w0, [x0]
  410e74:	cmp	w0, #0x1
  410e78:	b.eq	410e9c <tigetstr@plt+0xe81c>  // b.none
  410e7c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410e80:	add	x0, x0, #0x520
  410e84:	ldr	x1, [x0]
  410e88:	ldr	w0, [sp, #60]
  410e8c:	lsl	x0, x0, #2
  410e90:	add	x0, x1, x0
  410e94:	ldr	w0, [x0]
  410e98:	b	410ea8 <tigetstr@plt+0xe828>
  410e9c:	ldr	w0, [sp, #60]
  410ea0:	b	410ea8 <tigetstr@plt+0xe828>
  410ea4:	ldr	w0, [sp, #60]
  410ea8:	str	w0, [sp, #56]
  410eac:	ldr	w0, [sp, #56]
  410eb0:	cmp	w0, #0x26
  410eb4:	b.le	410f00 <tigetstr@plt+0xe880>
  410eb8:	ldr	x0, [sp, #32]
  410ebc:	ldr	x1, [x0, #48]
  410ec0:	ldr	w2, [sp, #56]
  410ec4:	ldr	x0, [sp, #32]
  410ec8:	ldrh	w0, [x0, #58]
  410ecc:	mov	w3, w0
  410ed0:	ldr	x0, [sp, #32]
  410ed4:	ldrh	w0, [x0, #64]
  410ed8:	sub	w0, w3, w0
  410edc:	sub	w0, w2, w0
  410ee0:	ldr	x2, [sp, #32]
  410ee4:	ldrh	w2, [x2, #62]
  410ee8:	add	w0, w0, w2
  410eec:	sxtw	x0, w0
  410ef0:	lsl	x0, x0, #3
  410ef4:	add	x0, x1, x0
  410ef8:	ldr	x0, [x0]
  410efc:	b	410f20 <tigetstr@plt+0xe8a0>
  410f00:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410f04:	add	x0, x0, #0x538
  410f08:	ldr	x1, [x0]
  410f0c:	ldr	w0, [sp, #56]
  410f10:	sxtw	x0, w0
  410f14:	lsl	x0, x0, #3
  410f18:	add	x0, x1, x0
  410f1c:	ldr	x0, [x0]
  410f20:	str	x0, [sp, #48]
  410f24:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410f28:	add	x0, x0, #0x4c4
  410f2c:	ldr	w0, [x0]
  410f30:	cmp	w0, #0x0
  410f34:	b.eq	410f4c <tigetstr@plt+0xe8cc>  // b.none
  410f38:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410f3c:	add	x0, x0, #0x4c4
  410f40:	ldr	w0, [x0]
  410f44:	cmp	w0, #0x1
  410f48:	b.ne	410fa0 <tigetstr@plt+0xe920>  // b.any
  410f4c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  410f50:	add	x0, x0, #0x4c8
  410f54:	ldr	w0, [x0]
  410f58:	cmp	w0, #0x3
  410f5c:	b.eq	410fa0 <tigetstr@plt+0xe920>  // b.none
  410f60:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  410f64:	ldr	x0, [x0, #3912]
  410f68:	ldrb	w0, [x0]
  410f6c:	eor	w0, w0, #0x1
  410f70:	and	w0, w0, #0xff
  410f74:	cmp	w0, #0x0
  410f78:	b.eq	410fa0 <tigetstr@plt+0xe920>  // b.none
  410f7c:	ldr	x0, [sp, #48]
  410f80:	ldrb	w0, [x0]
  410f84:	cmp	w0, #0x4f
  410f88:	b.ne	410fa0 <tigetstr@plt+0xe920>  // b.any
  410f8c:	ldr	x0, [sp, #48]
  410f90:	add	x0, x0, #0x1
  410f94:	ldrb	w0, [x0]
  410f98:	cmp	w0, #0x54
  410f9c:	b.eq	410fb8 <tigetstr@plt+0xe938>  // b.none
  410fa0:	ldr	x3, [sp, #40]
  410fa4:	ldr	x2, [sp, #48]
  410fa8:	ldr	w1, [sp, #56]
  410fac:	mov	w0, #0x1                   	// #1
  410fb0:	blr	x3
  410fb4:	b	410fbc <tigetstr@plt+0xe93c>
  410fb8:	nop
  410fbc:	ldr	w0, [sp, #60]
  410fc0:	add	w0, w0, #0x1
  410fc4:	str	w0, [sp, #60]
  410fc8:	ldr	x0, [sp, #32]
  410fcc:	ldrh	w0, [x0, #58]
  410fd0:	mov	w1, w0
  410fd4:	ldr	w0, [sp, #60]
  410fd8:	cmp	w0, w1
  410fdc:	b.cc	410e5c <tigetstr@plt+0xe7dc>  // b.lo, b.ul, b.last
  410fe0:	ldrb	w0, [sp, #31]
  410fe4:	eor	w0, w0, #0x1
  410fe8:	and	w0, w0, #0xff
  410fec:	cmp	w0, #0x0
  410ff0:	b.eq	411018 <tigetstr@plt+0xe998>  // b.none
  410ff4:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  410ff8:	ldr	x0, [x0, #3896]
  410ffc:	ldr	x0, [x0]
  411000:	mov	x3, x0
  411004:	mov	x2, #0x17                  	// #23
  411008:	mov	x1, #0x1                   	// #1
  41100c:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  411010:	add	x0, x0, #0xa28
  411014:	bl	4024f0 <fwrite@plt>
  411018:	str	wzr, [sp, #60]
  41101c:	b	41119c <tigetstr@plt+0xeb1c>
  411020:	ldr	w0, [sp, #60]
  411024:	cmp	w0, #0x19d
  411028:	b.hi	411068 <tigetstr@plt+0xe9e8>  // b.pmore
  41102c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  411030:	add	x0, x0, #0x4c8
  411034:	ldr	w0, [x0]
  411038:	cmp	w0, #0x1
  41103c:	b.eq	411060 <tigetstr@plt+0xe9e0>  // b.none
  411040:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  411044:	add	x0, x0, #0x528
  411048:	ldr	x1, [x0]
  41104c:	ldr	w0, [sp, #60]
  411050:	lsl	x0, x0, #2
  411054:	add	x0, x1, x0
  411058:	ldr	w0, [x0]
  41105c:	b	41106c <tigetstr@plt+0xe9ec>
  411060:	ldr	w0, [sp, #60]
  411064:	b	41106c <tigetstr@plt+0xe9ec>
  411068:	ldr	w0, [sp, #60]
  41106c:	str	w0, [sp, #56]
  411070:	ldr	w0, [sp, #56]
  411074:	cmp	w0, #0x19d
  411078:	b.le	4110d4 <tigetstr@plt+0xea54>
  41107c:	ldr	x0, [sp, #32]
  411080:	ldr	x1, [x0, #48]
  411084:	ldr	w2, [sp, #56]
  411088:	ldr	x0, [sp, #32]
  41108c:	ldrh	w0, [x0, #60]
  411090:	mov	w3, w0
  411094:	ldr	x0, [sp, #32]
  411098:	ldrh	w0, [x0, #66]
  41109c:	sub	w0, w3, w0
  4110a0:	sub	w2, w2, w0
  4110a4:	ldr	x0, [sp, #32]
  4110a8:	ldrh	w0, [x0, #64]
  4110ac:	mov	w3, w0
  4110b0:	ldr	x0, [sp, #32]
  4110b4:	ldrh	w0, [x0, #62]
  4110b8:	add	w0, w3, w0
  4110bc:	add	w0, w2, w0
  4110c0:	sxtw	x0, w0
  4110c4:	lsl	x0, x0, #3
  4110c8:	add	x0, x1, x0
  4110cc:	ldr	x0, [x0]
  4110d0:	b	4110f4 <tigetstr@plt+0xea74>
  4110d4:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4110d8:	add	x0, x0, #0x540
  4110dc:	ldr	x1, [x0]
  4110e0:	ldr	w0, [sp, #56]
  4110e4:	sxtw	x0, w0
  4110e8:	lsl	x0, x0, #3
  4110ec:	add	x0, x1, x0
  4110f0:	ldr	x0, [x0]
  4110f4:	str	x0, [sp, #48]
  4110f8:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  4110fc:	add	x0, x0, #0x4c4
  411100:	ldr	w0, [x0]
  411104:	cmp	w0, #0x0
  411108:	b.eq	411120 <tigetstr@plt+0xeaa0>  // b.none
  41110c:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  411110:	add	x0, x0, #0x4c4
  411114:	ldr	w0, [x0]
  411118:	cmp	w0, #0x1
  41111c:	b.ne	411174 <tigetstr@plt+0xeaf4>  // b.any
  411120:	adrp	x0, 428000 <tigetstr@plt+0x25980>
  411124:	add	x0, x0, #0x4c8
  411128:	ldr	w0, [x0]
  41112c:	cmp	w0, #0x3
  411130:	b.eq	411174 <tigetstr@plt+0xeaf4>  // b.none
  411134:	adrp	x0, 427000 <tigetstr@plt+0x24980>
  411138:	ldr	x0, [x0, #3912]
  41113c:	ldrb	w0, [x0]
  411140:	eor	w0, w0, #0x1
  411144:	and	w0, w0, #0xff
  411148:	cmp	w0, #0x0
  41114c:	b.eq	411174 <tigetstr@plt+0xeaf4>  // b.none
  411150:	ldr	x0, [sp, #48]
  411154:	ldrb	w0, [x0]
  411158:	cmp	w0, #0x4f
  41115c:	b.ne	411174 <tigetstr@plt+0xeaf4>  // b.any
  411160:	ldr	x0, [sp, #48]
  411164:	add	x0, x0, #0x1
  411168:	ldrb	w0, [x0]
  41116c:	cmp	w0, #0x54
  411170:	b.eq	41118c <tigetstr@plt+0xeb0c>  // b.none
  411174:	ldr	x3, [sp, #40]
  411178:	ldr	x2, [sp, #48]
  41117c:	ldr	w1, [sp, #56]
  411180:	mov	w0, #0x2                   	// #2
  411184:	blr	x3
  411188:	b	411190 <tigetstr@plt+0xeb10>
  41118c:	nop
  411190:	ldr	w0, [sp, #60]
  411194:	add	w0, w0, #0x1
  411198:	str	w0, [sp, #60]
  41119c:	ldr	x0, [sp, #32]
  4111a0:	ldrh	w0, [x0, #60]
  4111a4:	mov	w1, w0
  4111a8:	ldr	w0, [sp, #60]
  4111ac:	cmp	w0, w1
  4111b0:	b.cc	411020 <tigetstr@plt+0xe9a0>  // b.lo, b.ul, b.last
  4111b4:	ldr	x3, [sp, #40]
  4111b8:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  4111bc:	add	x2, x0, #0xa40
  4111c0:	mov	w1, #0x0                   	// #0
  4111c4:	mov	w0, #0x3                   	// #3
  4111c8:	blr	x3
  4111cc:	nop
  4111d0:	ldp	x29, x30, [sp], #64
  4111d4:	ret
  4111d8:	stp	x29, x30, [sp, #-48]!
  4111dc:	mov	x29, sp
  4111e0:	str	x0, [sp, #24]
  4111e4:	ldr	x0, [sp, #24]
  4111e8:	ldr	x0, [x0, #32]
  4111ec:	add	x0, x0, #0x10
  4111f0:	ldr	x0, [x0]
  4111f4:	cmn	x0, #0x1
  4111f8:	b.eq	411278 <tigetstr@plt+0xebf8>  // b.none
  4111fc:	ldr	x0, [sp, #24]
  411200:	ldr	x0, [x0, #32]
  411204:	add	x0, x0, #0x10
  411208:	ldr	x0, [x0]
  41120c:	cmp	x0, #0x0
  411210:	b.eq	411278 <tigetstr@plt+0xebf8>  // b.none
  411214:	ldr	x0, [sp, #24]
  411218:	ldr	x0, [x0, #32]
  41121c:	add	x0, x0, #0x10
  411220:	ldr	x0, [x0]
  411224:	mov	w1, #0x2a                  	// #42
  411228:	bl	4024e0 <strchr@plt>
  41122c:	str	x0, [sp, #40]
  411230:	ldr	x0, [sp, #40]
  411234:	cmp	x0, #0x0
  411238:	b.eq	411250 <tigetstr@plt+0xebd0>  // b.none
  41123c:	ldr	x0, [sp, #40]
  411240:	add	x0, x0, #0x1
  411244:	bl	402260 <atoi@plt>
  411248:	sxth	w0, w0
  41124c:	b	411254 <tigetstr@plt+0xebd4>
  411250:	mov	w0, #0x0                   	// #0
  411254:	strh	w0, [sp, #38]
  411258:	ldrsh	w0, [sp, #38]
  41125c:	cmp	w0, #0x0
  411260:	b.eq	411278 <tigetstr@plt+0xebf8>  // b.none
  411264:	ldr	x0, [sp, #24]
  411268:	ldr	x0, [x0, #24]
  41126c:	add	x0, x0, #0x88
  411270:	ldrsh	w1, [sp, #38]
  411274:	str	w1, [x0]
  411278:	ldr	x0, [sp, #24]
  41127c:	ldr	x0, [x0, #32]
  411280:	add	x0, x0, #0x338
  411284:	ldr	x0, [x0]
  411288:	cmn	x0, #0x1
  41128c:	b.eq	41130c <tigetstr@plt+0xec8c>  // b.none
  411290:	ldr	x0, [sp, #24]
  411294:	ldr	x0, [x0, #32]
  411298:	add	x0, x0, #0x338
  41129c:	ldr	x0, [x0]
  4112a0:	cmp	x0, #0x0
  4112a4:	b.eq	41130c <tigetstr@plt+0xec8c>  // b.none
  4112a8:	ldr	x0, [sp, #24]
  4112ac:	ldr	x0, [x0, #32]
  4112b0:	add	x0, x0, #0x338
  4112b4:	ldr	x0, [x0]
  4112b8:	mov	w1, #0x2a                  	// #42
  4112bc:	bl	4024e0 <strchr@plt>
  4112c0:	str	x0, [sp, #40]
  4112c4:	ldr	x0, [sp, #40]
  4112c8:	cmp	x0, #0x0
  4112cc:	b.eq	4112e4 <tigetstr@plt+0xec64>  // b.none
  4112d0:	ldr	x0, [sp, #40]
  4112d4:	add	x0, x0, #0x1
  4112d8:	bl	402260 <atoi@plt>
  4112dc:	sxth	w0, w0
  4112e0:	b	4112e8 <tigetstr@plt+0xec68>
  4112e4:	mov	w0, #0x0                   	// #0
  4112e8:	strh	w0, [sp, #38]
  4112ec:	ldrsh	w0, [sp, #38]
  4112f0:	cmp	w0, #0x0
  4112f4:	b.eq	41130c <tigetstr@plt+0xec8c>  // b.none
  4112f8:	ldr	x0, [sp, #24]
  4112fc:	ldr	x0, [x0, #24]
  411300:	add	x0, x0, #0x8c
  411304:	ldrsh	w1, [sp, #38]
  411308:	str	w1, [x0]
  41130c:	ldr	x0, [sp, #24]
  411310:	ldr	x0, [x0, #32]
  411314:	add	x0, x0, #0xc50
  411318:	ldr	x0, [x0]
  41131c:	cmn	x0, #0x1
  411320:	b.eq	41133c <tigetstr@plt+0xecbc>  // b.none
  411324:	ldr	x0, [sp, #24]
  411328:	ldr	x0, [x0, #32]
  41132c:	add	x0, x0, #0xc50
  411330:	ldr	x0, [x0]
  411334:	cmp	x0, #0x0
  411338:	b.ne	411398 <tigetstr@plt+0xed18>  // b.any
  41133c:	ldr	x0, [sp, #24]
  411340:	ldr	x0, [x0, #32]
  411344:	add	x0, x0, #0x190
  411348:	ldr	x0, [x0]
  41134c:	cmn	x0, #0x1
  411350:	b.eq	411398 <tigetstr@plt+0xed18>  // b.none
  411354:	ldr	x0, [sp, #24]
  411358:	ldr	x0, [x0, #32]
  41135c:	add	x0, x0, #0x190
  411360:	ldr	x0, [x0]
  411364:	cmp	x0, #0x0
  411368:	b.eq	411398 <tigetstr@plt+0xed18>  // b.none
  41136c:	ldr	x0, [sp, #24]
  411370:	ldr	x1, [x0, #32]
  411374:	ldr	x0, [sp, #24]
  411378:	ldr	x0, [x0, #32]
  41137c:	add	x0, x0, #0xc50
  411380:	ldr	x1, [x1, #400]
  411384:	str	x1, [x0]
  411388:	ldr	x0, [sp, #24]
  41138c:	ldr	x0, [x0, #32]
  411390:	add	x0, x0, #0x190
  411394:	str	xzr, [x0]
  411398:	ldr	x0, [sp, #24]
  41139c:	ldr	x0, [x0, #32]
  4113a0:	add	x0, x0, #0xc58
  4113a4:	ldr	x0, [x0]
  4113a8:	cmn	x0, #0x1
  4113ac:	b.eq	4113c8 <tigetstr@plt+0xed48>  // b.none
  4113b0:	ldr	x0, [sp, #24]
  4113b4:	ldr	x0, [x0, #32]
  4113b8:	add	x0, x0, #0xc58
  4113bc:	ldr	x0, [x0]
  4113c0:	cmp	x0, #0x0
  4113c4:	b.ne	411484 <tigetstr@plt+0xee04>  // b.any
  4113c8:	ldr	x0, [sp, #24]
  4113cc:	ldr	x0, [x0, #32]
  4113d0:	add	x0, x0, #0x3d8
  4113d4:	ldr	x0, [x0]
  4113d8:	cmn	x0, #0x1
  4113dc:	b.eq	411484 <tigetstr@plt+0xee04>  // b.none
  4113e0:	ldr	x0, [sp, #24]
  4113e4:	ldr	x0, [x0, #32]
  4113e8:	add	x0, x0, #0x3d8
  4113ec:	ldr	x0, [x0]
  4113f0:	cmp	x0, #0x0
  4113f4:	b.eq	411484 <tigetstr@plt+0xee04>  // b.none
  4113f8:	ldr	x0, [sp, #24]
  4113fc:	ldr	x0, [x0, #32]
  411400:	add	x0, x0, #0x3d0
  411404:	ldr	x0, [x0]
  411408:	cmn	x0, #0x1
  41140c:	b.eq	411428 <tigetstr@plt+0xeda8>  // b.none
  411410:	ldr	x0, [sp, #24]
  411414:	ldr	x0, [x0, #32]
  411418:	add	x0, x0, #0x3d0
  41141c:	ldr	x0, [x0]
  411420:	cmp	x0, #0x0
  411424:	b.ne	411484 <tigetstr@plt+0xee04>  // b.any
  411428:	ldr	x0, [sp, #24]
  41142c:	ldr	x0, [x0, #32]
  411430:	add	x0, x0, #0x3e0
  411434:	ldr	x0, [x0]
  411438:	cmn	x0, #0x1
  41143c:	b.eq	411458 <tigetstr@plt+0xedd8>  // b.none
  411440:	ldr	x0, [sp, #24]
  411444:	ldr	x0, [x0, #32]
  411448:	add	x0, x0, #0x3e0
  41144c:	ldr	x0, [x0]
  411450:	cmp	x0, #0x0
  411454:	b.ne	411484 <tigetstr@plt+0xee04>  // b.any
  411458:	ldr	x0, [sp, #24]
  41145c:	ldr	x1, [x0, #32]
  411460:	ldr	x0, [sp, #24]
  411464:	ldr	x0, [x0, #32]
  411468:	add	x0, x0, #0xc58
  41146c:	ldr	x1, [x1, #984]
  411470:	str	x1, [x0]
  411474:	ldr	x0, [sp, #24]
  411478:	ldr	x0, [x0, #32]
  41147c:	add	x0, x0, #0x3d8
  411480:	str	xzr, [x0]
  411484:	ldr	x0, [sp, #24]
  411488:	ldr	x0, [x0, #24]
  41148c:	add	x0, x0, #0x84
  411490:	ldr	w0, [x0]
  411494:	cmn	w0, #0x1
  411498:	b.ne	411500 <tigetstr@plt+0xee80>  // b.any
  41149c:	ldr	x0, [sp, #24]
  4114a0:	ldr	x0, [x0, #24]
  4114a4:	add	x0, x0, #0x10
  4114a8:	ldr	w0, [x0]
  4114ac:	cmn	w0, #0x1
  4114b0:	b.eq	411500 <tigetstr@plt+0xee80>  // b.none
  4114b4:	ldr	x0, [sp, #24]
  4114b8:	ldr	x0, [x0, #32]
  4114bc:	add	x0, x0, #0x120
  4114c0:	ldr	x0, [x0]
  4114c4:	cmn	x0, #0x1
  4114c8:	b.eq	411500 <tigetstr@plt+0xee80>  // b.none
  4114cc:	ldr	x0, [sp, #24]
  4114d0:	ldr	x0, [x0, #32]
  4114d4:	add	x0, x0, #0x120
  4114d8:	ldr	x0, [x0]
  4114dc:	cmp	x0, #0x0
  4114e0:	b.eq	411500 <tigetstr@plt+0xee80>  // b.none
  4114e4:	ldr	x0, [sp, #24]
  4114e8:	ldr	x1, [x0, #24]
  4114ec:	ldr	x0, [sp, #24]
  4114f0:	ldr	x0, [x0, #24]
  4114f4:	add	x0, x0, #0x84
  4114f8:	ldr	w1, [x1, #16]
  4114fc:	str	w1, [x0]
  411500:	ldr	x0, [sp, #24]
  411504:	ldr	x0, [x0, #32]
  411508:	add	x0, x0, #0x338
  41150c:	ldr	x0, [x0]
  411510:	cmn	x0, #0x1
  411514:	b.eq	411560 <tigetstr@plt+0xeee0>  // b.none
  411518:	ldr	x0, [sp, #24]
  41151c:	ldr	x0, [x0, #32]
  411520:	add	x0, x0, #0x338
  411524:	ldr	x0, [x0]
  411528:	cmp	x0, #0x0
  41152c:	b.eq	411560 <tigetstr@plt+0xeee0>  // b.none
  411530:	ldr	x0, [sp, #24]
  411534:	ldr	x0, [x0, #32]
  411538:	add	x0, x0, #0x338
  41153c:	ldr	x0, [x0]
  411540:	mov	x1, x0
  411544:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  411548:	add	x0, x0, #0x648
  41154c:	bl	402460 <strcmp@plt>
  411550:	cmp	w0, #0x0
  411554:	b.ne	411560 <tigetstr@plt+0xeee0>  // b.any
  411558:	mov	w1, #0x1                   	// #1
  41155c:	b	411564 <tigetstr@plt+0xeee4>
  411560:	mov	w1, #0x0                   	// #0
  411564:	ldr	x0, [sp, #24]
  411568:	ldr	x0, [x0, #16]
  41156c:	add	x0, x0, #0x29
  411570:	and	w1, w1, #0xff
  411574:	strb	w1, [x0]
  411578:	ldr	x0, [sp, #24]
  41157c:	ldr	x0, [x0, #32]
  411580:	add	x0, x0, #0x70
  411584:	ldr	x0, [x0]
  411588:	cmn	x0, #0x1
  41158c:	b.eq	41160c <tigetstr@plt+0xef8c>  // b.none
  411590:	ldr	x0, [sp, #24]
  411594:	ldr	x0, [x0, #32]
  411598:	add	x0, x0, #0x70
  41159c:	ldr	x0, [x0]
  4115a0:	cmp	x0, #0x0
  4115a4:	b.eq	41160c <tigetstr@plt+0xef8c>  // b.none
  4115a8:	ldr	x0, [sp, #24]
  4115ac:	ldr	x0, [x0, #32]
  4115b0:	add	x0, x0, #0x70
  4115b4:	ldr	x0, [x0]
  4115b8:	mov	w1, #0x2a                  	// #42
  4115bc:	bl	4024e0 <strchr@plt>
  4115c0:	str	x0, [sp, #40]
  4115c4:	ldr	x0, [sp, #40]
  4115c8:	cmp	x0, #0x0
  4115cc:	b.eq	4115e4 <tigetstr@plt+0xef64>  // b.none
  4115d0:	ldr	x0, [sp, #40]
  4115d4:	add	x0, x0, #0x1
  4115d8:	bl	402260 <atoi@plt>
  4115dc:	sxth	w0, w0
  4115e0:	b	4115e8 <tigetstr@plt+0xef68>
  4115e4:	mov	w0, #0x0                   	// #0
  4115e8:	strh	w0, [sp, #38]
  4115ec:	ldrsh	w0, [sp, #38]
  4115f0:	cmp	w0, #0x0
  4115f4:	b.eq	41160c <tigetstr@plt+0xef8c>  // b.none
  4115f8:	ldr	x0, [sp, #24]
  4115fc:	ldr	x0, [x0, #24]
  411600:	add	x0, x0, #0x90
  411604:	ldrsh	w1, [sp, #38]
  411608:	str	w1, [x0]
  41160c:	ldr	x0, [sp, #24]
  411610:	ldr	x0, [x0, #32]
  411614:	add	x0, x0, #0x430
  411618:	ldr	x0, [x0]
  41161c:	cmn	x0, #0x1
  411620:	b.eq	4116a0 <tigetstr@plt+0xf020>  // b.none
  411624:	ldr	x0, [sp, #24]
  411628:	ldr	x0, [x0, #32]
  41162c:	add	x0, x0, #0x430
  411630:	ldr	x0, [x0]
  411634:	cmp	x0, #0x0
  411638:	b.eq	4116a0 <tigetstr@plt+0xf020>  // b.none
  41163c:	ldr	x0, [sp, #24]
  411640:	ldr	x0, [x0, #32]
  411644:	add	x0, x0, #0x430
  411648:	ldr	x0, [x0]
  41164c:	mov	w1, #0x2a                  	// #42
  411650:	bl	4024e0 <strchr@plt>
  411654:	str	x0, [sp, #40]
  411658:	ldr	x0, [sp, #40]
  41165c:	cmp	x0, #0x0
  411660:	b.eq	411678 <tigetstr@plt+0xeff8>  // b.none
  411664:	ldr	x0, [sp, #40]
  411668:	add	x0, x0, #0x1
  41166c:	bl	402260 <atoi@plt>
  411670:	sxth	w0, w0
  411674:	b	41167c <tigetstr@plt+0xeffc>
  411678:	mov	w0, #0x0                   	// #0
  41167c:	strh	w0, [sp, #38]
  411680:	ldrsh	w0, [sp, #38]
  411684:	cmp	w0, #0x0
  411688:	b.eq	4116a0 <tigetstr@plt+0xf020>  // b.none
  41168c:	ldr	x0, [sp, #24]
  411690:	ldr	x0, [x0, #24]
  411694:	add	x0, x0, #0x94
  411698:	ldrsh	w1, [sp, #38]
  41169c:	str	w1, [x0]
  4116a0:	nop
  4116a4:	ldp	x29, x30, [sp], #48
  4116a8:	ret
  4116ac:	stp	x29, x30, [sp, #-320]!
  4116b0:	mov	x29, sp
  4116b4:	str	x0, [sp, #24]
  4116b8:	ldr	x0, [sp, #24]
  4116bc:	ldr	x0, [x0, #32]
  4116c0:	add	x0, x0, #0x490
  4116c4:	ldr	x0, [x0]
  4116c8:	cmn	x0, #0x1
  4116cc:	b.eq	41195c <tigetstr@plt+0xf2dc>  // b.none
  4116d0:	ldr	x0, [sp, #24]
  4116d4:	ldr	x0, [x0, #32]
  4116d8:	add	x0, x0, #0x490
  4116dc:	ldr	x0, [x0]
  4116e0:	cmp	x0, #0x0
  4116e4:	b.eq	41195c <tigetstr@plt+0xf2dc>  // b.none
  4116e8:	strb	wzr, [sp, #303]
  4116ec:	strb	wzr, [sp, #295]
  4116f0:	str	xzr, [sp, #312]
  4116f4:	str	wzr, [sp, #296]
  4116f8:	b	411780 <tigetstr@plt+0xf100>
  4116fc:	ldr	x0, [sp, #24]
  411700:	ldr	x0, [x0, #32]
  411704:	add	x0, x0, #0x490
  411708:	ldr	x1, [x0]
  41170c:	ldr	x0, [sp, #312]
  411710:	add	x0, x1, x0
  411714:	ldrb	w0, [x0]
  411718:	str	w0, [sp, #288]
  41171c:	ldr	w1, [sp, #296]
  411720:	ldr	w0, [sp, #288]
  411724:	cmp	w1, w0
  411728:	b.cc	411738 <tigetstr@plt+0xf0b8>  // b.lo, b.ul, b.last
  41172c:	mov	w0, #0x1                   	// #1
  411730:	strb	w0, [sp, #295]
  411734:	b	4117a4 <tigetstr@plt+0xf124>
  411738:	ldr	w0, [sp, #288]
  41173c:	str	w0, [sp, #296]
  411740:	ldr	x0, [sp, #24]
  411744:	ldr	x0, [x0, #32]
  411748:	add	x0, x0, #0x490
  41174c:	ldr	x1, [x0]
  411750:	ldr	x0, [sp, #312]
  411754:	add	x0, x0, #0x1
  411758:	add	x0, x1, x0
  41175c:	ldrb	w0, [x0]
  411760:	cmp	w0, #0x0
  411764:	b.eq	411774 <tigetstr@plt+0xf0f4>  // b.none
  411768:	ldr	x0, [sp, #312]
  41176c:	add	x0, x0, #0x1
  411770:	str	x0, [sp, #312]
  411774:	ldr	x0, [sp, #312]
  411778:	add	x0, x0, #0x1
  41177c:	str	x0, [sp, #312]
  411780:	ldr	x0, [sp, #24]
  411784:	ldr	x0, [x0, #32]
  411788:	add	x0, x0, #0x490
  41178c:	ldr	x1, [x0]
  411790:	ldr	x0, [sp, #312]
  411794:	add	x0, x1, x0
  411798:	ldrb	w0, [x0]
  41179c:	cmp	w0, #0x0
  4117a0:	b.ne	4116fc <tigetstr@plt+0xf07c>  // b.any
  4117a4:	ldrb	w0, [sp, #295]
  4117a8:	cmp	w0, #0x0
  4117ac:	b.eq	41195c <tigetstr@plt+0xf2dc>  // b.none
  4117b0:	add	x0, sp, #0x20
  4117b4:	mov	x2, #0x100                 	// #256
  4117b8:	mov	w1, #0x0                   	// #0
  4117bc:	bl	4022f0 <memset@plt>
  4117c0:	str	xzr, [sp, #312]
  4117c4:	b	411850 <tigetstr@plt+0xf1d0>
  4117c8:	ldr	x0, [sp, #24]
  4117cc:	ldr	x0, [x0, #32]
  4117d0:	add	x0, x0, #0x490
  4117d4:	ldr	x1, [x0]
  4117d8:	ldr	x0, [sp, #312]
  4117dc:	add	x0, x1, x0
  4117e0:	ldrb	w0, [x0]
  4117e4:	str	w0, [sp, #296]
  4117e8:	ldr	x0, [sp, #24]
  4117ec:	ldr	x0, [x0, #32]
  4117f0:	add	x0, x0, #0x490
  4117f4:	ldr	x1, [x0]
  4117f8:	ldr	x0, [sp, #312]
  4117fc:	add	x0, x0, #0x1
  411800:	add	x0, x1, x0
  411804:	ldrb	w0, [x0]
  411808:	str	w0, [sp, #288]
  41180c:	ldr	w0, [sp, #288]
  411810:	cmp	w0, #0x0
  411814:	b.eq	41183c <tigetstr@plt+0xf1bc>  // b.none
  411818:	ldr	w0, [sp, #288]
  41181c:	and	w2, w0, #0xff
  411820:	ldr	w0, [sp, #296]
  411824:	add	x1, sp, #0x20
  411828:	strb	w2, [x1, x0]
  41182c:	ldr	x0, [sp, #312]
  411830:	add	x0, x0, #0x1
  411834:	str	x0, [sp, #312]
  411838:	b	411844 <tigetstr@plt+0xf1c4>
  41183c:	ldr	w0, [sp, #296]
  411840:	strb	w0, [sp, #303]
  411844:	ldr	x0, [sp, #312]
  411848:	add	x0, x0, #0x1
  41184c:	str	x0, [sp, #312]
  411850:	ldr	x0, [sp, #24]
  411854:	ldr	x0, [x0, #32]
  411858:	add	x0, x0, #0x490
  41185c:	ldr	x1, [x0]
  411860:	ldr	x0, [sp, #312]
  411864:	add	x0, x1, x0
  411868:	ldrb	w0, [x0]
  41186c:	cmp	w0, #0x0
  411870:	b.ne	4117c8 <tigetstr@plt+0xf148>  // b.any
  411874:	str	xzr, [sp, #304]
  411878:	ldr	x0, [sp, #304]
  41187c:	str	x0, [sp, #312]
  411880:	b	411900 <tigetstr@plt+0xf280>
  411884:	ldr	x0, [sp, #312]
  411888:	add	x1, sp, #0x20
  41188c:	ldrb	w0, [x1, x0]
  411890:	cmp	w0, #0x0
  411894:	b.eq	4118f4 <tigetstr@plt+0xf274>  // b.none
  411898:	ldr	x0, [sp, #24]
  41189c:	ldr	x0, [x0, #32]
  4118a0:	add	x0, x0, #0x490
  4118a4:	ldr	x1, [x0]
  4118a8:	ldr	x0, [sp, #304]
  4118ac:	add	x2, x0, #0x1
  4118b0:	str	x2, [sp, #304]
  4118b4:	add	x0, x1, x0
  4118b8:	ldr	x1, [sp, #312]
  4118bc:	and	w1, w1, #0xff
  4118c0:	strb	w1, [x0]
  4118c4:	ldr	x0, [sp, #24]
  4118c8:	ldr	x0, [x0, #32]
  4118cc:	add	x0, x0, #0x490
  4118d0:	ldr	x1, [x0]
  4118d4:	ldr	x0, [sp, #304]
  4118d8:	add	x2, x0, #0x1
  4118dc:	str	x2, [sp, #304]
  4118e0:	add	x0, x1, x0
  4118e4:	ldr	x1, [sp, #312]
  4118e8:	add	x2, sp, #0x20
  4118ec:	ldrb	w1, [x2, x1]
  4118f0:	strb	w1, [x0]
  4118f4:	ldr	x0, [sp, #312]
  4118f8:	add	x0, x0, #0x1
  4118fc:	str	x0, [sp, #312]
  411900:	ldr	x0, [sp, #312]
  411904:	cmp	x0, #0xff
  411908:	b.ls	411884 <tigetstr@plt+0xf204>  // b.plast
  41190c:	ldrb	w0, [sp, #303]
  411910:	cmp	w0, #0x0
  411914:	b.eq	411940 <tigetstr@plt+0xf2c0>  // b.none
  411918:	ldr	x0, [sp, #24]
  41191c:	ldr	x0, [x0, #32]
  411920:	add	x0, x0, #0x490
  411924:	ldr	x1, [x0]
  411928:	ldr	x0, [sp, #304]
  41192c:	add	x2, x0, #0x1
  411930:	str	x2, [sp, #304]
  411934:	add	x0, x1, x0
  411938:	ldrb	w1, [sp, #303]
  41193c:	strb	w1, [x0]
  411940:	ldr	x0, [sp, #24]
  411944:	ldr	x0, [x0, #32]
  411948:	add	x0, x0, #0x490
  41194c:	ldr	x1, [x0]
  411950:	ldr	x0, [sp, #304]
  411954:	add	x0, x1, x0
  411958:	strb	wzr, [x0]
  41195c:	nop
  411960:	ldp	x29, x30, [sp], #320
  411964:	ret
  411968:	stp	x29, x30, [sp, #-48]!
  41196c:	mov	x29, sp
  411970:	str	x0, [sp, #24]
  411974:	str	wzr, [sp, #44]
  411978:	str	wzr, [sp, #40]
  41197c:	b	4119d8 <tigetstr@plt+0xf358>
  411980:	ldr	w0, [sp, #40]
  411984:	lsl	x1, x0, #4
  411988:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  41198c:	add	x0, x0, #0xa90
  411990:	add	x0, x1, x0
  411994:	add	x0, x0, #0x4
  411998:	mov	x1, x0
  41199c:	ldr	x0, [sp, #24]
  4119a0:	bl	402460 <strcmp@plt>
  4119a4:	cmp	w0, #0x0
  4119a8:	b.ne	4119cc <tigetstr@plt+0xf34c>  // b.any
  4119ac:	adrp	x0, 416000 <tigetstr@plt+0x13980>
  4119b0:	add	x1, x0, #0xa90
  4119b4:	ldr	w0, [sp, #40]
  4119b8:	lsl	x0, x0, #4
  4119bc:	add	x0, x1, x0
  4119c0:	ldr	w0, [x0]
  4119c4:	str	w0, [sp, #44]
  4119c8:	b	4119e4 <tigetstr@plt+0xf364>
  4119cc:	ldr	w0, [sp, #40]
  4119d0:	add	w0, w0, #0x1
  4119d4:	str	w0, [sp, #40]
  4119d8:	ldr	w0, [sp, #40]
  4119dc:	cmp	w0, #0xe
  4119e0:	b.ls	411980 <tigetstr@plt+0xf300>  // b.plast
  4119e4:	ldr	w0, [sp, #44]
  4119e8:	ldp	x29, x30, [sp], #48
  4119ec:	ret
  4119f0:	stp	x29, x30, [sp, #-48]!
  4119f4:	mov	x29, sp
  4119f8:	str	x0, [sp, #24]
  4119fc:	str	x1, [sp, #16]
  411a00:	ldr	x0, [sp, #24]
  411a04:	bl	402160 <strlen@plt>
  411a08:	str	x0, [sp, #40]
  411a0c:	ldr	x0, [sp, #16]
  411a10:	bl	402160 <strlen@plt>
  411a14:	str	x0, [sp, #32]
  411a18:	ldr	x1, [sp, #40]
  411a1c:	ldr	x0, [sp, #32]
  411a20:	cmp	x1, x0
  411a24:	b.ne	411a48 <tigetstr@plt+0xf3c8>  // b.any
  411a28:	ldr	x2, [sp, #40]
  411a2c:	ldr	x1, [sp, #16]
  411a30:	ldr	x0, [sp, #24]
  411a34:	bl	4022a0 <strncmp@plt>
  411a38:	cmp	w0, #0x0
  411a3c:	b.ne	411a48 <tigetstr@plt+0xf3c8>  // b.any
  411a40:	mov	w0, #0x1                   	// #1
  411a44:	b	411a4c <tigetstr@plt+0xf3cc>
  411a48:	mov	w0, #0x0                   	// #0
  411a4c:	and	w0, w0, #0x1
  411a50:	and	w0, w0, #0xff
  411a54:	ldp	x29, x30, [sp], #48
  411a58:	ret
  411a5c:	nop
  411a60:	stp	x29, x30, [sp, #-64]!
  411a64:	mov	x29, sp
  411a68:	stp	x19, x20, [sp, #16]
  411a6c:	adrp	x20, 427000 <tigetstr@plt+0x24980>
  411a70:	add	x20, x20, #0xd08
  411a74:	stp	x21, x22, [sp, #32]
  411a78:	adrp	x21, 427000 <tigetstr@plt+0x24980>
  411a7c:	add	x21, x21, #0xd00
  411a80:	sub	x20, x20, x21
  411a84:	mov	w22, w0
  411a88:	stp	x23, x24, [sp, #48]
  411a8c:	mov	x23, x1
  411a90:	mov	x24, x2
  411a94:	bl	402100 <_nc_set_writedir@plt-0x40>
  411a98:	cmp	xzr, x20, asr #3
  411a9c:	b.eq	411ac8 <tigetstr@plt+0xf448>  // b.none
  411aa0:	asr	x20, x20, #3
  411aa4:	mov	x19, #0x0                   	// #0
  411aa8:	ldr	x3, [x21, x19, lsl #3]
  411aac:	mov	x2, x24
  411ab0:	add	x19, x19, #0x1
  411ab4:	mov	x1, x23
  411ab8:	mov	w0, w22
  411abc:	blr	x3
  411ac0:	cmp	x20, x19
  411ac4:	b.ne	411aa8 <tigetstr@plt+0xf428>  // b.any
  411ac8:	ldp	x19, x20, [sp, #16]
  411acc:	ldp	x21, x22, [sp, #32]
  411ad0:	ldp	x23, x24, [sp, #48]
  411ad4:	ldp	x29, x30, [sp], #64
  411ad8:	ret
  411adc:	nop
  411ae0:	ret
  411ae4:	nop
  411ae8:	adrp	x2, 428000 <tigetstr@plt+0x25980>
  411aec:	mov	x1, #0x0                   	// #0
  411af0:	ldr	x2, [x2, #688]
  411af4:	b	4021e0 <__cxa_atexit@plt>
  411af8:	mov	x2, x1
  411afc:	mov	x1, x0
  411b00:	mov	w0, #0x0                   	// #0
  411b04:	b	402630 <__xstat@plt>

Disassembly of section .fini:

0000000000411b08 <.fini>:
  411b08:	stp	x29, x30, [sp, #-16]!
  411b0c:	mov	x29, sp
  411b10:	ldp	x29, x30, [sp], #16
  411b14:	ret
