#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5a24fab3dfa0 .scope module, "CPETA_tb" "CPETA_tb" 2 1;
 .timescale 0 0;
P_0x5a24fab40670 .param/l "k" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x5a24fab406b0 .param/l "n" 0 2 3, +C4<00000000000000000000000000010000>;
v0x5a24fab64c40_0 .var "A", 15 0;
v0x5a24fab64d30_0 .var "B", 15 0;
v0x5a24fab64e00_0 .net "sum", 15 0, L_0x5a24fab6c9e0;  1 drivers
S_0x5a24fab2b750 .scope module, "uut" "CPETA" 2 14, 3 37 0, S_0x5a24fab3dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
P_0x5a24fab40430 .param/l "k" 0 3 37, +C4<00000000000000000000000000001000>;
P_0x5a24fab40470 .param/l "n" 0 3 37, +C4<00000000000000000000000000010000>;
L_0x5a24fab66be0 .functor AND 1, L_0x5a24fab66c50, L_0x5a24fab66d40, C4<1>, C4<1>;
L_0x5a24fab66ed0 .functor NOR 1, L_0x5a24fab66f40, L_0x5a24fab67030, C4<0>, C4<0>;
L_0x5a24fab671d0 .functor NOR 1, L_0x5a24fab66ed0, L_0x5a24fab66be0, C4<0>, C4<0>;
L_0x5a24fab67290 .functor OR 1, L_0x5a24fab66e30, L_0x5a24fab67360, C4<0>, C4<0>;
L_0x5a24fab67510 .functor AND 1, L_0x5a24fab675b0, L_0x5a24fab676a0, C4<1>, C4<1>;
L_0x5a24fab67860 .functor OR 1, L_0x5a24fab67940, L_0x5a24fab67a30, C4<0>, C4<0>;
L_0x5a24fab67c00 .functor AND 1, L_0x5a24fab67c70, L_0x5a24fab67d60, C4<1>, C4<1>;
L_0x5a24fab67f40 .functor OR 1, L_0x5a24fab67510, L_0x5a24fab67860, C4<0>, C4<0>;
L_0x5a24fab680a0 .functor OR 1, L_0x5a24fab67510, L_0x5a24fab67c00, C4<0>, C4<0>;
L_0x5a24fab68160 .functor OR 1, L_0x5a24fab68230, L_0x5a24fab684e0, C4<0>, C4<0>;
L_0x5a24fab688e0 .functor OR 1, L_0x5a24fab68160, L_0x5a24fab66af0, C4<0>, C4<0>;
v0x5a24fab62a40_0 .net "A", 15 0, v0x5a24fab64c40_0;  1 drivers
v0x5a24fab62b40_0 .net "B", 15 0, v0x5a24fab64d30_0;  1 drivers
v0x5a24fab62c20_0 .net "Cin", 0 0, L_0x5a24fab66be0;  1 drivers
v0x5a24fab62d40_0 .net *"_ivl_10", 0 0, L_0x5a24fab65b20;  1 drivers
v0x5a24fab62e00_0 .net *"_ivl_16", 0 0, L_0x5a24fab66270;  1 drivers
v0x5a24fab62f30_0 .net *"_ivl_22", 0 0, L_0x5a24fab669e0;  1 drivers
v0x5a24fab63010_0 .net *"_ivl_26", 0 0, L_0x5a24fab66c50;  1 drivers
v0x5a24fab630f0_0 .net *"_ivl_28", 0 0, L_0x5a24fab66d40;  1 drivers
v0x5a24fab631d0_0 .net *"_ivl_31", 0 0, L_0x5a24fab66f40;  1 drivers
v0x5a24fab632b0_0 .net *"_ivl_33", 0 0, L_0x5a24fab67030;  1 drivers
v0x5a24fab63390_0 .net *"_ivl_35", 0 0, L_0x5a24fab671d0;  1 drivers
v0x5a24fab63470_0 .net *"_ivl_38", 0 0, L_0x5a24fab67290;  1 drivers
v0x5a24fab63550_0 .net *"_ivl_4", 0 0, L_0x5a24fab65490;  1 drivers
v0x5a24fab63630_0 .net *"_ivl_41", 0 0, L_0x5a24fab66e30;  1 drivers
v0x5a24fab63710_0 .net *"_ivl_43", 0 0, L_0x5a24fab67360;  1 drivers
v0x5a24fab637f0_0 .net *"_ivl_46", 0 0, L_0x5a24fab675b0;  1 drivers
v0x5a24fab638d0_0 .net *"_ivl_48", 0 0, L_0x5a24fab676a0;  1 drivers
v0x5a24fab639b0_0 .net *"_ivl_51", 0 0, L_0x5a24fab67940;  1 drivers
v0x5a24fab63a90_0 .net *"_ivl_53", 0 0, L_0x5a24fab67a30;  1 drivers
v0x5a24fab63b70_0 .net *"_ivl_56", 0 0, L_0x5a24fab67c70;  1 drivers
v0x5a24fab63c50_0 .net *"_ivl_58", 0 0, L_0x5a24fab67d60;  1 drivers
v0x5a24fab63d30_0 .net *"_ivl_60", 0 0, L_0x5a24fab67f40;  1 drivers
v0x5a24fab63e10_0 .net *"_ivl_66", 0 0, L_0x5a24fab68230;  1 drivers
v0x5a24fab63ef0_0 .net *"_ivl_68", 0 0, L_0x5a24fab684e0;  1 drivers
v0x5a24fab63fd0_0 .net *"_ivl_70", 0 0, L_0x5a24fab688e0;  1 drivers
v0x5a24fab640b0_0 .net "cout", 0 0, L_0x5a24fab6be90;  1 drivers
v0x5a24fab64150_0 .net "sum", 15 0, L_0x5a24fab6c9e0;  alias, 1 drivers
v0x5a24fab64230_0 .net "temp1", 0 0, L_0x5a24fab66ed0;  1 drivers
v0x5a24fab642f0_0 .net "temp2", 0 0, L_0x5a24fab67510;  1 drivers
v0x5a24fab643b0_0 .net "temp3", 0 0, L_0x5a24fab67860;  1 drivers
v0x5a24fab64470_0 .net "temp4", 0 0, L_0x5a24fab67c00;  1 drivers
v0x5a24fab64530 .array "temp5", 0 4;
v0x5a24fab64530_0 .net v0x5a24fab64530 0, 0 0, L_0x5a24fab66af0; 1 drivers
v0x5a24fab64530_1 .net v0x5a24fab64530 1, 0 0, L_0x5a24fab66380; 1 drivers
v0x5a24fab64530_2 .net v0x5a24fab64530 2, 0 0, L_0x5a24fab65c30; 1 drivers
v0x5a24fab64530_3 .net v0x5a24fab64530 3, 0 0, L_0x5a24fab65550; 1 drivers
v0x5a24fab64530_4 .net v0x5a24fab64530 4, 0 0, L_0x5a24fab680a0; 1 drivers
o0x7d61df872ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24fab64670 .array "temp6", 0 4;
v0x5a24fab64670_0 .net v0x5a24fab64670 0, 0 0, o0x7d61df872ea8; 0 drivers
v0x5a24fab64670_1 .net v0x5a24fab64670 1, 0 0, L_0x5a24fab66470; 1 drivers
v0x5a24fab64670_2 .net v0x5a24fab64670 2, 0 0, L_0x5a24fab65d20; 1 drivers
v0x5a24fab64670_3 .net v0x5a24fab64670 3, 0 0, L_0x5a24fab65690; 1 drivers
v0x5a24fab64670_4 .net v0x5a24fab64670 4, 0 0, L_0x5a24fab308d0; 1 drivers
o0x7d61df872f98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24fab649c0 .array "temp7", 0 4;
v0x5a24fab649c0_0 .net v0x5a24fab649c0 0, 0 0, o0x7d61df872f98; 0 drivers
v0x5a24fab649c0_1 .net v0x5a24fab649c0 1, 0 0, L_0x5a24fab66200; 1 drivers
v0x5a24fab649c0_2 .net v0x5a24fab649c0 2, 0 0, L_0x5a24fab65fd0; 1 drivers
v0x5a24fab649c0_3 .net v0x5a24fab649c0 3, 0 0, L_0x5a24fab658d0; 1 drivers
v0x5a24fab649c0_4 .net v0x5a24fab649c0 4, 0 0, L_0x5a24fab65210; 1 drivers
v0x5a24fab64b00_0 .net "temp8", 0 0, L_0x5a24fab68160;  1 drivers
L_0x5a24fab64f90 .part v0x5a24fab64c40_0, 4, 1;
L_0x5a24fab650d0 .part v0x5a24fab64d30_0, 4, 1;
L_0x5a24fab65280 .part v0x5a24fab64c40_0, 4, 1;
L_0x5a24fab65370 .part v0x5a24fab64d30_0, 4, 1;
L_0x5a24fab65700 .part v0x5a24fab64c40_0, 3, 1;
L_0x5a24fab657f0 .part v0x5a24fab64d30_0, 3, 1;
L_0x5a24fab65940 .part v0x5a24fab64c40_0, 3, 1;
L_0x5a24fab659e0 .part v0x5a24fab64d30_0, 3, 1;
L_0x5a24fab65d90 .part v0x5a24fab64c40_0, 2, 1;
L_0x5a24fab65e80 .part v0x5a24fab64d30_0, 2, 1;
L_0x5a24fab66070 .part v0x5a24fab64c40_0, 2, 1;
L_0x5a24fab66110 .part v0x5a24fab64d30_0, 2, 1;
L_0x5a24fab664e0 .part v0x5a24fab64c40_0, 1, 1;
L_0x5a24fab665d0 .part v0x5a24fab64d30_0, 1, 1;
L_0x5a24fab66770 .part v0x5a24fab64c40_0, 1, 1;
L_0x5a24fab66860 .part v0x5a24fab64d30_0, 1, 1;
L_0x5a24fab66c50 .part v0x5a24fab64c40_0, 7, 1;
L_0x5a24fab66d40 .part v0x5a24fab64d30_0, 7, 1;
L_0x5a24fab66f40 .part v0x5a24fab64c40_0, 7, 1;
L_0x5a24fab67030 .part v0x5a24fab64d30_0, 7, 1;
L_0x5a24fab66e30 .part v0x5a24fab64c40_0, 6, 1;
L_0x5a24fab67360 .part v0x5a24fab64d30_0, 6, 1;
L_0x5a24fab675b0 .part v0x5a24fab64c40_0, 6, 1;
L_0x5a24fab676a0 .part v0x5a24fab64d30_0, 6, 1;
L_0x5a24fab67940 .part v0x5a24fab64c40_0, 5, 1;
L_0x5a24fab67a30 .part v0x5a24fab64d30_0, 5, 1;
L_0x5a24fab67c70 .part v0x5a24fab64c40_0, 5, 1;
L_0x5a24fab67d60 .part v0x5a24fab64d30_0, 5, 1;
L_0x5a24fab68230 .part v0x5a24fab64c40_0, 0, 1;
L_0x5a24fab684e0 .part v0x5a24fab64d30_0, 0, 1;
L_0x5a24fab6c790 .part v0x5a24fab64c40_0, 8, 8;
L_0x5a24fab6c830 .part v0x5a24fab64d30_0, 8, 8;
LS_0x5a24fab6c9e0_0_0 .concat8 [ 1 1 1 1], L_0x5a24fab688e0, L_0x5a24fab669e0, L_0x5a24fab66270, L_0x5a24fab65b20;
LS_0x5a24fab6c9e0_0_4 .concat8 [ 1 1 1 1], L_0x5a24fab65490, L_0x5a24fab67f40, L_0x5a24fab67290, L_0x5a24fab671d0;
LS_0x5a24fab6c9e0_0_8 .concat8 [ 8 0 0 0], L_0x5a24fab6c420;
L_0x5a24fab6c9e0 .concat8 [ 4 4 8 0], LS_0x5a24fab6c9e0_0_0, LS_0x5a24fab6c9e0_0_4, LS_0x5a24fab6c9e0_0_8;
S_0x5a24fab26c90 .scope module, "RCA1" "RCA" 3 80, 3 13 0, S_0x5a24fab2b750;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "Co";
P_0x5a24fab260d0 .param/l "N" 0 3 13, +C4<00000000000000000000000000001000>;
v0x5a24fab60ab0_0 .net "Ci", 0 0, L_0x5a24fab66be0;  alias, 1 drivers
v0x5a24fab60b70_0 .net "Co", 0 0, L_0x5a24fab6be90;  alias, 1 drivers
v0x5a24fab60c40_0 .net "S", 7 0, L_0x5a24fab6c420;  1 drivers
v0x5a24fab60d10_0 .net "X", 7 0, L_0x5a24fab6c790;  1 drivers
v0x5a24fab60dd0_0 .net "Y", 7 0, L_0x5a24fab6c830;  1 drivers
v0x5a24fab60f00_0 .net "w", 6 0, L_0x5a24fab6b680;  1 drivers
L_0x5a24fab68e10 .part L_0x5a24fab6c790, 0, 1;
L_0x5a24fab68eb0 .part L_0x5a24fab6c830, 0, 1;
L_0x5a24fab69450 .part L_0x5a24fab6c790, 1, 1;
L_0x5a24fab69540 .part L_0x5a24fab6c830, 1, 1;
L_0x5a24fab69660 .part L_0x5a24fab6b680, 0, 1;
L_0x5a24fab69b70 .part L_0x5a24fab6c790, 2, 1;
L_0x5a24fab69c10 .part L_0x5a24fab6c830, 2, 1;
L_0x5a24fab69cb0 .part L_0x5a24fab6b680, 1, 1;
L_0x5a24fab6a230 .part L_0x5a24fab6c790, 3, 1;
L_0x5a24fab6a2d0 .part L_0x5a24fab6c830, 3, 1;
L_0x5a24fab6a3d0 .part L_0x5a24fab6b680, 2, 1;
L_0x5a24fab6a820 .part L_0x5a24fab6c790, 4, 1;
L_0x5a24fab6a930 .part L_0x5a24fab6c830, 4, 1;
L_0x5a24fab6a9d0 .part L_0x5a24fab6b680, 3, 1;
L_0x5a24fab6aed0 .part L_0x5a24fab6c790, 5, 1;
L_0x5a24fab6af70 .part L_0x5a24fab6c830, 5, 1;
L_0x5a24fab6b0a0 .part L_0x5a24fab6b680, 4, 1;
L_0x5a24fab6b5e0 .part L_0x5a24fab6c790, 6, 1;
L_0x5a24fab6b720 .part L_0x5a24fab6c830, 6, 1;
L_0x5a24fab6b7c0 .part L_0x5a24fab6b680, 5, 1;
LS_0x5a24fab6b680_0_0 .concat8 [ 1 1 1 1], L_0x5a24fab68d00, L_0x5a24fab69340, L_0x5a24fab69a60, L_0x5a24fab6a120;
LS_0x5a24fab6b680_0_4 .concat8 [ 1 1 1 0], L_0x5a24fab6a710, L_0x5a24fab6adc0, L_0x5a24fab6b4d0;
L_0x5a24fab6b680 .concat8 [ 4 3 0 0], LS_0x5a24fab6b680_0_0, LS_0x5a24fab6b680_0_4;
L_0x5a24fab6bfa0 .part L_0x5a24fab6c790, 7, 1;
L_0x5a24fab6c100 .part L_0x5a24fab6c830, 7, 1;
L_0x5a24fab6c1a0 .part L_0x5a24fab6b680, 6, 1;
LS_0x5a24fab6c420_0_0 .concat8 [ 1 1 1 1], L_0x5a24fab68a60, L_0x5a24fab69020, L_0x5a24fab69770, L_0x5a24fab69e60;
LS_0x5a24fab6c420_0_4 .concat8 [ 1 1 1 1], L_0x5a24fab6a4e0, L_0x5a24fab6aaf0, L_0x5a24fab6b1b0, L_0x5a24fab6bc00;
L_0x5a24fab6c420 .concat8 [ 4 4 0 0], LS_0x5a24fab6c420_0_0, LS_0x5a24fab6c420_0_4;
S_0x5a24fab28d20 .scope generate, "adder_stage[0]" "adder_stage[0]" 3 23, 3 23 0, S_0x5a24fab26c90;
 .timescale 0 0;
P_0x5a24fab2bf40 .param/l "i" 0 3 23, +C4<00>;
S_0x5a24fab262c0 .scope generate, "genblk2" "genblk2" 3 24, 3 24 0, S_0x5a24fab28d20;
 .timescale 0 0;
S_0x5a24fab39710 .scope module, "FA" "fulladder" 3 25, 3 1 0, S_0x5a24fab262c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x5a24fab689f0 .functor XOR 1, L_0x5a24fab68e10, L_0x5a24fab68eb0, C4<0>, C4<0>;
L_0x5a24fab68a60 .functor XOR 1, L_0x5a24fab689f0, L_0x5a24fab66be0, C4<0>, C4<0>;
L_0x5a24fab68b20 .functor AND 1, L_0x5a24fab689f0, L_0x5a24fab66be0, C4<1>, C4<1>;
L_0x5a24fab68b90 .functor AND 1, L_0x5a24fab68e10, L_0x5a24fab68eb0, C4<1>, C4<1>;
L_0x5a24fab68d00 .functor OR 1, L_0x5a24fab68b20, L_0x5a24fab68b90, C4<0>, C4<0>;
v0x5a24fab2b330_0 .net "Ci", 0 0, L_0x5a24fab66be0;  alias, 1 drivers
v0x5a24fab2dd60_0 .net "Co", 0 0, L_0x5a24fab68d00;  1 drivers
v0x5a24fab34120_0 .net "S", 0 0, L_0x5a24fab68a60;  1 drivers
v0x5a24fab3a0e0_0 .net "X", 0 0, L_0x5a24fab68e10;  1 drivers
v0x5a24fab388b0_0 .net "Y", 0 0, L_0x5a24fab68eb0;  1 drivers
v0x5a24fab37080_0 .net "w1", 0 0, L_0x5a24fab689f0;  1 drivers
v0x5a24fab357f0_0 .net "w2", 0 0, L_0x5a24fab68b20;  1 drivers
v0x5a24fab5ab90_0 .net "w3", 0 0, L_0x5a24fab68b90;  1 drivers
S_0x5a24fab3af40 .scope generate, "adder_stage[1]" "adder_stage[1]" 3 23, 3 23 0, S_0x5a24fab26c90;
 .timescale 0 0;
P_0x5a24fab5ad80 .param/l "i" 0 3 23, +C4<01>;
S_0x5a24fab3c770 .scope generate, "genblk5" "genblk5" 3 27, 3 27 0, S_0x5a24fab3af40;
 .timescale 0 0;
S_0x5a24fab5ae90 .scope module, "FA" "fulladder" 3 31, 3 1 0, S_0x5a24fab3c770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x5a24fab68f50 .functor XOR 1, L_0x5a24fab69450, L_0x5a24fab69540, C4<0>, C4<0>;
L_0x5a24fab69020 .functor XOR 1, L_0x5a24fab68f50, L_0x5a24fab69660, C4<0>, C4<0>;
L_0x5a24fab69110 .functor AND 1, L_0x5a24fab68f50, L_0x5a24fab69660, C4<1>, C4<1>;
L_0x5a24fab69200 .functor AND 1, L_0x5a24fab69450, L_0x5a24fab69540, C4<1>, C4<1>;
L_0x5a24fab69340 .functor OR 1, L_0x5a24fab69110, L_0x5a24fab69200, C4<0>, C4<0>;
v0x5a24fab5b090_0 .net "Ci", 0 0, L_0x5a24fab69660;  1 drivers
v0x5a24fab5b170_0 .net "Co", 0 0, L_0x5a24fab69340;  1 drivers
v0x5a24fab5b230_0 .net "S", 0 0, L_0x5a24fab69020;  1 drivers
v0x5a24fab5b2d0_0 .net "X", 0 0, L_0x5a24fab69450;  1 drivers
v0x5a24fab5b390_0 .net "Y", 0 0, L_0x5a24fab69540;  1 drivers
v0x5a24fab5b4a0_0 .net "w1", 0 0, L_0x5a24fab68f50;  1 drivers
v0x5a24fab5b560_0 .net "w2", 0 0, L_0x5a24fab69110;  1 drivers
v0x5a24fab5b620_0 .net "w3", 0 0, L_0x5a24fab69200;  1 drivers
S_0x5a24fab5b780 .scope generate, "adder_stage[2]" "adder_stage[2]" 3 23, 3 23 0, S_0x5a24fab26c90;
 .timescale 0 0;
P_0x5a24fab5b980 .param/l "i" 0 3 23, +C4<010>;
S_0x5a24fab5ba40 .scope generate, "genblk5" "genblk5" 3 27, 3 27 0, S_0x5a24fab5b780;
 .timescale 0 0;
S_0x5a24fab5bc20 .scope module, "FA" "fulladder" 3 31, 3 1 0, S_0x5a24fab5ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x5a24fab69700 .functor XOR 1, L_0x5a24fab69b70, L_0x5a24fab69c10, C4<0>, C4<0>;
L_0x5a24fab69770 .functor XOR 1, L_0x5a24fab69700, L_0x5a24fab69cb0, C4<0>, C4<0>;
L_0x5a24fab69830 .functor AND 1, L_0x5a24fab69700, L_0x5a24fab69cb0, C4<1>, C4<1>;
L_0x5a24fab69920 .functor AND 1, L_0x5a24fab69b70, L_0x5a24fab69c10, C4<1>, C4<1>;
L_0x5a24fab69a60 .functor OR 1, L_0x5a24fab69830, L_0x5a24fab69920, C4<0>, C4<0>;
v0x5a24fab5be20_0 .net "Ci", 0 0, L_0x5a24fab69cb0;  1 drivers
v0x5a24fab5bf00_0 .net "Co", 0 0, L_0x5a24fab69a60;  1 drivers
v0x5a24fab5bfc0_0 .net "S", 0 0, L_0x5a24fab69770;  1 drivers
v0x5a24fab5c060_0 .net "X", 0 0, L_0x5a24fab69b70;  1 drivers
v0x5a24fab5c120_0 .net "Y", 0 0, L_0x5a24fab69c10;  1 drivers
v0x5a24fab5c230_0 .net "w1", 0 0, L_0x5a24fab69700;  1 drivers
v0x5a24fab5c2f0_0 .net "w2", 0 0, L_0x5a24fab69830;  1 drivers
v0x5a24fab5c3b0_0 .net "w3", 0 0, L_0x5a24fab69920;  1 drivers
S_0x5a24fab5c510 .scope generate, "adder_stage[3]" "adder_stage[3]" 3 23, 3 23 0, S_0x5a24fab26c90;
 .timescale 0 0;
P_0x5a24fab5c710 .param/l "i" 0 3 23, +C4<011>;
S_0x5a24fab5c7f0 .scope generate, "genblk5" "genblk5" 3 27, 3 27 0, S_0x5a24fab5c510;
 .timescale 0 0;
S_0x5a24fab5c9d0 .scope module, "FA" "fulladder" 3 31, 3 1 0, S_0x5a24fab5c7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x5a24fab69df0 .functor XOR 1, L_0x5a24fab6a230, L_0x5a24fab6a2d0, C4<0>, C4<0>;
L_0x5a24fab69e60 .functor XOR 1, L_0x5a24fab69df0, L_0x5a24fab6a3d0, C4<0>, C4<0>;
L_0x5a24fab69f20 .functor AND 1, L_0x5a24fab69df0, L_0x5a24fab6a3d0, C4<1>, C4<1>;
L_0x5a24fab69fe0 .functor AND 1, L_0x5a24fab6a230, L_0x5a24fab6a2d0, C4<1>, C4<1>;
L_0x5a24fab6a120 .functor OR 1, L_0x5a24fab69f20, L_0x5a24fab69fe0, C4<0>, C4<0>;
v0x5a24fab5cbd0_0 .net "Ci", 0 0, L_0x5a24fab6a3d0;  1 drivers
v0x5a24fab5ccb0_0 .net "Co", 0 0, L_0x5a24fab6a120;  1 drivers
v0x5a24fab5cd70_0 .net "S", 0 0, L_0x5a24fab69e60;  1 drivers
v0x5a24fab5ce10_0 .net "X", 0 0, L_0x5a24fab6a230;  1 drivers
v0x5a24fab5ced0_0 .net "Y", 0 0, L_0x5a24fab6a2d0;  1 drivers
v0x5a24fab5cfe0_0 .net "w1", 0 0, L_0x5a24fab69df0;  1 drivers
v0x5a24fab5d0a0_0 .net "w2", 0 0, L_0x5a24fab69f20;  1 drivers
v0x5a24fab5d160_0 .net "w3", 0 0, L_0x5a24fab69fe0;  1 drivers
S_0x5a24fab5d2c0 .scope generate, "adder_stage[4]" "adder_stage[4]" 3 23, 3 23 0, S_0x5a24fab26c90;
 .timescale 0 0;
P_0x5a24fab5d510 .param/l "i" 0 3 23, +C4<0100>;
S_0x5a24fab5d5f0 .scope generate, "genblk5" "genblk5" 3 27, 3 27 0, S_0x5a24fab5d2c0;
 .timescale 0 0;
S_0x5a24fab5d7d0 .scope module, "FA" "fulladder" 3 31, 3 1 0, S_0x5a24fab5d5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x5a24fab6a470 .functor XOR 1, L_0x5a24fab6a820, L_0x5a24fab6a930, C4<0>, C4<0>;
L_0x5a24fab6a4e0 .functor XOR 1, L_0x5a24fab6a470, L_0x5a24fab6a9d0, C4<0>, C4<0>;
L_0x5a24fab6a580 .functor AND 1, L_0x5a24fab6a470, L_0x5a24fab6a9d0, C4<1>, C4<1>;
L_0x5a24fab6a620 .functor AND 1, L_0x5a24fab6a820, L_0x5a24fab6a930, C4<1>, C4<1>;
L_0x5a24fab6a710 .functor OR 1, L_0x5a24fab6a580, L_0x5a24fab6a620, C4<0>, C4<0>;
v0x5a24fab5d9d0_0 .net "Ci", 0 0, L_0x5a24fab6a9d0;  1 drivers
v0x5a24fab5dab0_0 .net "Co", 0 0, L_0x5a24fab6a710;  1 drivers
v0x5a24fab5db70_0 .net "S", 0 0, L_0x5a24fab6a4e0;  1 drivers
v0x5a24fab5dc10_0 .net "X", 0 0, L_0x5a24fab6a820;  1 drivers
v0x5a24fab5dcd0_0 .net "Y", 0 0, L_0x5a24fab6a930;  1 drivers
v0x5a24fab5dde0_0 .net "w1", 0 0, L_0x5a24fab6a470;  1 drivers
v0x5a24fab5dea0_0 .net "w2", 0 0, L_0x5a24fab6a580;  1 drivers
v0x5a24fab5df60_0 .net "w3", 0 0, L_0x5a24fab6a620;  1 drivers
S_0x5a24fab5e0c0 .scope generate, "adder_stage[5]" "adder_stage[5]" 3 23, 3 23 0, S_0x5a24fab26c90;
 .timescale 0 0;
P_0x5a24fab5e2c0 .param/l "i" 0 3 23, +C4<0101>;
S_0x5a24fab5e3a0 .scope generate, "genblk5" "genblk5" 3 27, 3 27 0, S_0x5a24fab5e0c0;
 .timescale 0 0;
S_0x5a24fab5e580 .scope module, "FA" "fulladder" 3 31, 3 1 0, S_0x5a24fab5e3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x5a24fab6a8c0 .functor XOR 1, L_0x5a24fab6aed0, L_0x5a24fab6af70, C4<0>, C4<0>;
L_0x5a24fab6aaf0 .functor XOR 1, L_0x5a24fab6a8c0, L_0x5a24fab6b0a0, C4<0>, C4<0>;
L_0x5a24fab6ab90 .functor AND 1, L_0x5a24fab6a8c0, L_0x5a24fab6b0a0, C4<1>, C4<1>;
L_0x5a24fab6ac80 .functor AND 1, L_0x5a24fab6aed0, L_0x5a24fab6af70, C4<1>, C4<1>;
L_0x5a24fab6adc0 .functor OR 1, L_0x5a24fab6ab90, L_0x5a24fab6ac80, C4<0>, C4<0>;
v0x5a24fab5e780_0 .net "Ci", 0 0, L_0x5a24fab6b0a0;  1 drivers
v0x5a24fab5e860_0 .net "Co", 0 0, L_0x5a24fab6adc0;  1 drivers
v0x5a24fab5e920_0 .net "S", 0 0, L_0x5a24fab6aaf0;  1 drivers
v0x5a24fab5e9c0_0 .net "X", 0 0, L_0x5a24fab6aed0;  1 drivers
v0x5a24fab5ea80_0 .net "Y", 0 0, L_0x5a24fab6af70;  1 drivers
v0x5a24fab5eb90_0 .net "w1", 0 0, L_0x5a24fab6a8c0;  1 drivers
v0x5a24fab5ec50_0 .net "w2", 0 0, L_0x5a24fab6ab90;  1 drivers
v0x5a24fab5ed10_0 .net "w3", 0 0, L_0x5a24fab6ac80;  1 drivers
S_0x5a24fab5ee70 .scope generate, "adder_stage[6]" "adder_stage[6]" 3 23, 3 23 0, S_0x5a24fab26c90;
 .timescale 0 0;
P_0x5a24fab5f070 .param/l "i" 0 3 23, +C4<0110>;
S_0x5a24fab5f150 .scope generate, "genblk5" "genblk5" 3 27, 3 27 0, S_0x5a24fab5ee70;
 .timescale 0 0;
S_0x5a24fab5f330 .scope module, "FA" "fulladder" 3 31, 3 1 0, S_0x5a24fab5f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x5a24fab6b140 .functor XOR 1, L_0x5a24fab6b5e0, L_0x5a24fab6b720, C4<0>, C4<0>;
L_0x5a24fab6b1b0 .functor XOR 1, L_0x5a24fab6b140, L_0x5a24fab6b7c0, C4<0>, C4<0>;
L_0x5a24fab6b2a0 .functor AND 1, L_0x5a24fab6b140, L_0x5a24fab6b7c0, C4<1>, C4<1>;
L_0x5a24fab6b390 .functor AND 1, L_0x5a24fab6b5e0, L_0x5a24fab6b720, C4<1>, C4<1>;
L_0x5a24fab6b4d0 .functor OR 1, L_0x5a24fab6b2a0, L_0x5a24fab6b390, C4<0>, C4<0>;
v0x5a24fab5f530_0 .net "Ci", 0 0, L_0x5a24fab6b7c0;  1 drivers
v0x5a24fab5f610_0 .net "Co", 0 0, L_0x5a24fab6b4d0;  1 drivers
v0x5a24fab5f6d0_0 .net "S", 0 0, L_0x5a24fab6b1b0;  1 drivers
v0x5a24fab5f7a0_0 .net "X", 0 0, L_0x5a24fab6b5e0;  1 drivers
v0x5a24fab5f860_0 .net "Y", 0 0, L_0x5a24fab6b720;  1 drivers
v0x5a24fab5f970_0 .net "w1", 0 0, L_0x5a24fab6b140;  1 drivers
v0x5a24fab5fa30_0 .net "w2", 0 0, L_0x5a24fab6b2a0;  1 drivers
v0x5a24fab5faf0_0 .net "w3", 0 0, L_0x5a24fab6b390;  1 drivers
S_0x5a24fab5fc50 .scope generate, "adder_stage[7]" "adder_stage[7]" 3 23, 3 23 0, S_0x5a24fab26c90;
 .timescale 0 0;
P_0x5a24fab5fe50 .param/l "i" 0 3 23, +C4<0111>;
S_0x5a24fab5ff30 .scope generate, "genblk4" "genblk4" 3 27, 3 27 0, S_0x5a24fab5fc50;
 .timescale 0 0;
S_0x5a24fab60110 .scope module, "FA" "fulladder" 3 28, 3 1 0, S_0x5a24fab5ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x5a24fab6bb90 .functor XOR 1, L_0x5a24fab6bfa0, L_0x5a24fab6c100, C4<0>, C4<0>;
L_0x5a24fab6bc00 .functor XOR 1, L_0x5a24fab6bb90, L_0x5a24fab6c1a0, C4<0>, C4<0>;
L_0x5a24fab6bcc0 .functor AND 1, L_0x5a24fab6bb90, L_0x5a24fab6c1a0, C4<1>, C4<1>;
L_0x5a24fab6bd80 .functor AND 1, L_0x5a24fab6bfa0, L_0x5a24fab6c100, C4<1>, C4<1>;
L_0x5a24fab6be90 .functor OR 1, L_0x5a24fab6bcc0, L_0x5a24fab6bd80, C4<0>, C4<0>;
v0x5a24fab60390_0 .net "Ci", 0 0, L_0x5a24fab6c1a0;  1 drivers
v0x5a24fab60470_0 .net "Co", 0 0, L_0x5a24fab6be90;  alias, 1 drivers
v0x5a24fab60530_0 .net "S", 0 0, L_0x5a24fab6bc00;  1 drivers
v0x5a24fab60600_0 .net "X", 0 0, L_0x5a24fab6bfa0;  1 drivers
v0x5a24fab606c0_0 .net "Y", 0 0, L_0x5a24fab6c100;  1 drivers
v0x5a24fab607d0_0 .net "w1", 0 0, L_0x5a24fab6bb90;  1 drivers
v0x5a24fab60890_0 .net "w2", 0 0, L_0x5a24fab6bcc0;  1 drivers
v0x5a24fab60950_0 .net "w3", 0 0, L_0x5a24fab6bd80;  1 drivers
S_0x5a24fab61080 .scope generate, "genblk1[1]" "genblk1[1]" 3 66, 3 66 0, S_0x5a24fab2b750;
 .timescale 0 0;
P_0x5a24fab612a0 .param/l "i" 0 3 66, +C4<01>;
L_0x5a24fab66470 .functor OR 1, L_0x5a24fab664e0, L_0x5a24fab665d0, C4<0>, C4<0>;
L_0x5a24fab66200 .functor AND 1, L_0x5a24fab66770, L_0x5a24fab66860, C4<1>, C4<1>;
L_0x5a24fab669e0 .functor OR 1, L_0x5a24fab66470, L_0x5a24fab66380, C4<0>, C4<0>;
L_0x5a24fab66af0 .functor OR 1, L_0x5a24fab66380, L_0x5a24fab66200, C4<0>, C4<0>;
v0x5a24fab61360_0 .net *"_ivl_2", 0 0, L_0x5a24fab664e0;  1 drivers
v0x5a24fab61440_0 .net *"_ivl_3", 0 0, L_0x5a24fab665d0;  1 drivers
v0x5a24fab61520_0 .net *"_ivl_6", 0 0, L_0x5a24fab66770;  1 drivers
v0x5a24fab615e0_0 .net *"_ivl_7", 0 0, L_0x5a24fab66860;  1 drivers
S_0x5a24fab616c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 66, 3 66 0, S_0x5a24fab2b750;
 .timescale 0 0;
P_0x5a24fab618f0 .param/l "i" 0 3 66, +C4<010>;
L_0x5a24fab65d20 .functor OR 1, L_0x5a24fab65d90, L_0x5a24fab65e80, C4<0>, C4<0>;
L_0x5a24fab65fd0 .functor AND 1, L_0x5a24fab66070, L_0x5a24fab66110, C4<1>, C4<1>;
L_0x5a24fab66270 .functor OR 1, L_0x5a24fab65d20, L_0x5a24fab65c30, C4<0>, C4<0>;
L_0x5a24fab66380 .functor OR 1, L_0x5a24fab65c30, L_0x5a24fab65fd0, C4<0>, C4<0>;
v0x5a24fab619b0_0 .net *"_ivl_2", 0 0, L_0x5a24fab65d90;  1 drivers
v0x5a24fab61a90_0 .net *"_ivl_3", 0 0, L_0x5a24fab65e80;  1 drivers
v0x5a24fab61b70_0 .net *"_ivl_6", 0 0, L_0x5a24fab66070;  1 drivers
v0x5a24fab61c60_0 .net *"_ivl_7", 0 0, L_0x5a24fab66110;  1 drivers
S_0x5a24fab61d40 .scope generate, "genblk1[3]" "genblk1[3]" 3 66, 3 66 0, S_0x5a24fab2b750;
 .timescale 0 0;
P_0x5a24fab61f40 .param/l "i" 0 3 66, +C4<011>;
L_0x5a24fab65690 .functor OR 1, L_0x5a24fab65700, L_0x5a24fab657f0, C4<0>, C4<0>;
L_0x5a24fab658d0 .functor AND 1, L_0x5a24fab65940, L_0x5a24fab659e0, C4<1>, C4<1>;
L_0x5a24fab65b20 .functor OR 1, L_0x5a24fab65690, L_0x5a24fab65550, C4<0>, C4<0>;
L_0x5a24fab65c30 .functor OR 1, L_0x5a24fab65550, L_0x5a24fab658d0, C4<0>, C4<0>;
v0x5a24fab62020_0 .net *"_ivl_2", 0 0, L_0x5a24fab65700;  1 drivers
v0x5a24fab62100_0 .net *"_ivl_3", 0 0, L_0x5a24fab657f0;  1 drivers
v0x5a24fab621e0_0 .net *"_ivl_6", 0 0, L_0x5a24fab65940;  1 drivers
v0x5a24fab622d0_0 .net *"_ivl_7", 0 0, L_0x5a24fab659e0;  1 drivers
S_0x5a24fab623b0 .scope generate, "genblk1[4]" "genblk1[4]" 3 66, 3 66 0, S_0x5a24fab2b750;
 .timescale 0 0;
P_0x5a24fab62600 .param/l "i" 0 3 66, +C4<0100>;
L_0x5a24fab308d0 .functor OR 1, L_0x5a24fab64f90, L_0x5a24fab650d0, C4<0>, C4<0>;
L_0x5a24fab65210 .functor AND 1, L_0x5a24fab65280, L_0x5a24fab65370, C4<1>, C4<1>;
L_0x5a24fab65490 .functor OR 1, L_0x5a24fab308d0, L_0x5a24fab680a0, C4<0>, C4<0>;
L_0x5a24fab65550 .functor OR 1, L_0x5a24fab680a0, L_0x5a24fab65210, C4<0>, C4<0>;
v0x5a24fab626e0_0 .net *"_ivl_2", 0 0, L_0x5a24fab64f90;  1 drivers
v0x5a24fab627c0_0 .net *"_ivl_3", 0 0, L_0x5a24fab650d0;  1 drivers
v0x5a24fab628a0_0 .net *"_ivl_6", 0 0, L_0x5a24fab65280;  1 drivers
v0x5a24fab62960_0 .net *"_ivl_7", 0 0, L_0x5a24fab65370;  1 drivers
    .scope S_0x5a24fab3dfa0;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5a24fab64c40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5a24fab64d30_0, 0, 16;
    %vpi_call 2 26 "$monitor", "At time %t: A = %b(%d), B = %b(%d), sum = %b(%d)", $time, v0x5a24fab64c40_0, v0x5a24fab64c40_0, v0x5a24fab64d30_0, v0x5a24fab64d30_0, v0x5a24fab64e00_0, v0x5a24fab64e00_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x5a24fab64c40_0, 0, 16;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v0x5a24fab64d30_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x5a24fab64c40_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5a24fab64d30_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v0x5a24fab64c40_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x5a24fab64d30_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 3855, 0, 16;
    %store/vec4 v0x5a24fab64c40_0, 0, 16;
    %pushi/vec4 61680, 0, 16;
    %store/vec4 v0x5a24fab64d30_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5a24fab64c40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5a24fab64d30_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x5a24fab64c40_0, 0, 16;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v0x5a24fab64d30_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "CPETA_tb.v";
    "CPETA.v";
