simVerilogNetlistFileList = '(
    (("bitslice_rv32Lib" "cmp") 
	("cds3/netlist" "cds3/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "inv") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "nor2") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "nand2") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("bitslice_rv32Lib" "stdcell_rv32Lib")
simVerilogNetlistFileCellList = '(
    ("stdcell_rv32Lib" 
	("nand2" "nor2" "inv")
    ) 
    ("bitslice_rv32Lib" 
	("cmp")
    )
)
hnlIncrementalDirectory = '"ihnl"
