# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sel_dato.srcs/sources_1/new/sel_dato.vhd" \

# Do not sort compile order
nosort
