{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695314847632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695314847632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 13:47:27 2023 " "Processing started: Thu Sep 21 13:47:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695314847632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695314847632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_01_four_bit_sum_sub_seven_seg -c lab_01_four_bit_sum_sub_seven_seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_01_four_bit_sum_sub_seven_seg -c lab_01_four_bit_sum_sub_seven_seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695314847632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695314847727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695314847727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_HEX_7SEG_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_HEX_7SEG_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch " "Found design unit 1: conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/conv_HEX_7SEG_v.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695314852889 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_HEX_7SEG_v " "Found entity 1: conv_HEX_7SEG_v" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/conv_HEX_7SEG_v.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695314852889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695314852889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_add_sub_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_add_sub_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_add_sub_b-four_bit_add_sub_b_arch " "Found design unit 1: four_bit_add_sub_b-four_bit_add_sub_b_arch" {  } { { "four_bit_add_sub_b.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_add_sub_b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695314852890 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_add_sub_b " "Found entity 1: four_bit_add_sub_b" {  } { { "four_bit_add_sub_b.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_add_sub_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695314852890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695314852890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_sum_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_sum_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_sum_seven_seg-four_bit_sum_seven_seg_arch " "Found design unit 1: four_bit_sum_seven_seg-four_bit_sum_seven_seg_arch" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_sum_seven_seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695314852890 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_sum_seven_seg " "Found entity 1: four_bit_sum_seven_seg" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_sum_seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695314852890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695314852890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_inv-four_bit_inv_arch " "Found design unit 1: four_bit_inv-four_bit_inv_arch" {  } { { "four_bit_inv.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_inv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695314852890 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_inv " "Found entity 1: four_bit_inv" {  } { { "four_bit_inv.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_inv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695314852890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695314852890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_s-arc_add " "Found design unit 1: add_s-arc_add" {  } { { "add_s.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/add_s.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695314852890 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_s " "Found entity 1: add_s" {  } { { "add_s.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/add_s.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695314852890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695314852890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_sum_seven_seg " "Elaborating entity \"four_bit_sum_seven_seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695314852919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_add_sub_b four_bit_add_sub_b:action_01 " "Elaborating entity \"four_bit_add_sub_b\" for hierarchy \"four_bit_add_sub_b:action_01\"" {  } { { "four_bit_sum_seven_seg.vhd" "action_01" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_sum_seven_seg.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695314852920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_inv four_bit_add_sub_b:action_01\|four_bit_inv:action_01 " "Elaborating entity \"four_bit_inv\" for hierarchy \"four_bit_add_sub_b:action_01\|four_bit_inv:action_01\"" {  } { { "four_bit_add_sub_b.vhd" "action_01" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_add_sub_b.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695314852920 ""}
{ "Warning" "WSGN_SEARCH_FILE" "four_bit_add.vhd 2 1 " "Using design file four_bit_add.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_add-four_bit_add_arch " "Found design unit 1: four_bit_add-four_bit_add_arch" {  } { { "four_bit_add.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695314852921 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_add " "Found entity 1: four_bit_add" {  } { { "four_bit_add.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695314852921 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1695314852921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_add four_bit_add_sub_b:action_01\|four_bit_add:action_02 " "Elaborating entity \"four_bit_add\" for hierarchy \"four_bit_add_sub_b:action_01\|four_bit_add:action_02\"" {  } { { "four_bit_add_sub_b.vhd" "action_02" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_add_sub_b.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695314852921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_s four_bit_add_sub_b:action_01\|four_bit_add:action_02\|add_s:\\gen:0:action " "Elaborating entity \"add_s\" for hierarchy \"four_bit_add_sub_b:action_01\|four_bit_add:action_02\|add_s:\\gen:0:action\"" {  } { { "four_bit_add.vhd" "\\gen:0:action" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_add.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695314852922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_HEX_7SEG_v conv_HEX_7SEG_v:action_02 " "Elaborating entity \"conv_HEX_7SEG_v\" for hierarchy \"conv_HEX_7SEG_v:action_02\"" {  } { { "four_bit_sum_seven_seg.vhd" "action_02" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_sum_seven_seg.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695314852922 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A_dec\[7\] VCC " "Pin \"A_dec\[7\]\" is stuck at VCC" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_sum_seven_seg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695314853218 "|four_bit_sum_seven_seg|A_dec[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_dec\[7\] VCC " "Pin \"B_dec\[7\]\" is stuck at VCC" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_sum_seven_seg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695314853218 "|four_bit_sum_seven_seg|B_dec[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_dec\[7\] VCC " "Pin \"S_dec\[7\]\" is stuck at VCC" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_sum_seven_seg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695314853218 "|four_bit_sum_seven_seg|S_dec[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cout_dec\[1\] GND " "Pin \"Cout_dec\[1\]\" is stuck at GND" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_sum_seven_seg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695314853218 "|four_bit_sum_seven_seg|Cout_dec[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cout_dec\[2\] GND " "Pin \"Cout_dec\[2\]\" is stuck at GND" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_sum_seven_seg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695314853218 "|four_bit_sum_seven_seg|Cout_dec[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cout_dec\[6\] VCC " "Pin \"Cout_dec\[6\]\" is stuck at VCC" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_sum_seven_seg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695314853218 "|four_bit_sum_seven_seg|Cout_dec[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cout_dec\[7\] VCC " "Pin \"Cout_dec\[7\]\" is stuck at VCC" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/revisitedd/lab_01/four_bit_sum_seven_seg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695314853218 "|four_bit_sum_seven_seg|Cout_dec[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695314853218 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695314853256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695314853481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695314853481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695314853511 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695314853511 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695314853511 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695314853511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "952 " "Peak virtual memory: 952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695314853514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 13:47:33 2023 " "Processing ended: Thu Sep 21 13:47:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695314853514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695314853514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695314853514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695314853514 ""}
