# vhdl2019
Final project for logical networks course
