<!DOCTYPE html>
<html lang="en">
  
<!-- Mirrored from www.allindianpatents.com/patents/219866-a-testing-device-and-method-for-monitoring-salicide-and-local-interconnect-process by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 05 Apr 2024 11:22:58 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=utf-8" /><!-- /Added by HTTrack -->
<head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=Edge,chrome=1">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Indian Patents. 219866:&quot;A TESTING DEVICE AND METHOD FOR MONITORING SALICIDE AND LOCAL INTERCONNECT PROCESS&quot;</title>
    <meta content="authenticity_token" name="csrf-param" />
<meta content="cYcP52B8zyTWKbLwby2YPh9z/gvY/RLjWOwY4YXkiXg=" name="csrf-token" />

    <!-- Le HTML5 shim, for IE6-8 support of HTML elements -->
    <!--[if lt IE 9]>
      <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.6.1/html5shiv.js" type="text/javascript"></script>
    <![endif]-->

    <link href="../assets/application-e80cf34975c5b1730c80b2f7170e7d26.css" media="all" rel="stylesheet" type="text/css" />

  </head>
  <body>

    <div class="navbar navbar-fluid-top">
      <div class="navbar-inner">
        <div class="container-fluid">
          <a class="btn btn-navbar" data-target=".nav-collapse" data-toggle="collapse">
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
          </a>
          <a class="brand" href="../index.html">Indian Patents</a>
          <div class="container-fluid nav-collapse">
            <ul class="nav">
              <li><a href="../recently-granted.html">Recently Granted Patents</a></li>
              <li><a href="../recently-published.html">Recently Published Patents</a></li>
            </ul>
            <form id="gform" class="navbar-search pull-right" action="https://www.google.com/search" method="get" target="_blank" onsubmit="document.getElementById('gform').q.value='site:http://www.allindianpatents.com '+document.getElementById('gform').q.value">
                <input type="text" name="q" id="q" class="search-query" placeholder="Search" onclick="this.value=''" autocomplete="off">
            </form>
          </div><!--/.nav-collapse -->
        </div>
      </div>
    </div>

    <div class="container-fluid">
      <div class="row-fluid">
        <div class="span12">

          <style>
          .allindianpatents-top { width: 320px; height: 50px; }
          @media(min-width: 500px) { .allindianpatents-top { width: 468px; height: 60px; } }
          @media(min-width: 800px) { .allindianpatents-top { width: 728px; height: 90px; } }
          </style>
          <center>
          </center>
          
          <div class="row-fluid">
	<div class="span8">

		<table class="table">
			<tr>
				<th>Title of Invention</th>
				<td><h1 style="font-size:large;">&quot;A TESTING DEVICE AND METHOD FOR MONITORING SALICIDE AND LOCAL INTERCONNECT PROCESS&quot;</h1></td>
			</tr>
			<tr>
				<th>Abstract</th>
				<td>A testing device for monitoring salicide and local interconnect process comprising a plurality of transistor (T) provided in a plurality of rows (R) and columns (C) in order to form a matrix of transistors, the transistors are connected with each other to select each transistor by choosing a particular row and a particular column, the gate and drain of said transistor being shorted by TiN local interconnect.</td>
			</tr>
		</table>

					<style>
					.allindianpatents-post-abstract { width: 320px; height: 50px; }
					@media(min-width: 880px) { .allindianpatents-post-abstract { width: 468px; height: 60px; } }
					@media(min-width: 1267px) { .allindianpatents-post-abstract { width: 728px; height: 90px; } }
					</style>
					<center>
					<script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
					<!-- AllIndianPatents-post-abstract -->
					<ins class="adsbygoogle allindianpatents-post-abstract"
					     style="display:inline-block"
					     data-ad-client="ca-pub-7914358224572760"
					     data-ad-slot="9152759240"></ins>
					<script>
					(adsbygoogle = window.adsbygoogle || []).push({});
					</script>					
					</center>

		<table class="table">
			<tr>
				<th>Full Text</th>
				<td>This invention relates to a test structure for monitoring SALICIDE and local interconnect processes during development and production phases.<br>
One o-f the major problems in a VLSI fabrication process is to identify the nature o-f faults associated with the technology and their exact, location. Faults result in yield degradation end their understanding is required so that the factors causing yield deqradation can be identified. The occurrence of faults need to be manitored and analysed in greater details when entirely new features art? introduced in the technology. Since the understanding of new features are Generally minimal, care-fully thought out structures should be incorporated in the test. chip and to be monitored during the development and production phases.<br>
Monitoring of- SALICIDE process is done by measuring parameters such as sheet resistivity, contact resistance. diode leakages etc. Transistor characteristic can also sometime re-fleet the problem such as short between various silicided regions. The structures used for measurement of sheet resistivity, contact resistance and diode leakage have been shown in<br>
Fig. 1. Fig 2 also be monitored by measuring sheet resistivity, contact resistance and diode leakage using approximate structures.<br>
However, these structures cannot monitor occasional short between source (or drain) to gate due to SALICIDE process. Moreover, reliability of TiN local interconnect layer also cannot be monitored by individual structures described above. It is also not possible to pinpoint the exact fault location for a unreliable SALICIDE or local interconnect process.<br>
An object of this invention is to propose a structure for monitoring the SALICIDE and local interconnect processes during development an production phases.<br>
Another object of this invention is to propose a structure which can be used to generate date base for transistor parameters to establish the reliability of SALICIDE and TiN local interconnect technologies.<br>
According to this invention there is provided a testing device for monitoring salicide and local interconnect process comprising a plurality of transistor (T) provided in a plurality of rows (R) and columns (C) in order to form a matrix of transistors, the transistors are connected with each other to select each transistor by choosing a particular row and a particular column, the gate and drain of said transistor being shorted by TiN local interconnect.<br>
Further according to this invention there is provided a method for monitoring salicide and local interconnect process using the testing device comprising testing the isolation of all the rows (R) and columns (C) for shorts, repeating the testing step for entire matrix, accessing each transistor (T) by selecting corresponding row and column line and then measuring the current between gate of source for each transistor array, subjecting said transistors the step of testing to pass or fail a particular transistor by using a software program to find out the leakage value whether it falls within the pass criteria or not.<br>
In accordance with this invention, a matrix of a plurality of transistors is prepared by providing a number of transistors arranged in a number of rows and by providing a number of columns so as to form a matrix such that each transistor can be selected by choosing a particular row and a particular line. The gate and drain of the transistors are shorted by in local interconnect.<br>
Further in accordance with the process of this invention the monitoring of SAL1CIDE and local interconnect process during the development and production base; comprises in testing the isolation of all the rows and columns for short. The step of testing isolation is repeated for the entire matrix. Then each transistor is accessed by selecting corresponding row and column line. Leakage- correct between gate of source is measured for each transistor in the array and software program is used to past or fail the particular transistor depending upon whether the leakage value falls within the pass criteria or not..<br>
A test structure for monitoring local interconnect process and a process of monitoring SALIC IDE and local interconnect process according to a preferred embodiment is herein described and illustrated where in: --<br>
Fig.1<a> &amp; <b> to<br>
Fig.3<e>      shows the test structure* known  in<br>
the art. prior art.<br>
Fig ,4        shows  the  schematic  view  of  the   test structure of the present, invention.<br>
Referring  to the drawings particularly Fig.4  the test, structure of the present, invention has a  plurality<br>
of transistors T provided in a rows P. and a plurality of transistors T provided in a columns 0 in order to farm a matrix o-f transistors T. For example the-transistors T are arranged in 9 rows, and 11 columns as shown in Fig.4. Then interconnections have been provided in such a way that each transistor can be selected by choosing a particular row and a particular column line. Six rows, and eleven columns,, ie. 66 transistors in total can be dedicated to only SAL1CIDE process. Other transistors in 5 rows and 11 columns, ie. 53 in total are use to monitor local interconnect process. Gate and drain of transistors are shorted by TiN local interconnect. The later set of transistors have both SAL 1C IDE and local interconnect. Test procedure consists o-f two steps. First, the isolation of all the rows and columns are tested for shorts and this test is repeated for the entire matrix. Then each transistor is accessed by selecting corresponding row and column line. Leakage current between gate to source is measured for each transistor in the array and a software program is used to pass or fail a particular transistor depending upon whether the leakage value fells within the pass criteria or not. According to the other embodiments several combination of process splits can be used to monitor each technology. For example, same? wafer runs can have? split such that, some wafers are process ith SALICIDE and others without it. Similarly, SALICIDE and local interconnect processes can be done simultaneously on the same wafer and compared. Therefore, this method can be use very successful1 y to isolate the failure. Tab lee 1 and 2 show part of &amp; typical map date printout of the special test structure. For a good die, leakage value has to be within ( â€”) 1008PA and  1000PA. If the leakage values lie outside this limit, then the die will be considered as failed. Tables I &amp; 2 corresponds to two wafers fabricated with different process parameters. In Table 1, all data lie within specifications indicating no shorts between gate to source. In Table 2, site 4 shows leakage correct of more than .1 uA indicating diode leakage or silicide short. Subsequent 1 y further analysis; was done a* per procedure described above. It was found that. 4 transistor in that array have diode leakage more than the specifications.<br>
TABLE 1<br>
(Table Removed)<br>
TABLE 2<br><br>
(Table Removed)<br><br><br><br><br><br><br>
WE CLAIM;<br>
1. A testing device for monitoring salicide and local interconnect process comprising a plurality of transistor (T) provided in a plurality of rows (R) and columns (C) in order to form a matrix of transistors, the transistors are connected with each other to select each transistor by choosing a particular row and a particular column, the gate and drain of said transistor being shorted by TiN local interconnect.<br>
2.	A method for monitoring salicide and. local interconnect process<br>
using the testing device as claimed in claim 1 comprising <br>
testlng the isolation of all the<br><br>
rows (R) and columns (C) for shorts, repeating the testing step for entire matrix, accessing each transistor (T) by selecting corresponding row and column line and then measuring the current between gate of source for each transistor array, subjecting said transistors the step of testing to pass or fail a particular transistor by using a software program to find out the leakage value whether it falls within the pass criteria or not.<br>
3.	A testing device for monitoring salicide and local interconnect<br>
process substantially as herein described and illustrated.<br>
4.       A method for monitoring salicide and local interconnect process substantially as herein described and illustrated.<br></e></b></a></td>
			</tr>
		</table>	
		<br>
		<h3>Documents:</h3>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg1MC1kZWwtMTk5Ny1hYnN0cmFjdC5wZGY=" target="_blank" style="word-wrap:break-word;">1850-del-1997-abstract.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg1MC1kZWwtMTk5Ny1jbGFpbXMucGRm" target="_blank" style="word-wrap:break-word;">1850-del-1997-claims.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg1MC1kZWwtMTk5Ny1jb3JyZXNwb25kZW5jZS1vdGhlcnMucGRm" target="_blank" style="word-wrap:break-word;">1850-del-1997-correspondence-others.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg1MC1kZWwtMTk5Ny1jb3JyZXNwb25kZW5jZS1wby5wZGY=" target="_blank" style="word-wrap:break-word;">1850-del-1997-correspondence-po.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg1MC1kZWwtMTk5Ny1kZXNjcmlwdGlvbiAoY29tcGxldGUpLnBkZg==" target="_blank" style="word-wrap:break-word;">1850-del-1997-description (complete).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg1MC1kZWwtMTk5Ny1kcmF3aW5ncy5wZGY=" target="_blank" style="word-wrap:break-word;">1850-del-1997-drawings.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg1MC1kZWwtMTk5Ny1mb3JtLTEucGRm" target="_blank" style="word-wrap:break-word;">1850-del-1997-form-1.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg1MC1kZWwtMTk5Ny1mb3JtLTE5LnBkZg==" target="_blank" style="word-wrap:break-word;">1850-del-1997-form-19.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg1MC1kZWwtMTk5Ny1mb3JtLTIucGRm" target="_blank" style="word-wrap:break-word;">1850-del-1997-form-2.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg1MC1kZWwtMTk5Ny1mb3JtLTQucGRm" target="_blank" style="word-wrap:break-word;">1850-del-1997-form-4.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg1MC1kZWwtMTk5Ny1mb3JtLTUucGRm" target="_blank" style="word-wrap:break-word;">1850-del-1997-form-5.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg1MC1kZWwtMTk5Ny1mb3JtLTYucGRm" target="_blank" style="word-wrap:break-word;">1850-del-1997-form-6.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg1MC1kZWwtMTk5Ny1ncGEucGRm" target="_blank" style="word-wrap:break-word;">1850-del-1997-gpa.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg1MC1kZWwtMTk5Ny1wZXRpdGlvbi0xMzgucGRm" target="_blank" style="word-wrap:break-word;">1850-del-1997-petition-138.pdf</a></p>
		<br>
		<div class="pull-left">
			<a href="219865-a-process-for-production-of-optical-quality-high-purity-precipitated-calcium-carbonate.html">&laquo; Previous Patent</a>
		</div>
		<div class="pull-right">
			<a href="219867-apparatus-for-performing-controlled-ultrafiltration-during-hemodialysis.html">Next Patent &raquo;</a>
		</div>			
	</div><!-- /span8 -->
	<div class="span4">
		<div class="well infobox">
			<table class="table table-condensed">
				<tr>
					<th>Patent Number</th>
					<td>219866</td>
				</tr>
				<tr>
					<th>Indian Patent Application Number</th>
					<td>1850/DEL/1997</td>
				</tr>
				<tr>
					<th>PG Journal Number</th>
					<td>28/2008</td>
				</tr>
				<tr>
					<th>Publication Date</th>
					<td>11-Jul-2008</td>
				</tr>
				<tr>
					<th>Grant Date</th>
					<td>13-May-2008</td>
				</tr>
				<tr>
					<th>Date of Filing</th>
					<td>02-Jul-1997</td>
				</tr>
				<tr>
					<th>Name of Patentee</th>
					<td>THE SECRETARY, DEPARTMENT OF ELECTRONICS.</td>
				</tr>
				<tr>
					<th>Applicant Address</th>
					<td>6 CGO COMPLEX, NEW DELHI 110 003, INDIA.</td>
				</tr>
				<tr>
					<td colspan=2>
								<h5>Inventors:</h5>
								<table class="table">
									<tr>
										<th>#</th>
										<th>Inventor's Name</th>
										<th>Inventor's Address</th>
									</tr>

										<tr>
											<td>1</td>
											<td>DR J N ROY</td>
											<td></td>
										</tr>
								</table>
					</td>
				</tr>
				<tr>
					<th>PCT International Classification Number</th>
					<td>H01L 21/70</td>
				</tr>
				<tr>
					<th>PCT International Application Number</th>
					<td>N/A</td>
				</tr>
				<tr>
					<th>PCT International Filing date</th>
					<td></td>
				</tr>
				<tr>
					<td colspan=2>
						<h5>PCT Conventions:</h5>
						<table class="table">
							<tr>
								<th>#</th>
								<th>PCT Application Number</th>
								<th>Date of Convention</th>
								<th>Priority Country</th>
							</tr>

								<tr>
									<td>1</td>
									<td></td>
									<td></td>
								    <td>NA</td>
								</tr>

						</table>
					</td>
				</tr>
			</table>
		</div><!-- /well -->
	</div><!-- /span4 -->
</div><!-- /row-fluid -->

        </div>

      </div><!--/row-->

      <footer class="footer">

        <style>
        .allindianpatents-footer { width: 320px; height: 50px; }
        @media(min-width: 500px) { .allindianpatents-footer { width: 468px; height: 60px; } }
        @media(min-width: 800px) { .allindianpatents-footer { width: 728px; height: 90px; } }
        </style>
        <center>
        </center>

        <p>&copy; All Indian Patents, 2013-2021.</p>
        <p>Patent data available in the public domain from Indian Patents Office, Department of Industrial Policy and Promotions, Ministry of Commerce and Industry, Government of India.</p>
      </footer>

    </div> <!-- /container -->

    <!-- Javascripts
    ================================================== -->
    <!-- Placed at the end of the document so the pages load faster -->
    <script src="../assets/application-95f297ff0d8d2015987f04b30593c800.js" type="text/javascript"></script>

    <!-- Start of StatCounter Code for Default Guide -->
    <script type="text/javascript">
    var sc_project=8902313; 
    var sc_invisible=1; 
    var sc_security="3c1f8147"; 
    var scJsHost = (("https:" == document.location.protocol) ?
    "https://secure." : "http://www.");
    document.write("<sc"+"ript type='text/javascript' src='" +
    scJsHost+
    "statcounter.com/counter/counter.js'></"+"script>");
    </script>
    <noscript><div class="statcounter"><a title="web stats"
    href="http://statcounter.com/free-web-stats/"
    target="_blank"><img class="statcounter"
    src="http://c.statcounter.com/8902313/0/3c1f8147/1/"
    alt="web stats"></a></div></noscript>
    <!-- End of StatCounter Code for Default Guide -->

    <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','http://www.google-analytics.com/analytics.js','ga');

      ga('create', 'UA-244143-31', 'allindianpatents.com');
      ga('send', 'pageview');

    </script>

  </body>

<!-- Mirrored from www.allindianpatents.com/patents/219866-a-testing-device-and-method-for-monitoring-salicide-and-local-interconnect-process by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 05 Apr 2024 11:22:59 GMT -->
</html>
