v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 42000 48000 1 0 0 DL_2_And-1.sym
{
T 42000 50600 5 10 0 0 0 0 1
device=Diode_Logic_2_input_AND
T 42000 50400 5 10 0 0 0 0 1
footprint=sip_4
T 43300 49600 5 10 1 1 0 0 1
refdes=A0
}
C 42000 45000 1 0 0 DL_2_And-1.sym
{
T 42000 47600 5 10 0 0 0 0 1
device=Diode_Logic_2_input_AND
T 42000 47400 5 10 0 0 0 0 1
footprint=sip_4
T 43300 46600 5 10 1 1 0 0 1
refdes=A4
}
C 42000 42000 1 0 0 DL_2_And-1.sym
{
T 42000 44600 5 10 0 0 0 0 1
device=Diode_Logic_2_input_AND
T 42000 44400 5 10 0 0 0 0 1
footprint=sip_4
T 43300 43600 5 10 1 1 0 0 1
refdes=A8
}
C 47000 48000 1 0 0 DL_2_And-1.sym
{
T 47000 50600 5 10 0 0 0 0 1
device=Diode_Logic_2_input_AND
T 47000 50400 5 10 0 0 0 0 1
footprint=sip_4
T 48300 49600 5 10 1 1 0 0 1
refdes=A1
}
C 47000 45000 1 0 0 DL_2_And-1.sym
{
T 47000 47600 5 10 0 0 0 0 1
device=Diode_Logic_2_input_AND
T 47000 47400 5 10 0 0 0 0 1
footprint=sip_4
T 48300 46600 5 10 1 1 0 0 1
refdes=A5
}
C 47000 42000 1 0 0 DL_2_And-1.sym
{
T 47000 44600 5 10 0 0 0 0 1
device=Diode_Logic_2_input_AND
T 47000 44400 5 10 0 0 0 0 1
footprint=sip_4
T 48300 43600 5 10 1 1 0 0 1
refdes=A6
}
C 52000 48000 1 0 0 DL_2_And-1.sym
{
T 52000 50600 5 10 0 0 0 0 1
device=Diode_Logic_2_input_AND
T 52000 50400 5 10 0 0 0 0 1
footprint=sip_4
T 53300 49600 5 10 1 1 0 0 1
refdes=A2
}
C 52000 45000 1 0 0 DL_2_And-1.sym
{
T 52000 47600 5 10 0 0 0 0 1
device=Diode_Logic_2_input_AND
T 52000 47400 5 10 0 0 0 0 1
footprint=sip_4
T 53300 46600 5 10 1 1 0 0 1
refdes=A3
}
C 52000 42000 1 0 0 DL_2_And-1.sym
{
T 52000 44600 5 10 0 0 0 0 1
device=Diode_Logic_2_input_AND
T 52000 44400 5 10 0 0 0 0 1
footprint=sip_4
T 53300 43600 5 10 1 1 0 0 1
refdes=A7
}
C 44000 48000 1 0 0 npn-3.sym
{
T 44900 48500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 44900 48500 5 10 1 1 0 0 1
refdes=Q0
T 44500 48600 5 10 0 1 0 0 1
footprint=to92_80
}
C 49000 48000 1 0 0 npn-3.sym
{
T 49900 48500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 49900 48500 5 10 1 1 0 0 1
refdes=Q1
T 49600 48500 5 10 0 1 0 0 1
footprint=to92_80
}
C 54000 48000 1 0 0 npn-3.sym
{
T 54900 48500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 54900 48500 5 10 1 1 0 0 1
refdes=Q2
T 54500 48500 5 10 0 1 0 0 1
footprint=to92_80
}
C 44000 45000 1 0 0 npn-3.sym
{
T 44900 45500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 44900 45500 5 10 1 1 0 0 1
refdes=Q4
T 44500 45500 5 10 0 1 0 0 1
footprint=to92_80
}
C 49000 45000 1 0 0 npn-3.sym
{
T 49900 45500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 49900 45500 5 10 1 1 0 0 1
refdes=Q5
T 49500 45700 5 10 0 1 0 0 1
footprint=to92_80
}
C 54000 45000 1 0 0 npn-3.sym
{
T 54900 45500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 54900 45500 5 10 1 1 0 0 1
refdes=Q3
T 54700 45700 5 10 0 1 0 0 1
footprint=to92_80
}
C 44000 42000 1 0 0 npn-3.sym
{
T 44900 42500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 44900 42500 5 10 1 1 0 0 1
refdes=Q8
T 44600 42500 5 10 0 1 0 0 1
footprint=to92_80
}
C 49000 42000 1 0 0 npn-3.sym
{
T 49900 42500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 49900 42500 5 10 1 1 0 0 1
refdes=Q6
T 49500 42500 5 10 0 1 0 0 1
footprint=to92_80
}
C 54000 42000 1 0 0 npn-3.sym
{
T 54900 42500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 54900 42500 5 10 1 1 0 0 1
refdes=Q7
T 54700 42700 5 10 0 1 0 0 1
footprint=to92_80
}
C 44500 41700 1 0 0 gnd-1.sym
C 49500 41700 1 0 0 gnd-1.sym
C 54500 41700 1 0 0 gnd-1.sym
C 54500 44700 1 0 0 gnd-1.sym
C 54500 47700 1 0 0 gnd-1.sym
C 49500 47700 1 0 0 gnd-1.sym
C 49500 44700 1 0 0 gnd-1.sym
C 44500 44700 1 0 0 gnd-1.sym
C 44500 47700 1 0 0 gnd-1.sym
C 42800 50000 1 0 0 vcc-1.sym
C 47800 50000 1 0 0 vcc-1.sym
C 52800 50000 1 0 0 vcc-1.sym
C 42800 47000 1 0 0 vcc-1.sym
C 47800 47000 1 0 0 vcc-1.sym
C 52800 47000 1 0 0 vcc-1.sym
C 42800 44000 1 0 0 vcc-1.sym
C 47800 44000 1 0 0 vcc-1.sym
C 52800 44000 1 0 0 vcc-1.sym
C 40900 48900 1 0 0 in-1.sym
{
T 40900 49200 5 10 0 0 0 0 1
device=INPUT
T 40900 49200 5 10 1 1 0 0 1
refdes=Din0
}
C 40900 48400 1 0 0 in-1.sym
{
T 40900 48700 5 10 0 0 0 0 1
device=INPUT
T 40900 48700 5 10 1 1 0 0 1
refdes=EnA
}
C 40900 45900 1 0 0 in-1.sym
{
T 40900 46200 5 10 0 0 0 0 1
device=INPUT
T 40900 46200 5 10 1 1 0 0 1
refdes=Din4
}
C 40900 42900 1 0 0 in-1.sym
{
T 40900 43200 5 10 0 0 0 0 1
device=INPUT
T 40900 43200 5 10 1 1 0 0 1
refdes=Din8
}
C 45900 48900 1 0 0 in-1.sym
{
T 45900 49200 5 10 0 0 0 0 1
device=INPUT
T 45900 49200 5 10 1 1 0 0 1
refdes=Din1
}
C 45900 45900 1 0 0 in-1.sym
{
T 45900 46200 5 10 0 0 0 0 1
device=INPUT
T 45900 46200 5 10 1 1 0 0 1
refdes=Din5
}
C 45900 42900 1 0 0 in-1.sym
{
T 45900 43200 5 10 0 0 0 0 1
device=INPUT
T 45900 43200 5 10 1 1 0 0 1
refdes=Din6
}
C 50900 48900 1 0 0 in-1.sym
{
T 50900 49200 5 10 0 0 0 0 1
device=INPUT
T 50900 49200 5 10 1 1 0 0 1
refdes=Din2
}
C 50900 45900 1 0 0 in-1.sym
{
T 50900 46200 5 10 0 0 0 0 1
device=INPUT
T 50900 46200 5 10 1 1 0 0 1
refdes=Din3
}
C 50900 42900 1 0 0 in-1.sym
{
T 50900 43200 5 10 0 0 0 0 1
device=INPUT
T 50900 43200 5 10 1 1 0 0 1
refdes=Din7
}
C 40900 45400 1 0 0 in-1.sym
{
T 40900 45700 5 10 0 0 0 0 1
device=INPUT
T 40900 45700 5 10 1 1 0 0 1
refdes=EnB
}
C 40900 42400 1 0 0 in-1.sym
{
T 40900 42700 5 10 0 0 0 0 1
device=INPUT
T 40900 42700 5 10 1 1 0 0 1
refdes=En8
}
C 44600 48900 1 0 0 out-1.sym
{
T 44600 49200 5 10 0 0 0 0 1
device=OUTPUT
T 44600 49200 5 10 1 1 0 0 1
refdes=\_Dout0\_
}
C 44600 45900 1 0 0 out-1.sym
{
T 44600 46200 5 10 0 0 0 0 1
device=OUTPUT
T 44600 46200 5 10 1 1 0 0 1
refdes=\_Dout4\_
}
C 44600 42900 1 0 0 out-1.sym
{
T 44600 43200 5 10 0 0 0 0 1
device=OUTPUT
T 44600 43200 5 10 1 1 0 0 1
refdes=\_Dout8\_
}
C 49600 48900 1 0 0 out-1.sym
{
T 49600 49200 5 10 0 0 0 0 1
device=OUTPUT
T 49600 49200 5 10 1 1 0 0 1
refdes=\_Dout1\_
}
C 49600 45900 1 0 0 out-1.sym
{
T 49600 46200 5 10 0 0 0 0 1
device=OUTPUT
T 49600 46200 5 10 1 1 0 0 1
refdes=\_Dout5\_
}
C 49600 42900 1 0 0 out-1.sym
{
T 49600 43200 5 10 0 0 0 0 1
device=OUTPUT
T 49600 43200 5 10 1 1 0 0 1
refdes=\_Dout6\_
}
C 54600 48900 1 0 0 out-1.sym
{
T 54600 49200 5 10 0 0 0 0 1
device=OUTPUT
T 54600 49200 5 10 1 1 0 0 1
refdes=\_Dout2\_
}
C 54600 45900 1 0 0 out-1.sym
{
T 54600 46200 5 10 0 0 0 0 1
device=OUTPUT
T 54600 46200 5 10 1 1 0 0 1
refdes=\_Dout3\_
}
C 54600 42900 1 0 0 out-1.sym
{
T 54600 43200 5 10 0 0 0 0 1
device=OUTPUT
T 54600 43200 5 10 1 1 0 0 1
refdes=\_Dout7\_
}
N 41500 49000 42000 49000 4
N 41500 48500 42000 48500 4
N 41500 46000 42000 46000 4
N 41500 45500 42000 45500 4
N 41500 43000 42000 43000 4
N 41500 42500 42000 42500 4
N 46500 49000 47000 49000 4
N 51500 49000 52000 49000 4
N 46500 46000 47000 46000 4
N 46500 43000 47000 43000 4
N 51500 46000 52000 46000 4
N 51500 43000 52000 43000 4
N 41800 48500 41800 47500 4
N 41800 47500 51800 47500 4
N 46800 47500 46800 48500 4
N 46800 48500 47000 48500 4
N 51800 45500 51800 48500 4
N 51800 48500 52000 48500 4
N 51800 45500 52000 45500 4
N 41800 45500 41800 44500 4
N 41800 44500 46800 44500 4
N 46800 42500 46800 45500 4
N 46800 45500 47000 45500 4
N 46800 42500 47000 42500 4
N 46800 44500 51800 44500 4
N 51800 42500 51800 44500 4
N 51800 42500 52000 42500 4
T 50500 40900 9 20 1 0 0 0 1
9 Bit Open-Collector Buffer
T 54000 40100 9 10 1 0 0 0 1
Robert Edwards, ANU, Sept. 2012
T 54000 40400 9 10 1 0 0 0 1
1
T 50500 40100 9 10 1 0 0 0 1
1
T 52100 40100 9 10 1 0 0 0 1
1
T 50200 40400 9 10 1 0 0 0 1
9_bit_oc_buffer.sch
