// Seed: 4292609248
module module_0 ();
  assign module_1.id_1 = 0;
  logic id_1;
  ;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4
);
  tri0 [1 : -1] id_6, id_7;
  assign id_6 = id_3;
  parameter real id_8 = 1;
  always_latch id_0 <= -1;
  tri1 id_9, id_10;
  assign id_6  = 1;
  assign id_10 = id_2 && -1'b0;
  parameter id_11 = id_8.sum;
  wire [1 : 1] id_12;
  module_0 modCall_1 ();
  assign id_0 = 1;
endmodule
