$comment
	File created using the following command:
		vcd file TEI_GRUPO17.msim.vcd -direction
$end
$date
	Thu Jul 24 19:06:32 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module comparador_12bits_vlg_vec_tst $end
$var reg 12 ! A [11:0] $end
$var reg 12 " B [11:0] $end
$var wire 1 # AeqB $end
$var wire 1 $ AmayB $end
$var wire 1 % AmenB $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - AmayB~output_o $end
$var wire 1 . AeqB~output_o $end
$var wire 1 / AmenB~output_o $end
$var wire 1 0 B[8]~input_o $end
$var wire 1 1 B[9]~input_o $end
$var wire 1 2 A[9]~input_o $end
$var wire 1 3 A[8]~input_o $end
$var wire 1 4 inst11|inst4~9_combout $end
$var wire 1 5 inst11|inst10~1_combout $end
$var wire 1 6 A[11]~input_o $end
$var wire 1 7 A[10]~input_o $end
$var wire 1 8 B[11]~input_o $end
$var wire 1 9 B[10]~input_o $end
$var wire 1 : inst11|inst10~0_combout $end
$var wire 1 ; A[6]~input_o $end
$var wire 1 < B[6]~input_o $end
$var wire 1 = A[7]~input_o $end
$var wire 1 > B[7]~input_o $end
$var wire 1 ? inst11|inst4~10_combout $end
$var wire 1 @ inst11|inst4~11_combout $end
$var wire 1 A A[5]~input_o $end
$var wire 1 B A[4]~input_o $end
$var wire 1 C B[5]~input_o $end
$var wire 1 D B[4]~input_o $end
$var wire 1 E inst11|inst4~3_combout $end
$var wire 1 F A[3]~input_o $end
$var wire 1 G B[3]~input_o $end
$var wire 1 H inst11|inst3~0_combout $end
$var wire 1 I inst11|inst4~2_combout $end
$var wire 1 J inst11|inst4~4_combout $end
$var wire 1 K inst11|inst4~0_combout $end
$var wire 1 L inst11|inst4~1_combout $end
$var wire 1 M A[0]~input_o $end
$var wire 1 N B[1]~input_o $end
$var wire 1 O A[2]~input_o $end
$var wire 1 P A[1]~input_o $end
$var wire 1 Q B[2]~input_o $end
$var wire 1 R inst11|inst4~5_combout $end
$var wire 1 S B[0]~input_o $end
$var wire 1 T inst11|inst3~1_combout $end
$var wire 1 U inst11|inst4~6_combout $end
$var wire 1 V inst11|inst4~7_combout $end
$var wire 1 W inst11|inst4~8_combout $end
$var wire 1 X inst11|inst4~12_combout $end
$var wire 1 Y inst|inst2~combout $end
$var wire 1 Z inst11|inst3~combout $end
$var wire 1 [ inst11|inst10~7_combout $end
$var wire 1 \ inst11|inst10~9_combout $end
$var wire 1 ] inst11|inst10~8_combout $end
$var wire 1 ^ inst11|inst10~10_combout $end
$var wire 1 _ inst11|inst10~4_combout $end
$var wire 1 ` inst11|inst10~5_combout $end
$var wire 1 a inst11|inst10~2_combout $end
$var wire 1 b inst11|inst10~3_combout $end
$var wire 1 c inst11|inst10~6_combout $end
$var wire 1 d inst11|inst10~11_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b100000000000 "
0#
0$
1%
x&
0'
1(
x)
1*
1+
1,
0-
0.
1/
00
01
02
03
04
15
06
07
18
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
1E
0F
0G
1H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
1T
0U
0V
0W
0X
0Y
1Z
1[
0\
0]
0^
0_
0`
0a
0b
0c
1d
$end
#1000000
