$date
	Fri Feb 23 16:24:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_xnor_tb $end
$var wire 1 ! b $end
$var reg 1 " a1 $end
$var reg 1 # a2 $end
$upscope $end
$scope module test_xor $end
$var wire 1 $ a1 $end
$var wire 1 % a2 $end
$var wire 1 & b $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z&
z%
z$
0#
0"
1!
$end
#3
0!
1"
#4
1!
0"
#6
0!
1#
#10
1!
1"
#13
0!
0#
#14
1!
1#
#100
