

================================================================
== Vitis HLS Report for 'FFT_Stage2_vectorstreamIn_arrayOut_parametize'
================================================================
* Date:           Wed Apr  2 21:41:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.566 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       37|       37|  0.148 us|  0.148 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_Stage2  |       35|       35|         5|          1|          1|    32|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       17|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|     2352|     5696|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      568|     -|
|Register             |        -|      -|     1576|        8|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     3928|     6289|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2470|   3588|  1680448|   840224|   637|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     9882|  14352|  6721792|  3360896|  2549|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+
    |             Instance             |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_no_dsp_1_U25  |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U26  |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U29  |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U32  |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U33  |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U34  |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U37  |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U40  |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U27  |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U28  |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U30  |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U31  |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U35  |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U36  |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U38  |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U39  |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                             |                              |        0|   0| 2352| 5696|    0|
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |m_fu_592_p2                       |         +|   0|  0|   9|           9|           4|
    |ap_condition_324                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  17|          13|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   8|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   8|          2|    1|          2|
    |ap_sig_allocacmp_m93_load         |  16|          2|    9|         18|
    |data_s1_stream_vector_blk_n       |   8|          2|    1|          2|
    |grp_fu_504_p2                     |  32|          2|   32|         64|
    |grp_fu_509_p2                     |  32|          2|   32|         64|
    |grp_fu_514_p2                     |  32|          2|   32|         64|
    |grp_fu_519_p2                     |  32|          2|   32|         64|
    |grp_fu_524_p2                     |  32|          2|   32|         64|
    |grp_fu_529_p2                     |  32|          2|   32|         64|
    |grp_fu_534_p2                     |  32|          2|   32|         64|
    |grp_fu_539_p2                     |  32|          2|   32|         64|
    |grp_fu_544_p2                     |  32|          2|   32|         64|
    |grp_fu_549_p2                     |  32|          2|   32|         64|
    |grp_fu_554_p2                     |  32|          2|   32|         64|
    |grp_fu_559_p2                     |  32|          2|   32|         64|
    |grp_fu_564_p2                     |  32|          2|   32|         64|
    |grp_fu_569_p2                     |  32|          2|   32|         64|
    |grp_fu_574_p2                     |  32|          2|   32|         64|
    |grp_fu_579_p2                     |  32|          2|   32|         64|
    |m93_fu_222                        |  16|          2|    9|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 568|         42|  533|       1066|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |grp_fu_504_ce                     |   1|   0|    1|          0|
    |grp_fu_504_p0                     |  32|   0|   32|          0|
    |grp_fu_504_p1                     |  32|   0|   32|          0|
    |grp_fu_509_ce                     |   1|   0|    1|          0|
    |grp_fu_509_p0                     |  32|   0|   32|          0|
    |grp_fu_509_p1                     |  32|   0|   32|          0|
    |grp_fu_514_ce                     |   1|   0|    1|          0|
    |grp_fu_514_p0                     |  32|   0|   32|          0|
    |grp_fu_514_p1                     |  32|   0|   32|          0|
    |grp_fu_519_ce                     |   1|   0|    1|          0|
    |grp_fu_519_p0                     |  32|   0|   32|          0|
    |grp_fu_519_p1                     |  32|   0|   32|          0|
    |grp_fu_524_ce                     |   1|   0|    1|          0|
    |grp_fu_524_p0                     |  32|   0|   32|          0|
    |grp_fu_524_p1                     |  32|   0|   32|          0|
    |grp_fu_529_ce                     |   1|   0|    1|          0|
    |grp_fu_529_p0                     |  32|   0|   32|          0|
    |grp_fu_529_p1                     |  32|   0|   32|          0|
    |grp_fu_534_ce                     |   1|   0|    1|          0|
    |grp_fu_534_p0                     |  32|   0|   32|          0|
    |grp_fu_534_p1                     |  32|   0|   32|          0|
    |grp_fu_539_ce                     |   1|   0|    1|          0|
    |grp_fu_539_p0                     |  32|   0|   32|          0|
    |grp_fu_539_p1                     |  32|   0|   32|          0|
    |grp_fu_544_ce                     |   1|   0|    1|          0|
    |grp_fu_544_p0                     |  32|   0|   32|          0|
    |grp_fu_544_p1                     |  32|   0|   32|          0|
    |grp_fu_549_ce                     |   1|   0|    1|          0|
    |grp_fu_549_p0                     |  32|   0|   32|          0|
    |grp_fu_549_p1                     |  32|   0|   32|          0|
    |grp_fu_554_ce                     |   1|   0|    1|          0|
    |grp_fu_554_p0                     |  32|   0|   32|          0|
    |grp_fu_554_p1                     |  32|   0|   32|          0|
    |grp_fu_559_ce                     |   1|   0|    1|          0|
    |grp_fu_559_p0                     |  32|   0|   32|          0|
    |grp_fu_559_p1                     |  32|   0|   32|          0|
    |grp_fu_564_ce                     |   1|   0|    1|          0|
    |grp_fu_564_p0                     |  32|   0|   32|          0|
    |grp_fu_564_p1                     |  32|   0|   32|          0|
    |grp_fu_569_ce                     |   1|   0|    1|          0|
    |grp_fu_569_p0                     |  32|   0|   32|          0|
    |grp_fu_569_p1                     |  32|   0|   32|          0|
    |grp_fu_574_ce                     |   1|   0|    1|          0|
    |grp_fu_574_p0                     |  32|   0|   32|          0|
    |grp_fu_574_p1                     |  32|   0|   32|          0|
    |grp_fu_579_ce                     |   1|   0|    1|          0|
    |grp_fu_579_p0                     |  32|   0|   32|          0|
    |grp_fu_579_p1                     |  32|   0|   32|          0|
    |lshr_ln_reg_1123                  |   5|   0|    5|          0|
    |m93_fu_222                        |   9|   0|    9|          0|
    |pre_grp_fu_504_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_509_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_514_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_519_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_524_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_529_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_534_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_539_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_544_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_549_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_554_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_559_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_564_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_569_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_574_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_579_p2_reg             |  32|   0|   32|          0|
    |lshr_ln_reg_1123                  |   0|   8|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1576|   8| 1581|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------------------------+--------------+
|                                                            RTL Ports                                                            | Dir | Bits|  Protocol  |                                                      Source Object                                                     |    C Type    |
+---------------------------------------------------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                                                           |   in|    1|  ap_ctrl_hs|                                                                           FFT_Stage2_vectorstreamIn_arrayOut_parametize|  return value|
|ap_rst                                                                                                                           |   in|    1|  ap_ctrl_hs|                                                                           FFT_Stage2_vectorstreamIn_arrayOut_parametize|  return value|
|ap_start                                                                                                                         |   in|    1|  ap_ctrl_hs|                                                                           FFT_Stage2_vectorstreamIn_arrayOut_parametize|  return value|
|ap_done                                                                                                                          |  out|    1|  ap_ctrl_hs|                                                                           FFT_Stage2_vectorstreamIn_arrayOut_parametize|  return value|
|ap_continue                                                                                                                      |   in|    1|  ap_ctrl_hs|                                                                           FFT_Stage2_vectorstreamIn_arrayOut_parametize|  return value|
|ap_idle                                                                                                                          |  out|    1|  ap_ctrl_hs|                                                                           FFT_Stage2_vectorstreamIn_arrayOut_parametize|  return value|
|ap_ready                                                                                                                         |  out|    1|  ap_ctrl_hs|                                                                           FFT_Stage2_vectorstreamIn_arrayOut_parametize|  return value|
|data_s1_stream_vector_dout                                                                                                       |   in|  512|     ap_fifo|                                                                                                   data_s1_stream_vector|       pointer|
|data_s1_stream_vector_empty_n                                                                                                    |   in|    1|     ap_fifo|                                                                                                   data_s1_stream_vector|       pointer|
|data_s1_stream_vector_read                                                                                                       |  out|    1|     ap_fifo|                                                                                                   data_s1_stream_vector|       pointer|
|data_s1_stream_vector_num_data_valid                                                                                             |   in|    3|     ap_fifo|                                                                                                   data_s1_stream_vector|       pointer|
|data_s1_stream_vector_fifo_cap                                                                                                   |   in|    3|     ap_fifo|                                                                                                   data_s1_stream_vector|       pointer|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7_address1  |  out|    5|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7_we1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7_d1        |  out|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7|         array|
+---------------------------------------------------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m93 = alloca i32 1"   --->   Operation 8 'alloca' 'm93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %data_s1_stream_vector, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specperformance_ln478 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:478]   --->   Operation 42 'specperformance' 'specperformance_ln478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.37ns)   --->   "%store_ln0 = store i9 0, i9 %m93"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln478 = br void %fpga_resource_hint.VITIS_LOOP_482_1.31" [FFT.cpp:478]   --->   Operation 44 'br' 'br_ln478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%m93_load = load i9 %m93" [FFT.cpp:478]   --->   Operation 45 'load' 'm93_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.62ns)   --->   "%m = add i9 %m93_load, i9 8" [FFT.cpp:478]   --->   Operation 46 'add' 'm' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %m93_load, i32 3, i32 7" [FFT.cpp:478]   --->   Operation 47 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_data_s1_stream_vector_read = muxlogic"   --->   Operation 48 'muxlogic' 'muxLogicFIFOCE_to_data_s1_stream_vector_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] ( I:0.89ns O:0.77ns )   --->   "%data_s1_stream_vector_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %data_s1_stream_vector" [FFT.cpp:481]   --->   Operation 49 'read' 'data_s1_stream_vector_read' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln481 = trunc i512 %data_s1_stream_vector_read" [FFT.cpp:481]   --->   Operation 50 'trunc' 'trunc_ln481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln481_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 32, i32 63" [FFT.cpp:481]   --->   Operation 51 'partselect' 'trunc_ln481_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln481_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 64, i32 95" [FFT.cpp:481]   --->   Operation 52 'partselect' 'trunc_ln481_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln481_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 96, i32 127" [FFT.cpp:481]   --->   Operation 53 'partselect' 'trunc_ln481_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln481_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 128, i32 159" [FFT.cpp:481]   --->   Operation 54 'partselect' 'trunc_ln481_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln481_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 160, i32 191" [FFT.cpp:481]   --->   Operation 55 'partselect' 'trunc_ln481_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln481_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 192, i32 223" [FFT.cpp:481]   --->   Operation 56 'partselect' 'trunc_ln481_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln481_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 224, i32 255" [FFT.cpp:481]   --->   Operation 57 'partselect' 'trunc_ln481_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln481_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 256, i32 287" [FFT.cpp:481]   --->   Operation 58 'partselect' 'trunc_ln481_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln481_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 288, i32 319" [FFT.cpp:481]   --->   Operation 59 'partselect' 'trunc_ln481_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln481_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 320, i32 351" [FFT.cpp:481]   --->   Operation 60 'partselect' 'trunc_ln481_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln481_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 352, i32 383" [FFT.cpp:481]   --->   Operation 61 'partselect' 'trunc_ln481_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln481_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 384, i32 415" [FFT.cpp:481]   --->   Operation 62 'partselect' 'trunc_ln481_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln481_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 416, i32 447" [FFT.cpp:481]   --->   Operation 63 'partselect' 'trunc_ln481_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln481_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 448, i32 479" [FFT.cpp:481]   --->   Operation 64 'partselect' 'trunc_ln481_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln481_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 480, i32 511" [FFT.cpp:481]   --->   Operation 65 'partselect' 'trunc_ln481_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%d0 = bitcast i32 %trunc_ln481" [FFT.cpp:481]   --->   Operation 66 'bitcast' 'd0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%d0_13 = bitcast i32 %trunc_ln481_1" [FFT.cpp:481]   --->   Operation 67 'bitcast' 'd0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%d0_14 = bitcast i32 %trunc_ln481_2" [FFT.cpp:481]   --->   Operation 68 'bitcast' 'd0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%d0_15 = bitcast i32 %trunc_ln481_3" [FFT.cpp:481]   --->   Operation 69 'bitcast' 'd0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%d1_34 = bitcast i32 %trunc_ln481_4" [FFT.cpp:481]   --->   Operation 70 'bitcast' 'd1_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%d1_35 = bitcast i32 %trunc_ln481_5" [FFT.cpp:481]   --->   Operation 71 'bitcast' 'd1_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%d1 = bitcast i32 %trunc_ln481_6" [FFT.cpp:481]   --->   Operation 72 'bitcast' 'd1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%d1_36 = bitcast i32 %trunc_ln481_7" [FFT.cpp:481]   --->   Operation 73 'bitcast' 'd1_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%d0_16 = bitcast i32 %trunc_ln481_8" [FFT.cpp:481]   --->   Operation 74 'bitcast' 'd0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%d0_17 = bitcast i32 %trunc_ln481_9" [FFT.cpp:481]   --->   Operation 75 'bitcast' 'd0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%d0_18 = bitcast i32 %trunc_ln481_s" [FFT.cpp:481]   --->   Operation 76 'bitcast' 'd0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%d0_19 = bitcast i32 %trunc_ln481_10" [FFT.cpp:481]   --->   Operation 77 'bitcast' 'd0_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%d1_37 = bitcast i32 %trunc_ln481_11" [FFT.cpp:481]   --->   Operation 78 'bitcast' 'd1_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%d1_38 = bitcast i32 %trunc_ln481_12" [FFT.cpp:481]   --->   Operation 79 'bitcast' 'd1_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%d1_32 = bitcast i32 %trunc_ln481_13" [FFT.cpp:481]   --->   Operation 80 'bitcast' 'd1_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%d1_39 = bitcast i32 %trunc_ln481_14" [FFT.cpp:481]   --->   Operation 81 'bitcast' 'd1_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0"   --->   Operation 82 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 83 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_34"   --->   Operation 83 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 84 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_13"   --->   Operation 84 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 85 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_35"   --->   Operation 85 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 86 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0"   --->   Operation 86 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 87 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_34"   --->   Operation 87 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 88 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_13"   --->   Operation 88 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 89 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_35"   --->   Operation 89 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 90 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_7 = muxlogic i32 %d0_14"   --->   Operation 90 'muxlogic' 'muxLogicI0_to_d2_real_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 91 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_7 = muxlogic i32 %d1_36"   --->   Operation 91 'muxlogic' 'muxLogicI1_to_d2_real_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 92 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_7 = muxlogic i32 %d0_15"   --->   Operation 92 'muxlogic' 'muxLogicI0_to_d2_imag_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 93 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_7 = muxlogic i32 %d1"   --->   Operation 93 'muxlogic' 'muxLogicI1_to_d2_imag_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 94 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_7 = muxlogic i32 %d0_14"   --->   Operation 94 'muxlogic' 'muxLogicI0_to_d3_real_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 95 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_7 = muxlogic i32 %d1_36"   --->   Operation 95 'muxlogic' 'muxLogicI1_to_d3_real_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 96 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_7 = muxlogic i32 %d0_15"   --->   Operation 96 'muxlogic' 'muxLogicI0_to_d3_imag_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 97 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_7 = muxlogic i32 %d1"   --->   Operation 97 'muxlogic' 'muxLogicI1_to_d3_imag_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 98 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_8 = muxlogic i32 %d0_16"   --->   Operation 98 'muxlogic' 'muxLogicI0_to_d2_real_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 99 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_8 = muxlogic i32 %d1_37"   --->   Operation 99 'muxlogic' 'muxLogicI1_to_d2_real_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 100 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_8 = muxlogic i32 %d0_17"   --->   Operation 100 'muxlogic' 'muxLogicI0_to_d2_imag_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 101 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_8 = muxlogic i32 %d1_38"   --->   Operation 101 'muxlogic' 'muxLogicI1_to_d2_imag_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 102 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_8 = muxlogic i32 %d0_16"   --->   Operation 102 'muxlogic' 'muxLogicI0_to_d3_real_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 103 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_8 = muxlogic i32 %d1_37"   --->   Operation 103 'muxlogic' 'muxLogicI1_to_d3_real_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 104 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_8 = muxlogic i32 %d0_17"   --->   Operation 104 'muxlogic' 'muxLogicI0_to_d3_imag_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 105 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_8 = muxlogic i32 %d1_38"   --->   Operation 105 'muxlogic' 'muxLogicI1_to_d3_imag_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 106 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_9 = muxlogic i32 %d0_18"   --->   Operation 106 'muxlogic' 'muxLogicI0_to_d2_real_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 107 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_9 = muxlogic i32 %d1_39"   --->   Operation 107 'muxlogic' 'muxLogicI1_to_d2_real_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 108 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_9 = muxlogic i32 %d0_19"   --->   Operation 108 'muxlogic' 'muxLogicI0_to_d2_imag_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 109 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_9 = muxlogic i32 %d1_32"   --->   Operation 109 'muxlogic' 'muxLogicI1_to_d2_imag_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 110 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_9 = muxlogic i32 %d0_18"   --->   Operation 110 'muxlogic' 'muxLogicI0_to_d3_real_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 111 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_9 = muxlogic i32 %d1_39"   --->   Operation 111 'muxlogic' 'muxLogicI1_to_d3_real_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 112 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_9 = muxlogic i32 %d0_19"   --->   Operation 112 'muxlogic' 'muxLogicI0_to_d3_imag_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 113 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_9 = muxlogic i32 %d1_32"   --->   Operation 113 'muxlogic' 'muxLogicI1_to_d3_imag_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %m, i32 8" [FFT.cpp:478]   --->   Operation 114 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.37ns)   --->   "%store_ln478 = store i9 %m, i9 %m93" [FFT.cpp:478]   --->   Operation 115 'store' 'store_ln478' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %tmp, void %fpga_resource_hint.VITIS_LOOP_482_1.31, void %FFT_Stage2_vectorstreamIn_arrayOut_parametize.exit" [FFT.cpp:478]   --->   Operation 116 'br' 'br_ln478' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 117 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0"   --->   Operation 117 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_34"   --->   Operation 118 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1_34" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 119 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_13"   --->   Operation 120 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_35"   --->   Operation 121 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_13, i32 %d1_35" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 122 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0"   --->   Operation 123 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_34"   --->   Operation 124 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1_34" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 125 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_13"   --->   Operation 126 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_35"   --->   Operation 127 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_13, i32 %d1_35" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 128 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_7 = muxlogic i32 %d0_14"   --->   Operation 129 'muxlogic' 'muxLogicI0_to_d2_real_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_7 = muxlogic i32 %d1_36"   --->   Operation 130 'muxlogic' 'muxLogicI1_to_d2_real_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_7 = fadd i32 %d0_14, i32 %d1_36" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 131 'fadd' 'd2_real_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_7 = muxlogic i32 %d0_15"   --->   Operation 132 'muxlogic' 'muxLogicI0_to_d2_imag_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_7 = muxlogic i32 %d1"   --->   Operation 133 'muxlogic' 'muxLogicI1_to_d2_imag_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_7 = fsub i32 %d0_15, i32 %d1" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 134 'fsub' 'd2_imag_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_7 = muxlogic i32 %d0_14"   --->   Operation 135 'muxlogic' 'muxLogicI0_to_d3_real_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_7 = muxlogic i32 %d1_36"   --->   Operation 136 'muxlogic' 'muxLogicI1_to_d3_real_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_7 = fsub i32 %d0_14, i32 %d1_36" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 137 'fsub' 'd3_real_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_7 = muxlogic i32 %d0_15"   --->   Operation 138 'muxlogic' 'muxLogicI0_to_d3_imag_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_7 = muxlogic i32 %d1"   --->   Operation 139 'muxlogic' 'muxLogicI1_to_d3_imag_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_7 = fadd i32 %d0_15, i32 %d1" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 140 'fadd' 'd3_imag_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_8 = muxlogic i32 %d0_16"   --->   Operation 141 'muxlogic' 'muxLogicI0_to_d2_real_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_8 = muxlogic i32 %d1_37"   --->   Operation 142 'muxlogic' 'muxLogicI1_to_d2_real_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_8 = fadd i32 %d0_16, i32 %d1_37" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 143 'fadd' 'd2_real_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_8 = muxlogic i32 %d0_17"   --->   Operation 144 'muxlogic' 'muxLogicI0_to_d2_imag_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_8 = muxlogic i32 %d1_38"   --->   Operation 145 'muxlogic' 'muxLogicI1_to_d2_imag_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_8 = fadd i32 %d0_17, i32 %d1_38" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 146 'fadd' 'd2_imag_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_8 = muxlogic i32 %d0_16"   --->   Operation 147 'muxlogic' 'muxLogicI0_to_d3_real_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_8 = muxlogic i32 %d1_37"   --->   Operation 148 'muxlogic' 'muxLogicI1_to_d3_real_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_8 = fsub i32 %d0_16, i32 %d1_37" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 149 'fsub' 'd3_real_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_8 = muxlogic i32 %d0_17"   --->   Operation 150 'muxlogic' 'muxLogicI0_to_d3_imag_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_8 = muxlogic i32 %d1_38"   --->   Operation 151 'muxlogic' 'muxLogicI1_to_d3_imag_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_8 = fsub i32 %d0_17, i32 %d1_38" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 152 'fsub' 'd3_imag_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_9 = muxlogic i32 %d0_18"   --->   Operation 153 'muxlogic' 'muxLogicI0_to_d2_real_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_9 = muxlogic i32 %d1_39"   --->   Operation 154 'muxlogic' 'muxLogicI1_to_d2_real_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_9 = fadd i32 %d0_18, i32 %d1_39" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 155 'fadd' 'd2_real_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_9 = muxlogic i32 %d0_19"   --->   Operation 156 'muxlogic' 'muxLogicI0_to_d2_imag_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_9 = muxlogic i32 %d1_32"   --->   Operation 157 'muxlogic' 'muxLogicI1_to_d2_imag_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_9 = fsub i32 %d0_19, i32 %d1_32" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 158 'fsub' 'd2_imag_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_9 = muxlogic i32 %d0_18"   --->   Operation 159 'muxlogic' 'muxLogicI0_to_d3_real_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_9 = muxlogic i32 %d1_39"   --->   Operation 160 'muxlogic' 'muxLogicI1_to_d3_real_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_9 = fsub i32 %d0_18, i32 %d1_39" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 161 'fsub' 'd3_real_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_9 = muxlogic i32 %d0_19"   --->   Operation 162 'muxlogic' 'muxLogicI0_to_d3_imag_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_9 = muxlogic i32 %d1_32"   --->   Operation 163 'muxlogic' 'muxLogicI1_to_d3_imag_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_9 = fadd i32 %d0_19, i32 %d1_32" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 164 'fadd' 'd3_imag_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 165 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1_34" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 165 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_13, i32 %d1_35" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 166 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1_34" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 167 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_13, i32 %d1_35" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 168 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_7 = fadd i32 %d0_14, i32 %d1_36" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 169 'fadd' 'd2_real_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_7 = fsub i32 %d0_15, i32 %d1" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 170 'fsub' 'd2_imag_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_7 = fsub i32 %d0_14, i32 %d1_36" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 171 'fsub' 'd3_real_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_7 = fadd i32 %d0_15, i32 %d1" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 172 'fadd' 'd3_imag_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_8 = fadd i32 %d0_16, i32 %d1_37" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 173 'fadd' 'd2_real_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_8 = fadd i32 %d0_17, i32 %d1_38" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 174 'fadd' 'd2_imag_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_8 = fsub i32 %d0_16, i32 %d1_37" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 175 'fsub' 'd3_real_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_8 = fsub i32 %d0_17, i32 %d1_38" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 176 'fsub' 'd3_imag_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_9 = fadd i32 %d0_18, i32 %d1_39" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 177 'fadd' 'd2_real_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_9 = fsub i32 %d0_19, i32 %d1_32" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 178 'fsub' 'd2_imag_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_9 = fsub i32 %d0_18, i32 %d1_39" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 179 'fsub' 'd3_real_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_9 = fadd i32 %d0_19, i32 %d1_32" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 180 'fadd' 'd3_imag_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 181 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1_34" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 181 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_13, i32 %d1_35" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 182 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1_34" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 183 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_13, i32 %d1_35" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 184 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_7 = fadd i32 %d0_14, i32 %d1_36" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 185 'fadd' 'd2_real_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_7 = fsub i32 %d0_15, i32 %d1" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 186 'fsub' 'd2_imag_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_7 = fsub i32 %d0_14, i32 %d1_36" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 187 'fsub' 'd3_real_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_7 = fadd i32 %d0_15, i32 %d1" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 188 'fadd' 'd3_imag_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_8 = fadd i32 %d0_16, i32 %d1_37" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 189 'fadd' 'd2_real_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_8 = fadd i32 %d0_17, i32 %d1_38" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 190 'fadd' 'd2_imag_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_8 = fsub i32 %d0_16, i32 %d1_37" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 191 'fsub' 'd3_real_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_8 = fsub i32 %d0_17, i32 %d1_38" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 192 'fsub' 'd3_imag_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_9 = fadd i32 %d0_18, i32 %d1_39" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 193 'fadd' 'd2_real_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_9 = fsub i32 %d0_19, i32 %d1_32" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 194 'fsub' 'd2_imag_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_9 = fsub i32 %d0_18, i32 %d1_39" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 195 'fsub' 'd3_real_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_9 = fadd i32 %d0_19, i32 %d1_32" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 196 'fadd' 'd3_imag_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.50>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73" [FFT.cpp:0]   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%speclooptripcount_ln478 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:478]   --->   Operation 198 'speclooptripcount' 'speclooptripcount_ln478' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln478 = specloopname void @_ssdm_op_SpecLoopName, void @empty_88" [FFT.cpp:478]   --->   Operation 199 'specloopname' 'specloopname_ln478' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%specperformance_ln479 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:479]   --->   Operation 200 'specperformance' 'specperformance_ln479' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln478 = zext i5 %lshr_ln" [FFT.cpp:478]   --->   Operation 201 'zext' 'zext_ln478' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%rbegin24_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [FFT.cpp:431->FFT.cpp:492]   --->   Operation 202 'specregionbegin' 'rbegin24_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1_34" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 203 'fadd' 'd2_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:425->FFT.cpp:492]   --->   Operation 204 'specfucore' 'specfucore_ln425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%rend30_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin24_i" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 205 'specregionend' 'rend30_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%rbegin26_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 206 'specregionbegin' 'rbegin26_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_13, i32 %d1_35" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 207 'fadd' 'd2_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:426->FFT.cpp:492]   --->   Operation 208 'specfucore' 'specfucore_ln426' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%rend28_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin26_i" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 209 'specregionend' 'rend28_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%rbegin25_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 210 'specregionbegin' 'rbegin25_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1_34" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 211 'fsub' 'd3_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:427->FFT.cpp:492]   --->   Operation 212 'specfucore' 'specfucore_ln427' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%rend26_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin25_i" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 213 'specregionend' 'rend26_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 214 'specregionbegin' 'rbegin23_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_13, i32 %d1_35" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 215 'fsub' 'd3_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:428->FFT.cpp:492]   --->   Operation 216 'specfucore' 'specfucore_ln428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin23_i" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 217 'specregionend' 'rend24_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78" [FFT.cpp:431->FFT.cpp:493]   --->   Operation 218 'specregionbegin' 'rbegin21_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_7 = fadd i32 %d0_14, i32 %d1_36" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 219 'fadd' 'd2_real_7' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_7, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:425->FFT.cpp:493]   --->   Operation 220 'specfucore' 'specfucore_ln425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin21_i" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 221 'specregionend' 'rend22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 222 'specregionbegin' 'rbegin19_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_7 = fsub i32 %d0_15, i32 %d1" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 223 'fsub' 'd2_imag_7' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_7, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:426->FFT.cpp:493]   --->   Operation 224 'specfucore' 'specfucore_ln426' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin19_i" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 225 'specregionend' 'rend20_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 226 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_7 = fsub i32 %d0_14, i32 %d1_36" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 227 'fsub' 'd3_real_7' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_7, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:427->FFT.cpp:493]   --->   Operation 228 'specfucore' 'specfucore_ln427' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin17_i" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 229 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 230 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_7 = fadd i32 %d0_15, i32 %d1" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 231 'fadd' 'd3_imag_7' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_7, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:428->FFT.cpp:493]   --->   Operation 232 'specfucore' 'specfucore_ln428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin15_i" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 233 'specregionend' 'rend16_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0, i64 0, i64 %zext_ln478" [FFT.cpp:494]   --->   Operation 234 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0, i64 0, i64 %zext_ln478" [FFT.cpp:494]   --->   Operation 235 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2, i64 0, i64 %zext_ln478" [FFT.cpp:495]   --->   Operation 236 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2, i64 0, i64 %zext_ln478" [FFT.cpp:495]   --->   Operation 237 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1, i64 0, i64 %zext_ln478" [FFT.cpp:496]   --->   Operation 238 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1, i64 0, i64 %zext_ln478" [FFT.cpp:496]   --->   Operation 239 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3, i64 0, i64 %zext_ln478" [FFT.cpp:497]   --->   Operation 240 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3, i64 0, i64 %zext_ln478" [FFT.cpp:497]   --->   Operation 241 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [FFT.cpp:431->FFT.cpp:492]   --->   Operation 242 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_8 = fadd i32 %d0_16, i32 %d1_37" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 243 'fadd' 'd2_real_8' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_8, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:425->FFT.cpp:492]   --->   Operation 244 'specfucore' 'specfucore_ln425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin13_i" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 245 'specregionend' 'rend14_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 246 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_8 = fadd i32 %d0_17, i32 %d1_38" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 247 'fadd' 'd2_imag_8' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_8, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:426->FFT.cpp:492]   --->   Operation 248 'specfucore' 'specfucore_ln426' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin11_i" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 249 'specregionend' 'rend12_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 250 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_8 = fsub i32 %d0_16, i32 %d1_37" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 251 'fsub' 'd3_real_8' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_8, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:427->FFT.cpp:492]   --->   Operation 252 'specfucore' 'specfucore_ln427' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin9_i" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 253 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 254 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_8 = fsub i32 %d0_17, i32 %d1_38" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 255 'fsub' 'd3_imag_8' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_8, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:428->FFT.cpp:492]   --->   Operation 256 'specfucore' 'specfucore_ln428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin7_i" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 257 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [FFT.cpp:431->FFT.cpp:493]   --->   Operation 258 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_9 = fadd i32 %d0_18, i32 %d1_39" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 259 'fadd' 'd2_real_9' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_9, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:425->FFT.cpp:493]   --->   Operation 260 'specfucore' 'specfucore_ln425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin5_i" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 261 'specregionend' 'rend6_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 262 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 263 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_9 = fsub i32 %d0_19, i32 %d1_32" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 263 'fsub' 'd2_imag_9' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_9, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:426->FFT.cpp:493]   --->   Operation 264 'specfucore' 'specfucore_ln426' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin3_i" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 265 'specregionend' 'rend4_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 266 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_9 = fsub i32 %d0_18, i32 %d1_39" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 267 'fsub' 'd3_real_9' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_9, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:427->FFT.cpp:493]   --->   Operation 268 'specfucore' 'specfucore_ln427' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1_i" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 269 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 270 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 271 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_9 = fadd i32 %d0_19, i32 %d1_32" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 271 'fadd' 'd3_imag_9' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_9, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:428->FFT.cpp:493]   --->   Operation 272 'specfucore' 'specfucore_ln428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin_i" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 273 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4, i64 0, i64 %zext_ln478" [FFT.cpp:494]   --->   Operation 274 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4, i64 0, i64 %zext_ln478" [FFT.cpp:494]   --->   Operation 275 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6, i64 0, i64 %zext_ln478" [FFT.cpp:495]   --->   Operation 276 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6, i64 0, i64 %zext_ln478" [FFT.cpp:495]   --->   Operation 277 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5, i64 0, i64 %zext_ln478" [FFT.cpp:496]   --->   Operation 278 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5, i64 0, i64 %zext_ln478" [FFT.cpp:496]   --->   Operation 279 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7, i64 0, i64 %zext_ln478" [FFT.cpp:497]   --->   Operation 280 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7, i64 0, i64 %zext_ln478" [FFT.cpp:497]   --->   Operation 281 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_real"   --->   Operation 282 'muxlogic' 'muxLogicRAMData_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr"   --->   Operation 283 'muxlogic' 'muxLogicRAMAddr_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln494 = store i32 %d2_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" [FFT.cpp:494]   --->   Operation 284 'store' 'store_ln494' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_real"   --->   Operation 285 'muxlogic' 'muxLogicRAMData_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr"   --->   Operation 286 'muxlogic' 'muxLogicRAMAddr_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln495 = store i32 %d3_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" [FFT.cpp:495]   --->   Operation 287 'store' 'store_ln495' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_real_7"   --->   Operation 288 'muxlogic' 'muxLogicRAMData_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr"   --->   Operation 289 'muxlogic' 'muxLogicRAMAddr_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln496 = store i32 %d2_real_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" [FFT.cpp:496]   --->   Operation 290 'store' 'store_ln496' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_real_7"   --->   Operation 291 'muxlogic' 'muxLogicRAMData_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr"   --->   Operation 292 'muxlogic' 'muxLogicRAMAddr_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln497 = store i32 %d3_real_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" [FFT.cpp:497]   --->   Operation 293 'store' 'store_ln497' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_real_8"   --->   Operation 294 'muxlogic' 'muxLogicRAMData_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr"   --->   Operation 295 'muxlogic' 'muxLogicRAMAddr_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln494 = store i32 %d2_real_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr" [FFT.cpp:494]   --->   Operation 296 'store' 'store_ln494' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_real_8"   --->   Operation 297 'muxlogic' 'muxLogicRAMData_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr"   --->   Operation 298 'muxlogic' 'muxLogicRAMAddr_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln495 = store i32 %d3_real_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr" [FFT.cpp:495]   --->   Operation 299 'store' 'store_ln495' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_real_9"   --->   Operation 300 'muxlogic' 'muxLogicRAMData_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr"   --->   Operation 301 'muxlogic' 'muxLogicRAMAddr_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 302 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln496 = store i32 %d2_real_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr" [FFT.cpp:496]   --->   Operation 302 'store' 'store_ln496' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_real_9"   --->   Operation 303 'muxlogic' 'muxLogicRAMData_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr"   --->   Operation 304 'muxlogic' 'muxLogicRAMAddr_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln497 = store i32 %d3_real_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr" [FFT.cpp:497]   --->   Operation 305 'store' 'store_ln497' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_imag"   --->   Operation 306 'muxlogic' 'muxLogicRAMData_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr"   --->   Operation 307 'muxlogic' 'muxLogicRAMAddr_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln494 = store i32 %d2_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" [FFT.cpp:494]   --->   Operation 308 'store' 'store_ln494' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_imag"   --->   Operation 309 'muxlogic' 'muxLogicRAMData_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr"   --->   Operation 310 'muxlogic' 'muxLogicRAMAddr_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 311 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln495 = store i32 %d3_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" [FFT.cpp:495]   --->   Operation 311 'store' 'store_ln495' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_imag_7"   --->   Operation 312 'muxlogic' 'muxLogicRAMData_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr"   --->   Operation 313 'muxlogic' 'muxLogicRAMAddr_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln496 = store i32 %d2_imag_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" [FFT.cpp:496]   --->   Operation 314 'store' 'store_ln496' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_imag_7"   --->   Operation 315 'muxlogic' 'muxLogicRAMData_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr"   --->   Operation 316 'muxlogic' 'muxLogicRAMAddr_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 317 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln497 = store i32 %d3_imag_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" [FFT.cpp:497]   --->   Operation 317 'store' 'store_ln497' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_imag_8"   --->   Operation 318 'muxlogic' 'muxLogicRAMData_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr"   --->   Operation 319 'muxlogic' 'muxLogicRAMAddr_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln494 = store i32 %d2_imag_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr" [FFT.cpp:494]   --->   Operation 320 'store' 'store_ln494' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_imag_8"   --->   Operation 321 'muxlogic' 'muxLogicRAMData_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr"   --->   Operation 322 'muxlogic' 'muxLogicRAMAddr_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln495 = store i32 %d3_imag_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr" [FFT.cpp:495]   --->   Operation 323 'store' 'store_ln495' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_imag_9"   --->   Operation 324 'muxlogic' 'muxLogicRAMData_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr"   --->   Operation 325 'muxlogic' 'muxLogicRAMAddr_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 326 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln496 = store i32 %d2_imag_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr" [FFT.cpp:496]   --->   Operation 326 'store' 'store_ln496' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_imag_9"   --->   Operation 327 'muxlogic' 'muxLogicRAMData_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr"   --->   Operation 328 'muxlogic' 'muxLogicRAMAddr_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 329 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln497 = store i32 %d3_imag_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr" [FFT.cpp:497]   --->   Operation 329 'store' 'store_ln497' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 330 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 330 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_s1_stream_vector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m93                                                                   (alloca           ) [ 010000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specmemcore_ln0                                                       (specmemcore      ) [ 000000]
specinterface_ln0                                                     (specinterface    ) [ 000000]
specperformance_ln478                                                 (specperformance  ) [ 000000]
store_ln0                                                             (store            ) [ 000000]
br_ln478                                                              (br               ) [ 000000]
m93_load                                                              (load             ) [ 000000]
m                                                                     (add              ) [ 000000]
lshr_ln                                                               (partselect       ) [ 011111]
muxLogicFIFOCE_to_data_s1_stream_vector_read                          (muxlogic         ) [ 000000]
data_s1_stream_vector_read                                            (read             ) [ 000000]
trunc_ln481                                                           (trunc            ) [ 000000]
trunc_ln481_1                                                         (partselect       ) [ 000000]
trunc_ln481_2                                                         (partselect       ) [ 000000]
trunc_ln481_3                                                         (partselect       ) [ 000000]
trunc_ln481_4                                                         (partselect       ) [ 000000]
trunc_ln481_5                                                         (partselect       ) [ 000000]
trunc_ln481_6                                                         (partselect       ) [ 000000]
trunc_ln481_7                                                         (partselect       ) [ 000000]
trunc_ln481_8                                                         (partselect       ) [ 000000]
trunc_ln481_9                                                         (partselect       ) [ 000000]
trunc_ln481_s                                                         (partselect       ) [ 000000]
trunc_ln481_10                                                        (partselect       ) [ 000000]
trunc_ln481_11                                                        (partselect       ) [ 000000]
trunc_ln481_12                                                        (partselect       ) [ 000000]
trunc_ln481_13                                                        (partselect       ) [ 000000]
trunc_ln481_14                                                        (partselect       ) [ 000000]
d0                                                                    (bitcast          ) [ 011111]
d0_13                                                                 (bitcast          ) [ 011111]
d0_14                                                                 (bitcast          ) [ 011111]
d0_15                                                                 (bitcast          ) [ 011111]
d1_34                                                                 (bitcast          ) [ 011111]
d1_35                                                                 (bitcast          ) [ 011111]
d1                                                                    (bitcast          ) [ 011111]
d1_36                                                                 (bitcast          ) [ 011111]
d0_16                                                                 (bitcast          ) [ 011111]
d0_17                                                                 (bitcast          ) [ 011111]
d0_18                                                                 (bitcast          ) [ 011111]
d0_19                                                                 (bitcast          ) [ 011111]
d1_37                                                                 (bitcast          ) [ 011111]
d1_38                                                                 (bitcast          ) [ 011111]
d1_32                                                                 (bitcast          ) [ 011111]
d1_39                                                                 (bitcast          ) [ 011111]
tmp                                                                   (bitselect        ) [ 011111]
store_ln478                                                           (store            ) [ 000000]
br_ln478                                                              (br               ) [ 000000]
muxLogicI0_to_d2_real                                                 (muxlogic         ) [ 000000]
muxLogicI1_to_d2_real                                                 (muxlogic         ) [ 000000]
muxLogicI0_to_d2_imag                                                 (muxlogic         ) [ 000000]
muxLogicI1_to_d2_imag                                                 (muxlogic         ) [ 000000]
muxLogicI0_to_d3_real                                                 (muxlogic         ) [ 000000]
muxLogicI1_to_d3_real                                                 (muxlogic         ) [ 000000]
muxLogicI0_to_d3_imag                                                 (muxlogic         ) [ 000000]
muxLogicI1_to_d3_imag                                                 (muxlogic         ) [ 000000]
muxLogicI0_to_d2_real_7                                               (muxlogic         ) [ 000000]
muxLogicI1_to_d2_real_7                                               (muxlogic         ) [ 000000]
muxLogicI0_to_d2_imag_7                                               (muxlogic         ) [ 000000]
muxLogicI1_to_d2_imag_7                                               (muxlogic         ) [ 000000]
muxLogicI0_to_d3_real_7                                               (muxlogic         ) [ 000000]
muxLogicI1_to_d3_real_7                                               (muxlogic         ) [ 000000]
muxLogicI0_to_d3_imag_7                                               (muxlogic         ) [ 000000]
muxLogicI1_to_d3_imag_7                                               (muxlogic         ) [ 000000]
muxLogicI0_to_d2_real_8                                               (muxlogic         ) [ 000000]
muxLogicI1_to_d2_real_8                                               (muxlogic         ) [ 000000]
muxLogicI0_to_d2_imag_8                                               (muxlogic         ) [ 000000]
muxLogicI1_to_d2_imag_8                                               (muxlogic         ) [ 000000]
muxLogicI0_to_d3_real_8                                               (muxlogic         ) [ 000000]
muxLogicI1_to_d3_real_8                                               (muxlogic         ) [ 000000]
muxLogicI0_to_d3_imag_8                                               (muxlogic         ) [ 000000]
muxLogicI1_to_d3_imag_8                                               (muxlogic         ) [ 000000]
muxLogicI0_to_d2_real_9                                               (muxlogic         ) [ 000000]
muxLogicI1_to_d2_real_9                                               (muxlogic         ) [ 000000]
muxLogicI0_to_d2_imag_9                                               (muxlogic         ) [ 000000]
muxLogicI1_to_d2_imag_9                                               (muxlogic         ) [ 000000]
muxLogicI0_to_d3_real_9                                               (muxlogic         ) [ 000000]
muxLogicI1_to_d3_real_9                                               (muxlogic         ) [ 000000]
muxLogicI0_to_d3_imag_9                                               (muxlogic         ) [ 000000]
muxLogicI1_to_d3_imag_9                                               (muxlogic         ) [ 000000]
specpipeline_ln0                                                      (specpipeline     ) [ 000000]
speclooptripcount_ln478                                               (speclooptripcount) [ 000000]
specloopname_ln478                                                    (specloopname     ) [ 000000]
specperformance_ln479                                                 (specperformance  ) [ 000000]
zext_ln478                                                            (zext             ) [ 000000]
rbegin24_i                                                            (specregionbegin  ) [ 000000]
d2_real                                                               (fadd             ) [ 000000]
specfucore_ln425                                                      (specfucore       ) [ 000000]
rend30_i                                                              (specregionend    ) [ 000000]
rbegin26_i                                                            (specregionbegin  ) [ 000000]
d2_imag                                                               (fadd             ) [ 000000]
specfucore_ln426                                                      (specfucore       ) [ 000000]
rend28_i                                                              (specregionend    ) [ 000000]
rbegin25_i                                                            (specregionbegin  ) [ 000000]
d3_real                                                               (fsub             ) [ 000000]
specfucore_ln427                                                      (specfucore       ) [ 000000]
rend26_i                                                              (specregionend    ) [ 000000]
rbegin23_i                                                            (specregionbegin  ) [ 000000]
d3_imag                                                               (fsub             ) [ 000000]
specfucore_ln428                                                      (specfucore       ) [ 000000]
rend24_i                                                              (specregionend    ) [ 000000]
rbegin21_i                                                            (specregionbegin  ) [ 000000]
d2_real_7                                                             (fadd             ) [ 000000]
specfucore_ln425                                                      (specfucore       ) [ 000000]
rend22_i                                                              (specregionend    ) [ 000000]
rbegin19_i                                                            (specregionbegin  ) [ 000000]
d2_imag_7                                                             (fsub             ) [ 000000]
specfucore_ln426                                                      (specfucore       ) [ 000000]
rend20_i                                                              (specregionend    ) [ 000000]
rbegin17_i                                                            (specregionbegin  ) [ 000000]
d3_real_7                                                             (fsub             ) [ 000000]
specfucore_ln427                                                      (specfucore       ) [ 000000]
rend18_i                                                              (specregionend    ) [ 000000]
rbegin15_i                                                            (specregionbegin  ) [ 000000]
d3_imag_7                                                             (fadd             ) [ 000000]
specfucore_ln428                                                      (specfucore       ) [ 000000]
rend16_i                                                              (specregionend    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr (getelementptr    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr (getelementptr    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr (getelementptr    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr (getelementptr    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr (getelementptr    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr (getelementptr    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr (getelementptr    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr (getelementptr    ) [ 000000]
rbegin13_i                                                            (specregionbegin  ) [ 000000]
d2_real_8                                                             (fadd             ) [ 000000]
specfucore_ln425                                                      (specfucore       ) [ 000000]
rend14_i                                                              (specregionend    ) [ 000000]
rbegin11_i                                                            (specregionbegin  ) [ 000000]
d2_imag_8                                                             (fadd             ) [ 000000]
specfucore_ln426                                                      (specfucore       ) [ 000000]
rend12_i                                                              (specregionend    ) [ 000000]
rbegin9_i                                                             (specregionbegin  ) [ 000000]
d3_real_8                                                             (fsub             ) [ 000000]
specfucore_ln427                                                      (specfucore       ) [ 000000]
rend10_i                                                              (specregionend    ) [ 000000]
rbegin7_i                                                             (specregionbegin  ) [ 000000]
d3_imag_8                                                             (fsub             ) [ 000000]
specfucore_ln428                                                      (specfucore       ) [ 000000]
rend8_i                                                               (specregionend    ) [ 000000]
rbegin5_i                                                             (specregionbegin  ) [ 000000]
d2_real_9                                                             (fadd             ) [ 000000]
specfucore_ln425                                                      (specfucore       ) [ 000000]
rend6_i                                                               (specregionend    ) [ 000000]
rbegin3_i                                                             (specregionbegin  ) [ 000000]
d2_imag_9                                                             (fsub             ) [ 000000]
specfucore_ln426                                                      (specfucore       ) [ 000000]
rend4_i                                                               (specregionend    ) [ 000000]
rbegin1_i                                                             (specregionbegin  ) [ 000000]
d3_real_9                                                             (fsub             ) [ 000000]
specfucore_ln427                                                      (specfucore       ) [ 000000]
rend2_i                                                               (specregionend    ) [ 000000]
rbegin_i                                                              (specregionbegin  ) [ 000000]
d3_imag_9                                                             (fadd             ) [ 000000]
specfucore_ln428                                                      (specfucore       ) [ 000000]
rend_i                                                                (specregionend    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr (getelementptr    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr (getelementptr    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr (getelementptr    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr (getelementptr    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr (getelementptr    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr (getelementptr    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr (getelementptr    ) [ 000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr (getelementptr    ) [ 000000]
muxLogicRAMData_to_store_ln494                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln494                                        (muxlogic         ) [ 000000]
store_ln494                                                           (store            ) [ 000000]
muxLogicRAMData_to_store_ln495                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln495                                        (muxlogic         ) [ 000000]
store_ln495                                                           (store            ) [ 000000]
muxLogicRAMData_to_store_ln496                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln496                                        (muxlogic         ) [ 000000]
store_ln496                                                           (store            ) [ 000000]
muxLogicRAMData_to_store_ln497                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln497                                        (muxlogic         ) [ 000000]
store_ln497                                                           (store            ) [ 000000]
muxLogicRAMData_to_store_ln494                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln494                                        (muxlogic         ) [ 000000]
store_ln494                                                           (store            ) [ 000000]
muxLogicRAMData_to_store_ln495                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln495                                        (muxlogic         ) [ 000000]
store_ln495                                                           (store            ) [ 000000]
muxLogicRAMData_to_store_ln496                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln496                                        (muxlogic         ) [ 000000]
store_ln496                                                           (store            ) [ 000000]
muxLogicRAMData_to_store_ln497                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln497                                        (muxlogic         ) [ 000000]
store_ln497                                                           (store            ) [ 000000]
muxLogicRAMData_to_store_ln494                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln494                                        (muxlogic         ) [ 000000]
store_ln494                                                           (store            ) [ 000000]
muxLogicRAMData_to_store_ln495                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln495                                        (muxlogic         ) [ 000000]
store_ln495                                                           (store            ) [ 000000]
muxLogicRAMData_to_store_ln496                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln496                                        (muxlogic         ) [ 000000]
store_ln496                                                           (store            ) [ 000000]
muxLogicRAMData_to_store_ln497                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln497                                        (muxlogic         ) [ 000000]
store_ln497                                                           (store            ) [ 000000]
muxLogicRAMData_to_store_ln494                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln494                                        (muxlogic         ) [ 000000]
store_ln494                                                           (store            ) [ 000000]
muxLogicRAMData_to_store_ln495                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln495                                        (muxlogic         ) [ 000000]
store_ln495                                                           (store            ) [ 000000]
muxLogicRAMData_to_store_ln496                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln496                                        (muxlogic         ) [ 000000]
store_ln496                                                           (store            ) [ 000000]
muxLogicRAMData_to_store_ln497                                        (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln497                                        (muxlogic         ) [ 000000]
store_ln497                                                           (store            ) [ 000000]
ret_ln0                                                               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_s1_stream_vector">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_s1_stream_vector"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_74"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPerformance"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_88"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_76"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_78"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_103"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_92"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_93"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_100"/></StgValue>
</bind>
</comp>

<comp id="222" class="1004" name="m93_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m93/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="data_s1_stream_vector_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="512" slack="0"/>
<pin id="228" dir="0" index="1" bw="512" slack="0"/>
<pin id="229" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_s1_stream_vector_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="5" slack="0"/>
<pin id="299" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="5" slack="0"/>
<pin id="320" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="5" slack="0"/>
<pin id="341" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln494_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="346" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="0" slack="0"/>
<pin id="349" dir="0" index="4" bw="5" slack="0"/>
<pin id="350" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="352" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln494/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln495_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="356" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="0" slack="0"/>
<pin id="359" dir="0" index="4" bw="5" slack="0"/>
<pin id="360" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="362" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln496_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="366" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="0" slack="0"/>
<pin id="369" dir="0" index="4" bw="5" slack="0"/>
<pin id="370" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="372" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln496/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln497_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="376" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="0" slack="0"/>
<pin id="379" dir="0" index="4" bw="5" slack="0"/>
<pin id="380" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="382" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln497/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln494_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="386" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="0" slack="0"/>
<pin id="389" dir="0" index="4" bw="5" slack="0"/>
<pin id="390" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="392" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln494/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln495_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="396" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="0" slack="0"/>
<pin id="399" dir="0" index="4" bw="5" slack="0"/>
<pin id="400" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="402" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln496_access_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="406" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="0" slack="0"/>
<pin id="409" dir="0" index="4" bw="5" slack="0"/>
<pin id="410" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="412" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln496/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln497_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="0" slack="0"/>
<pin id="419" dir="0" index="4" bw="5" slack="0"/>
<pin id="420" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="422" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln497/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln494_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="0" slack="0"/>
<pin id="429" dir="0" index="4" bw="5" slack="0"/>
<pin id="430" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="432" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln494/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln495_access_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="436" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="0" slack="0"/>
<pin id="439" dir="0" index="4" bw="5" slack="0"/>
<pin id="440" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="441" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="442" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln496_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="446" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="0" slack="0"/>
<pin id="449" dir="0" index="4" bw="5" slack="0"/>
<pin id="450" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="451" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="452" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln496/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln497_access_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="456" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="0" slack="0"/>
<pin id="459" dir="0" index="4" bw="5" slack="0"/>
<pin id="460" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="462" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln497/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln494_access_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="466" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="0" slack="0"/>
<pin id="469" dir="0" index="4" bw="5" slack="0"/>
<pin id="470" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="472" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln494/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln495_access_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="476" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="0" slack="0"/>
<pin id="479" dir="0" index="4" bw="5" slack="0"/>
<pin id="480" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="481" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="482" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln496_access_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="486" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="0" slack="0"/>
<pin id="489" dir="0" index="4" bw="5" slack="0"/>
<pin id="490" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="491" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="488" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="492" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln496/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln497_access_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="496" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="0" slack="0"/>
<pin id="499" dir="0" index="4" bw="5" slack="0"/>
<pin id="500" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="502" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln497/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="0" index="1" bw="32" slack="1"/>
<pin id="507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="0" index="1" bw="32" slack="1"/>
<pin id="512" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="0" index="1" bw="32" slack="1"/>
<pin id="517" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="0" index="1" bw="32" slack="1"/>
<pin id="522" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="0" index="1" bw="32" slack="1"/>
<pin id="527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_7/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="0" index="1" bw="32" slack="1"/>
<pin id="532" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d2_imag_7/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="0" index="1" bw="32" slack="1"/>
<pin id="537" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_7/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="0" index="1" bw="32" slack="1"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d3_imag_7/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="0" index="1" bw="32" slack="1"/>
<pin id="547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_8/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="grp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="0" index="1" bw="32" slack="1"/>
<pin id="552" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag_8/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="0" index="1" bw="32" slack="1"/>
<pin id="557" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_8/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="grp_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="0" index="1" bw="32" slack="1"/>
<pin id="562" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag_8/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="0" index="1" bw="32" slack="1"/>
<pin id="567" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_9/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="grp_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="0" index="1" bw="32" slack="1"/>
<pin id="572" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d2_imag_9/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="0" index="1" bw="32" slack="1"/>
<pin id="577" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_9/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="grp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="0" index="1" bw="32" slack="1"/>
<pin id="582" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d3_imag_9/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="store_ln0_store_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="9" slack="0"/>
<pin id="587" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="m93_load_load_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="9" slack="0"/>
<pin id="591" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m93_load/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="m_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="9" slack="0"/>
<pin id="594" dir="0" index="1" bw="5" slack="0"/>
<pin id="595" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="lshr_ln_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="0"/>
<pin id="600" dir="0" index="1" bw="9" slack="0"/>
<pin id="601" dir="0" index="2" bw="3" slack="0"/>
<pin id="602" dir="0" index="3" bw="4" slack="0"/>
<pin id="603" dir="1" index="4" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="muxLogicFIFOCE_to_data_s1_stream_vector_read_fu_608">
<pin_list>
<pin id="609" dir="1" index="0" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_data_s1_stream_vector_read/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="trunc_ln481_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="512" slack="0"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln481/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln481_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="512" slack="0"/>
<pin id="617" dir="0" index="2" bw="7" slack="0"/>
<pin id="618" dir="0" index="3" bw="7" slack="0"/>
<pin id="619" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln481_1/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="trunc_ln481_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="512" slack="0"/>
<pin id="627" dir="0" index="2" bw="8" slack="0"/>
<pin id="628" dir="0" index="3" bw="8" slack="0"/>
<pin id="629" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln481_2/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln481_3_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="0" index="1" bw="512" slack="0"/>
<pin id="637" dir="0" index="2" bw="8" slack="0"/>
<pin id="638" dir="0" index="3" bw="8" slack="0"/>
<pin id="639" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln481_3/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="trunc_ln481_4_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="512" slack="0"/>
<pin id="647" dir="0" index="2" bw="9" slack="0"/>
<pin id="648" dir="0" index="3" bw="9" slack="0"/>
<pin id="649" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln481_4/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="trunc_ln481_5_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="512" slack="0"/>
<pin id="657" dir="0" index="2" bw="9" slack="0"/>
<pin id="658" dir="0" index="3" bw="9" slack="0"/>
<pin id="659" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln481_5/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="trunc_ln481_6_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="512" slack="0"/>
<pin id="667" dir="0" index="2" bw="9" slack="0"/>
<pin id="668" dir="0" index="3" bw="9" slack="0"/>
<pin id="669" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln481_6/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="trunc_ln481_7_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="512" slack="0"/>
<pin id="677" dir="0" index="2" bw="9" slack="0"/>
<pin id="678" dir="0" index="3" bw="9" slack="0"/>
<pin id="679" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln481_7/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="trunc_ln481_8_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="0" index="1" bw="512" slack="0"/>
<pin id="687" dir="0" index="2" bw="10" slack="0"/>
<pin id="688" dir="0" index="3" bw="10" slack="0"/>
<pin id="689" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln481_8/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="trunc_ln481_9_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="512" slack="0"/>
<pin id="697" dir="0" index="2" bw="10" slack="0"/>
<pin id="698" dir="0" index="3" bw="10" slack="0"/>
<pin id="699" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln481_9/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="trunc_ln481_s_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="512" slack="0"/>
<pin id="707" dir="0" index="2" bw="10" slack="0"/>
<pin id="708" dir="0" index="3" bw="10" slack="0"/>
<pin id="709" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln481_s/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="trunc_ln481_10_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="512" slack="0"/>
<pin id="717" dir="0" index="2" bw="10" slack="0"/>
<pin id="718" dir="0" index="3" bw="10" slack="0"/>
<pin id="719" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln481_10/1 "/>
</bind>
</comp>

<comp id="724" class="1004" name="trunc_ln481_11_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="512" slack="0"/>
<pin id="727" dir="0" index="2" bw="10" slack="0"/>
<pin id="728" dir="0" index="3" bw="10" slack="0"/>
<pin id="729" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln481_11/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="trunc_ln481_12_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="512" slack="0"/>
<pin id="737" dir="0" index="2" bw="10" slack="0"/>
<pin id="738" dir="0" index="3" bw="10" slack="0"/>
<pin id="739" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln481_12/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="trunc_ln481_13_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="512" slack="0"/>
<pin id="747" dir="0" index="2" bw="10" slack="0"/>
<pin id="748" dir="0" index="3" bw="10" slack="0"/>
<pin id="749" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln481_13/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="trunc_ln481_14_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="0" index="1" bw="512" slack="0"/>
<pin id="757" dir="0" index="2" bw="10" slack="0"/>
<pin id="758" dir="0" index="3" bw="10" slack="0"/>
<pin id="759" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln481_14/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="d0_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d0/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="d0_13_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="0"/>
<pin id="770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d0_13/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="d0_14_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d0_14/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="d0_15_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d0_15/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="d1_34_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_34/1 "/>
</bind>
</comp>

<comp id="784" class="1004" name="d1_35_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_35/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="d1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1/1 "/>
</bind>
</comp>

<comp id="792" class="1004" name="d1_36_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_36/1 "/>
</bind>
</comp>

<comp id="796" class="1004" name="d0_16_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d0_16/1 "/>
</bind>
</comp>

<comp id="800" class="1004" name="d0_17_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d0_17/1 "/>
</bind>
</comp>

<comp id="804" class="1004" name="d0_18_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d0_18/1 "/>
</bind>
</comp>

<comp id="808" class="1004" name="d0_19_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d0_19/1 "/>
</bind>
</comp>

<comp id="812" class="1004" name="d1_37_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_37/1 "/>
</bind>
</comp>

<comp id="816" class="1004" name="d1_38_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_38/1 "/>
</bind>
</comp>

<comp id="820" class="1004" name="d1_32_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_32/1 "/>
</bind>
</comp>

<comp id="824" class="1004" name="d1_39_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_39/1 "/>
</bind>
</comp>

<comp id="828" class="1004" name="grp_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="0"/>
<pin id="830" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="grp_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="0"/>
<pin id="834" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real/1 "/>
</bind>
</comp>

<comp id="836" class="1004" name="grp_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag/1 "/>
</bind>
</comp>

<comp id="840" class="1004" name="grp_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag/1 "/>
</bind>
</comp>

<comp id="844" class="1004" name="grp_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="0"/>
<pin id="846" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real/1 "/>
</bind>
</comp>

<comp id="848" class="1004" name="grp_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="0"/>
<pin id="850" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real/1 "/>
</bind>
</comp>

<comp id="852" class="1004" name="grp_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="0"/>
<pin id="854" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag/1 "/>
</bind>
</comp>

<comp id="856" class="1004" name="grp_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag/1 "/>
</bind>
</comp>

<comp id="860" class="1004" name="grp_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real_7/1 "/>
</bind>
</comp>

<comp id="864" class="1004" name="grp_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real_7/1 "/>
</bind>
</comp>

<comp id="868" class="1004" name="grp_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="0"/>
<pin id="870" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag_7/1 "/>
</bind>
</comp>

<comp id="872" class="1004" name="grp_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag_7/1 "/>
</bind>
</comp>

<comp id="876" class="1004" name="grp_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="0"/>
<pin id="878" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real_7/1 "/>
</bind>
</comp>

<comp id="880" class="1004" name="grp_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="0"/>
<pin id="882" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real_7/1 "/>
</bind>
</comp>

<comp id="884" class="1004" name="grp_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="0"/>
<pin id="886" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag_7/1 "/>
</bind>
</comp>

<comp id="888" class="1004" name="grp_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="0"/>
<pin id="890" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag_7/1 "/>
</bind>
</comp>

<comp id="892" class="1004" name="grp_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real_8/1 "/>
</bind>
</comp>

<comp id="896" class="1004" name="grp_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real_8/1 "/>
</bind>
</comp>

<comp id="900" class="1004" name="grp_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="0"/>
<pin id="902" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag_8/1 "/>
</bind>
</comp>

<comp id="904" class="1004" name="grp_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="0"/>
<pin id="906" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag_8/1 "/>
</bind>
</comp>

<comp id="908" class="1004" name="grp_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="0"/>
<pin id="910" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real_8/1 "/>
</bind>
</comp>

<comp id="912" class="1004" name="grp_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="0"/>
<pin id="914" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real_8/1 "/>
</bind>
</comp>

<comp id="916" class="1004" name="grp_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="0"/>
<pin id="918" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag_8/1 "/>
</bind>
</comp>

<comp id="920" class="1004" name="grp_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="0"/>
<pin id="922" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag_8/1 "/>
</bind>
</comp>

<comp id="924" class="1004" name="grp_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="0"/>
<pin id="926" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real_9/1 "/>
</bind>
</comp>

<comp id="928" class="1004" name="grp_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="0"/>
<pin id="930" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real_9/1 "/>
</bind>
</comp>

<comp id="932" class="1004" name="grp_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="0"/>
<pin id="934" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag_9/1 "/>
</bind>
</comp>

<comp id="936" class="1004" name="grp_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag_9/1 "/>
</bind>
</comp>

<comp id="940" class="1004" name="grp_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="0"/>
<pin id="942" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real_9/1 "/>
</bind>
</comp>

<comp id="944" class="1004" name="grp_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="0"/>
<pin id="946" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real_9/1 "/>
</bind>
</comp>

<comp id="948" class="1004" name="grp_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="0"/>
<pin id="950" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag_9/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="grp_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="0"/>
<pin id="954" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag_9/1 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="9" slack="0"/>
<pin id="959" dir="0" index="2" bw="5" slack="0"/>
<pin id="960" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="964" class="1004" name="store_ln478_store_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="9" slack="0"/>
<pin id="966" dir="0" index="1" bw="9" slack="0"/>
<pin id="967" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln478/1 "/>
</bind>
</comp>

<comp id="969" class="1004" name="zext_ln478_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="5" slack="4"/>
<pin id="971" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln478/5 "/>
</bind>
</comp>

<comp id="988" class="1004" name="muxLogicRAMData_to_store_ln494_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="0"/>
<pin id="990" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln494/5 "/>
</bind>
</comp>

<comp id="992" class="1004" name="muxLogicRAMAddr_to_store_ln494_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="5" slack="0"/>
<pin id="994" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln494/5 "/>
</bind>
</comp>

<comp id="996" class="1004" name="muxLogicRAMData_to_store_ln495_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln495/5 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="muxLogicRAMAddr_to_store_ln495_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="5" slack="0"/>
<pin id="1002" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln495/5 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="muxLogicRAMData_to_store_ln496_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="0"/>
<pin id="1006" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln496/5 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="muxLogicRAMAddr_to_store_ln496_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="5" slack="0"/>
<pin id="1010" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln496/5 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="muxLogicRAMData_to_store_ln497_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="0"/>
<pin id="1014" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln497/5 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="muxLogicRAMAddr_to_store_ln497_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="5" slack="0"/>
<pin id="1018" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln497/5 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="muxLogicRAMData_to_store_ln494_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="0"/>
<pin id="1022" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln494/5 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="muxLogicRAMAddr_to_store_ln494_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="5" slack="0"/>
<pin id="1026" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln494/5 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="muxLogicRAMData_to_store_ln495_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="0"/>
<pin id="1030" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln495/5 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="muxLogicRAMAddr_to_store_ln495_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="5" slack="0"/>
<pin id="1034" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln495/5 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="muxLogicRAMData_to_store_ln496_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="0"/>
<pin id="1038" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln496/5 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="muxLogicRAMAddr_to_store_ln496_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="5" slack="0"/>
<pin id="1042" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln496/5 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="muxLogicRAMData_to_store_ln497_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="0"/>
<pin id="1046" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln497/5 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="muxLogicRAMAddr_to_store_ln497_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="5" slack="0"/>
<pin id="1050" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln497/5 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="muxLogicRAMData_to_store_ln494_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="0"/>
<pin id="1054" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln494/5 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="muxLogicRAMAddr_to_store_ln494_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="5" slack="0"/>
<pin id="1058" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln494/5 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="muxLogicRAMData_to_store_ln495_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="0"/>
<pin id="1062" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln495/5 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="muxLogicRAMAddr_to_store_ln495_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="5" slack="0"/>
<pin id="1066" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln495/5 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="muxLogicRAMData_to_store_ln496_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="0"/>
<pin id="1070" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln496/5 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="muxLogicRAMAddr_to_store_ln496_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="5" slack="0"/>
<pin id="1074" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln496/5 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="muxLogicRAMData_to_store_ln497_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="0"/>
<pin id="1078" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln497/5 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="muxLogicRAMAddr_to_store_ln497_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="5" slack="0"/>
<pin id="1082" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln497/5 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="muxLogicRAMData_to_store_ln494_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="0"/>
<pin id="1086" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln494/5 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="muxLogicRAMAddr_to_store_ln494_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="5" slack="0"/>
<pin id="1090" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln494/5 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="muxLogicRAMData_to_store_ln495_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="0"/>
<pin id="1094" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln495/5 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="muxLogicRAMAddr_to_store_ln495_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="5" slack="0"/>
<pin id="1098" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln495/5 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="muxLogicRAMData_to_store_ln496_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="0"/>
<pin id="1102" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln496/5 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="muxLogicRAMAddr_to_store_ln496_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="5" slack="0"/>
<pin id="1106" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln496/5 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="muxLogicRAMData_to_store_ln497_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="0"/>
<pin id="1110" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln497/5 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="muxLogicRAMAddr_to_store_ln497_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="5" slack="0"/>
<pin id="1114" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln497/5 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="m93_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="9" slack="0"/>
<pin id="1118" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="m93 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="lshr_ln_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="5" slack="4"/>
<pin id="1125" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1128" class="1005" name="d0_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="1"/>
<pin id="1130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d0 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="d0_13_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="1"/>
<pin id="1138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d0_13 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="d0_14_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="1"/>
<pin id="1146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d0_14 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="d0_15_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="1"/>
<pin id="1154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d0_15 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="d1_34_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="1"/>
<pin id="1162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_34 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="d1_35_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="1"/>
<pin id="1170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_35 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="d1_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="1"/>
<pin id="1178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="d1_36_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="1"/>
<pin id="1186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_36 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="d0_16_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d0_16 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="d0_17_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="1"/>
<pin id="1202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d0_17 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="d0_18_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="1"/>
<pin id="1210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d0_18 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="d0_19_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="1"/>
<pin id="1218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d0_19 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="d1_37_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="1"/>
<pin id="1226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_37 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="d1_38_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="1"/>
<pin id="1234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_38 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="d1_32_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="1"/>
<pin id="1242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_32 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="d1_39_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="1"/>
<pin id="1250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_39 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="tmp_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="4"/>
<pin id="1258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="225"><net_src comp="34" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="102" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="90" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="90" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="90" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="90" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="4" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="90" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="20" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="90" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="8" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="90" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="90" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="10" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="90" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="90" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="14" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="90" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="30" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="90" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="90" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="28" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="90" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="90" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="32" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="90" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="353"><net_src comp="232" pin="3"/><net_sink comp="344" pin=2"/></net>

<net id="363"><net_src comp="246" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="373"><net_src comp="260" pin="3"/><net_sink comp="364" pin=2"/></net>

<net id="383"><net_src comp="274" pin="3"/><net_sink comp="374" pin=2"/></net>

<net id="393"><net_src comp="288" pin="3"/><net_sink comp="384" pin=2"/></net>

<net id="403"><net_src comp="302" pin="3"/><net_sink comp="394" pin=2"/></net>

<net id="413"><net_src comp="316" pin="3"/><net_sink comp="404" pin=2"/></net>

<net id="423"><net_src comp="330" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="433"><net_src comp="239" pin="3"/><net_sink comp="424" pin=2"/></net>

<net id="443"><net_src comp="253" pin="3"/><net_sink comp="434" pin=2"/></net>

<net id="453"><net_src comp="267" pin="3"/><net_sink comp="444" pin=2"/></net>

<net id="463"><net_src comp="281" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="473"><net_src comp="295" pin="3"/><net_sink comp="464" pin=2"/></net>

<net id="483"><net_src comp="309" pin="3"/><net_sink comp="474" pin=2"/></net>

<net id="493"><net_src comp="323" pin="3"/><net_sink comp="484" pin=2"/></net>

<net id="503"><net_src comp="337" pin="3"/><net_sink comp="494" pin=2"/></net>

<net id="508"><net_src comp="504" pin="2"/><net_sink comp="344" pin=4"/></net>

<net id="513"><net_src comp="509" pin="2"/><net_sink comp="424" pin=4"/></net>

<net id="518"><net_src comp="514" pin="2"/><net_sink comp="354" pin=4"/></net>

<net id="523"><net_src comp="519" pin="2"/><net_sink comp="434" pin=4"/></net>

<net id="528"><net_src comp="524" pin="2"/><net_sink comp="364" pin=4"/></net>

<net id="533"><net_src comp="529" pin="2"/><net_sink comp="444" pin=4"/></net>

<net id="538"><net_src comp="534" pin="2"/><net_sink comp="374" pin=4"/></net>

<net id="543"><net_src comp="539" pin="2"/><net_sink comp="454" pin=4"/></net>

<net id="548"><net_src comp="544" pin="2"/><net_sink comp="384" pin=4"/></net>

<net id="553"><net_src comp="549" pin="2"/><net_sink comp="464" pin=4"/></net>

<net id="558"><net_src comp="554" pin="2"/><net_sink comp="394" pin=4"/></net>

<net id="563"><net_src comp="559" pin="2"/><net_sink comp="474" pin=4"/></net>

<net id="568"><net_src comp="564" pin="2"/><net_sink comp="404" pin=4"/></net>

<net id="573"><net_src comp="569" pin="2"/><net_sink comp="484" pin=4"/></net>

<net id="578"><net_src comp="574" pin="2"/><net_sink comp="414" pin=4"/></net>

<net id="583"><net_src comp="579" pin="2"/><net_sink comp="494" pin=4"/></net>

<net id="588"><net_src comp="92" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="94" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="604"><net_src comp="96" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="589" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="98" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="100" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="613"><net_src comp="226" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="104" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="226" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="106" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="108" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="630"><net_src comp="104" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="226" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="110" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="112" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="640"><net_src comp="104" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="226" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="114" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="116" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="650"><net_src comp="104" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="226" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="118" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="653"><net_src comp="120" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="660"><net_src comp="104" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="226" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="122" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="124" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="670"><net_src comp="104" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="226" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="126" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="128" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="680"><net_src comp="104" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="226" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="130" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="132" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="690"><net_src comp="104" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="226" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="134" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="693"><net_src comp="136" pin="0"/><net_sink comp="684" pin=3"/></net>

<net id="700"><net_src comp="104" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="226" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="138" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="140" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="710"><net_src comp="104" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="226" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="142" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="144" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="720"><net_src comp="104" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="226" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="146" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="723"><net_src comp="148" pin="0"/><net_sink comp="714" pin=3"/></net>

<net id="730"><net_src comp="104" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="226" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="732"><net_src comp="150" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="733"><net_src comp="152" pin="0"/><net_sink comp="724" pin=3"/></net>

<net id="740"><net_src comp="104" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="226" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="154" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="156" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="750"><net_src comp="104" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="226" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="158" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="753"><net_src comp="160" pin="0"/><net_sink comp="744" pin=3"/></net>

<net id="760"><net_src comp="104" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="226" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="762"><net_src comp="162" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="763"><net_src comp="164" pin="0"/><net_sink comp="754" pin=3"/></net>

<net id="767"><net_src comp="610" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="614" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="624" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="634" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="644" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="654" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="664" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="674" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="684" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="694" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="704" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="714" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="724" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="734" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="744" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="754" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="764" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="780" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="768" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="784" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="764" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="780" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="768" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="784" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="772" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="792" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="776" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="788" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="772" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="792" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="776" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="788" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="796" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="812" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="800" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="816" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="796" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="812" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="800" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="816" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="804" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="824" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="808" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="820" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="804" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="824" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="808" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="820" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="961"><net_src comp="166" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="592" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="963"><net_src comp="168" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="968"><net_src comp="592" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="972"><net_src comp="969" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="975"><net_src comp="969" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="976"><net_src comp="969" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="977"><net_src comp="969" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="978"><net_src comp="969" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="979"><net_src comp="969" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="980"><net_src comp="969" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="981"><net_src comp="969" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="982"><net_src comp="969" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="983"><net_src comp="969" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="984"><net_src comp="969" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="985"><net_src comp="969" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="986"><net_src comp="969" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="987"><net_src comp="969" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="991"><net_src comp="504" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="232" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="999"><net_src comp="514" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="246" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1007"><net_src comp="524" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="260" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1015"><net_src comp="534" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="274" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="544" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="288" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="554" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="302" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1039"><net_src comp="564" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="316" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1047"><net_src comp="574" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="330" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="509" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="239" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1063"><net_src comp="519" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1067"><net_src comp="253" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="529" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1075"><net_src comp="267" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1079"><net_src comp="539" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="281" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="549" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1091"><net_src comp="295" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1095"><net_src comp="559" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1099"><net_src comp="309" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1103"><net_src comp="569" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1107"><net_src comp="323" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1111"><net_src comp="579" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1115"><net_src comp="337" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1119"><net_src comp="222" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1122"><net_src comp="1116" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1126"><net_src comp="598" pin="4"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1131"><net_src comp="764" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1134"><net_src comp="1128" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1135"><net_src comp="1128" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1139"><net_src comp="768" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1142"><net_src comp="1136" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1143"><net_src comp="1136" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1147"><net_src comp="772" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1150"><net_src comp="1144" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1151"><net_src comp="1144" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1155"><net_src comp="776" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1158"><net_src comp="1152" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1159"><net_src comp="1152" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1163"><net_src comp="780" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1166"><net_src comp="1160" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1167"><net_src comp="1160" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="1171"><net_src comp="784" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1174"><net_src comp="1168" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1175"><net_src comp="1168" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1179"><net_src comp="788" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1182"><net_src comp="1176" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1183"><net_src comp="1176" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="1187"><net_src comp="792" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1190"><net_src comp="1184" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1191"><net_src comp="1184" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1195"><net_src comp="796" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1198"><net_src comp="1192" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1199"><net_src comp="1192" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1203"><net_src comp="800" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1206"><net_src comp="1200" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1207"><net_src comp="1200" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1211"><net_src comp="804" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1214"><net_src comp="1208" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1215"><net_src comp="1208" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1219"><net_src comp="808" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1222"><net_src comp="1216" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1223"><net_src comp="1216" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1227"><net_src comp="812" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1230"><net_src comp="1224" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1231"><net_src comp="1224" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="1235"><net_src comp="816" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1238"><net_src comp="1232" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1239"><net_src comp="1232" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="1243"><net_src comp="820" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1246"><net_src comp="1240" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1247"><net_src comp="1240" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1251"><net_src comp="824" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1254"><net_src comp="1248" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1255"><net_src comp="1248" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1259"><net_src comp="956" pin="3"/><net_sink comp="1256" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0 | {5 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1 | {5 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2 | {5 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3 | {5 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4 | {5 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5 | {5 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6 | {5 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7 | {5 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0 | {5 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1 | {5 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2 | {5 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3 | {5 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4 | {5 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5 | {5 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6 | {5 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7 | {5 }
 - Input state : 
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : data_s1_stream_vector | {1 }
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0 | {}
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1 | {}
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2 | {}
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3 | {}
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4 | {}
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5 | {}
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6 | {}
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7 | {}
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0 | {}
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1 | {}
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2 | {}
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3 | {}
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4 | {}
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5 | {}
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6 | {}
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		m93_load : 1
		m : 2
		lshr_ln : 2
		d0 : 1
		d0_13 : 1
		d0_14 : 1
		d0_15 : 1
		d1_34 : 1
		d1_35 : 1
		d1 : 1
		d1_36 : 1
		d0_16 : 1
		d0_17 : 1
		d0_18 : 1
		d0_19 : 1
		d1_37 : 1
		d1_38 : 1
		d1_32 : 1
		d1_39 : 1
		muxLogicI0_to_d2_real : 2
		muxLogicI1_to_d2_real : 2
		muxLogicI0_to_d2_imag : 2
		muxLogicI1_to_d2_imag : 2
		muxLogicI0_to_d3_real : 2
		muxLogicI1_to_d3_real : 2
		muxLogicI0_to_d3_imag : 2
		muxLogicI1_to_d3_imag : 2
		muxLogicI0_to_d2_real_7 : 2
		muxLogicI1_to_d2_real_7 : 2
		muxLogicI0_to_d2_imag_7 : 2
		muxLogicI1_to_d2_imag_7 : 2
		muxLogicI0_to_d3_real_7 : 2
		muxLogicI1_to_d3_real_7 : 2
		muxLogicI0_to_d3_imag_7 : 2
		muxLogicI1_to_d3_imag_7 : 2
		muxLogicI0_to_d2_real_8 : 2
		muxLogicI1_to_d2_real_8 : 2
		muxLogicI0_to_d2_imag_8 : 2
		muxLogicI1_to_d2_imag_8 : 2
		muxLogicI0_to_d3_real_8 : 2
		muxLogicI1_to_d3_real_8 : 2
		muxLogicI0_to_d3_imag_8 : 2
		muxLogicI1_to_d3_imag_8 : 2
		muxLogicI0_to_d2_real_9 : 2
		muxLogicI1_to_d2_real_9 : 2
		muxLogicI0_to_d2_imag_9 : 2
		muxLogicI1_to_d2_imag_9 : 2
		muxLogicI0_to_d3_real_9 : 2
		muxLogicI1_to_d3_real_9 : 2
		muxLogicI0_to_d3_imag_9 : 2
		muxLogicI1_to_d3_imag_9 : 2
		tmp : 3
		store_ln478 : 3
		br_ln478 : 4
	State 2
	State 3
	State 4
	State 5
		specfucore_ln425 : 1
		rend30_i : 1
		specfucore_ln426 : 1
		rend28_i : 1
		specfucore_ln427 : 1
		rend26_i : 1
		specfucore_ln428 : 1
		rend24_i : 1
		specfucore_ln425 : 1
		rend22_i : 1
		specfucore_ln426 : 1
		rend20_i : 1
		specfucore_ln427 : 1
		rend18_i : 1
		specfucore_ln428 : 1
		rend16_i : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr : 1
		specfucore_ln425 : 1
		rend14_i : 1
		specfucore_ln426 : 1
		rend12_i : 1
		specfucore_ln427 : 1
		rend10_i : 1
		specfucore_ln428 : 1
		rend8_i : 1
		specfucore_ln425 : 1
		rend6_i : 1
		specfucore_ln426 : 1
		rend4_i : 1
		specfucore_ln427 : 1
		rend2_i : 1
		specfucore_ln428 : 1
		rend_i : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr : 1
		muxLogicRAMData_to_store_ln494 : 1
		muxLogicRAMAddr_to_store_ln494 : 2
		store_ln494 : 2
		muxLogicRAMData_to_store_ln495 : 1
		muxLogicRAMAddr_to_store_ln495 : 2
		store_ln495 : 2
		muxLogicRAMData_to_store_ln496 : 1
		muxLogicRAMAddr_to_store_ln496 : 2
		store_ln496 : 2
		muxLogicRAMData_to_store_ln497 : 1
		muxLogicRAMAddr_to_store_ln497 : 2
		store_ln497 : 2
		muxLogicRAMData_to_store_ln494 : 1
		muxLogicRAMAddr_to_store_ln494 : 2
		store_ln494 : 2
		muxLogicRAMData_to_store_ln495 : 1
		muxLogicRAMAddr_to_store_ln495 : 2
		store_ln495 : 2
		muxLogicRAMData_to_store_ln496 : 1
		muxLogicRAMAddr_to_store_ln496 : 2
		store_ln496 : 2
		muxLogicRAMData_to_store_ln497 : 1
		muxLogicRAMAddr_to_store_ln497 : 2
		store_ln497 : 2
		muxLogicRAMData_to_store_ln494 : 1
		muxLogicRAMAddr_to_store_ln494 : 2
		store_ln494 : 2
		muxLogicRAMData_to_store_ln495 : 1
		muxLogicRAMAddr_to_store_ln495 : 2
		store_ln495 : 2
		muxLogicRAMData_to_store_ln496 : 1
		muxLogicRAMAddr_to_store_ln496 : 2
		store_ln496 : 2
		muxLogicRAMData_to_store_ln497 : 1
		muxLogicRAMAddr_to_store_ln497 : 2
		store_ln497 : 2
		muxLogicRAMData_to_store_ln494 : 1
		muxLogicRAMAddr_to_store_ln494 : 2
		store_ln494 : 2
		muxLogicRAMData_to_store_ln495 : 1
		muxLogicRAMAddr_to_store_ln495 : 2
		store_ln495 : 2
		muxLogicRAMData_to_store_ln496 : 1
		muxLogicRAMAddr_to_store_ln496 : 2
		store_ln496 : 2
		muxLogicRAMData_to_store_ln497 : 1
		muxLogicRAMAddr_to_store_ln497 : 2
		store_ln497 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                      grp_fu_504                     |    0    |   147   |   356   |
|          |                      grp_fu_509                     |    0    |   147   |   356   |
|          |                      grp_fu_514                     |    0    |   147   |   356   |
|          |                      grp_fu_519                     |    0    |   147   |   356   |
|          |                      grp_fu_524                     |    0    |   147   |   356   |
|          |                      grp_fu_529                     |    0    |   147   |   356   |
|          |                      grp_fu_534                     |    0    |   147   |   356   |
|   fadd   |                      grp_fu_539                     |    0    |   147   |   356   |
|          |                      grp_fu_544                     |    0    |   147   |   356   |
|          |                      grp_fu_549                     |    0    |   147   |   356   |
|          |                      grp_fu_554                     |    0    |   147   |   356   |
|          |                      grp_fu_559                     |    0    |   147   |   356   |
|          |                      grp_fu_564                     |    0    |   147   |   356   |
|          |                      grp_fu_569                     |    0    |   147   |   356   |
|          |                      grp_fu_574                     |    0    |   147   |   356   |
|          |                      grp_fu_579                     |    0    |   147   |   356   |
|----------|-----------------------------------------------------|---------|---------|---------|
|    add   |                       m_fu_592                      |    0    |    0    |    9    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   read   |        data_s1_stream_vector_read_read_fu_226       |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                    lshr_ln_fu_598                   |    0    |    0    |    0    |
|          |                 trunc_ln481_1_fu_614                |    0    |    0    |    0    |
|          |                 trunc_ln481_2_fu_624                |    0    |    0    |    0    |
|          |                 trunc_ln481_3_fu_634                |    0    |    0    |    0    |
|          |                 trunc_ln481_4_fu_644                |    0    |    0    |    0    |
|          |                 trunc_ln481_5_fu_654                |    0    |    0    |    0    |
|          |                 trunc_ln481_6_fu_664                |    0    |    0    |    0    |
|partselect|                 trunc_ln481_7_fu_674                |    0    |    0    |    0    |
|          |                 trunc_ln481_8_fu_684                |    0    |    0    |    0    |
|          |                 trunc_ln481_9_fu_694                |    0    |    0    |    0    |
|          |                 trunc_ln481_s_fu_704                |    0    |    0    |    0    |
|          |                trunc_ln481_10_fu_714                |    0    |    0    |    0    |
|          |                trunc_ln481_11_fu_724                |    0    |    0    |    0    |
|          |                trunc_ln481_12_fu_734                |    0    |    0    |    0    |
|          |                trunc_ln481_13_fu_744                |    0    |    0    |    0    |
|          |                trunc_ln481_14_fu_754                |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          | muxLogicFIFOCE_to_data_s1_stream_vector_read_fu_608 |    0    |    0    |    0    |
|          |                      grp_fu_828                     |    0    |    0    |    0    |
|          |                      grp_fu_832                     |    0    |    0    |    0    |
|          |                      grp_fu_836                     |    0    |    0    |    0    |
|          |                      grp_fu_840                     |    0    |    0    |    0    |
|          |                      grp_fu_844                     |    0    |    0    |    0    |
|          |                      grp_fu_848                     |    0    |    0    |    0    |
|          |                      grp_fu_852                     |    0    |    0    |    0    |
|          |                      grp_fu_856                     |    0    |    0    |    0    |
|          |                      grp_fu_860                     |    0    |    0    |    0    |
|          |                      grp_fu_864                     |    0    |    0    |    0    |
|          |                      grp_fu_868                     |    0    |    0    |    0    |
|          |                      grp_fu_872                     |    0    |    0    |    0    |
|          |                      grp_fu_876                     |    0    |    0    |    0    |
|          |                      grp_fu_880                     |    0    |    0    |    0    |
|          |                      grp_fu_884                     |    0    |    0    |    0    |
|          |                      grp_fu_888                     |    0    |    0    |    0    |
|          |                      grp_fu_892                     |    0    |    0    |    0    |
|          |                      grp_fu_896                     |    0    |    0    |    0    |
|          |                      grp_fu_900                     |    0    |    0    |    0    |
|          |                      grp_fu_904                     |    0    |    0    |    0    |
|          |                      grp_fu_908                     |    0    |    0    |    0    |
|          |                      grp_fu_912                     |    0    |    0    |    0    |
|          |                      grp_fu_916                     |    0    |    0    |    0    |
|          |                      grp_fu_920                     |    0    |    0    |    0    |
|          |                      grp_fu_924                     |    0    |    0    |    0    |
|          |                      grp_fu_928                     |    0    |    0    |    0    |
|          |                      grp_fu_932                     |    0    |    0    |    0    |
|          |                      grp_fu_936                     |    0    |    0    |    0    |
|          |                      grp_fu_940                     |    0    |    0    |    0    |
|          |                      grp_fu_944                     |    0    |    0    |    0    |
|          |                      grp_fu_948                     |    0    |    0    |    0    |
| muxlogic |                      grp_fu_952                     |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln494_fu_988        |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln494_fu_992        |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln495_fu_996        |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln495_fu_1000       |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln496_fu_1004       |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln496_fu_1008       |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln497_fu_1012       |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln497_fu_1016       |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln494_fu_1020       |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln494_fu_1024       |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln495_fu_1028       |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln495_fu_1032       |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln496_fu_1036       |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln496_fu_1040       |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln497_fu_1044       |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln497_fu_1048       |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln494_fu_1052       |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln494_fu_1056       |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln495_fu_1060       |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln495_fu_1064       |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln496_fu_1068       |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln496_fu_1072       |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln497_fu_1076       |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln497_fu_1080       |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln494_fu_1084       |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln494_fu_1088       |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln495_fu_1092       |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln495_fu_1096       |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln496_fu_1100       |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln496_fu_1104       |    0    |    0    |    0    |
|          |        muxLogicRAMData_to_store_ln497_fu_1108       |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_store_ln497_fu_1112       |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   trunc  |                  trunc_ln481_fu_610                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
| bitselect|                      tmp_fu_956                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   zext   |                  zext_ln478_fu_969                  |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   Total  |                                                     |    0    |   2352  |   5705  |
|----------|-----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| d0_13_reg_1136 |   32   |
| d0_14_reg_1144 |   32   |
| d0_15_reg_1152 |   32   |
| d0_16_reg_1192 |   32   |
| d0_17_reg_1200 |   32   |
| d0_18_reg_1208 |   32   |
| d0_19_reg_1216 |   32   |
|   d0_reg_1128  |   32   |
| d1_32_reg_1240 |   32   |
| d1_34_reg_1160 |   32   |
| d1_35_reg_1168 |   32   |
| d1_36_reg_1184 |   32   |
| d1_37_reg_1224 |   32   |
| d1_38_reg_1232 |   32   |
| d1_39_reg_1248 |   32   |
|   d1_reg_1176  |   32   |
|lshr_ln_reg_1123|    5   |
|  m93_reg_1116  |    9   |
|  tmp_reg_1256  |    1   |
+----------------+--------+
|      Total     |   527  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_828 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_832 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_836 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_840 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_844 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_848 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_852 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_856 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_860 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_864 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_868 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_872 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_876 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_880 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_884 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_888 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_892 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_896 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_900 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_904 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_908 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_912 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_916 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_920 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_924 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_928 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_932 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_936 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_940 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_944 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_948 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_952 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |  2048  ||   12.8  ||    0    ||   1024  |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |  2352  |  5705  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    0   |  1024  |
|  Register |    -   |    -   |   527  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |  2879  |  6729  |
+-----------+--------+--------+--------+--------+
