strict digraph "" {
	node [label="\N"];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f4cc69129d0>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4cc6912c10>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:AL" -> "19:IF"	[cond="[]",
		lineno=None];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cc6912c90>",
		fillcolor=firebrick,
		label="22:NS
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cc6912c90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_18:AL"	[def_var="['r_reg']",
		label="Leaf_18:AL"];
	"22:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cc6912e50>",
		fillcolor=firebrick,
		label="20:NS
r_reg <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cc6912e50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"19:IF" -> "22:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=19];
	"19:IF" -> "20:NS"	[cond="['reset']",
		label=reset,
		lineno=19];
}
