{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695186116877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695186116881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 23:01:56 2023 " "Processing started: Tue Sep 19 23:01:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695186116881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695186116881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Homework2 -c Homework2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Homework2 -c Homework2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695186116881 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1695186117312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695186117344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695186117345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw2p4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw2p4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Majority-Behavorial " "Found design unit 1: Majority-Behavorial" {  } { { "HW2P4.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/HW2P4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695186124536 ""} { "Info" "ISGN_ENTITY_NAME" "1 Majority " "Found entity 1: Majority" {  } { { "HW2P4.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/HW2P4.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695186124536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695186124536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw2p3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw2p3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 find_errors-not_good " "Found design unit 1: find_errors-not_good" {  } { { "HW2P3.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/HW2P3.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695186124538 ""} { "Info" "ISGN_ENTITY_NAME" "1 find_errors " "Found entity 1: find_errors" {  } { { "HW2P3.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/HW2P3.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695186124538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695186124538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw2p1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw2p1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator2-Behavioral " "Found design unit 1: comparator2-Behavioral" {  } { { "HW2P1.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/HW2P1.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695186124540 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator2 " "Found entity 1: comparator2" {  } { { "HW2P1.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/HW2P1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695186124540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695186124540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "homework2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file homework2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Homework2-Behavioral " "Found design unit 1: Homework2-Behavioral" {  } { { "Homework2.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695186124542 ""} { "Info" "ISGN_ENTITY_NAME" "1 Homework2 " "Found entity 1: Homework2" {  } { { "Homework2.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695186124542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695186124542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw2p5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw2p5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HW2Q5-Behavorial " "Found design unit 1: HW2Q5-Behavorial" {  } { { "HW2P5.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/HW2P5.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695186124544 ""} { "Info" "ISGN_ENTITY_NAME" "1 HW2Q5 " "Found entity 1: HW2Q5" {  } { { "HW2P5.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/HW2P5.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695186124544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695186124544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Homework2 " "Elaborating entity \"Homework2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695186124572 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Homework2.vhd(44) " "VHDL Subtype or Type Declaration warning at Homework2.vhd(44): subtype or type has null range" {  } { { "Homework2.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 44 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1695186124573 "|Homework2"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Homework2.vhd(65) " "VHDL Subtype or Type Declaration warning at Homework2.vhd(65): subtype or type has null range" {  } { { "Homework2.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 65 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1695186124573 "|Homework2"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "Homework2.vhd(90) " "VHDL warning at Homework2.vhd(90): ignored assignment of value to null range" {  } { { "Homework2.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 90 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1695186124573 "|Homework2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_errors find_errors:U0 " "Elaborating entity \"find_errors\" for hierarchy \"find_errors:U0\"" {  } { { "Homework2.vhd" "U0" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695186124574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Majority Majority:U1 " "Elaborating entity \"Majority\" for hierarchy \"Majority:U1\"" {  } { { "Homework2.vhd" "U1" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695186124575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW2Q5 HW2Q5:U2 " "Elaborating entity \"HW2Q5\" for hierarchy \"HW2Q5:U2\"" {  } { { "Homework2.vhd" "U2" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695186124576 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695186125021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695186125129 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695186126229 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695186126229 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a0\[3\] " "No output dependent on input pin \"a0\[3\]\"" {  } { { "Homework2.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695186126249 "|Homework2|a0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a0\[2\] " "No output dependent on input pin \"a0\[2\]\"" {  } { { "Homework2.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695186126249 "|Homework2|a0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a0\[1\] " "No output dependent on input pin \"a0\[1\]\"" {  } { { "Homework2.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695186126249 "|Homework2|a0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a0\[0\] " "No output dependent on input pin \"a0\[0\]\"" {  } { { "Homework2.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695186126249 "|Homework2|a0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c0\[0\] " "No output dependent on input pin \"c0\[0\]\"" {  } { { "Homework2.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695186126249 "|Homework2|c0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c0\[1\] " "No output dependent on input pin \"c0\[1\]\"" {  } { { "Homework2.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695186126249 "|Homework2|c0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c0\[2\] " "No output dependent on input pin \"c0\[2\]\"" {  } { { "Homework2.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695186126249 "|Homework2|c0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c0\[3\] " "No output dependent on input pin \"c0\[3\]\"" {  } { { "Homework2.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695186126249 "|Homework2|c0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c0\[4\] " "No output dependent on input pin \"c0\[4\]\"" {  } { { "Homework2.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695186126249 "|Homework2|c0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c0\[5\] " "No output dependent on input pin \"c0\[5\]\"" {  } { { "Homework2.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/Homework2.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695186126249 "|Homework2|c0[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695186126249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695186126250 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695186126250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695186126250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695186126250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695186126263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 23:02:06 2023 " "Processing ended: Tue Sep 19 23:02:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695186126263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695186126263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695186126263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695186126263 ""}
