INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_vote_counter_core'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/rol_8b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rol_8b'
