CONFIG_FPGA_DFL=m
CONFIG_FPGA_DFL_FME=m
CONFIG_FPGA_DFL_FME_MGR=m
CONFIG_FPGA_DFL_FME_BRIDGE=m
CONFIG_FPGA_DFL_FME_REGION=m
CONFIG_FPGA_DFL_AFU=m
CONFIG_FPGA_DFL_N3000_NIOS=m
CONFIG_FPGA_DFL_SPI_ALTERA=m
CONFIG_FPGA_DFL_PCI=m
CONFIG_FPGA_DFl_HSSI=m
CONFIG_FPGA_DFL_INTEL_S10_IOPLL=m

CONFIG_FPGA_VFIO_MDEV_DFL=m

CONFIG_FPGA=m
CONFIG_FPGA_BRIDGE=m
CONFIG_FPGA_REGION=m

CONFIG_SENSORS_INTEL_M10_BMC_HWMON=m
CONFIG_MFD_INTEL_M10_BMC=m
CONFIG_MFD_INTEL_M10_BMC_SECURE=m

CONFIG_SPI=y
CONFIG_SPI_MASTER=y
CONFIG_SPI_ALTERA=m

CONFIG_FPGA_DFL_ETH_GROUP=m
CONFIG_INTEL_S10_PHY=m
CONFIG_S10HSSI=m
CONFIG_NET_VENDOR_SILICOM=y
CONFIG_FIXED_PHY=m
CONFIG_N5010_HSSI=m
CONFIG_INTEL_M10_BMC_PKVL=m

CONFIG_REGMAP_MMIO=m

CONFIG_IFPGA_SEC_MGR=m

CONFIG_MEMORY=y
CONFIG_FPGA_DFL_EMIF=m

CONFIG_IIO_INTERRUPT_TRIGGER=m
