INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'cc_cmplr_v3_0_3806dcf7c55070c5'...
Applying external generics to 'cc_cmplr_v3_0_3806dcf7c55070c5'...
Delivering EJava files for 'cc_cmplr_v3_0_3806dcf7c55070c5'...
Generating implementation netlist for 'cc_cmplr_v3_0_3806dcf7c55070c5'...
INFO:sim - Pre-processing HDL files for 'cc_cmplr_v3_0_3806dcf7c55070c5'...
Running synthesis for 'cc_cmplr_v3_0_3806dcf7c55070c5'
Running ngcbuild...
Writing VHO instantiation template for 'cc_cmplr_v3_0_3806dcf7c55070c5'...
Writing VHDL behavioral simulation model for 'cc_cmplr_v3_0_3806dcf7c55070c5'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cdf10804425d50db8/tmp/_cg/cc_cmplr_v3_0_3806
dcf7c55070c5
Delivered 1 file into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cdf10804425d50db8/tmp/_cg/cc_cmplr_v3_0_3806
dcf7c55070c5
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project file for 'cc_cmplr_v3_0_3806dcf7c55070c5'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cc_cmplr_v3_0_7323c2785151974c'...
Applying external generics to 'cc_cmplr_v3_0_7323c2785151974c'...
Delivering EJava files for 'cc_cmplr_v3_0_7323c2785151974c'...
Generating implementation netlist for 'cc_cmplr_v3_0_7323c2785151974c'...
INFO:sim - Pre-processing HDL files for 'cc_cmplr_v3_0_7323c2785151974c'...
Running synthesis for 'cc_cmplr_v3_0_7323c2785151974c'
Running ngcbuild...
Writing VHO instantiation template for 'cc_cmplr_v3_0_7323c2785151974c'...
Writing VHDL behavioral simulation model for 'cc_cmplr_v3_0_7323c2785151974c'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cdf10804425d50db8/tmp/_cg/cc_cmplr_v3_0_7323
c2785151974c
Delivered 1 file into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cdf10804425d50db8/tmp/_cg/cc_cmplr_v3_0_7323
c2785151974c
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project file for 'cc_cmplr_v3_0_7323c2785151974c'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_0c5343f883152f35'...
Applying external generics to 'fr_cmplr_v6_3_0c5343f883152f35'...
Delivering associated files for 'fr_cmplr_v6_3_0c5343f883152f35'...
Delivering EJava files for 'fr_cmplr_v6_3_0c5343f883152f35'...
Generating implementation netlist for 'fr_cmplr_v6_3_0c5343f883152f35'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_0c5343f883152f35'...
Running synthesis for 'fr_cmplr_v6_3_0c5343f883152f35'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_0c5343f883152f35'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_0c5343f883152f35'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_0c5343f883152f35'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_a2b5511a102bea59'...
Applying external generics to 'fr_cmplr_v6_3_a2b5511a102bea59'...
Delivering associated files for 'fr_cmplr_v6_3_a2b5511a102bea59'...
Delivering EJava files for 'fr_cmplr_v6_3_a2b5511a102bea59'...
Generating implementation netlist for 'fr_cmplr_v6_3_a2b5511a102bea59'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_a2b5511a102bea59'...
Running synthesis for 'fr_cmplr_v6_3_a2b5511a102bea59'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_a2b5511a102bea59'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_a2b5511a102bea59'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_a2b5511a102bea59'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_f58d61716b45971c'...
Applying external generics to 'fr_cmplr_v6_3_f58d61716b45971c'...
Delivering associated files for 'fr_cmplr_v6_3_f58d61716b45971c'...
Delivering EJava files for 'fr_cmplr_v6_3_f58d61716b45971c'...
Generating implementation netlist for 'fr_cmplr_v6_3_f58d61716b45971c'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_f58d61716b45971c'...
Running synthesis for 'fr_cmplr_v6_3_f58d61716b45971c'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_f58d61716b45971c'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_f58d61716b45971c'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_f58d61716b45971c'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
