Simulator report for sisau
Thu Apr 18 23:50:08 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 ms       ;
; Simulation Netlist Size     ; 234 nodes    ;
; Simulation Coverage         ;      50.62 % ;
; Total Number of Transitions ; 542304       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C5T144C8  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      50.62 % ;
; Total nodes checked                                 ; 234          ;
; Total output ports checked                          ; 241          ;
; Total output ports with complete 1/0-value coverage ; 122          ;
; Total output ports with no 1/0-value coverage       ; 118          ;
; Total output ports with no 1-value coverage         ; 118          ;
; Total output ports with no 0-value coverage         ; 119          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; Node Name                                                                          ; Output Port Name                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; |main|generator_semnalPWM:inst7|inst15                                             ; |main|generator_semnalPWM:inst7|inst15                                             ; regout           ;
; |main|generator_semnalPWM:inst7|inst3                                              ; |main|generator_semnalPWM:inst7|inst3                                              ; combout          ;
; |main|numarator_1000:inst|numarator_10:inst2|inst12                                ; |main|numarator_1000:inst|numarator_10:inst2|inst12                                ; regout           ;
; |main|numarator_1000:inst|numarator_10:inst2|inst11                                ; |main|numarator_1000:inst|numarator_10:inst2|inst11                                ; regout           ;
; |main|numarator_1000:inst|numarator_10:inst2|inst10                                ; |main|numarator_1000:inst|numarator_10:inst2|inst10                                ; regout           ;
; |main|numarator_1000:inst|numarator_10:inst2|inst9                                 ; |main|numarator_1000:inst|numarator_10:inst2|inst9                                 ; regout           ;
; |main|numarator_1000:inst|numarator_10:inst1|inst12                                ; |main|numarator_1000:inst|numarator_10:inst1|inst12                                ; regout           ;
; |main|numarator_1000:inst|numarator_10:inst1|inst11                                ; |main|numarator_1000:inst|numarator_10:inst1|inst11                                ; regout           ;
; |main|numarator_1000:inst|numarator_10:inst1|inst10                                ; |main|numarator_1000:inst|numarator_10:inst1|inst10                                ; regout           ;
; |main|numarator_1000:inst|numarator_10:inst1|inst9                                 ; |main|numarator_1000:inst|numarator_10:inst1|inst9                                 ; regout           ;
; |main|numarator_1000:inst|numarator_10:inst|inst12                                 ; |main|numarator_1000:inst|numarator_10:inst|inst12                                 ; regout           ;
; |main|numarator_1000:inst|numarator_10:inst|inst11                                 ; |main|numarator_1000:inst|numarator_10:inst|inst11                                 ; regout           ;
; |main|numarator_1000:inst|numarator_10:inst|inst10                                 ; |main|numarator_1000:inst|numarator_10:inst|inst10                                 ; regout           ;
; |main|numarator_1000:inst|numarator_10:inst|inst9                                  ; |main|numarator_1000:inst|numarator_10:inst|inst9                                  ; regout           ;
; |main|generator_semnalPWM:inst12|inst15                                            ; |main|generator_semnalPWM:inst12|inst15                                            ; regout           ;
; |main|generator_semnalPWM:inst12|inst3                                             ; |main|generator_semnalPWM:inst12|inst3                                             ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~3                                   ; |main|Logica_miscare:inst6|directie_driverB[0]~3                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~4                                   ; |main|Logica_miscare:inst6|directie_driverB[0]~4                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverA[1]~2                                   ; |main|Logica_miscare:inst6|directie_driverA[1]~2                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[1]~5                                   ; |main|Logica_miscare:inst6|directie_driverB[1]~5                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[1]~7                                   ; |main|Logica_miscare:inst6|directie_driverB[1]~7                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverA[0]~3                                   ; |main|Logica_miscare:inst6|directie_driverA[0]~3                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverA[0]~4                                   ; |main|Logica_miscare:inst6|directie_driverA[0]~4                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverA[1]~5                                   ; |main|Logica_miscare:inst6|directie_driverA[1]~5                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverA[1]~6                                   ; |main|Logica_miscare:inst6|directie_driverA[1]~6                                   ; combout          ;
; |main|numarator_1000:inst|numarator_10:inst2|inst12~0                              ; |main|numarator_1000:inst|numarator_10:inst2|inst12~0                              ; combout          ;
; |main|numarator_1000:inst|numarator_10:inst2|inst11~0                              ; |main|numarator_1000:inst|numarator_10:inst2|inst11~0                              ; combout          ;
; |main|numarator_1000:inst|numarator_10:inst2|inst10~0                              ; |main|numarator_1000:inst|numarator_10:inst2|inst10~0                              ; combout          ;
; |main|numarator_1000:inst|numarator_10:inst1|inst12~0                              ; |main|numarator_1000:inst|numarator_10:inst1|inst12~0                              ; combout          ;
; |main|numarator_1000:inst|numarator_10:inst1|inst11~0                              ; |main|numarator_1000:inst|numarator_10:inst1|inst11~0                              ; combout          ;
; |main|numarator_1000:inst|numarator_10:inst1|inst10~0                              ; |main|numarator_1000:inst|numarator_10:inst1|inst10~0                              ; combout          ;
; |main|numarator_1000:inst|numarator_10:inst|inst12~0                               ; |main|numarator_1000:inst|numarator_10:inst|inst12~0                               ; combout          ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst12                               ; |main|divizor_frecventa:inst2|divizor_10:inst|inst12                               ; regout           ;
; |main|numarator_1000:inst|numarator_10:inst|inst11~0                               ; |main|numarator_1000:inst|numarator_10:inst|inst11~0                               ; combout          ;
; |main|numarator_1000:inst|numarator_10:inst|inst10~0                               ; |main|numarator_1000:inst|numarator_10:inst|inst10~0                               ; combout          ;
; |main|Logica_miscare:inst6|stanga~0                                                ; |main|Logica_miscare:inst6|stanga~0                                                ; combout          ;
; |main|numarator_1000:inst|inst3~0                                                  ; |main|numarator_1000:inst|inst3~0                                                  ; combout          ;
; |main|generator_semnalPWM:inst7|inst6~0                                            ; |main|generator_semnalPWM:inst7|inst6~0                                            ; combout          ;
; |main|generator_semnalPWM:inst7|inst6~1                                            ; |main|generator_semnalPWM:inst7|inst6~1                                            ; combout          ;
; |main|generator_semnalPWM:inst7|inst6~2                                            ; |main|generator_semnalPWM:inst7|inst6~2                                            ; combout          ;
; |main|generator_semnalPWM:inst7|inst6~3                                            ; |main|generator_semnalPWM:inst7|inst6~3                                            ; combout          ;
; |main|generator_semnalPWM:inst7|inst                                               ; |main|generator_semnalPWM:inst7|inst                                               ; combout          ;
; |main|numarator_1000:inst|inst13                                                   ; |main|numarator_1000:inst|inst13                                                   ; combout          ;
; |main|numarator_1000:inst|inst12                                                   ; |main|numarator_1000:inst|inst12                                                   ; combout          ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst10                               ; |main|divizor_frecventa:inst2|divizor_10:inst|inst10                               ; regout           ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst11                               ; |main|divizor_frecventa:inst2|divizor_10:inst|inst11                               ; regout           ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst9                                ; |main|divizor_frecventa:inst2|divizor_10:inst|inst9                                ; regout           ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst12~0                             ; |main|divizor_frecventa:inst2|divizor_10:inst|inst12~0                             ; combout          ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst10~0                             ; |main|divizor_frecventa:inst2|divizor_10:inst|inst10~0                             ; combout          ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst11~0                             ; |main|divizor_frecventa:inst2|divizor_10:inst|inst11~0                             ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10          ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9           ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9           ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12         ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10         ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11         ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9          ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12         ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10         ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11         ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9          ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12          ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10          ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11          ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9           ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9           ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11~0        ; combout          ;
; |main|generator_semnalPWM:inst7|inst15~0                                           ; |main|generator_semnalPWM:inst7|inst15~0                                           ; combout          ;
; |main|numarator_1000:inst|numarator_10:inst2|inst9~0                               ; |main|numarator_1000:inst|numarator_10:inst2|inst9~0                               ; combout          ;
; |main|numarator_1000:inst|numarator_10:inst1|inst9~0                               ; |main|numarator_1000:inst|numarator_10:inst1|inst9~0                               ; combout          ;
; |main|numarator_1000:inst|numarator_10:inst|inst9~0                                ; |main|numarator_1000:inst|numarator_10:inst|inst9~0                                ; combout          ;
; |main|generator_semnalPWM:inst12|inst15~0                                          ; |main|generator_semnalPWM:inst12|inst15~0                                          ; combout          ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst9~0                              ; |main|divizor_frecventa:inst2|divizor_10:inst|inst9~0                              ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9~0         ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9~0         ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9~0         ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9~0         ; combout          ;
; |main|generator_semnalPWM:inst12|inst                                              ; |main|generator_semnalPWM:inst12|inst                                              ; combout          ;
; |main|Logica_miscare:inst6|stanga                                                  ; |main|Logica_miscare:inst6|stanga                                                  ; combout          ;
; |main|Logica_miscare:inst6|dreapta                                                 ; |main|Logica_miscare:inst6|dreapta                                                 ; combout          ;
; |main|PWM_B                                                                        ; |main|PWM_B                                                                        ; padio            ;
; |main|A[11]                                                                        ; |main|A[11]                                                                        ; padio            ;
; |main|A[10]                                                                        ; |main|A[10]                                                                        ; padio            ;
; |main|A[9]                                                                         ; |main|A[9]                                                                         ; padio            ;
; |main|A[8]                                                                         ; |main|A[8]                                                                         ; padio            ;
; |main|A[7]                                                                         ; |main|A[7]                                                                         ; padio            ;
; |main|A[6]                                                                         ; |main|A[6]                                                                         ; padio            ;
; |main|A[5]                                                                         ; |main|A[5]                                                                         ; padio            ;
; |main|A[4]                                                                         ; |main|A[4]                                                                         ; padio            ;
; |main|A[3]                                                                         ; |main|A[3]                                                                         ; padio            ;
; |main|A[2]                                                                         ; |main|A[2]                                                                         ; padio            ;
; |main|A[1]                                                                         ; |main|A[1]                                                                         ; padio            ;
; |main|A[0]                                                                         ; |main|A[0]                                                                         ; padio            ;
; |main|PWM_A                                                                        ; |main|PWM_A                                                                        ; padio            ;
; |main|PWM_C                                                                        ; |main|PWM_C                                                                        ; padio            ;
; |main|C_IN1_D2                                                                     ; |main|C_IN1_D2                                                                     ; padio            ;
; |main|C_IN2_D2                                                                     ; |main|C_IN2_D2                                                                     ; padio            ;
; |main|D_IN3_D2                                                                     ; |main|D_IN3_D2                                                                     ; padio            ;
; |main|D_IN4_D2                                                                     ; |main|D_IN4_D2                                                                     ; padio            ;
; |main|A_IN1_D1                                                                     ; |main|A_IN1_D1                                                                     ; padio            ;
; |main|A_IN2_D1                                                                     ; |main|A_IN2_D1                                                                     ; padio            ;
; |main|B_IN3_D1                                                                     ; |main|B_IN3_D1                                                                     ; padio            ;
; |main|B_IN4_D1                                                                     ; |main|B_IN4_D1                                                                     ; padio            ;
; |main|PWM_D                                                                        ; |main|PWM_D                                                                        ; padio            ;
; |main|senzor_3                                                                     ; |main|senzor_3~corein                                                              ; combout          ;
; |main|senzor_4                                                                     ; |main|senzor_4~corein                                                              ; combout          ;
; |main|senzor_2                                                                     ; |main|senzor_2~corein                                                              ; combout          ;
; |main|clk                                                                          ; |main|clk~corein                                                                   ; combout          ;
; |main|buton_START_STOP                                                             ; |main|buton_START_STOP~corein                                                      ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12~clkctrl ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12~clkctrl ; outclk           ;
; |main|clk~clkctrl                                                                  ; |main|clk~clkctrl                                                                  ; outclk           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12~clkctrl  ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12~clkctrl  ; outclk           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12~clkctrl ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12~clkctrl ; outclk           ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                   ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; Node Name                                                                          ; Output Port Name                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; |main|Logica_miscare:inst6|Add0~0                                                  ; |main|Logica_miscare:inst6|Add0~0                                                  ; combout          ;
; |main|Logica_miscare:inst6|Add0~0                                                  ; |main|Logica_miscare:inst6|Add0~1                                                  ; cout             ;
; |main|Logica_miscare:inst6|Add0~2                                                  ; |main|Logica_miscare:inst6|Add0~2                                                  ; combout          ;
; |main|Logica_miscare:inst6|Add0~2                                                  ; |main|Logica_miscare:inst6|Add0~3                                                  ; cout             ;
; |main|Logica_miscare:inst6|Add0~4                                                  ; |main|Logica_miscare:inst6|Add0~4                                                  ; combout          ;
; |main|Logica_miscare:inst6|Add0~4                                                  ; |main|Logica_miscare:inst6|Add0~5                                                  ; cout             ;
; |main|Logica_miscare:inst6|Add0~6                                                  ; |main|Logica_miscare:inst6|Add0~6                                                  ; combout          ;
; |main|Logica_miscare:inst6|Add0~6                                                  ; |main|Logica_miscare:inst6|Add0~7                                                  ; cout             ;
; |main|Logica_miscare:inst6|Add0~8                                                  ; |main|Logica_miscare:inst6|Add0~8                                                  ; combout          ;
; |main|Logica_miscare:inst6|Add0~8                                                  ; |main|Logica_miscare:inst6|Add0~9                                                  ; cout             ;
; |main|Logica_miscare:inst6|Add0~10                                                 ; |main|Logica_miscare:inst6|Add0~10                                                 ; combout          ;
; |main|Logica_miscare:inst6|Add0~10                                                 ; |main|Logica_miscare:inst6|Add0~11                                                 ; cout             ;
; |main|Logica_miscare:inst6|Add0~12                                                 ; |main|Logica_miscare:inst6|Add0~12                                                 ; combout          ;
; |main|Logica_miscare:inst6|Add0~12                                                 ; |main|Logica_miscare:inst6|Add0~13                                                 ; cout             ;
; |main|Logica_miscare:inst6|Add0~14                                                 ; |main|Logica_miscare:inst6|Add0~14                                                 ; combout          ;
; |main|START_STOP:inst15|inst                                                       ; |main|START_STOP:inst15|inst                                                       ; regout           ;
; |main|Selectie_proba:inst1|circuit[0]                                              ; |main|Selectie_proba:inst1|circuit[0]                                              ; regout           ;
; |main|Selectie_proba:inst1|circuit[1]                                              ; |main|Selectie_proba:inst1|circuit[1]                                              ; regout           ;
; |main|Selectie_proba:inst1|Decoder0~0                                              ; |main|Selectie_proba:inst1|Decoder0~0                                              ; combout          ;
; |main|Logica_miscare:inst6|directie_driverA[0]~0                                   ; |main|Logica_miscare:inst6|directie_driverA[0]~0                                   ; combout          ;
; |main|Selectie_proba:inst1|Decoder0~1                                              ; |main|Selectie_proba:inst1|Decoder0~1                                              ; combout          ;
; |main|Logica_miscare:inst6|directie_driverA[0]~1                                   ; |main|Logica_miscare:inst6|directie_driverA[0]~1                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~0                                   ; |main|Logica_miscare:inst6|directie_driverB[0]~0                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~1                                   ; |main|Logica_miscare:inst6|directie_driverB[0]~1                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~2                                   ; |main|Logica_miscare:inst6|directie_driverB[0]~2                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[1]~6                                   ; |main|Logica_miscare:inst6|directie_driverB[1]~6                                   ; combout          ;
; |main|Selectie_proba:inst1|led1                                                    ; |main|Selectie_proba:inst1|led1                                                    ; regout           ;
; |main|Selectie_proba:inst1|led2                                                    ; |main|Selectie_proba:inst1|led2                                                    ; regout           ;
; |main|Selectie_proba:inst1|led3                                                    ; |main|Selectie_proba:inst1|led3                                                    ; regout           ;
; |main|Logica_miscare:inst6|Equal5~0                                                ; |main|Logica_miscare:inst6|Equal5~0                                                ; combout          ;
; |main|Logica_miscare:inst6|always0~0                                               ; |main|Logica_miscare:inst6|always0~0                                               ; combout          ;
; |main|Selectie_proba:inst1|circuit[1]~0                                            ; |main|Selectie_proba:inst1|circuit[1]~0                                            ; combout          ;
; |main|debouncing:inst16|inst                                                       ; |main|debouncing:inst16|inst                                                       ; regout           ;
; |main|debouncing:inst16|inst1                                                      ; |main|debouncing:inst16|inst1                                                      ; regout           ;
; |main|debouncing:inst16|inst3                                                      ; |main|debouncing:inst16|inst3                                                      ; combout          ;
; |main|debouncing:inst5|inst                                                        ; |main|debouncing:inst5|inst                                                        ; regout           ;
; |main|debouncing:inst5|inst1                                                       ; |main|debouncing:inst5|inst1                                                       ; regout           ;
; |main|debouncing:inst5|inst3                                                       ; |main|debouncing:inst5|inst3                                                       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2                                ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2                                ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst                                 ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst                                 ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1                                ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1                                ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2~0                              ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2~0                              ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12         ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst~0                               ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst~0                               ; combout          ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1~0                              ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1~0                              ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10         ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11         ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9          ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12         ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10         ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11         ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9          ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12          ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11~0       ; combout          ;
; |main|Logica_miscare:inst6|count_ture~16                                           ; |main|Logica_miscare:inst6|count_ture~16                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture~17                                           ; |main|Logica_miscare:inst6|count_ture~17                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture~18                                           ; |main|Logica_miscare:inst6|count_ture~18                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture~19                                           ; |main|Logica_miscare:inst6|count_ture~19                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture~20                                           ; |main|Logica_miscare:inst6|count_ture~20                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture~21                                           ; |main|Logica_miscare:inst6|count_ture~21                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture~22                                           ; |main|Logica_miscare:inst6|count_ture~22                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture~23                                           ; |main|Logica_miscare:inst6|count_ture~23                                           ; combout          ;
; |main|START_STOP:inst15|inst~0                                                     ; |main|START_STOP:inst15|inst~0                                                     ; combout          ;
; |main|Selectie_proba:inst1|circuit[0]~1                                            ; |main|Selectie_proba:inst1|circuit[0]~1                                            ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9~0        ; combout          ;
; |main|Logica_miscare:inst6|count_ture[0]                                           ; |main|Logica_miscare:inst6|count_ture[0]                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture[1]                                           ; |main|Logica_miscare:inst6|count_ture[1]                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture[3]                                           ; |main|Logica_miscare:inst6|count_ture[3]                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture[2]                                           ; |main|Logica_miscare:inst6|count_ture[2]                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture[4]                                           ; |main|Logica_miscare:inst6|count_ture[4]                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture[5]                                           ; |main|Logica_miscare:inst6|count_ture[5]                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture[6]                                           ; |main|Logica_miscare:inst6|count_ture[6]                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture[7]                                           ; |main|Logica_miscare:inst6|count_ture[7]                                           ; combout          ;
; |main|factor_driverA[11]                                                           ; |main|factor_driverA[11]                                                           ; padio            ;
; |main|factor_driverA[10]                                                           ; |main|factor_driverA[10]                                                           ; padio            ;
; |main|factor_driverA[9]                                                            ; |main|factor_driverA[9]                                                            ; padio            ;
; |main|factor_driverA[8]                                                            ; |main|factor_driverA[8]                                                            ; padio            ;
; |main|factor_driverA[7]                                                            ; |main|factor_driverA[7]                                                            ; padio            ;
; |main|factor_driverA[6]                                                            ; |main|factor_driverA[6]                                                            ; padio            ;
; |main|factor_driverA[5]                                                            ; |main|factor_driverA[5]                                                            ; padio            ;
; |main|factor_driverA[4]                                                            ; |main|factor_driverA[4]                                                            ; padio            ;
; |main|factor_driverA[3]                                                            ; |main|factor_driverA[3]                                                            ; padio            ;
; |main|factor_driverA[2]                                                            ; |main|factor_driverA[2]                                                            ; padio            ;
; |main|factor_driverA[1]                                                            ; |main|factor_driverA[1]                                                            ; padio            ;
; |main|factor_driverA[0]                                                            ; |main|factor_driverA[0]                                                            ; padio            ;
; |main|factor_driverB[11]                                                           ; |main|factor_driverB[11]                                                           ; padio            ;
; |main|factor_driverB[10]                                                           ; |main|factor_driverB[10]                                                           ; padio            ;
; |main|factor_driverB[9]                                                            ; |main|factor_driverB[9]                                                            ; padio            ;
; |main|factor_driverB[8]                                                            ; |main|factor_driverB[8]                                                            ; padio            ;
; |main|factor_driverB[7]                                                            ; |main|factor_driverB[7]                                                            ; padio            ;
; |main|factor_driverB[6]                                                            ; |main|factor_driverB[6]                                                            ; padio            ;
; |main|factor_driverB[5]                                                            ; |main|factor_driverB[5]                                                            ; padio            ;
; |main|factor_driverB[4]                                                            ; |main|factor_driverB[4]                                                            ; padio            ;
; |main|factor_driverB[3]                                                            ; |main|factor_driverB[3]                                                            ; padio            ;
; |main|factor_driverB[2]                                                            ; |main|factor_driverB[2]                                                            ; padio            ;
; |main|factor_driverB[1]                                                            ; |main|factor_driverB[1]                                                            ; padio            ;
; |main|factor_driverB[0]                                                            ; |main|factor_driverB[0]                                                            ; padio            ;
; |main|info_circuit1                                                                ; |main|info_circuit1                                                                ; padio            ;
; |main|info_circuit2                                                                ; |main|info_circuit2                                                                ; padio            ;
; |main|info_circuit3                                                                ; |main|info_circuit3                                                                ; padio            ;
; |main|info_circuit1_board                                                          ; |main|info_circuit1_board                                                          ; padio            ;
; |main|info_circuit2_board                                                          ; |main|info_circuit2_board                                                          ; padio            ;
; |main|info_circuit3_board                                                          ; |main|info_circuit3_board                                                          ; padio            ;
; |main|circuit[1]                                                                   ; |main|circuit[1]                                                                   ; padio            ;
; |main|circuit[0]                                                                   ; |main|circuit[0]                                                                   ; padio            ;
; |main|senzon_1                                                                     ; |main|senzon_1~corein                                                              ; combout          ;
; |main|senzor_5                                                                     ; |main|senzor_5~corein                                                              ; combout          ;
; |main|buton_selectie                                                               ; |main|buton_selectie~corein                                                        ; combout          ;
; |main|debouncing:inst5|inst3~clkctrl                                               ; |main|debouncing:inst5|inst3~clkctrl                                               ; outclk           ;
; |main|Logica_miscare:inst6|always0~0clkctrl                                        ; |main|Logica_miscare:inst6|always0~0clkctrl                                        ; outclk           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12~clkctrl  ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12~clkctrl  ; outclk           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12~clkctrl ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12~clkctrl ; outclk           ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                   ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; Node Name                                                                          ; Output Port Name                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; |main|Logica_miscare:inst6|Add0~0                                                  ; |main|Logica_miscare:inst6|Add0~0                                                  ; combout          ;
; |main|Logica_miscare:inst6|Add0~0                                                  ; |main|Logica_miscare:inst6|Add0~1                                                  ; cout             ;
; |main|Logica_miscare:inst6|Add0~2                                                  ; |main|Logica_miscare:inst6|Add0~2                                                  ; combout          ;
; |main|Logica_miscare:inst6|Add0~2                                                  ; |main|Logica_miscare:inst6|Add0~3                                                  ; cout             ;
; |main|Logica_miscare:inst6|Add0~4                                                  ; |main|Logica_miscare:inst6|Add0~4                                                  ; combout          ;
; |main|Logica_miscare:inst6|Add0~4                                                  ; |main|Logica_miscare:inst6|Add0~5                                                  ; cout             ;
; |main|Logica_miscare:inst6|Add0~6                                                  ; |main|Logica_miscare:inst6|Add0~6                                                  ; combout          ;
; |main|Logica_miscare:inst6|Add0~6                                                  ; |main|Logica_miscare:inst6|Add0~7                                                  ; cout             ;
; |main|Logica_miscare:inst6|Add0~8                                                  ; |main|Logica_miscare:inst6|Add0~8                                                  ; combout          ;
; |main|Logica_miscare:inst6|Add0~8                                                  ; |main|Logica_miscare:inst6|Add0~9                                                  ; cout             ;
; |main|Logica_miscare:inst6|Add0~10                                                 ; |main|Logica_miscare:inst6|Add0~10                                                 ; combout          ;
; |main|Logica_miscare:inst6|Add0~10                                                 ; |main|Logica_miscare:inst6|Add0~11                                                 ; cout             ;
; |main|Logica_miscare:inst6|Add0~12                                                 ; |main|Logica_miscare:inst6|Add0~12                                                 ; combout          ;
; |main|Logica_miscare:inst6|Add0~12                                                 ; |main|Logica_miscare:inst6|Add0~13                                                 ; cout             ;
; |main|Logica_miscare:inst6|Add0~14                                                 ; |main|Logica_miscare:inst6|Add0~14                                                 ; combout          ;
; |main|START_STOP:inst15|inst                                                       ; |main|START_STOP:inst15|inst                                                       ; regout           ;
; |main|Selectie_proba:inst1|circuit[0]                                              ; |main|Selectie_proba:inst1|circuit[0]                                              ; regout           ;
; |main|Selectie_proba:inst1|circuit[1]                                              ; |main|Selectie_proba:inst1|circuit[1]                                              ; regout           ;
; |main|Selectie_proba:inst1|Decoder0~0                                              ; |main|Selectie_proba:inst1|Decoder0~0                                              ; combout          ;
; |main|Logica_miscare:inst6|directie_driverA[0]~0                                   ; |main|Logica_miscare:inst6|directie_driverA[0]~0                                   ; combout          ;
; |main|Selectie_proba:inst1|Decoder0~1                                              ; |main|Selectie_proba:inst1|Decoder0~1                                              ; combout          ;
; |main|Logica_miscare:inst6|directie_driverA[0]~1                                   ; |main|Logica_miscare:inst6|directie_driverA[0]~1                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~0                                   ; |main|Logica_miscare:inst6|directie_driverB[0]~0                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~1                                   ; |main|Logica_miscare:inst6|directie_driverB[0]~1                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~2                                   ; |main|Logica_miscare:inst6|directie_driverB[0]~2                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[1]~6                                   ; |main|Logica_miscare:inst6|directie_driverB[1]~6                                   ; combout          ;
; |main|Selectie_proba:inst1|led1                                                    ; |main|Selectie_proba:inst1|led1                                                    ; regout           ;
; |main|Selectie_proba:inst1|led2                                                    ; |main|Selectie_proba:inst1|led2                                                    ; regout           ;
; |main|Selectie_proba:inst1|led3                                                    ; |main|Selectie_proba:inst1|led3                                                    ; regout           ;
; |main|Logica_miscare:inst6|Equal5~0                                                ; |main|Logica_miscare:inst6|Equal5~0                                                ; combout          ;
; |main|Logica_miscare:inst6|always0~0                                               ; |main|Logica_miscare:inst6|always0~0                                               ; combout          ;
; |main|Selectie_proba:inst1|circuit[1]~0                                            ; |main|Selectie_proba:inst1|circuit[1]~0                                            ; combout          ;
; |main|debouncing:inst16|inst                                                       ; |main|debouncing:inst16|inst                                                       ; regout           ;
; |main|debouncing:inst16|inst1                                                      ; |main|debouncing:inst16|inst1                                                      ; regout           ;
; |main|debouncing:inst16|inst3                                                      ; |main|debouncing:inst16|inst3                                                      ; combout          ;
; |main|debouncing:inst5|inst                                                        ; |main|debouncing:inst5|inst                                                        ; regout           ;
; |main|debouncing:inst5|inst1                                                       ; |main|debouncing:inst5|inst1                                                       ; regout           ;
; |main|debouncing:inst5|inst3                                                       ; |main|debouncing:inst5|inst3                                                       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2                                ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2                                ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst                                 ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst                                 ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1                                ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1                                ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2~0                              ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2~0                              ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12         ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst~0                               ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst~0                               ; combout          ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1~0                              ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1~0                              ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10         ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11         ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9          ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12         ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10         ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11         ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9          ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12          ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11          ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11          ; regout           ;
; |main|Logica_miscare:inst6|count_ture~16                                           ; |main|Logica_miscare:inst6|count_ture~16                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture~17                                           ; |main|Logica_miscare:inst6|count_ture~17                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture~18                                           ; |main|Logica_miscare:inst6|count_ture~18                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture~19                                           ; |main|Logica_miscare:inst6|count_ture~19                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture~20                                           ; |main|Logica_miscare:inst6|count_ture~20                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture~21                                           ; |main|Logica_miscare:inst6|count_ture~21                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture~22                                           ; |main|Logica_miscare:inst6|count_ture~22                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture~23                                           ; |main|Logica_miscare:inst6|count_ture~23                                           ; combout          ;
; |main|START_STOP:inst15|inst~0                                                     ; |main|START_STOP:inst15|inst~0                                                     ; combout          ;
; |main|Selectie_proba:inst1|circuit[0]~1                                            ; |main|Selectie_proba:inst1|circuit[0]~1                                            ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9~0        ; combout          ;
; |main|Logica_miscare:inst6|count_ture[0]                                           ; |main|Logica_miscare:inst6|count_ture[0]                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture[1]                                           ; |main|Logica_miscare:inst6|count_ture[1]                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture[3]                                           ; |main|Logica_miscare:inst6|count_ture[3]                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture[2]                                           ; |main|Logica_miscare:inst6|count_ture[2]                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture[4]                                           ; |main|Logica_miscare:inst6|count_ture[4]                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture[5]                                           ; |main|Logica_miscare:inst6|count_ture[5]                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture[6]                                           ; |main|Logica_miscare:inst6|count_ture[6]                                           ; combout          ;
; |main|Logica_miscare:inst6|count_ture[7]                                           ; |main|Logica_miscare:inst6|count_ture[7]                                           ; combout          ;
; |main|factor_driverA[11]                                                           ; |main|factor_driverA[11]                                                           ; padio            ;
; |main|factor_driverA[10]                                                           ; |main|factor_driverA[10]                                                           ; padio            ;
; |main|factor_driverA[9]                                                            ; |main|factor_driverA[9]                                                            ; padio            ;
; |main|factor_driverA[8]                                                            ; |main|factor_driverA[8]                                                            ; padio            ;
; |main|factor_driverA[7]                                                            ; |main|factor_driverA[7]                                                            ; padio            ;
; |main|factor_driverA[6]                                                            ; |main|factor_driverA[6]                                                            ; padio            ;
; |main|factor_driverA[5]                                                            ; |main|factor_driverA[5]                                                            ; padio            ;
; |main|factor_driverA[4]                                                            ; |main|factor_driverA[4]                                                            ; padio            ;
; |main|factor_driverA[3]                                                            ; |main|factor_driverA[3]                                                            ; padio            ;
; |main|factor_driverA[2]                                                            ; |main|factor_driverA[2]                                                            ; padio            ;
; |main|factor_driverA[1]                                                            ; |main|factor_driverA[1]                                                            ; padio            ;
; |main|factor_driverA[0]                                                            ; |main|factor_driverA[0]                                                            ; padio            ;
; |main|factor_driverB[11]                                                           ; |main|factor_driverB[11]                                                           ; padio            ;
; |main|factor_driverB[10]                                                           ; |main|factor_driverB[10]                                                           ; padio            ;
; |main|factor_driverB[9]                                                            ; |main|factor_driverB[9]                                                            ; padio            ;
; |main|factor_driverB[8]                                                            ; |main|factor_driverB[8]                                                            ; padio            ;
; |main|factor_driverB[7]                                                            ; |main|factor_driverB[7]                                                            ; padio            ;
; |main|factor_driverB[6]                                                            ; |main|factor_driverB[6]                                                            ; padio            ;
; |main|factor_driverB[5]                                                            ; |main|factor_driverB[5]                                                            ; padio            ;
; |main|factor_driverB[4]                                                            ; |main|factor_driverB[4]                                                            ; padio            ;
; |main|factor_driverB[3]                                                            ; |main|factor_driverB[3]                                                            ; padio            ;
; |main|factor_driverB[2]                                                            ; |main|factor_driverB[2]                                                            ; padio            ;
; |main|factor_driverB[1]                                                            ; |main|factor_driverB[1]                                                            ; padio            ;
; |main|factor_driverB[0]                                                            ; |main|factor_driverB[0]                                                            ; padio            ;
; |main|info_circuit1                                                                ; |main|info_circuit1                                                                ; padio            ;
; |main|info_circuit2                                                                ; |main|info_circuit2                                                                ; padio            ;
; |main|info_circuit3                                                                ; |main|info_circuit3                                                                ; padio            ;
; |main|info_circuit1_board                                                          ; |main|info_circuit1_board                                                          ; padio            ;
; |main|info_circuit2_board                                                          ; |main|info_circuit2_board                                                          ; padio            ;
; |main|info_circuit3_board                                                          ; |main|info_circuit3_board                                                          ; padio            ;
; |main|circuit[1]                                                                   ; |main|circuit[1]                                                                   ; padio            ;
; |main|circuit[0]                                                                   ; |main|circuit[0]                                                                   ; padio            ;
; |main|senzon_1                                                                     ; |main|senzon_1~corein                                                              ; combout          ;
; |main|senzor_5                                                                     ; |main|senzor_5~corein                                                              ; combout          ;
; |main|buton_selectie                                                               ; |main|buton_selectie~corein                                                        ; combout          ;
; |main|debouncing:inst5|inst3~clkctrl                                               ; |main|debouncing:inst5|inst3~clkctrl                                               ; outclk           ;
; |main|Logica_miscare:inst6|always0~0clkctrl                                        ; |main|Logica_miscare:inst6|always0~0clkctrl                                        ; outclk           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12~clkctrl  ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12~clkctrl  ; outclk           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12~clkctrl ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12~clkctrl ; outclk           ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 18 23:50:06 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off sisau -c sisau
Info: Using vector source file "C:/Users/gabri/OneDrive/Desktop/GoDigital/sisau-car-godigital/Proiect-GoDigital/main.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock high time violation at 100010.75 ns on register "|main|generator_semnalPWM:inst7|inst15"
Warning: Found clock high time violation at 200010.75 ns on register "|main|generator_semnalPWM:inst7|inst15"
Warning: Found clock high time violation at 300010.75 ns on register "|main|generator_semnalPWM:inst7|inst15"
Warning: Found clock high time violation at 400010.75 ns on register "|main|generator_semnalPWM:inst7|inst15"
Warning: Found clock high time violation at 500010.75 ns on register "|main|generator_semnalPWM:inst7|inst15"
Warning: Found clock high time violation at 600010.75 ns on register "|main|generator_semnalPWM:inst7|inst15"
Warning: Found clock high time violation at 700010.75 ns on register "|main|generator_semnalPWM:inst7|inst15"
Warning: Found clock high time violation at 800010.75 ns on register "|main|generator_semnalPWM:inst7|inst15"
Warning: Found clock high time violation at 900010.75 ns on register "|main|generator_semnalPWM:inst7|inst15"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      50.62 %
Info: Number of transitions in simulation is 542304
Info: Quartus II Simulator was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 152 megabytes
    Info: Processing ended: Thu Apr 18 23:50:08 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


