{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487127306356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487127306356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 08:25:06 2017 " "Processing started: Wed Feb 15 08:25:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487127306356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487127306356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487127306356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1487127306576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1487127306576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487127317077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487127317077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487127317077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487127317077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.v 1 1 " "Found 1 design units, including 1 entities, in source file converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Converter " "Found entity 1: Converter" {  } { { "Converter.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487127317077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487127317077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitizer.v 1 1 " "Found 1 design units, including 1 entities, in source file digitizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digitizer " "Found entity 1: Digitizer" {  } { { "Digitizer.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487127317077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487127317077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487127317077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487127317077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487127317077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487127317077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oner.v 1 1 " "Found 1 design units, including 1 entities, in source file oner.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oner " "Found entity 1: Oner" {  } { { "Oner.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Oner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487127317077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487127317077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a p4.v(4) " "Verilog HDL Declaration information at p4.v(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487127317077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b p4.v(4) " "Verilog HDL Declaration information at p4.v(4): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487127317077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p4.v 1 1 " "Found 1 design units, including 1 entities, in source file p4.v" { { "Info" "ISGN_ENTITY_NAME" "1 p4 " "Found entity 1: p4" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487127317077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487127317077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p4 " "Elaborating entity \"p4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1487127317107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA FA:fa0 " "Elaborating entity \"FA\" for hierarchy \"FA:fa0\"" {  } { { "p4.v" "fa0" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487127317107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digitizer Digitizer:digitizer " "Elaborating entity \"Digitizer\" for hierarchy \"Digitizer:digitizer\"" {  } { { "p4.v" "digitizer" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487127317107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Converter Digitizer:digitizer\|Converter:converter " "Elaborating entity \"Converter\" for hierarchy \"Digitizer:digitizer\|Converter:converter\"" {  } { { "Digitizer.v" "converter" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487127317107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Digitizer:digitizer\|Comparator:comparator " "Elaborating entity \"Comparator\" for hierarchy \"Digitizer:digitizer\|Comparator:comparator\"" {  } { { "Digitizer.v" "comparator" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487127317107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E Comparator.v(12) " "Verilog HDL or VHDL warning at Comparator.v(12): object \"E\" assigned a value but never read" {  } { { "Comparator.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Comparator.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1487127317107 "|p4|Digitizer:digitizer|Comparator:comparator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Digitizer:digitizer\|Multiplexer:mux0 " "Elaborating entity \"Multiplexer\" for hierarchy \"Digitizer:digitizer\|Multiplexer:mux0\"" {  } { { "Digitizer.v" "mux0" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487127317117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oner Digitizer:digitizer\|Oner:oner " "Elaborating entity \"Oner\" for hierarchy \"Digitizer:digitizer\|Oner:oner\"" {  } { { "Digitizer.v" "oner" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487127317117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD Digitizer:digitizer\|BCD:bcd " "Elaborating entity \"BCD\" for hierarchy \"Digitizer:digitizer\|BCD:bcd\"" {  } { { "Digitizer.v" "bcd" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487127317117 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1487127317517 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Ds\[7\] VCC " "Pin \"Ds\[7\]\" is stuck at VCC" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487127317547 "|p4|Ds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds\[10\] VCC " "Pin \"Ds\[10\]\" is stuck at VCC" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487127317547 "|p4|Ds[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds\[11\] VCC " "Pin \"Ds\[11\]\" is stuck at VCC" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487127317547 "|p4|Ds[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds\[12\] VCC " "Pin \"Ds\[12\]\" is stuck at VCC" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487127317547 "|p4|Ds[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds\[13\] VCC " "Pin \"Ds\[13\]\" is stuck at VCC" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487127317547 "|p4|Ds[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1487127317547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1487127317627 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Work/FPGA/Board/Lab2/P4/output_files/p4.map.smsg " "Generated suppressed messages file F:/Work/FPGA/Board/Lab2/P4/output_files/p4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487127318017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1487127318137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487127318137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1487127318157 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1487127318157 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1487127318157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1487127318157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487127318167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 08:25:18 2017 " "Processing ended: Wed Feb 15 08:25:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487127318167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487127318167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487127318167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487127318167 ""}
