
<!DOCTYPE html>
<html lang="en" prefix="og: http://ogp.me/ns#">
    <head>
        <title>SystemVerilog Training </title>
        <link href="../imgs/icon.svg" rel="icon">
        <link href="https://fonts.googleapis.com/css?family=Roboto+Mono:400,700%7CRoboto+Slab:700%7CRoboto:400,400i,700" rel="stylesheet"><link href="../dltorch.css" rel="stylesheet" type="text/css">
        <meta charset="UTF-8">
        <meta content="width=device-width, initial-scale=1" name="viewport">
        <meta content="./" property="og:url">
        <meta content="imgs/icon.png" property="og:image">
        <meta content="SystemVerilog Training" property="og:title">
        <meta content="SystemVerilog Training" property="og:description">
        <meta content="article" property="og:type">
        <meta content="summary" name="twitter:card">
        
<!-- 
#===============================================================#
#                    Make a slideshow                           #
#===============================================================#
-->    
<style>
* {box-sizing: border-box}
.mySlides {display: none}
img {vertical-align: middle;}

/* Slideshow container */
.slideshow-container {
  max-width: 1000px;
  position: relative;
  margin: auto;
}

/* Next & previous buttons */
.prev, .next {
  cursor: pointer;
  position: absolute;
  top: 50%;
  width: auto;
  padding: 16px;
  margin-top: -22px;
  color: #005AFF;
  font-weight: bold;
  font-size: 18px;
  transition: 0.6s ease;
  border-radius: 0 3px 3px 0;
  user-select: none;
}

/* Position the "next button" to the right */
.next {
  right: 0;
  border-radius: 3px 0 0 3px;
}

/* On hover, add a black background color with a little bit see-through */
.prev:hover, .next:hover {
  background-color: rgba(0,0,0,0.8);
}

/* Caption text */
.text {
  color: #f2f2f2;
  font-size: 15px;
  padding: 8px 12px;
  position: absolute;
  bottom: 8px;
  width: 100%;
  text-align: center;
}

/* Number text (1/3 etc) */
.numbertext {
  color: #f2f2f2;
  font-size: 12px;
  padding: 8px 12px;
  position: absolute;
  top: 0;
}

/* The dots/bullets/indicators */
.dot {
  cursor: pointer;
  height: 10px;
  width: 10px;
  margin: 0 2px;
  background-color: #bbb;
  border-radius: 50%;
  display: inline-block;
  transition: background-color 0.6s ease;
}

.active, .dot:hover {
  background-color: #717171;
}

/* Fading animation */
.fade {
  animation-name: fade;
  animation-duration: 1.5s;
}

@keyframes fade {
  from {opacity: .5} 
  to {opacity: 1}
}

/* On smaller screens, decrease text size */
@media only screen and (max-width: 300px) {
  .prev, .next,.text {font-size: 11px}
}
</style>
        
    </head>
    
    <body>
<!-- 
#===============================================================#
#                    Make a Tabs                                #
#===============================================================#
--> 
        <div id="wrap">
            <div id="heading">
                
                <div class="menubar menufirst">
                    <span class="menugroup"><a href="../index.html" class="menubutton selected" title=" ">Materials</a></span>
                </div>
                
                <div id="titleblock">
                    <h1>SystemVerilog Training </br> <p style="font-size: 16px">Jaywant Kulkarni, Taha Heidari</p></h1>
                </div>


                
                <div class="menubar menusecond">
                    <span class="menugroup">
                        <a href="../index.html" class="menubutton" title="Introduction">Intro</a>
                    </span>
                    

<span class="menugroup">
                        <a href="../pages/ch1.html" class="menubutton" title="Chapter 1: Simple Gates">1- AND, OR, XOR, NAND, NOR Gates</a>
		</span>

<span class="menugroup">
                        <a href="../pages/ch2.html" class="menubutton" title="Chapter 2">2- Multiplexer Blocks</a>
		</span>

<span class="menugroup">
                        <a href="../pages/ch3.html" class="menubutton" title="Chapter 3">3- Half/Full Adder Blocks</a>
		</span>
<span class="menugroup">
                        <a href="../pages/ch4.html" class="menubutton" title="Chapter 4">4- D Flip Flop</a>
		</span>
<span class="menugroup">
                        <a href="../pages/ch5.html" class="menubutton selected" title="Chapter 5">5- Register Blocks</a>
		</span>

<span class="menugroup">
                        <a href="../pages/ch6.html" class="menubutton" title="Chapter 6">6- Counters</a>
		</span>
<span class="menugroup">
                        <a href="../pages/ch7.html" class="menubutton" title="Chapter 7">7- Shift Registers</a>
		</span>
<span class="menugroup">
                        <a href="../pages/ch8.html" class="menubutton" title="Chapter 8">8- Serial Ports</a>
		</span>
<span class="menugroup">
                        <a href="../pages/ch9.html" class="menubutton" title="Chapter 9">9- 32×8 Register File</a>
		</span>
<span class="menugroup">
                        <a href="../pages/ch10.html" class="menubutton" title="Chapter 10">10- 1024×32 DPRAM</a>
		</span>

<span class="menugroup">
                        <a href="../pages/ch11.html" class="menubutton" title="Chapter 11">11- AXI LITE Slave BUS</a>
		</span>

<span class="menugroup">
                        <a href="../pages/ch12.html" class="menubutton" title="Chapter 12">12- AXI LITE Address Decoder</a>
		</span>

<span class="menugroup">
                        <a href="../pages/ch13.html" class="menubutton" title="Chapter 13">13- Simple DMA Engine</a>
		</span>

<span class="menugroup">
                        <a href="../pages/ch14.html" class="menubutton" title="Chapter 14">14- AXI LITE ARBITER</a>
		</span>

<span class="menugroup">
                        <a href="../pages/ch15.html" class="menubutton" title="Chapter 15">15- Simple FIR Filter (16-tap)</a>
		</span>



                </div>
<div id="maintitle"><h1> </h1></div>

<div class="menubar menuthird">

<span class="menugroup"><a href="../pages/ch5.html#t1" class="menubutton selected" title="">Task1: <br/>reg_8</a><a href="../pages/ch5.html#t2" class="menubutton" title=" ">Task2: <br/>reg_32</a></span>

</div>

<div id="maintitle"><h1 id="t1">Task 1: <a href=../pages/ch5.html#t1>reg_8</a></h1></div>
</div>
            
            <div id="body">
    
<p align="justify">In this exercise you are required to implement an 8-bit register with the following input, output and functionalities.</p>
<center>
<figure><img src="../imgs/ch5_1_1.png" style="width:50%">
<figcaption>Fig.1 - 8-bit register.</figcaption>
</figure>
</center>



      
<strong>Inputs/Outputs:</strong> 
<p align="justify">The module reg_8 takes four input signals and has one output signal:</p>

<ul><li><b>clk:</b> a clock signal</li>
    <li><b>rst_n:</b> a reset signal (active-low)</li>
    <li><b>d:</b> an 8-bit input signal</li>
    <li><b>q:</b>an 8-bit output signal</li></ul>

<strong>Functionality: </strong>
<p align="justify">The functionality of this module is to register the input signal d on the rising edge of the clock signal clk. When the reset signal rst_n is low, the output signal q is set to 0. When rst_n is high, the output signal q is set to the value of the input signal d.</p>

<p align="justify">This behavior is implemented using an always block that is sensitive to both the rising edge of clk and the falling edge of rst_n. When rst_n is low, the output signal q is assigned 0. When rst_n is high, the output signal q is assigned the value of the input signal d. Since q is declared as a reg type, its value can be assigned within the always block.</p>
<strong>Testbench:</strong>
<p align="justify">The testbench instantiates a module called reg_8 and uses it to register an 8-bit input signal d_w to an 8-bit output signal q_w.</p>

The reg_8 module is instantiated with the following connections:

<ul><li><b>clk_w:</b> a clock signal</li>
<li><b>rst_n_w:</b> a reset signal</li>
<li><b>d_w:</b> an 8-bit input signal</li>
<li><b>q_w:</b> an 8-bit output signal</li></ul>
<p align="justify">The clock generator creates a clock signal clk_w that toggles every 5 time units using an always block with a delay (#5) and an inverted clock value (~clk_w).</p>

<p align="justify">The reset generator creates a reset signal rst_n_w that goes low for 10 time units and then goes high again, using an initial block with delay (#10) and value assignments (rst_n_w = 0 and rst_n_w = 1).</p>

<p align="justify">The initial block assigns the 8-bit input signal d_w a series of values (8'h01, 8'h02, 8'h04, ..., 8'h80) with delays between each assignment (#10). The $stop function is used to end the simulation after the last assignment.</p>

<p align="justify">The output display uses an always block with a positive edge (posedge) clock trigger to display the current value of the 8-bit output signal q_w using the $display function. The %h format specifier is used to display the value in hexadecimal format.</p>
<center>
<figure><img src="../imgs/ch5_1_3.png" style="width:60%">
<figcaption>Fig.3 - Testbench structure.</figcaption>
</figure>
</center>

<div class="example">

<h3>Notes:</h3>

                <ul><li><b>wire, reg difference:</b> <br /> <a href="https://www.asic-world.com/tidbits/wire_reg.html">link 1</a><br /><a href="https://www.researchgate.net/post/How_to_declare_register_values_as_an_input_in_Verilog#:~:text=In%20Verilog%20the%20%22reg%22%20data%20type%20keyword%20is,type%20is%20usually%20driven%20from%20an%20%22always%22%20block.">link 2</a>
                    </li></ul>
                    <div class="example">
                        <p align="justify"><strong>Default data type</strong> is wire: this means that if you declare a variable without specifying reg or wire, it will be a 1-bit wide wire.</p>
                        <p align="justify">In Verilog the "reg" data type keyword is used for outputs or internal signals and never for inputs. It is intended to remember its value until a change occurs but it is not an actual register! The "reg" data type is usually driven from an "always" block.</p>
                    <p align="justify">If you want to assign a value to a varable, then this variable can be a reg (either output signal or internal). If you want to connect two modules, you can use a wire type. Wire-type variables represent physical wires that carry electrical signals from one module to the next. So, outputs can be either reg or wire, but an input cannot be a reg.</p>
                    </div>
                    
                

</div>
                
<div id="maintitle"><h1 id="t2">Task 2: <a href="../pages/ch5.html#t2">reg_32</a></h1></div>
</div>
            
<div id="body">
    
<p align="justify">In this exercise you are required to implement a 32-bit register similar to the previous task but only changing the width of input and output.</p>
<center>


                

<br>


                

                
            </div>
    <div id="footer"></div>
            
            
    </div>
        

        
        
        
<!-- 
#===============➫=➫=======⤳=====================➥===============#
#                    Make a slideshow with JS 
#https://www.rapidtables.com/web/html/link/html-anchor-link.html#example
https://css-tricks.com/on-adding-ids-to-headers/
#===============================================================#
-->    

<script>
let slideIndex = 1;
showSlides(slideIndex);

function plusSlides(n) {
  showSlides(slideIndex += n);
}

function currentSlide(n) {
  showSlides(slideIndex = n);
}

function showSlides(n) {
  let i;
  let slides = document.getElementsByClassName("mySlides");
  let dots = document.getElementsByClassName("dot");
  if (n > slides.length) {slideIndex = 1}    
  if (n < 1) {slideIndex = slides.length}
  for (i = 0; i < slides.length; i++) {
    slides[i].style.display = "none";  
  }
  for (i = 0; i < dots.length; i++) {
    dots[i].className = dots[i].className.replace(" active", "");
  }
  slides[slideIndex-1].style.display = "block";  
  dots[slideIndex-1].className += " active";
}
</script>
        
        
    </body>
</html>
