VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {lab7_layout_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {March 06, 2018}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.725}
    {-} {Setup} {1.391}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.284}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.669}
    {=} {Slack Time} {-3.385}
  END_SLK_CLC
  SLK -3.385
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.385} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.385} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-3.185} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.831} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-1.060} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-1.058} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.765} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.461} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.459} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {-0.209} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {-0.203} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.000} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.021} {0.000} {0.285} {0.707} {3.406} {0.021} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {D} {v} {Y} {^} {} {AOI22X1} {0.181} {0.000} {0.191} {} {3.587} {0.202} {} {1} {(634.80, 670.50) (632.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n84} {} {0.001} {0.000} {0.191} {0.044} {3.588} {0.204} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {^} {Y} {v} {} {AOI21X1} {0.141} {0.000} {0.212} {} {3.730} {0.345} {} {1} {(678.00, 667.50) (670.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.212} {0.040} {3.730} {0.346} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {A} {v} {Y} {v} {} {OR2X2} {0.279} {0.000} {0.164} {} {4.009} {0.625} {} {1} {(644.40, 688.50) (637.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.005} {0.000} {0.164} {0.105} {4.014} {0.630} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_358_0} {D} {v} {Y} {^} {} {AOI22X1} {0.217} {0.000} {0.273} {} {4.231} {0.847} {} {2} {(615.60, 391.50) (618.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.002} {0.000} {0.273} {0.090} {4.234} {0.849} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC161_n197_dup} {A} {^} {Y} {^} {} {BUFX4} {0.302} {0.000} {0.173} {} {4.536} {1.151} {} {4} {(630.00, 574.50) (634.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_8} {} {0.008} {0.000} {0.173} {0.216} {4.544} {1.159} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165} {B} {^} {Y} {v} {} {MUX2X1} {0.124} {0.000} {0.143} {} {4.668} {1.283} {} {1} {(608.40, 787.50) (615.60, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.001} {0.000} {0.143} {0.027} {4.669} {1.284} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.385} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.385} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.584} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.526} {0.000} {1.606} {6.041} {0.725} {4.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.336}
    {-} {Setup} {1.986}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.300}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.606}
    {=} {Slack Time} {-3.307}
  END_SLK_CLC
  SLK -3.307
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.307} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.307} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-3.107} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.753} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.982} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.980} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.688} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.683} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.383} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.381} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {-0.131} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {-0.125} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.078} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.085} {0.000} {0.300} {0.707} {3.469} {0.163} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U106} {D} {v} {Y} {^} {} {AOI22X1} {0.185} {0.000} {0.193} {} {3.655} {0.348} {} {1} {(738.00, 451.50) (735.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n88} {} {0.001} {0.000} {0.193} {0.045} {3.656} {0.349} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107} {B} {^} {Y} {v} {} {AOI21X1} {0.154} {0.000} {0.165} {} {3.809} {0.502} {} {1} {(740.40, 490.50) (745.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n157} {} {0.001} {0.000} {0.165} {0.036} {3.811} {0.504} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {A} {v} {Y} {v} {} {OR2X2} {0.229} {0.000} {0.114} {} {4.040} {0.733} {} {1} {(716.40, 493.50) (709.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.114} {0.063} {4.042} {0.735} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_321_0} {D} {v} {Y} {^} {} {AOI22X1} {0.168} {0.000} {0.217} {} {4.210} {0.903} {} {2} {(690.00, 370.50) (692.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.001} {0.000} {0.217} {0.064} {4.211} {0.904} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC162_n195} {A} {^} {Y} {^} {} {BUFX4} {0.279} {0.000} {0.152} {} {4.490} {1.184} {} {4} {(702.00, 394.50) (706.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN84_n195} {} {0.003} {0.000} {0.152} {0.186} {4.494} {1.187} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_317_0} {A} {^} {Y} {v} {} {MUX2X1} {0.112} {0.000} {0.139} {} {4.606} {1.299} {} {1} {(805.20, 427.50) (805.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.001} {0.000} {0.139} {0.025} {4.606} {1.300} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.307} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.307} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.506} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.136} {0.000} {2.162} {6.041} {1.335} {4.642} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.728}
    {-} {Setup} {1.480}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.198}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.451}
    {=} {Slack Time} {-3.253}
  END_SLK_CLC
  SLK -3.253
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.253} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.253} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-3.053} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.700} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.928} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.926} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.634} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.629} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.329} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.327} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC193_n174} {A} {v} {Y} {v} {} {BUFX2} {0.401} {0.000} {0.287} {} {3.326} {0.073} {} {4} {(985.20, 727.50) (990.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN101_FE_OFN13_n174} {} {0.003} {0.000} {0.287} {0.208} {3.329} {0.076} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_427_0} {A} {v} {Y} {^} {} {AOI22X1} {0.171} {0.000} {0.180} {} {3.500} {0.247} {} {1} {(1016.40, 754.50) (1021.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_214_0} {} {0.000} {0.000} {0.180} {0.028} {3.500} {0.247} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_426_0} {A} {^} {Y} {^} {} {AND2X2} {0.180} {0.000} {0.099} {} {3.680} {0.427} {} {1} {(1016.40, 730.50) (1023.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_183_0} {} {0.001} {0.000} {0.099} {0.050} {3.681} {0.428} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_356_0} {B} {^} {Y} {v} {} {OAI21X1} {0.118} {0.000} {0.183} {} {3.799} {0.546} {} {1} {(1035.60, 667.50) (1040.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_170_0} {} {0.001} {0.000} {0.183} {0.041} {3.800} {0.547} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_325_0} {B} {v} {Y} {^} {} {OAI21X1} {0.251} {0.000} {0.307} {} {4.052} {0.799} {} {3} {(1009.20, 667.50) (1014.00, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.002} {0.000} {0.307} {0.094} {4.054} {0.801} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC186_n188_dup} {A} {^} {Y} {^} {} {BUFX4} {0.282} {0.000} {0.137} {} {4.336} {1.083} {} {3} {(975.60, 727.50) (970.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_3} {} {0.006} {0.000} {0.138} {0.155} {4.341} {1.088} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_183_0} {A} {^} {Y} {v} {} {MUX2X1} {0.109} {0.000} {0.134} {} {4.450} {1.197} {} {1} {(831.60, 754.50) (831.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.001} {0.000} {0.134} {0.024} {4.451} {1.198} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.253} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.253} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.453} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.529} {0.000} {1.606} {6.041} {0.728} {3.981} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.749}
    {-} {Setup} {1.469}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.230}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.451}
    {=} {Slack Time} {-3.221}
  END_SLK_CLC
  SLK -3.221
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.221} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.221} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-3.021} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.668} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.896} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.894} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.602} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.597} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.297} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.295} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC193_n174} {A} {v} {Y} {v} {} {BUFX2} {0.401} {0.000} {0.287} {} {3.326} {0.105} {} {4} {(985.20, 727.50) (990.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN101_FE_OFN13_n174} {} {0.003} {0.000} {0.287} {0.208} {3.329} {0.108} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_427_0} {A} {v} {Y} {^} {} {AOI22X1} {0.171} {0.000} {0.180} {} {3.500} {0.279} {} {1} {(1016.40, 754.50) (1021.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_214_0} {} {0.000} {0.000} {0.180} {0.028} {3.500} {0.279} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_426_0} {A} {^} {Y} {^} {} {AND2X2} {0.180} {0.000} {0.099} {} {3.680} {0.459} {} {1} {(1016.40, 730.50) (1023.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_183_0} {} {0.001} {0.000} {0.099} {0.050} {3.681} {0.460} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_356_0} {B} {^} {Y} {v} {} {OAI21X1} {0.118} {0.000} {0.183} {} {3.799} {0.578} {} {1} {(1035.60, 667.50) (1040.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_170_0} {} {0.001} {0.000} {0.183} {0.041} {3.800} {0.579} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_325_0} {B} {v} {Y} {^} {} {OAI21X1} {0.251} {0.000} {0.307} {} {4.052} {0.831} {} {3} {(1009.20, 667.50) (1014.00, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.002} {0.000} {0.307} {0.094} {4.054} {0.833} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC186_n188_dup} {A} {^} {Y} {^} {} {BUFX4} {0.282} {0.000} {0.137} {} {4.336} {1.115} {} {3} {(975.60, 727.50) (970.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_3} {} {0.004} {0.000} {0.138} {0.155} {4.340} {1.119} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_212_0} {A} {^} {Y} {v} {} {MUX2X1} {0.110} {0.000} {0.135} {} {4.450} {1.229} {} {1} {(927.60, 754.50) (927.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.001} {0.000} {0.135} {0.024} {4.451} {1.230} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.221} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.221} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.421} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.549} {0.000} {1.605} {6.041} {0.749} {3.970} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.912}
    {-} {Setup} {1.572}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.289}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.484}
    {=} {Slack Time} {-3.195}
  END_SLK_CLC
  SLK -3.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.195} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.195} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.995} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.641} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.870} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.868} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.576} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.571} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.271} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.269} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {-0.019} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {-0.013} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.190} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.045} {0.000} {0.295} {0.707} {3.430} {0.235} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_370_0} {A} {v} {Y} {^} {} {AOI22X1} {0.187} {0.000} {0.199} {} {3.617} {0.422} {} {1} {(445.20, 634.50) (450.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n70} {} {0.001} {0.000} {0.199} {0.038} {3.618} {0.423} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {B} {^} {Y} {v} {} {AOI21X1} {0.199} {0.000} {0.237} {} {3.817} {0.622} {} {1} {(447.60, 610.50) (442.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.003} {0.000} {0.237} {0.066} {3.819} {0.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_302_0} {A} {v} {Y} {^} {} {OAI21X1} {0.158} {0.000} {0.172} {} {3.978} {0.783} {} {1} {(423.60, 451.50) (416.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_155_0} {} {0.001} {0.000} {0.172} {0.034} {3.978} {0.784} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_301_0} {A} {^} {Y} {v} {} {NAND2X1} {0.148} {0.000} {0.183} {} {4.126} {0.931} {} {1} {(418.80, 391.50) (421.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_16_0} {} {0.001} {0.000} {0.183} {0.073} {4.128} {0.933} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC259_FE_RN_16_0} {A} {v} {Y} {^} {} {INVX4} {0.223} {0.000} {0.254} {} {4.350} {1.155} {} {8} {(418.80, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.017} {0.000} {0.255} {0.363} {4.367} {1.172} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203} {B} {^} {Y} {v} {} {MUX2X1} {0.117} {0.000} {0.152} {} {4.484} {1.289} {} {1} {(426.00, 667.50) (418.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.000} {0.000} {0.152} {0.021} {4.484} {1.289} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.195} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.195} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.394} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.712} {0.000} {1.974} {6.041} {0.912} {4.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.935}
    {-} {Setup} {1.569}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.316}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.484}
    {=} {Slack Time} {-3.168}
  END_SLK_CLC
  SLK -3.168
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.168} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.168} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.968} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.614} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.843} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.841} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.549} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.544} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.244} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.242} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.007} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.014} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.217} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.045} {0.000} {0.295} {0.707} {3.430} {0.262} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_370_0} {A} {v} {Y} {^} {} {AOI22X1} {0.187} {0.000} {0.199} {} {3.617} {0.449} {} {1} {(445.20, 634.50) (450.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n70} {} {0.001} {0.000} {0.199} {0.038} {3.618} {0.450} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {B} {^} {Y} {v} {} {AOI21X1} {0.199} {0.000} {0.237} {} {3.817} {0.649} {} {1} {(447.60, 610.50) (442.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.003} {0.000} {0.237} {0.066} {3.819} {0.651} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_302_0} {A} {v} {Y} {^} {} {OAI21X1} {0.158} {0.000} {0.172} {} {3.978} {0.810} {} {1} {(423.60, 451.50) (416.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_155_0} {} {0.001} {0.000} {0.172} {0.034} {3.978} {0.810} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_301_0} {A} {^} {Y} {v} {} {NAND2X1} {0.148} {0.000} {0.183} {} {4.126} {0.958} {} {1} {(418.80, 391.50) (421.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_16_0} {} {0.001} {0.000} {0.183} {0.073} {4.128} {0.960} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC259_FE_RN_16_0} {A} {v} {Y} {^} {} {INVX4} {0.223} {0.000} {0.254} {} {4.350} {1.182} {} {8} {(418.80, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.015} {0.000} {0.255} {0.363} {4.366} {1.198} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {B} {^} {Y} {v} {} {MUX2X1} {0.118} {0.000} {0.152} {} {4.483} {1.315} {} {1} {(392.40, 634.50) (385.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.001} {0.000} {0.152} {0.022} {4.484} {1.316} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.168} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.168} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.368} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.735} {0.000} {1.991} {6.041} {0.935} {4.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.017}
    {-} {Setup} {1.648}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.319}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.474}
    {=} {Slack Time} {-3.154}
  END_SLK_CLC
  SLK -3.154
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.154} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.154} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.955} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.601} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.830} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.828} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.535} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.531} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.230} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.228} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.021} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.027} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.231} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.045} {0.000} {0.295} {0.707} {3.430} {0.275} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_370_0} {A} {v} {Y} {^} {} {AOI22X1} {0.187} {0.000} {0.199} {} {3.617} {0.462} {} {1} {(445.20, 634.50) (450.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n70} {} {0.001} {0.000} {0.199} {0.038} {3.618} {0.463} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {B} {^} {Y} {v} {} {AOI21X1} {0.199} {0.000} {0.237} {} {3.817} {0.662} {} {1} {(447.60, 610.50) (442.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.003} {0.000} {0.237} {0.066} {3.819} {0.665} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_302_0} {A} {v} {Y} {^} {} {OAI21X1} {0.158} {0.000} {0.172} {} {3.978} {0.823} {} {1} {(423.60, 451.50) (416.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_155_0} {} {0.001} {0.000} {0.172} {0.034} {3.978} {0.824} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_301_0} {A} {^} {Y} {v} {} {NAND2X1} {0.148} {0.000} {0.183} {} {4.126} {0.972} {} {1} {(418.80, 391.50) (421.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_16_0} {} {0.001} {0.000} {0.183} {0.073} {4.128} {0.973} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC259_FE_RN_16_0} {A} {v} {Y} {^} {} {INVX4} {0.223} {0.000} {0.254} {} {4.350} {1.196} {} {8} {(418.80, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.007} {0.000} {0.254} {0.363} {4.357} {1.203} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256} {B} {^} {Y} {v} {} {MUX2X1} {0.116} {0.000} {0.151} {} {4.473} {1.319} {} {1} {(368.40, 454.50) (361.20, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.000} {0.000} {0.151} {0.021} {4.474} {1.319} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.154} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.154} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.354} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.817} {0.000} {2.045} {6.041} {1.017} {4.171} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.886}
    {-} {Setup} {1.442}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.394}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.512}
    {=} {Slack Time} {-3.118}
  END_SLK_CLC
  SLK -3.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.118} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.118} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.919} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.565} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.794} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.792} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.499} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.495} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.194} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.192} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.057} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.063} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.267} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.032} {0.000} {0.290} {0.707} {3.417} {0.299} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_422_0} {B} {v} {Y} {^} {} {AOI22X1} {0.170} {0.000} {0.180} {} {3.587} {0.468} {} {1} {(423.60, 751.50) (421.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n64} {} {0.001} {0.000} {0.180} {0.037} {3.587} {0.469} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {B} {^} {Y} {v} {} {AOI21X1} {0.236} {0.000} {0.310} {} {3.823} {0.705} {} {1} {(423.60, 730.50) (418.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.003} {0.000} {0.310} {0.094} {3.826} {0.708} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_384_0} {A} {v} {Y} {^} {} {OAI21X1} {0.176} {0.000} {0.195} {} {4.002} {0.884} {} {1} {(394.80, 451.50) (387.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_196_0} {} {0.001} {0.000} {0.195} {0.037} {4.003} {0.885} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_383_0} {A} {^} {Y} {v} {} {NAND2X1} {0.148} {0.000} {0.185} {} {4.151} {1.032} {} {1} {(382.80, 370.50) (380.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_20_0} {} {0.001} {0.000} {0.185} {0.073} {4.152} {1.034} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_26_0} {A} {v} {Y} {^} {} {INVX4} {0.226} {0.000} {0.256} {} {4.378} {1.259} {} {8} {(378.00, 391.50) (375.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.013} {0.000} {0.257} {0.367} {4.390} {1.272} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {B} {^} {Y} {v} {} {MUX2X1} {0.121} {0.000} {0.157} {} {4.512} {1.393} {} {1} {(397.20, 727.50) (404.40, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.001} {0.000} {0.157} {0.024} {4.512} {1.394} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.118} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.118} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.318} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.687} {0.000} {1.957} {6.041} {0.886} {4.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.495}
    {-} {Setup} {2.082}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.363}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.450}
    {=} {Slack Time} {-3.087}
  END_SLK_CLC
  SLK -3.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.087} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.087} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.887} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.533} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.762} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.760} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.468} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.463} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.163} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.161} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC193_n174} {A} {v} {Y} {v} {} {BUFX2} {0.401} {0.000} {0.287} {} {3.326} {0.239} {} {4} {(985.20, 727.50) (990.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN101_FE_OFN13_n174} {} {0.003} {0.000} {0.287} {0.208} {3.329} {0.242} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_427_0} {A} {v} {Y} {^} {} {AOI22X1} {0.171} {0.000} {0.180} {} {3.500} {0.413} {} {1} {(1016.40, 754.50) (1021.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_214_0} {} {0.000} {0.000} {0.180} {0.028} {3.500} {0.413} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_426_0} {A} {^} {Y} {^} {} {AND2X2} {0.180} {0.000} {0.099} {} {3.680} {0.593} {} {1} {(1016.40, 730.50) (1023.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_183_0} {} {0.001} {0.000} {0.099} {0.050} {3.681} {0.594} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_356_0} {B} {^} {Y} {v} {} {OAI21X1} {0.118} {0.000} {0.183} {} {3.799} {0.712} {} {1} {(1035.60, 667.50) (1040.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_170_0} {} {0.001} {0.000} {0.183} {0.041} {3.800} {0.713} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_325_0} {B} {v} {Y} {^} {} {OAI21X1} {0.251} {0.000} {0.307} {} {4.052} {0.965} {} {3} {(1009.20, 667.50) (1014.00, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.002} {0.000} {0.307} {0.094} {4.054} {0.967} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC186_n188_dup} {A} {^} {Y} {^} {} {BUFX4} {0.282} {0.000} {0.137} {} {4.336} {1.249} {} {3} {(975.60, 727.50) (970.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_3} {} {0.005} {0.000} {0.138} {0.155} {4.341} {1.254} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_197_0} {A} {^} {Y} {v} {} {MUX2X1} {0.109} {0.000} {0.133} {} {4.450} {1.363} {} {1} {(913.20, 634.50) (913.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.000} {0.000} {0.133} {0.023} {4.450} {1.363} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.087} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.087} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.287} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.295} {0.000} {2.182} {6.041} {1.495} {4.582} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.140}
    {-} {Setup} {1.700}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.389}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.471}
    {=} {Slack Time} {-3.082}
  END_SLK_CLC
  SLK -3.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.082} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.082} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.882} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.528} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.757} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.755} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.463} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.458} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.158} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.156} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.093} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.100} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.303} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.045} {0.000} {0.295} {0.707} {3.430} {0.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_370_0} {A} {v} {Y} {^} {} {AOI22X1} {0.187} {0.000} {0.199} {} {3.617} {0.535} {} {1} {(445.20, 634.50) (450.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n70} {} {0.001} {0.000} {0.199} {0.038} {3.618} {0.536} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {B} {^} {Y} {v} {} {AOI21X1} {0.199} {0.000} {0.237} {} {3.817} {0.735} {} {1} {(447.60, 610.50) (442.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.003} {0.000} {0.237} {0.066} {3.819} {0.737} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_302_0} {A} {v} {Y} {^} {} {OAI21X1} {0.158} {0.000} {0.172} {} {3.978} {0.896} {} {1} {(423.60, 451.50) (416.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_155_0} {} {0.001} {0.000} {0.172} {0.034} {3.978} {0.896} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_301_0} {A} {^} {Y} {v} {} {NAND2X1} {0.148} {0.000} {0.183} {} {4.126} {1.044} {} {1} {(418.80, 391.50) (421.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_16_0} {} {0.001} {0.000} {0.183} {0.073} {4.128} {1.046} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC259_FE_RN_16_0} {A} {v} {Y} {^} {} {INVX4} {0.223} {0.000} {0.254} {} {4.350} {1.268} {} {8} {(418.80, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.004} {0.000} {0.254} {0.363} {4.355} {1.273} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186} {B} {^} {Y} {v} {} {MUX2X1} {0.116} {0.000} {0.151} {} {4.471} {1.389} {} {1} {(469.20, 394.50) (476.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.000} {0.000} {0.151} {0.021} {4.471} {1.389} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.082} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.082} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.282} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.940} {0.000} {2.105} {6.041} {1.140} {4.222} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.739}
    {-} {Setup} {1.224}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.465}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.529}
    {=} {Slack Time} {-3.064}
  END_SLK_CLC
  SLK -3.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.064} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.064} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.864} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.510} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.739} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.737} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.445} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.440} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.140} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.138} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.112} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.118} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.321} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.075} {0.000} {0.300} {0.707} {3.460} {0.396} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U95} {D} {v} {Y} {^} {} {AOI22X1} {0.188} {0.000} {0.198} {} {3.648} {0.584} {} {1} {(531.60, 451.50) (534.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n78} {} {0.001} {0.000} {0.198} {0.046} {3.649} {0.585} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {B} {^} {Y} {v} {} {AOI21X1} {0.175} {0.000} {0.234} {} {3.824} {0.760} {} {1} {(517.20, 490.50) (512.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.001} {0.000} {0.234} {0.050} {3.825} {0.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_339_0} {B} {v} {Y} {^} {} {OAI21X1} {0.167} {0.000} {0.172} {} {3.992} {0.928} {} {1} {(505.20, 427.50) (500.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_176_0} {} {0.001} {0.000} {0.172} {0.031} {3.993} {0.929} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_338_0} {B} {^} {Y} {v} {} {NAND2X1} {0.159} {0.000} {0.179} {} {4.152} {1.088} {} {1} {(490.80, 397.50) (493.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_10_0} {} {0.000} {0.000} {0.179} {0.070} {4.152} {1.088} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC258_FE_RN_10_0} {A} {v} {Y} {^} {} {INVX4} {0.236} {0.000} {0.273} {} {4.388} {1.324} {} {8} {(507.60, 391.50) (510.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.018} {0.000} {0.274} {0.396} {4.406} {1.342} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201} {B} {^} {Y} {v} {} {MUX2X1} {0.123} {0.000} {0.162} {} {4.528} {1.464} {} {1} {(553.20, 754.50) (546.00, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.001} {0.000} {0.162} {0.024} {4.529} {1.465} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.064} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.064} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.263} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.540} {0.000} {1.822} {6.041} {0.739} {3.803} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.784}
    {-} {Setup} {1.275}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.459}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.519}
    {=} {Slack Time} {-3.060}
  END_SLK_CLC
  SLK -3.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.060} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.060} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.860} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.506} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.735} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.733} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.441} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.436} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.136} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.134} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.115} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.122} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.325} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.032} {0.000} {0.290} {0.707} {3.417} {0.357} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_422_0} {B} {v} {Y} {^} {} {AOI22X1} {0.170} {0.000} {0.180} {} {3.587} {0.527} {} {1} {(423.60, 751.50) (421.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n64} {} {0.001} {0.000} {0.180} {0.037} {3.587} {0.527} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {B} {^} {Y} {v} {} {AOI21X1} {0.236} {0.000} {0.310} {} {3.823} {0.763} {} {1} {(423.60, 730.50) (418.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.003} {0.000} {0.310} {0.094} {3.826} {0.766} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_384_0} {A} {v} {Y} {^} {} {OAI21X1} {0.176} {0.000} {0.195} {} {4.002} {0.942} {} {1} {(394.80, 451.50) (387.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_196_0} {} {0.001} {0.000} {0.195} {0.037} {4.003} {0.943} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_383_0} {A} {^} {Y} {v} {} {NAND2X1} {0.148} {0.000} {0.185} {} {4.151} {1.091} {} {1} {(382.80, 370.50) (380.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_20_0} {} {0.001} {0.000} {0.185} {0.073} {4.152} {1.092} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_26_0} {A} {v} {Y} {^} {} {INVX4} {0.226} {0.000} {0.256} {} {4.378} {1.318} {} {8} {(378.00, 391.50) (375.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.015} {0.000} {0.257} {0.367} {4.393} {1.333} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171} {B} {^} {Y} {v} {} {MUX2X1} {0.126} {0.000} {0.161} {} {4.518} {1.458} {} {1} {(382.80, 754.50) (375.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.001} {0.000} {0.161} {0.026} {4.519} {1.459} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.060} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.060} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.260} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.585} {0.000} {1.870} {6.041} {0.784} {3.844} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.726}
    {-} {Setup} {1.079}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.597}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.653}
    {=} {Slack Time} {-3.056}
  END_SLK_CLC
  SLK -3.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.056} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.056} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.857} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.503} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.695} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.693} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.387} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.382} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {-0.186} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {-0.183} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.047} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.053} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.260} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.021} {0.000} {0.281} {0.705} {3.337} {0.281} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99} {D} {^} {Y} {v} {} {AOI22X1} {0.154} {0.000} {0.200} {} {3.491} {0.435} {} {1} {(668.40, 751.50) (666.00, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n82} {} {0.001} {0.000} {0.200} {0.041} {3.492} {0.435} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {B} {v} {Y} {^} {} {AOI21X1} {0.139} {0.000} {0.163} {} {3.630} {0.574} {} {1} {(651.60, 730.50) (646.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n87} {} {0.001} {0.000} {0.163} {0.034} {3.631} {0.575} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X2} {0.335} {0.000} {0.168} {} {3.966} {0.910} {} {1} {(642.00, 691.50) (637.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.005} {0.000} {0.168} {0.105} {3.972} {0.915} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_358_0} {D} {^} {Y} {v} {} {AOI22X1} {0.213} {0.000} {0.279} {} {4.185} {1.128} {} {2} {(615.60, 391.50) (618.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.002} {0.000} {0.279} {0.090} {4.187} {1.131} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC161_n197_dup} {A} {v} {Y} {v} {} {BUFX4} {0.324} {0.000} {0.172} {} {4.510} {1.454} {} {4} {(630.00, 574.50) (634.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_8} {} {0.009} {0.000} {0.172} {0.216} {4.519} {1.463} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_371_0} {D} {v} {Y} {^} {} {AOI22X1} {0.133} {0.000} {0.202} {} {4.652} {1.596} {} {1} {(649.20, 790.50) (646.80, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.001} {0.000} {0.202} {0.030} {4.653} {1.597} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.056} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.056} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.256} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.526} {0.000} {1.606} {6.041} {0.726} {3.782} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.726}
    {-} {Setup} {1.080}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.597}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.650}
    {=} {Slack Time} {-3.054}
  END_SLK_CLC
  SLK -3.054
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.054} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.054} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.854} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.500} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.693} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.691} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.385} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.380} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {-0.183} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {-0.181} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.049} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.056} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.263} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.021} {0.000} {0.281} {0.705} {3.337} {0.283} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99} {D} {^} {Y} {v} {} {AOI22X1} {0.154} {0.000} {0.200} {} {3.491} {0.437} {} {1} {(668.40, 751.50) (666.00, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n82} {} {0.001} {0.000} {0.200} {0.041} {3.492} {0.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {B} {v} {Y} {^} {} {AOI21X1} {0.139} {0.000} {0.163} {} {3.630} {0.576} {} {1} {(651.60, 730.50) (646.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n87} {} {0.001} {0.000} {0.163} {0.034} {3.631} {0.577} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X2} {0.335} {0.000} {0.168} {} {3.966} {0.913} {} {1} {(642.00, 691.50) (637.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.005} {0.000} {0.168} {0.105} {3.972} {0.918} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_358_0} {D} {^} {Y} {v} {} {AOI22X1} {0.213} {0.000} {0.279} {} {4.185} {1.131} {} {2} {(615.60, 391.50) (618.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.003} {0.000} {0.279} {0.090} {4.188} {1.134} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC161_n197} {A} {v} {Y} {v} {} {BUFX4} {0.315} {0.000} {0.158} {} {4.502} {1.448} {} {4} {(646.80, 574.50) (651.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN83_n197} {} {0.007} {0.000} {0.158} {0.194} {4.510} {1.456} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_419_0} {D} {v} {Y} {^} {} {AOI22X1} {0.140} {0.000} {0.203} {} {4.650} {1.596} {} {1} {(766.80, 691.50) (764.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.001} {0.000} {0.203} {0.037} {4.650} {1.597} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.054} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.054} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.254} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.527} {0.000} {1.606} {6.041} {0.726} {3.780} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.750}
    {-} {Setup} {1.305}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.395}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.445}
    {=} {Slack Time} {-3.049}
  END_SLK_CLC
  SLK -3.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.049} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.049} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.850} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.496} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.725} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.430} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.125} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.124} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC193_n174} {A} {v} {Y} {v} {} {BUFX2} {0.401} {0.000} {0.287} {} {3.326} {0.277} {} {4} {(985.20, 727.50) (990.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN101_FE_OFN13_n174} {} {0.003} {0.000} {0.287} {0.208} {3.329} {0.280} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_427_0} {A} {v} {Y} {^} {} {AOI22X1} {0.171} {0.000} {0.180} {} {3.500} {0.450} {} {1} {(1016.40, 754.50) (1021.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_214_0} {} {0.000} {0.000} {0.180} {0.028} {3.500} {0.451} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_426_0} {A} {^} {Y} {^} {} {AND2X2} {0.180} {0.000} {0.099} {} {3.680} {0.631} {} {1} {(1016.40, 730.50) (1023.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_183_0} {} {0.001} {0.000} {0.099} {0.050} {3.681} {0.632} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_356_0} {B} {^} {Y} {v} {} {OAI21X1} {0.118} {0.000} {0.183} {} {3.799} {0.750} {} {1} {(1035.60, 667.50) (1040.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_170_0} {} {0.001} {0.000} {0.183} {0.041} {3.800} {0.751} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_325_0} {B} {v} {Y} {^} {} {OAI21X1} {0.251} {0.000} {0.307} {} {4.052} {1.002} {} {3} {(1009.20, 667.50) (1014.00, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.001} {0.000} {0.307} {0.094} {4.053} {1.003} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC186_n188} {A} {^} {Y} {^} {} {BUFX4} {0.281} {0.000} {0.136} {} {4.334} {1.285} {} {3} {(1011.60, 634.50) (1006.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN100_n188} {} {0.005} {0.000} {0.136} {0.153} {4.339} {1.290} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_224_0} {D} {^} {Y} {v} {} {AOI22X1} {0.105} {0.000} {0.149} {} {4.444} {1.395} {} {1} {(822.00, 631.50) (824.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.001} {0.000} {0.149} {0.023} {4.445} {1.395} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.049} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.049} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.249} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.551} {0.000} {1.605} {6.041} {0.750} {3.800} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.460}
    {-} {Setup} {2.070}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.340}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.380}
    {=} {Slack Time} {-3.040}
  END_SLK_CLC
  SLK -3.040
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.040} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.040} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.840} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.486} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.715} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.713} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.421} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.416} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.116} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.114} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC193_n174} {A} {v} {Y} {v} {} {BUFX2} {0.401} {0.000} {0.287} {} {3.326} {0.286} {} {4} {(985.20, 727.50) (990.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN101_FE_OFN13_n174} {} {0.007} {0.000} {0.287} {0.208} {3.333} {0.293} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120} {D} {v} {Y} {^} {} {AOI22X1} {0.183} {0.000} {0.195} {} {3.516} {0.476} {} {1} {(1083.60, 490.50) (1086.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n164} {} {0.001} {0.000} {0.195} {0.045} {3.518} {0.478} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121} {B} {^} {Y} {v} {} {AOI21X1} {0.166} {0.000} {0.184} {} {3.684} {0.644} {} {1} {(1146.00, 490.50) (1150.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n169} {} {0.001} {0.000} {0.184} {0.044} {3.685} {0.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_425_0} {B} {v} {Y} {^} {} {OAI21X1} {0.139} {0.000} {0.150} {} {3.824} {0.784} {} {1} {(1170.00, 454.50) (1174.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_213_0} {} {0.000} {0.000} {0.150} {0.022} {3.824} {0.784} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_424_0} {A} {^} {Y} {^} {} {AND2X2} {0.202} {0.000} {0.126} {} {4.027} {0.987} {} {3} {(1177.20, 451.50) (1184.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.000} {0.000} {0.126} {0.076} {4.027} {0.987} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC165_n191_dup} {A} {^} {Y} {^} {} {BUFX4} {0.240} {0.000} {0.126} {} {4.266} {1.227} {} {3} {(1194.00, 454.50) (1198.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_4} {} {0.003} {0.000} {0.126} {0.141} {4.270} {1.230} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_185_0} {A} {^} {Y} {v} {} {MUX2X1} {0.109} {0.000} {0.134} {} {4.379} {1.339} {} {1} {(1170.00, 514.50) (1170.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.001} {0.000} {0.134} {0.024} {4.380} {1.340} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.040} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.040} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.239} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.260} {0.000} {2.178} {6.041} {1.460} {4.499} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.739}
    {-} {Setup} {1.177}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.512}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.543}
    {=} {Slack Time} {-3.031}
  END_SLK_CLC
  SLK -3.031
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.031} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.031} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.832} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.478} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.671} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.669} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.362} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.357} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {-0.161} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {-0.159} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.072} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.078} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.285} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.023} {0.000} {0.282} {0.705} {3.340} {0.308} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_432_0} {B} {^} {Y} {v} {} {AOI22X1} {0.220} {0.000} {0.231} {} {3.559} {0.528} {} {1} {(517.20, 730.50) (514.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n76} {} {0.001} {0.000} {0.231} {0.053} {3.561} {0.529} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.209} {0.000} {0.252} {} {3.770} {0.739} {} {1} {(510.00, 631.50) (505.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.003} {0.000} {0.252} {0.074} {3.773} {0.742} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_339_0} {A} {^} {Y} {v} {} {OAI21X1} {0.129} {0.000} {0.161} {} {3.902} {0.871} {} {1} {(507.60, 430.50) (500.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_176_0} {} {0.001} {0.000} {0.161} {0.031} {3.903} {0.871} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_338_0} {B} {v} {Y} {^} {} {NAND2X1} {0.205} {0.000} {0.229} {} {4.107} {1.076} {} {1} {(490.80, 397.50) (493.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_10_0} {} {0.000} {0.000} {0.229} {0.070} {4.108} {1.076} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC258_FE_RN_10_0} {A} {^} {Y} {v} {} {INVX4} {0.255} {0.000} {0.278} {} {4.362} {1.331} {} {8} {(507.60, 391.50) (510.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.018} {0.000} {0.279} {0.397} {4.380} {1.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167} {B} {v} {Y} {^} {} {MUX2X1} {0.162} {0.000} {0.183} {} {4.542} {1.511} {} {1} {(505.20, 754.50) (498.00, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.001} {0.000} {0.183} {0.032} {4.543} {1.512} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.031} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.031} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.231} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.539} {0.000} {1.822} {6.041} {0.739} {3.770} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.749}
    {-} {Setup} {1.077}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.621}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.634}
    {=} {Slack Time} {-3.012}
  END_SLK_CLC
  SLK -3.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.012} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.012} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.813} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.459} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.652} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.343} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.338} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {-0.142} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {-0.140} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.091} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.097} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.304} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.021} {0.000} {0.281} {0.705} {3.337} {0.325} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99} {D} {^} {Y} {v} {} {AOI22X1} {0.154} {0.000} {0.200} {} {3.491} {0.479} {} {1} {(668.40, 751.50) (666.00, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n82} {} {0.001} {0.000} {0.200} {0.041} {3.492} {0.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {B} {v} {Y} {^} {} {AOI21X1} {0.139} {0.000} {0.163} {} {3.630} {0.618} {} {1} {(651.60, 730.50) (646.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n87} {} {0.001} {0.000} {0.163} {0.034} {3.631} {0.619} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X2} {0.335} {0.000} {0.168} {} {3.966} {0.954} {} {1} {(642.00, 691.50) (637.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.005} {0.000} {0.168} {0.105} {3.972} {0.959} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_358_0} {D} {^} {Y} {v} {} {AOI22X1} {0.213} {0.000} {0.279} {} {4.185} {1.172} {} {2} {(615.60, 391.50) (618.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.003} {0.000} {0.279} {0.090} {4.188} {1.175} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC161_n197} {A} {v} {Y} {v} {} {BUFX4} {0.315} {0.000} {0.158} {} {4.502} {1.490} {} {4} {(646.80, 574.50) (651.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN83_n197} {} {0.006} {0.000} {0.158} {0.194} {4.508} {1.496} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_394_0} {D} {v} {Y} {^} {} {AOI22X1} {0.125} {0.000} {0.200} {} {4.633} {1.620} {} {1} {(781.20, 631.50) (778.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.001} {0.000} {0.200} {0.027} {4.634} {1.621} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.012} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.012} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.212} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.549} {0.000} {1.605} {6.041} {0.749} {3.761} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.727}
    {-} {Setup} {1.056}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.621}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.632}
    {=} {Slack Time} {-3.011}
  END_SLK_CLC
  SLK -3.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.011} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.011} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.812} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.458} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.651} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.342} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.337} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {-0.141} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {-0.139} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.092} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.098} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.305} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.021} {0.000} {0.281} {0.705} {3.337} {0.326} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99} {D} {^} {Y} {v} {} {AOI22X1} {0.154} {0.000} {0.200} {} {3.491} {0.480} {} {1} {(668.40, 751.50) (666.00, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n82} {} {0.001} {0.000} {0.200} {0.041} {3.492} {0.480} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {B} {v} {Y} {^} {} {AOI21X1} {0.139} {0.000} {0.163} {} {3.630} {0.619} {} {1} {(651.60, 730.50) (646.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n87} {} {0.001} {0.000} {0.163} {0.034} {3.631} {0.620} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X2} {0.335} {0.000} {0.168} {} {3.966} {0.955} {} {1} {(642.00, 691.50) (637.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.005} {0.000} {0.168} {0.105} {3.972} {0.960} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_358_0} {D} {^} {Y} {v} {} {AOI22X1} {0.213} {0.000} {0.279} {} {4.185} {1.173} {} {2} {(615.60, 391.50) (618.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.003} {0.000} {0.279} {0.090} {4.188} {1.176} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC161_n197} {A} {v} {Y} {v} {} {BUFX4} {0.315} {0.000} {0.158} {} {4.502} {1.491} {} {4} {(646.80, 574.50) (651.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN83_n197} {} {0.008} {0.000} {0.158} {0.194} {4.510} {1.499} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_373_0} {D} {v} {Y} {^} {} {AOI22X1} {0.122} {0.000} {0.178} {} {4.632} {1.620} {} {1} {(776.40, 730.50) (774.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.001} {0.000} {0.178} {0.025} {4.632} {1.621} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.011} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.011} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.211} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.528} {0.000} {1.606} {6.041} {0.727} {3.739} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.775}
    {-} {Setup} {1.166}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.559}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.570}
    {=} {Slack Time} {-3.011}
  END_SLK_CLC
  SLK -3.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.011} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.011} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.811} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.457} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.650} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.648} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.341} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.337} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {-0.140} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {-0.138} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.093} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.099} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.306} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.032} {0.000} {0.287} {0.705} {3.349} {0.338} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_422_0} {B} {^} {Y} {v} {} {AOI22X1} {0.196} {0.000} {0.206} {} {3.545} {0.534} {} {1} {(423.60, 751.50) (421.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n64} {} {0.001} {0.000} {0.206} {0.037} {3.545} {0.535} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {B} {v} {Y} {^} {} {AOI21X1} {0.237} {0.000} {0.294} {} {3.782} {0.772} {} {1} {(423.60, 730.50) (418.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.003} {0.000} {0.294} {0.093} {3.785} {0.775} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_384_0} {A} {^} {Y} {v} {} {OAI21X1} {0.141} {0.000} {0.182} {} {3.927} {0.916} {} {1} {(394.80, 451.50) (387.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_196_0} {} {0.001} {0.000} {0.182} {0.037} {3.928} {0.917} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_383_0} {A} {v} {Y} {^} {} {NAND2X1} {0.230} {0.000} {0.241} {} {4.157} {1.147} {} {1} {(382.80, 370.50) (380.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_20_0} {} {0.001} {0.000} {0.241} {0.073} {4.159} {1.148} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_26_0} {A} {^} {Y} {v} {} {INVX4} {0.244} {0.000} {0.264} {} {4.402} {1.392} {} {8} {(378.00, 391.50) (375.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.016} {0.000} {0.265} {0.369} {4.418} {1.408} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_377_0} {A} {v} {Y} {^} {} {AOI21X1} {0.150} {0.000} {0.170} {} {4.569} {1.558} {} {1} {(368.40, 787.50) (361.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.001} {0.000} {0.170} {0.027} {4.570} {1.559} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.011} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.011} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.210} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.576} {0.000} {1.862} {6.041} {0.775} {3.786} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.745}
    {-} {Setup} {1.062}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.633}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.638}
    {=} {Slack Time} {-3.005}
  END_SLK_CLC
  SLK -3.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.005} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.005} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.806} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.452} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.644} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.642} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.336} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.331} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {-0.135} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {-0.132} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.098} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.104} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.311} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.021} {0.000} {0.281} {0.705} {3.337} {0.332} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99} {D} {^} {Y} {v} {} {AOI22X1} {0.154} {0.000} {0.200} {} {3.491} {0.486} {} {1} {(668.40, 751.50) (666.00, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n82} {} {0.001} {0.000} {0.200} {0.041} {3.492} {0.486} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {B} {v} {Y} {^} {} {AOI21X1} {0.139} {0.000} {0.163} {} {3.630} {0.625} {} {1} {(651.60, 730.50) (646.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n87} {} {0.001} {0.000} {0.163} {0.034} {3.631} {0.626} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X2} {0.335} {0.000} {0.168} {} {3.966} {0.961} {} {1} {(642.00, 691.50) (637.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.005} {0.000} {0.168} {0.105} {3.972} {0.966} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_358_0} {D} {^} {Y} {v} {} {AOI22X1} {0.213} {0.000} {0.279} {} {4.185} {1.179} {} {2} {(615.60, 391.50) (618.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.002} {0.000} {0.279} {0.090} {4.187} {1.182} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC161_n197_dup} {A} {v} {Y} {v} {} {BUFX4} {0.324} {0.000} {0.172} {} {4.510} {1.505} {} {4} {(630.00, 574.50) (634.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_8} {} {0.008} {0.000} {0.172} {0.216} {4.518} {1.513} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_341_0} {D} {v} {Y} {^} {} {AOI22X1} {0.120} {0.000} {0.181} {} {4.638} {1.633} {} {1} {(692.40, 610.50) (694.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.000} {0.000} {0.181} {0.022} {4.638} {1.633} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.005} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.005} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.205} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.546} {0.000} {1.605} {6.041} {0.745} {3.750} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.746}
    {-} {Setup} {1.080}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.615}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.619}
    {=} {Slack Time} {-3.003}
  END_SLK_CLC
  SLK -3.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.003} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.003} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.804} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.450} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.643} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.641} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.334} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.329} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {-0.133} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {-0.131} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.100} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.106} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.313} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.082} {0.000} {0.297} {0.705} {3.399} {0.396} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {D} {^} {Y} {v} {} {AOI22X1} {0.157} {0.000} {0.207} {} {3.556} {0.552} {} {1} {(675.60, 451.50) (673.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n154} {} {0.001} {0.000} {0.207} {0.041} {3.557} {0.554} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {B} {v} {Y} {^} {} {AOI21X1} {0.137} {0.000} {0.196} {} {3.694} {0.691} {} {1} {(680.40, 490.50) (685.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.196} {0.033} {3.695} {0.691} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X2} {0.306} {0.000} {0.121} {} {4.000} {0.997} {} {1} {(714.00, 490.50) (709.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.121} {0.063} {4.002} {0.999} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_321_0} {D} {^} {Y} {v} {} {AOI22X1} {0.167} {0.000} {0.224} {} {4.169} {1.166} {} {2} {(690.00, 370.50) (692.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.002} {0.000} {0.224} {0.064} {4.171} {1.168} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC163_n195} {A} {v} {Y} {v} {} {BUFX4} {0.308} {0.000} {0.170} {} {4.479} {1.476} {} {4} {(702.00, 454.50) (706.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN85_n195} {} {0.007} {0.000} {0.170} {0.216} {4.486} {1.483} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_387_0} {D} {v} {Y} {^} {} {AOI22X1} {0.131} {0.000} {0.204} {} {4.618} {1.614} {} {1} {(750.00, 571.50) (747.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.001} {0.000} {0.204} {0.029} {4.619} {1.615} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.003} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.003} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.203} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.546} {0.000} {1.605} {6.041} {0.746} {3.749} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.739}
    {-} {Setup} {1.069}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.620}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.622}
    {=} {Slack Time} {-3.002}
  END_SLK_CLC
  SLK -3.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.002} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.002} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.803} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.449} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.641} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.639} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.333} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.328} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {-0.132} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {-0.129} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.101} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.107} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.314} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.021} {0.000} {0.281} {0.705} {3.337} {0.335} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99} {D} {^} {Y} {v} {} {AOI22X1} {0.154} {0.000} {0.200} {} {3.491} {0.489} {} {1} {(668.40, 751.50) (666.00, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n82} {} {0.001} {0.000} {0.200} {0.041} {3.492} {0.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {B} {v} {Y} {^} {} {AOI21X1} {0.139} {0.000} {0.163} {} {3.630} {0.628} {} {1} {(651.60, 730.50) (646.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n87} {} {0.001} {0.000} {0.163} {0.034} {3.631} {0.629} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X2} {0.335} {0.000} {0.168} {} {3.966} {0.964} {} {1} {(642.00, 691.50) (637.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.005} {0.000} {0.168} {0.105} {3.972} {0.969} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_358_0} {D} {^} {Y} {v} {} {AOI22X1} {0.213} {0.000} {0.279} {} {4.185} {1.182} {} {2} {(615.60, 391.50) (618.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.003} {0.000} {0.279} {0.090} {4.188} {1.185} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC161_n197} {A} {v} {Y} {v} {} {BUFX4} {0.315} {0.000} {0.158} {} {4.502} {1.500} {} {4} {(646.80, 574.50) (651.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN83_n197} {} {0.003} {0.000} {0.158} {0.194} {4.505} {1.503} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_343_0} {D} {v} {Y} {^} {} {AOI22X1} {0.117} {0.000} {0.190} {} {4.622} {1.620} {} {1} {(651.60, 610.50) (649.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.000} {0.000} {0.190} {0.022} {4.622} {1.620} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.002} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.002} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.202} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.540} {0.000} {1.605} {6.041} {0.739} {3.742} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.985}
    {-} {Setup} {1.428}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.507}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.509}
    {=} {Slack Time} {-3.002}
  END_SLK_CLC
  SLK -3.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-3.002} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-3.002} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.802} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.448} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.677} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.383} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.378} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.078} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.076} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.174} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.180} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.383} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.032} {0.000} {0.290} {0.707} {3.417} {0.415} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_422_0} {B} {v} {Y} {^} {} {AOI22X1} {0.170} {0.000} {0.180} {} {3.587} {0.585} {} {1} {(423.60, 751.50) (421.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n64} {} {0.001} {0.000} {0.180} {0.037} {3.587} {0.586} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {B} {^} {Y} {v} {} {AOI21X1} {0.236} {0.000} {0.310} {} {3.823} {0.822} {} {1} {(423.60, 730.50) (418.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.003} {0.000} {0.310} {0.094} {3.826} {0.825} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_384_0} {A} {v} {Y} {^} {} {OAI21X1} {0.176} {0.000} {0.195} {} {4.002} {1.001} {} {1} {(394.80, 451.50) (387.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_196_0} {} {0.001} {0.000} {0.195} {0.037} {4.003} {1.001} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_383_0} {A} {^} {Y} {v} {} {NAND2X1} {0.148} {0.000} {0.185} {} {4.151} {1.149} {} {1} {(382.80, 370.50) (380.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_20_0} {} {0.001} {0.000} {0.185} {0.073} {4.152} {1.150} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_26_0} {A} {v} {Y} {^} {} {INVX4} {0.226} {0.000} {0.256} {} {4.378} {1.376} {} {8} {(378.00, 391.50) (375.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.007} {0.000} {0.257} {0.367} {4.385} {1.383} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222} {B} {^} {Y} {v} {} {MUX2X1} {0.124} {0.000} {0.159} {} {4.509} {1.507} {} {1} {(397.20, 487.50) (390.00, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.001} {0.000} {0.159} {0.025} {4.509} {1.507} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {3.002} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {3.002} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.201} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.785} {0.000} {2.025} {6.041} {0.985} {3.987} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.748}
    {-} {Setup} {1.071}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.627}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.622}
    {=} {Slack Time} {-2.995}
  END_SLK_CLC
  SLK -2.995
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.995} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.995} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.795} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.441} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.634} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.632} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.326} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.321} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {-0.124} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {-0.122} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.108} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.115} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.322} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.082} {0.000} {0.297} {0.705} {3.399} {0.404} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {D} {^} {Y} {v} {} {AOI22X1} {0.157} {0.000} {0.207} {} {3.556} {0.561} {} {1} {(675.60, 451.50) (673.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n154} {} {0.001} {0.000} {0.207} {0.041} {3.557} {0.562} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {B} {v} {Y} {^} {} {AOI21X1} {0.137} {0.000} {0.196} {} {3.694} {0.699} {} {1} {(680.40, 490.50) (685.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.196} {0.033} {3.695} {0.700} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X2} {0.306} {0.000} {0.121} {} {4.000} {1.005} {} {1} {(714.00, 490.50) (709.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.121} {0.063} {4.002} {1.007} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_321_0} {D} {^} {Y} {v} {} {AOI22X1} {0.167} {0.000} {0.224} {} {4.169} {1.174} {} {2} {(690.00, 370.50) (692.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.002} {0.000} {0.224} {0.064} {4.171} {1.176} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC163_n195} {A} {v} {Y} {v} {} {BUFX4} {0.308} {0.000} {0.170} {} {4.479} {1.484} {} {4} {(702.00, 454.50) (706.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN85_n195} {} {0.010} {0.000} {0.170} {0.216} {4.489} {1.494} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_410_0} {D} {v} {Y} {^} {} {AOI22X1} {0.132} {0.000} {0.191} {} {4.621} {1.626} {} {1} {(798.00, 610.50) (795.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.001} {0.000} {0.191} {0.030} {4.622} {1.627} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.995} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.995} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.194} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.548} {0.000} {1.605} {6.041} {0.748} {3.743} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.737}
    {-} {Setup} {1.134}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.553}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.540}
    {=} {Slack Time} {-2.987}
  END_SLK_CLC
  SLK -2.987
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.987} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.987} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.787} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.433} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.626} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.318} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.313} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {-0.116} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {-0.114} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.116} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.123} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.330} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.032} {0.000} {0.287} {0.705} {3.349} {0.362} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_422_0} {B} {^} {Y} {v} {} {AOI22X1} {0.196} {0.000} {0.206} {} {3.545} {0.558} {} {1} {(423.60, 751.50) (421.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n64} {} {0.001} {0.000} {0.206} {0.037} {3.545} {0.559} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {B} {v} {Y} {^} {} {AOI21X1} {0.237} {0.000} {0.294} {} {3.782} {0.796} {} {1} {(423.60, 730.50) (418.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.003} {0.000} {0.294} {0.093} {3.785} {0.799} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_384_0} {A} {^} {Y} {v} {} {OAI21X1} {0.141} {0.000} {0.182} {} {3.927} {0.940} {} {1} {(394.80, 451.50) (387.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_196_0} {} {0.001} {0.000} {0.182} {0.037} {3.928} {0.941} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_383_0} {A} {v} {Y} {^} {} {NAND2X1} {0.230} {0.000} {0.241} {} {4.157} {1.170} {} {1} {(382.80, 370.50) (380.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_20_0} {} {0.001} {0.000} {0.241} {0.073} {4.159} {1.172} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_26_0} {A} {^} {Y} {v} {} {INVX4} {0.244} {0.000} {0.264} {} {4.402} {1.415} {} {8} {(378.00, 391.50) (375.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.016} {0.000} {0.265} {0.369} {4.418} {1.431} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_467_0} {B} {v} {Y} {^} {} {AOI21X1} {0.121} {0.000} {0.165} {} {4.539} {1.553} {} {1} {(421.20, 790.50) (426.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.000} {0.000} {0.165} {0.021} {4.540} {1.553} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.987} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.987} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.187} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.537} {0.000} {1.822} {6.041} {0.737} {3.724} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.912}
    {-} {Setup} {1.338}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.524}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.494}
    {=} {Slack Time} {-2.970}
  END_SLK_CLC
  SLK -2.970
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.970} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.970} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.771} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.417} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.646} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.351} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.346} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.046} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.044} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.205} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.212} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.415} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.045} {0.000} {0.295} {0.707} {3.430} {0.459} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_370_0} {A} {v} {Y} {^} {} {AOI22X1} {0.187} {0.000} {0.199} {} {3.617} {0.647} {} {1} {(445.20, 634.50) (450.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n70} {} {0.001} {0.000} {0.199} {0.038} {3.618} {0.647} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {B} {^} {Y} {v} {} {AOI21X1} {0.199} {0.000} {0.237} {} {3.817} {0.846} {} {1} {(447.60, 610.50) (442.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.003} {0.000} {0.237} {0.066} {3.819} {0.849} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_302_0} {A} {v} {Y} {^} {} {OAI21X1} {0.158} {0.000} {0.172} {} {3.978} {1.007} {} {1} {(423.60, 451.50) (416.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_155_0} {} {0.001} {0.000} {0.172} {0.034} {3.978} {1.008} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_301_0} {A} {^} {Y} {v} {} {NAND2X1} {0.148} {0.000} {0.183} {} {4.126} {1.156} {} {1} {(418.80, 391.50) (421.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_16_0} {} {0.001} {0.000} {0.183} {0.073} {4.128} {1.157} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC259_FE_RN_16_0} {A} {v} {Y} {^} {} {INVX4} {0.223} {0.000} {0.254} {} {4.350} {1.380} {} {8} {(418.80, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.016} {0.000} {0.255} {0.363} {4.367} {1.396} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169} {B} {^} {Y} {v} {} {MUX2X1} {0.126} {0.000} {0.161} {} {4.493} {1.523} {} {1} {(402.00, 667.50) (394.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.001} {0.000} {0.161} {0.027} {4.494} {1.524} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.970} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.970} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.170} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.712} {0.000} {1.975} {6.041} {0.912} {3.882} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.970}
    {-} {Setup} {1.399}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.521}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.481}
    {=} {Slack Time} {-2.960}
  END_SLK_CLC
  SLK -2.960
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.960} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.960} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.760} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.406} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.635} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.341} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.336} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.036} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.034} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.215} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.222} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.425} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.045} {0.000} {0.295} {0.707} {3.430} {0.470} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_370_0} {A} {v} {Y} {^} {} {AOI22X1} {0.187} {0.000} {0.199} {} {3.617} {0.657} {} {1} {(445.20, 634.50) (450.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n70} {} {0.001} {0.000} {0.199} {0.038} {3.618} {0.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {B} {^} {Y} {v} {} {AOI21X1} {0.199} {0.000} {0.237} {} {3.817} {0.857} {} {1} {(447.60, 610.50) (442.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.003} {0.000} {0.237} {0.066} {3.819} {0.859} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_302_0} {A} {v} {Y} {^} {} {OAI21X1} {0.158} {0.000} {0.172} {} {3.978} {1.018} {} {1} {(423.60, 451.50) (416.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_155_0} {} {0.001} {0.000} {0.172} {0.034} {3.978} {1.018} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_301_0} {A} {^} {Y} {v} {} {NAND2X1} {0.148} {0.000} {0.183} {} {4.126} {1.166} {} {1} {(418.80, 391.50) (421.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_16_0} {} {0.001} {0.000} {0.183} {0.073} {4.128} {1.168} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC259_FE_RN_16_0} {A} {v} {Y} {^} {} {INVX4} {0.223} {0.000} {0.254} {} {4.350} {1.390} {} {8} {(418.80, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.014} {0.000} {0.255} {0.363} {4.364} {1.404} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_412_0} {A} {^} {Y} {v} {} {MUX2X1} {0.115} {0.000} {0.160} {} {4.480} {1.520} {} {1} {(392.40, 547.50) (392.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.001} {0.000} {0.160} {0.023} {4.481} {1.521} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.960} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.960} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.160} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.770} {0.000} {2.014} {6.041} {0.970} {3.930} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.961}
    {-} {Setup} {1.326}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.585}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.516}
    {=} {Slack Time} {-2.931}
  END_SLK_CLC
  SLK -2.931
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.931} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.931} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.732} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.378} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.606} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.604} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.312} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.307} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.007} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.005} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.244} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.251} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.454} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.032} {0.000} {0.290} {0.707} {3.417} {0.486} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_422_0} {B} {v} {Y} {^} {} {AOI22X1} {0.170} {0.000} {0.180} {} {3.587} {0.656} {} {1} {(423.60, 751.50) (421.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n64} {} {0.001} {0.000} {0.180} {0.037} {3.587} {0.656} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {B} {^} {Y} {v} {} {AOI21X1} {0.236} {0.000} {0.310} {} {3.823} {0.892} {} {1} {(423.60, 730.50) (418.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.003} {0.000} {0.310} {0.094} {3.826} {0.895} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_384_0} {A} {v} {Y} {^} {} {OAI21X1} {0.176} {0.000} {0.195} {} {4.002} {1.071} {} {1} {(394.80, 451.50) (387.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_196_0} {} {0.001} {0.000} {0.195} {0.037} {4.003} {1.072} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_383_0} {A} {^} {Y} {v} {} {NAND2X1} {0.148} {0.000} {0.185} {} {4.151} {1.220} {} {1} {(382.80, 370.50) (380.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_20_0} {} {0.001} {0.000} {0.185} {0.073} {4.152} {1.221} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_26_0} {A} {v} {Y} {^} {} {INVX4} {0.226} {0.000} {0.256} {} {4.378} {1.447} {} {8} {(378.00, 391.50) (375.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.010} {0.000} {0.257} {0.367} {4.388} {1.457} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154} {B} {^} {Y} {v} {} {MUX2X1} {0.127} {0.000} {0.162} {} {4.515} {1.584} {} {1} {(423.60, 574.50) (416.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.001} {0.000} {0.162} {0.027} {4.516} {1.585} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.931} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.931} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.131} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {2.009} {6.041} {0.961} {3.892} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.910}
    {-} {Setup} {1.272}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.587}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.517}
    {=} {Slack Time} {-2.930}
  END_SLK_CLC
  SLK -2.930
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.930} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.930} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.730} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.376} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.569} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.567} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.260} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.256} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {-0.059} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {-0.057} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.174} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.180} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.387} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.045} {0.000} {0.291} {0.705} {3.362} {0.432} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_370_0} {A} {^} {Y} {v} {} {AOI22X1} {0.166} {0.000} {0.206} {} {3.528} {0.598} {} {1} {(445.20, 634.50) (450.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n70} {} {0.001} {0.000} {0.206} {0.038} {3.528} {0.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {B} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.230} {} {3.721} {0.791} {} {1} {(447.60, 610.50) (442.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.003} {0.000} {0.230} {0.065} {3.723} {0.794} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_302_0} {A} {^} {Y} {v} {} {OAI21X1} {0.132} {0.000} {0.161} {} {3.855} {0.926} {} {1} {(423.60, 451.50) (416.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_155_0} {} {0.001} {0.000} {0.161} {0.034} {3.856} {0.927} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_301_0} {A} {v} {Y} {^} {} {NAND2X1} {0.224} {0.000} {0.241} {} {4.080} {1.150} {} {1} {(418.80, 391.50) (421.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_16_0} {} {0.001} {0.000} {0.241} {0.073} {4.081} {1.152} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC259_FE_RN_16_0} {A} {^} {Y} {v} {} {INVX4} {0.241} {0.000} {0.262} {} {4.322} {1.393} {} {8} {(418.80, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.016} {0.000} {0.263} {0.364} {4.338} {1.409} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136} {B} {v} {Y} {^} {} {MUX2X1} {0.178} {0.000} {0.198} {} {4.516} {1.586} {} {1} {(438.00, 607.50) (430.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.001} {0.000} {0.198} {0.042} {4.517} {1.587} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.930} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.930} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.129} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.710} {0.000} {1.974} {6.041} {0.910} {3.839} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.944}
    {-} {Setup} {1.308}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.587}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.516}
    {=} {Slack Time} {-2.929}
  END_SLK_CLC
  SLK -2.929
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.929} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.929} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.730} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.376} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.605} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.603} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.310} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.306} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {-0.006} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {-0.003} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.246} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.252} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.455} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.032} {0.000} {0.290} {0.707} {3.417} {0.487} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_422_0} {B} {v} {Y} {^} {} {AOI22X1} {0.170} {0.000} {0.180} {} {3.587} {0.657} {} {1} {(423.60, 751.50) (421.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n64} {} {0.001} {0.000} {0.180} {0.037} {3.587} {0.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {B} {^} {Y} {v} {} {AOI21X1} {0.236} {0.000} {0.310} {} {3.823} {0.894} {} {1} {(423.60, 730.50) (418.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.003} {0.000} {0.310} {0.094} {3.826} {0.897} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_384_0} {A} {v} {Y} {^} {} {OAI21X1} {0.176} {0.000} {0.195} {} {4.002} {1.073} {} {1} {(394.80, 451.50) (387.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_196_0} {} {0.001} {0.000} {0.195} {0.037} {4.003} {1.074} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_383_0} {A} {^} {Y} {v} {} {NAND2X1} {0.148} {0.000} {0.185} {} {4.151} {1.221} {} {1} {(382.80, 370.50) (380.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_20_0} {} {0.001} {0.000} {0.185} {0.073} {4.152} {1.223} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_26_0} {A} {v} {Y} {^} {} {INVX4} {0.226} {0.000} {0.256} {} {4.378} {1.448} {} {8} {(378.00, 391.50) (375.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.010} {0.000} {0.257} {0.367} {4.387} {1.458} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {MUX2X1} {0.128} {0.000} {0.163} {} {4.515} {1.586} {} {1} {(397.20, 574.50) (390.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.001} {0.000} {0.163} {0.028} {4.516} {1.587} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.929} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.929} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.129} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.745} {0.000} {1.997} {6.041} {0.944} {3.874} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.053}
    {-} {Setup} {1.381}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.622}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.518}
    {=} {Slack Time} {-2.896}
  END_SLK_CLC
  SLK -2.896
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.896} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.896} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.697} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.572} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.570} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.277} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.273} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {0.027} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {0.030} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.279} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.285} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.488} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.032} {0.000} {0.290} {0.707} {3.417} {0.520} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_422_0} {B} {v} {Y} {^} {} {AOI22X1} {0.170} {0.000} {0.180} {} {3.587} {0.690} {} {1} {(423.60, 751.50) (421.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n64} {} {0.001} {0.000} {0.180} {0.037} {3.587} {0.691} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {B} {^} {Y} {v} {} {AOI21X1} {0.236} {0.000} {0.310} {} {3.823} {0.927} {} {1} {(423.60, 730.50) (418.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.003} {0.000} {0.310} {0.094} {3.826} {0.930} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_384_0} {A} {v} {Y} {^} {} {OAI21X1} {0.176} {0.000} {0.195} {} {4.002} {1.106} {} {1} {(394.80, 451.50) (387.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_196_0} {} {0.001} {0.000} {0.195} {0.037} {4.003} {1.107} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_383_0} {A} {^} {Y} {v} {} {NAND2X1} {0.148} {0.000} {0.185} {} {4.151} {1.254} {} {1} {(382.80, 370.50) (380.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_20_0} {} {0.001} {0.000} {0.185} {0.073} {4.152} {1.256} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_26_0} {A} {v} {Y} {^} {} {INVX4} {0.226} {0.000} {0.256} {} {4.378} {1.481} {} {8} {(378.00, 391.50) (375.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.001} {0.000} {0.256} {0.367} {4.378} {1.482} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_380_0} {B} {^} {Y} {v} {} {AOI21X1} {0.139} {0.000} {0.162} {} {4.518} {1.621} {} {1} {(392.40, 391.50) (397.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.000} {0.000} {0.162} {0.021} {4.518} {1.622} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.896} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.896} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.096} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.853} {0.000} {2.063} {6.041} {1.053} {3.949} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.451}
    {-} {Setup} {1.888}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.513}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.392}
    {=} {Slack Time} {-2.878}
  END_SLK_CLC
  SLK -2.878
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.878} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.878} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.679} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.325} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.554} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.552} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.259} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.255} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {0.045} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {0.047} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC193_n174} {A} {v} {Y} {v} {} {BUFX2} {0.401} {0.000} {0.287} {} {3.326} {0.448} {} {4} {(985.20, 727.50) (990.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN101_FE_OFN13_n174} {} {0.007} {0.000} {0.287} {0.208} {3.333} {0.455} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120} {D} {v} {Y} {^} {} {AOI22X1} {0.183} {0.000} {0.195} {} {3.516} {0.638} {} {1} {(1083.60, 490.50) (1086.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n164} {} {0.001} {0.000} {0.195} {0.045} {3.518} {0.639} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121} {B} {^} {Y} {v} {} {AOI21X1} {0.166} {0.000} {0.184} {} {3.684} {0.805} {} {1} {(1146.00, 490.50) (1150.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n169} {} {0.001} {0.000} {0.184} {0.044} {3.685} {0.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_425_0} {B} {v} {Y} {^} {} {OAI21X1} {0.139} {0.000} {0.150} {} {3.824} {0.946} {} {1} {(1170.00, 454.50) (1174.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_213_0} {} {0.000} {0.000} {0.150} {0.022} {3.824} {0.946} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_424_0} {A} {^} {Y} {^} {} {AND2X2} {0.202} {0.000} {0.126} {} {4.027} {1.148} {} {3} {(1177.20, 451.50) (1184.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.001} {0.000} {0.126} {0.076} {4.028} {1.149} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC165_n191} {A} {^} {Y} {^} {} {BUFX4} {0.239} {0.000} {0.127} {} {4.267} {1.389} {} {3} {(1155.60, 454.50) (1150.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN87_n191} {} {0.004} {0.000} {0.127} {0.141} {4.271} {1.393} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_202_0} {A} {^} {Y} {v} {} {MUX2X1} {0.120} {0.000} {0.145} {} {4.391} {1.512} {} {1} {(1047.60, 394.50) (1047.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.001} {0.000} {0.145} {0.031} {4.392} {1.513} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.878} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.878} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.078} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.251} {0.000} {2.178} {6.041} {1.451} {4.329} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.335}
    {-} {Setup} {1.390}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.895}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.750}
    {=} {Slack Time} {-2.855}
  END_SLK_CLC
  SLK -2.855
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.855} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.855} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.655} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.301} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.494} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.186} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.181} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.016} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {0.018} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.248} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.255} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.462} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.087} {0.000} {0.297} {0.705} {3.404} {0.549} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_340_0} {B} {^} {Y} {v} {} {AOI22X1} {0.230} {0.000} {0.243} {} {3.634} {0.779} {} {1} {(826.80, 490.50) (824.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.243} {0.058} {3.636} {0.781} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.141} {0.000} {0.195} {} {3.777} {0.922} {} {1} {(939.60, 490.50) (944.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.000} {0.000} {0.195} {0.033} {3.777} {0.922} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X2} {0.337} {0.000} {0.159} {} {4.114} {1.259} {} {2} {(973.20, 490.50) (978.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.004} {0.000} {0.160} {0.098} {4.118} {1.263} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271_dup} {B} {^} {Y} {v} {} {MUX2X1} {0.421} {0.000} {0.552} {} {4.539} {1.684} {} {4} {(1009.20, 394.50) (1002.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_7} {} {0.007} {0.000} {0.552} {0.229} {4.545} {1.690} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_222_0} {D} {v} {Y} {^} {} {AOI22X1} {0.204} {0.000} {0.214} {} {4.749} {1.894} {} {1} {(850.80, 451.50) (848.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.001} {0.000} {0.214} {0.030} {4.750} {1.895} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.855} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.855} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.054} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.136} {0.000} {2.162} {6.041} {1.335} {4.190} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.758}
    {-} {Setup} {1.090}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.618}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.457}
    {=} {Slack Time} {-2.839}
  END_SLK_CLC
  SLK -2.839
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.839} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.839} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.639} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.330} {0.000} {2.184} {6.041} {1.530} {-1.309} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.743} {0.000} {0.131} {} {2.272} {-0.566} {} {1} {(1146.00, 748.50) (1170.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.001} {0.000} {0.131} {0.040} {2.273} {-0.566} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC120_waddr_1} {A} {v} {Y} {v} {} {BUFX4} {0.271} {0.000} {0.153} {} {2.545} {-0.294} {} {6} {(1172.40, 694.50) (1167.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.005} {0.000} {0.153} {0.193} {2.549} {-0.290} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_423_0} {B} {v} {Y} {v} {} {OR2X2} {0.408} {0.000} {0.339} {} {2.957} {0.118} {} {3} {(1119.60, 670.50) (1114.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.009} {0.000} {0.339} {0.247} {2.965} {0.126} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC110_n173} {A} {v} {Y} {^} {} {INVX4} {0.256} {0.000} {0.258} {} {3.221} {0.382} {} {6} {(862.80, 631.50) (865.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN54_n173} {} {0.008} {0.000} {0.258} {0.323} {3.229} {0.390} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126} {B} {^} {Y} {v} {} {AOI22X1} {0.208} {0.000} {0.218} {} {3.437} {0.598} {} {1} {(906.00, 730.50) (908.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n171} {} {0.001} {0.000} {0.218} {0.048} {3.438} {0.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_426_0} {B} {v} {Y} {v} {} {AND2X2} {0.268} {0.000} {0.097} {} {3.706} {0.867} {} {1} {(1018.80, 727.50) (1023.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_183_0} {} {0.001} {0.000} {0.097} {0.050} {3.707} {0.868} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_356_0} {B} {v} {Y} {^} {} {OAI21X1} {0.145} {0.000} {0.194} {} {3.852} {1.013} {} {1} {(1035.60, 667.50) (1040.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_170_0} {} {0.001} {0.000} {0.194} {0.041} {3.853} {1.014} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_325_0} {B} {^} {Y} {v} {} {OAI21X1} {0.199} {0.000} {0.263} {} {4.053} {1.214} {} {3} {(1009.20, 667.50) (1014.00, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.002} {0.000} {0.263} {0.094} {4.054} {1.215} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC185_n188} {A} {v} {Y} {v} {} {BUFX2} {0.281} {0.000} {0.145} {} {4.336} {1.497} {} {2} {(992.40, 727.50) (997.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN99_n188} {} {0.003} {0.000} {0.145} {0.093} {4.338} {1.499} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_177_0} {D} {v} {Y} {^} {} {AOI22X1} {0.118} {0.000} {0.220} {} {4.456} {1.617} {} {1} {(1040.40, 790.50) (1038.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.001} {0.000} {0.220} {0.024} {4.457} {1.618} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.839} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.839} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.038} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.559} {0.000} {1.605} {6.041} {0.758} {3.597} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.392}
    {-} {Setup} {1.425}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.917}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.754}
    {=} {Slack Time} {-2.837}
  END_SLK_CLC
  SLK -2.837
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.837} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.837} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.638} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.284} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.476} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.474} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.168} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.163} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.033} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {0.036} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.266} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.272} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.479} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.087} {0.000} {0.297} {0.705} {3.404} {0.567} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_340_0} {B} {^} {Y} {v} {} {AOI22X1} {0.230} {0.000} {0.243} {} {3.634} {0.797} {} {1} {(826.80, 490.50) (824.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.243} {0.058} {3.636} {0.799} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.141} {0.000} {0.195} {} {3.777} {0.939} {} {1} {(939.60, 490.50) (944.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.000} {0.000} {0.195} {0.033} {3.777} {0.939} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X2} {0.337} {0.000} {0.159} {} {4.114} {1.277} {} {2} {(973.20, 490.50) (978.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.004} {0.000} {0.160} {0.098} {4.118} {1.280} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271_dup} {B} {^} {Y} {v} {} {MUX2X1} {0.421} {0.000} {0.552} {} {4.539} {1.701} {} {4} {(1009.20, 394.50) (1002.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_7} {} {0.007} {0.000} {0.552} {0.229} {4.546} {1.708} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212} {B} {v} {Y} {^} {} {MUX2X1} {0.207} {0.000} {0.258} {} {4.753} {1.916} {} {1} {(838.80, 427.50) (831.60, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.001} {0.000} {0.258} {0.033} {4.754} {1.917} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.837} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.837} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.037} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.192} {0.000} {2.170} {6.041} {1.392} {4.229} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.263}
    {-} {Setup} {1.523}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.690}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.527}
    {=} {Slack Time} {-2.837}
  END_SLK_CLC
  SLK -2.837
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.837} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.837} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.638} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.284} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.512} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.510} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.218} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.213} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {0.087} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {0.089} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.338} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.345} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.548} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.075} {0.000} {0.300} {0.707} {3.460} {0.623} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U95} {D} {v} {Y} {^} {} {AOI22X1} {0.188} {0.000} {0.198} {} {3.648} {0.811} {} {1} {(531.60, 451.50) (534.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n78} {} {0.001} {0.000} {0.198} {0.046} {3.649} {0.812} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {B} {^} {Y} {v} {} {AOI21X1} {0.175} {0.000} {0.234} {} {3.824} {0.987} {} {1} {(517.20, 490.50) (512.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.001} {0.000} {0.234} {0.050} {3.825} {0.988} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_339_0} {B} {v} {Y} {^} {} {OAI21X1} {0.167} {0.000} {0.172} {} {3.992} {1.155} {} {1} {(505.20, 427.50) (500.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_176_0} {} {0.001} {0.000} {0.172} {0.031} {3.993} {1.155} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_338_0} {B} {^} {Y} {v} {} {NAND2X1} {0.159} {0.000} {0.179} {} {4.152} {1.315} {} {1} {(490.80, 397.50) (493.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_10_0} {} {0.000} {0.000} {0.179} {0.070} {4.152} {1.315} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC258_FE_RN_10_0} {A} {v} {Y} {^} {} {INVX4} {0.236} {0.000} {0.273} {} {4.388} {1.551} {} {8} {(507.60, 391.50) (510.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.007} {0.000} {0.274} {0.396} {4.395} {1.558} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_295_0} {D} {^} {Y} {v} {} {AOI22X1} {0.131} {0.000} {0.159} {} {4.526} {1.689} {} {1} {(603.60, 430.50) (601.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.001} {0.000} {0.159} {0.029} {4.527} {1.690} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.837} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.837} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.037} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.063} {0.000} {2.143} {6.041} {1.263} {4.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.184}
    {-} {Setup} {1.439}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.695}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.517}
    {=} {Slack Time} {-2.822}
  END_SLK_CLC
  SLK -2.822
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.822} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.822} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.622} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.268} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.497} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.495} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.203} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.198} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {0.102} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {0.104} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.354} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.360} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.563} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.075} {0.000} {0.300} {0.707} {3.460} {0.638} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U95} {D} {v} {Y} {^} {} {AOI22X1} {0.188} {0.000} {0.198} {} {3.648} {0.826} {} {1} {(531.60, 451.50) (534.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n78} {} {0.001} {0.000} {0.198} {0.046} {3.649} {0.827} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {B} {^} {Y} {v} {} {AOI21X1} {0.175} {0.000} {0.234} {} {3.824} {1.002} {} {1} {(517.20, 490.50) (512.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.001} {0.000} {0.234} {0.050} {3.825} {1.003} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_339_0} {B} {v} {Y} {^} {} {OAI21X1} {0.167} {0.000} {0.172} {} {3.992} {1.170} {} {1} {(505.20, 427.50) (500.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_176_0} {} {0.001} {0.000} {0.172} {0.031} {3.993} {1.171} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_338_0} {B} {^} {Y} {v} {} {NAND2X1} {0.159} {0.000} {0.179} {} {4.152} {1.330} {} {1} {(490.80, 397.50) (493.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_10_0} {} {0.000} {0.000} {0.179} {0.070} {4.152} {1.330} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC258_FE_RN_10_0} {A} {v} {Y} {^} {} {INVX4} {0.236} {0.000} {0.273} {} {4.388} {1.566} {} {8} {(507.60, 391.50) (510.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.006} {0.000} {0.274} {0.396} {4.394} {1.572} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218} {B} {^} {Y} {v} {} {MUX2X1} {0.122} {0.000} {0.161} {} {4.516} {1.694} {} {1} {(574.80, 427.50) (567.60, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.001} {0.000} {0.161} {0.024} {4.517} {1.695} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.822} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.822} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.021} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.985} {0.000} {2.122} {6.041} {1.184} {4.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.105}
    {-} {Setup} {1.395}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.660}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.473}
    {=} {Slack Time} {-2.813}
  END_SLK_CLC
  SLK -2.813
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.813} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.813} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.613} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.259} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.488} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.486} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.194} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.189} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {0.111} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {0.113} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.363} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.369} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.572} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.045} {0.000} {0.295} {0.707} {3.430} {0.617} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_370_0} {A} {v} {Y} {^} {} {AOI22X1} {0.187} {0.000} {0.199} {} {3.617} {0.804} {} {1} {(445.20, 634.50) (450.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n70} {} {0.001} {0.000} {0.199} {0.038} {3.618} {0.805} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {B} {^} {Y} {v} {} {AOI21X1} {0.199} {0.000} {0.237} {} {3.817} {1.004} {} {1} {(447.60, 610.50) (442.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.003} {0.000} {0.237} {0.066} {3.819} {1.006} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_302_0} {A} {v} {Y} {^} {} {OAI21X1} {0.158} {0.000} {0.172} {} {3.978} {1.165} {} {1} {(423.60, 451.50) (416.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_155_0} {} {0.001} {0.000} {0.172} {0.034} {3.978} {1.166} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_301_0} {A} {^} {Y} {v} {} {NAND2X1} {0.148} {0.000} {0.183} {} {4.126} {1.313} {} {1} {(418.80, 391.50) (421.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_16_0} {} {0.001} {0.000} {0.183} {0.073} {4.128} {1.315} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC259_FE_RN_16_0} {A} {v} {Y} {^} {} {INVX4} {0.223} {0.000} {0.254} {} {4.350} {1.537} {} {8} {(418.80, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.004} {0.000} {0.254} {0.363} {4.355} {1.542} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_414_0} {A} {^} {Y} {v} {} {MUX2X1} {0.118} {0.000} {0.162} {} {4.472} {1.659} {} {1} {(454.80, 427.50) (454.80, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.001} {0.000} {0.162} {0.024} {4.473} {1.660} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.813} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.813} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.012} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.905} {0.000} {2.091} {6.041} {1.105} {3.918} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.760}
    {-} {Setup} {1.068}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.642}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.451}
    {=} {Slack Time} {-2.809}
  END_SLK_CLC
  SLK -2.809
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.809} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.809} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.609} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.330} {0.000} {2.184} {6.041} {1.530} {-1.279} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.743} {0.000} {0.131} {} {2.272} {-0.536} {} {1} {(1146.00, 748.50) (1170.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.001} {0.000} {0.131} {0.040} {2.273} {-0.535} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC120_waddr_1} {A} {v} {Y} {v} {} {BUFX4} {0.271} {0.000} {0.153} {} {2.545} {-0.264} {} {6} {(1172.40, 694.50) (1167.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.005} {0.000} {0.153} {0.193} {2.549} {-0.259} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_423_0} {B} {v} {Y} {v} {} {OR2X2} {0.408} {0.000} {0.339} {} {2.957} {0.148} {} {3} {(1119.60, 670.50) (1114.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.009} {0.000} {0.339} {0.247} {2.965} {0.157} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC110_n173} {A} {v} {Y} {^} {} {INVX4} {0.256} {0.000} {0.258} {} {3.221} {0.412} {} {6} {(862.80, 631.50) (865.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN54_n173} {} {0.008} {0.000} {0.258} {0.323} {3.229} {0.420} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126} {B} {^} {Y} {v} {} {AOI22X1} {0.208} {0.000} {0.218} {} {3.437} {0.628} {} {1} {(906.00, 730.50) (908.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n171} {} {0.001} {0.000} {0.218} {0.048} {3.438} {0.629} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_426_0} {B} {v} {Y} {v} {} {AND2X2} {0.268} {0.000} {0.097} {} {3.706} {0.897} {} {1} {(1018.80, 727.50) (1023.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_183_0} {} {0.001} {0.000} {0.097} {0.050} {3.707} {0.898} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_356_0} {B} {v} {Y} {^} {} {OAI21X1} {0.145} {0.000} {0.194} {} {3.852} {1.043} {} {1} {(1035.60, 667.50) (1040.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_170_0} {} {0.001} {0.000} {0.194} {0.041} {3.853} {1.045} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_325_0} {B} {^} {Y} {v} {} {OAI21X1} {0.199} {0.000} {0.263} {} {4.053} {1.244} {} {3} {(1009.20, 667.50) (1014.00, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.002} {0.000} {0.263} {0.094} {4.054} {1.246} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC185_n188} {A} {v} {Y} {v} {} {BUFX2} {0.281} {0.000} {0.145} {} {4.336} {1.527} {} {2} {(992.40, 727.50) (997.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN99_n188} {} {0.003} {0.000} {0.145} {0.093} {4.338} {1.529} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_181_0} {D} {v} {Y} {^} {} {AOI22X1} {0.112} {0.000} {0.188} {} {4.450} {1.642} {} {1} {(990.00, 790.50) (992.40, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.000} {0.000} {0.188} {0.021} {4.451} {1.642} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.809} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.809} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {3.008} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.561} {0.000} {1.605} {6.041} {0.760} {3.569} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.276}
    {-} {Setup} {1.362}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.864}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.651}
    {=} {Slack Time} {-2.787}
  END_SLK_CLC
  SLK -2.787
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.787} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.787} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.587} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.233} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.426} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.424} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.118} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.113} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.084} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {0.086} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.316} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.323} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.530} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.021} {0.000} {0.281} {0.705} {3.337} {0.550} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99} {D} {^} {Y} {v} {} {AOI22X1} {0.154} {0.000} {0.200} {} {3.491} {0.704} {} {1} {(668.40, 751.50) (666.00, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n82} {} {0.001} {0.000} {0.200} {0.041} {3.492} {0.705} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {B} {v} {Y} {^} {} {AOI21X1} {0.139} {0.000} {0.163} {} {3.630} {0.844} {} {1} {(651.60, 730.50) (646.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n87} {} {0.001} {0.000} {0.163} {0.034} {3.631} {0.844} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X2} {0.335} {0.000} {0.168} {} {3.966} {1.180} {} {1} {(642.00, 691.50) (637.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.005} {0.000} {0.168} {0.105} {3.972} {1.185} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_358_0} {D} {^} {Y} {v} {} {AOI22X1} {0.213} {0.000} {0.279} {} {4.185} {1.398} {} {2} {(615.60, 391.50) (618.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.002} {0.000} {0.279} {0.090} {4.187} {1.400} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC161_n197_dup} {A} {v} {Y} {v} {} {BUFX4} {0.324} {0.000} {0.172} {} {4.510} {1.724} {} {4} {(630.00, 574.50) (634.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_8} {} {0.006} {0.000} {0.172} {0.216} {4.516} {1.730} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_392_0} {D} {v} {Y} {^} {} {AOI22X1} {0.134} {0.000} {0.197} {} {4.650} {1.863} {} {1} {(603.60, 571.50) (601.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.001} {0.000} {0.197} {0.030} {4.651} {1.864} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.787} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.787} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.986} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.076} {0.000} {2.142} {6.041} {1.276} {4.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.495}
    {-} {Setup} {1.772}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.673}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.445}
    {=} {Slack Time} {-2.771}
  END_SLK_CLC
  SLK -2.771
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.771} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.771} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.572} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.218} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.447} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.445} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.152} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.148} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {0.153} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {0.154} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC193_n174} {A} {v} {Y} {v} {} {BUFX2} {0.401} {0.000} {0.287} {} {3.326} {0.555} {} {4} {(985.20, 727.50) (990.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN101_FE_OFN13_n174} {} {0.003} {0.000} {0.287} {0.208} {3.329} {0.558} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_427_0} {A} {v} {Y} {^} {} {AOI22X1} {0.171} {0.000} {0.180} {} {3.500} {0.728} {} {1} {(1016.40, 754.50) (1021.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_214_0} {} {0.000} {0.000} {0.180} {0.028} {3.500} {0.729} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_426_0} {A} {^} {Y} {^} {} {AND2X2} {0.180} {0.000} {0.099} {} {3.680} {0.909} {} {1} {(1016.40, 730.50) (1023.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_183_0} {} {0.001} {0.000} {0.099} {0.050} {3.681} {0.910} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_356_0} {B} {^} {Y} {v} {} {OAI21X1} {0.118} {0.000} {0.183} {} {3.799} {1.028} {} {1} {(1035.60, 667.50) (1040.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_170_0} {} {0.001} {0.000} {0.183} {0.041} {3.800} {1.029} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_325_0} {B} {v} {Y} {^} {} {OAI21X1} {0.251} {0.000} {0.307} {} {4.052} {1.280} {} {3} {(1009.20, 667.50) (1014.00, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.001} {0.000} {0.307} {0.094} {4.053} {1.281} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC186_n188} {A} {^} {Y} {^} {} {BUFX4} {0.281} {0.000} {0.136} {} {4.334} {1.563} {} {3} {(1011.60, 634.50) (1006.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN100_n188} {} {0.004} {0.000} {0.136} {0.153} {4.338} {1.567} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_305_0} {D} {^} {Y} {v} {} {AOI22X1} {0.106} {0.000} {0.150} {} {4.444} {1.672} {} {1} {(968.40, 631.50) (966.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.001} {0.000} {0.150} {0.024} {4.445} {1.673} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.771} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.771} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.971} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.295} {0.000} {2.182} {6.041} {1.495} {4.266} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.146}
    {-} {Setup} {1.338}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.758}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.519}
    {=} {Slack Time} {-2.762}
  END_SLK_CLC
  SLK -2.762
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.762} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.762} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.562} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.208} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.437} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.435} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.142} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.138} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {0.162} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {0.164} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.414} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.420} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.623} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.075} {0.000} {0.300} {0.707} {3.460} {0.698} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U95} {D} {v} {Y} {^} {} {AOI22X1} {0.188} {0.000} {0.198} {} {3.648} {0.887} {} {1} {(531.60, 451.50) (534.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n78} {} {0.001} {0.000} {0.198} {0.046} {3.649} {0.888} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {B} {^} {Y} {v} {} {AOI21X1} {0.175} {0.000} {0.234} {} {3.824} {1.062} {} {1} {(517.20, 490.50) (512.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.001} {0.000} {0.234} {0.050} {3.825} {1.064} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_339_0} {B} {v} {Y} {^} {} {OAI21X1} {0.167} {0.000} {0.172} {} {3.992} {1.230} {} {1} {(505.20, 427.50) (500.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_176_0} {} {0.001} {0.000} {0.172} {0.031} {3.993} {1.231} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_338_0} {B} {^} {Y} {v} {} {NAND2X1} {0.159} {0.000} {0.179} {} {4.152} {1.390} {} {1} {(490.80, 397.50) (493.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_10_0} {} {0.000} {0.000} {0.179} {0.070} {4.152} {1.390} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC258_FE_RN_10_0} {A} {v} {Y} {^} {} {INVX4} {0.236} {0.000} {0.273} {} {4.388} {1.626} {} {8} {(507.60, 391.50) (510.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.005} {0.000} {0.274} {0.396} {4.393} {1.632} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184} {B} {^} {Y} {v} {} {MUX2X1} {0.125} {0.000} {0.164} {} {4.518} {1.757} {} {1} {(579.60, 394.50) (572.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.001} {0.000} {0.164} {0.026} {4.519} {1.758} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.762} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.762} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.961} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.947} {0.000} {2.107} {6.041} {1.146} {3.908} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.267}
    {-} {Setup} {1.353}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.864}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.612}
    {=} {Slack Time} {-2.749}
  END_SLK_CLC
  SLK -2.749
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.749} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.749} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.549} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.195} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.388} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.386} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.079} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.075} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.122} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {0.124} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.354} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.361} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.568} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.082} {0.000} {0.297} {0.705} {3.399} {0.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {D} {^} {Y} {v} {} {AOI22X1} {0.157} {0.000} {0.207} {} {3.556} {0.807} {} {1} {(675.60, 451.50) (673.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n154} {} {0.001} {0.000} {0.207} {0.041} {3.557} {0.808} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {B} {v} {Y} {^} {} {AOI21X1} {0.137} {0.000} {0.196} {} {3.694} {0.945} {} {1} {(680.40, 490.50) (685.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.196} {0.033} {3.695} {0.946} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X2} {0.306} {0.000} {0.121} {} {4.000} {1.252} {} {1} {(714.00, 490.50) (709.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.121} {0.063} {4.002} {1.254} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_321_0} {D} {^} {Y} {v} {} {AOI22X1} {0.167} {0.000} {0.224} {} {4.169} {1.420} {} {2} {(690.00, 370.50) (692.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.002} {0.000} {0.224} {0.064} {4.171} {1.422} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC163_n195} {A} {v} {Y} {v} {} {BUFX4} {0.308} {0.000} {0.170} {} {4.479} {1.730} {} {4} {(702.00, 454.50) (706.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN85_n195} {} {0.005} {0.000} {0.170} {0.216} {4.484} {1.736} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_463_0} {D} {v} {Y} {^} {} {AOI22X1} {0.127} {0.000} {0.190} {} {4.611} {1.863} {} {1} {(615.60, 511.50) (618.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.001} {0.000} {0.190} {0.027} {4.612} {1.864} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.749} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.749} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.948} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.067} {0.000} {2.143} {6.041} {1.267} {4.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.256}
    {-} {Setup} {1.354}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.852}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.586}
    {=} {Slack Time} {-2.734}
  END_SLK_CLC
  SLK -2.734
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.734} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.734} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.534} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.181} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.373} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.371} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.065} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.060} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.137} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {0.139} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.369} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.375} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.583} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.082} {0.000} {0.297} {0.705} {3.399} {0.665} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {D} {^} {Y} {v} {} {AOI22X1} {0.157} {0.000} {0.207} {} {3.556} {0.822} {} {1} {(675.60, 451.50) (673.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n154} {} {0.001} {0.000} {0.207} {0.041} {3.557} {0.823} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {B} {v} {Y} {^} {} {AOI21X1} {0.137} {0.000} {0.196} {} {3.694} {0.960} {} {1} {(680.40, 490.50) (685.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.196} {0.033} {3.695} {0.961} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X2} {0.306} {0.000} {0.121} {} {4.000} {1.266} {} {1} {(714.00, 490.50) (709.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.121} {0.063} {4.002} {1.268} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_321_0} {D} {^} {Y} {v} {} {AOI22X1} {0.167} {0.000} {0.224} {} {4.169} {1.435} {} {2} {(690.00, 370.50) (692.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.001} {0.000} {0.224} {0.064} {4.170} {1.436} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC162_n195} {A} {v} {Y} {v} {} {BUFX4} {0.296} {0.000} {0.150} {} {4.466} {1.732} {} {4} {(702.00, 394.50) (706.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN84_n195} {} {0.003} {0.000} {0.150} {0.186} {4.469} {1.735} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_408_0} {D} {v} {Y} {^} {} {AOI22X1} {0.116} {0.000} {0.190} {} {4.585} {1.851} {} {1} {(644.40, 430.50) (642.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.001} {0.000} {0.190} {0.022} {4.586} {1.852} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.734} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.734} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.934} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.056} {0.000} {2.143} {6.041} {1.256} {3.990} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.479}
    {-} {Setup} {1.422}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.006}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.734}
    {=} {Slack Time} {-2.728}
  END_SLK_CLC
  SLK -2.728
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.728} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.728} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.529} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.175} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.367} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.365} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.059} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.054} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.142} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {0.145} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.375} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.381} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.588} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.087} {0.000} {0.297} {0.705} {3.404} {0.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_340_0} {B} {^} {Y} {v} {} {AOI22X1} {0.230} {0.000} {0.243} {} {3.634} {0.906} {} {1} {(826.80, 490.50) (824.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.243} {0.058} {3.636} {0.908} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.141} {0.000} {0.195} {} {3.777} {1.048} {} {1} {(939.60, 490.50) (944.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.000} {0.000} {0.195} {0.033} {3.777} {1.048} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X2} {0.337} {0.000} {0.159} {} {4.114} {1.386} {} {2} {(973.20, 490.50) (978.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.004} {0.000} {0.160} {0.098} {4.118} {1.389} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271_dup} {B} {^} {Y} {v} {} {MUX2X1} {0.421} {0.000} {0.552} {} {4.539} {1.810} {} {4} {(1009.20, 394.50) (1002.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_7} {} {0.008} {0.000} {0.553} {0.229} {4.547} {1.818} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269} {B} {v} {Y} {^} {} {MUX2X1} {0.187} {0.000} {0.243} {} {4.734} {2.005} {} {1} {(846.00, 574.50) (853.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.001} {0.000} {0.243} {0.023} {4.734} {2.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.728} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.728} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.928} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.279} {0.000} {2.181} {6.041} {1.479} {4.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.478}
    {-} {Setup} {1.397}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.032}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.743}
    {=} {Slack Time} {-2.711}
  END_SLK_CLC
  SLK -2.711
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.711} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.711} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.512} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.158} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.350} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.042} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.037} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.159} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {0.162} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.392} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.398} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.605} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.087} {0.000} {0.297} {0.705} {3.404} {0.693} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_340_0} {B} {^} {Y} {v} {} {AOI22X1} {0.230} {0.000} {0.243} {} {3.634} {0.923} {} {1} {(826.80, 490.50) (824.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.243} {0.058} {3.636} {0.925} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.141} {0.000} {0.195} {} {3.777} {1.065} {} {1} {(939.60, 490.50) (944.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.000} {0.000} {0.195} {0.033} {3.777} {1.065} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X2} {0.337} {0.000} {0.159} {} {4.114} {1.403} {} {2} {(973.20, 490.50) (978.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.004} {0.000} {0.160} {0.098} {4.118} {1.406} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271_dup} {B} {^} {Y} {v} {} {MUX2X1} {0.421} {0.000} {0.552} {} {4.539} {1.827} {} {4} {(1009.20, 394.50) (1002.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_7} {} {0.004} {0.000} {0.552} {0.229} {4.542} {1.831} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_206_0} {D} {v} {Y} {^} {} {AOI22X1} {0.200} {0.000} {0.211} {} {4.742} {2.031} {} {1} {(982.80, 550.50) (980.40, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.001} {0.000} {0.211} {0.028} {4.743} {2.032} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.711} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.711} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.911} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.279} {0.000} {2.181} {6.041} {1.478} {4.190} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.425}
    {-} {Setup} {1.412}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.963}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.657}
    {=} {Slack Time} {-2.694}
  END_SLK_CLC
  SLK -2.694
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.694} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.694} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.494} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.140} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.333} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.331} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.024} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.020} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.177} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {0.179} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.409} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.416} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.623} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.087} {0.000} {0.297} {0.705} {3.404} {0.710} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_340_0} {B} {^} {Y} {v} {} {AOI22X1} {0.230} {0.000} {0.243} {} {3.634} {0.941} {} {1} {(826.80, 490.50) (824.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.243} {0.058} {3.636} {0.942} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.141} {0.000} {0.195} {} {3.777} {1.083} {} {1} {(939.60, 490.50) (944.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.000} {0.000} {0.195} {0.033} {3.777} {1.083} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X2} {0.337} {0.000} {0.159} {} {4.114} {1.420} {} {2} {(973.20, 490.50) (978.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.004} {0.000} {0.160} {0.098} {4.118} {1.424} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_354_0} {D} {^} {Y} {v} {} {AOI22X1} {0.341} {0.000} {0.467} {} {4.459} {1.765} {} {4} {(1006.80, 370.50) (1004.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.004} {0.000} {0.467} {0.179} {4.463} {1.769} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_303_0} {D} {v} {Y} {^} {} {AOI22X1} {0.193} {0.000} {0.231} {} {4.655} {1.962} {} {1} {(946.80, 391.50) (944.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.001} {0.000} {0.231} {0.031} {4.657} {1.963} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.694} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.694} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.893} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.225} {0.000} {2.175} {6.041} {1.425} {4.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.277}
    {-} {Setup} {1.391}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.836}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.528}
    {=} {Slack Time} {-2.692}
  END_SLK_CLC
  SLK -2.692
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.692} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.692} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.493} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.139} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.368} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.366} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.073} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.069} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {0.232} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {0.234} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.483} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.693} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.075} {0.000} {0.300} {0.707} {3.460} {0.768} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U95} {D} {v} {Y} {^} {} {AOI22X1} {0.188} {0.000} {0.198} {} {3.648} {0.956} {} {1} {(531.60, 451.50) (534.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n78} {} {0.001} {0.000} {0.198} {0.046} {3.649} {0.957} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {B} {^} {Y} {v} {} {AOI21X1} {0.175} {0.000} {0.234} {} {3.824} {1.132} {} {1} {(517.20, 490.50) (512.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.001} {0.000} {0.234} {0.050} {3.825} {1.133} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_339_0} {B} {v} {Y} {^} {} {OAI21X1} {0.167} {0.000} {0.172} {} {3.992} {1.300} {} {1} {(505.20, 427.50) (500.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_176_0} {} {0.001} {0.000} {0.172} {0.031} {3.993} {1.300} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_338_0} {B} {^} {Y} {v} {} {NAND2X1} {0.159} {0.000} {0.179} {} {4.152} {1.459} {} {1} {(490.80, 397.50) (493.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_10_0} {} {0.000} {0.000} {0.179} {0.070} {4.152} {1.460} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC258_FE_RN_10_0} {A} {v} {Y} {^} {} {INVX4} {0.236} {0.000} {0.273} {} {4.388} {1.696} {} {8} {(507.60, 391.50) (510.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.016} {0.000} {0.274} {0.396} {4.404} {1.711} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {B} {^} {Y} {v} {} {MUX2X1} {0.124} {0.000} {0.163} {} {4.528} {1.835} {} {1} {(565.20, 667.50) (572.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.001} {0.000} {0.163} {0.025} {4.528} {1.836} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.692} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.692} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.892} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.077} {0.000} {2.142} {6.041} {1.277} {3.969} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[1]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.296}
    {-} {Setup} {0.227}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.427}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.112}
    {=} {Slack Time} {-2.686}
  END_SLK_CLC
  SLK -2.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.686} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.686} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.486} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.411} {0.000} {2.187} {6.041} {1.611} {-1.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.965} {0.000} {0.420} {} {2.576} {-0.110} {} {4} {(1119.60, 1153.50) (1095.60, 1141.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[2]} {} {0.001} {0.000} {0.420} {0.140} {2.577} {-0.108} {} {} {} 
    INST {I0/LD/TIM/U30_dup} {A} {v} {Y} {^} {} {NAND2X1} {0.274} {0.000} {0.229} {} {2.852} {0.166} {} {1} {(1078.80, 1150.50) (1076.40, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.001} {0.000} {0.229} {0.050} {2.853} {0.167} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC266_FE_RN_1} {A} {^} {Y} {^} {} {BUFX4} {0.280} {0.000} {0.151} {} {3.133} {0.447} {} {4} {(970.80, 1114.50) (966.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n58} {} {0.005} {0.000} {0.151} {0.183} {3.138} {0.452} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_400_0} {A} {^} {Y} {v} {} {NAND2X1} {0.211} {0.000} {0.272} {} {3.349} {0.663} {} {3} {(651.60, 1150.50) (649.20, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_76_0} {} {0.003} {0.000} {0.272} {0.118} {3.351} {0.666} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_267_0_dup} {A} {v} {Y} {^} {} {NAND3X1} {0.296} {0.000} {0.285} {} {3.647} {0.962} {} {2} {(776.40, 1144.50) (783.60, 1144.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_19} {} {0.001} {0.000} {0.285} {0.067} {3.648} {0.962} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC264_FE_RN_19} {A} {^} {Y} {v} {} {INVX2} {0.093} {0.000} {0.112} {} {3.741} {1.055} {} {1} {(805.20, 1150.50) (807.60, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_174_0} {} {0.000} {0.000} {0.112} {0.032} {3.741} {1.055} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_456_0} {C} {v} {Y} {^} {} {NAND3X1} {0.139} {0.000} {0.199} {} {3.880} {1.194} {} {1} {(824.40, 1141.50) (826.80, 1144.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_175_0} {} {0.000} {0.000} {0.199} {0.035} {3.880} {1.194} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_332_0} {B} {^} {Y} {v} {} {OAI21X1} {0.109} {0.000} {0.162} {} {3.989} {1.303} {} {1} {(836.40, 1147.50) (841.20, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n31} {} {0.001} {0.000} {0.162} {0.035} {3.990} {1.305} {} {} {} 
    INST {I0/LD/CTRL/U20} {B} {v} {Y} {^} {} {NAND2X1} {0.121} {0.000} {0.121} {} {4.112} {1.426} {} {1} {(898.80, 1144.50) (901.20, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n95} {} {0.001} {0.000} {0.121} {0.024} {4.112} {1.427} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.686} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.686} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.000} {0.000} {0.939} {} {0.000} {2.686} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.000} {0.000} {0.000} {6.041} {-0.296} {2.389} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.367}
    {-} {Setup} {1.403}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.914}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.596}
    {=} {Slack Time} {-2.682}
  END_SLK_CLC
  SLK -2.682
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.682} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.682} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.482} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.321} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.319} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.012} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.008} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.189} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {0.191} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.422} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.428} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.635} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.082} {0.000} {0.297} {0.705} {3.399} {0.718} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {D} {^} {Y} {v} {} {AOI22X1} {0.157} {0.000} {0.207} {} {3.556} {0.874} {} {1} {(675.60, 451.50) (673.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n154} {} {0.001} {0.000} {0.207} {0.041} {3.557} {0.876} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {B} {v} {Y} {^} {} {AOI21X1} {0.137} {0.000} {0.196} {} {3.694} {1.012} {} {1} {(680.40, 490.50) (685.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.196} {0.033} {3.695} {1.013} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X2} {0.306} {0.000} {0.121} {} {4.000} {1.319} {} {1} {(714.00, 490.50) (709.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.121} {0.063} {4.002} {1.321} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_321_0} {D} {^} {Y} {v} {} {AOI22X1} {0.167} {0.000} {0.224} {} {4.169} {1.488} {} {2} {(690.00, 370.50) (692.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.001} {0.000} {0.224} {0.064} {4.170} {1.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC162_n195} {A} {v} {Y} {v} {} {BUFX4} {0.296} {0.000} {0.150} {} {4.466} {1.785} {} {4} {(702.00, 394.50) (706.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN84_n195} {} {0.003} {0.000} {0.150} {0.186} {4.469} {1.788} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_465_0} {D} {v} {Y} {^} {} {AOI22X1} {0.125} {0.000} {0.226} {} {4.595} {1.913} {} {1} {(759.60, 370.50) (762.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.001} {0.000} {0.226} {0.028} {4.596} {1.914} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.682} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.682} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.881} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.168} {0.000} {2.167} {6.041} {1.367} {4.049} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.309}
    {-} {Setup} {1.352}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.907}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.585}
    {=} {Slack Time} {-2.678}
  END_SLK_CLC
  SLK -2.678
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.678} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.678} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.479} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.125} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.317} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.315} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {-0.009} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {-0.004} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.192} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {0.195} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.425} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.431} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.638} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.082} {0.000} {0.297} {0.705} {3.399} {0.721} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {D} {^} {Y} {v} {} {AOI22X1} {0.157} {0.000} {0.207} {} {3.556} {0.877} {} {1} {(675.60, 451.50) (673.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n154} {} {0.001} {0.000} {0.207} {0.041} {3.557} {0.879} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {B} {v} {Y} {^} {} {AOI21X1} {0.137} {0.000} {0.196} {} {3.694} {1.016} {} {1} {(680.40, 490.50) (685.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.196} {0.033} {3.695} {1.016} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X2} {0.306} {0.000} {0.121} {} {4.000} {1.322} {} {1} {(714.00, 490.50) (709.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.121} {0.063} {4.002} {1.324} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_321_0} {D} {^} {Y} {v} {} {AOI22X1} {0.167} {0.000} {0.224} {} {4.169} {1.491} {} {2} {(690.00, 370.50) (692.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.001} {0.000} {0.224} {0.064} {4.170} {1.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC162_n195} {A} {v} {Y} {v} {} {BUFX4} {0.296} {0.000} {0.150} {} {4.466} {1.788} {} {4} {(702.00, 394.50) (706.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN84_n195} {} {0.003} {0.000} {0.150} {0.186} {4.469} {1.791} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_385_0} {D} {v} {Y} {^} {} {AOI22X1} {0.115} {0.000} {0.183} {} {4.585} {1.906} {} {1} {(735.60, 391.50) (733.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.000} {0.000} {0.183} {0.022} {4.585} {1.907} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.678} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.678} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.878} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.110} {0.000} {2.157} {6.041} {1.309} {3.988} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.445}
    {-} {Setup} {1.407}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.987}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.651}
    {=} {Slack Time} {-2.663}
  END_SLK_CLC
  SLK -2.663
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.663} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.663} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.464} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.110} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.303} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.301} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {0.006} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {0.010} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.207} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {0.209} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.440} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.446} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.653} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.087} {0.000} {0.297} {0.705} {3.404} {0.740} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_340_0} {B} {^} {Y} {v} {} {AOI22X1} {0.230} {0.000} {0.243} {} {3.634} {0.971} {} {1} {(826.80, 490.50) (824.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.243} {0.058} {3.636} {0.973} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.141} {0.000} {0.195} {} {3.777} {1.113} {} {1} {(939.60, 490.50) (944.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.000} {0.000} {0.195} {0.033} {3.777} {1.113} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X2} {0.337} {0.000} {0.159} {} {4.114} {1.451} {} {2} {(973.20, 490.50) (978.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.004} {0.000} {0.160} {0.098} {4.118} {1.454} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_354_0} {D} {^} {Y} {v} {} {AOI22X1} {0.341} {0.000} {0.467} {} {4.459} {1.795} {} {4} {(1006.80, 370.50) (1004.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.005} {0.000} {0.467} {0.179} {4.464} {1.800} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_195_0} {A} {v} {Y} {^} {} {MUX2X1} {0.186} {0.000} {0.224} {} {4.650} {1.986} {} {1} {(872.40, 427.50) (872.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.224} {0.027} {4.651} {1.987} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.663} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.663} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.863} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.245} {0.000} {2.177} {6.041} {1.445} {4.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.272}
    {-} {Setup} {1.359}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.863}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.524}
    {=} {Slack Time} {-2.661}
  END_SLK_CLC
  SLK -2.661
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.661} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.661} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.461} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.107} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.771} {0.000} {0.208} {} {2.325} {-0.336} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.208} {0.069} {2.327} {-0.334} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {^} {Y} {^} {} {BUFX2} {0.292} {0.000} {0.193} {} {2.619} {-0.042} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.193} {0.131} {2.624} {-0.037} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.296} {} {2.924} {0.263} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.296} {0.079} {2.926} {0.265} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {v} {Y} {^} {} {INVX2} {0.249} {0.000} {0.253} {} {3.175} {0.515} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.254} {0.168} {3.182} {0.521} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {^} {Y} {v} {} {INVX8} {0.203} {0.000} {0.276} {} {3.385} {0.724} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.075} {0.000} {0.300} {0.707} {3.460} {0.799} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U95} {D} {v} {Y} {^} {} {AOI22X1} {0.188} {0.000} {0.198} {} {3.648} {0.987} {} {1} {(531.60, 451.50) (534.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n78} {} {0.001} {0.000} {0.198} {0.046} {3.649} {0.988} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {B} {^} {Y} {v} {} {AOI21X1} {0.175} {0.000} {0.234} {} {3.824} {1.163} {} {1} {(517.20, 490.50) (512.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.001} {0.000} {0.234} {0.050} {3.825} {1.164} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_339_0} {B} {v} {Y} {^} {} {OAI21X1} {0.167} {0.000} {0.172} {} {3.992} {1.331} {} {1} {(505.20, 427.50) (500.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_176_0} {} {0.001} {0.000} {0.172} {0.031} {3.993} {1.332} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_338_0} {B} {^} {Y} {v} {} {NAND2X1} {0.159} {0.000} {0.179} {} {4.152} {1.491} {} {1} {(490.80, 397.50) (493.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_10_0} {} {0.000} {0.000} {0.179} {0.070} {4.152} {1.491} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC258_FE_RN_10_0} {A} {v} {Y} {^} {} {INVX4} {0.236} {0.000} {0.273} {} {4.388} {1.727} {} {8} {(507.60, 391.50) (510.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.010} {0.000} {0.274} {0.396} {4.398} {1.737} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150} {B} {^} {Y} {v} {} {MUX2X1} {0.125} {0.000} {0.164} {} {4.523} {1.862} {} {1} {(507.60, 547.50) (514.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.001} {0.000} {0.164} {0.026} {4.524} {1.863} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.661} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.661} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.860} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.073} {0.000} {2.142} {6.041} {1.272} {3.933} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.415}
    {-} {Setup} {1.378}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.987}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.645}
    {=} {Slack Time} {-2.658}
  END_SLK_CLC
  SLK -2.658
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.658} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.658} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.458} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.104} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.297} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.295} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {0.012} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {0.016} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.213} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {0.215} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.446} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.452} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.659} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.087} {0.000} {0.297} {0.705} {3.404} {0.746} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_340_0} {B} {^} {Y} {v} {} {AOI22X1} {0.230} {0.000} {0.243} {} {3.634} {0.977} {} {1} {(826.80, 490.50) (824.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.243} {0.058} {3.636} {0.978} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.141} {0.000} {0.195} {} {3.777} {1.119} {} {1} {(939.60, 490.50) (944.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.000} {0.000} {0.195} {0.033} {3.777} {1.119} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X2} {0.337} {0.000} {0.159} {} {4.114} {1.457} {} {2} {(973.20, 490.50) (978.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.004} {0.000} {0.160} {0.098} {4.118} {1.460} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_354_0} {D} {^} {Y} {v} {} {AOI22X1} {0.341} {0.000} {0.467} {} {4.459} {1.801} {} {4} {(1006.80, 370.50) (1004.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.005} {0.000} {0.467} {0.179} {4.463} {1.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_208_0} {D} {v} {Y} {^} {} {AOI22X1} {0.181} {0.000} {0.196} {} {4.644} {1.987} {} {1} {(886.80, 391.50) (884.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.001} {0.000} {0.196} {0.026} {4.645} {1.987} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.658} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.658} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.857} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.215} {0.000} {2.174} {6.041} {1.415} {4.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[2]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.296}
    {-} {Setup} {0.233}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.421}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.064}
    {=} {Slack Time} {-2.643}
  END_SLK_CLC
  SLK -2.643
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.643} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.643} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.443} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.411} {0.000} {2.187} {6.041} {1.611} {-1.032} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.965} {0.000} {0.420} {} {2.576} {-0.067} {} {4} {(1119.60, 1153.50) (1095.60, 1141.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[2]} {} {0.001} {0.000} {0.420} {0.140} {2.577} {-0.066} {} {} {} 
    INST {I0/LD/TIM/U30_dup} {A} {v} {Y} {^} {} {NAND2X1} {0.274} {0.000} {0.229} {} {2.852} {0.209} {} {1} {(1078.80, 1150.50) (1076.40, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.001} {0.000} {0.229} {0.050} {2.853} {0.210} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC266_FE_RN_1} {A} {^} {Y} {^} {} {BUFX4} {0.280} {0.000} {0.151} {} {3.133} {0.490} {} {4} {(970.80, 1114.50) (966.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n58} {} {0.005} {0.000} {0.151} {0.183} {3.138} {0.495} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_400_0} {A} {^} {Y} {v} {} {NAND2X1} {0.211} {0.000} {0.272} {} {3.349} {0.706} {} {3} {(651.60, 1150.50) (649.20, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_76_0} {} {0.003} {0.000} {0.271} {0.118} {3.352} {0.709} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_267_0_dup1} {A} {v} {Y} {^} {} {NAND3X1} {0.250} {0.000} {0.221} {} {3.602} {0.959} {} {1} {(735.60, 1117.50) (728.40, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_24} {} {0.000} {0.000} {0.221} {0.040} {3.602} {0.959} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_16_0} {B} {^} {Y} {v} {} {OAI21X1} {0.102} {0.000} {0.129} {} {3.703} {1.061} {} {1} {(697.20, 1114.50) (692.40, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n46} {} {0.001} {0.000} {0.129} {0.031} {3.705} {1.062} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_403_0} {A} {v} {Y} {v} {} {AND2X2} {0.225} {0.000} {0.108} {} {3.930} {1.287} {} {1} {(704.40, 1150.50) (711.60, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_205_0} {} {0.001} {0.000} {0.108} {0.058} {3.931} {1.288} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_433_0} {B} {v} {Y} {^} {} {NAND2X1} {0.132} {0.000} {0.146} {} {4.063} {1.420} {} {1} {(870.00, 1144.50) (867.60, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n94} {} {0.001} {0.000} {0.146} {0.038} {4.064} {1.421} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.643} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.643} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.000} {0.000} {0.939} {} {0.000} {2.643} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.000} {0.000} {0.000} {6.041} {-0.296} {2.346} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.275}
    {-} {Setup} {1.332}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.893}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.531}
    {=} {Slack Time} {-2.638}
  END_SLK_CLC
  SLK -2.638
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.638} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.638} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.439} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.085} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.277} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.275} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {0.031} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {0.036} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.232} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {0.235} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.465} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.678} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.023} {0.000} {0.282} {0.705} {3.340} {0.701} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_432_0} {B} {^} {Y} {v} {} {AOI22X1} {0.220} {0.000} {0.231} {} {3.559} {0.921} {} {1} {(517.20, 730.50) (514.80, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n76} {} {0.001} {0.000} {0.231} {0.053} {3.561} {0.923} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.209} {0.000} {0.252} {} {3.770} {1.132} {} {1} {(510.00, 631.50) (505.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.003} {0.000} {0.252} {0.074} {3.773} {1.135} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_339_0} {A} {^} {Y} {v} {} {OAI21X1} {0.129} {0.000} {0.161} {} {3.902} {1.264} {} {1} {(507.60, 430.50) (500.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_176_0} {} {0.001} {0.000} {0.161} {0.031} {3.903} {1.264} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_338_0} {B} {v} {Y} {^} {} {NAND2X1} {0.205} {0.000} {0.229} {} {4.107} {1.469} {} {1} {(490.80, 397.50) (493.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_10_0} {} {0.000} {0.000} {0.229} {0.070} {4.108} {1.469} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC258_FE_RN_10_0} {A} {^} {Y} {v} {} {INVX4} {0.255} {0.000} {0.278} {} {4.362} {1.724} {} {8} {(507.60, 391.50) (510.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.012} {0.000} {0.279} {0.397} {4.374} {1.736} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {B} {v} {Y} {^} {} {MUX2X1} {0.157} {0.000} {0.177} {} {4.531} {1.893} {} {1} {(538.80, 574.50) (531.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.001} {0.000} {0.177} {0.028} {4.531} {1.893} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.638} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.638} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.838} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.076} {0.000} {2.142} {6.041} {1.275} {3.913} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[0]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.297}
    {-} {Setup} {0.240}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.413}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.047}
    {=} {Slack Time} {-2.634}
  END_SLK_CLC
  SLK -2.634
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.634} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.634} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.434} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.411} {0.000} {2.187} {6.041} {1.611} {-1.023} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.965} {0.000} {0.420} {} {2.576} {-0.058} {} {4} {(1119.60, 1153.50) (1095.60, 1141.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[2]} {} {0.001} {0.000} {0.420} {0.140} {2.577} {-0.057} {} {} {} 
    INST {I0/LD/TIM/U30_dup} {A} {v} {Y} {^} {} {NAND2X1} {0.274} {0.000} {0.229} {} {2.852} {0.218} {} {1} {(1078.80, 1150.50) (1076.40, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.001} {0.000} {0.229} {0.050} {2.853} {0.219} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC266_FE_RN_1} {A} {^} {Y} {^} {} {BUFX4} {0.280} {0.000} {0.151} {} {3.133} {0.499} {} {4} {(970.80, 1114.50) (966.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n58} {} {0.005} {0.000} {0.151} {0.183} {3.138} {0.504} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_400_0} {A} {^} {Y} {v} {} {NAND2X1} {0.211} {0.000} {0.272} {} {3.349} {0.715} {} {3} {(651.60, 1150.50) (649.20, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_76_0} {} {0.003} {0.000} {0.271} {0.118} {3.352} {0.718} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_267_0} {A} {v} {Y} {^} {} {NAND3X1} {0.388} {0.000} {0.425} {} {3.740} {1.106} {} {3} {(757.20, 1117.50) (764.40, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n17} {} {0.000} {0.000} {0.425} {0.120} {3.740} {1.106} {} {} {} 
    INST {I0/LD/CTRL/U11} {S} {^} {Y} {^} {} {MUX2X1} {0.305} {0.000} {0.189} {} {4.045} {1.412} {} {1} {(786.00, 1114.50) (795.60, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n96} {} {0.001} {0.000} {0.189} {0.047} {4.047} {1.413} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.634} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.634} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.000} {0.000} {0.939} {} {0.000} {2.634} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.000} {0.000} {0.000} {6.041} {-0.297} {2.337} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.461}
    {-} {Setup} {1.402}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.010}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.636}
    {=} {Slack Time} {-2.627}
  END_SLK_CLC
  SLK -2.627
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.627} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.627} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.427} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-1.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.266} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.264} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {0.042} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {0.047} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.244} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {0.246} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.476} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.483} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.690} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.087} {0.000} {0.297} {0.705} {3.404} {0.777} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_340_0} {B} {^} {Y} {v} {} {AOI22X1} {0.230} {0.000} {0.243} {} {3.634} {1.007} {} {1} {(826.80, 490.50) (824.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.243} {0.058} {3.636} {1.009} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.141} {0.000} {0.195} {} {3.777} {1.150} {} {1} {(939.60, 490.50) (944.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.000} {0.000} {0.195} {0.033} {3.777} {1.150} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X2} {0.337} {0.000} {0.159} {} {4.114} {1.487} {} {2} {(973.20, 490.50) (978.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.004} {0.000} {0.160} {0.098} {4.118} {1.491} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_354_0} {D} {^} {Y} {v} {} {AOI22X1} {0.341} {0.000} {0.467} {} {4.459} {1.832} {} {4} {(1006.80, 370.50) (1004.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.004} {0.000} {0.467} {0.179} {4.463} {1.836} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {B} {v} {Y} {^} {} {MUX2X1} {0.173} {0.000} {0.217} {} {4.636} {2.009} {} {1} {(958.80, 427.50) (951.60, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.000} {0.000} {0.217} {0.021} {4.636} {2.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.627} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.627} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.826} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.262} {0.000} {2.179} {6.041} {1.461} {4.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[3]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.300}
    {-} {Setup} {0.224}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.426}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.049}
    {=} {Slack Time} {-2.623}
  END_SLK_CLC
  SLK -2.623
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.623} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.623} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.423} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.411} {0.000} {2.187} {6.041} {1.611} {-1.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.965} {0.000} {0.420} {} {2.576} {-0.047} {} {4} {(1119.60, 1153.50) (1095.60, 1141.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[2]} {} {0.001} {0.000} {0.420} {0.140} {2.577} {-0.045} {} {} {} 
    INST {I0/LD/TIM/U30_dup} {A} {v} {Y} {^} {} {NAND2X1} {0.274} {0.000} {0.229} {} {2.852} {0.229} {} {1} {(1078.80, 1150.50) (1076.40, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.001} {0.000} {0.229} {0.050} {2.853} {0.230} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC266_FE_RN_1} {A} {^} {Y} {^} {} {BUFX4} {0.280} {0.000} {0.151} {} {3.133} {0.510} {} {4} {(970.80, 1114.50) (966.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n58} {} {0.005} {0.000} {0.151} {0.183} {3.138} {0.515} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_400_0} {A} {^} {Y} {v} {} {NAND2X1} {0.211} {0.000} {0.272} {} {3.349} {0.726} {} {3} {(651.60, 1150.50) (649.20, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_76_0} {} {0.003} {0.000} {0.271} {0.118} {3.352} {0.729} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_267_0} {A} {v} {Y} {^} {} {NAND3X1} {0.388} {0.000} {0.425} {} {3.740} {1.117} {} {3} {(757.20, 1117.50) (764.40, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n17} {} {0.001} {0.000} {0.425} {0.120} {3.741} {1.118} {} {} {} 
    INST {I0/LD/CTRL/U39} {A} {^} {Y} {v} {} {AOI21X1} {0.169} {0.000} {0.239} {} {3.910} {1.287} {} {1} {(766.80, 1087.50) (759.60, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.239} {0.050} {3.911} {1.289} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_445_0} {B} {v} {Y} {^} {} {NAND2X1} {0.137} {0.000} {0.110} {} {4.048} {1.426} {} {1} {(666.00, 1057.50) (663.60, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n93} {} {0.000} {0.000} {0.110} {0.021} {4.049} {1.426} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.623} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.623} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.000} {0.000} {0.939} {} {0.000} {2.623} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.000} {0.000} {0.000} {6.041} {-0.300} {2.323} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.479}
    {-} {Setup} {1.341}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.087}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.609}
    {=} {Slack Time} {-2.522}
  END_SLK_CLC
  SLK -2.522
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.522} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.522} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.322} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-0.968} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.161} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.159} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {0.147} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {0.152} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.349} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.873} {0.351} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_n174} {A} {^} {Y} {v} {} {INVX2} {0.230} {0.000} {0.243} {} {3.103} {0.581} {} {1} {(944.40, 730.50) (942.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.006} {0.000} {0.243} {0.168} {3.109} {0.588} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC217_FE_OFN13_n174} {A} {v} {Y} {^} {} {INVX8} {0.207} {0.000} {0.272} {} {3.317} {0.795} {} {12} {(848.40, 790.50) (841.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN102_FE_OFN13_n174} {} {0.082} {0.000} {0.297} {0.705} {3.399} {0.877} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {D} {^} {Y} {v} {} {AOI22X1} {0.157} {0.000} {0.207} {} {3.556} {1.034} {} {1} {(675.60, 451.50) (673.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n154} {} {0.001} {0.000} {0.207} {0.041} {3.557} {1.035} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {B} {v} {Y} {^} {} {AOI21X1} {0.137} {0.000} {0.196} {} {3.694} {1.172} {} {1} {(680.40, 490.50) (685.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.196} {0.033} {3.695} {1.173} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X2} {0.306} {0.000} {0.121} {} {4.000} {1.478} {} {1} {(714.00, 490.50) (709.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.121} {0.063} {4.002} {1.480} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_321_0} {D} {^} {Y} {v} {} {AOI22X1} {0.167} {0.000} {0.224} {} {4.169} {1.647} {} {2} {(690.00, 370.50) (692.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.002} {0.000} {0.224} {0.064} {4.171} {1.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC163_n195} {A} {v} {Y} {v} {} {BUFX4} {0.308} {0.000} {0.170} {} {4.479} {1.957} {} {4} {(702.00, 454.50) (706.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN85_n195} {} {0.009} {0.000} {0.170} {0.216} {4.488} {1.966} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_429_0} {D} {v} {Y} {^} {} {AOI22X1} {0.121} {0.000} {0.174} {} {4.609} {2.087} {} {1} {(793.20, 571.50) (790.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.000} {0.000} {0.174} {0.022} {4.609} {2.087} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.522} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.522} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.721} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.279} {0.000} {2.181} {6.041} {1.479} {4.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.494}
    {-} {Setup} {1.387}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.058}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.469}
    {=} {Slack Time} {-2.411}
  END_SLK_CLC
  SLK -2.411
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.411} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.411} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.212} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.330} {0.000} {2.184} {6.041} {1.530} {-0.882} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.743} {0.000} {0.131} {} {2.272} {-0.139} {} {1} {(1146.00, 748.50) (1170.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.001} {0.000} {0.131} {0.040} {2.273} {-0.138} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC120_waddr_1} {A} {v} {Y} {v} {} {BUFX4} {0.271} {0.000} {0.153} {} {2.545} {0.133} {} {6} {(1172.40, 694.50) (1167.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.005} {0.000} {0.153} {0.193} {2.549} {0.138} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_423_0} {B} {v} {Y} {v} {} {OR2X2} {0.408} {0.000} {0.339} {} {2.957} {0.545} {} {3} {(1119.60, 670.50) (1114.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.009} {0.000} {0.339} {0.247} {2.965} {0.554} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC110_n173} {A} {v} {Y} {^} {} {INVX4} {0.256} {0.000} {0.258} {} {3.221} {0.809} {} {6} {(862.80, 631.50) (865.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN54_n173} {} {0.008} {0.000} {0.258} {0.323} {3.229} {0.818} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126} {B} {^} {Y} {v} {} {AOI22X1} {0.208} {0.000} {0.218} {} {3.437} {1.025} {} {1} {(906.00, 730.50) (908.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n171} {} {0.001} {0.000} {0.218} {0.048} {3.438} {1.026} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_426_0} {B} {v} {Y} {v} {} {AND2X2} {0.268} {0.000} {0.097} {} {3.706} {1.294} {} {1} {(1018.80, 727.50) (1023.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_183_0} {} {0.001} {0.000} {0.097} {0.050} {3.707} {1.296} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_356_0} {B} {v} {Y} {^} {} {OAI21X1} {0.145} {0.000} {0.194} {} {3.852} {1.440} {} {1} {(1035.60, 667.50) (1040.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_170_0} {} {0.001} {0.000} {0.194} {0.041} {3.853} {1.442} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_325_0} {B} {^} {Y} {v} {} {OAI21X1} {0.199} {0.000} {0.263} {} {4.053} {1.641} {} {3} {(1009.20, 667.50) (1014.00, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.001} {0.000} {0.263} {0.094} {4.054} {1.642} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC186_n188} {A} {v} {Y} {v} {} {BUFX4} {0.289} {0.000} {0.133} {} {4.342} {1.931} {} {3} {(1011.60, 634.50) (1006.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN100_n188} {} {0.003} {0.000} {0.133} {0.153} {4.346} {1.934} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0} {D} {v} {Y} {^} {} {AOI22X1} {0.122} {0.000} {0.200} {} {4.468} {2.057} {} {1} {(1011.60, 610.50) (1009.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.001} {0.000} {0.200} {0.029} {4.469} {2.058} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.411} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.411} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.611} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.295} {0.000} {2.182} {6.041} {1.494} {3.906} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.451}
    {-} {Setup} {1.412}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.989}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.373}
    {=} {Slack Time} {-2.383}
  END_SLK_CLC
  SLK -2.383
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.383} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.383} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.184} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-0.830} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {-0.022} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {-0.020} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {0.286} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {0.291} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.488} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.872} {0.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC193_n174} {A} {^} {Y} {^} {} {BUFX2} {0.362} {0.000} {0.287} {} {3.235} {0.852} {} {4} {(985.20, 727.50) (990.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN101_FE_OFN13_n174} {} {0.007} {0.000} {0.287} {0.207} {3.242} {0.859} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_369_0} {B} {^} {Y} {v} {} {AOI22X1} {0.209} {0.000} {0.220} {} {3.451} {1.068} {} {1} {(1047.60, 490.50) (1050.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.220} {0.045} {3.453} {1.070} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.226} {} {3.635} {1.252} {} {1} {(1112.40, 487.50) (1119.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.002} {0.000} {0.226} {0.049} {3.637} {1.254} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_425_0} {A} {^} {Y} {v} {} {OAI21X1} {0.114} {0.000} {0.141} {} {3.751} {1.368} {} {1} {(1167.60, 451.50) (1174.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_213_0} {} {0.000} {0.000} {0.141} {0.022} {3.751} {1.368} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_424_0} {A} {v} {Y} {v} {} {AND2X2} {0.250} {0.000} {0.128} {} {4.000} {1.617} {} {3} {(1177.20, 451.50) (1184.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.001} {0.000} {0.128} {0.077} {4.002} {1.619} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC165_n191} {A} {v} {Y} {v} {} {BUFX4} {0.244} {0.000} {0.124} {} {4.246} {1.863} {} {3} {(1155.60, 454.50) (1150.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN87_n191} {} {0.003} {0.000} {0.124} {0.141} {4.250} {1.866} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_218_0} {D} {v} {Y} {^} {} {AOI22X1} {0.122} {0.000} {0.229} {} {4.372} {1.988} {} {1} {(1136.40, 391.50) (1134.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.001} {0.000} {0.229} {0.030} {4.373} {1.989} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.383} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.383} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.583} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.252} {0.000} {2.178} {6.041} {1.451} {3.834} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {fifo_full} {} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {0.950}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.322}
    {=} {Slack Time} {-2.372}
  END_SLK_CLC
  SLK -2.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.372} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.372} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.172} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.339} {0.000} {2.184} {6.041} {1.539} {-0.833} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {v} {} {DFFSR} {0.888} {0.000} {0.323} {} {2.426} {0.054} {} {3} {(1191.60, 733.50) (1215.60, 721.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.323} {0.105} {2.430} {0.058} {} {} {} 
    INST {FE_OCPC157_nfifo_full} {A} {v} {Y} {v} {} {BUFX2} {0.438} {0.000} {0.325} {} {2.869} {0.497} {} {1} {(1256.40, 607.50) (1261.20, 610.50)} 
    NET {} {} {} {} {} {FE_OCPN79_nfifo_full} {} {0.003} {0.000} {0.325} {0.238} {2.872} {0.500} {} {} {} 
    INST {U4} {DO} {v} {YPAD} {v} {} {PADOUT} {0.450} {0.000} {0.106} {} {3.322} {0.950} {} {1} {(1313.10, 604.05) (1573.20, 576.00)} 
    NET {} {} {} {} {} {fifo_full} {} {0.000} {0.000} {0.106} {0.000} {3.322} {0.950} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.584}
    {-} {Setup} {0.338}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.197}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.558}
    {=} {Slack Time} {-2.362}
  END_SLK_CLC
  SLK -2.362
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.362} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.362} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.162} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.739} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.171} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.177} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.456} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.456} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.610} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.613} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {0.896} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {0.898} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.236} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.008} {0.000} {0.188} {0.242} {3.606} {1.244} {} {} {} 
    INST {I0/LD/T_SR_1/FE_RC_188_0} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.257} {} {3.830} {1.469} {} {2} {(589.20, 967.50) (596.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.003} {0.000} {0.257} {0.080} {3.833} {1.471} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OCPC211_n13} {A} {^} {Y} {^} {} {BUFX4} {0.358} {0.000} {0.265} {} {4.191} {1.829} {} {8} {(627.60, 907.50) (632.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.017} {0.000} {0.266} {0.362} {4.208} {1.846} {} {} {} 
    INST {I0/LD/T_SR_1/FE_RC_41_0} {B} {^} {Y} {v} {} {AOI22X1} {0.175} {0.000} {0.199} {} {4.383} {2.022} {} {1} {(517.20, 871.50) (514.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n27} {} {0.001} {0.000} {0.199} {0.027} {4.384} {2.022} {} {} {} 
    INST {I0/LD/T_SR_1/U32} {C} {v} {Y} {^} {} {OAI21X1} {0.173} {0.000} {0.304} {} {4.557} {2.196} {} {1} {(495.60, 877.50) (495.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.001} {0.000} {0.304} {0.041} {4.558} {2.197} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.362} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.362} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.561} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.385} {0.000} {1.594} {6.041} {0.584} {2.946} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.451}
    {-} {Setup} {1.384}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.017}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.376}
    {=} {Slack Time} {-2.359}
  END_SLK_CLC
  SLK -2.359
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.359} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.359} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.160} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-0.806} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {0.002} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {0.004} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {0.310} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {0.315} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.512} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.872} {0.513} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC193_n174} {A} {^} {Y} {^} {} {BUFX2} {0.362} {0.000} {0.287} {} {3.235} {0.876} {} {4} {(985.20, 727.50) (990.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN101_FE_OFN13_n174} {} {0.007} {0.000} {0.287} {0.207} {3.242} {0.883} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_369_0} {B} {^} {Y} {v} {} {AOI22X1} {0.209} {0.000} {0.220} {} {3.451} {1.092} {} {1} {(1047.60, 490.50) (1050.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.220} {0.045} {3.453} {1.094} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.226} {} {3.635} {1.276} {} {1} {(1112.40, 487.50) (1119.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.002} {0.000} {0.226} {0.049} {3.637} {1.278} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_425_0} {A} {^} {Y} {v} {} {OAI21X1} {0.114} {0.000} {0.141} {} {3.751} {1.392} {} {1} {(1167.60, 451.50) (1174.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_213_0} {} {0.000} {0.000} {0.141} {0.022} {3.751} {1.392} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_424_0} {A} {v} {Y} {v} {} {AND2X2} {0.250} {0.000} {0.128} {} {4.000} {1.641} {} {3} {(1177.20, 451.50) (1184.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.001} {0.000} {0.128} {0.077} {4.002} {1.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC166_n191} {A} {v} {Y} {v} {} {BUFX2} {0.249} {0.000} {0.145} {} {4.251} {1.892} {} {2} {(1146.00, 454.50) (1141.20, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN88_n191} {} {0.002} {0.000} {0.145} {0.094} {4.253} {1.894} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_179_0} {D} {v} {Y} {^} {} {AOI22X1} {0.122} {0.000} {0.200} {} {4.375} {2.016} {} {1} {(1071.60, 451.50) (1074.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.001} {0.000} {0.200} {0.027} {4.376} {2.017} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.359} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.359} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.559} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.251} {0.000} {2.178} {6.041} {1.451} {3.810} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.577}
    {-} {Setup} {0.435}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.092}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.447}
    {=} {Slack Time} {-2.355}
  END_SLK_CLC
  SLK -2.355
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.355} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.355} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.156} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.732} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.178} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.183} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.462} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.463} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.616} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.619} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {0.902} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {0.905} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.243} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.011} {0.000} {0.188} {0.242} {3.609} {1.254} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.274} {} {3.834} {1.478} {} {2} {(558.00, 991.50) (562.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.274} {0.087} {3.835} {1.479} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC36_n13} {A} {^} {Y} {^} {} {BUFX4} {0.278} {0.000} {0.142} {} {4.113} {1.758} {} {4} {(567.60, 967.50) (562.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN28_n13} {} {0.007} {0.000} {0.143} {0.162} {4.120} {1.765} {} {} {} 
    INST {I0/LD/T_SR_0/FE_RC_428_0} {B} {^} {Y} {v} {} {AOI22X1} {0.157} {0.000} {0.186} {} {4.277} {1.922} {} {1} {(531.60, 931.50) (534.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n15} {} {0.001} {0.000} {0.186} {0.030} {4.278} {1.923} {} {} {} 
    INST {I0/LD/T_SR_0/U14} {C} {v} {Y} {^} {} {OAI21X1} {0.168} {0.000} {0.196} {} {4.446} {2.091} {} {1} {(502.80, 937.50) (502.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.001} {0.000} {0.196} {0.040} {4.447} {2.092} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.355} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.355} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.555} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.378} {0.000} {1.633} {6.041} {0.577} {2.933} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.450}
    {-} {Setup} {1.379}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.021}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.366}
    {=} {Slack Time} {-2.346}
  END_SLK_CLC
  SLK -2.346
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.346} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.346} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.146} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-0.792} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {0.015} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {0.017} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {0.324} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {0.328} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.525} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.872} {0.527} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC193_n174} {A} {^} {Y} {^} {} {BUFX2} {0.362} {0.000} {0.287} {} {3.235} {0.889} {} {4} {(985.20, 727.50) (990.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN101_FE_OFN13_n174} {} {0.007} {0.000} {0.287} {0.207} {3.242} {0.896} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_369_0} {B} {^} {Y} {v} {} {AOI22X1} {0.209} {0.000} {0.220} {} {3.451} {1.106} {} {1} {(1047.60, 490.50) (1050.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.220} {0.045} {3.453} {1.107} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.226} {} {3.635} {1.290} {} {1} {(1112.40, 487.50) (1119.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.002} {0.000} {0.226} {0.049} {3.637} {1.291} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_425_0} {A} {^} {Y} {v} {} {OAI21X1} {0.114} {0.000} {0.141} {} {3.751} {1.405} {} {1} {(1167.60, 451.50) (1174.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_213_0} {} {0.000} {0.000} {0.141} {0.022} {3.751} {1.405} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_424_0} {A} {v} {Y} {v} {} {AND2X2} {0.250} {0.000} {0.128} {} {4.000} {1.655} {} {3} {(1177.20, 451.50) (1184.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.001} {0.000} {0.128} {0.077} {4.002} {1.656} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC165_n191} {A} {v} {Y} {v} {} {BUFX4} {0.244} {0.000} {0.124} {} {4.246} {1.901} {} {3} {(1155.60, 454.50) (1150.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN87_n191} {} {0.004} {0.000} {0.124} {0.141} {4.250} {1.905} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_220_0} {D} {v} {Y} {^} {} {AOI22X1} {0.115} {0.000} {0.196} {} {4.366} {2.020} {} {1} {(1047.60, 430.50) (1045.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.196} {0.026} {4.366} {2.021} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.346} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.346} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.545} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.251} {0.000} {2.178} {6.041} {1.450} {3.796} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.573}
    {-} {Setup} {0.435}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.088}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.430}
    {=} {Slack Time} {-2.342}
  END_SLK_CLC
  SLK -2.342
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.342} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.342} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.142} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.719} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.191} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.197} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.476} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.476} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.630} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.633} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {0.916} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {0.918} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.256} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.011} {0.000} {0.188} {0.242} {3.609} {1.267} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.274} {} {3.834} {1.492} {} {2} {(558.00, 991.50) (562.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.274} {0.087} {3.835} {1.493} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC36_n13} {A} {^} {Y} {^} {} {BUFX4} {0.278} {0.000} {0.142} {} {4.113} {1.771} {} {4} {(567.60, 967.50) (562.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN28_n13} {} {0.010} {0.000} {0.143} {0.162} {4.123} {1.781} {} {} {} 
    INST {I0/LD/T_SR_0/FE_RC_46_0} {B} {^} {Y} {v} {} {AOI22X1} {0.154} {0.000} {0.189} {} {4.277} {1.935} {} {1} {(476.40, 931.50) (478.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n27} {} {0.001} {0.000} {0.189} {0.028} {4.277} {1.936} {} {} {} 
    INST {I0/LD/T_SR_0/FE_RC_43_0} {C} {v} {Y} {^} {} {OAI21X1} {0.151} {0.000} {0.180} {} {4.429} {2.087} {} {1} {(454.80, 937.50) (454.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.001} {0.000} {0.180} {0.031} {4.430} {2.088} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.342} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.342} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.541} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.373} {0.000} {1.626} {6.041} {0.573} {2.914} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.454}
    {-} {Setup} {1.373}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.031}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.367}
    {=} {Slack Time} {-2.335}
  END_SLK_CLC
  SLK -2.335
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.335} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.335} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.136} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-0.782} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {0.025} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {0.027} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {0.334} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {0.338} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.535} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.872} {0.537} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC193_n174} {A} {^} {Y} {^} {} {BUFX2} {0.362} {0.000} {0.287} {} {3.235} {0.899} {} {4} {(985.20, 727.50) (990.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN101_FE_OFN13_n174} {} {0.007} {0.000} {0.287} {0.207} {3.242} {0.907} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_369_0} {B} {^} {Y} {v} {} {AOI22X1} {0.209} {0.000} {0.220} {} {3.451} {1.116} {} {1} {(1047.60, 490.50) (1050.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.220} {0.045} {3.453} {1.117} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.226} {} {3.635} {1.300} {} {1} {(1112.40, 487.50) (1119.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.002} {0.000} {0.226} {0.049} {3.637} {1.301} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_425_0} {A} {^} {Y} {v} {} {OAI21X1} {0.114} {0.000} {0.141} {} {3.751} {1.415} {} {1} {(1167.60, 451.50) (1174.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_213_0} {} {0.000} {0.000} {0.141} {0.022} {3.751} {1.415} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_424_0} {A} {v} {Y} {v} {} {AND2X2} {0.250} {0.000} {0.128} {} {4.000} {1.665} {} {3} {(1177.20, 451.50) (1184.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.000} {0.000} {0.128} {0.077} {4.000} {1.665} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC165_n191_dup} {A} {v} {Y} {v} {} {BUFX4} {0.246} {0.000} {0.123} {} {4.246} {1.911} {} {3} {(1194.00, 454.50) (1198.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_4} {} {0.002} {0.000} {0.123} {0.141} {4.249} {1.913} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_32_0} {D} {v} {Y} {^} {} {AOI22X1} {0.117} {0.000} {0.191} {} {4.366} {2.030} {} {1} {(1196.40, 511.50) (1194.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.001} {0.000} {0.191} {0.027} {4.367} {2.031} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.335} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.335} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.535} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.255} {0.000} {2.178} {6.041} {1.454} {3.790} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.449}
    {-} {Setup} {1.364}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.036}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.369}
    {=} {Slack Time} {-2.333}
  END_SLK_CLC
  SLK -2.333
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.333} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.333} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.134} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-0.780} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {0.028} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {0.030} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {0.336} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {0.341} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.538} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.872} {0.539} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC193_n174} {A} {^} {Y} {^} {} {BUFX2} {0.362} {0.000} {0.287} {} {3.235} {0.902} {} {4} {(985.20, 727.50) (990.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN101_FE_OFN13_n174} {} {0.007} {0.000} {0.287} {0.207} {3.242} {0.909} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_369_0} {B} {^} {Y} {v} {} {AOI22X1} {0.209} {0.000} {0.220} {} {3.451} {1.118} {} {1} {(1047.60, 490.50) (1050.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.220} {0.045} {3.453} {1.120} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.226} {} {3.635} {1.302} {} {1} {(1112.40, 487.50) (1119.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.002} {0.000} {0.226} {0.049} {3.637} {1.304} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_425_0} {A} {^} {Y} {v} {} {OAI21X1} {0.114} {0.000} {0.141} {} {3.751} {1.418} {} {1} {(1167.60, 451.50) (1174.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_213_0} {} {0.000} {0.000} {0.141} {0.022} {3.751} {1.418} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_424_0} {A} {v} {Y} {v} {} {AND2X2} {0.250} {0.000} {0.128} {} {4.000} {1.667} {} {3} {(1177.20, 451.50) (1184.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.001} {0.000} {0.128} {0.077} {4.002} {1.669} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC166_n191} {A} {v} {Y} {v} {} {BUFX2} {0.249} {0.000} {0.145} {} {4.251} {1.918} {} {2} {(1146.00, 454.50) (1141.20, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN88_n191} {} {0.002} {0.000} {0.145} {0.094} {4.253} {1.920} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_210_0} {D} {v} {Y} {^} {} {AOI22X1} {0.115} {0.000} {0.183} {} {4.368} {2.035} {} {1} {(1018.80, 451.50) (1016.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.001} {0.000} {0.183} {0.022} {4.369} {2.036} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.333} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.333} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.533} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.178} {6.041} {1.449} {3.782} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.741}
    {-} {Setup} {0.420}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.271}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.596}
    {=} {Slack Time} {-2.325}
  END_SLK_CLC
  SLK -2.325
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.325} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.325} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.125} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.702} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.208} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.214} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.492} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.493} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.647} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.649} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {0.933} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {0.935} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.273} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.008} {0.000} {0.188} {0.242} {3.606} {1.281} {} {} {} 
    INST {I0/LD/T_SR_1/FE_RC_188_0} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.257} {} {3.830} {1.505} {} {2} {(589.20, 967.50) (596.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.003} {0.000} {0.257} {0.080} {3.833} {1.508} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OCPC211_n13} {A} {^} {Y} {^} {} {BUFX4} {0.358} {0.000} {0.265} {} {4.191} {1.866} {} {8} {(627.60, 907.50) (632.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.019} {0.000} {0.266} {0.362} {4.210} {1.885} {} {} {} 
    INST {I0/LD/T_SR_1/U31} {S} {^} {Y} {v} {} {MUX2X1} {0.255} {0.000} {0.162} {} {4.464} {2.139} {} {1} {(819.60, 907.50) (829.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n24} {} {0.001} {0.000} {0.162} {0.029} {4.465} {2.140} {} {} {} 
    INST {I0/LD/T_SR_1/U29} {B} {v} {Y} {^} {} {NAND2X1} {0.130} {0.000} {0.125} {} {4.596} {2.271} {} {1} {(853.20, 904.50) (850.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n41} {} {0.001} {0.000} {0.125} {0.029} {4.596} {2.271} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.325} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.325} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.525} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.541} {0.000} {1.605} {6.041} {0.741} {3.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.460}
    {-} {Setup} {1.364}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.046}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.370}
    {=} {Slack Time} {-2.324}
  END_SLK_CLC
  SLK -2.324
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.324} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.324} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.125} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {-0.771} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.807} {0.000} {0.215} {} {2.361} {0.036} {} {2} {(1208.40, 748.50) (1184.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.002} {0.000} {0.215} {0.069} {2.363} {0.038} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC91_waddr_2} {A} {v} {Y} {v} {} {BUFX2} {0.306} {0.000} {0.191} {} {2.669} {0.345} {} {4} {(1162.80, 727.50) (1158.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN44_waddr_2} {} {0.005} {0.000} {0.191} {0.132} {2.674} {0.350} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.197} {0.000} {0.231} {} {2.871} {0.546} {} {2} {(1064.40, 733.50) (1062.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.002} {0.000} {0.231} {0.079} {2.872} {0.548} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC193_n174} {A} {^} {Y} {^} {} {BUFX2} {0.362} {0.000} {0.287} {} {3.235} {0.910} {} {4} {(985.20, 727.50) (990.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN101_FE_OFN13_n174} {} {0.007} {0.000} {0.287} {0.207} {3.242} {0.918} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_369_0} {B} {^} {Y} {v} {} {AOI22X1} {0.209} {0.000} {0.220} {} {3.451} {1.127} {} {1} {(1047.60, 490.50) (1050.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.220} {0.045} {3.453} {1.128} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.226} {} {3.635} {1.311} {} {1} {(1112.40, 487.50) (1119.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.002} {0.000} {0.226} {0.049} {3.637} {1.312} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_425_0} {A} {^} {Y} {v} {} {OAI21X1} {0.114} {0.000} {0.141} {} {3.751} {1.426} {} {1} {(1167.60, 451.50) (1174.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_213_0} {} {0.000} {0.000} {0.141} {0.022} {3.751} {1.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_424_0} {A} {v} {Y} {v} {} {AND2X2} {0.250} {0.000} {0.128} {} {4.000} {1.676} {} {3} {(1177.20, 451.50) (1184.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.000} {0.000} {0.128} {0.077} {4.000} {1.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC165_n191_dup} {A} {v} {Y} {v} {} {BUFX4} {0.246} {0.000} {0.123} {} {4.246} {1.922} {} {3} {(1194.00, 454.50) (1198.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RN_4} {} {0.004} {0.000} {0.123} {0.141} {4.250} {1.926} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_216_0} {D} {v} {Y} {^} {} {AOI22X1} {0.119} {0.000} {0.184} {} {4.369} {2.045} {} {1} {(1134.00, 571.50) (1136.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.001} {0.000} {0.184} {0.029} {4.370} {2.046} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.324} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.324} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.524} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.260} {0.000} {2.178} {6.041} {1.460} {3.784} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.676}
    {-} {Setup} {0.374}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.251}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.552}
    {=} {Slack Time} {-2.301}
  END_SLK_CLC
  SLK -2.301
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.301} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.301} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.101} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.678} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.232} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.238} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.516} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.517} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.671} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.674} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {0.957} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {0.959} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.297} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.008} {0.000} {0.188} {0.242} {3.606} {1.305} {} {} {} 
    INST {I0/LD/T_SR_1/FE_RC_188_0} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.257} {} {3.830} {1.530} {} {2} {(589.20, 967.50) (596.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.003} {0.000} {0.257} {0.080} {3.833} {1.532} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OCPC211_n13} {A} {^} {Y} {^} {} {BUFX4} {0.358} {0.000} {0.265} {} {4.191} {1.890} {} {8} {(627.60, 907.50) (632.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.017} {0.000} {0.266} {0.362} {4.208} {1.907} {} {} {} 
    INST {I0/LD/T_SR_1/FE_RC_276_0} {B} {^} {Y} {v} {} {AOI22X1} {0.182} {0.000} {0.194} {} {4.390} {2.089} {} {1} {(517.20, 850.50) (519.60, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n11} {} {0.001} {0.000} {0.194} {0.031} {4.391} {2.090} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {C} {v} {Y} {^} {} {OAI21X1} {0.160} {0.000} {0.294} {} {4.551} {2.250} {} {1} {(483.60, 844.50) (483.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n28} {} {0.001} {0.000} {0.294} {0.035} {4.552} {2.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.301} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.301} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.500} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.476} {0.000} {1.759} {6.041} {0.676} {2.976} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {0.454}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.130}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.421}
    {=} {Slack Time} {-2.291}
  END_SLK_CLC
  SLK -2.291
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.291} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.291} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.092} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.669} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.242} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.247} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.526} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.526} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.680} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.683} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {0.966} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {0.969} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.307} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.011} {0.000} {0.188} {0.242} {3.609} {1.318} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.274} {} {3.834} {1.542} {} {2} {(558.00, 991.50) (562.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.274} {0.087} {3.835} {1.543} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC36_n13} {A} {^} {Y} {^} {} {BUFX4} {0.278} {0.000} {0.142} {} {4.113} {1.822} {} {4} {(567.60, 967.50) (562.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN28_n13} {} {0.010} {0.000} {0.143} {0.162} {4.123} {1.831} {} {} {} 
    INST {I0/LD/T_SR_0/FE_RC_351_0} {B} {^} {Y} {v} {} {AOI22X1} {0.150} {0.000} {0.174} {} {4.273} {1.981} {} {1} {(476.40, 910.50) (478.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n11} {} {0.000} {0.000} {0.174} {0.025} {4.273} {1.982} {} {} {} 
    INST {I0/LD/T_SR_0/FE_RC_34_0} {C} {v} {Y} {^} {} {OAI21X1} {0.147} {0.000} {0.181} {} {4.420} {2.128} {} {1} {(466.80, 904.50) (466.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.001} {0.000} {0.181} {0.031} {4.421} {2.130} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.291} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.291} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.491} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.434} {0.000} {1.708} {6.041} {0.633} {2.925} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.663}
    {-} {Setup} {0.363}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.250}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.541}
    {=} {Slack Time} {-2.291}
  END_SLK_CLC
  SLK -2.291
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.291} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.291} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.092} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.668} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.242} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.247} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.526} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.527} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.680} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.683} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {0.966} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {0.969} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.307} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.008} {0.000} {0.188} {0.242} {3.606} {1.315} {} {} {} 
    INST {I0/LD/T_SR_1/FE_RC_188_0} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.257} {} {3.830} {1.539} {} {2} {(589.20, 967.50) (596.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.003} {0.000} {0.257} {0.080} {3.833} {1.542} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OCPC211_n13} {A} {^} {Y} {^} {} {BUFX4} {0.358} {0.000} {0.265} {} {4.191} {1.900} {} {8} {(627.60, 907.50) (632.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.016} {0.000} {0.266} {0.362} {4.207} {1.916} {} {} {} 
    INST {I0/LD/T_SR_1/FE_RC_272_0} {B} {^} {Y} {v} {} {AOI22X1} {0.183} {0.000} {0.192} {} {4.391} {2.100} {} {1} {(577.20, 871.50) (579.60, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n15} {} {0.001} {0.000} {0.192} {0.032} {4.392} {2.101} {} {} {} 
    INST {I0/LD/T_SR_1/U14} {C} {v} {Y} {^} {} {OAI21X1} {0.149} {0.000} {0.285} {} {4.541} {2.250} {} {1} {(543.60, 877.50) (543.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n36} {} {0.001} {0.000} {0.285} {0.029} {4.541} {2.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.291} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.291} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.491} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.464} {0.000} {1.605} {6.041} {0.663} {2.954} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.722}
    {-} {Setup} {0.427}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.245}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.535}
    {=} {Slack Time} {-2.290}
  END_SLK_CLC
  SLK -2.290
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.290} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.290} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.090} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.667} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.243} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.249} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.527} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.528} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.682} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.684} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {0.968} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {0.970} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.308} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.008} {0.000} {0.188} {0.242} {3.606} {1.316} {} {} {} 
    INST {I0/LD/T_SR_1/FE_RC_188_0} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.257} {} {3.830} {1.540} {} {2} {(589.20, 967.50) (596.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.003} {0.000} {0.257} {0.080} {3.833} {1.543} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OCPC211_n13} {A} {^} {Y} {^} {} {BUFX4} {0.358} {0.000} {0.265} {} {4.191} {1.901} {} {8} {(627.60, 907.50) (632.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.016} {0.000} {0.266} {0.362} {4.207} {1.918} {} {} {} 
    INST {I0/LD/T_SR_1/FE_RC_42_0} {B} {^} {Y} {v} {} {AOI22X1} {0.178} {0.000} {0.187} {} {4.385} {2.096} {} {1} {(764.40, 871.50) (766.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n21} {} {0.001} {0.000} {0.187} {0.028} {4.386} {2.096} {} {} {} 
    INST {I0/LD/T_SR_1/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.148} {0.000} {0.147} {} {4.534} {2.244} {} {1} {(764.40, 844.50) (764.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n39} {} {0.001} {0.000} {0.147} {0.030} {4.535} {2.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.290} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.290} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.489} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.522} {0.000} {1.606} {6.041} {0.722} {3.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.622}
    {-} {Setup} {0.429}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.143}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.431}
    {=} {Slack Time} {-2.288}
  END_SLK_CLC
  SLK -2.288
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.288} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.288} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.088} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.665} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.245} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.251} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.530} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.530} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.684} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.687} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {0.970} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {0.972} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.310} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.011} {0.000} {0.188} {0.242} {3.609} {1.321} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.274} {} {3.834} {1.546} {} {2} {(558.00, 991.50) (562.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.274} {0.087} {3.835} {1.547} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC36_n13} {A} {^} {Y} {^} {} {BUFX4} {0.278} {0.000} {0.142} {} {4.113} {1.825} {} {4} {(567.60, 967.50) (562.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN28_n13} {} {0.003} {0.000} {0.142} {0.162} {4.116} {1.829} {} {} {} 
    INST {I0/LD/T_SR_0/FE_RC_452_0} {B} {^} {Y} {v} {} {AOI22X1} {0.154} {0.000} {0.172} {} {4.270} {1.983} {} {1} {(562.80, 931.50) (565.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n17} {} {0.001} {0.000} {0.172} {0.028} {4.271} {1.983} {} {} {} 
    INST {I0/LD/T_SR_0/U17} {C} {v} {Y} {^} {} {OAI21X1} {0.159} {0.000} {0.191} {} {4.429} {2.142} {} {1} {(589.20, 937.50) (589.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n34} {} {0.002} {0.000} {0.191} {0.038} {4.431} {2.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.288} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.288} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.487} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.422} {0.000} {1.602} {6.041} {0.622} {2.909} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.722}
    {-} {Setup} {0.427}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.246}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.524}
    {=} {Slack Time} {-2.278}
  END_SLK_CLC
  SLK -2.278
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.278} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.278} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.079} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.656} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.255} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.260} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.539} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.539} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.693} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.696} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {0.979} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {0.982} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.320} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.008} {0.000} {0.188} {0.242} {3.606} {1.327} {} {} {} 
    INST {I0/LD/T_SR_1/FE_RC_188_0} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.257} {} {3.830} {1.552} {} {2} {(589.20, 967.50) (596.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.003} {0.000} {0.257} {0.080} {3.833} {1.555} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OCPC211_n13} {A} {^} {Y} {^} {} {BUFX4} {0.358} {0.000} {0.265} {} {4.191} {1.913} {} {8} {(627.60, 907.50) (632.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.015} {0.000} {0.266} {0.362} {4.206} {1.928} {} {} {} 
    INST {I0/LD/T_SR_1/FE_RC_45_0} {B} {^} {Y} {v} {} {AOI22X1} {0.172} {0.000} {0.180} {} {4.378} {2.099} {} {1} {(610.80, 850.50) (613.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n17} {} {0.000} {0.000} {0.180} {0.024} {4.378} {2.100} {} {} {} 
    INST {I0/LD/T_SR_1/U17} {C} {v} {Y} {^} {} {OAI21X1} {0.145} {0.000} {0.147} {} {4.523} {2.245} {} {1} {(606.00, 844.50) (606.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n37} {} {0.001} {0.000} {0.147} {0.029} {4.524} {2.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.278} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.278} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.478} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.523} {0.000} {1.606} {6.041} {0.722} {3.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.747}
    {-} {Setup} {0.427}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.270}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.544}
    {=} {Slack Time} {-2.275}
  END_SLK_CLC
  SLK -2.275
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.275} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.275} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.075} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.652} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.258} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.264} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.542} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.543} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.697} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.699} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {0.983} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {0.985} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.323} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.008} {0.000} {0.188} {0.242} {3.606} {1.331} {} {} {} 
    INST {I0/LD/T_SR_1/FE_RC_188_0} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.257} {} {3.830} {1.555} {} {2} {(589.20, 967.50) (596.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.003} {0.000} {0.257} {0.080} {3.833} {1.558} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OCPC211_n13} {A} {^} {Y} {^} {} {BUFX4} {0.358} {0.000} {0.265} {} {4.191} {1.916} {} {8} {(627.60, 907.50) (632.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.018} {0.000} {0.266} {0.362} {4.209} {1.935} {} {} {} 
    INST {I0/LD/T_SR_1/FE_RC_47_0} {B} {^} {Y} {v} {} {AOI22X1} {0.182} {0.000} {0.194} {} {4.392} {2.117} {} {1} {(812.40, 871.50) (814.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n23} {} {0.001} {0.000} {0.194} {0.031} {4.392} {2.117} {} {} {} 
    INST {I0/LD/T_SR_1/U26} {C} {v} {Y} {^} {} {OAI21X1} {0.151} {0.000} {0.149} {} {4.543} {2.268} {} {1} {(800.40, 844.50) (800.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.001} {0.000} {0.149} {0.030} {4.544} {2.270} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.275} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.275} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.474} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.547} {0.000} {1.605} {6.041} {0.747} {3.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.724}
    {-} {Setup} {0.425}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.249}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.511}
    {=} {Slack Time} {-2.261}
  END_SLK_CLC
  SLK -2.261
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.261} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.261} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.062} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.639} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.271} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.277} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.556} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.556} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.710} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.713} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {0.996} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {0.999} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.336} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.008} {0.000} {0.188} {0.242} {3.606} {1.344} {} {} {} 
    INST {I0/LD/T_SR_1/FE_RC_188_0} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.257} {} {3.830} {1.569} {} {2} {(589.20, 967.50) (596.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.003} {0.000} {0.257} {0.080} {3.833} {1.571} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OCPC211_n13} {A} {^} {Y} {^} {} {BUFX4} {0.358} {0.000} {0.265} {} {4.191} {1.930} {} {8} {(627.60, 907.50) (632.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.014} {0.000} {0.266} {0.362} {4.205} {1.944} {} {} {} 
    INST {I0/LD/T_SR_1/FE_RC_44_0} {A} {^} {Y} {v} {} {AOI22X1} {0.160} {0.000} {0.200} {} {4.366} {2.104} {} {1} {(728.40, 874.50) (733.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n19} {} {0.001} {0.000} {0.200} {0.035} {4.367} {2.105} {} {} {} 
    INST {I0/LD/T_SR_1/U20} {C} {v} {Y} {^} {} {OAI21X1} {0.143} {0.000} {0.139} {} {4.510} {2.249} {} {1} {(682.80, 877.50) (682.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n38} {} {0.001} {0.000} {0.139} {0.025} {4.511} {2.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.261} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.261} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.461} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.524} {0.000} {1.606} {6.041} {0.724} {2.985} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.726}
    {-} {Setup} {0.415}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.261}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.489}
    {=} {Slack Time} {-2.228}
  END_SLK_CLC
  SLK -2.228
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.228} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.228} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.028} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.605} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.305} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.311} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.589} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.590} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.744} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.747} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {1.030} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {1.032} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.370} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.011} {0.000} {0.188} {0.242} {3.609} {1.381} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.274} {} {3.834} {1.606} {} {2} {(558.00, 991.50) (562.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.002} {0.000} {0.274} {0.087} {3.836} {1.608} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC35_n13} {A} {^} {Y} {^} {} {BUFX4} {0.286} {0.000} {0.153} {} {4.121} {1.894} {} {4} {(654.00, 967.50) (658.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_n13} {} {0.010} {0.000} {0.154} {0.180} {4.131} {1.903} {} {} {} 
    INST {I0/LD/T_SR_0/U31} {S} {^} {Y} {v} {} {MUX2X1} {0.228} {0.000} {0.167} {} {4.359} {2.131} {} {1} {(829.20, 967.50) (838.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n24} {} {0.001} {0.000} {0.167} {0.029} {4.360} {2.132} {} {} {} 
    INST {I0/LD/T_SR_0/U29} {B} {v} {Y} {^} {} {NAND2X1} {0.128} {0.000} {0.115} {} {4.488} {2.260} {} {1} {(865.20, 964.50) (862.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n30} {} {0.001} {0.000} {0.115} {0.026} {4.489} {2.261} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.228} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.228} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.427} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.527} {0.000} {1.606} {6.041} {0.727} {2.954} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.756}
    {-} {Setup} {0.422}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.284}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.495}
    {=} {Slack Time} {-2.211}
  END_SLK_CLC
  SLK -2.211
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.211} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.211} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.011} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.437} {0.000} {2.188} {6.041} {1.637} {-0.574} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.729} {0.000} {0.113} {} {2.366} {0.155} {} {1} {(939.60, 988.50) (963.60, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r[1]} {} {0.001} {0.000} {0.113} {0.033} {2.366} {0.156} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC278_binary_r_1} {A} {v} {Y} {v} {} {BUFX4} {0.276} {0.000} {0.164} {} {2.642} {0.431} {} {5} {(963.60, 1027.50) (968.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN278_binary_r_1} {} {0.005} {0.000} {0.164} {0.212} {2.647} {0.437} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_70_0} {B} {v} {Y} {^} {} {NAND3X1} {0.192} {0.000} {0.213} {} {2.839} {0.629} {} {1} {(1006.80, 1027.50) (1002.00, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_37_0} {} {0.001} {0.000} {0.213} {0.042} {2.840} {0.630} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_69_0} {A} {^} {Y} {v} {} {INVX2} {0.136} {0.000} {0.138} {} {2.977} {0.766} {} {2} {(994.80, 1051.50) (997.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_36_0} {} {0.001} {0.000} {0.138} {0.076} {2.978} {0.767} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_101_0} {A} {v} {Y} {^} {} {INVX2} {0.087} {0.000} {0.083} {} {3.065} {0.854} {} {1} {(1021.20, 1051.50) (1018.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_53_0} {} {0.001} {0.000} {0.083} {0.035} {3.065} {0.855} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_100_0} {A} {^} {Y} {v} {} {NOR2X1} {0.190} {0.000} {0.187} {} {3.255} {1.045} {} {1} {(1016.40, 1093.50) (1018.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_54_0} {} {0.001} {0.000} {0.187} {0.041} {3.256} {1.046} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_99_0} {B} {v} {Y} {^} {} {NAND2X1} {0.237} {0.000} {0.265} {} {3.493} {1.282} {} {2} {(1021.20, 1024.50) (1023.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_55_0} {} {0.002} {0.000} {0.265} {0.084} {3.495} {1.285} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_112_0} {B} {^} {Y} {v} {} {NAND3X1} {0.131} {0.000} {0.193} {} {3.626} {1.416} {} {1} {(1076.40, 1054.50) (1081.20, 1057.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN75_rptr_nxt_3} {} {0.001} {0.000} {0.193} {0.066} {3.628} {1.417} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_71_0} {A} {v} {Y} {^} {} {XOR2X1} {0.346} {0.000} {0.403} {} {3.974} {1.764} {} {5} {(1083.60, 991.50) (1090.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.000} {0.000} {0.403} {0.138} {3.974} {1.764} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_250_0} {A} {^} {Y} {v} {} {NAND2X1} {0.069} {0.000} {0.165} {} {4.043} {1.832} {} {1} {(1100.40, 991.50) (1102.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_RN_129_0} {} {0.001} {0.000} {0.165} {0.031} {4.044} {1.834} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_256_0} {C} {v} {Y} {^} {} {OAI21X1} {0.201} {0.000} {0.255} {} {4.245} {2.034} {} {2} {(1086.00, 964.50) (1086.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.001} {0.000} {0.255} {0.062} {4.246} {2.036} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_228_0} {B} {^} {Y} {v} {} {NAND2X1} {0.117} {0.000} {0.148} {} {4.363} {2.153} {} {1} {(1102.80, 964.50) (1105.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_RN_124_0} {} {0.001} {0.000} {0.148} {0.040} {4.364} {2.154} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_238_0} {A} {v} {Y} {^} {} {AOI21X1} {0.130} {0.000} {0.131} {} {4.494} {2.284} {} {1} {(1102.80, 934.50) (1110.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.001} {0.000} {0.131} {0.025} {4.495} {2.284} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.211} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.211} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.410} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.557} {0.000} {1.605} {6.041} {0.756} {2.967} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.715}
    {-} {Setup} {0.425}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.240}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.446}
    {=} {Slack Time} {-2.206}
  END_SLK_CLC
  SLK -2.206
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.206} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.206} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-2.007} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.584} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.327} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.332} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.611} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.611} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.765} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.768} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {1.051} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {1.054} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.392} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.011} {0.000} {0.188} {0.242} {3.609} {1.403} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.274} {} {3.834} {1.627} {} {2} {(558.00, 991.50) (562.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.002} {0.000} {0.274} {0.087} {3.836} {1.629} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC35_n13} {A} {^} {Y} {^} {} {BUFX4} {0.286} {0.000} {0.153} {} {4.121} {1.915} {} {4} {(654.00, 967.50) (658.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_n13} {} {0.006} {0.000} {0.154} {0.180} {4.128} {1.921} {} {} {} 
    INST {I0/LD/T_SR_0/FE_RC_349_0} {B} {^} {Y} {v} {} {AOI22X1} {0.170} {0.000} {0.206} {} {4.298} {2.092} {} {1} {(687.60, 970.50) (690.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.001} {0.000} {0.206} {0.037} {4.299} {2.093} {} {} {} 
    INST {I0/LD/T_SR_0/U20} {C} {v} {Y} {^} {} {OAI21X1} {0.146} {0.000} {0.142} {} {4.445} {2.239} {} {1} {(682.80, 904.50) (682.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n33} {} {0.001} {0.000} {0.142} {0.026} {4.446} {2.240} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.206} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.206} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.406} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.516} {0.000} {1.606} {6.041} {0.715} {2.922} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.720}
    {-} {Setup} {0.424}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.246}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.439}
    {=} {Slack Time} {-2.193}
  END_SLK_CLC
  SLK -2.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.193} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.193} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-1.994} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.570} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.340} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.345} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.624} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.625} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.778} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.781} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {1.064} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {1.067} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.405} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.011} {0.000} {0.188} {0.242} {3.609} {1.416} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.274} {} {3.834} {1.640} {} {2} {(558.00, 991.50) (562.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.002} {0.000} {0.274} {0.087} {3.836} {1.642} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC35_n13} {A} {^} {Y} {^} {} {BUFX4} {0.286} {0.000} {0.153} {} {4.121} {1.928} {} {4} {(654.00, 967.50) (658.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_n13} {} {0.010} {0.000} {0.154} {0.180} {4.131} {1.938} {} {} {} 
    INST {I0/LD/T_SR_0/FE_RC_277_0} {B} {^} {Y} {v} {} {AOI22X1} {0.165} {0.000} {0.189} {} {4.296} {2.102} {} {1} {(750.00, 970.50) (752.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n21} {} {0.001} {0.000} {0.189} {0.034} {4.296} {2.103} {} {} {} 
    INST {I0/LD/T_SR_0/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.141} {0.000} {0.139} {} {4.438} {2.245} {} {1} {(754.80, 904.50) (754.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n32} {} {0.001} {0.000} {0.139} {0.026} {4.439} {2.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.193} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.193} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.393} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.520} {0.000} {1.606} {6.041} {0.720} {2.913} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.719}
    {-} {Setup} {0.422}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.248}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.429}
    {=} {Slack Time} {-2.181}
  END_SLK_CLC
  SLK -2.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.181} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.181} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-1.981} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.558} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.352} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.358} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.636} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.637} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {0.791} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {0.793} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {1.076} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {1.079} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.417} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.011} {0.000} {0.188} {0.242} {3.609} {1.428} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.274} {} {3.834} {1.653} {} {2} {(558.00, 991.50) (562.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.002} {0.000} {0.274} {0.087} {3.836} {1.655} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC35_n13} {A} {^} {Y} {^} {} {BUFX4} {0.286} {0.000} {0.153} {} {4.121} {1.940} {} {4} {(654.00, 967.50) (658.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_n13} {} {0.010} {0.000} {0.154} {0.180} {4.131} {1.950} {} {} {} 
    INST {I0/LD/T_SR_0/FE_RC_271_0} {A} {^} {Y} {v} {} {AOI22X1} {0.161} {0.000} {0.197} {} {4.292} {2.111} {} {1} {(778.80, 967.50) (783.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_RN_145_0} {} {0.001} {0.000} {0.197} {0.040} {4.293} {2.112} {} {} {} 
    INST {I0/LD/T_SR_0/FE_RC_270_0} {C} {v} {Y} {^} {} {OAI21X1} {0.135} {0.000} {0.130} {} {4.428} {2.247} {} {1} {(793.20, 904.50) (793.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n31} {} {0.000} {0.000} {0.130} {0.021} {4.429} {2.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.181} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.181} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.381} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.520} {0.000} {1.606} {6.041} {0.719} {2.900} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.755}
    {-} {Setup} {0.390}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.315}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.457}
    {=} {Slack Time} {-2.142}
  END_SLK_CLC
  SLK -2.142
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-2.142} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-2.142} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-1.942} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.437} {0.000} {2.188} {6.041} {1.637} {-0.505} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.729} {0.000} {0.113} {} {2.366} {0.224} {} {1} {(939.60, 988.50) (963.60, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r[1]} {} {0.001} {0.000} {0.113} {0.033} {2.366} {0.225} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC278_binary_r_1} {A} {v} {Y} {v} {} {BUFX4} {0.276} {0.000} {0.164} {} {2.642} {0.500} {} {5} {(963.60, 1027.50) (968.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN278_binary_r_1} {} {0.005} {0.000} {0.164} {0.212} {2.647} {0.505} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_70_0} {B} {v} {Y} {^} {} {NAND3X1} {0.192} {0.000} {0.213} {} {2.839} {0.698} {} {1} {(1006.80, 1027.50) (1002.00, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_37_0} {} {0.001} {0.000} {0.213} {0.042} {2.840} {0.698} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_69_0} {A} {^} {Y} {v} {} {INVX2} {0.136} {0.000} {0.138} {} {2.977} {0.835} {} {2} {(994.80, 1051.50) (997.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_36_0} {} {0.001} {0.000} {0.138} {0.076} {2.978} {0.836} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_101_0} {A} {v} {Y} {^} {} {INVX2} {0.087} {0.000} {0.083} {} {3.065} {0.923} {} {1} {(1021.20, 1051.50) (1018.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_53_0} {} {0.001} {0.000} {0.083} {0.035} {3.065} {0.924} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_100_0} {A} {^} {Y} {v} {} {NOR2X1} {0.190} {0.000} {0.187} {} {3.255} {1.114} {} {1} {(1016.40, 1093.50) (1018.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_54_0} {} {0.001} {0.000} {0.187} {0.041} {3.256} {1.114} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_99_0} {B} {v} {Y} {^} {} {NAND2X1} {0.237} {0.000} {0.265} {} {3.493} {1.351} {} {2} {(1021.20, 1024.50) (1023.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_55_0} {} {0.002} {0.000} {0.265} {0.084} {3.495} {1.353} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_112_0} {B} {^} {Y} {v} {} {NAND3X1} {0.131} {0.000} {0.193} {} {3.626} {1.485} {} {1} {(1076.40, 1054.50) (1081.20, 1057.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN75_rptr_nxt_3} {} {0.001} {0.000} {0.193} {0.066} {3.628} {1.486} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_71_0} {A} {v} {Y} {^} {} {XOR2X1} {0.346} {0.000} {0.403} {} {3.974} {1.832} {} {5} {(1083.60, 991.50) (1090.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.000} {0.000} {0.403} {0.138} {3.974} {1.832} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_250_0} {A} {^} {Y} {v} {} {NAND2X1} {0.069} {0.000} {0.165} {} {4.043} {1.901} {} {1} {(1100.40, 991.50) (1102.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_RN_129_0} {} {0.001} {0.000} {0.165} {0.031} {4.044} {1.902} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_256_0} {C} {v} {Y} {^} {} {OAI21X1} {0.201} {0.000} {0.255} {} {4.245} {2.103} {} {2} {(1086.00, 964.50) (1086.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.001} {0.000} {0.255} {0.062} {4.246} {2.104} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OCPC234_gray_rptr_2} {A} {^} {Y} {^} {} {BUFX2} {0.210} {0.000} {0.075} {} {4.456} {2.314} {} {1} {(1066.80, 907.50) (1062.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OCPN234_gray_rptr_2} {} {0.001} {0.000} {0.075} {0.027} {4.457} {2.315} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {2.142} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {2.142} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.341} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.556} {0.000} {1.605} {6.041} {0.755} {2.897} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/ENC/last_bit_reg} {CLK}
  ENDPT {I0/LD/ENC/last_bit_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.456}
    {-} {Setup} {0.376}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.030}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.929}
    {=} {Slack Time} {-1.899}
  END_SLK_CLC
  SLK -1.899
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.899} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.899} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-1.699} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {-0.276} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.910} {0.000} {0.417} {} {2.533} {0.634} {} {4} {(1026.00, 1108.50) (1050.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[1]} {} {0.006} {0.000} {0.417} {0.146} {2.539} {0.640} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.243} {} {2.817} {0.918} {} {2} {(1021.20, 1207.50) (1023.60, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n16} {} {0.001} {0.000} {0.243} {0.060} {2.818} {0.919} {} {} {} 
    INST {I0/LD/TIM/FE_OFC118_n16} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.147} {} {2.972} {1.073} {} {2} {(1018.80, 1171.50) (1016.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n22} {} {0.003} {0.000} {0.147} {0.078} {2.974} {1.076} {} {} {} 
    INST {I0/LD/TIM/U29} {A} {^} {Y} {v} {} {NOR2X1} {0.283} {0.000} {0.287} {} {3.258} {1.359} {} {1} {(987.60, 1108.50) (990.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.287} {0.076} {3.260} {1.361} {} {} {} 
    INST {I0/LD/FE_OCPC159_shift_enable_int} {A} {v} {Y} {v} {} {BUFX4} {0.338} {0.000} {0.188} {} {3.598} {1.699} {} {4} {(891.60, 994.50) (886.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN81_shift_enable_int} {} {0.011} {0.000} {0.188} {0.242} {3.609} {1.710} {} {} {} 
    INST {I0/LD/ENC/U4} {S} {v} {Y} {v} {} {MUX2X1} {0.219} {0.000} {0.141} {} {3.828} {1.929} {} {1} {(457.20, 994.50) (447.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/ENC/n1} {} {0.000} {0.000} {0.141} {0.018} {3.828} {1.929} {} {} {} 
    INST {I0/LD/ENC/U3} {A} {v} {Y} {^} {} {INVX1} {0.100} {0.000} {0.098} {} {3.928} {2.030} {} {1} {(442.80, 988.50) (440.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/ENC/n2} {} {0.000} {0.000} {0.098} {0.024} {3.929} {2.030} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.899} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.899} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.098} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.257} {0.000} {1.470} {6.041} {0.456} {2.355} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.757}
    {-} {Setup} {0.415}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.293}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.130}
    {=} {Slack Time} {-1.837}
  END_SLK_CLC
  SLK -1.837
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.837} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.837} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-1.637} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.437} {0.000} {2.188} {6.041} {1.637} {-0.200} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.729} {0.000} {0.113} {} {2.366} {0.529} {} {1} {(939.60, 988.50) (963.60, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r[1]} {} {0.001} {0.000} {0.113} {0.033} {2.366} {0.529} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC278_binary_r_1} {A} {v} {Y} {v} {} {BUFX4} {0.276} {0.000} {0.164} {} {2.642} {0.805} {} {5} {(963.60, 1027.50) (968.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN278_binary_r_1} {} {0.007} {0.000} {0.164} {0.212} {2.649} {0.812} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_76_0} {A} {v} {Y} {v} {} {AND2X2} {0.199} {0.000} {0.072} {} {2.848} {1.011} {} {1} {(1018.80, 991.50) (1026.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_40_0} {} {0.000} {0.000} {0.072} {0.025} {2.848} {1.011} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_75_0} {B} {v} {Y} {v} {} {AND2X2} {0.295} {0.000} {0.186} {} {3.143} {1.306} {} {3} {(1038.00, 994.50) (1042.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.186} {0.125} {3.145} {1.308} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_261_0} {B} {v} {Y} {^} {} {NAND2X1} {0.128} {0.000} {0.107} {} {3.273} {1.436} {} {1} {(1045.20, 1024.50) (1047.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_140_0} {} {0.000} {0.000} {0.107} {0.023} {3.273} {1.436} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_259_0} {C} {^} {Y} {v} {} {OAI21X1} {0.154} {0.000} {0.216} {} {3.427} {1.590} {} {2} {(1054.80, 1024.50) (1054.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_5} {} {0.001} {0.000} {0.216} {0.070} {3.428} {1.591} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_158_0} {A} {v} {Y} {^} {} {INVX2} {0.129} {0.000} {0.125} {} {3.557} {1.720} {} {2} {(1057.20, 991.50) (1059.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_78_0} {} {0.001} {0.000} {0.125} {0.060} {3.558} {1.721} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_157_0} {A} {^} {Y} {v} {} {NAND2X1} {0.082} {0.000} {0.136} {} {3.640} {1.802} {} {1} {(1066.80, 991.50) (1064.40, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_79_0} {} {0.001} {0.000} {0.136} {0.031} {3.641} {1.804} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_153_0} {C} {v} {Y} {^} {} {OAI21X1} {0.238} {0.000} {0.283} {} {3.879} {2.042} {} {3} {(1059.60, 964.50) (1059.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[1]} {} {0.002} {0.000} {0.283} {0.087} {3.881} {2.044} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC266_rptr_nxt_1} {A} {^} {Y} {^} {} {BUFX2} {0.246} {0.000} {0.113} {} {4.127} {2.290} {} {2} {(1042.80, 907.50) (1047.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OCPN244_rptr_nxt_1} {} {0.003} {0.000} {0.113} {0.060} {4.130} {2.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.837} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.837} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.037} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.558} {0.000} {1.605} {6.041} {0.757} {2.594} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.760}
    {-} {Setup} {0.415}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.295}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.130}
    {=} {Slack Time} {-1.835}
  END_SLK_CLC
  SLK -1.835
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.835} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.835} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-1.636} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.437} {0.000} {2.188} {6.041} {1.637} {-0.199} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.729} {0.000} {0.113} {} {2.366} {0.531} {} {1} {(939.60, 988.50) (963.60, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r[1]} {} {0.001} {0.000} {0.113} {0.033} {2.366} {0.531} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC278_binary_r_1} {A} {v} {Y} {v} {} {BUFX4} {0.276} {0.000} {0.164} {} {2.642} {0.807} {} {5} {(963.60, 1027.50) (968.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN278_binary_r_1} {} {0.007} {0.000} {0.164} {0.212} {2.649} {0.814} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_76_0} {A} {v} {Y} {v} {} {AND2X2} {0.199} {0.000} {0.072} {} {2.848} {1.013} {} {1} {(1018.80, 991.50) (1026.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_40_0} {} {0.000} {0.000} {0.072} {0.025} {2.848} {1.013} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_75_0} {B} {v} {Y} {v} {} {AND2X2} {0.295} {0.000} {0.186} {} {3.143} {1.308} {} {3} {(1038.00, 994.50) (1042.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.186} {0.125} {3.145} {1.310} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_261_0} {B} {v} {Y} {^} {} {NAND2X1} {0.128} {0.000} {0.107} {} {3.273} {1.437} {} {1} {(1045.20, 1024.50) (1047.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_140_0} {} {0.000} {0.000} {0.107} {0.023} {3.273} {1.437} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_259_0} {C} {^} {Y} {v} {} {OAI21X1} {0.154} {0.000} {0.216} {} {3.427} {1.592} {} {2} {(1054.80, 1024.50) (1054.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_5} {} {0.001} {0.000} {0.216} {0.070} {3.428} {1.593} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_158_0} {A} {v} {Y} {^} {} {INVX2} {0.129} {0.000} {0.125} {} {3.557} {1.722} {} {2} {(1057.20, 991.50) (1059.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_78_0} {} {0.001} {0.000} {0.125} {0.060} {3.558} {1.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_157_0} {A} {^} {Y} {v} {} {NAND2X1} {0.082} {0.000} {0.136} {} {3.640} {1.804} {} {1} {(1066.80, 991.50) (1064.40, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_79_0} {} {0.001} {0.000} {0.136} {0.031} {3.641} {1.805} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_153_0} {C} {v} {Y} {^} {} {OAI21X1} {0.238} {0.000} {0.283} {} {3.879} {2.044} {} {3} {(1059.60, 964.50) (1059.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[1]} {} {0.002} {0.000} {0.283} {0.087} {3.881} {2.046} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC266_rptr_nxt_1} {A} {^} {Y} {^} {} {BUFX2} {0.246} {0.000} {0.113} {} {4.127} {2.292} {} {2} {(1042.80, 907.50) (1047.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OCPN244_rptr_nxt_1} {} {0.003} {0.000} {0.113} {0.060} {4.130} {2.295} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.835} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.835} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {2.035} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.560} {0.000} {1.605} {6.041} {0.760} {2.595} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.748}
    {-} {Setup} {0.405}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.294}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.024}
    {=} {Slack Time} {-1.731}
  END_SLK_CLC
  SLK -1.731
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.731} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.731} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-1.531} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.437} {0.000} {2.188} {6.041} {1.636} {-0.094} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.890} {0.000} {0.322} {} {2.526} {0.795} {} {3} {(910.80, 973.50) (934.80, 961.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r[0]} {} {0.002} {0.000} {0.322} {0.106} {2.528} {0.797} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC247_binary_r_0} {A} {v} {Y} {v} {} {BUFX2} {0.325} {0.000} {0.183} {} {2.853} {1.122} {} {3} {(987.60, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN129_binary_r_0} {} {0.002} {0.000} {0.184} {0.125} {2.855} {1.124} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.203} {0.000} {0.202} {} {3.058} {1.327} {} {1} {(997.20, 991.50) (999.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.202} {0.057} {3.058} {1.327} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U19_dup} {A} {^} {Y} {^} {} {XNOR2X1} {0.421} {0.000} {0.522} {} {3.479} {1.748} {} {2} {(985.20, 991.50) (975.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_1} {} {0.003} {0.000} {0.522} {0.185} {3.482} {1.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U15} {B} {^} {Y} {^} {} {XOR2X1} {0.312} {0.000} {0.267} {} {3.794} {2.063} {} {2} {(956.40, 931.50) (949.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[0]} {} {0.001} {0.000} {0.267} {0.081} {3.794} {2.064} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC247_rptr_nxt_0} {A} {^} {Y} {^} {} {BUFX2} {0.229} {0.000} {0.096} {} {4.023} {2.293} {} {2} {(937.20, 934.50) (932.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OCPN236_rptr_nxt_0} {} {0.001} {0.000} {0.096} {0.045} {4.024} {2.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.731} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.731} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {1.930} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.549} {0.000} {1.605} {6.041} {0.748} {2.479} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.749}
    {-} {Setup} {0.405}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.294}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.024}
    {=} {Slack Time} {-1.730}
  END_SLK_CLC
  SLK -1.730
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.730} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.730} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-1.531} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.437} {0.000} {2.188} {6.041} {1.636} {-0.094} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.890} {0.000} {0.322} {} {2.526} {0.795} {} {3} {(910.80, 973.50) (934.80, 961.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r[0]} {} {0.002} {0.000} {0.322} {0.106} {2.528} {0.797} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC247_binary_r_0} {A} {v} {Y} {v} {} {BUFX2} {0.325} {0.000} {0.183} {} {2.853} {1.122} {} {3} {(987.60, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN129_binary_r_0} {} {0.002} {0.000} {0.184} {0.125} {2.855} {1.125} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.203} {0.000} {0.202} {} {3.058} {1.327} {} {1} {(997.20, 991.50) (999.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.202} {0.057} {3.058} {1.327} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U19_dup} {A} {^} {Y} {^} {} {XNOR2X1} {0.421} {0.000} {0.522} {} {3.479} {1.749} {} {2} {(985.20, 991.50) (975.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_1} {} {0.003} {0.000} {0.522} {0.185} {3.482} {1.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U15} {B} {^} {Y} {^} {} {XOR2X1} {0.312} {0.000} {0.267} {} {3.794} {2.063} {} {2} {(956.40, 931.50) (949.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[0]} {} {0.001} {0.000} {0.267} {0.081} {3.794} {2.064} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC247_rptr_nxt_0} {A} {^} {Y} {^} {} {BUFX2} {0.229} {0.000} {0.096} {} {4.023} {2.293} {} {2} {(937.20, 934.50) (932.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OCPN236_rptr_nxt_0} {} {0.001} {0.000} {0.096} {0.045} {4.024} {2.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.730} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.730} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {1.930} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.549} {0.000} {1.605} {6.041} {0.749} {2.479} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {fifo_empty} {} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {0.950}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.602}
    {=} {Slack Time} {-1.652}
  END_SLK_CLC
  SLK -1.652
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.652} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.652} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-1.453} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.557} {0.000} {1.605} {6.041} {0.756} {-0.896} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK} {^} {Q} {v} {} {DFFSR} {0.852} {0.000} {0.323} {} {1.608} {-0.044} {} {2} {(1119.60, 913.50) (1095.60, 901.50)} 
    NET {} {} {} {} {} {nfifo_empty} {} {0.002} {0.000} {0.323} {0.106} {1.610} {-0.042} {} {} {} 
    INST {FE_OFC33_FE_OFN1_nfifo_empty} {A} {v} {Y} {v} {} {BUFX2} {0.247} {0.000} {0.099} {} {1.857} {0.205} {} {1} {(1244.40, 907.50) (1249.20, 910.50)} 
    NET {} {} {} {} {} {FE_OFN27_FE_OFN1_nfifo_empty} {} {0.002} {0.000} {0.099} {0.047} {1.859} {0.206} {} {} {} 
    INST {FE_OCPC311_FE_OFN27_FE_OFN1_nfifo_empty} {A} {v} {Y} {v} {} {BUFX4} {0.308} {0.000} {0.222} {} {2.167} {0.515} {} {1} {(1251.60, 814.50) (1256.40, 811.50)} 
    NET {} {} {} {} {} {FE_OCPN311_FE_OFN27_FE_OFN1_nfifo_empty} {} {0.016} {0.000} {0.223} {0.302} {2.184} {0.531} {} {} {} 
    INST {U3} {DO} {v} {YPAD} {v} {} {PADOUT} {0.419} {0.000} {0.105} {} {2.602} {0.950} {} {1} {(1313.10, 497.85) (1573.20, 469.80)} 
    NET {} {} {} {} {} {fifo_empty} {} {0.000} {0.000} {0.105} {0.000} {2.602} {0.950} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.539}
    {-} {Setup} {0.562}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.927}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.354}
    {=} {Slack Time} {-1.428}
  END_SLK_CLC
  SLK -1.428
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.428} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.428} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-1.228} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.339} {0.000} {2.184} {6.041} {1.539} {0.111} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.838} {0.000} {0.308} {} {2.376} {0.949} {} {3} {(1191.60, 733.50) (1215.60, 721.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.308} {0.105} {2.380} {0.953} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16_dup} {B} {^} {Y} {v} {} {NOR2X1} {0.197} {0.000} {0.177} {} {2.577} {1.150} {} {1} {(1249.20, 607.50) (1251.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RN_1} {} {0.001} {0.000} {0.177} {0.037} {2.578} {1.150} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC103_wenable_fifo} {A} {v} {Y} {v} {} {BUFX4} {0.335} {0.000} {0.232} {} {2.912} {1.485} {} {6} {(1251.60, 574.50) (1256.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/FE_OCPN120_wenable_fifo} {} {0.006} {0.000} {0.232} {0.315} {2.918} {1.491} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_190_0} {B} {v} {Y} {^} {} {NAND2X1} {0.214} {0.000} {0.210} {} {3.132} {1.705} {} {1} {(1237.20, 577.50) (1234.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.001} {0.000} {0.210} {0.062} {3.133} {1.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_193_0} {A} {^} {Y} {v} {} {XOR2X1} {0.263} {0.000} {0.231} {} {3.396} {1.968} {} {1} {(1227.60, 610.50) (1234.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_100_0} {} {0.003} {0.000} {0.231} {0.078} {3.399} {1.971} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_194_0} {A} {v} {Y} {^} {} {INVX4} {0.148} {0.000} {0.145} {} {3.547} {2.119} {} {3} {(1215.60, 631.50) (1213.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_nxt[1]} {} {0.003} {0.000} {0.145} {0.153} {3.550} {2.122} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U15} {A} {^} {Y} {^} {} {XOR2X1} {0.361} {0.000} {0.442} {} {3.911} {2.483} {} {3} {(1184.40, 631.50) (1191.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[0]} {} {0.008} {0.000} {0.442} {0.152} {3.919} {2.491} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U26} {A} {^} {Y} {^} {} {XNOR2X1} {0.214} {0.000} {0.155} {} {4.133} {2.706} {} {1} {(1172.40, 811.50) (1162.80, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n20} {} {0.001} {0.000} {0.155} {0.034} {4.134} {2.707} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U24} {B} {^} {Y} {v} {} {NAND2X1} {0.088} {0.000} {0.108} {} {4.222} {2.794} {} {1} {(1194.00, 844.50) (1196.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n3} {} {0.000} {0.000} {0.108} {0.028} {4.222} {2.794} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U18} {B} {v} {Y} {^} {} {NOR2X1} {0.131} {0.000} {0.149} {} {4.353} {2.925} {} {1} {(1191.60, 847.50) (1189.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/N5} {} {0.001} {0.000} {0.149} {0.046} {4.354} {2.927} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.428} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.428} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {1.627} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.339} {0.000} {2.184} {6.041} {1.539} {2.966} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.760}
    {-} {Setup} {0.225}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.485}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.882}
    {=} {Slack Time} {-1.397}
  END_SLK_CLC
  SLK -1.397
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.397} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.397} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-1.198} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.339} {0.000} {2.184} {6.041} {1.539} {0.141} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.838} {0.000} {0.308} {} {2.376} {0.979} {} {3} {(1191.60, 733.50) (1215.60, 721.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.308} {0.105} {2.380} {0.983} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16_dup} {B} {^} {Y} {v} {} {NOR2X1} {0.197} {0.000} {0.177} {} {2.577} {1.180} {} {1} {(1249.20, 607.50) (1251.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RN_1} {} {0.001} {0.000} {0.177} {0.037} {2.578} {1.181} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC103_wenable_fifo} {A} {v} {Y} {v} {} {BUFX4} {0.335} {0.000} {0.232} {} {2.912} {1.515} {} {6} {(1251.60, 574.50) (1256.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/FE_OCPN120_wenable_fifo} {} {0.006} {0.000} {0.232} {0.315} {2.918} {1.521} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_190_0} {B} {v} {Y} {^} {} {NAND2X1} {0.214} {0.000} {0.210} {} {3.132} {1.735} {} {1} {(1237.20, 577.50) (1234.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.001} {0.000} {0.210} {0.062} {3.133} {1.736} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_193_0} {A} {^} {Y} {v} {} {XOR2X1} {0.263} {0.000} {0.231} {} {3.396} {1.999} {} {1} {(1227.60, 610.50) (1234.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_100_0} {} {0.003} {0.000} {0.231} {0.078} {3.399} {2.001} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_194_0} {A} {v} {Y} {^} {} {INVX4} {0.148} {0.000} {0.145} {} {3.547} {2.149} {} {3} {(1215.60, 631.50) (1213.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_nxt[1]} {} {0.002} {0.000} {0.145} {0.153} {3.549} {2.152} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_300_0} {A} {^} {Y} {^} {} {XOR2X1} {0.330} {0.000} {0.390} {} {3.879} {2.482} {} {3} {(1196.40, 691.50) (1203.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[1]} {} {0.003} {0.000} {0.390} {0.131} {3.882} {2.485} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.397} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.397} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {1.597} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.560} {0.000} {1.605} {6.041} {0.760} {2.157} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.760}
    {-} {Setup} {0.147}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.562}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.918}
    {=} {Slack Time} {-1.356}
  END_SLK_CLC
  SLK -1.356
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.356} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.356} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-1.157} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.339} {0.000} {2.184} {6.041} {1.539} {0.182} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.838} {0.000} {0.308} {} {2.376} {1.020} {} {3} {(1191.60, 733.50) (1215.60, 721.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.308} {0.105} {2.380} {1.024} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16_dup} {B} {^} {Y} {v} {} {NOR2X1} {0.197} {0.000} {0.177} {} {2.577} {1.221} {} {1} {(1249.20, 607.50) (1251.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RN_1} {} {0.001} {0.000} {0.177} {0.037} {2.578} {1.222} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC103_wenable_fifo} {A} {v} {Y} {v} {} {BUFX4} {0.335} {0.000} {0.232} {} {2.912} {1.556} {} {6} {(1251.60, 574.50) (1256.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/FE_OCPN120_wenable_fifo} {} {0.006} {0.000} {0.232} {0.315} {2.918} {1.562} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_190_0} {B} {v} {Y} {^} {} {NAND2X1} {0.214} {0.000} {0.210} {} {3.132} {1.776} {} {1} {(1237.20, 577.50) (1234.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.001} {0.000} {0.210} {0.062} {3.133} {1.777} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_193_0} {A} {^} {Y} {v} {} {XOR2X1} {0.263} {0.000} {0.231} {} {3.396} {2.040} {} {1} {(1227.60, 610.50) (1234.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_100_0} {} {0.003} {0.000} {0.231} {0.078} {3.399} {2.042} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_194_0} {A} {v} {Y} {^} {} {INVX4} {0.148} {0.000} {0.145} {} {3.547} {2.190} {} {3} {(1215.60, 631.50) (1213.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_nxt[1]} {} {0.003} {0.000} {0.145} {0.153} {3.550} {2.194} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U15} {A} {^} {Y} {^} {} {XOR2X1} {0.361} {0.000} {0.442} {} {3.911} {2.555} {} {3} {(1184.40, 631.50) (1191.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[0]} {} {0.007} {0.000} {0.442} {0.152} {3.918} {2.562} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.356} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.356} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {1.556} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.560} {0.000} {1.605} {6.041} {0.760} {2.116} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.604}
    {-} {Setup} {0.535}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.019}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.223}
    {=} {Slack Time} {-1.204}
  END_SLK_CLC
  SLK -1.204
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.204} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.204} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-1.004} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.437} {0.000} {2.188} {6.041} {1.637} {0.433} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.729} {0.000} {0.113} {} {2.366} {1.162} {} {1} {(939.60, 988.50) (963.60, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r[1]} {} {0.001} {0.000} {0.113} {0.033} {2.366} {1.162} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC278_binary_r_1} {A} {v} {Y} {v} {} {BUFX4} {0.276} {0.000} {0.164} {} {2.642} {1.438} {} {5} {(963.60, 1027.50) (968.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN278_binary_r_1} {} {0.005} {0.000} {0.164} {0.212} {2.647} {1.443} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_70_0} {B} {v} {Y} {^} {} {NAND3X1} {0.192} {0.000} {0.213} {} {2.839} {1.635} {} {1} {(1006.80, 1027.50) (1002.00, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_37_0} {} {0.001} {0.000} {0.213} {0.042} {2.840} {1.636} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_69_0} {A} {^} {Y} {v} {} {INVX2} {0.136} {0.000} {0.138} {} {2.977} {1.773} {} {2} {(994.80, 1051.50) (997.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_36_0} {} {0.001} {0.000} {0.138} {0.076} {2.978} {1.774} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_101_0} {A} {v} {Y} {^} {} {INVX2} {0.087} {0.000} {0.083} {} {3.065} {1.861} {} {1} {(1021.20, 1051.50) (1018.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_53_0} {} {0.001} {0.000} {0.083} {0.035} {3.065} {1.862} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_100_0} {A} {^} {Y} {v} {} {NOR2X1} {0.190} {0.000} {0.187} {} {3.255} {2.051} {} {1} {(1016.40, 1093.50) (1018.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_54_0} {} {0.001} {0.000} {0.187} {0.041} {3.256} {2.052} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_99_0} {B} {v} {Y} {^} {} {NAND2X1} {0.237} {0.000} {0.265} {} {3.493} {2.289} {} {2} {(1021.20, 1024.50) (1023.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_55_0} {} {0.002} {0.000} {0.265} {0.084} {3.495} {2.291} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_112_0} {B} {^} {Y} {v} {} {NAND3X1} {0.131} {0.000} {0.193} {} {3.626} {2.422} {} {1} {(1076.40, 1054.50) (1081.20, 1057.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN75_rptr_nxt_3} {} {0.001} {0.000} {0.193} {0.066} {3.628} {2.424} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_71_0} {A} {v} {Y} {^} {} {XOR2X1} {0.346} {0.000} {0.403} {} {3.974} {2.770} {} {5} {(1083.60, 991.50) (1090.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.002} {0.000} {0.403} {0.138} {3.976} {2.772} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC267_rptr_nxt_2} {A} {^} {Y} {^} {} {BUFX2} {0.245} {0.000} {0.095} {} {4.222} {3.018} {} {1} {(1177.20, 994.50) (1182.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN267_rptr_nxt_2} {} {0.001} {0.000} {0.095} {0.036} {4.223} {3.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.204} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.204} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {1.404} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.404} {0.000} {2.187} {6.041} {1.604} {2.808} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {d_minus} {} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/OCTRL/d_minus_reg_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {0.950}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.151}
    {=} {Slack Time} {-1.201}
  END_SLK_CLC
  SLK -1.201
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.201} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.201} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-1.002} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.435} {0.000} {1.710} {6.041} {0.634} {-0.567} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/OCTRL/d_minus_reg_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.664} {0.000} {0.109} {} {1.298} {0.097} {} {1} {(382.80, 868.50) (358.80, 880.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/FE_OFN0_nd_minus} {} {0.001} {0.000} {0.109} {0.031} {1.299} {0.098} {} {} {} 
    INST {I0/LD/OCTRL/FE_OFC63_FE_OFN0_nd_minus} {A} {^} {Y} {^} {} {BUFX4} {0.323} {0.000} {0.261} {} {1.622} {0.420} {} {2} {(358.80, 907.50) (363.60, 910.50)} 
    NET {} {} {} {} {} {nd_minus} {} {0.024} {0.000} {0.263} {0.359} {1.646} {0.445} {} {} {} 
    INST {U1} {DO} {^} {YPAD} {^} {} {PADOUT} {0.505} {0.000} {0.117} {} {2.151} {0.950} {} {1} {(299.70, 514.35) (39.60, 542.40)} 
    NET {} {} {} {} {} {d_minus} {} {0.000} {0.000} {0.117} {0.000} {2.151} {0.950} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.553}
    {-} {Setup} {0.558}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.946}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.068}
    {=} {Slack Time} {-1.122}
  END_SLK_CLC
  SLK -1.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.122} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.122} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.923} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.339} {0.000} {2.184} {6.041} {1.539} {0.416} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.838} {0.000} {0.308} {} {2.376} {1.254} {} {3} {(1191.60, 733.50) (1215.60, 721.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.308} {0.105} {2.380} {1.258} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.237} {0.000} {0.223} {} {2.617} {1.495} {} {2} {(1251.60, 634.50) (1254.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN4_wenable_fifo} {} {0.002} {0.000} {0.223} {0.054} {2.619} {1.497} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_161_0} {A} {v} {Y} {v} {} {AND2X2} {0.254} {0.000} {0.108} {} {2.873} {1.751} {} {1} {(1237.20, 670.50) (1230.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.108} {0.058} {2.874} {1.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_470_0} {A} {v} {Y} {v} {} {XNOR2X1} {0.240} {0.000} {0.233} {} {3.114} {1.992} {} {2} {(1225.20, 691.50) (1234.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_234_0} {} {0.002} {0.000} {0.233} {0.078} {3.116} {1.994} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_471_0} {A} {v} {Y} {^} {} {INVX2} {0.153} {0.000} {0.147} {} {3.269} {2.147} {} {1} {(1222.80, 730.50) (1220.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_nxt[2]} {} {0.003} {0.000} {0.147} {0.079} {3.272} {2.150} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11} {B} {^} {Y} {^} {} {XOR2X1} {0.366} {0.000} {0.401} {} {3.638} {2.515} {} {3} {(1210.80, 790.50) (1218.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.401} {0.135} {3.640} {2.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OCPC264_wptr_nxt_2} {A} {^} {Y} {^} {} {BUFX2} {0.261} {0.000} {0.112} {} {3.902} {2.779} {} {1} {(1179.60, 787.50) (1184.40, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OCPN264_wptr_nxt_2} {} {0.000} {0.000} {0.112} {0.054} {3.902} {2.779} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U21} {A} {^} {Y} {^} {} {XOR2X1} {0.166} {0.000} {0.134} {} {4.068} {2.945} {} {1} {(1186.80, 790.50) (1194.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.001} {0.000} {0.134} {0.027} {4.068} {2.946} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.122} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.122} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {1.322} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.354} {0.000} {2.184} {6.041} {1.553} {2.676} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.620}
    {-} {Setup} {0.543}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.026}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.950}
    {=} {Slack Time} {-0.924}
  END_SLK_CLC
  SLK -0.924
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.924} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.924} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.725} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.437} {0.000} {2.188} {6.041} {1.637} {0.712} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.729} {0.000} {0.113} {} {2.366} {1.442} {} {1} {(939.60, 988.50) (963.60, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r[1]} {} {0.001} {0.000} {0.113} {0.033} {2.366} {1.442} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC278_binary_r_1} {A} {v} {Y} {v} {} {BUFX4} {0.276} {0.000} {0.164} {} {2.642} {1.718} {} {5} {(963.60, 1027.50) (968.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN278_binary_r_1} {} {0.005} {0.000} {0.164} {0.212} {2.647} {1.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_70_0} {B} {v} {Y} {^} {} {NAND3X1} {0.192} {0.000} {0.213} {} {2.839} {1.915} {} {1} {(1006.80, 1027.50) (1002.00, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_37_0} {} {0.001} {0.000} {0.213} {0.042} {2.840} {1.916} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_69_0} {A} {^} {Y} {v} {} {INVX2} {0.136} {0.000} {0.138} {} {2.977} {2.052} {} {2} {(994.80, 1051.50) (997.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_36_0} {} {0.002} {0.000} {0.138} {0.076} {2.978} {2.054} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_102_0} {B} {v} {Y} {v} {} {OR2X1} {0.286} {0.000} {0.213} {} {3.264} {2.340} {} {2} {(1062.00, 1051.50) (1066.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_52_0} {} {0.001} {0.000} {0.213} {0.068} {3.265} {2.341} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_127_0} {B} {v} {Y} {^} {} {NAND3X1} {0.189} {0.000} {0.192} {} {3.454} {2.530} {} {1} {(1090.80, 1087.50) (1095.60, 1084.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_6} {} {0.001} {0.000} {0.192} {0.031} {3.455} {2.531} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC149_rptr_nxt_3} {A} {^} {Y} {^} {} {BUFX4} {0.273} {0.000} {0.151} {} {3.728} {2.804} {} {5} {(1102.80, 1054.50) (1107.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.004} {0.000} {0.151} {0.184} {3.732} {2.807} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC276_rptr_nxt_3} {A} {^} {Y} {^} {} {BUFX2} {0.217} {0.000} {0.106} {} {3.949} {3.025} {} {2} {(1138.80, 994.50) (1143.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN276_rptr_nxt_3} {} {0.001} {0.000} {0.106} {0.058} {3.950} {3.026} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.924} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.924} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {1.124} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.420} {0.000} {2.188} {6.041} {1.620} {2.544} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100
PATH 101
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.620}
    {-} {Setup} {0.543}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.027}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.950}
    {=} {Slack Time} {-0.923}
  END_SLK_CLC
  SLK -0.923
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.923} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.923} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.723} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.437} {0.000} {2.188} {6.041} {1.637} {0.714} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.729} {0.000} {0.113} {} {2.366} {1.443} {} {1} {(939.60, 988.50) (963.60, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r[1]} {} {0.001} {0.000} {0.113} {0.033} {2.366} {1.443} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC278_binary_r_1} {A} {v} {Y} {v} {} {BUFX4} {0.276} {0.000} {0.164} {} {2.642} {1.719} {} {5} {(963.60, 1027.50) (968.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN278_binary_r_1} {} {0.005} {0.000} {0.164} {0.212} {2.647} {1.724} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_70_0} {B} {v} {Y} {^} {} {NAND3X1} {0.192} {0.000} {0.213} {} {2.839} {1.916} {} {1} {(1006.80, 1027.50) (1002.00, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_37_0} {} {0.001} {0.000} {0.213} {0.042} {2.840} {1.917} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_69_0} {A} {^} {Y} {v} {} {INVX2} {0.136} {0.000} {0.138} {} {2.977} {2.054} {} {2} {(994.80, 1051.50) (997.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_36_0} {} {0.002} {0.000} {0.138} {0.076} {2.978} {2.055} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_102_0} {B} {v} {Y} {v} {} {OR2X1} {0.286} {0.000} {0.213} {} {3.264} {2.341} {} {2} {(1062.00, 1051.50) (1066.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_52_0} {} {0.001} {0.000} {0.213} {0.068} {3.265} {2.342} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_127_0} {B} {v} {Y} {^} {} {NAND3X1} {0.189} {0.000} {0.192} {} {3.454} {2.531} {} {1} {(1090.80, 1087.50) (1095.60, 1084.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_6} {} {0.001} {0.000} {0.192} {0.031} {3.455} {2.532} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC149_rptr_nxt_3} {A} {^} {Y} {^} {} {BUFX4} {0.273} {0.000} {0.151} {} {3.728} {2.805} {} {5} {(1102.80, 1054.50) (1107.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.004} {0.000} {0.151} {0.184} {3.732} {2.809} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC276_rptr_nxt_3} {A} {^} {Y} {^} {} {BUFX2} {0.217} {0.000} {0.106} {} {3.949} {3.026} {} {2} {(1138.80, 994.50) (1143.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN276_rptr_nxt_3} {} {0.001} {0.000} {0.106} {0.058} {3.950} {3.027} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.923} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.923} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {1.123} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.421} {0.000} {2.188} {6.041} {1.620} {2.543} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 101
PATH 102
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/TIM/curr_state_reg[0]} {CLK}
  ENDPT {I0/LD/TIM/curr_state_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.629}
    {-} {Setup} {0.562}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.017}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.918}
    {=} {Slack Time} {-0.901}
  END_SLK_CLC
  SLK -0.901
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.901} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.901} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.701} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.406} {0.000} {2.187} {6.041} {1.606} {0.705} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.765} {0.000} {0.159} {} {2.371} {1.470} {} {2} {(1230.00, 1153.50) (1206.00, 1141.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.159} {0.049} {2.372} {1.471} {} {} {} 
    INST {I0/LD/TIM/FE_OCPC205_clk_cnt_0} {A} {v} {Y} {v} {} {BUFX2} {0.289} {0.000} {0.187} {} {2.660} {1.759} {} {3} {(1165.20, 1147.50) (1170.00, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/FE_OCPN112_clk_cnt_0} {} {0.005} {0.000} {0.187} {0.128} {2.665} {1.764} {} {} {} 
    INST {I0/LD/TIM/U26} {B} {v} {Y} {v} {} {XOR2X1} {0.214} {0.000} {0.140} {} {2.879} {1.978} {} {1} {(1155.60, 1210.50) (1162.80, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n24} {} {0.000} {0.000} {0.140} {0.033} {2.879} {1.978} {} {} {} 
    INST {I0/LD/TIM/U25} {A} {v} {Y} {^} {} {NOR2X1} {0.251} {0.000} {0.358} {} {3.130} {2.229} {} {3} {(1136.40, 1213.50) (1134.00, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n3} {} {0.000} {0.000} {0.358} {0.116} {3.131} {2.230} {} {} {} 
    INST {I0/LD/TIM/U24} {A} {^} {Y} {v} {} {INVX2} {0.085} {0.000} {0.120} {} {3.216} {2.315} {} {1} {(1110.00, 1210.50) (1107.60, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n18} {} {0.000} {0.000} {0.120} {0.023} {3.216} {2.315} {} {} {} 
    INST {I0/LD/TIM/U23_dup} {B} {v} {Y} {^} {} {NAND2X1} {0.133} {0.000} {0.155} {} {3.349} {2.448} {} {1} {(1105.20, 1204.50) (1102.80, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/FE_RN_2} {} {0.000} {0.000} {0.155} {0.037} {3.349} {2.448} {} {} {} 
    INST {I0/LD/TIM/FE_OFC138_n21} {A} {^} {Y} {v} {} {INVX2} {0.088} {0.000} {0.088} {} {3.437} {2.536} {} {1} {(1086.00, 1210.50) (1083.60, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n19} {} {0.001} {0.000} {0.088} {0.040} {3.438} {2.537} {} {} {} 
    INST {I0/LD/TIM/U16} {C} {v} {Y} {^} {} {OAI22X1} {0.156} {0.000} {0.223} {} {3.594} {2.693} {} {1} {(1057.20, 1210.50) (1062.00, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n15} {} {0.001} {0.000} {0.223} {0.048} {3.596} {2.695} {} {} {} 
    INST {I0/LD/TIM/U15} {B} {^} {Y} {v} {} {AOI22X1} {0.171} {0.000} {0.227} {} {3.767} {2.866} {} {1} {(992.40, 1210.50) (990.00, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n14} {} {0.001} {0.000} {0.227} {0.029} {3.768} {2.867} {} {} {} 
    INST {I0/LD/TIM/U14} {C} {v} {Y} {^} {} {OAI21X1} {0.149} {0.000} {0.146} {} {3.917} {3.016} {} {1} {(966.00, 1204.50) (966.00, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n33} {} {0.000} {0.000} {0.146} {0.024} {3.918} {3.017} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.901} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.901} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {1.101} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.429} {0.000} {2.188} {6.041} {1.629} {2.530} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 102
PATH 103
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {d_plus} {} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/OCTRL/d_plus_reg_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {0.950}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.816}
    {=} {Slack Time} {-0.866}
  END_SLK_CLC
  SLK -0.866
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.866} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.866} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.667} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.195} {0.000} {1.381} {6.041} {0.395} {-0.471} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/OCTRL/d_plus_reg_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.627} {0.000} {0.096} {} {1.022} {0.156} {} {1} {(394.80, 1048.50) (370.80, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/FE_RN_3} {} {0.000} {0.000} {0.096} {0.027} {1.022} {0.156} {} {} {} 
    INST {I0/LD/OCTRL/FE_OCPC310_nd_plus} {A} {^} {Y} {^} {} {BUFX4} {0.290} {0.000} {0.205} {} {1.312} {0.446} {} {2} {(366.00, 1054.50) (361.20, 1051.50)} 
    NET {} {} {} {} {} {nd_plus} {} {0.009} {0.000} {0.205} {0.275} {1.322} {0.455} {} {} {} 
    INST {U2} {DO} {^} {YPAD} {^} {} {PADOUT} {0.495} {0.000} {0.117} {} {1.816} {0.950} {} {1} {(299.70, 996.75) (39.60, 1024.80)} 
    NET {} {} {} {} {} {d_plus} {} {0.000} {0.000} {0.117} {0.000} {1.816} {0.950} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 103
PATH 104
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_plus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_plus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.395}
    {-} {Setup} {0.369}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.976}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.831}
    {=} {Slack Time} {-0.855}
  END_SLK_CLC
  SLK -0.855
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.855} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.855} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.000} {0.000} {0.939} {} {0.000} {-0.855} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.000} {0.000} {0.000} {6.041} {-0.296} {-1.151} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.652} {0.000} {0.308} {} {0.356} {-0.499} {} {2} {(903.60, 1168.50) (879.60, 1180.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.308} {0.101} {0.358} {-0.497} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC240_curr_state_1} {A} {v} {Y} {v} {} {BUFX4} {0.319} {0.000} {0.153} {} {0.678} {-0.177} {} {6} {(742.80, 1174.50) (738.00, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN76_curr_state_1} {} {0.004} {0.000} {0.153} {0.187} {0.681} {-0.173} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC232_FE_OCPN76_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.327} {0.000} {0.233} {} {1.008} {0.153} {} {5} {(550.80, 1174.50) (546.00, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN123_FE_OCPN76_curr_state_1} {} {0.000} {0.000} {0.233} {0.167} {1.008} {0.154} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC240_FE_OCPN76_curr_state_1} {A} {v} {Y} {v} {} {BUFX4} {0.311} {0.000} {0.171} {} {1.319} {0.464} {} {6} {(546.00, 1147.50) (550.80, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN240_FE_OCPN76_curr_state_1} {} {0.009} {0.000} {0.171} {0.217} {1.328} {0.473} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_125_0} {C} {v} {Y} {^} {} {NAND3X1} {0.350} {0.000} {0.483} {} {1.678} {0.824} {} {3} {(618.00, 1120.50) (620.40, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n1} {} {0.005} {0.000} {0.483} {0.143} {1.683} {0.828} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_274_0} {A} {^} {Y} {^} {} {BUFX4} {0.314} {0.000} {0.143} {} {1.997} {1.142} {} {4} {(747.60, 1027.50) (752.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n23} {} {0.001} {0.000} {0.143} {0.156} {1.998} {1.143} {} {} {} 
    INST {I0/LD/CTRL/U76} {C} {^} {Y} {v} {} {NAND3X1} {0.154} {0.000} {0.198} {} {2.152} {1.297} {} {1} {(738.00, 1000.50) (740.40, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n68} {} {0.003} {0.000} {0.198} {0.082} {2.155} {1.300} {} {} {} 
    INST {I0/LD/CTRL/U69} {A} {v} {Y} {v} {} {OR2X2} {0.297} {0.000} {0.184} {} {2.451} {1.596} {} {3} {(514.80, 1033.50) (507.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/bus_mode_int[0]} {} {0.003} {0.000} {0.184} {0.124} {2.455} {1.600} {} {} {} 
    INST {I0/LD/OCTRL/U11_dup} {A} {v} {Y} {^} {} {INVX2} {0.092} {0.000} {0.088} {} {2.546} {1.692} {} {1} {(397.20, 991.50) (394.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/FE_RN_1} {} {0.000} {0.000} {0.088} {0.028} {2.546} {1.692} {} {} {} 
    INST {I0/LD/OCTRL/U10} {B} {^} {Y} {v} {} {NOR2X1} {0.163} {0.000} {0.201} {} {2.710} {1.855} {} {1} {(392.40, 994.50) (390.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n6} {} {0.001} {0.000} {0.201} {0.043} {2.711} {1.856} {} {} {} 
    INST {I0/LD/OCTRL/FE_RC_17_0} {B} {v} {Y} {^} {} {AOI21X1} {0.119} {0.000} {0.129} {} {2.830} {1.975} {} {1} {(378.00, 1030.50) (382.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n10} {} {0.000} {0.000} {0.129} {0.024} {2.831} {1.976} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.855} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.855} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {1.054} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.195} {0.000} {1.381} {6.041} {0.395} {1.250} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 104
PATH 105
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/bit_cnt_reg[2]} {CLK}
  ENDPT {I0/LD/CTRL/bit_cnt_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.635}
    {-} {Setup} {0.564}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.021}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.875}
    {=} {Slack Time} {-0.854}
  END_SLK_CLC
  SLK -0.854
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.854} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.854} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.654} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.411} {0.000} {2.187} {6.041} {1.611} {0.757} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.965} {0.000} {0.420} {} {2.576} {1.722} {} {4} {(1119.60, 1153.50) (1095.60, 1141.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[2]} {} {0.001} {0.000} {0.420} {0.140} {2.577} {1.723} {} {} {} 
    INST {I0/LD/TIM/U30_dup} {A} {v} {Y} {^} {} {NAND2X1} {0.274} {0.000} {0.229} {} {2.852} {1.997} {} {1} {(1078.80, 1150.50) (1076.40, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.001} {0.000} {0.229} {0.050} {2.853} {1.999} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC266_FE_RN_1} {A} {^} {Y} {^} {} {BUFX4} {0.280} {0.000} {0.151} {} {3.133} {2.279} {} {4} {(970.80, 1114.50) (966.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n58} {} {0.002} {0.000} {0.151} {0.183} {3.135} {2.281} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC144_n58} {A} {^} {Y} {v} {} {INVX1} {0.112} {0.000} {0.103} {} {3.247} {2.393} {} {1} {(946.80, 1108.50) (949.20, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN39_bit_done_int} {} {0.000} {0.000} {0.103} {0.026} {3.247} {2.393} {} {} {} 
    INST {I0/LD/CTRL/U64} {A} {v} {Y} {^} {} {NAND2X1} {0.219} {0.000} {0.270} {} {3.466} {2.612} {} {3} {(949.20, 1090.50) (946.80, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n65} {} {0.001} {0.000} {0.270} {0.081} {3.467} {2.613} {} {} {} 
    INST {I0/LD/CTRL/U63} {B} {^} {Y} {v} {} {NOR2X1} {0.263} {0.000} {0.266} {} {3.730} {2.876} {} {2} {(946.80, 1027.50) (944.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.002} {0.000} {0.266} {0.069} {3.732} {2.878} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_54_0} {A} {v} {Y} {^} {} {OAI21X1} {0.142} {0.000} {0.158} {} {3.874} {3.020} {} {1} {(906.00, 1030.50) (898.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n86} {} {0.000} {0.000} {0.158} {0.021} {3.875} {3.021} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.854} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.854} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {1.054} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.435} {0.000} {2.188} {6.041} {1.635} {2.489} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 105
PATH 106
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.460}
    {-} {Setup} {0.504}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.905}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.734}
    {=} {Slack Time} {-0.829}
  END_SLK_CLC
  SLK -0.829
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.829} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.829} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.629} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.339} {0.000} {2.184} {6.041} {1.539} {0.710} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.838} {0.000} {0.308} {} {2.376} {1.548} {} {3} {(1191.60, 733.50) (1215.60, 721.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.308} {0.105} {2.380} {1.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16_dup} {B} {^} {Y} {v} {} {NOR2X1} {0.197} {0.000} {0.177} {} {2.577} {1.748} {} {1} {(1249.20, 607.50) (1251.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RN_1} {} {0.001} {0.000} {0.177} {0.037} {2.578} {1.749} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC103_wenable_fifo} {A} {v} {Y} {v} {} {BUFX4} {0.335} {0.000} {0.232} {} {2.912} {2.084} {} {6} {(1251.60, 574.50) (1256.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/FE_OCPN120_wenable_fifo} {} {0.006} {0.000} {0.232} {0.315} {2.918} {2.090} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_190_0} {B} {v} {Y} {^} {} {NAND2X1} {0.214} {0.000} {0.210} {} {3.132} {2.303} {} {1} {(1237.20, 577.50) (1234.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.001} {0.000} {0.210} {0.062} {3.133} {2.304} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_193_0} {A} {^} {Y} {v} {} {XOR2X1} {0.263} {0.000} {0.231} {} {3.396} {2.567} {} {1} {(1227.60, 610.50) (1234.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_100_0} {} {0.003} {0.000} {0.231} {0.078} {3.399} {2.570} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_194_0} {A} {v} {Y} {^} {} {INVX4} {0.148} {0.000} {0.145} {} {3.547} {2.718} {} {3} {(1215.60, 631.50) (1213.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_nxt[1]} {} {0.003} {0.000} {0.145} {0.153} {3.549} {2.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHC347_binary_nxt_1} {A} {^} {Y} {^} {} {BUFX2} {0.184} {0.000} {0.066} {} {3.734} {2.905} {} {1} {(1165.20, 607.50) (1170.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN347_binary_nxt_1} {} {0.001} {0.000} {0.066} {0.022} {3.734} {2.905} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.829} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.829} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {1.028} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.260} {0.000} {2.178} {6.041} {1.460} {2.289} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 106
PATH 107
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.458}
    {-} {Setup} {0.520}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.888}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.678}
    {=} {Slack Time} {-0.791}
  END_SLK_CLC
  SLK -0.791
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.791} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.791} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.591} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.339} {0.000} {2.184} {6.041} {1.539} {0.748} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.838} {0.000} {0.308} {} {2.376} {1.586} {} {3} {(1191.60, 733.50) (1215.60, 721.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.308} {0.105} {2.380} {1.589} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16_dup} {B} {^} {Y} {v} {} {NOR2X1} {0.197} {0.000} {0.177} {} {2.577} {1.786} {} {1} {(1249.20, 607.50) (1251.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RN_1} {} {0.001} {0.000} {0.177} {0.037} {2.578} {1.787} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC103_wenable_fifo} {A} {v} {Y} {v} {} {BUFX4} {0.335} {0.000} {0.232} {} {2.912} {2.122} {} {6} {(1251.60, 574.50) (1256.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/FE_OCPN120_wenable_fifo} {} {0.009} {0.000} {0.233} {0.315} {2.921} {2.130} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OCPC301_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.234} {0.000} {0.102} {} {3.156} {2.365} {} {1} {(1206.00, 574.50) (1210.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OCPN301_wenable_fifo} {} {0.000} {0.000} {0.102} {0.054} {3.156} {2.365} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_63_0} {A} {v} {Y} {^} {} {XOR2X1} {0.295} {0.000} {0.339} {} {3.451} {2.660} {} {2} {(1213.20, 571.50) (1220.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_nxt[0]} {} {0.002} {0.000} {0.339} {0.111} {3.453} {2.662} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHC348_binary_nxt_0} {A} {^} {Y} {^} {} {BUFX2} {0.225} {0.000} {0.081} {} {3.678} {2.887} {} {1} {(1222.80, 514.50) (1227.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN348_binary_nxt_0} {} {0.000} {0.000} {0.081} {0.027} {3.678} {2.888} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.791} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.791} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.990} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.258} {0.000} {2.178} {6.041} {1.458} {2.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 107
PATH 108
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.637}
    {-} {Setup} {0.548}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.039}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.782}
    {=} {Slack Time} {-0.744}
  END_SLK_CLC
  SLK -0.744
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.744} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.744} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.544} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.437} {0.000} {2.188} {6.041} {1.636} {0.893} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.890} {0.000} {0.322} {} {2.526} {1.782} {} {3} {(910.80, 973.50) (934.80, 961.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r[0]} {} {0.002} {0.000} {0.322} {0.106} {2.528} {1.784} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC247_binary_r_0} {A} {v} {Y} {v} {} {BUFX2} {0.325} {0.000} {0.183} {} {2.853} {2.109} {} {3} {(987.60, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN129_binary_r_0} {} {0.002} {0.000} {0.184} {0.125} {2.855} {2.111} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.203} {0.000} {0.202} {} {3.058} {2.314} {} {1} {(997.20, 991.50) (999.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.202} {0.057} {3.058} {2.314} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U19_dup} {A} {^} {Y} {^} {} {XNOR2X1} {0.421} {0.000} {0.522} {} {3.479} {2.735} {} {2} {(985.20, 991.50) (975.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_1} {} {0.006} {0.000} {0.522} {0.185} {3.485} {2.742} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_PHC353_FE_RN_1} {A} {^} {Y} {^} {} {BUFX4} {0.294} {0.000} {0.113} {} {3.780} {3.036} {} {1} {(836.40, 1174.50) (841.20, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_PHN353_FE_RN_1} {} {0.003} {0.000} {0.113} {0.076} {3.782} {3.039} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.744} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.744} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.943} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.437} {0.000} {2.188} {6.041} {1.637} {2.380} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 108
PATH 109
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/bit_cnt_reg[1]} {CLK}
  ENDPT {I0/LD/CTRL/bit_cnt_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.625}
    {-} {Setup} {0.553}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.022}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.757}
    {=} {Slack Time} {-0.735}
  END_SLK_CLC
  SLK -0.735
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.735} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.735} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.535} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.406} {0.000} {2.187} {6.041} {1.606} {0.871} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.745} {0.000} {0.169} {} {2.351} {1.616} {} {2} {(1230.00, 1168.50) (1206.00, 1180.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[1]} {} {0.001} {0.000} {0.169} {0.054} {2.352} {1.617} {} {} {} 
    INST {I0/LD/TIM/U31} {A} {^} {Y} {^} {} {AND2X2} {0.219} {0.000} {0.144} {} {2.571} {1.837} {} {3} {(1162.80, 1150.50) (1155.60, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n4} {} {0.002} {0.000} {0.144} {0.092} {2.574} {1.839} {} {} {} 
    INST {I0/LD/TIM/U30_dup} {B} {^} {Y} {v} {} {NAND2X1} {0.124} {0.000} {0.191} {} {2.698} {1.963} {} {1} {(1074.00, 1144.50) (1076.40, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.001} {0.000} {0.191} {0.050} {2.699} {1.965} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC266_FE_RN_1} {A} {v} {Y} {v} {} {BUFX4} {0.285} {0.000} {0.147} {} {2.985} {2.250} {} {4} {(970.80, 1114.50) (966.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n58} {} {0.002} {0.000} {0.147} {0.183} {2.987} {2.252} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC144_n58} {A} {v} {Y} {^} {} {INVX1} {0.105} {0.000} {0.104} {} {3.092} {2.357} {} {1} {(946.80, 1108.50) (949.20, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN39_bit_done_int} {} {0.000} {0.000} {0.104} {0.026} {3.093} {2.358} {} {} {} 
    INST {I0/LD/CTRL/U64} {A} {^} {Y} {v} {} {NAND2X1} {0.156} {0.000} {0.250} {} {3.249} {2.514} {} {3} {(949.20, 1090.50) (946.80, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n65} {} {0.001} {0.000} {0.250} {0.081} {3.250} {2.515} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC308_n65} {A} {v} {Y} {v} {} {BUFX2} {0.216} {0.000} {0.079} {} {3.466} {2.732} {} {1} {(956.40, 1027.50) (961.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN308_n65} {} {0.001} {0.000} {0.079} {0.032} {3.467} {2.732} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_67_0} {A} {v} {Y} {v} {} {OR2X1} {0.164} {0.000} {0.102} {} {3.631} {2.896} {} {1} {(956.40, 1048.50) (963.60, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_35_0} {} {0.000} {0.000} {0.102} {0.022} {3.631} {2.896} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_66_0} {A} {v} {Y} {^} {} {NAND2X1} {0.125} {0.000} {0.123} {} {3.756} {3.022} {} {1} {(966.00, 1051.50) (968.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n88} {} {0.001} {0.000} {0.123} {0.028} {3.757} {3.022} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.735} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.735} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.934} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.426} {0.000} {2.188} {6.041} {1.625} {2.360} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 109
PATH 110
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_minus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_minus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.634}
    {-} {Setup} {0.442}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.142}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.818}
    {=} {Slack Time} {-0.676}
  END_SLK_CLC
  SLK -0.676
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.676} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.676} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.000} {0.000} {0.939} {} {0.000} {-0.676} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.000} {0.000} {0.000} {6.041} {-0.296} {-0.972} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {0.573} {0.000} {0.293} {} {0.277} {-0.399} {} {2} {(903.60, 1168.50) (879.60, 1180.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.293} {0.101} {0.279} {-0.396} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC240_curr_state_1} {A} {^} {Y} {^} {} {BUFX4} {0.295} {0.000} {0.154} {} {0.574} {-0.102} {} {6} {(742.80, 1174.50) (738.00, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN76_curr_state_1} {} {0.004} {0.000} {0.154} {0.186} {0.578} {-0.098} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC232_FE_OCPN76_curr_state_1} {A} {^} {Y} {^} {} {BUFX2} {0.312} {0.000} {0.235} {} {0.889} {0.214} {} {5} {(550.80, 1174.50) (546.00, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN123_FE_OCPN76_curr_state_1} {} {0.001} {0.000} {0.235} {0.166} {0.890} {0.214} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC240_FE_OCPN76_curr_state_1} {A} {^} {Y} {^} {} {BUFX4} {0.294} {0.000} {0.172} {} {1.184} {0.509} {} {6} {(546.00, 1147.50) (550.80, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN240_FE_OCPN76_curr_state_1} {} {0.009} {0.000} {0.173} {0.217} {1.193} {0.518} {} {} {} 
    INST {I0/LD/CTRL/FE_RC_125_0} {C} {^} {Y} {v} {} {NAND3X1} {0.233} {0.000} {0.315} {} {1.426} {0.751} {} {3} {(618.00, 1120.50) (620.40, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n1} {} {0.003} {0.000} {0.315} {0.143} {1.430} {0.754} {} {} {} 
    INST {I0/LD/CTRL/U3} {A} {v} {Y} {^} {} {NAND3X1} {0.379} {0.000} {0.392} {} {1.809} {1.133} {} {2} {(594.00, 1024.50) (586.80, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.003} {0.000} {0.392} {0.106} {1.812} {1.136} {} {} {} 
    INST {I0/LD/U13} {S} {^} {Y} {v} {} {MUX2X1} {0.365} {0.000} {0.281} {} {2.177} {1.501} {} {3} {(469.20, 967.50) (459.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/n2} {} {0.002} {0.000} {0.281} {0.086} {2.179} {1.503} {} {} {} 
    INST {I0/LD/ENC/FE_RC_147_0} {A} {v} {Y} {^} {} {NAND2X1} {0.190} {0.000} {0.159} {} {2.369} {1.693} {} {1} {(421.20, 970.50) (423.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/ENC/FE_RN_74_0} {} {0.001} {0.000} {0.159} {0.031} {2.370} {1.694} {} {} {} 
    INST {I0/LD/ENC/FE_RC_269_0} {C} {^} {Y} {v} {} {OAI21X1} {0.139} {0.000} {0.178} {} {2.509} {1.833} {} {2} {(416.40, 997.50) (416.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/tx_value_int} {} {0.001} {0.000} {0.178} {0.053} {2.510} {1.834} {} {} {} 
    INST {I0/LD/OCTRL/U7} {A} {v} {Y} {^} {} {INVX1} {0.110} {0.000} {0.108} {} {2.620} {1.944} {} {1} {(402.00, 973.50) (399.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n5} {} {0.000} {0.000} {0.108} {0.024} {2.620} {1.944} {} {} {} 
    INST {I0/LD/OCTRL/FE_RC_282_0} {A} {^} {Y} {v} {} {NAND2X1} {0.088} {0.000} {0.122} {} {2.708} {2.032} {} {1} {(382.80, 970.50) (380.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/FE_RN_147_0} {} {0.001} {0.000} {0.122} {0.036} {2.708} {2.033} {} {} {} 
    INST {I0/LD/OCTRL/FE_RC_281_0} {B} {v} {Y} {^} {} {NAND2X1} {0.109} {0.000} {0.121} {} {2.818} {2.142} {} {1} {(382.80, 904.50) (380.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n11} {} {0.000} {0.000} {0.121} {0.024} {2.818} {2.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.676} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.676} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.875} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.435} {0.000} {1.710} {6.041} {0.635} {1.310} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 110
PATH 111
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/TIM/curr_state_reg[1]} {CLK}
  ENDPT {I0/LD/TIM/curr_state_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.623}
    {-} {Setup} {0.559}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.014}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.666}
    {=} {Slack Time} {-0.652}
  END_SLK_CLC
  SLK -0.652
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.652} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.652} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.452} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.406} {0.000} {2.187} {6.041} {1.606} {0.954} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.765} {0.000} {0.159} {} {2.371} {1.719} {} {2} {(1230.00, 1153.50) (1206.00, 1141.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.159} {0.049} {2.372} {1.720} {} {} {} 
    INST {I0/LD/TIM/FE_OCPC205_clk_cnt_0} {A} {v} {Y} {v} {} {BUFX2} {0.289} {0.000} {0.187} {} {2.660} {2.009} {} {3} {(1165.20, 1147.50) (1170.00, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/FE_OCPN112_clk_cnt_0} {} {0.005} {0.000} {0.187} {0.128} {2.665} {2.013} {} {} {} 
    INST {I0/LD/TIM/U26} {B} {v} {Y} {v} {} {XOR2X1} {0.214} {0.000} {0.140} {} {2.879} {2.227} {} {1} {(1155.60, 1210.50) (1162.80, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n24} {} {0.000} {0.000} {0.140} {0.033} {2.879} {2.228} {} {} {} 
    INST {I0/LD/TIM/U25} {A} {v} {Y} {^} {} {NOR2X1} {0.251} {0.000} {0.358} {} {3.130} {2.479} {} {3} {(1136.40, 1213.50) (1134.00, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n3} {} {0.002} {0.000} {0.358} {0.116} {3.133} {2.481} {} {} {} 
    INST {I0/LD/TIM/U24_dup} {A} {^} {Y} {v} {} {INVX2} {0.148} {0.000} {0.168} {} {3.280} {2.629} {} {2} {(1098.00, 1171.50) (1095.60, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/FE_RN_4} {} {0.002} {0.000} {0.168} {0.070} {3.282} {2.631} {} {} {} 
    INST {I0/LD/TIM/U23} {B} {v} {Y} {^} {} {NAND2X1} {0.150} {0.000} {0.159} {} {3.432} {2.781} {} {1} {(1062.00, 1177.50) (1064.40, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n21} {} {0.000} {0.000} {0.159} {0.038} {3.432} {2.781} {} {} {} 
    INST {I0/LD/TIM/U22} {B} {^} {Y} {v} {} {OAI21X1} {0.098} {0.000} {0.178} {} {3.530} {2.879} {} {1} {(1038.00, 1174.50) (1033.20, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.001} {0.000} {0.178} {0.029} {3.531} {2.879} {} {} {} 
    INST {I0/LD/TIM/U21} {C} {v} {Y} {^} {} {OAI21X1} {0.134} {0.000} {0.135} {} {3.665} {3.014} {} {1} {(1023.60, 1144.50) (1023.60, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n32} {} {0.000} {0.000} {0.135} {0.024} {3.666} {3.014} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.652} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.652} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.851} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.423} {0.000} {2.188} {6.041} {1.623} {2.274} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 111
PATH 112
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.530}
    {-} {Setup} {0.238}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.242}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.882}
    {=} {Slack Time} {-0.641}
  END_SLK_CLC
  SLK -0.641
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.641} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.641} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.441} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.339} {0.000} {2.184} {6.041} {1.539} {0.898} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.838} {0.000} {0.308} {} {2.376} {1.736} {} {3} {(1191.60, 733.50) (1215.60, 721.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.308} {0.105} {2.380} {1.739} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16_dup} {B} {^} {Y} {v} {} {NOR2X1} {0.197} {0.000} {0.177} {} {2.577} {1.936} {} {1} {(1249.20, 607.50) (1251.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RN_1} {} {0.001} {0.000} {0.177} {0.037} {2.578} {1.937} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC103_wenable_fifo} {A} {v} {Y} {v} {} {BUFX4} {0.335} {0.000} {0.232} {} {2.912} {2.272} {} {6} {(1251.60, 574.50) (1256.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/FE_OCPN120_wenable_fifo} {} {0.006} {0.000} {0.232} {0.315} {2.918} {2.278} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_190_0} {B} {v} {Y} {^} {} {NAND2X1} {0.214} {0.000} {0.210} {} {3.132} {2.491} {} {1} {(1237.20, 577.50) (1234.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.001} {0.000} {0.210} {0.062} {3.133} {2.493} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_193_0} {A} {^} {Y} {v} {} {XOR2X1} {0.263} {0.000} {0.231} {} {3.396} {2.755} {} {1} {(1227.60, 610.50) (1234.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_100_0} {} {0.003} {0.000} {0.231} {0.078} {3.399} {2.758} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_194_0} {A} {v} {Y} {^} {} {INVX4} {0.148} {0.000} {0.145} {} {3.547} {2.906} {} {3} {(1215.60, 631.50) (1213.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_nxt[1]} {} {0.002} {0.000} {0.145} {0.153} {3.549} {2.908} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_300_0} {A} {^} {Y} {^} {} {XOR2X1} {0.330} {0.000} {0.390} {} {3.879} {3.238} {} {3} {(1196.40, 691.50) (1203.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[1]} {} {0.003} {0.000} {0.390} {0.131} {3.882} {3.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.641} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.641} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.840} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.330} {0.000} {2.184} {6.041} {1.530} {2.170} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 112
PATH 113
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.589}
    {-} {Setup} {0.556}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.983}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.611}
    {=} {Slack Time} {-0.628}
  END_SLK_CLC
  SLK -0.628
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.628} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.628} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.429} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.339} {0.000} {2.184} {6.041} {1.539} {0.910} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.838} {0.000} {0.308} {} {2.376} {1.748} {} {3} {(1191.60, 733.50) (1215.60, 721.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.308} {0.105} {2.380} {1.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.237} {0.000} {0.223} {} {2.617} {1.989} {} {2} {(1251.60, 634.50) (1254.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN4_wenable_fifo} {} {0.002} {0.000} {0.223} {0.054} {2.619} {1.991} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_160_0} {A} {v} {Y} {v} {} {AND2X2} {0.263} {0.000} {0.117} {} {2.882} {2.254} {} {2} {(1246.80, 670.50) (1254.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_84_0} {} {0.001} {0.000} {0.117} {0.066} {2.883} {2.255} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_165_0} {A} {v} {Y} {^} {} {INVX2} {0.108} {0.000} {0.107} {} {2.991} {2.362} {} {2} {(1254.00, 691.50) (1251.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_89_0} {} {0.001} {0.000} {0.107} {0.064} {2.992} {2.364} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_308_0} {A} {^} {Y} {v} {} {NAND2X1} {0.079} {0.000} {0.159} {} {3.071} {2.443} {} {1} {(1249.20, 790.50) (1251.60, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_158_0} {} {0.000} {0.000} {0.159} {0.030} {3.071} {2.443} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_307_0} {C} {v} {Y} {^} {} {NAND3X1} {0.255} {0.000} {0.343} {} {3.326} {2.698} {} {2} {(1242.00, 781.50) (1239.60, 784.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OCPN96_wptr_nxt_3} {} {0.001} {0.000} {0.343} {0.091} {3.327} {2.699} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCPC260_wptr_nxt_3} {A} {^} {Y} {^} {} {BUFX4} {0.282} {0.000} {0.128} {} {3.609} {2.981} {} {4} {(1242.00, 814.50) (1237.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.002} {0.000} {0.128} {0.139} {3.611} {2.983} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.628} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.628} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.828} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.389} {0.000} {2.186} {6.041} {1.589} {2.217} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 113
PATH 114
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.593}
    {-} {Setup} {0.556}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.987}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.613}
    {=} {Slack Time} {-0.626}
  END_SLK_CLC
  SLK -0.626
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.626} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.626} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.427} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.339} {0.000} {2.184} {6.041} {1.539} {0.912} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.838} {0.000} {0.308} {} {2.376} {1.750} {} {3} {(1191.60, 733.50) (1215.60, 721.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.308} {0.105} {2.380} {1.754} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.237} {0.000} {0.223} {} {2.617} {1.991} {} {2} {(1251.60, 634.50) (1254.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN4_wenable_fifo} {} {0.002} {0.000} {0.223} {0.054} {2.619} {1.992} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_160_0} {A} {v} {Y} {v} {} {AND2X2} {0.263} {0.000} {0.117} {} {2.882} {2.256} {} {2} {(1246.80, 670.50) (1254.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_84_0} {} {0.001} {0.000} {0.117} {0.066} {2.883} {2.257} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_165_0} {A} {v} {Y} {^} {} {INVX2} {0.108} {0.000} {0.107} {} {2.991} {2.364} {} {2} {(1254.00, 691.50) (1251.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_89_0} {} {0.001} {0.000} {0.107} {0.064} {2.992} {2.366} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_308_0} {A} {^} {Y} {v} {} {NAND2X1} {0.079} {0.000} {0.159} {} {3.071} {2.445} {} {1} {(1249.20, 790.50) (1251.60, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_158_0} {} {0.000} {0.000} {0.159} {0.030} {3.071} {2.445} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_307_0} {C} {v} {Y} {^} {} {NAND3X1} {0.255} {0.000} {0.343} {} {3.326} {2.700} {} {2} {(1242.00, 781.50) (1239.60, 784.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OCPN96_wptr_nxt_3} {} {0.001} {0.000} {0.343} {0.091} {3.327} {2.701} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCPC260_wptr_nxt_3} {A} {^} {Y} {^} {} {BUFX4} {0.282} {0.000} {0.128} {} {3.609} {2.983} {} {4} {(1242.00, 814.50) (1237.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.004} {0.000} {0.128} {0.139} {3.613} {2.987} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.626} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.626} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.826} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.393} {0.000} {2.187} {6.041} {1.593} {2.219} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 114
PATH 115
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.527}
    {-} {Setup} {0.119}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.359}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.919}
    {=} {Slack Time} {-0.560}
  END_SLK_CLC
  SLK -0.560
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.560} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.560} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.360} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.339} {0.000} {2.184} {6.041} {1.539} {0.979} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.838} {0.000} {0.308} {} {2.376} {1.817} {} {3} {(1191.60, 733.50) (1215.60, 721.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.308} {0.105} {2.380} {1.820} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16_dup} {B} {^} {Y} {v} {} {NOR2X1} {0.197} {0.000} {0.177} {} {2.577} {2.017} {} {1} {(1249.20, 607.50) (1251.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RN_1} {} {0.001} {0.000} {0.177} {0.037} {2.578} {2.018} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC103_wenable_fifo} {A} {v} {Y} {v} {} {BUFX4} {0.335} {0.000} {0.232} {} {2.912} {2.353} {} {6} {(1251.60, 574.50) (1256.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/FE_OCPN120_wenable_fifo} {} {0.006} {0.000} {0.232} {0.315} {2.918} {2.359} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_190_0} {B} {v} {Y} {^} {} {NAND2X1} {0.214} {0.000} {0.210} {} {3.132} {2.572} {} {1} {(1237.20, 577.50) (1234.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.001} {0.000} {0.210} {0.062} {3.133} {2.573} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_193_0} {A} {^} {Y} {v} {} {XOR2X1} {0.263} {0.000} {0.231} {} {3.396} {2.836} {} {1} {(1227.60, 610.50) (1234.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_100_0} {} {0.003} {0.000} {0.231} {0.078} {3.399} {2.839} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_194_0} {A} {v} {Y} {^} {} {INVX4} {0.148} {0.000} {0.145} {} {3.547} {2.987} {} {3} {(1215.60, 631.50) (1213.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_nxt[1]} {} {0.003} {0.000} {0.145} {0.153} {3.550} {2.990} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U15} {A} {^} {Y} {^} {} {XOR2X1} {0.361} {0.000} {0.442} {} {3.911} {3.351} {} {3} {(1184.40, 631.50) (1191.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[0]} {} {0.008} {0.000} {0.442} {0.152} {3.919} {3.359} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.560} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.560} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.759} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.328} {0.000} {2.184} {6.041} {1.527} {2.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 115
PATH 116
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/TIM/clk_cnt_reg[1]} {CLK}
  ENDPT {I0/LD/TIM/clk_cnt_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.606}
    {-} {Setup} {0.564}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.992}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.520}
    {=} {Slack Time} {-0.528}
  END_SLK_CLC
  SLK -0.528
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.528} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.528} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.328} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.429} {0.000} {2.188} {6.041} {1.629} {1.101} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {0.717} {0.000} {0.129} {} {2.346} {1.819} {} {1} {(966.00, 1168.50) (990.00, 1180.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[0]} {} {0.001} {0.000} {0.129} {0.039} {2.347} {1.819} {} {} {} 
    INST {I0/LD/TIM/FE_OFC112_curr_state_0} {A} {^} {Y} {v} {} {INVX2} {0.185} {0.000} {0.198} {} {2.532} {2.004} {} {4} {(992.40, 1150.50) (994.80, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n20} {} {0.004} {0.000} {0.198} {0.142} {2.536} {2.008} {} {} {} 
    INST {I0/LD/TIM/FE_OFC113_curr_state_0} {A} {v} {Y} {^} {} {INVX1} {0.124} {0.000} {0.122} {} {2.660} {2.132} {} {1} {(1057.20, 1153.50) (1059.60, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/FE_OFN56_curr_state_0} {} {0.000} {0.000} {0.122} {0.029} {2.660} {2.133} {} {} {} 
    INST {I0/LD/TIM/U20} {A} {^} {Y} {v} {} {NOR2X1} {0.364} {0.000} {0.403} {} {3.024} {2.496} {} {3} {(1066.80, 1153.50) (1064.40, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n1} {} {0.003} {0.000} {0.403} {0.116} {3.027} {2.499} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {NOR2X1} {0.171} {0.000} {0.222} {} {3.198} {2.670} {} {2} {(1158.00, 1168.50) (1160.40, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/nxt_clk_cnt[0]} {} {0.001} {0.000} {0.222} {0.054} {3.199} {2.671} {} {} {} 
    INST {I0/LD/TIM/U11} {A} {^} {Y} {v} {} {INVX1} {0.170} {0.000} {0.162} {} {3.369} {2.841} {} {1} {(1189.20, 1168.50) (1191.60, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.162} {0.045} {3.370} {2.842} {} {} {} 
    INST {I0/LD/TIM/U10} {A} {v} {Y} {^} {} {MUX2X1} {0.149} {0.000} {0.157} {} {3.519} {2.991} {} {1} {(1194.00, 1207.50) (1194.00, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/nxt_clk_cnt[1]} {} {0.001} {0.000} {0.157} {0.031} {3.520} {2.992} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.528} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.528} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.727} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.406} {0.000} {2.187} {6.041} {1.606} {2.134} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 116
PATH 117
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/bit_cnt_reg[0]} {CLK}
  ENDPT {I0/LD/CTRL/bit_cnt_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.635}
    {-} {Setup} {0.565}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.020}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.531}
    {=} {Slack Time} {-0.512}
  END_SLK_CLC
  SLK -0.512
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.512} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.512} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.312} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.411} {0.000} {2.187} {6.041} {1.611} {1.099} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.965} {0.000} {0.420} {} {2.576} {2.064} {} {4} {(1119.60, 1153.50) (1095.60, 1141.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[2]} {} {0.001} {0.000} {0.420} {0.140} {2.577} {2.065} {} {} {} 
    INST {I0/LD/TIM/U30_dup} {A} {v} {Y} {^} {} {NAND2X1} {0.274} {0.000} {0.229} {} {2.852} {2.340} {} {1} {(1078.80, 1150.50) (1076.40, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.001} {0.000} {0.229} {0.050} {2.853} {2.341} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC266_FE_RN_1} {A} {^} {Y} {^} {} {BUFX4} {0.280} {0.000} {0.151} {} {3.133} {2.621} {} {4} {(970.80, 1114.50) (966.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n58} {} {0.004} {0.000} {0.151} {0.183} {3.137} {2.625} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC145_n58} {A} {^} {Y} {^} {} {BUFX2} {0.214} {0.000} {0.102} {} {3.351} {2.839} {} {1} {(925.20, 1147.50) (930.00, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN71_n58} {} {0.000} {0.000} {0.102} {0.054} {3.351} {2.839} {} {} {} 
    INST {I0/LD/CTRL/U59} {A} {^} {Y} {^} {} {XNOR2X1} {0.180} {0.000} {0.164} {} {3.530} {3.018} {} {1} {(934.80, 1150.50) (944.40, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n90} {} {0.001} {0.000} {0.164} {0.037} {3.531} {3.020} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.512} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.512} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.711} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.435} {0.000} {2.188} {6.041} {1.635} {2.146} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 117
PATH 118
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.620}
    {-} {Setup} {0.511}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.060}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.560}
    {=} {Slack Time} {-0.500}
  END_SLK_CLC
  SLK -0.500
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.500} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.500} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.301} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.437} {0.000} {2.188} {6.041} {1.637} {1.136} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.729} {0.000} {0.113} {} {2.366} {1.865} {} {1} {(939.60, 988.50) (963.60, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r[1]} {} {0.001} {0.000} {0.113} {0.033} {2.366} {1.866} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC278_binary_r_1} {A} {v} {Y} {v} {} {BUFX4} {0.276} {0.000} {0.164} {} {2.642} {2.142} {} {5} {(963.60, 1027.50) (968.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN278_binary_r_1} {} {0.007} {0.000} {0.164} {0.212} {2.649} {2.148} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_76_0} {A} {v} {Y} {v} {} {AND2X2} {0.199} {0.000} {0.072} {} {2.848} {2.347} {} {1} {(1018.80, 991.50) (1026.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_40_0} {} {0.000} {0.000} {0.072} {0.025} {2.848} {2.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_75_0} {B} {v} {Y} {v} {} {AND2X2} {0.295} {0.000} {0.186} {} {3.143} {2.643} {} {3} {(1038.00, 994.50) (1042.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.003} {0.000} {0.186} {0.125} {3.146} {2.646} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_259_0} {A} {v} {Y} {^} {} {OAI21X1} {0.208} {0.000} {0.238} {} {3.355} {2.854} {} {2} {(1062.00, 1030.50) (1054.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_5} {} {0.001} {0.000} {0.238} {0.070} {3.356} {2.855} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC295_FE_RN_5} {A} {^} {Y} {^} {} {BUFX2} {0.204} {0.000} {0.070} {} {3.559} {3.059} {} {1} {(1110.00, 1027.50) (1114.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN295_FE_RN_5} {} {0.001} {0.000} {0.070} {0.023} {3.560} {3.060} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.500} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.500} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.700} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.421} {0.000} {2.188} {6.041} {1.620} {2.121} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 118
PATH 119
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/TIM/clk_cnt_reg[2]} {CLK}
  ENDPT {I0/LD/TIM/clk_cnt_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.611}
    {-} {Setup} {0.565}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.996}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.371}
    {=} {Slack Time} {-0.375}
  END_SLK_CLC
  SLK -0.375
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.375} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.375} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.175} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.406} {0.000} {2.187} {6.041} {1.606} {1.231} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.765} {0.000} {0.159} {} {2.371} {1.996} {} {2} {(1230.00, 1153.50) (1206.00, 1141.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.159} {0.049} {2.372} {1.997} {} {} {} 
    INST {I0/LD/TIM/FE_OCPC205_clk_cnt_0} {A} {v} {Y} {v} {} {BUFX2} {0.289} {0.000} {0.187} {} {2.660} {2.285} {} {3} {(1165.20, 1147.50) (1170.00, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/FE_OCPN112_clk_cnt_0} {} {0.005} {0.000} {0.187} {0.128} {2.665} {2.290} {} {} {} 
    INST {I0/LD/TIM/U26} {B} {v} {Y} {v} {} {XOR2X1} {0.214} {0.000} {0.140} {} {2.879} {2.504} {} {1} {(1155.60, 1210.50) (1162.80, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n24} {} {0.000} {0.000} {0.140} {0.033} {2.879} {2.504} {} {} {} 
    INST {I0/LD/TIM/U25} {A} {v} {Y} {^} {} {NOR2X1} {0.251} {0.000} {0.358} {} {3.130} {2.755} {} {3} {(1136.40, 1213.50) (1134.00, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n3} {} {0.001} {0.000} {0.358} {0.116} {3.132} {2.757} {} {} {} 
    INST {I0/LD/TIM/U9} {A} {^} {Y} {v} {} {MUX2X1} {0.135} {0.000} {0.207} {} {3.267} {2.892} {} {1} {(1110.00, 1174.50) (1110.00, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n2} {} {0.000} {0.000} {0.207} {0.032} {3.267} {2.892} {} {} {} 
    INST {I0/LD/TIM/U8} {B} {v} {Y} {^} {} {NOR2X1} {0.104} {0.000} {0.163} {} {3.371} {2.996} {} {1} {(1129.20, 1174.50) (1131.60, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/nxt_clk_cnt[2]} {} {0.000} {0.000} {0.163} {0.022} {3.371} {2.996} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.375} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.375} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.575} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.411} {0.000} {2.187} {6.041} {1.611} {1.986} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 119
PATH 120
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.539}
    {-} {Setup} {0.563}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.925}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.281}
    {=} {Slack Time} {-0.356}
  END_SLK_CLC
  SLK -0.356
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.356} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.356} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.156} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.339} {0.000} {2.184} {6.041} {1.539} {1.183} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.838} {0.000} {0.308} {} {2.376} {2.021} {} {3} {(1191.60, 733.50) (1215.60, 721.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.308} {0.105} {2.380} {2.024} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.237} {0.000} {0.223} {} {2.617} {2.261} {} {2} {(1251.60, 634.50) (1254.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN4_wenable_fifo} {} {0.002} {0.000} {0.223} {0.054} {2.619} {2.263} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_161_0} {A} {v} {Y} {v} {} {AND2X2} {0.254} {0.000} {0.108} {} {2.873} {2.518} {} {1} {(1237.20, 670.50) (1230.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.108} {0.058} {2.874} {2.519} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_470_0} {A} {v} {Y} {v} {} {XNOR2X1} {0.240} {0.000} {0.233} {} {3.114} {2.758} {} {2} {(1225.20, 691.50) (1234.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_234_0} {} {0.002} {0.000} {0.233} {0.078} {3.116} {2.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_471_0_dup} {A} {v} {Y} {^} {} {INVX2} {0.164} {0.000} {0.157} {} {3.280} {2.924} {} {2} {(1220.40, 691.50) (1218.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_5} {} {0.001} {0.000} {0.157} {0.091} {3.281} {2.925} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.356} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.356} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.555} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.339} {0.000} {2.184} {6.041} {1.539} {1.894} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 120
PATH 121
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.576}
    {-} {Setup} {0.214}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.313}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.642}
    {=} {Slack Time} {-0.330}
  END_SLK_CLC
  SLK -0.330
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.330} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.330} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.130} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.339} {0.000} {2.184} {6.041} {1.539} {1.209} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.838} {0.000} {0.308} {} {2.376} {2.047} {} {3} {(1191.60, 733.50) (1215.60, 721.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.308} {0.105} {2.380} {2.050} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.237} {0.000} {0.223} {} {2.617} {2.288} {} {2} {(1251.60, 634.50) (1254.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN4_wenable_fifo} {} {0.002} {0.000} {0.223} {0.054} {2.619} {2.289} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_161_0} {A} {v} {Y} {v} {} {AND2X2} {0.254} {0.000} {0.108} {} {2.873} {2.544} {} {1} {(1237.20, 670.50) (1230.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.108} {0.058} {2.874} {2.545} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_470_0} {A} {v} {Y} {v} {} {XNOR2X1} {0.240} {0.000} {0.233} {} {3.114} {2.785} {} {2} {(1225.20, 691.50) (1234.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_234_0} {} {0.002} {0.000} {0.233} {0.078} {3.116} {2.787} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_471_0} {A} {v} {Y} {^} {} {INVX2} {0.153} {0.000} {0.147} {} {3.269} {2.940} {} {1} {(1222.80, 730.50) (1220.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_nxt[2]} {} {0.003} {0.000} {0.147} {0.079} {3.272} {2.942} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11} {B} {^} {Y} {^} {} {XOR2X1} {0.366} {0.000} {0.401} {} {3.638} {3.308} {} {3} {(1210.80, 790.50) (1218.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.005} {0.000} {0.401} {0.135} {3.642} {3.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.330} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.330} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.529} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.377} {0.000} {2.185} {6.041} {1.576} {1.906} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 121
PATH 122
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/TIM/clk_cnt_reg[0]} {CLK}
  ENDPT {I0/LD/TIM/clk_cnt_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.606}
    {-} {Setup} {0.550}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.006}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.199}
    {=} {Slack Time} {-0.193}
  END_SLK_CLC
  SLK -0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.193} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.193} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.007} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.429} {0.000} {2.188} {6.041} {1.629} {1.436} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {0.717} {0.000} {0.129} {} {2.346} {2.154} {} {1} {(966.00, 1168.50) (990.00, 1180.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/curr_state[0]} {} {0.001} {0.000} {0.129} {0.039} {2.347} {2.155} {} {} {} 
    INST {I0/LD/TIM/FE_OFC112_curr_state_0} {A} {^} {Y} {v} {} {INVX2} {0.185} {0.000} {0.198} {} {2.532} {2.339} {} {4} {(992.40, 1150.50) (994.80, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n20} {} {0.004} {0.000} {0.198} {0.142} {2.536} {2.343} {} {} {} 
    INST {I0/LD/TIM/FE_OFC113_curr_state_0} {A} {v} {Y} {^} {} {INVX1} {0.124} {0.000} {0.122} {} {2.660} {2.467} {} {1} {(1057.20, 1153.50) (1059.60, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/FE_OFN56_curr_state_0} {} {0.000} {0.000} {0.122} {0.029} {2.660} {2.468} {} {} {} 
    INST {I0/LD/TIM/U20} {A} {^} {Y} {v} {} {NOR2X1} {0.364} {0.000} {0.403} {} {3.024} {2.832} {} {3} {(1066.80, 1153.50) (1064.40, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n1} {} {0.003} {0.000} {0.403} {0.116} {3.027} {2.834} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {NOR2X1} {0.171} {0.000} {0.222} {} {3.198} {3.005} {} {2} {(1158.00, 1168.50) (1160.40, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/nxt_clk_cnt[0]} {} {0.001} {0.000} {0.222} {0.054} {3.199} {3.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.193} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.193} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.392} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.406} {0.000} {2.187} {6.041} {1.606} {1.798} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 122
PATH 123
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.636}
    {-} {Setup} {0.410}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.177}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.169}
    {=} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.007} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.007} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.207} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.437} {0.000} {2.188} {6.041} {1.636} {1.644} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.890} {0.000} {0.322} {} {2.526} {2.533} {} {3} {(910.80, 973.50) (934.80, 961.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r[0]} {} {0.002} {0.000} {0.322} {0.106} {2.528} {2.535} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC247_binary_r_0} {A} {v} {Y} {v} {} {BUFX2} {0.325} {0.000} {0.183} {} {2.853} {2.860} {} {3} {(987.60, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN129_binary_r_0} {} {0.003} {0.000} {0.184} {0.125} {2.856} {2.863} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_53_0} {B} {v} {Y} {^} {} {XOR2X1} {0.310} {0.000} {0.308} {} {3.166} {3.174} {} {2} {(982.80, 970.50) (975.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt_0} {} {0.003} {0.000} {0.308} {0.098} {3.169} {3.177} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.007} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.007} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.192} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.437} {0.000} {2.188} {6.041} {1.636} {1.629} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 123
PATH 124
  VIEW  osu05
  CHECK_TYPE {Recovery Check}
  REF {I0/LD/CTRL/curr_state_reg[0]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[0]} {R} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {} {n_rst} {} {^} {leading} {clk} {clk(D)(P)(osu05)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.297}
    {-} {Recovery} {-0.164}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.817}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.658}
    {=} {Slack Time} {0.160}
  END_SLK_CLC
  SLK 0.160
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {n_rst} {^} {} {} {n_rst} {} {} {} {0.003} {0.450} {1.000} {1.160} {} {1} {(1256.25, 1536.30) } 
    NET {} {} {} {} {} {n_rst} {} {0.000} {0.000} {0.003} {0.450} {1.000} {1.160} {} {} {} 
    INST {U6} {YPAD} {^} {DI} {^} {} {PADINC} {0.145} {0.000} {0.140} {} {1.145} {1.305} {} {11} {(1256.25, 1536.30) (1290.90, 1272.30)} 
    NET {} {} {} {} {} {nn_rst} {} {0.034} {0.000} {0.157} {0.645} {1.179} {1.338} {} {} {} 
    INST {I0/LD/FE_OCPC276_nn_rst} {A} {^} {Y} {^} {} {BUFX4} {0.474} {0.000} {0.474} {} {1.652} {1.812} {} {13} {(906.00, 1147.50) (910.80, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN138_nn_rst} {} {0.005} {0.000} {0.474} {0.688} {1.658} {1.817} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.160} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.160} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.000} {0.000} {0.939} {} {0.000} {-0.160} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.000} {0.000} {0.000} {6.041} {-0.297} {-0.457} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 124
PATH 125
  VIEW  osu05
  CHECK_TYPE {Recovery Check}
  REF {I0/LD/CTRL/curr_state_reg[2]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[2]} {R} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {} {n_rst} {} {^} {leading} {clk} {clk(D)(P)(osu05)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.296}
    {-} {Recovery} {-0.164}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.818}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.657}
    {=} {Slack Time} {0.161}
  END_SLK_CLC
  SLK 0.161
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {n_rst} {^} {} {} {n_rst} {} {} {} {0.003} {0.450} {1.000} {1.161} {} {1} {(1256.25, 1536.30) } 
    NET {} {} {} {} {} {n_rst} {} {0.000} {0.000} {0.003} {0.450} {1.000} {1.161} {} {} {} 
    INST {U6} {YPAD} {^} {DI} {^} {} {PADINC} {0.145} {0.000} {0.140} {} {1.145} {1.306} {} {11} {(1256.25, 1536.30) (1290.90, 1272.30)} 
    NET {} {} {} {} {} {nn_rst} {} {0.034} {0.000} {0.157} {0.645} {1.179} {1.340} {} {} {} 
    INST {I0/LD/FE_OCPC276_nn_rst} {A} {^} {Y} {^} {} {BUFX4} {0.474} {0.000} {0.474} {} {1.652} {1.814} {} {13} {(906.00, 1147.50) (910.80, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN138_nn_rst} {} {0.004} {0.000} {0.474} {0.688} {1.657} {1.818} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.161} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.161} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.000} {0.000} {0.939} {} {0.000} {-0.161} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.000} {0.000} {0.000} {6.041} {-0.296} {-0.458} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 125
PATH 126
  VIEW  osu05
  CHECK_TYPE {Recovery Check}
  REF {I0/LD/CTRL/curr_state_reg[1]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[1]} {R} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {} {n_rst} {} {^} {leading} {clk} {clk(D)(P)(osu05)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.296}
    {-} {Recovery} {-0.164}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.818}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.655}
    {=} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {n_rst} {^} {} {} {n_rst} {} {} {} {0.003} {0.450} {1.000} {1.163} {} {1} {(1256.25, 1536.30) } 
    NET {} {} {} {} {} {n_rst} {} {0.000} {0.000} {0.003} {0.450} {1.000} {1.163} {} {} {} 
    INST {U6} {YPAD} {^} {DI} {^} {} {PADINC} {0.145} {0.000} {0.140} {} {1.145} {1.308} {} {11} {(1256.25, 1536.30) (1290.90, 1272.30)} 
    NET {} {} {} {} {} {nn_rst} {} {0.034} {0.000} {0.157} {0.645} {1.179} {1.342} {} {} {} 
    INST {I0/LD/FE_OCPC276_nn_rst} {A} {^} {Y} {^} {} {BUFX4} {0.474} {0.000} {0.474} {} {1.652} {1.816} {} {13} {(906.00, 1147.50) (910.80, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN138_nn_rst} {} {0.002} {0.000} {0.474} {0.688} {1.655} {1.818} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.163} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.163} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.000} {0.000} {0.939} {} {0.000} {-0.163} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.000} {0.000} {0.000} {6.041} {-0.296} {-0.460} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 126
PATH 127
  VIEW  osu05
  CHECK_TYPE {Recovery Check}
  REF {I0/LD/CTRL/curr_state_reg[3]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[3]} {R} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {} {n_rst} {} {^} {leading} {clk} {clk(D)(P)(osu05)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.300}
    {-} {Recovery} {-0.153}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {1.803}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.444}
    {=} {Slack Time} {0.359}
  END_SLK_CLC
  SLK 0.359
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {n_rst} {^} {} {} {n_rst} {} {} {} {0.003} {0.450} {1.000} {1.359} {} {1} {(1256.25, 1536.30) } 
    NET {} {} {} {} {} {n_rst} {} {0.000} {0.000} {0.003} {0.450} {1.000} {1.359} {} {} {} 
    INST {U6} {YPAD} {^} {DI} {^} {} {PADINC} {0.145} {0.000} {0.140} {} {1.145} {1.504} {} {11} {(1256.25, 1536.30) (1290.90, 1272.30)} 
    NET {} {} {} {} {} {nn_rst} {} {0.035} {0.000} {0.157} {0.645} {1.180} {1.539} {} {} {} 
    INST {I0/LD/FE_OCPC273_nn_rst} {A} {^} {Y} {^} {} {BUFX4} {0.260} {0.000} {0.143} {} {1.439} {1.799} {} {3} {(884.40, 1027.50) (879.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN135_nn_rst} {} {0.005} {0.000} {0.143} {0.170} {1.444} {1.803} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.359} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.359} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.000} {0.000} {0.939} {} {0.000} {-0.359} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.000} {0.000} {0.000} {6.041} {-0.300} {-0.659} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 127
PATH 128
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.752}
    {-} {Setup} {0.388}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.314}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.684}
    {=} {Slack Time} {0.630}
  END_SLK_CLC
  SLK 0.630
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.630} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.630} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.829} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.560} {0.000} {1.605} {6.041} {0.760} {1.389} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {0.721} {0.000} {0.205} {} {1.480} {2.110} {} {1} {(1076.40, 793.50) (1052.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wptr[0]} {} {0.002} {0.000} {0.205} {0.068} {1.482} {2.112} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_PHC316_wptr_0} {A} {^} {Y} {^} {} {BUFX2} {0.201} {0.000} {0.072} {} {1.683} {2.313} {} {1} {(954.00, 907.50) (958.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_PHN316_wptr_0} {} {0.001} {0.000} {0.072} {0.027} {1.684} {2.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.630} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.630} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.430} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.552} {0.000} {1.605} {6.041} {0.752} {0.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 128
PATH 129
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.604}
    {-} {Setup} {0.541}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.013}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.317}
    {=} {Slack Time} {0.696}
  END_SLK_CLC
  SLK 0.696
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.696} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.696} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.896} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.416} {0.000} {2.187} {6.041} {1.615} {2.312} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.700} {0.000} {0.103} {} {2.316} {3.012} {} {1} {(1146.00, 1108.50) (1170.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1[3]} {} {0.001} {0.000} {0.103} {0.029} {2.317} {3.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.696} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.696} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.497} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.405} {0.000} {2.187} {6.041} {1.604} {0.908} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 129
PATH 130
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.615}
    {-} {Setup} {0.537}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.028}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.317}
    {=} {Slack Time} {0.711}
  END_SLK_CLC
  SLK 0.711
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.711} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.711} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.911} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.420} {0.000} {2.188} {6.041} {1.620} {2.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.696} {0.000} {0.098} {} {2.316} {3.027} {} {1} {(1141.20, 1093.50) (1117.20, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/rptr[3]} {} {0.001} {0.000} {0.098} {0.027} {2.317} {3.028} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.711} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.711} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.512} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.416} {0.000} {2.187} {6.041} {1.615} {0.904} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 130
PATH 131
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.600}
    {-} {Setup} {0.537}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.013}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.299}
    {=} {Slack Time} {0.714}
  END_SLK_CLC
  SLK 0.714
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.714} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.714} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.914} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.401} {0.000} {2.187} {6.041} {1.601} {2.315} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.697} {0.000} {0.098} {} {2.298} {3.012} {} {1} {(1227.60, 1048.50) (1251.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1[2]} {} {0.001} {0.000} {0.098} {0.027} {2.299} {3.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.714} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.714} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.514} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.400} {0.000} {2.187} {6.041} {1.600} {0.886} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 131
PATH 132
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.577}
    {-} {Setup} {0.534}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.993}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.271}
    {=} {Slack Time} {0.721}
  END_SLK_CLC
  SLK 0.721
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.721} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.721} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.921} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.377} {0.000} {2.185} {6.041} {1.577} {2.298} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.694} {0.000} {0.094} {} {2.271} {2.992} {} {1} {(1172.40, 913.50) (1148.40, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1[2]} {} {0.001} {0.000} {0.094} {0.026} {2.271} {2.993} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.721} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.721} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.522} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.377} {0.000} {2.185} {6.041} {1.577} {0.855} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 132
PATH 133
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.577}
    {-} {Setup} {0.533}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.993}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.271}
    {=} {Slack Time} {0.722}
  END_SLK_CLC
  SLK 0.722
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.722} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.722} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.922} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.377} {0.000} {2.185} {6.041} {1.576} {2.299} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.694} {0.000} {0.094} {} {2.270} {2.992} {} {1} {(1167.60, 868.50) (1191.60, 880.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wptr[2]} {} {0.001} {0.000} {0.094} {0.025} {2.271} {2.993} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.722} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.722} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.523} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.377} {0.000} {2.185} {6.041} {1.577} {0.854} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 133
PATH 134
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.596}
    {-} {Setup} {0.533}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.013}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.287}
    {=} {Slack Time} {0.727}
  END_SLK_CLC
  SLK 0.727
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.727} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.727} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.926} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.393} {0.000} {2.187} {6.041} {1.593} {2.319} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.693} {0.000} {0.093} {} {2.286} {3.012} {} {1} {(1230.00, 928.50) (1254.00, 940.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wptr[3]} {} {0.001} {0.000} {0.093} {0.025} {2.287} {3.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.727} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.727} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.527} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.396} {0.000} {2.187} {6.041} {1.596} {0.869} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 134
PATH 135
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.601}
    {-} {Setup} {0.528}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.023}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.294}
    {=} {Slack Time} {0.728}
  END_SLK_CLC
  SLK 0.728
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.728} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.728} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.928} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.404} {0.000} {2.187} {6.041} {1.604} {2.332} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.689} {0.000} {0.087} {} {2.293} {3.022} {} {1} {(1206.00, 1093.50) (1230.00, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/rptr[2]} {} {0.001} {0.000} {0.087} {0.023} {2.294} {3.023} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.728} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.728} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.529} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.401} {0.000} {2.187} {6.041} {1.601} {0.873} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 135
PATH 136
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.597}
    {-} {Setup} {0.529}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.018}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.286}
    {=} {Slack Time} {0.732}
  END_SLK_CLC
  SLK 0.732
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.732} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.732} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {0.931} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.396} {0.000} {2.187} {6.041} {1.596} {2.327} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.690} {0.000} {0.088} {} {2.286} {3.017} {} {1} {(1232.40, 973.50) (1208.40, 961.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1[3]} {} {0.001} {0.000} {0.088} {0.023} {2.286} {3.018} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.732} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.732} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.532} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.397} {0.000} {2.187} {6.041} {1.597} {0.865} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 136
PATH 137
  VIEW  osu05
  CHECK_TYPE {Recovery Check}
  REF {I0/LD/OCTRL/d_plus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_plus_reg_reg} {S} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {} {n_rst} {} {^} {leading} {clk} {clk(D)(P)(osu05)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.395}
    {-} {Recovery} {-0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {2.501}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.761}
    {=} {Slack Time} {0.740}
  END_SLK_CLC
  SLK 0.740
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {n_rst} {^} {} {} {n_rst} {} {} {} {0.003} {0.450} {1.000} {1.740} {} {1} {(1256.25, 1536.30) } 
    NET {} {} {} {} {} {n_rst} {} {0.000} {0.000} {0.003} {0.450} {1.000} {1.740} {} {} {} 
    INST {U6} {YPAD} {^} {DI} {^} {} {PADINC} {0.145} {0.000} {0.140} {} {1.145} {1.885} {} {11} {(1256.25, 1536.30) (1290.90, 1272.30)} 
    NET {} {} {} {} {} {nn_rst} {} {0.035} {0.000} {0.157} {0.645} {1.180} {1.920} {} {} {} 
    INST {I0/LD/FE_OCPC273_nn_rst} {A} {^} {Y} {^} {} {BUFX4} {0.260} {0.000} {0.143} {} {1.439} {2.179} {} {3} {(884.40, 1027.50) (879.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN135_nn_rst} {} {0.005} {0.000} {0.143} {0.170} {1.444} {2.184} {} {} {} 
    INST {I0/LD/FE_OCPC281_nn_rst} {A} {^} {Y} {^} {} {BUFX2} {0.313} {0.000} {0.240} {} {1.757} {2.497} {} {3} {(478.80, 994.50) (474.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OCPN143_n} {} {0.004} {0.000} {0.240} {0.171} {1.761} {2.501} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.740} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.740} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.200} {0.000} {0.939} {} {0.200} {-0.541} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.195} {0.000} {1.381} {6.041} {0.395} {-0.345} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 137

