#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  2 13:51:34 2020
# Process ID: 12692
# Current directory: C:/eFPGA/16_AXI_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4924 C:\eFPGA\16_AXI_IP\16_AXI_IP.xpr
# Log file: C:/eFPGA/16_AXI_IP/vivado.log
# Journal file: C:/eFPGA/16_AXI_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/16_AXI_IP/16_AXI_IP.xpr
create_peripheral xilinx.com user AXI_CALCULATOR 1.0 -dir C:/eFPGA/16_AXI_IP/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:AXI_CALCULATOR:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:AXI_CALCULATOR:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:AXI_CALCULATOR:1.0]
set_property  ip_repo_paths  C:/eFPGA/16_AXI_IP/../ip_repo/AXI_CALCULATOR_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_AXI_CALCULATOR_v1_0 -directory C:/eFPGA/16_AXI_IP/../ip_repo c:/eFPGA/ip_repo/AXI_CALCULATOR_1.0/component.xml
update_compile_order -fileset sources_1
close [ open C:/eFPGA/16_AXI_IP/VHDL.vhd w ]
add_files C:/eFPGA/16_AXI_IP/VHDL.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\eFPGA\ip_repo\AXI_CALCULATOR_1.0\xilinx.com_user_AXI_CALCULATOR_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path c:/eFPGA/ip_repo/AXI_CALCULATOR_1.0
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/eFPGA/16_AXI_IP [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AXI_CALCULATOR:1.0 AXI_CALCULATOR_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/AXI_CALCULATOR_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins AXI_CALCULATOR_0/S00_AXI]
make_wrapper -files [get_files C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs impl_1 -jobs 24
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_CALCULATOR:1.0 [get_ips  design_1_AXI_CALCULATOR_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_CALCULATOR_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_AXI_CALCULATOR_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 24 {design_1_rst_ps7_0_50M_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_AXI_CALCULATOR_0_0_synth_1 design_1_auto_pc_0_synth_1}
export_simulation -of_objects [get_files C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/eFPGA/16_AXI_IP/16_AXI_IP.ip_user_files/sim_scripts -ip_user_files_dir C:/eFPGA/16_AXI_IP/16_AXI_IP.ip_user_files -ipstatic_source_dir C:/eFPGA/16_AXI_IP/16_AXI_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/modelsim} {questa=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/questa} {riviera=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/riviera} {activehdl=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run design_1_AXI_CALCULATOR_0_0_synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
