<!DOCTYPE html>
<html>

<head>
    <meta charset="UTF-8">
    <title>Suyash Vardhan Singh</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            max-width: 800px;
            margin: 0 auto;
            padding: 20px;
        }

        h1 {
            color: #007bff;
        }

        ul {
            list-style: none;
            padding: 0;
        }

        li {
            margin-bottom: 10px;
        }

        .profile-img {
            float: right;
            width: 200px;
            height: 200px;
            margin: 20px;
            border-radius: 50%;
        }
    </style>
</head>

<body>
    <img class="profile-img" src="IMG-0702.JPG" alt="Suyash Vardhan Singh">

    <h1>Suyash Vardhan Singh</h1>
    <p>Columbia, SC - 29210 | ss121@email.sc.edu | <a href="https://www.linkedin.com/in/svsingh11/">LinkedIn</a> | +1-714-213-0102</p>

    <h2>Introduction</h2>
    <p>Hi, I am a PhD Student at University of South Carolina . I am interested in Hetereogenous computing and AI hardware accelerators.I am currently working in the <a href="https://www.cse.sc.edu/~jbakos/group/">Heteregenoeus Reconfigurable Computing lab</a></p>

    <h2>Technical Skills</h2>
    <ul>
        <li>Concepts: Digital Design, SoC Design, STA, Lint, FPGA, HLS.</li>
        <li>Programming Skills: Verilog, System Verilog, C, MATLAB, HSpice.</li>
        <li>Computer Architecture: MIPS Architecture, Cache Organization, RISC-V.</li>
        <li>Tools: Synopsys VCS, Mentor Graphics Model Sim, AMD Xilinx Vivado, AMD Xilinx Vitis, AMD Xilinx Vitis HLS, Synopsys Design Compiler, Synopsys Formality, Mentor Graphics Questa Sim, LTSpice, Synopsys HSpice.</li>
    </ul>

    <h2>Education</h2>
    <ul>
        <li><strong>Doctor of Philosophy (PhD) in Computer Engineering, University of South Carolina</strong>
            <br>January 2022 - Present</li>
        <li><strong>Master of Science in Computer Engineering, California State University, Fullerton, California</strong>
            <br>May 2019</li>
        <li><strong>Bachelor of Technology in Electronics and Communications, IET, Lucknow, India</strong>
            <br>June 2017</li>
    </ul>
    <h2>  Research/Teaching Experience </h2>
     <ul>
    <li><strong>Research Assistant/Teaching Assistant (Heterogenous Reconfigurable Computing lab at University of South Carolina), Columbia, SC</strong>
        <br>January 2022 - Present</li>
        <li>Developed an ILP-based optimizer for efficient resource scheduling in deploying machine learning models onto
FPGA <a href="https://herclab.github.io/shf1956071"> github:HLS4ml_explorer</a></li>
        <li>Designing a domain specific real time machine learning processor that can be used with the ARM SOC.</li>
        <li>Teaching Assistant to the CSCE 611 (Advance Digital Design Course), assisted the labs where students designed a 3 stage pipelined RISC V processor and wrote a assembly language program to test it.</li>
        

    <h2>Current Project</h2>
   <p> I am working on <a href="https://herclab.github.io/shf1956071">Collaborative Research:SHF:Medium:Machine Learning on the Edge for Real-Time Microsecond State Estimation of High-Rate Dynamic Events.</a></p>

    <h2>Publications</h2>
    <ul>
        <li>S. Singh, and R. Mahto, "Switchable Single/Dual Edge Registers for Pipeline Architecture", Proceedings of ITNG 2019</li>
    </ul>
</body>

</html>
