WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2558332 heartbeat IPC: 3.9088 cumulative IPC: 3.9088 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2558333 cumulative IPC: 3.9088 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2558333 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 7145737 heartbeat IPC: 2.17989 cumulative IPC: 2.17989 (Simulation time: 0 hr 0 min 41 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 11711158 heartbeat IPC: 2.19038 cumulative IPC: 2.18512 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 16294689 heartbeat IPC: 2.18173 cumulative IPC: 2.18399 (Simulation time: 0 hr 1 min 31 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 20727163 heartbeat IPC: 2.25608 cumulative IPC: 2.20158 (Simulation time: 0 hr 1 min 56 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 25110844 heartbeat IPC: 2.28119 cumulative IPC: 2.21705 (Simulation time: 0 hr 2 min 21 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 22552512 cumulative IPC: 2.21705 (Simulation time: 0 hr 2 min 21 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 22552512 (Simulation time: 0 hr 2 min 21 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.21705 instructions: 50000002 cycles: 22552512
CPU 0 Branch Prediction Accuracy: 96.5279% MPKI: 3.97792 Average ROB Occupancy at Mispredict: 101.385
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05126
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 3.92502
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     691323  HIT:     538280  MISS:     153043
LLC LOAD         ACCESS:     441299  HIT:     302490  MISS:     138809
LLC RFO          ACCESS:     102539  HIT:      91561  MISS:      10978
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     144488  HIT:     143057  MISS:       1431
LLC TRANSLATION  ACCESS:       2997  HIT:       1172  MISS:       1825
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 186.354 cycles
cpu0_DTLB TOTAL       ACCESS:   13236139  HIT:   13118278  MISS:     117861
cpu0_DTLB LOAD         ACCESS:   13236139  HIT:   13118278  MISS:     117861
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.1752 cycles
cpu0_ITLB TOTAL       ACCESS:     184891  HIT:     177330  MISS:       7561
cpu0_ITLB LOAD         ACCESS:     184891  HIT:     177330  MISS:       7561
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.62294 cycles
cpu0_L1D TOTAL       ACCESS:   14152923  HIT:   10575062  MISS:    3577861
cpu0_L1D LOAD         ACCESS:   10329773  HIT:    7808168  MISS:    2521605
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3819558  HIT:    2766728  MISS:    1052830
cpu0_L1D TRANSLATION  ACCESS:       3592  HIT:        166  MISS:       3426
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 13.9757 cycles
cpu0_L1I TOTAL       ACCESS:     230302  HIT:     119743  MISS:     110559
cpu0_L1I LOAD         ACCESS:     230302  HIT:     119743  MISS:     110559
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.9199 cycles
cpu0_L2C TOTAL       ACCESS:    1364914  HIT:     750753  MISS:     614161
cpu0_L2C LOAD         ACCESS:     811669  HIT:     370369  MISS:     441300
cpu0_L2C RFO          ACCESS:     273793  HIT:     171254  MISS:     102539
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     276332  HIT:     209007  MISS:      67325
cpu0_L2C TRANSLATION  ACCESS:       3120  HIT:        123  MISS:       2997
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 64.512 cycles
cpu0_STLB TOTAL       ACCESS:      43921  HIT:      41458  MISS:       2463
cpu0_STLB LOAD         ACCESS:      43921  HIT:      41458  MISS:       2463
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 493.854 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      74725
  ROW_BUFFER_MISS:      76887
 AVG DBUS CONGESTED CYCLE:     3.8373
 WQ ROW_BUFFER_HIT:       7134
  ROW_BUFFER_MISS:      33110  FULL:          0
