TOPLEVEL_LANG = verilog
VERILOG_SOURCES = half_subtractor.v 
TOPLEVEL = half_subtractor
MODULE = test_half_subtractor

include $(shell cocotb-config --makefiles)/Makefile.sim
