

================================================================
== Vivado HLS Report for 'BlackScholes_CND'
================================================================
* Date:           Tue Dec  9 15:56:08 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.23|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   68|   68|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 69


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 69
* Pipeline: 1
  Pipeline-0: II = 1, D = 69, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
* FSM state operations: 

 <State 1>: 7.79ns
ST_1: X_read [1/1] 0.00ns
_ifconv:0  %X_read = call double @_ssdm_op_Read.ap_auto.double(double %X) nounwind

ST_1: p_Val2_s [1/1] 0.00ns
_ifconv:2  %p_Val2_s = bitcast double %X_read to i64

ST_1: tmp [1/1] 0.00ns
_ifconv:3  %tmp = trunc i64 %p_Val2_s to i63

ST_1: p_Result_s [1/1] 0.00ns
_ifconv:4  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp)

ST_1: ret_i_i_i_i_i [1/1] 0.00ns
_ifconv:5  %ret_i_i_i_i_i = bitcast i64 %p_Result_s to double

ST_1: tmp_s [6/6] 7.79ns
_ifconv:6  %tmp_s = fmul double %ret_i_i_i_i_i, 2.316419e-01


 <State 2>: 7.79ns
ST_2: tmp_s [5/6] 7.79ns
_ifconv:6  %tmp_s = fmul double %ret_i_i_i_i_i, 2.316419e-01


 <State 3>: 7.79ns
ST_3: tmp_s [4/6] 7.79ns
_ifconv:6  %tmp_s = fmul double %ret_i_i_i_i_i, 2.316419e-01


 <State 4>: 7.79ns
ST_4: tmp_s [3/6] 7.79ns
_ifconv:6  %tmp_s = fmul double %ret_i_i_i_i_i, 2.316419e-01


 <State 5>: 7.79ns
ST_5: tmp_s [2/6] 7.79ns
_ifconv:6  %tmp_s = fmul double %ret_i_i_i_i_i, 2.316419e-01


 <State 6>: 7.79ns
ST_6: tmp_s [1/6] 7.79ns
_ifconv:6  %tmp_s = fmul double %ret_i_i_i_i_i, 2.316419e-01


 <State 7>: 8.23ns
ST_7: tmp_11 [5/5] 8.23ns
_ifconv:7  %tmp_11 = fadd double %tmp_s, 1.000000e+00


 <State 8>: 8.23ns
ST_8: tmp_11 [4/5] 8.23ns
_ifconv:7  %tmp_11 = fadd double %tmp_s, 1.000000e+00


 <State 9>: 8.23ns
ST_9: tmp_11 [3/5] 8.23ns
_ifconv:7  %tmp_11 = fadd double %tmp_s, 1.000000e+00


 <State 10>: 8.23ns
ST_10: tmp_11 [2/5] 8.23ns
_ifconv:7  %tmp_11 = fadd double %tmp_s, 1.000000e+00


 <State 11>: 8.23ns
ST_11: tmp_11 [1/5] 8.23ns
_ifconv:7  %tmp_11 = fadd double %tmp_s, 1.000000e+00


 <State 12>: 7.91ns
ST_12: K [11/11] 7.91ns
_ifconv:8  %K = call double @_ssdm_op_DRecip.f64(double %tmp_11)


 <State 13>: 7.91ns
ST_13: K [10/11] 7.91ns
_ifconv:8  %K = call double @_ssdm_op_DRecip.f64(double %tmp_11)


 <State 14>: 7.91ns
ST_14: K [9/11] 7.91ns
_ifconv:8  %K = call double @_ssdm_op_DRecip.f64(double %tmp_11)


 <State 15>: 7.91ns
ST_15: K [8/11] 7.91ns
_ifconv:8  %K = call double @_ssdm_op_DRecip.f64(double %tmp_11)


 <State 16>: 7.91ns
ST_16: K [7/11] 7.91ns
_ifconv:8  %K = call double @_ssdm_op_DRecip.f64(double %tmp_11)


 <State 17>: 7.91ns
ST_17: K [6/11] 7.91ns
_ifconv:8  %K = call double @_ssdm_op_DRecip.f64(double %tmp_11)


 <State 18>: 7.91ns
ST_18: K [5/11] 7.91ns
_ifconv:8  %K = call double @_ssdm_op_DRecip.f64(double %tmp_11)


 <State 19>: 7.91ns
ST_19: K [4/11] 7.91ns
_ifconv:8  %K = call double @_ssdm_op_DRecip.f64(double %tmp_11)


 <State 20>: 7.91ns
ST_20: K [3/11] 7.91ns
_ifconv:8  %K = call double @_ssdm_op_DRecip.f64(double %tmp_11)


 <State 21>: 7.91ns
ST_21: K [2/11] 7.91ns
_ifconv:8  %K = call double @_ssdm_op_DRecip.f64(double %tmp_11)


 <State 22>: 7.91ns
ST_22: K [1/11] 7.91ns
_ifconv:8  %K = call double @_ssdm_op_DRecip.f64(double %tmp_11)

ST_22: tmp_12 [6/6] 7.79ns
_ifconv:9  %tmp_12 = fmul double %X_read, %X_read

ST_22: tmp_29 [3/3] 4.55ns
_ifconv:28  %tmp_29 = fcmp olt double %X_read, 0.000000e+00


 <State 23>: 7.79ns
ST_23: tmp_12 [5/6] 7.79ns
_ifconv:9  %tmp_12 = fmul double %X_read, %X_read

ST_23: pow7 [6/6] 7.79ns
_ifconv:17  %pow7 = fmul double %K, %K

ST_23: tmp_29 [2/3] 4.55ns
_ifconv:28  %tmp_29 = fcmp olt double %X_read, 0.000000e+00


 <State 24>: 7.79ns
ST_24: tmp_12 [4/6] 7.79ns
_ifconv:9  %tmp_12 = fmul double %X_read, %X_read

ST_24: pow7 [5/6] 7.79ns
_ifconv:17  %pow7 = fmul double %K, %K

ST_24: tmp_29 [1/3] 4.55ns
_ifconv:28  %tmp_29 = fcmp olt double %X_read, 0.000000e+00


 <State 25>: 7.79ns
ST_25: tmp_12 [3/6] 7.79ns
_ifconv:9  %tmp_12 = fmul double %X_read, %X_read

ST_25: tmp_17 [6/6] 7.79ns
_ifconv:14  %tmp_17 = fmul double %K, 0xBFD6D1F0E5A8325B

ST_25: pow7 [4/6] 7.79ns
_ifconv:17  %pow7 = fmul double %K, %K


 <State 26>: 7.79ns
ST_26: tmp_12 [2/6] 7.79ns
_ifconv:9  %tmp_12 = fmul double %X_read, %X_read

ST_26: tmp_17 [5/6] 7.79ns
_ifconv:14  %tmp_17 = fmul double %K, 0xBFD6D1F0E5A8325B

ST_26: pow7 [3/6] 7.79ns
_ifconv:17  %pow7 = fmul double %K, %K


 <State 27>: 7.79ns
ST_27: tmp_12 [1/6] 7.79ns
_ifconv:9  %tmp_12 = fmul double %X_read, %X_read

ST_27: tmp_17 [4/6] 7.79ns
_ifconv:14  %tmp_17 = fmul double %K, 0xBFD6D1F0E5A8325B

ST_27: pow7 [2/6] 7.79ns
_ifconv:17  %pow7 = fmul double %K, %K


 <State 28>: 7.79ns
ST_28: tmp_13 [6/6] 7.79ns
_ifconv:10  %tmp_13 = fmul double %tmp_12, -5.000000e-01

ST_28: tmp_17 [3/6] 7.79ns
_ifconv:14  %tmp_17 = fmul double %K, 0xBFD6D1F0E5A8325B

ST_28: pow7 [1/6] 7.79ns
_ifconv:17  %pow7 = fmul double %K, %K


 <State 29>: 7.79ns
ST_29: tmp_13 [5/6] 7.79ns
_ifconv:10  %tmp_13 = fmul double %tmp_12, -5.000000e-01

ST_29: tmp_17 [2/6] 7.79ns
_ifconv:14  %tmp_17 = fmul double %K, 0xBFD6D1F0E5A8325B

ST_29: tmp_20 [6/6] 7.79ns
_ifconv:18  %tmp_20 = fmul double %pow7, %K


 <State 30>: 7.79ns
ST_30: tmp_13 [4/6] 7.79ns
_ifconv:10  %tmp_13 = fmul double %tmp_12, -5.000000e-01

ST_30: tmp_17 [1/6] 7.79ns
_ifconv:14  %tmp_17 = fmul double %K, 0xBFD6D1F0E5A8325B

ST_30: tmp_20 [5/6] 7.79ns
_ifconv:18  %tmp_20 = fmul double %pow7, %K


 <State 31>: 7.79ns
ST_31: tmp_13 [3/6] 7.79ns
_ifconv:10  %tmp_13 = fmul double %tmp_12, -5.000000e-01

ST_31: tmp_16 [6/6] 7.79ns
_ifconv:13  %tmp_16 = fmul double %K, 0x3FD470BF3A92F8EC

ST_31: tmp_18 [6/6] 7.79ns
_ifconv:15  %tmp_18 = fmul double %tmp_17, %K

ST_31: tmp_20 [4/6] 7.79ns
_ifconv:18  %tmp_20 = fmul double %pow7, %K


 <State 32>: 7.79ns
ST_32: tmp_13 [2/6] 7.79ns
_ifconv:10  %tmp_13 = fmul double %tmp_12, -5.000000e-01

ST_32: tmp_16 [5/6] 7.79ns
_ifconv:13  %tmp_16 = fmul double %K, 0x3FD470BF3A92F8EC

ST_32: tmp_18 [5/6] 7.79ns
_ifconv:15  %tmp_18 = fmul double %tmp_17, %K

ST_32: tmp_20 [3/6] 7.79ns
_ifconv:18  %tmp_20 = fmul double %pow7, %K


 <State 33>: 7.79ns
ST_33: tmp_13 [1/6] 7.79ns
_ifconv:10  %tmp_13 = fmul double %tmp_12, -5.000000e-01

ST_33: tmp_16 [4/6] 7.79ns
_ifconv:13  %tmp_16 = fmul double %K, 0x3FD470BF3A92F8EC

ST_33: tmp_18 [4/6] 7.79ns
_ifconv:15  %tmp_18 = fmul double %tmp_17, %K

ST_33: tmp_20 [2/6] 7.79ns
_ifconv:18  %tmp_20 = fmul double %pow7, %K


 <State 34>: 7.79ns
ST_34: tmp_14 [18/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_34: tmp_16 [3/6] 7.79ns
_ifconv:13  %tmp_16 = fmul double %K, 0x3FD470BF3A92F8EC

ST_34: tmp_18 [3/6] 7.79ns
_ifconv:15  %tmp_18 = fmul double %tmp_17, %K

ST_34: tmp_20 [1/6] 7.79ns
_ifconv:18  %tmp_20 = fmul double %pow7, %K


 <State 35>: 7.79ns
ST_35: tmp_14 [17/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_35: tmp_16 [2/6] 7.79ns
_ifconv:13  %tmp_16 = fmul double %K, 0x3FD470BF3A92F8EC

ST_35: tmp_18 [2/6] 7.79ns
_ifconv:15  %tmp_18 = fmul double %tmp_17, %K

ST_35: tmp_23 [6/6] 7.79ns
_ifconv:21  %tmp_23 = fmul double %tmp_20, %K


 <State 36>: 7.79ns
ST_36: tmp_14 [16/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_36: tmp_16 [1/6] 7.79ns
_ifconv:13  %tmp_16 = fmul double %K, 0x3FD470BF3A92F8EC

ST_36: tmp_18 [1/6] 7.79ns
_ifconv:15  %tmp_18 = fmul double %tmp_17, %K

ST_36: tmp_21 [6/6] 7.79ns
_ifconv:19  %tmp_21 = fmul double %tmp_20, 0x3FFC80EF025F5E68

ST_36: tmp_23 [5/6] 7.79ns
_ifconv:21  %tmp_23 = fmul double %tmp_20, %K


 <State 37>: 8.23ns
ST_37: tmp_14 [15/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_37: tmp_19 [5/5] 8.23ns
_ifconv:16  %tmp_19 = fadd double %tmp_16, %tmp_18

ST_37: tmp_21 [5/6] 7.79ns
_ifconv:19  %tmp_21 = fmul double %tmp_20, 0x3FFC80EF025F5E68

ST_37: tmp_23 [4/6] 7.79ns
_ifconv:21  %tmp_23 = fmul double %tmp_20, %K


 <State 38>: 8.23ns
ST_38: tmp_14 [14/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_38: tmp_19 [4/5] 8.23ns
_ifconv:16  %tmp_19 = fadd double %tmp_16, %tmp_18

ST_38: tmp_21 [4/6] 7.79ns
_ifconv:19  %tmp_21 = fmul double %tmp_20, 0x3FFC80EF025F5E68

ST_38: tmp_23 [3/6] 7.79ns
_ifconv:21  %tmp_23 = fmul double %tmp_20, %K


 <State 39>: 8.23ns
ST_39: tmp_14 [13/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_39: tmp_19 [3/5] 8.23ns
_ifconv:16  %tmp_19 = fadd double %tmp_16, %tmp_18

ST_39: tmp_21 [3/6] 7.79ns
_ifconv:19  %tmp_21 = fmul double %tmp_20, 0x3FFC80EF025F5E68

ST_39: tmp_23 [2/6] 7.79ns
_ifconv:21  %tmp_23 = fmul double %tmp_20, %K


 <State 40>: 8.23ns
ST_40: tmp_14 [12/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_40: tmp_19 [2/5] 8.23ns
_ifconv:16  %tmp_19 = fadd double %tmp_16, %tmp_18

ST_40: tmp_21 [2/6] 7.79ns
_ifconv:19  %tmp_21 = fmul double %tmp_20, 0x3FFC80EF025F5E68

ST_40: tmp_23 [1/6] 7.79ns
_ifconv:21  %tmp_23 = fmul double %tmp_20, %K


 <State 41>: 8.23ns
ST_41: tmp_14 [11/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_41: tmp_19 [1/5] 8.23ns
_ifconv:16  %tmp_19 = fadd double %tmp_16, %tmp_18

ST_41: tmp_21 [1/6] 7.79ns
_ifconv:19  %tmp_21 = fmul double %tmp_20, 0x3FFC80EF025F5E68

ST_41: tmp_24 [6/6] 7.79ns
_ifconv:22  %tmp_24 = fmul double %tmp_23, 0xBFFD23DD4EF278D0

ST_41: tmp_26 [6/6] 7.79ns
_ifconv:24  %tmp_26 = fmul double %tmp_23, %K


 <State 42>: 8.23ns
ST_42: tmp_14 [10/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_42: tmp_22 [5/5] 8.23ns
_ifconv:20  %tmp_22 = fadd double %tmp_19, %tmp_21

ST_42: tmp_24 [5/6] 7.79ns
_ifconv:22  %tmp_24 = fmul double %tmp_23, 0xBFFD23DD4EF278D0

ST_42: tmp_26 [5/6] 7.79ns
_ifconv:24  %tmp_26 = fmul double %tmp_23, %K


 <State 43>: 8.23ns
ST_43: tmp_14 [9/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_43: tmp_22 [4/5] 8.23ns
_ifconv:20  %tmp_22 = fadd double %tmp_19, %tmp_21

ST_43: tmp_24 [4/6] 7.79ns
_ifconv:22  %tmp_24 = fmul double %tmp_23, 0xBFFD23DD4EF278D0

ST_43: tmp_26 [4/6] 7.79ns
_ifconv:24  %tmp_26 = fmul double %tmp_23, %K


 <State 44>: 8.23ns
ST_44: tmp_14 [8/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_44: tmp_22 [3/5] 8.23ns
_ifconv:20  %tmp_22 = fadd double %tmp_19, %tmp_21

ST_44: tmp_24 [3/6] 7.79ns
_ifconv:22  %tmp_24 = fmul double %tmp_23, 0xBFFD23DD4EF278D0

ST_44: tmp_26 [3/6] 7.79ns
_ifconv:24  %tmp_26 = fmul double %tmp_23, %K


 <State 45>: 8.23ns
ST_45: tmp_14 [7/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_45: tmp_22 [2/5] 8.23ns
_ifconv:20  %tmp_22 = fadd double %tmp_19, %tmp_21

ST_45: tmp_24 [2/6] 7.79ns
_ifconv:22  %tmp_24 = fmul double %tmp_23, 0xBFFD23DD4EF278D0

ST_45: tmp_26 [2/6] 7.79ns
_ifconv:24  %tmp_26 = fmul double %tmp_23, %K


 <State 46>: 8.23ns
ST_46: tmp_14 [6/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_46: tmp_22 [1/5] 8.23ns
_ifconv:20  %tmp_22 = fadd double %tmp_19, %tmp_21

ST_46: tmp_24 [1/6] 7.79ns
_ifconv:22  %tmp_24 = fmul double %tmp_23, 0xBFFD23DD4EF278D0

ST_46: tmp_26 [1/6] 7.79ns
_ifconv:24  %tmp_26 = fmul double %tmp_23, %K


 <State 47>: 8.23ns
ST_47: tmp_14 [5/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_47: tmp_25 [5/5] 8.23ns
_ifconv:23  %tmp_25 = fadd double %tmp_22, %tmp_24

ST_47: tmp_27 [6/6] 7.79ns
_ifconv:25  %tmp_27 = fmul double %tmp_26, 0x3FF548CDD6F42943


 <State 48>: 8.23ns
ST_48: tmp_14 [4/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_48: tmp_25 [4/5] 8.23ns
_ifconv:23  %tmp_25 = fadd double %tmp_22, %tmp_24

ST_48: tmp_27 [5/6] 7.79ns
_ifconv:25  %tmp_27 = fmul double %tmp_26, 0x3FF548CDD6F42943


 <State 49>: 8.23ns
ST_49: tmp_14 [3/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_49: tmp_25 [3/5] 8.23ns
_ifconv:23  %tmp_25 = fadd double %tmp_22, %tmp_24

ST_49: tmp_27 [4/6] 7.79ns
_ifconv:25  %tmp_27 = fmul double %tmp_26, 0x3FF548CDD6F42943


 <State 50>: 8.23ns
ST_50: tmp_14 [2/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_50: tmp_25 [2/5] 8.23ns
_ifconv:23  %tmp_25 = fadd double %tmp_22, %tmp_24

ST_50: tmp_27 [3/6] 7.79ns
_ifconv:25  %tmp_27 = fmul double %tmp_26, 0x3FF548CDD6F42943


 <State 51>: 8.23ns
ST_51: tmp_14 [1/18] 7.32ns
_ifconv:11  %tmp_14 = call double @llvm.exp.f64(double %tmp_13)

ST_51: tmp_25 [1/5] 8.23ns
_ifconv:23  %tmp_25 = fadd double %tmp_22, %tmp_24

ST_51: tmp_27 [2/6] 7.79ns
_ifconv:25  %tmp_27 = fmul double %tmp_26, 0x3FF548CDD6F42943


 <State 52>: 7.79ns
ST_52: tmp_15 [6/6] 7.79ns
_ifconv:12  %tmp_15 = fmul double %tmp_14, 0x3FD9884533D43651

ST_52: tmp_27 [1/6] 7.79ns
_ifconv:25  %tmp_27 = fmul double %tmp_26, 0x3FF548CDD6F42943


 <State 53>: 8.23ns
ST_53: tmp_15 [5/6] 7.79ns
_ifconv:12  %tmp_15 = fmul double %tmp_14, 0x3FD9884533D43651

ST_53: tmp_28 [5/5] 8.23ns
_ifconv:26  %tmp_28 = fadd double %tmp_25, %tmp_27


 <State 54>: 8.23ns
ST_54: tmp_15 [4/6] 7.79ns
_ifconv:12  %tmp_15 = fmul double %tmp_14, 0x3FD9884533D43651

ST_54: tmp_28 [4/5] 8.23ns
_ifconv:26  %tmp_28 = fadd double %tmp_25, %tmp_27


 <State 55>: 8.23ns
ST_55: tmp_15 [3/6] 7.79ns
_ifconv:12  %tmp_15 = fmul double %tmp_14, 0x3FD9884533D43651

ST_55: tmp_28 [3/5] 8.23ns
_ifconv:26  %tmp_28 = fadd double %tmp_25, %tmp_27


 <State 56>: 8.23ns
ST_56: tmp_15 [2/6] 7.79ns
_ifconv:12  %tmp_15 = fmul double %tmp_14, 0x3FD9884533D43651

ST_56: tmp_28 [2/5] 8.23ns
_ifconv:26  %tmp_28 = fadd double %tmp_25, %tmp_27


 <State 57>: 8.23ns
ST_57: tmp_15 [1/6] 7.79ns
_ifconv:12  %tmp_15 = fmul double %tmp_14, 0x3FD9884533D43651

ST_57: tmp_28 [1/5] 8.23ns
_ifconv:26  %tmp_28 = fadd double %tmp_25, %tmp_27


 <State 58>: 7.79ns
ST_58: w [6/6] 7.79ns
_ifconv:27  %w = fmul double %tmp_15, %tmp_28


 <State 59>: 7.79ns
ST_59: w [5/6] 7.79ns
_ifconv:27  %w = fmul double %tmp_15, %tmp_28


 <State 60>: 7.79ns
ST_60: w [4/6] 7.79ns
_ifconv:27  %w = fmul double %tmp_15, %tmp_28


 <State 61>: 7.79ns
ST_61: w [3/6] 7.79ns
_ifconv:27  %w = fmul double %tmp_15, %tmp_28


 <State 62>: 7.79ns
ST_62: w [2/6] 7.79ns
_ifconv:27  %w = fmul double %tmp_15, %tmp_28


 <State 63>: 7.79ns
ST_63: w [1/6] 7.79ns
_ifconv:27  %w = fmul double %tmp_15, %tmp_28


 <State 64>: 8.23ns
ST_64: tmp_30 [5/5] 8.23ns
_ifconv:29  %tmp_30 = fsub double 1.000000e+00, %w


 <State 65>: 8.23ns
ST_65: tmp_30 [4/5] 8.23ns
_ifconv:29  %tmp_30 = fsub double 1.000000e+00, %w


 <State 66>: 8.23ns
ST_66: tmp_30 [3/5] 8.23ns
_ifconv:29  %tmp_30 = fsub double 1.000000e+00, %w


 <State 67>: 8.23ns
ST_67: tmp_30 [2/5] 8.23ns
_ifconv:29  %tmp_30 = fsub double 1.000000e+00, %w


 <State 68>: 8.23ns
ST_68: tmp_30 [1/5] 8.23ns
_ifconv:29  %tmp_30 = fsub double 1.000000e+00, %w


 <State 69>: 1.37ns
ST_69: stg_227 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_69: tmp_31 [1/1] 1.37ns
_ifconv:30  %tmp_31 = select i1 %tmp_29, double %w, double %tmp_30

ST_69: stg_229 [1/1] 0.00ns
_ifconv:31  ret double %tmp_31



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
