

================================================================
== Vitis HLS Report for 'activation_accelerator'
================================================================
* Date:           Tue Oct 14 11:18:25 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                              |                                                   |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_346  |activation_accelerator_Pipeline_VITIS_LOOP_145_18  |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_384  |activation_accelerator_Pipeline_VITIS_LOOP_145_17  |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_422  |activation_accelerator_Pipeline_VITIS_LOOP_145_16  |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_460  |activation_accelerator_Pipeline_VITIS_LOOP_145_15  |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_498  |activation_accelerator_Pipeline_VITIS_LOOP_145_13  |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_536  |activation_accelerator_Pipeline_VITIS_LOOP_145_14  |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_574  |activation_accelerator_Pipeline_VITIS_LOOP_145_12  |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_612   |activation_accelerator_Pipeline_VITIS_LOOP_145_1   |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_650  |activation_accelerator_Pipeline_VITIS_LOOP_145_11  |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_782_4_fu_688   |activation_accelerator_Pipeline_VITIS_LOOP_782_4   |    49155|    49155|   0.492 ms|   0.492 ms|  49155|  49155|       no|
        |grp_float_layer_norm2_fu_727                                  |float_layer_norm2                                  |    11078|    11078|   0.111 ms|   0.111 ms|  11078|  11078|       no|
        |grp_float_rms_norm2_fu_779                                    |float_rms_norm2                                    |     6316|     6316|  63.160 us|  63.160 us|   6316|   6316|       no|
        |grp_float_silu2_fu_831                                        |float_silu2                                        |     1562|     1562|  15.620 us|  15.620 us|   1562|   1562|       no|
        |grp_float_gelu2_fu_883                                        |float_gelu2                                        |     1625|     1625|  16.250 us|  16.250 us|   1625|   1625|       no|
        |grp_float_Multiply2_fu_935                                    |float_Multiply2                                    |     1542|     1542|  15.420 us|  15.420 us|   1542|   1542|       no|
        |grp_float_safe_softmax2_fu_1003                               |float_safe_softmax2                                |     7874|     7874|  78.740 us|  78.740 us|   7874|   7874|       no|
        |grp_float_add2_fu_1055                                        |float_add2                                         |     1543|     1543|  15.430 us|  15.430 us|   1543|   1543|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_741_3_fu_1123  |activation_accelerator_Pipeline_VITIS_LOOP_741_3   |        ?|        ?|          ?|          ?|      ?|      ?|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_728_1_fu_1163  |activation_accelerator_Pipeline_VITIS_LOOP_728_1   |    49155|    49155|   0.492 ms|   0.492 ms|  49155|  49155|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_731_2_fu_1172  |activation_accelerator_Pipeline_VITIS_LOOP_731_2   |    49155|    49155|   0.492 ms|   0.492 ms|  49155|  49155|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      12|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |      128|  8847|  893765|  755589|    0|
|Memory           |      412|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|   14468|    -|
|Register         |        -|     -|     299|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      540|  8847|  894064|  770069|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |      187|   708|     381|     657|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+------+--------+--------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+------+--------+--------+-----+
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_612   |activation_accelerator_Pipeline_VITIS_LOOP_145_1   |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_650  |activation_accelerator_Pipeline_VITIS_LOOP_145_11  |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_574  |activation_accelerator_Pipeline_VITIS_LOOP_145_12  |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_498  |activation_accelerator_Pipeline_VITIS_LOOP_145_13  |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_536  |activation_accelerator_Pipeline_VITIS_LOOP_145_14  |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_460  |activation_accelerator_Pipeline_VITIS_LOOP_145_15  |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_422  |activation_accelerator_Pipeline_VITIS_LOOP_145_16  |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_384  |activation_accelerator_Pipeline_VITIS_LOOP_145_17  |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_346  |activation_accelerator_Pipeline_VITIS_LOOP_145_18  |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_728_1_fu_1163  |activation_accelerator_Pipeline_VITIS_LOOP_728_1   |        0|     0|      69|      85|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_731_2_fu_1172  |activation_accelerator_Pipeline_VITIS_LOOP_731_2   |        0|     0|      69|      85|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_741_3_fu_1123  |activation_accelerator_Pipeline_VITIS_LOOP_741_3   |        0|     0|     158|     979|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_782_4_fu_688   |activation_accelerator_Pipeline_VITIS_LOOP_782_4   |        0|     0|      41|     150|    0|
    |control_s_axi_U                                               |control_s_axi                                      |        0|     0|     322|     552|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1547                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1548                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1549                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1550                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1551                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1552                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1553                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1554                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1555                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1556                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1557                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1558                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1559                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1560                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1561                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1562                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1563                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1564                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1565                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1566                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1567                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1568                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1569                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1570                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1571                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1572                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1573                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1574                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1575                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1576                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1577                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1578                          |fadd_32ns_32ns_32_4_full_dsp_1                     |        0|     2|     227|     214|    0|
    |grp_float_Multiply2_fu_935                                    |float_Multiply2                                    |        0|    96|    6834|    4470|    0|
    |grp_float_add2_fu_1055                                        |float_add2                                         |        0|     0|    2740|     150|    0|
    |grp_float_gelu2_fu_883                                        |float_gelu2                                        |        0|  8032|  801048|  639766|    0|
    |grp_float_layer_norm2_fu_727                                  |float_layer_norm2                                  |        0|    97|   18264|   16976|    0|
    |grp_float_rms_norm2_fu_779                                    |float_rms_norm2                                    |        0|    55|    9212|    7935|    0|
    |grp_float_safe_softmax2_fu_1003                               |float_safe_softmax2                                |      128|   119|   16622|   30456|    0|
    |grp_float_silu2_fu_831                                        |float_silu2                                        |        0|   384|   28602|   42358|    0|
    |gmem0_m_axi_U                                                 |gmem0_m_axi                                        |        0|     0|     735|    1371|    0|
    |gmem1_m_axi_U                                                 |gmem1_m_axi                                        |        0|     0|     735|    1371|    0|
    |gmem2_m_axi_U                                                 |gmem2_m_axi                                        |        0|     0|     735|    1371|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+------+--------+--------+-----+
    |Total                                                         |                                                   |      128|  8847|  893765|  755589|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                                     Memory                                    |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |buf0_U                                                                         |buf0_RAM_AUTO_1R1W                                                                |       46|  0|   0|    0|  49152|   16|     1|       786432|
    |buf1_U                                                                         |buf0_RAM_AUTO_1R1W                                                                |       46|  0|   0|    0|  49152|   16|     1|       786432|
    |x_U                                                                            |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_1_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_2_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_3_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_4_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_5_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_6_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_7_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_8_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_9_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_10_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_11_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_12_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_13_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_14_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_15_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_U                                                                            |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_1_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_2_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_3_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_4_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_5_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_6_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_7_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_8_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_9_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_10_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_11_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_12_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_13_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_14_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_15_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                                          |                                                                                  |      412|  0|   0|    0| 245760| 1312|    50|      5505024|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state17_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state18_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state26_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  12|           6|           6|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                         Name                                         | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0  |   54|         10|   12|        120|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0       |   54|         10|    1|         10|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0        |   49|          9|   16|        144|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0  |   54|         10|   12|        120|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0       |   54|         10|    1|         10|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0        |   49|          9|   16|        144|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0  |   54|         10|   12|        120|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0       |   54|         10|    1|         10|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0        |   49|          9|   16|        144|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0  |   54|         10|   12|        120|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0       |   54|         10|    1|         10|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0        |   49|          9|   16|        144|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0  |   54|         10|   12|        120|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0       |   54|         10|    1|         10|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0        |   49|          9|   16|        144|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0  |   54|         10|   12|        120|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0       |   54|         10|    1|         10|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0        |   49|          9|   16|        144|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0  |   54|         10|   12|        120|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0       |   54|         10|    1|         10|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0        |   49|          9|   16|        144|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0  |   54|         10|   12|        120|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0       |   54|         10|    1|         10|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0        |   49|          9|   16|        144|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0  |   54|         10|   12|        120|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0       |   54|         10|    1|         10|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0        |   49|          9|   16|        144|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0    |   54|         10|   12|        120|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1    |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0         |   54|         10|    1|         10|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1         |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0          |   49|          9|   16|        144|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1          |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0         |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1         |   43|          8|    1|          8|
    |ap_NS_fsm                                                                             |  135|         27|    1|         27|
    |buf0_address0                                                                         |   54|         10|   16|        160|
    |buf0_ce0                                                                              |   54|         10|    1|         10|
    |buf0_we0                                                                              |    9|          2|    1|          2|
    |buf1_address0                                                                         |   26|          5|   16|         80|
    |buf1_ce0                                                                              |   26|          5|    1|          5|
    |buf1_we0                                                                              |    9|          2|    1|          2|
    |gmem0_ARADDR                                                                          |   14|          3|   64|        192|
    |gmem0_ARLEN                                                                           |   14|          3|   32|         96|
    |gmem0_ARVALID                                                                         |   14|          3|    1|          3|
    |gmem0_RREADY                                                                          |    9|          2|    1|          2|
    |gmem0_blk_n_AR                                                                        |    9|          2|    1|          2|
    |gmem1_ARADDR                                                                          |   14|          3|   64|        192|
    |gmem1_ARLEN                                                                           |   14|          3|   32|         96|
    |gmem1_ARVALID                                                                         |   14|          3|    1|          3|
    |gmem1_RREADY                                                                          |    9|          2|    1|          2|
    |gmem1_blk_n_AR                                                                        |    9|          2|    1|          2|
    |gmem2_AWADDR                                                                          |   14|          3|   64|        192|
    |gmem2_AWLEN                                                                           |   14|          3|   32|         96|
    |gmem2_AWVALID                                                                         |   14|          3|    1|          3|
    |gmem2_BREADY                                                                          |   14|          3|    1|          3|
    |gmem2_WVALID                                                                          |    9|          2|    1|          2|
    |gmem2_blk_n_AW                                                                        |    9|          2|    1|          2|
    |gmem2_blk_n_B                                                                         |    9|          2|    1|          2|
    |grp_fu_1282_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1282_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1282_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1286_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1286_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1286_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1290_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1290_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1290_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1294_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1294_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1294_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1298_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1298_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1298_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1302_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1302_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1302_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1306_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1306_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1306_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1310_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1310_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1310_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1314_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1314_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1314_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1318_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1318_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1318_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1322_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1322_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1322_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1326_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1326_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1326_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1330_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1330_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1330_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1334_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1334_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1334_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1338_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1338_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1338_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1342_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1342_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1342_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1346_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1346_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1346_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1350_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1350_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1350_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1354_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1354_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1354_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1358_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1358_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1358_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1362_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1362_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1362_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1366_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1366_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1366_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1370_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1370_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1370_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1374_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1374_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1374_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1378_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1378_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1378_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1382_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1382_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1382_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1386_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1386_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1386_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1390_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1390_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1390_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1394_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1394_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1394_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1398_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1398_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1398_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1402_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1402_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1402_p1                                                                        |   14|          3|   32|         96|
    |grp_fu_1406_ce                                                                        |   14|          3|    1|          3|
    |grp_fu_1406_p0                                                                        |   14|          3|   32|         96|
    |grp_fu_1406_p1                                                                        |   14|          3|   32|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0                                |   54|         10|   12|        120|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0                                     |   54|         10|    1|         10|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0                                      |   49|          9|   16|        144|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0                                |   54|         10|   12|        120|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0                                     |   54|         10|    1|         10|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0                                      |   49|          9|   16|        144|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0                                |   54|         10|   12|        120|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0                                     |   54|         10|    1|         10|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0                                      |   49|          9|   16|        144|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0                                |   54|         10|   12|        120|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0                                     |   54|         10|    1|         10|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0                                      |   49|          9|   16|        144|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0                                |   54|         10|   12|        120|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0                                     |   54|         10|    1|         10|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0                                      |   49|          9|   16|        144|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0                                |   54|         10|   12|        120|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0                                     |   54|         10|    1|         10|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0                                      |   49|          9|   16|        144|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1                                     |   43|          8|    1|          8|
    |x_10_address0                                                                         |   65|         15|   12|        180|
    |x_10_address1                                                                         |   43|          8|   12|         96|
    |x_10_ce0                                                                              |   65|         15|    1|         15|
    |x_10_ce1                                                                              |   43|          8|    1|          8|
    |x_10_d0                                                                               |   43|          8|   32|        256|
    |x_10_we0                                                                              |   43|          8|    1|          8|
    |x_11_address0                                                                         |   65|         15|   12|        180|
    |x_11_address1                                                                         |   43|          8|   12|         96|
    |x_11_ce0                                                                              |   65|         15|    1|         15|
    |x_11_ce1                                                                              |   43|          8|    1|          8|
    |x_11_d0                                                                               |   43|          8|   32|        256|
    |x_11_we0                                                                              |   43|          8|    1|          8|
    |x_12_address0                                                                         |   65|         15|   12|        180|
    |x_12_address1                                                                         |   43|          8|   12|         96|
    |x_12_ce0                                                                              |   65|         15|    1|         15|
    |x_12_ce1                                                                              |   43|          8|    1|          8|
    |x_12_d0                                                                               |   43|          8|   32|        256|
    |x_12_we0                                                                              |   43|          8|    1|          8|
    |x_13_address0                                                                         |   65|         15|   12|        180|
    |x_13_address1                                                                         |   43|          8|   12|         96|
    |x_13_ce0                                                                              |   65|         15|    1|         15|
    |x_13_ce1                                                                              |   43|          8|    1|          8|
    |x_13_d0                                                                               |   43|          8|   32|        256|
    |x_13_we0                                                                              |   43|          8|    1|          8|
    |x_14_address0                                                                         |   65|         15|   12|        180|
    |x_14_address1                                                                         |   43|          8|   12|         96|
    |x_14_ce0                                                                              |   65|         15|    1|         15|
    |x_14_ce1                                                                              |   43|          8|    1|          8|
    |x_14_d0                                                                               |   43|          8|   32|        256|
    |x_14_we0                                                                              |   43|          8|    1|          8|
    |x_15_address0                                                                         |   65|         15|   12|        180|
    |x_15_address1                                                                         |   43|          8|   12|         96|
    |x_15_ce0                                                                              |   65|         15|    1|         15|
    |x_15_ce1                                                                              |   43|          8|    1|          8|
    |x_15_d0                                                                               |   43|          8|   32|        256|
    |x_15_we0                                                                              |   43|          8|    1|          8|
    |x_1_address0                                                                          |   65|         15|   12|        180|
    |x_1_address1                                                                          |   43|          8|   12|         96|
    |x_1_ce0                                                                               |   65|         15|    1|         15|
    |x_1_ce1                                                                               |   43|          8|    1|          8|
    |x_1_d0                                                                                |   43|          8|   32|        256|
    |x_1_we0                                                                               |   43|          8|    1|          8|
    |x_2_address0                                                                          |   65|         15|   12|        180|
    |x_2_address1                                                                          |   43|          8|   12|         96|
    |x_2_ce0                                                                               |   65|         15|    1|         15|
    |x_2_ce1                                                                               |   43|          8|    1|          8|
    |x_2_d0                                                                                |   43|          8|   32|        256|
    |x_2_we0                                                                               |   43|          8|    1|          8|
    |x_3_address0                                                                          |   65|         15|   12|        180|
    |x_3_address1                                                                          |   43|          8|   12|         96|
    |x_3_ce0                                                                               |   65|         15|    1|         15|
    |x_3_ce1                                                                               |   43|          8|    1|          8|
    |x_3_d0                                                                                |   43|          8|   32|        256|
    |x_3_we0                                                                               |   43|          8|    1|          8|
    |x_4_address0                                                                          |   65|         15|   12|        180|
    |x_4_address1                                                                          |   43|          8|   12|         96|
    |x_4_ce0                                                                               |   65|         15|    1|         15|
    |x_4_ce1                                                                               |   43|          8|    1|          8|
    |x_4_d0                                                                                |   43|          8|   32|        256|
    |x_4_we0                                                                               |   43|          8|    1|          8|
    |x_5_address0                                                                          |   65|         15|   12|        180|
    |x_5_address1                                                                          |   43|          8|   12|         96|
    |x_5_ce0                                                                               |   65|         15|    1|         15|
    |x_5_ce1                                                                               |   43|          8|    1|          8|
    |x_5_d0                                                                                |   43|          8|   32|        256|
    |x_5_we0                                                                               |   43|          8|    1|          8|
    |x_6_address0                                                                          |   65|         15|   12|        180|
    |x_6_address1                                                                          |   43|          8|   12|         96|
    |x_6_ce0                                                                               |   65|         15|    1|         15|
    |x_6_ce1                                                                               |   43|          8|    1|          8|
    |x_6_d0                                                                                |   43|          8|   32|        256|
    |x_6_we0                                                                               |   43|          8|    1|          8|
    |x_7_address0                                                                          |   65|         15|   12|        180|
    |x_7_address1                                                                          |   43|          8|   12|         96|
    |x_7_ce0                                                                               |   65|         15|    1|         15|
    |x_7_ce1                                                                               |   43|          8|    1|          8|
    |x_7_d0                                                                                |   43|          8|   32|        256|
    |x_7_we0                                                                               |   43|          8|    1|          8|
    |x_8_address0                                                                          |   65|         15|   12|        180|
    |x_8_address1                                                                          |   43|          8|   12|         96|
    |x_8_ce0                                                                               |   65|         15|    1|         15|
    |x_8_ce1                                                                               |   43|          8|    1|          8|
    |x_8_d0                                                                                |   43|          8|   32|        256|
    |x_8_we0                                                                               |   43|          8|    1|          8|
    |x_9_address0                                                                          |   65|         15|   12|        180|
    |x_9_address1                                                                          |   43|          8|   12|         96|
    |x_9_ce0                                                                               |   65|         15|    1|         15|
    |x_9_ce1                                                                               |   43|          8|    1|          8|
    |x_9_d0                                                                                |   43|          8|   32|        256|
    |x_9_we0                                                                               |   43|          8|    1|          8|
    |x_address0                                                                            |   65|         15|   12|        180|
    |x_address1                                                                            |   43|          8|   12|         96|
    |x_ce0                                                                                 |   65|         15|    1|         15|
    |x_ce1                                                                                 |   43|          8|    1|          8|
    |x_d0                                                                                  |   43|          8|   32|        256|
    |x_we0                                                                                 |   43|          8|    1|          8|
    |y_10_address0                                                                         |   26|          5|   12|         60|
    |y_10_address1                                                                         |   14|          3|   12|         36|
    |y_10_ce0                                                                              |   26|          5|    1|          5|
    |y_10_ce1                                                                              |   14|          3|    1|          3|
    |y_10_d0                                                                               |   14|          3|   32|         96|
    |y_10_we0                                                                              |   14|          3|    1|          3|
    |y_11_address0                                                                         |   26|          5|   12|         60|
    |y_11_address1                                                                         |   14|          3|   12|         36|
    |y_11_ce0                                                                              |   26|          5|    1|          5|
    |y_11_ce1                                                                              |   14|          3|    1|          3|
    |y_11_d0                                                                               |   14|          3|   32|         96|
    |y_11_we0                                                                              |   14|          3|    1|          3|
    |y_12_address0                                                                         |   26|          5|   12|         60|
    |y_12_address1                                                                         |   14|          3|   12|         36|
    |y_12_ce0                                                                              |   26|          5|    1|          5|
    |y_12_ce1                                                                              |   14|          3|    1|          3|
    |y_12_d0                                                                               |   14|          3|   32|         96|
    |y_12_we0                                                                              |   14|          3|    1|          3|
    |y_13_address0                                                                         |   26|          5|   12|         60|
    |y_13_address1                                                                         |   14|          3|   12|         36|
    |y_13_ce0                                                                              |   26|          5|    1|          5|
    |y_13_ce1                                                                              |   14|          3|    1|          3|
    |y_13_d0                                                                               |   14|          3|   32|         96|
    |y_13_we0                                                                              |   14|          3|    1|          3|
    |y_14_address0                                                                         |   26|          5|   12|         60|
    |y_14_address1                                                                         |   14|          3|   12|         36|
    |y_14_ce0                                                                              |   26|          5|    1|          5|
    |y_14_ce1                                                                              |   14|          3|    1|          3|
    |y_14_d0                                                                               |   14|          3|   32|         96|
    |y_14_we0                                                                              |   14|          3|    1|          3|
    |y_15_address0                                                                         |   26|          5|   12|         60|
    |y_15_address1                                                                         |   14|          3|   12|         36|
    |y_15_ce0                                                                              |   26|          5|    1|          5|
    |y_15_ce1                                                                              |   14|          3|    1|          3|
    |y_15_d0                                                                               |   14|          3|   32|         96|
    |y_15_we0                                                                              |   14|          3|    1|          3|
    |y_1_address0                                                                          |   26|          5|   12|         60|
    |y_1_address1                                                                          |   14|          3|   12|         36|
    |y_1_ce0                                                                               |   26|          5|    1|          5|
    |y_1_ce1                                                                               |   14|          3|    1|          3|
    |y_1_d0                                                                                |   14|          3|   32|         96|
    |y_1_we0                                                                               |   14|          3|    1|          3|
    |y_2_address0                                                                          |   26|          5|   12|         60|
    |y_2_address1                                                                          |   14|          3|   12|         36|
    |y_2_ce0                                                                               |   26|          5|    1|          5|
    |y_2_ce1                                                                               |   14|          3|    1|          3|
    |y_2_d0                                                                                |   14|          3|   32|         96|
    |y_2_we0                                                                               |   14|          3|    1|          3|
    |y_3_address0                                                                          |   26|          5|   12|         60|
    |y_3_address1                                                                          |   14|          3|   12|         36|
    |y_3_ce0                                                                               |   26|          5|    1|          5|
    |y_3_ce1                                                                               |   14|          3|    1|          3|
    |y_3_d0                                                                                |   14|          3|   32|         96|
    |y_3_we0                                                                               |   14|          3|    1|          3|
    |y_4_address0                                                                          |   26|          5|   12|         60|
    |y_4_address1                                                                          |   14|          3|   12|         36|
    |y_4_ce0                                                                               |   26|          5|    1|          5|
    |y_4_ce1                                                                               |   14|          3|    1|          3|
    |y_4_d0                                                                                |   14|          3|   32|         96|
    |y_4_we0                                                                               |   14|          3|    1|          3|
    |y_5_address0                                                                          |   26|          5|   12|         60|
    |y_5_address1                                                                          |   14|          3|   12|         36|
    |y_5_ce0                                                                               |   26|          5|    1|          5|
    |y_5_ce1                                                                               |   14|          3|    1|          3|
    |y_5_d0                                                                                |   14|          3|   32|         96|
    |y_5_we0                                                                               |   14|          3|    1|          3|
    |y_6_address0                                                                          |   26|          5|   12|         60|
    |y_6_address1                                                                          |   14|          3|   12|         36|
    |y_6_ce0                                                                               |   26|          5|    1|          5|
    |y_6_ce1                                                                               |   14|          3|    1|          3|
    |y_6_d0                                                                                |   14|          3|   32|         96|
    |y_6_we0                                                                               |   14|          3|    1|          3|
    |y_7_address0                                                                          |   26|          5|   12|         60|
    |y_7_address1                                                                          |   14|          3|   12|         36|
    |y_7_ce0                                                                               |   26|          5|    1|          5|
    |y_7_ce1                                                                               |   14|          3|    1|          3|
    |y_7_d0                                                                                |   14|          3|   32|         96|
    |y_7_we0                                                                               |   14|          3|    1|          3|
    |y_8_address0                                                                          |   26|          5|   12|         60|
    |y_8_address1                                                                          |   14|          3|   12|         36|
    |y_8_ce0                                                                               |   26|          5|    1|          5|
    |y_8_ce1                                                                               |   14|          3|    1|          3|
    |y_8_d0                                                                                |   14|          3|   32|         96|
    |y_8_we0                                                                               |   14|          3|    1|          3|
    |y_9_address0                                                                          |   26|          5|   12|         60|
    |y_9_address1                                                                          |   14|          3|   12|         36|
    |y_9_ce0                                                                               |   26|          5|    1|          5|
    |y_9_ce1                                                                               |   14|          3|    1|          3|
    |y_9_d0                                                                                |   14|          3|   32|         96|
    |y_9_we0                                                                               |   14|          3|    1|          3|
    |y_address0                                                                            |   26|          5|   12|         60|
    |y_address1                                                                            |   14|          3|   12|         36|
    |y_ce0                                                                                 |   26|          5|    1|          5|
    |y_ce1                                                                                 |   14|          3|    1|          3|
    |y_d0                                                                                  |   14|          3|   32|         96|
    |y_we0                                                                                 |   14|          3|    1|          3|
    +--------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                                 |14468|       2857| 5264|      28040|
    +--------------------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |  26|   0|   26|          0|
    |config_r_read_reg_1241                                                     |  32|   0|   32|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_650_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_574_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_498_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_536_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_460_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_422_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_384_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_346_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_612_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_728_1_fu_1163_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_731_2_fu_1172_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_741_3_fu_1123_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_782_4_fu_688_ap_start_reg   |   1|   0|    1|          0|
    |grp_float_Multiply2_fu_935_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_float_add2_fu_1055_ap_start_reg                                        |   1|   0|    1|          0|
    |grp_float_gelu2_fu_883_ap_start_reg                                        |   1|   0|    1|          0|
    |grp_float_layer_norm2_fu_727_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_float_rms_norm2_fu_779_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_float_safe_softmax2_fu_1003_ap_start_reg                               |   1|   0|    1|          0|
    |grp_float_silu2_fu_831_ap_start_reg                                        |   1|   0|    1|          0|
    |stage_read_reg_1245                                                        |  32|   0|   32|          0|
    |trunc_ln3_reg_1261                                                         |  63|   0|   63|          0|
    |trunc_ln4_reg_1249                                                         |  63|   0|   63|          0|
    |trunc_ln_reg_1255                                                          |  63|   0|   63|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 299|   0|  299|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|                 control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|                 control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|                   gmem2|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 18 26 10 12 13 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 26 
10 --> 11 
11 --> 12 
12 --> 17 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 26 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln714 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [activation_accelerator.cpp:714]   --->   Operation 27 'spectopmodule' 'spectopmodule_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 49152, void @empty_13, void @empty_14, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 49152, void @empty_4, void @empty_14, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 49152, void @empty_17, void @empty_14, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_30, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_19, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_20, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_26, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_20, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_30, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_22, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_20, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_26, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_20, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_30, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_23, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_20, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_26, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_20, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_30, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_24, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_26, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_30, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_26, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_30, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r"   --->   Operation 47 'read' 'config_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%stage_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stage"   --->   Operation 48 'read' 'stage_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 49 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1"   --->   Operation 50 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0"   --->   Operation 51 'read' 'in0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%x = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 52 'alloca' 'x' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 53 [1/1] (1.23ns)   --->   "%x_1 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 53 'alloca' 'x_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 54 [1/1] (1.23ns)   --->   "%x_2 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 54 'alloca' 'x_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 55 [1/1] (1.23ns)   --->   "%x_3 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 55 'alloca' 'x_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 56 [1/1] (1.23ns)   --->   "%x_4 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 56 'alloca' 'x_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 57 [1/1] (1.23ns)   --->   "%x_5 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 57 'alloca' 'x_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 58 [1/1] (1.23ns)   --->   "%x_6 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 58 'alloca' 'x_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "%x_7 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 59 'alloca' 'x_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%x_8 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 60 'alloca' 'x_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%x_9 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 61 'alloca' 'x_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 62 [1/1] (1.23ns)   --->   "%x_10 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 62 'alloca' 'x_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 63 [1/1] (1.23ns)   --->   "%x_11 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 63 'alloca' 'x_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 64 [1/1] (1.23ns)   --->   "%x_12 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 64 'alloca' 'x_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 65 [1/1] (1.23ns)   --->   "%x_13 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 65 'alloca' 'x_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 66 [1/1] (1.23ns)   --->   "%x_14 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 66 'alloca' 'x_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 67 [1/1] (1.23ns)   --->   "%x_15 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 67 'alloca' 'x_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 68 [1/1] (1.23ns)   --->   "%y = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 68 'alloca' 'y' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 69 [1/1] (1.23ns)   --->   "%y_1 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 69 'alloca' 'y_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 70 [1/1] (1.23ns)   --->   "%y_2 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 70 'alloca' 'y_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 71 [1/1] (1.23ns)   --->   "%y_3 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 71 'alloca' 'y_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 72 [1/1] (1.23ns)   --->   "%y_4 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 72 'alloca' 'y_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 73 [1/1] (1.23ns)   --->   "%y_5 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 73 'alloca' 'y_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 74 [1/1] (1.23ns)   --->   "%y_6 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 74 'alloca' 'y_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 75 [1/1] (1.23ns)   --->   "%y_7 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 75 'alloca' 'y_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 76 [1/1] (1.23ns)   --->   "%y_8 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 76 'alloca' 'y_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 77 [1/1] (1.23ns)   --->   "%y_9 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 77 'alloca' 'y_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 78 [1/1] (1.23ns)   --->   "%y_10 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 78 'alloca' 'y_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 79 [1/1] (1.23ns)   --->   "%y_11 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 79 'alloca' 'y_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 80 [1/1] (1.23ns)   --->   "%y_12 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 80 'alloca' 'y_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 81 [1/1] (1.23ns)   --->   "%y_13 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 81 'alloca' 'y_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 82 [1/1] (1.23ns)   --->   "%y_14 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 82 'alloca' 'y_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 83 [1/1] (1.23ns)   --->   "%y_15 = alloca i64 1" [activation_accelerator.cpp:725]   --->   Operation 83 'alloca' 'y_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 84 [1/1] (0.44ns)   --->   "%switch_ln727 = switch i32 %stage_read, void %if.end90, i32 0, void %VITIS_LOOP_728_1, i32 1, void %if.then17, i32 2, void %VITIS_LOOP_782_4" [activation_accelerator.cpp:727]   --->   Operation 84 'switch' 'switch_ln727' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %out_r_read, i32 1, i32 63" [activation_accelerator.cpp:782]   --->   Operation 85 'partselect' 'trunc_ln4' <Predicate = (stage_read == 2)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.44ns)   --->   "%switch_ln737 = switch i32 %config_r_read, void %if.end68, i32 0, void %for.inc.i.preheader, i32 1, void %for.inc.i24.preheader, i32 2, void %for.inc.i34.preheader, i32 3, void %for.inc.i54.preheader, i32 4, void %for.inc.i64.preheader, i32 5, void %for.inc.i74.preheader, i32 6, void %for.inc.i84.preheader" [activation_accelerator.cpp:737]   --->   Operation 86 'switch' 'switch_ln737' <Predicate = (stage_read == 1)> <Delay = 0.44>
ST_1 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_18, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 87 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_17, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 88 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_16, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 89 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_15, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 90 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_13, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 91 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 92 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_14, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %buf1"   --->   Operation 92 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_12, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 93 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 94 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_1, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 94 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 95 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_11, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %buf1"   --->   Operation 95 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in0_read, i32 1, i32 63" [activation_accelerator.cpp:728]   --->   Operation 96 'partselect' 'trunc_ln' <Predicate = (stage_read == 0)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in1_read, i32 1, i32 63" [activation_accelerator.cpp:731]   --->   Operation 97 'partselect' 'trunc_ln3' <Predicate = (stage_read == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln782 = sext i63 %trunc_ln4" [activation_accelerator.cpp:782]   --->   Operation 98 'sext' 'sext_ln782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln782" [activation_accelerator.cpp:782]   --->   Operation 99 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (7.30ns)   --->   "%empty_48 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i64 %gmem2_addr, i32 49152" [activation_accelerator.cpp:782]   --->   Operation 100 'writereq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln782 = call void @activation_accelerator_Pipeline_VITIS_LOOP_782_4, i16 %gmem2, i63 %trunc_ln4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:782]   --->   Operation 101 'call' 'call_ln782' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln782 = call void @activation_accelerator_Pipeline_VITIS_LOOP_782_4, i16 %gmem2, i63 %trunc_ln4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:782]   --->   Operation 102 'call' 'call_ln782' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 103 [5/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:786]   --->   Operation 103 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 104 [4/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:786]   --->   Operation 104 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 105 [3/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:786]   --->   Operation 105 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 106 [2/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:786]   --->   Operation 106 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 107 [1/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:786]   --->   Operation 107 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln786 = br void %if.end90" [activation_accelerator.cpp:786]   --->   Operation 108 'br' 'br_ln786' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 0.00>
ST_10 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_18, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 109 'call' 'call_ln0' <Predicate = (config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_17, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 110 'call' 'call_ln0' <Predicate = (config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_16, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 111 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_15, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 112 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_13, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 113 'call' 'call_ln0' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_14, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %buf1"   --->   Operation 114 'call' 'call_ln0' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_12, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 115 'call' 'call_ln0' <Predicate = (config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln777 = call void @float_layer_norm2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:777]   --->   Operation 116 'call' 'call_ln777' <Predicate = (config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln773 = call void @float_rms_norm2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:773]   --->   Operation 117 'call' 'call_ln773' <Predicate = (config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln769 = call void @float_silu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:769]   --->   Operation 118 'call' 'call_ln769' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln765 = call void @float_gelu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:765]   --->   Operation 119 'call' 'call_ln765' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 120 [2/2] (0.00ns)   --->   "%call_ln757 = call void @float_Multiply2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:757]   --->   Operation 120 'call' 'call_ln757' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 121 [2/2] (0.00ns)   --->   "%call_ln748 = call void @float_safe_softmax2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:748]   --->   Operation 121 'call' 'call_ln748' <Predicate = (config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln777 = call void @float_layer_norm2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:777]   --->   Operation 122 'call' 'call_ln777' <Predicate = (config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln778 = br void %if.end68" [activation_accelerator.cpp:778]   --->   Operation 123 'br' 'br_ln778' <Predicate = (config_r_read == 6)> <Delay = 0.00>
ST_12 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln773 = call void @float_rms_norm2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:773]   --->   Operation 124 'call' 'call_ln773' <Predicate = (config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln774 = br void %if.end69" [activation_accelerator.cpp:774]   --->   Operation 125 'br' 'br_ln774' <Predicate = (config_r_read == 5)> <Delay = 0.00>
ST_12 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln769 = call void @float_silu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:769]   --->   Operation 126 'call' 'call_ln769' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln770 = br void %if.end70" [activation_accelerator.cpp:770]   --->   Operation 127 'br' 'br_ln770' <Predicate = (config_r_read == 4)> <Delay = 0.00>
ST_12 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln765 = call void @float_gelu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:765]   --->   Operation 128 'call' 'call_ln765' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln766 = br void %if.end71" [activation_accelerator.cpp:766]   --->   Operation 129 'br' 'br_ln766' <Predicate = (config_r_read == 3)> <Delay = 0.00>
ST_12 : Operation 130 [1/2] (0.00ns)   --->   "%call_ln757 = call void @float_Multiply2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:757]   --->   Operation 130 'call' 'call_ln757' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln762 = br void %if.end72" [activation_accelerator.cpp:762]   --->   Operation 131 'br' 'br_ln762' <Predicate = (config_r_read == 2)> <Delay = 0.00>
ST_12 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln748 = call void @float_safe_softmax2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:748]   --->   Operation 132 'call' 'call_ln748' <Predicate = (config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln753 = br void %if.end73" [activation_accelerator.cpp:753]   --->   Operation 133 'br' 'br_ln753' <Predicate = (config_r_read == 1)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end69"   --->   Operation 134 'br' 'br_ln0' <Predicate = (config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4 & config_r_read != 5)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end70"   --->   Operation 135 'br' 'br_ln0' <Predicate = (config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end71"   --->   Operation 136 'br' 'br_ln0' <Predicate = (config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end72"   --->   Operation 137 'br' 'br_ln0' <Predicate = (config_r_read != 0 & config_r_read != 1 & config_r_read != 2)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end73"   --->   Operation 138 'br' 'br_ln0' <Predicate = (config_r_read != 0 & config_r_read != 1)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end74"   --->   Operation 139 'br' 'br_ln0' <Predicate = (config_r_read != 0)> <Delay = 0.00>

State 13 <SV = 1> <Delay = 0.00>
ST_13 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_1, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 140 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 141 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_11, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %buf1"   --->   Operation 141 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln740 = call void @float_add2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:740]   --->   Operation 142 'call' 'call_ln740' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 3> <Delay = 0.00>
ST_15 : Operation 143 [1/2] (0.00ns)   --->   "%call_ln740 = call void @float_add2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:740]   --->   Operation 143 'call' 'call_ln740' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 4> <Delay = 0.00>
ST_16 : Operation 144 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_741_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %buf0, i16 %buf1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 5> <Delay = 0.00>
ST_17 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_741_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %buf0, i16 %buf1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"   --->   Operation 145 'call' 'call_ln0' <Predicate = (config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end74"   --->   Operation 146 'br' 'br_ln0' <Predicate = (config_r_read == 0)> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln781 = br void %if.end90" [activation_accelerator.cpp:781]   --->   Operation 147 'br' 'br_ln781' <Predicate = true> <Delay = 0.00>

State 18 <SV = 1> <Delay = 7.30>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i63 %trunc_ln" [activation_accelerator.cpp:728]   --->   Operation 148 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln728" [activation_accelerator.cpp:728]   --->   Operation 149 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:728]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln731 = sext i63 %trunc_ln3" [activation_accelerator.cpp:731]   --->   Operation 151 'sext' 'sext_ln731' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln731" [activation_accelerator.cpp:731]   --->   Operation 152 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [7/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:731]   --->   Operation 153 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 2> <Delay = 7.30>
ST_19 : Operation 154 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:728]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 155 [6/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:731]   --->   Operation 155 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 3> <Delay = 7.30>
ST_20 : Operation 156 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:728]   --->   Operation 156 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 157 [5/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:731]   --->   Operation 157 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 4> <Delay = 7.30>
ST_21 : Operation 158 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:728]   --->   Operation 158 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 159 [4/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:731]   --->   Operation 159 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 5> <Delay = 7.30>
ST_22 : Operation 160 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:728]   --->   Operation 160 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 161 [3/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:731]   --->   Operation 161 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 6> <Delay = 7.30>
ST_23 : Operation 162 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:728]   --->   Operation 162 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 163 [2/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:731]   --->   Operation 163 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 7> <Delay = 7.30>
ST_24 : Operation 164 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:728]   --->   Operation 164 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 165 [1/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:731]   --->   Operation 165 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 8> <Delay = 0.00>
ST_25 : Operation 166 [2/2] (0.00ns)   --->   "%call_ln728 = call void @activation_accelerator_Pipeline_VITIS_LOOP_728_1, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:728]   --->   Operation 166 'call' 'call_ln728' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 167 [2/2] (0.00ns)   --->   "%call_ln731 = call void @activation_accelerator_Pipeline_VITIS_LOOP_731_2, i16 %gmem1, i63 %trunc_ln3, i16 %buf1" [activation_accelerator.cpp:731]   --->   Operation 167 'call' 'call_ln731' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 9> <Delay = 0.00>
ST_26 : Operation 168 [1/2] (0.00ns)   --->   "%call_ln728 = call void @activation_accelerator_Pipeline_VITIS_LOOP_728_1, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:728]   --->   Operation 168 'call' 'call_ln728' <Predicate = (stage_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 169 [1/2] (0.00ns)   --->   "%call_ln731 = call void @activation_accelerator_Pipeline_VITIS_LOOP_731_2, i16 %gmem1, i63 %trunc_ln3, i16 %buf1" [activation_accelerator.cpp:731]   --->   Operation 169 'call' 'call_ln731' <Predicate = (stage_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end90"   --->   Operation 170 'br' 'br_ln0' <Predicate = (stage_read == 0)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%ret_ln786 = ret" [activation_accelerator.cpp:786]   --->   Operation 171 'ret' 'ret_ln786' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln714 (spectopmodule) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
config_r_read       (read         ) [ 010000000011111111000000000]
stage_read          (read         ) [ 011111111111111111111111111]
out_r_read          (read         ) [ 000000000000000000000000000]
in1_read            (read         ) [ 000000000000000000000000000]
in0_read            (read         ) [ 000000000000000000000000000]
x                   (alloca       ) [ 000000000011111100000000000]
x_1                 (alloca       ) [ 000000000011111100000000000]
x_2                 (alloca       ) [ 000000000011111100000000000]
x_3                 (alloca       ) [ 000000000011111100000000000]
x_4                 (alloca       ) [ 000000000011111100000000000]
x_5                 (alloca       ) [ 000000000011111100000000000]
x_6                 (alloca       ) [ 000000000011111100000000000]
x_7                 (alloca       ) [ 000000000011111100000000000]
x_8                 (alloca       ) [ 000000000011111100000000000]
x_9                 (alloca       ) [ 000000000011111100000000000]
x_10                (alloca       ) [ 000000000011111100000000000]
x_11                (alloca       ) [ 000000000011111100000000000]
x_12                (alloca       ) [ 000000000011111100000000000]
x_13                (alloca       ) [ 000000000011111100000000000]
x_14                (alloca       ) [ 000000000011111100000000000]
x_15                (alloca       ) [ 000000000011111100000000000]
y                   (alloca       ) [ 000000000011111100000000000]
y_1                 (alloca       ) [ 000000000011111100000000000]
y_2                 (alloca       ) [ 000000000011111100000000000]
y_3                 (alloca       ) [ 000000000011111100000000000]
y_4                 (alloca       ) [ 000000000011111100000000000]
y_5                 (alloca       ) [ 000000000011111100000000000]
y_6                 (alloca       ) [ 000000000011111100000000000]
y_7                 (alloca       ) [ 000000000011111100000000000]
y_8                 (alloca       ) [ 000000000011111100000000000]
y_9                 (alloca       ) [ 000000000011111100000000000]
y_10                (alloca       ) [ 000000000011111100000000000]
y_11                (alloca       ) [ 000000000011111100000000000]
y_12                (alloca       ) [ 000000000011111100000000000]
y_13                (alloca       ) [ 000000000011111100000000000]
y_14                (alloca       ) [ 000000000011111100000000000]
y_15                (alloca       ) [ 000000000011111100000000000]
switch_ln727        (switch       ) [ 000000000000000000000000000]
trunc_ln4           (partselect   ) [ 001110000000000000000000000]
switch_ln737        (switch       ) [ 000000000000000000000000000]
trunc_ln            (partselect   ) [ 001111111111111111111111111]
trunc_ln3           (partselect   ) [ 001111111111111111111111111]
sext_ln782          (sext         ) [ 000000000000000000000000000]
gmem2_addr          (getelementptr) [ 000111111100000000000000000]
empty_48            (writereq     ) [ 000000000000000000000000000]
call_ln782          (call         ) [ 000000000000000000000000000]
empty_49            (writeresp    ) [ 000000000000000000000000000]
br_ln786            (br           ) [ 000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000]
call_ln777          (call         ) [ 000000000000000000000000000]
br_ln778            (br           ) [ 000000000000000000000000000]
call_ln773          (call         ) [ 000000000000000000000000000]
br_ln774            (br           ) [ 000000000000000000000000000]
call_ln769          (call         ) [ 000000000000000000000000000]
br_ln770            (br           ) [ 000000000000000000000000000]
call_ln765          (call         ) [ 000000000000000000000000000]
br_ln766            (br           ) [ 000000000000000000000000000]
call_ln757          (call         ) [ 000000000000000000000000000]
br_ln762            (br           ) [ 000000000000000000000000000]
call_ln748          (call         ) [ 000000000000000000000000000]
br_ln753            (br           ) [ 000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000]
call_ln740          (call         ) [ 000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000]
br_ln781            (br           ) [ 000000000000000000000000000]
sext_ln728          (sext         ) [ 000000000000000000000000000]
gmem0_addr          (getelementptr) [ 000000000000000000011111100]
sext_ln731          (sext         ) [ 000000000000000000000000000]
gmem1_addr          (getelementptr) [ 000000000000000000011111100]
empty               (readreq      ) [ 000000000000000000000000000]
empty_47            (readreq      ) [ 000000000000000000000000000]
call_ln728          (call         ) [ 000000000000000000000000000]
call_ln731          (call         ) [ 000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000]
ret_ln786           (ret          ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stage">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="config_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_18"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_17"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_16"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_15"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_13"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_14"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_12"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_11"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_782_4"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_layer_norm2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_rms_norm2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_silu2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_gelu2"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_Multiply2"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_safe_softmax2"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_add2"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_741_3"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_728_1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_731_2"/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="x_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="x_1_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="x_2_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="x_3_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="x_4_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_4/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="x_5_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_5/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="x_6_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_6/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="x_7_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_7/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="x_8_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_8/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="x_9_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_9/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="x_10_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_10/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="x_11_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_11/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="x_12_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_12/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="x_13_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_13/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="x_14_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_14/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="x_15_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_15/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="y_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="y_1_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_1/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="y_2_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="y_3_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_3/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="y_4_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_4/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="y_5_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_5/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="y_6_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_6/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="y_7_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_7/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="y_8_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_8/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="y_9_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_9/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="y_10_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_10/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="y_11_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_11/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="y_12_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_12/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="y_13_alloca_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_13/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="y_14_alloca_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_14/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="y_15_alloca_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_15/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="config_r_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_r_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="stage_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="out_r_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="in1_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="in0_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_writeresp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="0" index="2" bw="17" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_48/2 empty_49/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_readreq_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="0" index="2" bw="17" slack="0"/>
<pin id="336" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/18 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_readreq_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="0" index="2" bw="17" slack="0"/>
<pin id="343" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_47/18 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="0" index="3" bw="32" slack="0"/>
<pin id="351" dir="0" index="4" bw="32" slack="0"/>
<pin id="352" dir="0" index="5" bw="32" slack="0"/>
<pin id="353" dir="0" index="6" bw="32" slack="0"/>
<pin id="354" dir="0" index="7" bw="32" slack="0"/>
<pin id="355" dir="0" index="8" bw="32" slack="0"/>
<pin id="356" dir="0" index="9" bw="32" slack="0"/>
<pin id="357" dir="0" index="10" bw="32" slack="0"/>
<pin id="358" dir="0" index="11" bw="32" slack="0"/>
<pin id="359" dir="0" index="12" bw="32" slack="0"/>
<pin id="360" dir="0" index="13" bw="32" slack="0"/>
<pin id="361" dir="0" index="14" bw="32" slack="0"/>
<pin id="362" dir="0" index="15" bw="32" slack="0"/>
<pin id="363" dir="0" index="16" bw="32" slack="0"/>
<pin id="364" dir="0" index="17" bw="16" slack="0"/>
<pin id="365" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="32" slack="0"/>
<pin id="388" dir="0" index="3" bw="32" slack="0"/>
<pin id="389" dir="0" index="4" bw="32" slack="0"/>
<pin id="390" dir="0" index="5" bw="32" slack="0"/>
<pin id="391" dir="0" index="6" bw="32" slack="0"/>
<pin id="392" dir="0" index="7" bw="32" slack="0"/>
<pin id="393" dir="0" index="8" bw="32" slack="0"/>
<pin id="394" dir="0" index="9" bw="32" slack="0"/>
<pin id="395" dir="0" index="10" bw="32" slack="0"/>
<pin id="396" dir="0" index="11" bw="32" slack="0"/>
<pin id="397" dir="0" index="12" bw="32" slack="0"/>
<pin id="398" dir="0" index="13" bw="32" slack="0"/>
<pin id="399" dir="0" index="14" bw="32" slack="0"/>
<pin id="400" dir="0" index="15" bw="32" slack="0"/>
<pin id="401" dir="0" index="16" bw="32" slack="0"/>
<pin id="402" dir="0" index="17" bw="16" slack="0"/>
<pin id="403" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="0" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="32" slack="0"/>
<pin id="426" dir="0" index="3" bw="32" slack="0"/>
<pin id="427" dir="0" index="4" bw="32" slack="0"/>
<pin id="428" dir="0" index="5" bw="32" slack="0"/>
<pin id="429" dir="0" index="6" bw="32" slack="0"/>
<pin id="430" dir="0" index="7" bw="32" slack="0"/>
<pin id="431" dir="0" index="8" bw="32" slack="0"/>
<pin id="432" dir="0" index="9" bw="32" slack="0"/>
<pin id="433" dir="0" index="10" bw="32" slack="0"/>
<pin id="434" dir="0" index="11" bw="32" slack="0"/>
<pin id="435" dir="0" index="12" bw="32" slack="0"/>
<pin id="436" dir="0" index="13" bw="32" slack="0"/>
<pin id="437" dir="0" index="14" bw="32" slack="0"/>
<pin id="438" dir="0" index="15" bw="32" slack="0"/>
<pin id="439" dir="0" index="16" bw="32" slack="0"/>
<pin id="440" dir="0" index="17" bw="16" slack="0"/>
<pin id="441" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="0" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="0" index="2" bw="32" slack="0"/>
<pin id="464" dir="0" index="3" bw="32" slack="0"/>
<pin id="465" dir="0" index="4" bw="32" slack="0"/>
<pin id="466" dir="0" index="5" bw="32" slack="0"/>
<pin id="467" dir="0" index="6" bw="32" slack="0"/>
<pin id="468" dir="0" index="7" bw="32" slack="0"/>
<pin id="469" dir="0" index="8" bw="32" slack="0"/>
<pin id="470" dir="0" index="9" bw="32" slack="0"/>
<pin id="471" dir="0" index="10" bw="32" slack="0"/>
<pin id="472" dir="0" index="11" bw="32" slack="0"/>
<pin id="473" dir="0" index="12" bw="32" slack="0"/>
<pin id="474" dir="0" index="13" bw="32" slack="0"/>
<pin id="475" dir="0" index="14" bw="32" slack="0"/>
<pin id="476" dir="0" index="15" bw="32" slack="0"/>
<pin id="477" dir="0" index="16" bw="32" slack="0"/>
<pin id="478" dir="0" index="17" bw="16" slack="0"/>
<pin id="479" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="0" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="0" index="2" bw="32" slack="0"/>
<pin id="502" dir="0" index="3" bw="32" slack="0"/>
<pin id="503" dir="0" index="4" bw="32" slack="0"/>
<pin id="504" dir="0" index="5" bw="32" slack="0"/>
<pin id="505" dir="0" index="6" bw="32" slack="0"/>
<pin id="506" dir="0" index="7" bw="32" slack="0"/>
<pin id="507" dir="0" index="8" bw="32" slack="0"/>
<pin id="508" dir="0" index="9" bw="32" slack="0"/>
<pin id="509" dir="0" index="10" bw="32" slack="0"/>
<pin id="510" dir="0" index="11" bw="32" slack="0"/>
<pin id="511" dir="0" index="12" bw="32" slack="0"/>
<pin id="512" dir="0" index="13" bw="32" slack="0"/>
<pin id="513" dir="0" index="14" bw="32" slack="0"/>
<pin id="514" dir="0" index="15" bw="32" slack="0"/>
<pin id="515" dir="0" index="16" bw="32" slack="0"/>
<pin id="516" dir="0" index="17" bw="16" slack="0"/>
<pin id="517" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="0" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="0" index="2" bw="32" slack="0"/>
<pin id="540" dir="0" index="3" bw="32" slack="0"/>
<pin id="541" dir="0" index="4" bw="32" slack="0"/>
<pin id="542" dir="0" index="5" bw="32" slack="0"/>
<pin id="543" dir="0" index="6" bw="32" slack="0"/>
<pin id="544" dir="0" index="7" bw="32" slack="0"/>
<pin id="545" dir="0" index="8" bw="32" slack="0"/>
<pin id="546" dir="0" index="9" bw="32" slack="0"/>
<pin id="547" dir="0" index="10" bw="32" slack="0"/>
<pin id="548" dir="0" index="11" bw="32" slack="0"/>
<pin id="549" dir="0" index="12" bw="32" slack="0"/>
<pin id="550" dir="0" index="13" bw="32" slack="0"/>
<pin id="551" dir="0" index="14" bw="32" slack="0"/>
<pin id="552" dir="0" index="15" bw="32" slack="0"/>
<pin id="553" dir="0" index="16" bw="32" slack="0"/>
<pin id="554" dir="0" index="17" bw="16" slack="0"/>
<pin id="555" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="0" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="0" index="3" bw="32" slack="0"/>
<pin id="579" dir="0" index="4" bw="32" slack="0"/>
<pin id="580" dir="0" index="5" bw="32" slack="0"/>
<pin id="581" dir="0" index="6" bw="32" slack="0"/>
<pin id="582" dir="0" index="7" bw="32" slack="0"/>
<pin id="583" dir="0" index="8" bw="32" slack="0"/>
<pin id="584" dir="0" index="9" bw="32" slack="0"/>
<pin id="585" dir="0" index="10" bw="32" slack="0"/>
<pin id="586" dir="0" index="11" bw="32" slack="0"/>
<pin id="587" dir="0" index="12" bw="32" slack="0"/>
<pin id="588" dir="0" index="13" bw="32" slack="0"/>
<pin id="589" dir="0" index="14" bw="32" slack="0"/>
<pin id="590" dir="0" index="15" bw="32" slack="0"/>
<pin id="591" dir="0" index="16" bw="32" slack="0"/>
<pin id="592" dir="0" index="17" bw="16" slack="0"/>
<pin id="593" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="0" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="0" index="2" bw="32" slack="0"/>
<pin id="616" dir="0" index="3" bw="32" slack="0"/>
<pin id="617" dir="0" index="4" bw="32" slack="0"/>
<pin id="618" dir="0" index="5" bw="32" slack="0"/>
<pin id="619" dir="0" index="6" bw="32" slack="0"/>
<pin id="620" dir="0" index="7" bw="32" slack="0"/>
<pin id="621" dir="0" index="8" bw="32" slack="0"/>
<pin id="622" dir="0" index="9" bw="32" slack="0"/>
<pin id="623" dir="0" index="10" bw="32" slack="0"/>
<pin id="624" dir="0" index="11" bw="32" slack="0"/>
<pin id="625" dir="0" index="12" bw="32" slack="0"/>
<pin id="626" dir="0" index="13" bw="32" slack="0"/>
<pin id="627" dir="0" index="14" bw="32" slack="0"/>
<pin id="628" dir="0" index="15" bw="32" slack="0"/>
<pin id="629" dir="0" index="16" bw="32" slack="0"/>
<pin id="630" dir="0" index="17" bw="16" slack="0"/>
<pin id="631" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="0" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="0" index="2" bw="32" slack="0"/>
<pin id="654" dir="0" index="3" bw="32" slack="0"/>
<pin id="655" dir="0" index="4" bw="32" slack="0"/>
<pin id="656" dir="0" index="5" bw="32" slack="0"/>
<pin id="657" dir="0" index="6" bw="32" slack="0"/>
<pin id="658" dir="0" index="7" bw="32" slack="0"/>
<pin id="659" dir="0" index="8" bw="32" slack="0"/>
<pin id="660" dir="0" index="9" bw="32" slack="0"/>
<pin id="661" dir="0" index="10" bw="32" slack="0"/>
<pin id="662" dir="0" index="11" bw="32" slack="0"/>
<pin id="663" dir="0" index="12" bw="32" slack="0"/>
<pin id="664" dir="0" index="13" bw="32" slack="0"/>
<pin id="665" dir="0" index="14" bw="32" slack="0"/>
<pin id="666" dir="0" index="15" bw="32" slack="0"/>
<pin id="667" dir="0" index="16" bw="32" slack="0"/>
<pin id="668" dir="0" index="17" bw="16" slack="0"/>
<pin id="669" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_782_4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="0" slack="0"/>
<pin id="690" dir="0" index="1" bw="16" slack="0"/>
<pin id="691" dir="0" index="2" bw="63" slack="2"/>
<pin id="692" dir="0" index="3" bw="16" slack="0"/>
<pin id="693" dir="0" index="4" bw="16" slack="0"/>
<pin id="694" dir="0" index="5" bw="16" slack="0"/>
<pin id="695" dir="0" index="6" bw="16" slack="0"/>
<pin id="696" dir="0" index="7" bw="16" slack="0"/>
<pin id="697" dir="0" index="8" bw="16" slack="0"/>
<pin id="698" dir="0" index="9" bw="16" slack="0"/>
<pin id="699" dir="0" index="10" bw="16" slack="0"/>
<pin id="700" dir="0" index="11" bw="16" slack="0"/>
<pin id="701" dir="0" index="12" bw="16" slack="0"/>
<pin id="702" dir="0" index="13" bw="16" slack="0"/>
<pin id="703" dir="0" index="14" bw="16" slack="0"/>
<pin id="704" dir="0" index="15" bw="16" slack="0"/>
<pin id="705" dir="0" index="16" bw="16" slack="0"/>
<pin id="706" dir="0" index="17" bw="16" slack="0"/>
<pin id="707" dir="0" index="18" bw="16" slack="0"/>
<pin id="708" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln782/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="grp_float_layer_norm2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="0" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="730" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="731" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="732" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="733" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="734" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="735" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="736" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="737" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="738" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="739" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="740" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="741" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="742" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="743" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="744" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="745" dir="0" index="17" bw="16" slack="0"/>
<pin id="746" dir="0" index="18" bw="16" slack="0"/>
<pin id="747" dir="0" index="19" bw="16" slack="0"/>
<pin id="748" dir="0" index="20" bw="16" slack="0"/>
<pin id="749" dir="0" index="21" bw="16" slack="0"/>
<pin id="750" dir="0" index="22" bw="16" slack="0"/>
<pin id="751" dir="0" index="23" bw="16" slack="0"/>
<pin id="752" dir="0" index="24" bw="16" slack="0"/>
<pin id="753" dir="0" index="25" bw="16" slack="0"/>
<pin id="754" dir="0" index="26" bw="16" slack="0"/>
<pin id="755" dir="0" index="27" bw="16" slack="0"/>
<pin id="756" dir="0" index="28" bw="16" slack="0"/>
<pin id="757" dir="0" index="29" bw="16" slack="0"/>
<pin id="758" dir="0" index="30" bw="16" slack="0"/>
<pin id="759" dir="0" index="31" bw="16" slack="0"/>
<pin id="760" dir="0" index="32" bw="16" slack="0"/>
<pin id="761" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln777/11 "/>
</bind>
</comp>

<comp id="779" class="1004" name="grp_float_rms_norm2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="0" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="782" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="783" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="784" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="785" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="786" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="787" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="788" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="789" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="790" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="791" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="792" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="793" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="794" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="795" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="796" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="797" dir="0" index="17" bw="16" slack="0"/>
<pin id="798" dir="0" index="18" bw="16" slack="0"/>
<pin id="799" dir="0" index="19" bw="16" slack="0"/>
<pin id="800" dir="0" index="20" bw="16" slack="0"/>
<pin id="801" dir="0" index="21" bw="16" slack="0"/>
<pin id="802" dir="0" index="22" bw="16" slack="0"/>
<pin id="803" dir="0" index="23" bw="16" slack="0"/>
<pin id="804" dir="0" index="24" bw="16" slack="0"/>
<pin id="805" dir="0" index="25" bw="16" slack="0"/>
<pin id="806" dir="0" index="26" bw="16" slack="0"/>
<pin id="807" dir="0" index="27" bw="16" slack="0"/>
<pin id="808" dir="0" index="28" bw="16" slack="0"/>
<pin id="809" dir="0" index="29" bw="16" slack="0"/>
<pin id="810" dir="0" index="30" bw="16" slack="0"/>
<pin id="811" dir="0" index="31" bw="16" slack="0"/>
<pin id="812" dir="0" index="32" bw="16" slack="0"/>
<pin id="813" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln773/11 "/>
</bind>
</comp>

<comp id="831" class="1004" name="grp_float_silu2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="0" slack="0"/>
<pin id="833" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="834" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="835" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="836" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="837" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="838" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="839" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="840" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="841" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="842" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="843" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="844" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="845" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="846" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="847" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="848" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="849" dir="0" index="17" bw="16" slack="0"/>
<pin id="850" dir="0" index="18" bw="16" slack="0"/>
<pin id="851" dir="0" index="19" bw="16" slack="0"/>
<pin id="852" dir="0" index="20" bw="16" slack="0"/>
<pin id="853" dir="0" index="21" bw="16" slack="0"/>
<pin id="854" dir="0" index="22" bw="16" slack="0"/>
<pin id="855" dir="0" index="23" bw="16" slack="0"/>
<pin id="856" dir="0" index="24" bw="16" slack="0"/>
<pin id="857" dir="0" index="25" bw="16" slack="0"/>
<pin id="858" dir="0" index="26" bw="16" slack="0"/>
<pin id="859" dir="0" index="27" bw="16" slack="0"/>
<pin id="860" dir="0" index="28" bw="16" slack="0"/>
<pin id="861" dir="0" index="29" bw="16" slack="0"/>
<pin id="862" dir="0" index="30" bw="16" slack="0"/>
<pin id="863" dir="0" index="31" bw="16" slack="0"/>
<pin id="864" dir="0" index="32" bw="16" slack="0"/>
<pin id="865" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln769/11 "/>
</bind>
</comp>

<comp id="883" class="1004" name="grp_float_gelu2_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="0" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="886" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="887" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="888" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="889" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="890" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="891" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="892" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="893" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="894" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="895" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="896" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="897" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="898" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="899" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="900" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="901" dir="0" index="17" bw="16" slack="0"/>
<pin id="902" dir="0" index="18" bw="16" slack="0"/>
<pin id="903" dir="0" index="19" bw="16" slack="0"/>
<pin id="904" dir="0" index="20" bw="16" slack="0"/>
<pin id="905" dir="0" index="21" bw="16" slack="0"/>
<pin id="906" dir="0" index="22" bw="16" slack="0"/>
<pin id="907" dir="0" index="23" bw="16" slack="0"/>
<pin id="908" dir="0" index="24" bw="16" slack="0"/>
<pin id="909" dir="0" index="25" bw="16" slack="0"/>
<pin id="910" dir="0" index="26" bw="16" slack="0"/>
<pin id="911" dir="0" index="27" bw="16" slack="0"/>
<pin id="912" dir="0" index="28" bw="16" slack="0"/>
<pin id="913" dir="0" index="29" bw="16" slack="0"/>
<pin id="914" dir="0" index="30" bw="16" slack="0"/>
<pin id="915" dir="0" index="31" bw="16" slack="0"/>
<pin id="916" dir="0" index="32" bw="16" slack="0"/>
<pin id="917" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln765/11 "/>
</bind>
</comp>

<comp id="935" class="1004" name="grp_float_Multiply2_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="0" slack="0"/>
<pin id="937" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="938" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="939" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="940" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="941" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="942" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="943" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="944" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="945" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="946" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="947" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="948" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="949" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="950" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="951" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="952" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="953" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="954" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="955" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="956" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="957" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="958" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="959" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="960" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="961" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="962" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="963" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="964" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="965" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="966" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="967" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="968" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="969" dir="0" index="33" bw="16" slack="0"/>
<pin id="970" dir="0" index="34" bw="16" slack="0"/>
<pin id="971" dir="0" index="35" bw="16" slack="0"/>
<pin id="972" dir="0" index="36" bw="16" slack="0"/>
<pin id="973" dir="0" index="37" bw="16" slack="0"/>
<pin id="974" dir="0" index="38" bw="16" slack="0"/>
<pin id="975" dir="0" index="39" bw="16" slack="0"/>
<pin id="976" dir="0" index="40" bw="16" slack="0"/>
<pin id="977" dir="0" index="41" bw="16" slack="0"/>
<pin id="978" dir="0" index="42" bw="16" slack="0"/>
<pin id="979" dir="0" index="43" bw="16" slack="0"/>
<pin id="980" dir="0" index="44" bw="16" slack="0"/>
<pin id="981" dir="0" index="45" bw="16" slack="0"/>
<pin id="982" dir="0" index="46" bw="16" slack="0"/>
<pin id="983" dir="0" index="47" bw="16" slack="0"/>
<pin id="984" dir="0" index="48" bw="16" slack="0"/>
<pin id="985" dir="1" index="49" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln757/11 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="grp_float_safe_softmax2_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="0" slack="0"/>
<pin id="1005" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1006" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1007" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1008" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1009" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1010" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="1011" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="1012" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="1013" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="1014" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="1015" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="1016" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="1017" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="1018" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="1019" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="1020" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="1021" dir="0" index="17" bw="16" slack="0"/>
<pin id="1022" dir="0" index="18" bw="16" slack="0"/>
<pin id="1023" dir="0" index="19" bw="16" slack="0"/>
<pin id="1024" dir="0" index="20" bw="16" slack="0"/>
<pin id="1025" dir="0" index="21" bw="16" slack="0"/>
<pin id="1026" dir="0" index="22" bw="16" slack="0"/>
<pin id="1027" dir="0" index="23" bw="16" slack="0"/>
<pin id="1028" dir="0" index="24" bw="16" slack="0"/>
<pin id="1029" dir="0" index="25" bw="16" slack="0"/>
<pin id="1030" dir="0" index="26" bw="16" slack="0"/>
<pin id="1031" dir="0" index="27" bw="16" slack="0"/>
<pin id="1032" dir="0" index="28" bw="16" slack="0"/>
<pin id="1033" dir="0" index="29" bw="16" slack="0"/>
<pin id="1034" dir="0" index="30" bw="16" slack="0"/>
<pin id="1035" dir="0" index="31" bw="16" slack="0"/>
<pin id="1036" dir="0" index="32" bw="16" slack="0"/>
<pin id="1037" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln748/11 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="grp_float_add2_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="0" slack="0"/>
<pin id="1057" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1058" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1059" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1060" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1061" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1062" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="1063" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="1064" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="1065" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="1066" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="1067" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="1068" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="1069" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="1070" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="1071" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="1072" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="1073" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="1074" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="1075" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="1076" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="1077" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="1078" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="1079" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="1080" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="1081" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="1082" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="1083" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="1084" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="1085" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="1086" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="1087" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="1088" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="1089" dir="0" index="33" bw="16" slack="0"/>
<pin id="1090" dir="0" index="34" bw="16" slack="0"/>
<pin id="1091" dir="0" index="35" bw="16" slack="0"/>
<pin id="1092" dir="0" index="36" bw="16" slack="0"/>
<pin id="1093" dir="0" index="37" bw="16" slack="0"/>
<pin id="1094" dir="0" index="38" bw="16" slack="0"/>
<pin id="1095" dir="0" index="39" bw="16" slack="0"/>
<pin id="1096" dir="0" index="40" bw="16" slack="0"/>
<pin id="1097" dir="0" index="41" bw="16" slack="0"/>
<pin id="1098" dir="0" index="42" bw="16" slack="0"/>
<pin id="1099" dir="0" index="43" bw="16" slack="0"/>
<pin id="1100" dir="0" index="44" bw="16" slack="0"/>
<pin id="1101" dir="0" index="45" bw="16" slack="0"/>
<pin id="1102" dir="0" index="46" bw="16" slack="0"/>
<pin id="1103" dir="0" index="47" bw="16" slack="0"/>
<pin id="1104" dir="0" index="48" bw="16" slack="0"/>
<pin id="1105" dir="1" index="49" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln740/14 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_741_3_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="0" slack="0"/>
<pin id="1125" dir="0" index="1" bw="16" slack="0"/>
<pin id="1126" dir="0" index="2" bw="16" slack="0"/>
<pin id="1127" dir="0" index="3" bw="16" slack="0"/>
<pin id="1128" dir="0" index="4" bw="16" slack="0"/>
<pin id="1129" dir="0" index="5" bw="16" slack="0"/>
<pin id="1130" dir="0" index="6" bw="16" slack="0"/>
<pin id="1131" dir="0" index="7" bw="16" slack="0"/>
<pin id="1132" dir="0" index="8" bw="16" slack="0"/>
<pin id="1133" dir="0" index="9" bw="16" slack="0"/>
<pin id="1134" dir="0" index="10" bw="16" slack="0"/>
<pin id="1135" dir="0" index="11" bw="16" slack="0"/>
<pin id="1136" dir="0" index="12" bw="16" slack="0"/>
<pin id="1137" dir="0" index="13" bw="16" slack="0"/>
<pin id="1138" dir="0" index="14" bw="16" slack="0"/>
<pin id="1139" dir="0" index="15" bw="16" slack="0"/>
<pin id="1140" dir="0" index="16" bw="16" slack="0"/>
<pin id="1141" dir="0" index="17" bw="16" slack="0"/>
<pin id="1142" dir="0" index="18" bw="16" slack="0"/>
<pin id="1143" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/16 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_728_1_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="0" slack="0"/>
<pin id="1165" dir="0" index="1" bw="16" slack="0"/>
<pin id="1166" dir="0" index="2" bw="63" slack="8"/>
<pin id="1167" dir="0" index="3" bw="16" slack="0"/>
<pin id="1168" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln728/25 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_731_2_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="0" slack="0"/>
<pin id="1174" dir="0" index="1" bw="16" slack="0"/>
<pin id="1175" dir="0" index="2" bw="63" slack="8"/>
<pin id="1176" dir="0" index="3" bw="16" slack="0"/>
<pin id="1177" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln731/25 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="trunc_ln4_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="63" slack="0"/>
<pin id="1183" dir="0" index="1" bw="64" slack="0"/>
<pin id="1184" dir="0" index="2" bw="1" slack="0"/>
<pin id="1185" dir="0" index="3" bw="7" slack="0"/>
<pin id="1186" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="trunc_ln_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="63" slack="0"/>
<pin id="1193" dir="0" index="1" bw="64" slack="0"/>
<pin id="1194" dir="0" index="2" bw="1" slack="0"/>
<pin id="1195" dir="0" index="3" bw="7" slack="0"/>
<pin id="1196" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="trunc_ln3_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="63" slack="0"/>
<pin id="1203" dir="0" index="1" bw="64" slack="0"/>
<pin id="1204" dir="0" index="2" bw="1" slack="0"/>
<pin id="1205" dir="0" index="3" bw="7" slack="0"/>
<pin id="1206" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="sext_ln782_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="63" slack="1"/>
<pin id="1213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln782/2 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="gmem2_addr_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="64" slack="0"/>
<pin id="1216" dir="0" index="1" bw="64" slack="0"/>
<pin id="1217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="sext_ln728_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="63" slack="1"/>
<pin id="1223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/18 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="gmem0_addr_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="64" slack="0"/>
<pin id="1226" dir="0" index="1" bw="64" slack="0"/>
<pin id="1227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/18 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="sext_ln731_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="63" slack="1"/>
<pin id="1233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731/18 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="gmem1_addr_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="64" slack="0"/>
<pin id="1236" dir="0" index="1" bw="64" slack="0"/>
<pin id="1237" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/18 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="config_r_read_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="1"/>
<pin id="1243" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="config_r_read "/>
</bind>
</comp>

<comp id="1245" class="1005" name="stage_read_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="9"/>
<pin id="1247" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="stage_read "/>
</bind>
</comp>

<comp id="1249" class="1005" name="trunc_ln4_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="63" slack="1"/>
<pin id="1251" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="trunc_ln_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="63" slack="1"/>
<pin id="1257" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1261" class="1005" name="trunc_ln3_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="63" slack="1"/>
<pin id="1263" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="gmem2_addr_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="16" slack="3"/>
<pin id="1269" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="1272" class="1005" name="gmem0_addr_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="16" slack="1"/>
<pin id="1274" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="1277" class="1005" name="gmem1_addr_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="16" slack="1"/>
<pin id="1279" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="1282" class="1004" name="grp_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1285" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8/82 sum/3 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="grp_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1289" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_1/82 sum_63/3 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="grp_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1293" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_2/82 sum_64/3 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="grp_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1297" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_3/82 sum_65/3 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="grp_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1300" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1301" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_4/82 sum_66/3 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="grp_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1304" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1305" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_5/82 sum_67/3 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="grp_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1308" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1309" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_6/82 sum_68/3 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="grp_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1312" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1313" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_7/82 sum_69/3 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="grp_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1316" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1317" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_8/82 sum_70/3 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="grp_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1320" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1321" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_9/82 sum_71/3 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="grp_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1324" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1325" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_s/82 sum_72/3 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="grp_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1328" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1329" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_10/82 sum_73/3 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="grp_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1332" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1333" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_11/82 sum_74/3 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="grp_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1336" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1337" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_12/82 sum_75/3 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="grp_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1340" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1341" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_13/82 sum_76/3 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="grp_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1344" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1345" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_14/82 sum_77/3 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="grp_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1348" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1349" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_15/82 sum_78/3 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="grp_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1352" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1353" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_16/82 sum_79/3 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="grp_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1356" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1357" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_17/82 sum_80/3 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="grp_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1360" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1361" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_18/82 sum_81/3 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="grp_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1364" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1365" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_19/82 sum_82/3 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="grp_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1368" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1369" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_20/82 sum_83/3 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="grp_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1372" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1373" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_21/82 sum_84/3 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="grp_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1376" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1377" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_22/82 sum_85/3 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="grp_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1380" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1381" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_23/82 sum_86/3 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="grp_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1384" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1385" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_24/82 sum_87/3 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="grp_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1388" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1389" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_25/82 sum_88/3 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="grp_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1392" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1393" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_26/82 sum_89/3 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="grp_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1396" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1397" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_27/82 sum_90/3 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="grp_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1400" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1401" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_28/82 sum_91/3 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="grp_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1404" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1405" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_29/82 sum_92/3 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="grp_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1408" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1409" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8_30/82 sum_93/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="102" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="102" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="102" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="102" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="102" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="102" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="102" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="102" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="102" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="102" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="102" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="102" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="102" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="102" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="102" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="102" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="102" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="102" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="102" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="102" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="102" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="102" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="102" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="102" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="102" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="102" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="102" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="102" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="102" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="102" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="102" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="102" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="98" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="98" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="100" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="100" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="8" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="100" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="6" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="138" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="331"><net_src comp="142" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="337"><net_src comp="160" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="64" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="160" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="64" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="366"><net_src comp="120" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="367"><net_src comp="166" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="368"><net_src comp="170" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="369"><net_src comp="174" pin="1"/><net_sink comp="346" pin=3"/></net>

<net id="370"><net_src comp="178" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="371"><net_src comp="182" pin="1"/><net_sink comp="346" pin=5"/></net>

<net id="372"><net_src comp="186" pin="1"/><net_sink comp="346" pin=6"/></net>

<net id="373"><net_src comp="190" pin="1"/><net_sink comp="346" pin=7"/></net>

<net id="374"><net_src comp="194" pin="1"/><net_sink comp="346" pin=8"/></net>

<net id="375"><net_src comp="198" pin="1"/><net_sink comp="346" pin=9"/></net>

<net id="376"><net_src comp="202" pin="1"/><net_sink comp="346" pin=10"/></net>

<net id="377"><net_src comp="206" pin="1"/><net_sink comp="346" pin=11"/></net>

<net id="378"><net_src comp="210" pin="1"/><net_sink comp="346" pin=12"/></net>

<net id="379"><net_src comp="214" pin="1"/><net_sink comp="346" pin=13"/></net>

<net id="380"><net_src comp="218" pin="1"/><net_sink comp="346" pin=14"/></net>

<net id="381"><net_src comp="222" pin="1"/><net_sink comp="346" pin=15"/></net>

<net id="382"><net_src comp="226" pin="1"/><net_sink comp="346" pin=16"/></net>

<net id="383"><net_src comp="16" pin="0"/><net_sink comp="346" pin=17"/></net>

<net id="404"><net_src comp="122" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="405"><net_src comp="166" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="406"><net_src comp="170" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="407"><net_src comp="174" pin="1"/><net_sink comp="384" pin=3"/></net>

<net id="408"><net_src comp="178" pin="1"/><net_sink comp="384" pin=4"/></net>

<net id="409"><net_src comp="182" pin="1"/><net_sink comp="384" pin=5"/></net>

<net id="410"><net_src comp="186" pin="1"/><net_sink comp="384" pin=6"/></net>

<net id="411"><net_src comp="190" pin="1"/><net_sink comp="384" pin=7"/></net>

<net id="412"><net_src comp="194" pin="1"/><net_sink comp="384" pin=8"/></net>

<net id="413"><net_src comp="198" pin="1"/><net_sink comp="384" pin=9"/></net>

<net id="414"><net_src comp="202" pin="1"/><net_sink comp="384" pin=10"/></net>

<net id="415"><net_src comp="206" pin="1"/><net_sink comp="384" pin=11"/></net>

<net id="416"><net_src comp="210" pin="1"/><net_sink comp="384" pin=12"/></net>

<net id="417"><net_src comp="214" pin="1"/><net_sink comp="384" pin=13"/></net>

<net id="418"><net_src comp="218" pin="1"/><net_sink comp="384" pin=14"/></net>

<net id="419"><net_src comp="222" pin="1"/><net_sink comp="384" pin=15"/></net>

<net id="420"><net_src comp="226" pin="1"/><net_sink comp="384" pin=16"/></net>

<net id="421"><net_src comp="16" pin="0"/><net_sink comp="384" pin=17"/></net>

<net id="442"><net_src comp="124" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="443"><net_src comp="166" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="444"><net_src comp="170" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="445"><net_src comp="174" pin="1"/><net_sink comp="422" pin=3"/></net>

<net id="446"><net_src comp="178" pin="1"/><net_sink comp="422" pin=4"/></net>

<net id="447"><net_src comp="182" pin="1"/><net_sink comp="422" pin=5"/></net>

<net id="448"><net_src comp="186" pin="1"/><net_sink comp="422" pin=6"/></net>

<net id="449"><net_src comp="190" pin="1"/><net_sink comp="422" pin=7"/></net>

<net id="450"><net_src comp="194" pin="1"/><net_sink comp="422" pin=8"/></net>

<net id="451"><net_src comp="198" pin="1"/><net_sink comp="422" pin=9"/></net>

<net id="452"><net_src comp="202" pin="1"/><net_sink comp="422" pin=10"/></net>

<net id="453"><net_src comp="206" pin="1"/><net_sink comp="422" pin=11"/></net>

<net id="454"><net_src comp="210" pin="1"/><net_sink comp="422" pin=12"/></net>

<net id="455"><net_src comp="214" pin="1"/><net_sink comp="422" pin=13"/></net>

<net id="456"><net_src comp="218" pin="1"/><net_sink comp="422" pin=14"/></net>

<net id="457"><net_src comp="222" pin="1"/><net_sink comp="422" pin=15"/></net>

<net id="458"><net_src comp="226" pin="1"/><net_sink comp="422" pin=16"/></net>

<net id="459"><net_src comp="16" pin="0"/><net_sink comp="422" pin=17"/></net>

<net id="480"><net_src comp="126" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="481"><net_src comp="166" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="482"><net_src comp="170" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="483"><net_src comp="174" pin="1"/><net_sink comp="460" pin=3"/></net>

<net id="484"><net_src comp="178" pin="1"/><net_sink comp="460" pin=4"/></net>

<net id="485"><net_src comp="182" pin="1"/><net_sink comp="460" pin=5"/></net>

<net id="486"><net_src comp="186" pin="1"/><net_sink comp="460" pin=6"/></net>

<net id="487"><net_src comp="190" pin="1"/><net_sink comp="460" pin=7"/></net>

<net id="488"><net_src comp="194" pin="1"/><net_sink comp="460" pin=8"/></net>

<net id="489"><net_src comp="198" pin="1"/><net_sink comp="460" pin=9"/></net>

<net id="490"><net_src comp="202" pin="1"/><net_sink comp="460" pin=10"/></net>

<net id="491"><net_src comp="206" pin="1"/><net_sink comp="460" pin=11"/></net>

<net id="492"><net_src comp="210" pin="1"/><net_sink comp="460" pin=12"/></net>

<net id="493"><net_src comp="214" pin="1"/><net_sink comp="460" pin=13"/></net>

<net id="494"><net_src comp="218" pin="1"/><net_sink comp="460" pin=14"/></net>

<net id="495"><net_src comp="222" pin="1"/><net_sink comp="460" pin=15"/></net>

<net id="496"><net_src comp="226" pin="1"/><net_sink comp="460" pin=16"/></net>

<net id="497"><net_src comp="16" pin="0"/><net_sink comp="460" pin=17"/></net>

<net id="518"><net_src comp="128" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="519"><net_src comp="166" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="520"><net_src comp="170" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="521"><net_src comp="174" pin="1"/><net_sink comp="498" pin=3"/></net>

<net id="522"><net_src comp="178" pin="1"/><net_sink comp="498" pin=4"/></net>

<net id="523"><net_src comp="182" pin="1"/><net_sink comp="498" pin=5"/></net>

<net id="524"><net_src comp="186" pin="1"/><net_sink comp="498" pin=6"/></net>

<net id="525"><net_src comp="190" pin="1"/><net_sink comp="498" pin=7"/></net>

<net id="526"><net_src comp="194" pin="1"/><net_sink comp="498" pin=8"/></net>

<net id="527"><net_src comp="198" pin="1"/><net_sink comp="498" pin=9"/></net>

<net id="528"><net_src comp="202" pin="1"/><net_sink comp="498" pin=10"/></net>

<net id="529"><net_src comp="206" pin="1"/><net_sink comp="498" pin=11"/></net>

<net id="530"><net_src comp="210" pin="1"/><net_sink comp="498" pin=12"/></net>

<net id="531"><net_src comp="214" pin="1"/><net_sink comp="498" pin=13"/></net>

<net id="532"><net_src comp="218" pin="1"/><net_sink comp="498" pin=14"/></net>

<net id="533"><net_src comp="222" pin="1"/><net_sink comp="498" pin=15"/></net>

<net id="534"><net_src comp="226" pin="1"/><net_sink comp="498" pin=16"/></net>

<net id="535"><net_src comp="16" pin="0"/><net_sink comp="498" pin=17"/></net>

<net id="556"><net_src comp="130" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="557"><net_src comp="230" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="558"><net_src comp="234" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="559"><net_src comp="238" pin="1"/><net_sink comp="536" pin=3"/></net>

<net id="560"><net_src comp="242" pin="1"/><net_sink comp="536" pin=4"/></net>

<net id="561"><net_src comp="246" pin="1"/><net_sink comp="536" pin=5"/></net>

<net id="562"><net_src comp="250" pin="1"/><net_sink comp="536" pin=6"/></net>

<net id="563"><net_src comp="254" pin="1"/><net_sink comp="536" pin=7"/></net>

<net id="564"><net_src comp="258" pin="1"/><net_sink comp="536" pin=8"/></net>

<net id="565"><net_src comp="262" pin="1"/><net_sink comp="536" pin=9"/></net>

<net id="566"><net_src comp="266" pin="1"/><net_sink comp="536" pin=10"/></net>

<net id="567"><net_src comp="270" pin="1"/><net_sink comp="536" pin=11"/></net>

<net id="568"><net_src comp="274" pin="1"/><net_sink comp="536" pin=12"/></net>

<net id="569"><net_src comp="278" pin="1"/><net_sink comp="536" pin=13"/></net>

<net id="570"><net_src comp="282" pin="1"/><net_sink comp="536" pin=14"/></net>

<net id="571"><net_src comp="286" pin="1"/><net_sink comp="536" pin=15"/></net>

<net id="572"><net_src comp="290" pin="1"/><net_sink comp="536" pin=16"/></net>

<net id="573"><net_src comp="18" pin="0"/><net_sink comp="536" pin=17"/></net>

<net id="594"><net_src comp="132" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="595"><net_src comp="166" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="596"><net_src comp="170" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="597"><net_src comp="174" pin="1"/><net_sink comp="574" pin=3"/></net>

<net id="598"><net_src comp="178" pin="1"/><net_sink comp="574" pin=4"/></net>

<net id="599"><net_src comp="182" pin="1"/><net_sink comp="574" pin=5"/></net>

<net id="600"><net_src comp="186" pin="1"/><net_sink comp="574" pin=6"/></net>

<net id="601"><net_src comp="190" pin="1"/><net_sink comp="574" pin=7"/></net>

<net id="602"><net_src comp="194" pin="1"/><net_sink comp="574" pin=8"/></net>

<net id="603"><net_src comp="198" pin="1"/><net_sink comp="574" pin=9"/></net>

<net id="604"><net_src comp="202" pin="1"/><net_sink comp="574" pin=10"/></net>

<net id="605"><net_src comp="206" pin="1"/><net_sink comp="574" pin=11"/></net>

<net id="606"><net_src comp="210" pin="1"/><net_sink comp="574" pin=12"/></net>

<net id="607"><net_src comp="214" pin="1"/><net_sink comp="574" pin=13"/></net>

<net id="608"><net_src comp="218" pin="1"/><net_sink comp="574" pin=14"/></net>

<net id="609"><net_src comp="222" pin="1"/><net_sink comp="574" pin=15"/></net>

<net id="610"><net_src comp="226" pin="1"/><net_sink comp="574" pin=16"/></net>

<net id="611"><net_src comp="16" pin="0"/><net_sink comp="574" pin=17"/></net>

<net id="632"><net_src comp="134" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="633"><net_src comp="166" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="634"><net_src comp="170" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="635"><net_src comp="174" pin="1"/><net_sink comp="612" pin=3"/></net>

<net id="636"><net_src comp="178" pin="1"/><net_sink comp="612" pin=4"/></net>

<net id="637"><net_src comp="182" pin="1"/><net_sink comp="612" pin=5"/></net>

<net id="638"><net_src comp="186" pin="1"/><net_sink comp="612" pin=6"/></net>

<net id="639"><net_src comp="190" pin="1"/><net_sink comp="612" pin=7"/></net>

<net id="640"><net_src comp="194" pin="1"/><net_sink comp="612" pin=8"/></net>

<net id="641"><net_src comp="198" pin="1"/><net_sink comp="612" pin=9"/></net>

<net id="642"><net_src comp="202" pin="1"/><net_sink comp="612" pin=10"/></net>

<net id="643"><net_src comp="206" pin="1"/><net_sink comp="612" pin=11"/></net>

<net id="644"><net_src comp="210" pin="1"/><net_sink comp="612" pin=12"/></net>

<net id="645"><net_src comp="214" pin="1"/><net_sink comp="612" pin=13"/></net>

<net id="646"><net_src comp="218" pin="1"/><net_sink comp="612" pin=14"/></net>

<net id="647"><net_src comp="222" pin="1"/><net_sink comp="612" pin=15"/></net>

<net id="648"><net_src comp="226" pin="1"/><net_sink comp="612" pin=16"/></net>

<net id="649"><net_src comp="16" pin="0"/><net_sink comp="612" pin=17"/></net>

<net id="670"><net_src comp="136" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="671"><net_src comp="230" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="672"><net_src comp="234" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="673"><net_src comp="238" pin="1"/><net_sink comp="650" pin=3"/></net>

<net id="674"><net_src comp="242" pin="1"/><net_sink comp="650" pin=4"/></net>

<net id="675"><net_src comp="246" pin="1"/><net_sink comp="650" pin=5"/></net>

<net id="676"><net_src comp="250" pin="1"/><net_sink comp="650" pin=6"/></net>

<net id="677"><net_src comp="254" pin="1"/><net_sink comp="650" pin=7"/></net>

<net id="678"><net_src comp="258" pin="1"/><net_sink comp="650" pin=8"/></net>

<net id="679"><net_src comp="262" pin="1"/><net_sink comp="650" pin=9"/></net>

<net id="680"><net_src comp="266" pin="1"/><net_sink comp="650" pin=10"/></net>

<net id="681"><net_src comp="270" pin="1"/><net_sink comp="650" pin=11"/></net>

<net id="682"><net_src comp="274" pin="1"/><net_sink comp="650" pin=12"/></net>

<net id="683"><net_src comp="278" pin="1"/><net_sink comp="650" pin=13"/></net>

<net id="684"><net_src comp="282" pin="1"/><net_sink comp="650" pin=14"/></net>

<net id="685"><net_src comp="286" pin="1"/><net_sink comp="650" pin=15"/></net>

<net id="686"><net_src comp="290" pin="1"/><net_sink comp="650" pin=16"/></net>

<net id="687"><net_src comp="18" pin="0"/><net_sink comp="650" pin=17"/></net>

<net id="709"><net_src comp="140" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="710"><net_src comp="4" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="711"><net_src comp="20" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="712"><net_src comp="22" pin="0"/><net_sink comp="688" pin=4"/></net>

<net id="713"><net_src comp="24" pin="0"/><net_sink comp="688" pin=5"/></net>

<net id="714"><net_src comp="26" pin="0"/><net_sink comp="688" pin=6"/></net>

<net id="715"><net_src comp="28" pin="0"/><net_sink comp="688" pin=7"/></net>

<net id="716"><net_src comp="30" pin="0"/><net_sink comp="688" pin=8"/></net>

<net id="717"><net_src comp="32" pin="0"/><net_sink comp="688" pin=9"/></net>

<net id="718"><net_src comp="34" pin="0"/><net_sink comp="688" pin=10"/></net>

<net id="719"><net_src comp="36" pin="0"/><net_sink comp="688" pin=11"/></net>

<net id="720"><net_src comp="38" pin="0"/><net_sink comp="688" pin=12"/></net>

<net id="721"><net_src comp="40" pin="0"/><net_sink comp="688" pin=13"/></net>

<net id="722"><net_src comp="42" pin="0"/><net_sink comp="688" pin=14"/></net>

<net id="723"><net_src comp="44" pin="0"/><net_sink comp="688" pin=15"/></net>

<net id="724"><net_src comp="46" pin="0"/><net_sink comp="688" pin=16"/></net>

<net id="725"><net_src comp="48" pin="0"/><net_sink comp="688" pin=17"/></net>

<net id="726"><net_src comp="50" pin="0"/><net_sink comp="688" pin=18"/></net>

<net id="762"><net_src comp="144" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="763"><net_src comp="20" pin="0"/><net_sink comp="727" pin=17"/></net>

<net id="764"><net_src comp="22" pin="0"/><net_sink comp="727" pin=18"/></net>

<net id="765"><net_src comp="24" pin="0"/><net_sink comp="727" pin=19"/></net>

<net id="766"><net_src comp="26" pin="0"/><net_sink comp="727" pin=20"/></net>

<net id="767"><net_src comp="28" pin="0"/><net_sink comp="727" pin=21"/></net>

<net id="768"><net_src comp="30" pin="0"/><net_sink comp="727" pin=22"/></net>

<net id="769"><net_src comp="32" pin="0"/><net_sink comp="727" pin=23"/></net>

<net id="770"><net_src comp="34" pin="0"/><net_sink comp="727" pin=24"/></net>

<net id="771"><net_src comp="36" pin="0"/><net_sink comp="727" pin=25"/></net>

<net id="772"><net_src comp="38" pin="0"/><net_sink comp="727" pin=26"/></net>

<net id="773"><net_src comp="40" pin="0"/><net_sink comp="727" pin=27"/></net>

<net id="774"><net_src comp="42" pin="0"/><net_sink comp="727" pin=28"/></net>

<net id="775"><net_src comp="44" pin="0"/><net_sink comp="727" pin=29"/></net>

<net id="776"><net_src comp="46" pin="0"/><net_sink comp="727" pin=30"/></net>

<net id="777"><net_src comp="48" pin="0"/><net_sink comp="727" pin=31"/></net>

<net id="778"><net_src comp="50" pin="0"/><net_sink comp="727" pin=32"/></net>

<net id="814"><net_src comp="146" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="815"><net_src comp="20" pin="0"/><net_sink comp="779" pin=17"/></net>

<net id="816"><net_src comp="22" pin="0"/><net_sink comp="779" pin=18"/></net>

<net id="817"><net_src comp="24" pin="0"/><net_sink comp="779" pin=19"/></net>

<net id="818"><net_src comp="26" pin="0"/><net_sink comp="779" pin=20"/></net>

<net id="819"><net_src comp="28" pin="0"/><net_sink comp="779" pin=21"/></net>

<net id="820"><net_src comp="30" pin="0"/><net_sink comp="779" pin=22"/></net>

<net id="821"><net_src comp="32" pin="0"/><net_sink comp="779" pin=23"/></net>

<net id="822"><net_src comp="34" pin="0"/><net_sink comp="779" pin=24"/></net>

<net id="823"><net_src comp="36" pin="0"/><net_sink comp="779" pin=25"/></net>

<net id="824"><net_src comp="38" pin="0"/><net_sink comp="779" pin=26"/></net>

<net id="825"><net_src comp="40" pin="0"/><net_sink comp="779" pin=27"/></net>

<net id="826"><net_src comp="42" pin="0"/><net_sink comp="779" pin=28"/></net>

<net id="827"><net_src comp="44" pin="0"/><net_sink comp="779" pin=29"/></net>

<net id="828"><net_src comp="46" pin="0"/><net_sink comp="779" pin=30"/></net>

<net id="829"><net_src comp="48" pin="0"/><net_sink comp="779" pin=31"/></net>

<net id="830"><net_src comp="50" pin="0"/><net_sink comp="779" pin=32"/></net>

<net id="866"><net_src comp="148" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="867"><net_src comp="20" pin="0"/><net_sink comp="831" pin=17"/></net>

<net id="868"><net_src comp="22" pin="0"/><net_sink comp="831" pin=18"/></net>

<net id="869"><net_src comp="24" pin="0"/><net_sink comp="831" pin=19"/></net>

<net id="870"><net_src comp="26" pin="0"/><net_sink comp="831" pin=20"/></net>

<net id="871"><net_src comp="28" pin="0"/><net_sink comp="831" pin=21"/></net>

<net id="872"><net_src comp="30" pin="0"/><net_sink comp="831" pin=22"/></net>

<net id="873"><net_src comp="32" pin="0"/><net_sink comp="831" pin=23"/></net>

<net id="874"><net_src comp="34" pin="0"/><net_sink comp="831" pin=24"/></net>

<net id="875"><net_src comp="36" pin="0"/><net_sink comp="831" pin=25"/></net>

<net id="876"><net_src comp="38" pin="0"/><net_sink comp="831" pin=26"/></net>

<net id="877"><net_src comp="40" pin="0"/><net_sink comp="831" pin=27"/></net>

<net id="878"><net_src comp="42" pin="0"/><net_sink comp="831" pin=28"/></net>

<net id="879"><net_src comp="44" pin="0"/><net_sink comp="831" pin=29"/></net>

<net id="880"><net_src comp="46" pin="0"/><net_sink comp="831" pin=30"/></net>

<net id="881"><net_src comp="48" pin="0"/><net_sink comp="831" pin=31"/></net>

<net id="882"><net_src comp="50" pin="0"/><net_sink comp="831" pin=32"/></net>

<net id="918"><net_src comp="150" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="919"><net_src comp="20" pin="0"/><net_sink comp="883" pin=17"/></net>

<net id="920"><net_src comp="22" pin="0"/><net_sink comp="883" pin=18"/></net>

<net id="921"><net_src comp="24" pin="0"/><net_sink comp="883" pin=19"/></net>

<net id="922"><net_src comp="26" pin="0"/><net_sink comp="883" pin=20"/></net>

<net id="923"><net_src comp="28" pin="0"/><net_sink comp="883" pin=21"/></net>

<net id="924"><net_src comp="30" pin="0"/><net_sink comp="883" pin=22"/></net>

<net id="925"><net_src comp="32" pin="0"/><net_sink comp="883" pin=23"/></net>

<net id="926"><net_src comp="34" pin="0"/><net_sink comp="883" pin=24"/></net>

<net id="927"><net_src comp="36" pin="0"/><net_sink comp="883" pin=25"/></net>

<net id="928"><net_src comp="38" pin="0"/><net_sink comp="883" pin=26"/></net>

<net id="929"><net_src comp="40" pin="0"/><net_sink comp="883" pin=27"/></net>

<net id="930"><net_src comp="42" pin="0"/><net_sink comp="883" pin=28"/></net>

<net id="931"><net_src comp="44" pin="0"/><net_sink comp="883" pin=29"/></net>

<net id="932"><net_src comp="46" pin="0"/><net_sink comp="883" pin=30"/></net>

<net id="933"><net_src comp="48" pin="0"/><net_sink comp="883" pin=31"/></net>

<net id="934"><net_src comp="50" pin="0"/><net_sink comp="883" pin=32"/></net>

<net id="986"><net_src comp="152" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="987"><net_src comp="20" pin="0"/><net_sink comp="935" pin=33"/></net>

<net id="988"><net_src comp="22" pin="0"/><net_sink comp="935" pin=34"/></net>

<net id="989"><net_src comp="24" pin="0"/><net_sink comp="935" pin=35"/></net>

<net id="990"><net_src comp="26" pin="0"/><net_sink comp="935" pin=36"/></net>

<net id="991"><net_src comp="28" pin="0"/><net_sink comp="935" pin=37"/></net>

<net id="992"><net_src comp="30" pin="0"/><net_sink comp="935" pin=38"/></net>

<net id="993"><net_src comp="32" pin="0"/><net_sink comp="935" pin=39"/></net>

<net id="994"><net_src comp="34" pin="0"/><net_sink comp="935" pin=40"/></net>

<net id="995"><net_src comp="36" pin="0"/><net_sink comp="935" pin=41"/></net>

<net id="996"><net_src comp="38" pin="0"/><net_sink comp="935" pin=42"/></net>

<net id="997"><net_src comp="40" pin="0"/><net_sink comp="935" pin=43"/></net>

<net id="998"><net_src comp="42" pin="0"/><net_sink comp="935" pin=44"/></net>

<net id="999"><net_src comp="44" pin="0"/><net_sink comp="935" pin=45"/></net>

<net id="1000"><net_src comp="46" pin="0"/><net_sink comp="935" pin=46"/></net>

<net id="1001"><net_src comp="48" pin="0"/><net_sink comp="935" pin=47"/></net>

<net id="1002"><net_src comp="50" pin="0"/><net_sink comp="935" pin=48"/></net>

<net id="1038"><net_src comp="154" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1039"><net_src comp="20" pin="0"/><net_sink comp="1003" pin=17"/></net>

<net id="1040"><net_src comp="22" pin="0"/><net_sink comp="1003" pin=18"/></net>

<net id="1041"><net_src comp="24" pin="0"/><net_sink comp="1003" pin=19"/></net>

<net id="1042"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=20"/></net>

<net id="1043"><net_src comp="28" pin="0"/><net_sink comp="1003" pin=21"/></net>

<net id="1044"><net_src comp="30" pin="0"/><net_sink comp="1003" pin=22"/></net>

<net id="1045"><net_src comp="32" pin="0"/><net_sink comp="1003" pin=23"/></net>

<net id="1046"><net_src comp="34" pin="0"/><net_sink comp="1003" pin=24"/></net>

<net id="1047"><net_src comp="36" pin="0"/><net_sink comp="1003" pin=25"/></net>

<net id="1048"><net_src comp="38" pin="0"/><net_sink comp="1003" pin=26"/></net>

<net id="1049"><net_src comp="40" pin="0"/><net_sink comp="1003" pin=27"/></net>

<net id="1050"><net_src comp="42" pin="0"/><net_sink comp="1003" pin=28"/></net>

<net id="1051"><net_src comp="44" pin="0"/><net_sink comp="1003" pin=29"/></net>

<net id="1052"><net_src comp="46" pin="0"/><net_sink comp="1003" pin=30"/></net>

<net id="1053"><net_src comp="48" pin="0"/><net_sink comp="1003" pin=31"/></net>

<net id="1054"><net_src comp="50" pin="0"/><net_sink comp="1003" pin=32"/></net>

<net id="1106"><net_src comp="156" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1107"><net_src comp="20" pin="0"/><net_sink comp="1055" pin=33"/></net>

<net id="1108"><net_src comp="22" pin="0"/><net_sink comp="1055" pin=34"/></net>

<net id="1109"><net_src comp="24" pin="0"/><net_sink comp="1055" pin=35"/></net>

<net id="1110"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=36"/></net>

<net id="1111"><net_src comp="28" pin="0"/><net_sink comp="1055" pin=37"/></net>

<net id="1112"><net_src comp="30" pin="0"/><net_sink comp="1055" pin=38"/></net>

<net id="1113"><net_src comp="32" pin="0"/><net_sink comp="1055" pin=39"/></net>

<net id="1114"><net_src comp="34" pin="0"/><net_sink comp="1055" pin=40"/></net>

<net id="1115"><net_src comp="36" pin="0"/><net_sink comp="1055" pin=41"/></net>

<net id="1116"><net_src comp="38" pin="0"/><net_sink comp="1055" pin=42"/></net>

<net id="1117"><net_src comp="40" pin="0"/><net_sink comp="1055" pin=43"/></net>

<net id="1118"><net_src comp="42" pin="0"/><net_sink comp="1055" pin=44"/></net>

<net id="1119"><net_src comp="44" pin="0"/><net_sink comp="1055" pin=45"/></net>

<net id="1120"><net_src comp="46" pin="0"/><net_sink comp="1055" pin=46"/></net>

<net id="1121"><net_src comp="48" pin="0"/><net_sink comp="1055" pin=47"/></net>

<net id="1122"><net_src comp="50" pin="0"/><net_sink comp="1055" pin=48"/></net>

<net id="1144"><net_src comp="158" pin="0"/><net_sink comp="1123" pin=0"/></net>

<net id="1145"><net_src comp="20" pin="0"/><net_sink comp="1123" pin=1"/></net>

<net id="1146"><net_src comp="16" pin="0"/><net_sink comp="1123" pin=2"/></net>

<net id="1147"><net_src comp="18" pin="0"/><net_sink comp="1123" pin=3"/></net>

<net id="1148"><net_src comp="22" pin="0"/><net_sink comp="1123" pin=4"/></net>

<net id="1149"><net_src comp="24" pin="0"/><net_sink comp="1123" pin=5"/></net>

<net id="1150"><net_src comp="26" pin="0"/><net_sink comp="1123" pin=6"/></net>

<net id="1151"><net_src comp="28" pin="0"/><net_sink comp="1123" pin=7"/></net>

<net id="1152"><net_src comp="30" pin="0"/><net_sink comp="1123" pin=8"/></net>

<net id="1153"><net_src comp="32" pin="0"/><net_sink comp="1123" pin=9"/></net>

<net id="1154"><net_src comp="34" pin="0"/><net_sink comp="1123" pin=10"/></net>

<net id="1155"><net_src comp="36" pin="0"/><net_sink comp="1123" pin=11"/></net>

<net id="1156"><net_src comp="38" pin="0"/><net_sink comp="1123" pin=12"/></net>

<net id="1157"><net_src comp="40" pin="0"/><net_sink comp="1123" pin=13"/></net>

<net id="1158"><net_src comp="42" pin="0"/><net_sink comp="1123" pin=14"/></net>

<net id="1159"><net_src comp="44" pin="0"/><net_sink comp="1123" pin=15"/></net>

<net id="1160"><net_src comp="46" pin="0"/><net_sink comp="1123" pin=16"/></net>

<net id="1161"><net_src comp="48" pin="0"/><net_sink comp="1123" pin=17"/></net>

<net id="1162"><net_src comp="50" pin="0"/><net_sink comp="1123" pin=18"/></net>

<net id="1169"><net_src comp="162" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1170"><net_src comp="0" pin="0"/><net_sink comp="1163" pin=1"/></net>

<net id="1171"><net_src comp="16" pin="0"/><net_sink comp="1163" pin=3"/></net>

<net id="1178"><net_src comp="164" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1179"><net_src comp="2" pin="0"/><net_sink comp="1172" pin=1"/></net>

<net id="1180"><net_src comp="18" pin="0"/><net_sink comp="1172" pin=3"/></net>

<net id="1187"><net_src comp="108" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="306" pin="2"/><net_sink comp="1181" pin=1"/></net>

<net id="1189"><net_src comp="104" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1190"><net_src comp="110" pin="0"/><net_sink comp="1181" pin=3"/></net>

<net id="1197"><net_src comp="108" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1198"><net_src comp="318" pin="2"/><net_sink comp="1191" pin=1"/></net>

<net id="1199"><net_src comp="104" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1200"><net_src comp="110" pin="0"/><net_sink comp="1191" pin=3"/></net>

<net id="1207"><net_src comp="108" pin="0"/><net_sink comp="1201" pin=0"/></net>

<net id="1208"><net_src comp="312" pin="2"/><net_sink comp="1201" pin=1"/></net>

<net id="1209"><net_src comp="104" pin="0"/><net_sink comp="1201" pin=2"/></net>

<net id="1210"><net_src comp="110" pin="0"/><net_sink comp="1201" pin=3"/></net>

<net id="1218"><net_src comp="4" pin="0"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="1211" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1220"><net_src comp="1214" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="1228"><net_src comp="0" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="1221" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1230"><net_src comp="1224" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="1238"><net_src comp="2" pin="0"/><net_sink comp="1234" pin=0"/></net>

<net id="1239"><net_src comp="1231" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1240"><net_src comp="1234" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="1244"><net_src comp="294" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1248"><net_src comp="300" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1252"><net_src comp="1181" pin="4"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="1258"><net_src comp="1191" pin="4"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1260"><net_src comp="1255" pin="1"/><net_sink comp="1163" pin=2"/></net>

<net id="1264"><net_src comp="1201" pin="4"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1266"><net_src comp="1261" pin="1"/><net_sink comp="1172" pin=2"/></net>

<net id="1270"><net_src comp="1214" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="1275"><net_src comp="1224" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="1280"><net_src comp="1234" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="339" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 4 5 6 7 8 9 }
	Port: buf0 | {25 26 }
	Port: buf1 | {25 26 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {11 12 14 15 16 17 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {11 12 14 15 16 17 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {11 12 14 15 16 17 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {11 12 14 15 16 17 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {11 12 14 15 16 17 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {11 12 14 15 16 17 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {11 12 14 15 16 17 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {11 12 14 15 16 17 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {11 12 14 15 16 17 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {11 12 14 15 16 17 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {11 12 14 15 16 17 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {11 12 14 15 16 17 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {11 12 14 15 16 17 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {11 12 14 15 16 17 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {11 12 14 15 16 17 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {11 12 14 15 16 17 }
 - Input state : 
	Port: activation_accelerator : gmem0 | {18 19 20 21 22 23 24 25 26 }
	Port: activation_accelerator : gmem1 | {18 19 20 21 22 23 24 25 26 }
	Port: activation_accelerator : in0 | {1 }
	Port: activation_accelerator : in1 | {1 }
	Port: activation_accelerator : out_r | {1 }
	Port: activation_accelerator : stage | {1 }
	Port: activation_accelerator : config_r | {1 }
	Port: activation_accelerator : buf0 | {1 10 13 16 17 }
	Port: activation_accelerator : buf1 | {1 10 13 16 17 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
		gmem2_addr : 1
		empty_48 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		gmem0_addr : 1
		empty : 2
		gmem1_addr : 1
		empty_47 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_346 |    0    |    0    |  0.427  |    48   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_384 |    0    |    0    |  0.427  |    48   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_422 |    0    |    0    |  0.427  |    48   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_460 |    0    |    0    |  0.427  |    48   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_498 |    0    |    0    |  0.427  |    48   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_536 |    0    |    0    |  0.427  |    48   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_574 |    0    |    0    |  0.427  |    48   |    45   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_612 |    0    |    0    |  0.427  |    48   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_650 |    0    |    0    |  0.427  |    48   |    45   |
|   call   |  grp_activation_accelerator_Pipeline_VITIS_LOOP_782_4_fu_688 |    0    |    0    |  6.832  |   245   |   245   |
|          |                 grp_float_layer_norm2_fu_727                 |    0    |   203   |  87.647 |  35626  |  23763  |
|          |                  grp_float_rms_norm2_fu_779                  |    0    |    57   | 51.2448 |  12014  |   6072  |
|          |                    grp_float_silu2_fu_831                    |    0    |   384   |  27.328 |  27889  |  41764  |
|          |                    grp_float_gelu2_fu_883                    |    0    |   8096  | 591.136 |  655953 |  592036 |
|          |                  grp_float_Multiply2_fu_935                  |    0    |    96   |  27.328 |   7569  |   4932  |
|          |                grp_float_safe_softmax2_fu_1003               |   128   |   121   | 71.1604 |  20529  |  27409  |
|          |                    grp_float_add2_fu_1055                    |    0    |    64   |  27.328 |  10737  |   7460  |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_741_3_fu_1123 |    0    |    0    |  0.854  |   214   |   848   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_728_1_fu_1163 |    0    |    0    |    0    |    65   |    36   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_731_2_fu_1172 |    0    |    0    |    0    |    65   |    36   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                          grp_fu_1282                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1286                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1290                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1294                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1298                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1302                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1306                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1310                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1314                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1318                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1322                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1326                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1330                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1334                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1338                         |    0    |    2    |    0    |   227   |   214   |
|   fadd   |                          grp_fu_1342                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1346                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1350                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1354                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1358                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1362                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1366                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1370                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1374                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1378                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1382                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1386                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1390                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1394                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1398                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1402                         |    0    |    2    |    0    |   227   |   214   |
|          |                          grp_fu_1406                         |    0    |    2    |    0    |   227   |   214   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                   config_r_read_read_fu_294                  |    0    |    0    |    0    |    0    |    0    |
|          |                    stage_read_read_fu_300                    |    0    |    0    |    0    |    0    |    0    |
|   read   |                    out_r_read_read_fu_306                    |    0    |    0    |    0    |    0    |    0    |
|          |                     in1_read_read_fu_312                     |    0    |    0    |    0    |    0    |    0    |
|          |                     in0_read_read_fu_318                     |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
| writeresp|                     grp_writeresp_fu_324                     |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|  readreq |                      grp_readreq_fu_332                      |    0    |    0    |    0    |    0    |    0    |
|          |                      grp_readreq_fu_339                      |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                       trunc_ln4_fu_1181                      |    0    |    0    |    0    |    0    |    0    |
|partselect|                       trunc_ln_fu_1191                       |    0    |    0    |    0    |    0    |    0    |
|          |                       trunc_ln3_fu_1201                      |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                      sext_ln782_fu_1211                      |    0    |    0    |    0    |    0    |    0    |
|   sext   |                      sext_ln728_fu_1221                      |    0    |    0    |    0    |    0    |    0    |
|          |                      sext_ln731_fu_1231                      |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                              |   128   |   9085  | 894.701 |  778602 |  711854 |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                           |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------------------------------------------------------------+--------+--------+--------+--------+
| activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i |    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|    4   |    0   |    0   |    0   |
|                                    buf0                                   |   46   |    0   |    0   |    0   |
|                                    buf1                                   |   46   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15               |    4   |    0   |    0   |    0   |
|                                     x                                     |    8   |    0   |    0   |    0   |
|                                    x_1                                    |    8   |    0   |    0   |    0   |
|                                    x_10                                   |    8   |    0   |    0   |    0   |
|                                    x_11                                   |    8   |    0   |    0   |    0   |
|                                    x_12                                   |    8   |    0   |    0   |    0   |
|                                    x_13                                   |    8   |    0   |    0   |    0   |
|                                    x_14                                   |    8   |    0   |    0   |    0   |
|                                    x_15                                   |    8   |    0   |    0   |    0   |
|                                    x_2                                    |    8   |    0   |    0   |    0   |
|                                    x_3                                    |    8   |    0   |    0   |    0   |
|                                    x_4                                    |    8   |    0   |    0   |    0   |
|                                    x_5                                    |    8   |    0   |    0   |    0   |
|                                    x_6                                    |    8   |    0   |    0   |    0   |
|                                    x_7                                    |    8   |    0   |    0   |    0   |
|                                    x_8                                    |    8   |    0   |    0   |    0   |
|                                    x_9                                    |    8   |    0   |    0   |    0   |
|                                     y                                     |    8   |    0   |    0   |    0   |
|                                    y_1                                    |    8   |    0   |    0   |    0   |
|                                    y_10                                   |    8   |    0   |    0   |    0   |
|                                    y_11                                   |    8   |    0   |    0   |    0   |
|                                    y_12                                   |    8   |    0   |    0   |    0   |
|                                    y_13                                   |    8   |    0   |    0   |    0   |
|                                    y_14                                   |    8   |    0   |    0   |    0   |
|                                    y_15                                   |    8   |    0   |    0   |    0   |
|                                    y_2                                    |    8   |    0   |    0   |    0   |
|                                    y_3                                    |    8   |    0   |    0   |    0   |
|                                    y_4                                    |    8   |    0   |    0   |    0   |
|                                    y_5                                    |    8   |    0   |    0   |    0   |
|                                    y_6                                    |    8   |    0   |    0   |    0   |
|                                    y_7                                    |    8   |    0   |    0   |    0   |
|                                    y_8                                    |    8   |    0   |    0   |    0   |
|                                    y_9                                    |    8   |    0   |    0   |    0   |
+---------------------------------------------------------------------------+--------+--------+--------+--------+
|                                   Total                                   |   412  |    0   |    0   |    0   |
+---------------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|config_r_read_reg_1241|   32   |
|  gmem0_addr_reg_1272 |   16   |
|  gmem1_addr_reg_1277 |   16   |
|  gmem2_addr_reg_1267 |   16   |
|  stage_read_reg_1245 |   32   |
|  trunc_ln3_reg_1261  |   63   |
|  trunc_ln4_reg_1249  |   63   |
|   trunc_ln_reg_1255  |   63   |
+----------------------+--------+
|         Total        |   301  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_324 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_324 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_332  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_339  |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   98   ||  1.708  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   128  |  9085  |   894  | 778602 | 711854 |    -   |
|   Memory  |   412  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   301  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   540  |  9085  |   896  | 778903 | 711881 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
