// Seed: 858868695
module module_0 ();
  reg id_1;
  wire id_2;
  supply0 id_3;
  always @(posedge id_3 or 1'b0 - id_3) begin
    wait (1);
  end
  always @(id_1) begin
    id_1 <= 1 & 1;
  end
endmodule
module module_1;
  reg id_2;
  initial begin
    id_1 <= id_1;
    id_1 <= id_2;
    $display(1, 1);
    if (1'h0 - ~id_2) begin
      id_1 <= 1 == 1'b0;
    end else id_1 <= id_2;
  end
  module_0();
  wire id_3;
endmodule
