# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../half-ADDER 24BEC411.srcs/sources_1/new/full_adder_bh.v" \
"../../../../half-ADDER 24BEC411.srcs/sim_1/new/fulladder_db.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
