--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Microprocessor.twx Microprocessor.ncd -o Microprocessor.twr
Microprocessor.pcf -ucf Microprocessor.ucf

Design file:              Microprocessor.ncd
Physical constraint file: Microprocessor.pcf
Device,package,speed:     xc3s50an,tqg144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock frequency_2
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
instruction<0>|    3.877(R)|    2.569(R)|clock_OBUF        |   0.000|
instruction<1>|   -1.320(R)|    2.903(R)|clock_OBUF        |   0.000|
instruction<2>|    5.189(R)|    2.529(R)|clock_OBUF        |   0.000|
instruction<3>|    4.688(R)|    2.986(R)|clock_OBUF        |   0.000|
instruction<4>|    5.610(R)|    1.176(R)|clock_OBUF        |   0.000|
instruction<5>|    5.610(R)|    0.613(R)|clock_OBUF        |   0.000|
instruction<6>|    4.132(R)|    3.008(R)|clock_OBUF        |   0.000|
instruction<7>|    4.060(R)|    2.743(R)|clock_OBUF        |   0.000|
reset         |   -0.726(R)|    2.706(R)|clock_OBUF        |   0.000|
--------------+------------+------------+------------------+--------+

Setup/Hold to clock frequency_4
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
instruction<0>|    3.681(R)|    2.849(R)|clock_OBUF        |   0.000|
instruction<1>|   -1.516(R)|    3.183(R)|clock_OBUF        |   0.000|
instruction<2>|    4.993(R)|    2.809(R)|clock_OBUF        |   0.000|
instruction<3>|    4.492(R)|    3.266(R)|clock_OBUF        |   0.000|
instruction<4>|    5.414(R)|    1.456(R)|clock_OBUF        |   0.000|
instruction<5>|    5.414(R)|    0.893(R)|clock_OBUF        |   0.000|
instruction<6>|    3.936(R)|    3.288(R)|clock_OBUF        |   0.000|
instruction<7>|    3.864(R)|    3.023(R)|clock_OBUF        |   0.000|
reset         |   -0.922(R)|    2.986(R)|clock_OBUF        |   0.000|
--------------+------------+------------+------------------+--------+

Clock frequency_2 to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
instruction_address<0>|   10.420(R)|clock_OBUF        |   0.000|
instruction_address<1>|   10.206(R)|clock_OBUF        |   0.000|
instruction_address<2>|   10.083(R)|clock_OBUF        |   0.000|
instruction_address<3>|   10.167(R)|clock_OBUF        |   0.000|
instruction_address<4>|   10.003(R)|clock_OBUF        |   0.000|
instruction_address<5>|   10.365(R)|clock_OBUF        |   0.000|
instruction_address<6>|   10.014(R)|clock_OBUF        |   0.000|
instruction_address<7>|   10.200(R)|clock_OBUF        |   0.000|
pc_high<0>            |   12.395(R)|clock_OBUF        |   0.000|
pc_high<1>            |   12.009(R)|clock_OBUF        |   0.000|
pc_high<2>            |   12.397(R)|clock_OBUF        |   0.000|
pc_high<3>            |   12.000(R)|clock_OBUF        |   0.000|
pc_high<4>            |   12.624(R)|clock_OBUF        |   0.000|
pc_high<5>            |   11.466(R)|clock_OBUF        |   0.000|
pc_high<6>            |   12.449(R)|clock_OBUF        |   0.000|
pc_low<0>             |   11.236(R)|clock_OBUF        |   0.000|
pc_low<1>             |   11.683(R)|clock_OBUF        |   0.000|
pc_low<2>             |   11.053(R)|clock_OBUF        |   0.000|
pc_low<3>             |   11.357(R)|clock_OBUF        |   0.000|
pc_low<4>             |   11.357(R)|clock_OBUF        |   0.000|
pc_low<5>             |   11.376(R)|clock_OBUF        |   0.000|
pc_low<6>             |   11.224(R)|clock_OBUF        |   0.000|
reg_num<0>            |   13.319(R)|clock_OBUF        |   0.000|
reg_num<1>            |   10.456(R)|clock_OBUF        |   0.000|
reg_num<2>            |   13.047(R)|clock_OBUF        |   0.000|
reg_num<3>            |   13.108(R)|clock_OBUF        |   0.000|
reg_num<4>            |   12.265(R)|clock_OBUF        |   0.000|
reg_num<5>            |   13.295(R)|clock_OBUF        |   0.000|
reg_num<6>            |   13.012(R)|clock_OBUF        |   0.000|
rwd_0<0>              |   15.364(R)|clock_OBUF        |   0.000|
rwd_0<1>              |   15.368(R)|clock_OBUF        |   0.000|
rwd_0<2>              |   15.427(R)|clock_OBUF        |   0.000|
rwd_0<3>              |   15.157(R)|clock_OBUF        |   0.000|
rwd_0<4>              |   15.634(R)|clock_OBUF        |   0.000|
rwd_0<5>              |   15.836(R)|clock_OBUF        |   0.000|
rwd_0<6>              |   15.795(R)|clock_OBUF        |   0.000|
rwd_1<0>              |   14.367(R)|clock_OBUF        |   0.000|
rwd_1<1>              |   14.628(R)|clock_OBUF        |   0.000|
rwd_1<2>              |   14.434(R)|clock_OBUF        |   0.000|
rwd_1<3>              |   14.641(R)|clock_OBUF        |   0.000|
rwd_1<4>              |   14.364(R)|clock_OBUF        |   0.000|
rwd_1<5>              |   14.386(R)|clock_OBUF        |   0.000|
rwd_1<6>              |   14.548(R)|clock_OBUF        |   0.000|
----------------------+------------+------------------+--------+

Clock frequency_4 to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
instruction_address<0>|   10.700(R)|clock_OBUF        |   0.000|
instruction_address<1>|   10.486(R)|clock_OBUF        |   0.000|
instruction_address<2>|   10.363(R)|clock_OBUF        |   0.000|
instruction_address<3>|   10.447(R)|clock_OBUF        |   0.000|
instruction_address<4>|   10.283(R)|clock_OBUF        |   0.000|
instruction_address<5>|   10.645(R)|clock_OBUF        |   0.000|
instruction_address<6>|   10.294(R)|clock_OBUF        |   0.000|
instruction_address<7>|   10.480(R)|clock_OBUF        |   0.000|
pc_high<0>            |   12.675(R)|clock_OBUF        |   0.000|
pc_high<1>            |   12.289(R)|clock_OBUF        |   0.000|
pc_high<2>            |   12.677(R)|clock_OBUF        |   0.000|
pc_high<3>            |   12.280(R)|clock_OBUF        |   0.000|
pc_high<4>            |   12.904(R)|clock_OBUF        |   0.000|
pc_high<5>            |   11.746(R)|clock_OBUF        |   0.000|
pc_high<6>            |   12.729(R)|clock_OBUF        |   0.000|
pc_low<0>             |   11.516(R)|clock_OBUF        |   0.000|
pc_low<1>             |   11.963(R)|clock_OBUF        |   0.000|
pc_low<2>             |   11.333(R)|clock_OBUF        |   0.000|
pc_low<3>             |   11.637(R)|clock_OBUF        |   0.000|
pc_low<4>             |   11.637(R)|clock_OBUF        |   0.000|
pc_low<5>             |   11.656(R)|clock_OBUF        |   0.000|
pc_low<6>             |   11.504(R)|clock_OBUF        |   0.000|
reg_num<0>            |   13.599(R)|clock_OBUF        |   0.000|
reg_num<1>            |   10.736(R)|clock_OBUF        |   0.000|
reg_num<2>            |   13.327(R)|clock_OBUF        |   0.000|
reg_num<3>            |   13.388(R)|clock_OBUF        |   0.000|
reg_num<4>            |   12.545(R)|clock_OBUF        |   0.000|
reg_num<5>            |   13.575(R)|clock_OBUF        |   0.000|
reg_num<6>            |   13.292(R)|clock_OBUF        |   0.000|
rwd_0<0>              |   15.644(R)|clock_OBUF        |   0.000|
rwd_0<1>              |   15.648(R)|clock_OBUF        |   0.000|
rwd_0<2>              |   15.707(R)|clock_OBUF        |   0.000|
rwd_0<3>              |   15.437(R)|clock_OBUF        |   0.000|
rwd_0<4>              |   15.914(R)|clock_OBUF        |   0.000|
rwd_0<5>              |   16.116(R)|clock_OBUF        |   0.000|
rwd_0<6>              |   16.075(R)|clock_OBUF        |   0.000|
rwd_1<0>              |   14.647(R)|clock_OBUF        |   0.000|
rwd_1<1>              |   14.908(R)|clock_OBUF        |   0.000|
rwd_1<2>              |   14.714(R)|clock_OBUF        |   0.000|
rwd_1<3>              |   14.921(R)|clock_OBUF        |   0.000|
rwd_1<4>              |   14.644(R)|clock_OBUF        |   0.000|
rwd_1<5>              |   14.666(R)|clock_OBUF        |   0.000|
rwd_1<6>              |   14.828(R)|clock_OBUF        |   0.000|
----------------------+------------+------------------+--------+

Clock oscillator to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
clock       |    8.482(R)|oscillator_BUFGP  |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock frequency_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
frequency_2    |    7.140|         |         |         |
frequency_4    |    7.140|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock frequency_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
frequency_2    |    7.140|         |         |         |
frequency_4    |    7.140|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock oscillator
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
oscillator     |    4.732|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
frequency_2    |clock          |    7.353|
frequency_4    |clock          |    7.633|
instruction<6> |mem_read       |    7.714|
instruction<6> |mem_write      |    7.633|
instruction<6> |op<0>          |    6.464|
instruction<7> |mem_read       |    7.607|
instruction<7> |mem_write      |    7.561|
instruction<7> |op<1>          |    6.319|
instruction<7> |reg_write      |    6.553|
---------------+---------------+---------+


Analysis completed Mon Jun 15 17:40:56 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



