
KRP_CentralMicon.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043dc  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  080045a0  080045a0  000145a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    000000cc  08004640  08004640  00014640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000150  0800470c  0800470c  0001470c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  0800485c  0800485c  0001485c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08004860  08004860  00014860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000100  20000000  08004864  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          000002d4  20000100  08004964  00020100  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200003d4  08004964  000203d4  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001c364  00000000  00000000  00020130  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003c9f  00000000  00000000  0003c494  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000fb5d  00000000  00000000  00040133  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e78  00000000  00000000  0004fc90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000020e0  00000000  00000000  00050b08  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000a44d  00000000  00000000  00052be8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000065c1  00000000  00000000  0005d035  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000635f6  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003890  00000000  00000000  00063674  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000100 	.word	0x20000100
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08004588 	.word	0x08004588

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000104 	.word	0x20000104
 8000200:	08004588 	.word	0x08004588

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f001 b8f6 	b.w	8001408 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	468c      	mov	ip, r1
 800023a:	460d      	mov	r5, r1
 800023c:	4604      	mov	r4, r0
 800023e:	9e08      	ldr	r6, [sp, #32]
 8000240:	2b00      	cmp	r3, #0
 8000242:	d151      	bne.n	80002e8 <__udivmoddi4+0xb4>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d96d      	bls.n	8000326 <__udivmoddi4+0xf2>
 800024a:	fab2 fe82 	clz	lr, r2
 800024e:	f1be 0f00 	cmp.w	lr, #0
 8000252:	d00b      	beq.n	800026c <__udivmoddi4+0x38>
 8000254:	f1ce 0c20 	rsb	ip, lr, #32
 8000258:	fa01 f50e 	lsl.w	r5, r1, lr
 800025c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000260:	fa02 f70e 	lsl.w	r7, r2, lr
 8000264:	ea4c 0c05 	orr.w	ip, ip, r5
 8000268:	fa00 f40e 	lsl.w	r4, r0, lr
 800026c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000270:	0c25      	lsrs	r5, r4, #16
 8000272:	fbbc f8fa 	udiv	r8, ip, sl
 8000276:	fa1f f987 	uxth.w	r9, r7
 800027a:	fb0a cc18 	mls	ip, sl, r8, ip
 800027e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000282:	fb08 f309 	mul.w	r3, r8, r9
 8000286:	42ab      	cmp	r3, r5
 8000288:	d90a      	bls.n	80002a0 <__udivmoddi4+0x6c>
 800028a:	19ed      	adds	r5, r5, r7
 800028c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000290:	f080 8123 	bcs.w	80004da <__udivmoddi4+0x2a6>
 8000294:	42ab      	cmp	r3, r5
 8000296:	f240 8120 	bls.w	80004da <__udivmoddi4+0x2a6>
 800029a:	f1a8 0802 	sub.w	r8, r8, #2
 800029e:	443d      	add	r5, r7
 80002a0:	1aed      	subs	r5, r5, r3
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb5 f0fa 	udiv	r0, r5, sl
 80002a8:	fb0a 5510 	mls	r5, sl, r0, r5
 80002ac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002b0:	fb00 f909 	mul.w	r9, r0, r9
 80002b4:	45a1      	cmp	r9, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x98>
 80002b8:	19e4      	adds	r4, r4, r7
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 810a 	bcs.w	80004d6 <__udivmoddi4+0x2a2>
 80002c2:	45a1      	cmp	r9, r4
 80002c4:	f240 8107 	bls.w	80004d6 <__udivmoddi4+0x2a2>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	eba4 0409 	sub.w	r4, r4, r9
 80002d0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002d4:	2100      	movs	r1, #0
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	d061      	beq.n	800039e <__udivmoddi4+0x16a>
 80002da:	fa24 f40e 	lsr.w	r4, r4, lr
 80002de:	2300      	movs	r3, #0
 80002e0:	6034      	str	r4, [r6, #0]
 80002e2:	6073      	str	r3, [r6, #4]
 80002e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d907      	bls.n	80002fc <__udivmoddi4+0xc8>
 80002ec:	2e00      	cmp	r6, #0
 80002ee:	d054      	beq.n	800039a <__udivmoddi4+0x166>
 80002f0:	2100      	movs	r1, #0
 80002f2:	e886 0021 	stmia.w	r6, {r0, r5}
 80002f6:	4608      	mov	r0, r1
 80002f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fc:	fab3 f183 	clz	r1, r3
 8000300:	2900      	cmp	r1, #0
 8000302:	f040 808e 	bne.w	8000422 <__udivmoddi4+0x1ee>
 8000306:	42ab      	cmp	r3, r5
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xdc>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 80fa 	bhi.w	8000504 <__udivmoddi4+0x2d0>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb65 0503 	sbc.w	r5, r5, r3
 8000316:	2001      	movs	r0, #1
 8000318:	46ac      	mov	ip, r5
 800031a:	2e00      	cmp	r6, #0
 800031c:	d03f      	beq.n	800039e <__udivmoddi4+0x16a>
 800031e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	b912      	cbnz	r2, 800032e <__udivmoddi4+0xfa>
 8000328:	2701      	movs	r7, #1
 800032a:	fbb7 f7f2 	udiv	r7, r7, r2
 800032e:	fab7 fe87 	clz	lr, r7
 8000332:	f1be 0f00 	cmp.w	lr, #0
 8000336:	d134      	bne.n	80003a2 <__udivmoddi4+0x16e>
 8000338:	1beb      	subs	r3, r5, r7
 800033a:	0c3a      	lsrs	r2, r7, #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb3 f8f2 	udiv	r8, r3, r2
 8000346:	0c25      	lsrs	r5, r4, #16
 8000348:	fb02 3318 	mls	r3, r2, r8, r3
 800034c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000350:	fb0c f308 	mul.w	r3, ip, r8
 8000354:	42ab      	cmp	r3, r5
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0x134>
 8000358:	19ed      	adds	r5, r5, r7
 800035a:	f108 30ff 	add.w	r0, r8, #4294967295
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x132>
 8000360:	42ab      	cmp	r3, r5
 8000362:	f200 80d1 	bhi.w	8000508 <__udivmoddi4+0x2d4>
 8000366:	4680      	mov	r8, r0
 8000368:	1aed      	subs	r5, r5, r3
 800036a:	b2a3      	uxth	r3, r4
 800036c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000370:	fb02 5510 	mls	r5, r2, r0, r5
 8000374:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000378:	fb0c fc00 	mul.w	ip, ip, r0
 800037c:	45a4      	cmp	ip, r4
 800037e:	d907      	bls.n	8000390 <__udivmoddi4+0x15c>
 8000380:	19e4      	adds	r4, r4, r7
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x15a>
 8000388:	45a4      	cmp	ip, r4
 800038a:	f200 80b8 	bhi.w	80004fe <__udivmoddi4+0x2ca>
 800038e:	4618      	mov	r0, r3
 8000390:	eba4 040c 	sub.w	r4, r4, ip
 8000394:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000398:	e79d      	b.n	80002d6 <__udivmoddi4+0xa2>
 800039a:	4631      	mov	r1, r6
 800039c:	4630      	mov	r0, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	f1ce 0420 	rsb	r4, lr, #32
 80003a6:	fa05 f30e 	lsl.w	r3, r5, lr
 80003aa:	fa07 f70e 	lsl.w	r7, r7, lr
 80003ae:	fa20 f804 	lsr.w	r8, r0, r4
 80003b2:	0c3a      	lsrs	r2, r7, #16
 80003b4:	fa25 f404 	lsr.w	r4, r5, r4
 80003b8:	ea48 0803 	orr.w	r8, r8, r3
 80003bc:	fbb4 f1f2 	udiv	r1, r4, r2
 80003c0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003c4:	fb02 4411 	mls	r4, r2, r1, r4
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003d0:	fb01 f30c 	mul.w	r3, r1, ip
 80003d4:	42ab      	cmp	r3, r5
 80003d6:	fa00 f40e 	lsl.w	r4, r0, lr
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1bc>
 80003dc:	19ed      	adds	r5, r5, r7
 80003de:	f101 30ff 	add.w	r0, r1, #4294967295
 80003e2:	f080 808a 	bcs.w	80004fa <__udivmoddi4+0x2c6>
 80003e6:	42ab      	cmp	r3, r5
 80003e8:	f240 8087 	bls.w	80004fa <__udivmoddi4+0x2c6>
 80003ec:	3902      	subs	r1, #2
 80003ee:	443d      	add	r5, r7
 80003f0:	1aeb      	subs	r3, r5, r3
 80003f2:	fa1f f588 	uxth.w	r5, r8
 80003f6:	fbb3 f0f2 	udiv	r0, r3, r2
 80003fa:	fb02 3310 	mls	r3, r2, r0, r3
 80003fe:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000402:	fb00 f30c 	mul.w	r3, r0, ip
 8000406:	42ab      	cmp	r3, r5
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1e6>
 800040a:	19ed      	adds	r5, r5, r7
 800040c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000410:	d26f      	bcs.n	80004f2 <__udivmoddi4+0x2be>
 8000412:	42ab      	cmp	r3, r5
 8000414:	d96d      	bls.n	80004f2 <__udivmoddi4+0x2be>
 8000416:	3802      	subs	r0, #2
 8000418:	443d      	add	r5, r7
 800041a:	1aeb      	subs	r3, r5, r3
 800041c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000420:	e78f      	b.n	8000342 <__udivmoddi4+0x10e>
 8000422:	f1c1 0720 	rsb	r7, r1, #32
 8000426:	fa22 f807 	lsr.w	r8, r2, r7
 800042a:	408b      	lsls	r3, r1
 800042c:	fa05 f401 	lsl.w	r4, r5, r1
 8000430:	ea48 0303 	orr.w	r3, r8, r3
 8000434:	fa20 fe07 	lsr.w	lr, r0, r7
 8000438:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800043c:	40fd      	lsrs	r5, r7
 800043e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000442:	fbb5 f9fc 	udiv	r9, r5, ip
 8000446:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800044a:	fb0c 5519 	mls	r5, ip, r9, r5
 800044e:	fa1f f883 	uxth.w	r8, r3
 8000452:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000456:	fb09 f408 	mul.w	r4, r9, r8
 800045a:	42ac      	cmp	r4, r5
 800045c:	fa02 f201 	lsl.w	r2, r2, r1
 8000460:	fa00 fa01 	lsl.w	sl, r0, r1
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x244>
 8000466:	18ed      	adds	r5, r5, r3
 8000468:	f109 30ff 	add.w	r0, r9, #4294967295
 800046c:	d243      	bcs.n	80004f6 <__udivmoddi4+0x2c2>
 800046e:	42ac      	cmp	r4, r5
 8000470:	d941      	bls.n	80004f6 <__udivmoddi4+0x2c2>
 8000472:	f1a9 0902 	sub.w	r9, r9, #2
 8000476:	441d      	add	r5, r3
 8000478:	1b2d      	subs	r5, r5, r4
 800047a:	fa1f fe8e 	uxth.w	lr, lr
 800047e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000482:	fb0c 5510 	mls	r5, ip, r0, r5
 8000486:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800048a:	fb00 f808 	mul.w	r8, r0, r8
 800048e:	45a0      	cmp	r8, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x26e>
 8000492:	18e4      	adds	r4, r4, r3
 8000494:	f100 35ff 	add.w	r5, r0, #4294967295
 8000498:	d229      	bcs.n	80004ee <__udivmoddi4+0x2ba>
 800049a:	45a0      	cmp	r8, r4
 800049c:	d927      	bls.n	80004ee <__udivmoddi4+0x2ba>
 800049e:	3802      	subs	r0, #2
 80004a0:	441c      	add	r4, r3
 80004a2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004a6:	eba4 0408 	sub.w	r4, r4, r8
 80004aa:	fba0 8902 	umull	r8, r9, r0, r2
 80004ae:	454c      	cmp	r4, r9
 80004b0:	46c6      	mov	lr, r8
 80004b2:	464d      	mov	r5, r9
 80004b4:	d315      	bcc.n	80004e2 <__udivmoddi4+0x2ae>
 80004b6:	d012      	beq.n	80004de <__udivmoddi4+0x2aa>
 80004b8:	b156      	cbz	r6, 80004d0 <__udivmoddi4+0x29c>
 80004ba:	ebba 030e 	subs.w	r3, sl, lr
 80004be:	eb64 0405 	sbc.w	r4, r4, r5
 80004c2:	fa04 f707 	lsl.w	r7, r4, r7
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431f      	orrs	r7, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	6037      	str	r7, [r6, #0]
 80004ce:	6074      	str	r4, [r6, #4]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d6:	4618      	mov	r0, r3
 80004d8:	e6f8      	b.n	80002cc <__udivmoddi4+0x98>
 80004da:	4690      	mov	r8, r2
 80004dc:	e6e0      	b.n	80002a0 <__udivmoddi4+0x6c>
 80004de:	45c2      	cmp	sl, r8
 80004e0:	d2ea      	bcs.n	80004b8 <__udivmoddi4+0x284>
 80004e2:	ebb8 0e02 	subs.w	lr, r8, r2
 80004e6:	eb69 0503 	sbc.w	r5, r9, r3
 80004ea:	3801      	subs	r0, #1
 80004ec:	e7e4      	b.n	80004b8 <__udivmoddi4+0x284>
 80004ee:	4628      	mov	r0, r5
 80004f0:	e7d7      	b.n	80004a2 <__udivmoddi4+0x26e>
 80004f2:	4640      	mov	r0, r8
 80004f4:	e791      	b.n	800041a <__udivmoddi4+0x1e6>
 80004f6:	4681      	mov	r9, r0
 80004f8:	e7be      	b.n	8000478 <__udivmoddi4+0x244>
 80004fa:	4601      	mov	r1, r0
 80004fc:	e778      	b.n	80003f0 <__udivmoddi4+0x1bc>
 80004fe:	3802      	subs	r0, #2
 8000500:	443c      	add	r4, r7
 8000502:	e745      	b.n	8000390 <__udivmoddi4+0x15c>
 8000504:	4608      	mov	r0, r1
 8000506:	e708      	b.n	800031a <__udivmoddi4+0xe6>
 8000508:	f1a8 0802 	sub.w	r8, r8, #2
 800050c:	443d      	add	r5, r7
 800050e:	e72b      	b.n	8000368 <__udivmoddi4+0x134>

08000510 <selfrel_offset31>:
 8000510:	6803      	ldr	r3, [r0, #0]
 8000512:	005a      	lsls	r2, r3, #1
 8000514:	bf4c      	ite	mi
 8000516:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800051a:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 800051e:	4418      	add	r0, r3
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop

08000524 <search_EIT_table>:
 8000524:	b361      	cbz	r1, 8000580 <search_EIT_table+0x5c>
 8000526:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800052a:	f101 3aff 	add.w	sl, r1, #4294967295
 800052e:	4690      	mov	r8, r2
 8000530:	4606      	mov	r6, r0
 8000532:	46d1      	mov	r9, sl
 8000534:	2700      	movs	r7, #0
 8000536:	eb07 0409 	add.w	r4, r7, r9
 800053a:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 800053e:	1064      	asrs	r4, r4, #1
 8000540:	00e5      	lsls	r5, r4, #3
 8000542:	1971      	adds	r1, r6, r5
 8000544:	4608      	mov	r0, r1
 8000546:	f7ff ffe3 	bl	8000510 <selfrel_offset31>
 800054a:	45a2      	cmp	sl, r4
 800054c:	4683      	mov	fp, r0
 800054e:	f105 0008 	add.w	r0, r5, #8
 8000552:	4430      	add	r0, r6
 8000554:	d009      	beq.n	800056a <search_EIT_table+0x46>
 8000556:	f7ff ffdb 	bl	8000510 <selfrel_offset31>
 800055a:	45c3      	cmp	fp, r8
 800055c:	f100 30ff 	add.w	r0, r0, #4294967295
 8000560:	d805      	bhi.n	800056e <search_EIT_table+0x4a>
 8000562:	4540      	cmp	r0, r8
 8000564:	d209      	bcs.n	800057a <search_EIT_table+0x56>
 8000566:	1c67      	adds	r7, r4, #1
 8000568:	e7e5      	b.n	8000536 <search_EIT_table+0x12>
 800056a:	45c3      	cmp	fp, r8
 800056c:	d905      	bls.n	800057a <search_EIT_table+0x56>
 800056e:	42a7      	cmp	r7, r4
 8000570:	d002      	beq.n	8000578 <search_EIT_table+0x54>
 8000572:	f104 39ff 	add.w	r9, r4, #4294967295
 8000576:	e7de      	b.n	8000536 <search_EIT_table+0x12>
 8000578:	2100      	movs	r1, #0
 800057a:	4608      	mov	r0, r1
 800057c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000580:	4608      	mov	r0, r1
 8000582:	4770      	bx	lr

08000584 <__gnu_unwind_get_pr_addr>:
 8000584:	2801      	cmp	r0, #1
 8000586:	d007      	beq.n	8000598 <__gnu_unwind_get_pr_addr+0x14>
 8000588:	2802      	cmp	r0, #2
 800058a:	d007      	beq.n	800059c <__gnu_unwind_get_pr_addr+0x18>
 800058c:	4b04      	ldr	r3, [pc, #16]	; (80005a0 <__gnu_unwind_get_pr_addr+0x1c>)
 800058e:	2800      	cmp	r0, #0
 8000590:	bf0c      	ite	eq
 8000592:	4618      	moveq	r0, r3
 8000594:	2000      	movne	r0, #0
 8000596:	4770      	bx	lr
 8000598:	4802      	ldr	r0, [pc, #8]	; (80005a4 <__gnu_unwind_get_pr_addr+0x20>)
 800059a:	4770      	bx	lr
 800059c:	4802      	ldr	r0, [pc, #8]	; (80005a8 <__gnu_unwind_get_pr_addr+0x24>)
 800059e:	4770      	bx	lr
 80005a0:	08000c89 	.word	0x08000c89
 80005a4:	08000c8d 	.word	0x08000c8d
 80005a8:	08000c91 	.word	0x08000c91

080005ac <get_eit_entry>:
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	4b24      	ldr	r3, [pc, #144]	; (8000640 <get_eit_entry+0x94>)
 80005b0:	b083      	sub	sp, #12
 80005b2:	4604      	mov	r4, r0
 80005b4:	1e8d      	subs	r5, r1, #2
 80005b6:	b37b      	cbz	r3, 8000618 <get_eit_entry+0x6c>
 80005b8:	a901      	add	r1, sp, #4
 80005ba:	4628      	mov	r0, r5
 80005bc:	f3af 8000 	nop.w
 80005c0:	b320      	cbz	r0, 800060c <get_eit_entry+0x60>
 80005c2:	9901      	ldr	r1, [sp, #4]
 80005c4:	462a      	mov	r2, r5
 80005c6:	f7ff ffad 	bl	8000524 <search_EIT_table>
 80005ca:	4601      	mov	r1, r0
 80005cc:	b1f0      	cbz	r0, 800060c <get_eit_entry+0x60>
 80005ce:	f7ff ff9f 	bl	8000510 <selfrel_offset31>
 80005d2:	684b      	ldr	r3, [r1, #4]
 80005d4:	64a0      	str	r0, [r4, #72]	; 0x48
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	d012      	beq.n	8000600 <get_eit_entry+0x54>
 80005da:	2b00      	cmp	r3, #0
 80005dc:	f101 0004 	add.w	r0, r1, #4
 80005e0:	db20      	blt.n	8000624 <get_eit_entry+0x78>
 80005e2:	f7ff ff95 	bl	8000510 <selfrel_offset31>
 80005e6:	2300      	movs	r3, #0
 80005e8:	64e0      	str	r0, [r4, #76]	; 0x4c
 80005ea:	6523      	str	r3, [r4, #80]	; 0x50
 80005ec:	6803      	ldr	r3, [r0, #0]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	db1c      	blt.n	800062c <get_eit_entry+0x80>
 80005f2:	f7ff ff8d 	bl	8000510 <selfrel_offset31>
 80005f6:	2300      	movs	r3, #0
 80005f8:	6120      	str	r0, [r4, #16]
 80005fa:	4618      	mov	r0, r3
 80005fc:	b003      	add	sp, #12
 80005fe:	bd30      	pop	{r4, r5, pc}
 8000600:	2300      	movs	r3, #0
 8000602:	6123      	str	r3, [r4, #16]
 8000604:	2305      	movs	r3, #5
 8000606:	4618      	mov	r0, r3
 8000608:	b003      	add	sp, #12
 800060a:	bd30      	pop	{r4, r5, pc}
 800060c:	2300      	movs	r3, #0
 800060e:	6123      	str	r3, [r4, #16]
 8000610:	2309      	movs	r3, #9
 8000612:	4618      	mov	r0, r3
 8000614:	b003      	add	sp, #12
 8000616:	bd30      	pop	{r4, r5, pc}
 8000618:	490a      	ldr	r1, [pc, #40]	; (8000644 <get_eit_entry+0x98>)
 800061a:	480b      	ldr	r0, [pc, #44]	; (8000648 <get_eit_entry+0x9c>)
 800061c:	1a09      	subs	r1, r1, r0
 800061e:	10c9      	asrs	r1, r1, #3
 8000620:	9101      	str	r1, [sp, #4]
 8000622:	e7cf      	b.n	80005c4 <get_eit_entry+0x18>
 8000624:	2301      	movs	r3, #1
 8000626:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000628:	6523      	str	r3, [r4, #80]	; 0x50
 800062a:	e7df      	b.n	80005ec <get_eit_entry+0x40>
 800062c:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000630:	f7ff ffa8 	bl	8000584 <__gnu_unwind_get_pr_addr>
 8000634:	2800      	cmp	r0, #0
 8000636:	6120      	str	r0, [r4, #16]
 8000638:	bf14      	ite	ne
 800063a:	2300      	movne	r3, #0
 800063c:	2309      	moveq	r3, #9
 800063e:	e7dc      	b.n	80005fa <get_eit_entry+0x4e>
 8000640:	00000000 	.word	0x00000000
 8000644:	0800485c 	.word	0x0800485c
 8000648:	0800470c 	.word	0x0800470c

0800064c <restore_non_core_regs>:
 800064c:	6803      	ldr	r3, [r0, #0]
 800064e:	07da      	lsls	r2, r3, #31
 8000650:	b510      	push	{r4, lr}
 8000652:	4604      	mov	r4, r0
 8000654:	d406      	bmi.n	8000664 <restore_non_core_regs+0x18>
 8000656:	079b      	lsls	r3, r3, #30
 8000658:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800065c:	d509      	bpl.n	8000672 <restore_non_core_regs+0x26>
 800065e:	f000 fc51 	bl	8000f04 <__gnu_Unwind_Restore_VFP_D>
 8000662:	6823      	ldr	r3, [r4, #0]
 8000664:	0759      	lsls	r1, r3, #29
 8000666:	d509      	bpl.n	800067c <restore_non_core_regs+0x30>
 8000668:	071a      	lsls	r2, r3, #28
 800066a:	d50e      	bpl.n	800068a <restore_non_core_regs+0x3e>
 800066c:	06db      	lsls	r3, r3, #27
 800066e:	d513      	bpl.n	8000698 <restore_non_core_regs+0x4c>
 8000670:	bd10      	pop	{r4, pc}
 8000672:	f000 fc3f 	bl	8000ef4 <__gnu_Unwind_Restore_VFP>
 8000676:	6823      	ldr	r3, [r4, #0]
 8000678:	0759      	lsls	r1, r3, #29
 800067a:	d4f5      	bmi.n	8000668 <restore_non_core_regs+0x1c>
 800067c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8000680:	f000 fc48 	bl	8000f14 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000684:	6823      	ldr	r3, [r4, #0]
 8000686:	071a      	lsls	r2, r3, #28
 8000688:	d4f0      	bmi.n	800066c <restore_non_core_regs+0x20>
 800068a:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800068e:	f000 fc49 	bl	8000f24 <__gnu_Unwind_Restore_WMMXD>
 8000692:	6823      	ldr	r3, [r4, #0]
 8000694:	06db      	lsls	r3, r3, #27
 8000696:	d4eb      	bmi.n	8000670 <restore_non_core_regs+0x24>
 8000698:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 800069c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80006a0:	f000 bc84 	b.w	8000fac <__gnu_Unwind_Restore_WMMXC>

080006a4 <_Unwind_decode_typeinfo_ptr.isra.0>:
 80006a4:	6803      	ldr	r3, [r0, #0]
 80006a6:	b103      	cbz	r3, 80006aa <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 80006a8:	4403      	add	r3, r0
 80006aa:	4618      	mov	r0, r3
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <__gnu_unwind_24bit.isra.1>:
 80006b0:	2009      	movs	r0, #9
 80006b2:	4770      	bx	lr

080006b4 <_Unwind_DebugHook>:
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop

080006b8 <unwind_phase2>:
 80006b8:	b570      	push	{r4, r5, r6, lr}
 80006ba:	4604      	mov	r4, r0
 80006bc:	460d      	mov	r5, r1
 80006be:	e008      	b.n	80006d2 <unwind_phase2+0x1a>
 80006c0:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80006c2:	6163      	str	r3, [r4, #20]
 80006c4:	462a      	mov	r2, r5
 80006c6:	6923      	ldr	r3, [r4, #16]
 80006c8:	4621      	mov	r1, r4
 80006ca:	2001      	movs	r0, #1
 80006cc:	4798      	blx	r3
 80006ce:	2808      	cmp	r0, #8
 80006d0:	d108      	bne.n	80006e4 <unwind_phase2+0x2c>
 80006d2:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80006d4:	4620      	mov	r0, r4
 80006d6:	f7ff ff69 	bl	80005ac <get_eit_entry>
 80006da:	4606      	mov	r6, r0
 80006dc:	2800      	cmp	r0, #0
 80006de:	d0ef      	beq.n	80006c0 <unwind_phase2+0x8>
 80006e0:	f003 ff07 	bl	80044f2 <abort>
 80006e4:	2807      	cmp	r0, #7
 80006e6:	d1fb      	bne.n	80006e0 <unwind_phase2+0x28>
 80006e8:	4630      	mov	r0, r6
 80006ea:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80006ec:	f7ff ffe2 	bl	80006b4 <_Unwind_DebugHook>
 80006f0:	1d28      	adds	r0, r5, #4
 80006f2:	f000 fbf3 	bl	8000edc <__restore_core_regs>
 80006f6:	bf00      	nop

080006f8 <unwind_phase2_forced>:
 80006f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006fc:	1d0c      	adds	r4, r1, #4
 80006fe:	4605      	mov	r5, r0
 8000700:	4692      	mov	sl, r2
 8000702:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000704:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8000708:	ae03      	add	r6, sp, #12
 800070a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800070c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800070e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000710:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000712:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000714:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000718:	ac02      	add	r4, sp, #8
 800071a:	f8d5 800c 	ldr.w	r8, [r5, #12]
 800071e:	f8d5 9018 	ldr.w	r9, [r5, #24]
 8000722:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8000726:	2300      	movs	r3, #0
 8000728:	4628      	mov	r0, r5
 800072a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800072c:	6023      	str	r3, [r4, #0]
 800072e:	f7ff ff3d 	bl	80005ac <get_eit_entry>
 8000732:	f1ba 0f00 	cmp.w	sl, #0
 8000736:	4607      	mov	r7, r0
 8000738:	bf14      	ite	ne
 800073a:	260a      	movne	r6, #10
 800073c:	2609      	moveq	r6, #9
 800073e:	b17f      	cbz	r7, 8000760 <unwind_phase2_forced+0x68>
 8000740:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000742:	f046 0110 	orr.w	r1, r6, #16
 8000746:	e88d 0210 	stmia.w	sp, {r4, r9}
 800074a:	462a      	mov	r2, r5
 800074c:	6463      	str	r3, [r4, #68]	; 0x44
 800074e:	2001      	movs	r0, #1
 8000750:	462b      	mov	r3, r5
 8000752:	47c0      	blx	r8
 8000754:	bb78      	cbnz	r0, 80007b6 <unwind_phase2_forced+0xbe>
 8000756:	4638      	mov	r0, r7
 8000758:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800075c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000760:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000762:	616b      	str	r3, [r5, #20]
 8000764:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000768:	4621      	mov	r1, r4
 800076a:	a87a      	add	r0, sp, #488	; 0x1e8
 800076c:	f003 feb6 	bl	80044dc <memcpy>
 8000770:	692b      	ldr	r3, [r5, #16]
 8000772:	aa7a      	add	r2, sp, #488	; 0x1e8
 8000774:	4629      	mov	r1, r5
 8000776:	4630      	mov	r0, r6
 8000778:	4798      	blx	r3
 800077a:	9b88      	ldr	r3, [sp, #544]	; 0x220
 800077c:	4682      	mov	sl, r0
 800077e:	e88d 0210 	stmia.w	sp, {r4, r9}
 8000782:	4631      	mov	r1, r6
 8000784:	6463      	str	r3, [r4, #68]	; 0x44
 8000786:	462a      	mov	r2, r5
 8000788:	462b      	mov	r3, r5
 800078a:	2001      	movs	r0, #1
 800078c:	47c0      	blx	r8
 800078e:	b990      	cbnz	r0, 80007b6 <unwind_phase2_forced+0xbe>
 8000790:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000794:	a97a      	add	r1, sp, #488	; 0x1e8
 8000796:	4620      	mov	r0, r4
 8000798:	f003 fea0 	bl	80044dc <memcpy>
 800079c:	f1ba 0f08 	cmp.w	sl, #8
 80007a0:	d106      	bne.n	80007b0 <unwind_phase2_forced+0xb8>
 80007a2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80007a4:	4628      	mov	r0, r5
 80007a6:	f7ff ff01 	bl	80005ac <get_eit_entry>
 80007aa:	2609      	movs	r6, #9
 80007ac:	4607      	mov	r7, r0
 80007ae:	e7c6      	b.n	800073e <unwind_phase2_forced+0x46>
 80007b0:	f1ba 0f07 	cmp.w	sl, #7
 80007b4:	d005      	beq.n	80007c2 <unwind_phase2_forced+0xca>
 80007b6:	2709      	movs	r7, #9
 80007b8:	4638      	mov	r0, r7
 80007ba:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80007be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007c2:	4638      	mov	r0, r7
 80007c4:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80007c6:	f7ff ff75 	bl	80006b4 <_Unwind_DebugHook>
 80007ca:	a803      	add	r0, sp, #12
 80007cc:	f000 fb86 	bl	8000edc <__restore_core_regs>

080007d0 <_Unwind_GetCFA>:
 80007d0:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80007d2:	4770      	bx	lr

080007d4 <__gnu_Unwind_RaiseException>:
 80007d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007d6:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80007d8:	640b      	str	r3, [r1, #64]	; 0x40
 80007da:	1d0e      	adds	r6, r1, #4
 80007dc:	460f      	mov	r7, r1
 80007de:	4604      	mov	r4, r0
 80007e0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80007e2:	b0f9      	sub	sp, #484	; 0x1e4
 80007e4:	ad01      	add	r5, sp, #4
 80007e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007e8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80007ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007ec:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80007ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007f0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80007f4:	f04f 36ff 	mov.w	r6, #4294967295
 80007f8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80007fc:	9600      	str	r6, [sp, #0]
 80007fe:	e006      	b.n	800080e <__gnu_Unwind_RaiseException+0x3a>
 8000800:	6923      	ldr	r3, [r4, #16]
 8000802:	466a      	mov	r2, sp
 8000804:	4621      	mov	r1, r4
 8000806:	4798      	blx	r3
 8000808:	2808      	cmp	r0, #8
 800080a:	4605      	mov	r5, r0
 800080c:	d108      	bne.n	8000820 <__gnu_Unwind_RaiseException+0x4c>
 800080e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8000810:	4620      	mov	r0, r4
 8000812:	f7ff fecb 	bl	80005ac <get_eit_entry>
 8000816:	2800      	cmp	r0, #0
 8000818:	d0f2      	beq.n	8000800 <__gnu_Unwind_RaiseException+0x2c>
 800081a:	2009      	movs	r0, #9
 800081c:	b079      	add	sp, #484	; 0x1e4
 800081e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000820:	4668      	mov	r0, sp
 8000822:	f7ff ff13 	bl	800064c <restore_non_core_regs>
 8000826:	2d06      	cmp	r5, #6
 8000828:	d1f7      	bne.n	800081a <__gnu_Unwind_RaiseException+0x46>
 800082a:	4639      	mov	r1, r7
 800082c:	4620      	mov	r0, r4
 800082e:	f7ff ff43 	bl	80006b8 <unwind_phase2>
 8000832:	bf00      	nop

08000834 <__gnu_Unwind_ForcedUnwind>:
 8000834:	b430      	push	{r4, r5}
 8000836:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8000838:	60c1      	str	r1, [r0, #12]
 800083a:	6182      	str	r2, [r0, #24]
 800083c:	4619      	mov	r1, r3
 800083e:	641d      	str	r5, [r3, #64]	; 0x40
 8000840:	2200      	movs	r2, #0
 8000842:	bc30      	pop	{r4, r5}
 8000844:	e758      	b.n	80006f8 <unwind_phase2_forced>
 8000846:	bf00      	nop

08000848 <__gnu_Unwind_Resume>:
 8000848:	b570      	push	{r4, r5, r6, lr}
 800084a:	68c6      	ldr	r6, [r0, #12]
 800084c:	6943      	ldr	r3, [r0, #20]
 800084e:	640b      	str	r3, [r1, #64]	; 0x40
 8000850:	b126      	cbz	r6, 800085c <__gnu_Unwind_Resume+0x14>
 8000852:	2201      	movs	r2, #1
 8000854:	f7ff ff50 	bl	80006f8 <unwind_phase2_forced>
 8000858:	f003 fe4b 	bl	80044f2 <abort>
 800085c:	6903      	ldr	r3, [r0, #16]
 800085e:	460a      	mov	r2, r1
 8000860:	4604      	mov	r4, r0
 8000862:	460d      	mov	r5, r1
 8000864:	4601      	mov	r1, r0
 8000866:	2002      	movs	r0, #2
 8000868:	4798      	blx	r3
 800086a:	2807      	cmp	r0, #7
 800086c:	d007      	beq.n	800087e <__gnu_Unwind_Resume+0x36>
 800086e:	2808      	cmp	r0, #8
 8000870:	d103      	bne.n	800087a <__gnu_Unwind_Resume+0x32>
 8000872:	4629      	mov	r1, r5
 8000874:	4620      	mov	r0, r4
 8000876:	f7ff ff1f 	bl	80006b8 <unwind_phase2>
 800087a:	f003 fe3a 	bl	80044f2 <abort>
 800087e:	4630      	mov	r0, r6
 8000880:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000882:	f7ff ff17 	bl	80006b4 <_Unwind_DebugHook>
 8000886:	1d28      	adds	r0, r5, #4
 8000888:	f000 fb28 	bl	8000edc <__restore_core_regs>

0800088c <__gnu_Unwind_Resume_or_Rethrow>:
 800088c:	68c2      	ldr	r2, [r0, #12]
 800088e:	b11a      	cbz	r2, 8000898 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 8000890:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8000892:	640a      	str	r2, [r1, #64]	; 0x40
 8000894:	2200      	movs	r2, #0
 8000896:	e72f      	b.n	80006f8 <unwind_phase2_forced>
 8000898:	e79c      	b.n	80007d4 <__gnu_Unwind_RaiseException>
 800089a:	bf00      	nop

0800089c <_Unwind_Complete>:
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop

080008a0 <_Unwind_DeleteException>:
 80008a0:	6883      	ldr	r3, [r0, #8]
 80008a2:	b113      	cbz	r3, 80008aa <_Unwind_DeleteException+0xa>
 80008a4:	4601      	mov	r1, r0
 80008a6:	2001      	movs	r0, #1
 80008a8:	4718      	bx	r3
 80008aa:	4770      	bx	lr

080008ac <_Unwind_VRS_Get>:
 80008ac:	b500      	push	{lr}
 80008ae:	2904      	cmp	r1, #4
 80008b0:	d807      	bhi.n	80008c2 <_Unwind_VRS_Get+0x16>
 80008b2:	e8df f001 	tbb	[pc, r1]
 80008b6:	0903      	.short	0x0903
 80008b8:	0906      	.short	0x0906
 80008ba:	09          	.byte	0x09
 80008bb:	00          	.byte	0x00
 80008bc:	b90b      	cbnz	r3, 80008c2 <_Unwind_VRS_Get+0x16>
 80008be:	2a0f      	cmp	r2, #15
 80008c0:	d905      	bls.n	80008ce <_Unwind_VRS_Get+0x22>
 80008c2:	2002      	movs	r0, #2
 80008c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80008c8:	2001      	movs	r0, #1
 80008ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80008ce:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80008d2:	4618      	mov	r0, r3
 80008d4:	6853      	ldr	r3, [r2, #4]
 80008d6:	9a01      	ldr	r2, [sp, #4]
 80008d8:	6013      	str	r3, [r2, #0]
 80008da:	f85d fb04 	ldr.w	pc, [sp], #4
 80008de:	bf00      	nop

080008e0 <_Unwind_GetGR>:
 80008e0:	b510      	push	{r4, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	2300      	movs	r3, #0
 80008e6:	ac03      	add	r4, sp, #12
 80008e8:	460a      	mov	r2, r1
 80008ea:	9400      	str	r4, [sp, #0]
 80008ec:	4619      	mov	r1, r3
 80008ee:	f7ff ffdd 	bl	80008ac <_Unwind_VRS_Get>
 80008f2:	9803      	ldr	r0, [sp, #12]
 80008f4:	b004      	add	sp, #16
 80008f6:	bd10      	pop	{r4, pc}

080008f8 <_Unwind_VRS_Set>:
 80008f8:	b500      	push	{lr}
 80008fa:	2904      	cmp	r1, #4
 80008fc:	d807      	bhi.n	800090e <_Unwind_VRS_Set+0x16>
 80008fe:	e8df f001 	tbb	[pc, r1]
 8000902:	0903      	.short	0x0903
 8000904:	0906      	.short	0x0906
 8000906:	09          	.byte	0x09
 8000907:	00          	.byte	0x00
 8000908:	b90b      	cbnz	r3, 800090e <_Unwind_VRS_Set+0x16>
 800090a:	2a0f      	cmp	r2, #15
 800090c:	d905      	bls.n	800091a <_Unwind_VRS_Set+0x22>
 800090e:	2002      	movs	r0, #2
 8000910:	f85d fb04 	ldr.w	pc, [sp], #4
 8000914:	2001      	movs	r0, #1
 8000916:	f85d fb04 	ldr.w	pc, [sp], #4
 800091a:	9901      	ldr	r1, [sp, #4]
 800091c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000920:	6809      	ldr	r1, [r1, #0]
 8000922:	6051      	str	r1, [r2, #4]
 8000924:	4618      	mov	r0, r3
 8000926:	f85d fb04 	ldr.w	pc, [sp], #4
 800092a:	bf00      	nop

0800092c <_Unwind_SetGR>:
 800092c:	b510      	push	{r4, lr}
 800092e:	b084      	sub	sp, #16
 8000930:	ac04      	add	r4, sp, #16
 8000932:	2300      	movs	r3, #0
 8000934:	f844 2d04 	str.w	r2, [r4, #-4]!
 8000938:	460a      	mov	r2, r1
 800093a:	9400      	str	r4, [sp, #0]
 800093c:	4619      	mov	r1, r3
 800093e:	f7ff ffdb 	bl	80008f8 <_Unwind_VRS_Set>
 8000942:	b004      	add	sp, #16
 8000944:	bd10      	pop	{r4, pc}
 8000946:	bf00      	nop

08000948 <__gnu_Unwind_Backtrace>:
 8000948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800094a:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 800094c:	6413      	str	r3, [r2, #64]	; 0x40
 800094e:	1d15      	adds	r5, r2, #4
 8000950:	4607      	mov	r7, r0
 8000952:	460e      	mov	r6, r1
 8000954:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000956:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 800095a:	ac17      	add	r4, sp, #92	; 0x5c
 800095c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800095e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000960:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000962:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000964:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000966:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800096a:	f04f 35ff 	mov.w	r5, #4294967295
 800096e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000972:	9516      	str	r5, [sp, #88]	; 0x58
 8000974:	e010      	b.n	8000998 <__gnu_Unwind_Backtrace+0x50>
 8000976:	a816      	add	r0, sp, #88	; 0x58
 8000978:	f7ff ffd8 	bl	800092c <_Unwind_SetGR>
 800097c:	4631      	mov	r1, r6
 800097e:	a816      	add	r0, sp, #88	; 0x58
 8000980:	47b8      	blx	r7
 8000982:	aa16      	add	r2, sp, #88	; 0x58
 8000984:	4669      	mov	r1, sp
 8000986:	b978      	cbnz	r0, 80009a8 <__gnu_Unwind_Backtrace+0x60>
 8000988:	9b04      	ldr	r3, [sp, #16]
 800098a:	2008      	movs	r0, #8
 800098c:	4798      	blx	r3
 800098e:	2805      	cmp	r0, #5
 8000990:	4604      	mov	r4, r0
 8000992:	d00a      	beq.n	80009aa <__gnu_Unwind_Backtrace+0x62>
 8000994:	2809      	cmp	r0, #9
 8000996:	d007      	beq.n	80009a8 <__gnu_Unwind_Backtrace+0x60>
 8000998:	9926      	ldr	r1, [sp, #152]	; 0x98
 800099a:	4668      	mov	r0, sp
 800099c:	f7ff fe06 	bl	80005ac <get_eit_entry>
 80009a0:	466a      	mov	r2, sp
 80009a2:	210c      	movs	r1, #12
 80009a4:	2800      	cmp	r0, #0
 80009a6:	d0e6      	beq.n	8000976 <__gnu_Unwind_Backtrace+0x2e>
 80009a8:	2409      	movs	r4, #9
 80009aa:	a816      	add	r0, sp, #88	; 0x58
 80009ac:	f7ff fe4e 	bl	800064c <restore_non_core_regs>
 80009b0:	4620      	mov	r0, r4
 80009b2:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 80009b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080009b8 <__gnu_unwind_pr_common>:
 80009b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009bc:	460d      	mov	r5, r1
 80009be:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 80009c0:	b08b      	sub	sp, #44	; 0x2c
 80009c2:	1d0c      	adds	r4, r1, #4
 80009c4:	6809      	ldr	r1, [r1, #0]
 80009c6:	9107      	str	r1, [sp, #28]
 80009c8:	4691      	mov	r9, r2
 80009ca:	9408      	str	r4, [sp, #32]
 80009cc:	f000 0b03 	and.w	fp, r0, #3
 80009d0:	461e      	mov	r6, r3
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d160      	bne.n	8000a98 <__gnu_unwind_pr_common+0xe0>
 80009d6:	0209      	lsls	r1, r1, #8
 80009d8:	2303      	movs	r3, #3
 80009da:	9107      	str	r1, [sp, #28]
 80009dc:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 80009e0:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 80009e4:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80009e6:	f1bb 0f02 	cmp.w	fp, #2
 80009ea:	bf08      	it	eq
 80009ec:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80009ee:	f013 0301 	ands.w	r3, r3, #1
 80009f2:	d140      	bne.n	8000a76 <__gnu_unwind_pr_common+0xbe>
 80009f4:	9301      	str	r3, [sp, #4]
 80009f6:	f000 0308 	and.w	r3, r0, #8
 80009fa:	9303      	str	r3, [sp, #12]
 80009fc:	f8d4 8000 	ldr.w	r8, [r4]
 8000a00:	f1b8 0f00 	cmp.w	r8, #0
 8000a04:	d039      	beq.n	8000a7a <__gnu_unwind_pr_common+0xc2>
 8000a06:	2e02      	cmp	r6, #2
 8000a08:	d043      	beq.n	8000a92 <__gnu_unwind_pr_common+0xda>
 8000a0a:	f8b4 8000 	ldrh.w	r8, [r4]
 8000a0e:	8867      	ldrh	r7, [r4, #2]
 8000a10:	3404      	adds	r4, #4
 8000a12:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000a14:	f027 0a01 	bic.w	sl, r7, #1
 8000a18:	210f      	movs	r1, #15
 8000a1a:	4648      	mov	r0, r9
 8000a1c:	449a      	add	sl, r3
 8000a1e:	f7ff ff5f 	bl	80008e0 <_Unwind_GetGR>
 8000a22:	4582      	cmp	sl, r0
 8000a24:	d833      	bhi.n	8000a8e <__gnu_unwind_pr_common+0xd6>
 8000a26:	f028 0301 	bic.w	r3, r8, #1
 8000a2a:	449a      	add	sl, r3
 8000a2c:	4550      	cmp	r0, sl
 8000a2e:	bf2c      	ite	cs
 8000a30:	2000      	movcs	r0, #0
 8000a32:	2001      	movcc	r0, #1
 8000a34:	007f      	lsls	r7, r7, #1
 8000a36:	f007 0702 	and.w	r7, r7, #2
 8000a3a:	f008 0801 	and.w	r8, r8, #1
 8000a3e:	ea47 0708 	orr.w	r7, r7, r8
 8000a42:	2f01      	cmp	r7, #1
 8000a44:	d03e      	beq.n	8000ac4 <__gnu_unwind_pr_common+0x10c>
 8000a46:	d335      	bcc.n	8000ab4 <__gnu_unwind_pr_common+0xfc>
 8000a48:	2f02      	cmp	r7, #2
 8000a4a:	d11c      	bne.n	8000a86 <__gnu_unwind_pr_common+0xce>
 8000a4c:	6823      	ldr	r3, [r4, #0]
 8000a4e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000a52:	9202      	str	r2, [sp, #8]
 8000a54:	f1bb 0f00 	cmp.w	fp, #0
 8000a58:	d176      	bne.n	8000b48 <__gnu_unwind_pr_common+0x190>
 8000a5a:	b128      	cbz	r0, 8000a68 <__gnu_unwind_pr_common+0xb0>
 8000a5c:	9903      	ldr	r1, [sp, #12]
 8000a5e:	2900      	cmp	r1, #0
 8000a60:	d07e      	beq.n	8000b60 <__gnu_unwind_pr_common+0x1a8>
 8000a62:	2a00      	cmp	r2, #0
 8000a64:	f000 80a6 	beq.w	8000bb4 <__gnu_unwind_pr_common+0x1fc>
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	db77      	blt.n	8000b5c <__gnu_unwind_pr_common+0x1a4>
 8000a6c:	9b02      	ldr	r3, [sp, #8]
 8000a6e:	3301      	adds	r3, #1
 8000a70:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8000a74:	e7c2      	b.n	80009fc <__gnu_unwind_pr_common+0x44>
 8000a76:	2300      	movs	r3, #0
 8000a78:	9301      	str	r3, [sp, #4]
 8000a7a:	2e02      	cmp	r6, #2
 8000a7c:	dd3e      	ble.n	8000afc <__gnu_unwind_pr_common+0x144>
 8000a7e:	f7ff fe17 	bl	80006b0 <__gnu_unwind_24bit.isra.1>
 8000a82:	2800      	cmp	r0, #0
 8000a84:	d040      	beq.n	8000b08 <__gnu_unwind_pr_common+0x150>
 8000a86:	2009      	movs	r0, #9
 8000a88:	b00b      	add	sp, #44	; 0x2c
 8000a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a8e:	2000      	movs	r0, #0
 8000a90:	e7d0      	b.n	8000a34 <__gnu_unwind_pr_common+0x7c>
 8000a92:	6867      	ldr	r7, [r4, #4]
 8000a94:	3408      	adds	r4, #8
 8000a96:	e7bc      	b.n	8000a12 <__gnu_unwind_pr_common+0x5a>
 8000a98:	2b02      	cmp	r3, #2
 8000a9a:	dca3      	bgt.n	80009e4 <__gnu_unwind_pr_common+0x2c>
 8000a9c:	0c0b      	lsrs	r3, r1, #16
 8000a9e:	b2da      	uxtb	r2, r3
 8000aa0:	0409      	lsls	r1, r1, #16
 8000aa2:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8000aac:	9107      	str	r1, [sp, #28]
 8000aae:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8000ab2:	e797      	b.n	80009e4 <__gnu_unwind_pr_common+0x2c>
 8000ab4:	f1bb 0f00 	cmp.w	fp, #0
 8000ab8:	d002      	beq.n	8000ac0 <__gnu_unwind_pr_common+0x108>
 8000aba:	2800      	cmp	r0, #0
 8000abc:	f040 80bd 	bne.w	8000c3a <__gnu_unwind_pr_common+0x282>
 8000ac0:	3404      	adds	r4, #4
 8000ac2:	e79b      	b.n	80009fc <__gnu_unwind_pr_common+0x44>
 8000ac4:	f1bb 0f00 	cmp.w	fp, #0
 8000ac8:	d125      	bne.n	8000b16 <__gnu_unwind_pr_common+0x15e>
 8000aca:	b1a8      	cbz	r0, 8000af8 <__gnu_unwind_pr_common+0x140>
 8000acc:	e894 000c 	ldmia.w	r4, {r2, r3}
 8000ad0:	1c99      	adds	r1, r3, #2
 8000ad2:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8000ad6:	d0d6      	beq.n	8000a86 <__gnu_unwind_pr_common+0xce>
 8000ad8:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8000adc:	3301      	adds	r3, #1
 8000ade:	9106      	str	r1, [sp, #24]
 8000ae0:	f000 80a3 	beq.w	8000c2a <__gnu_unwind_pr_common+0x272>
 8000ae4:	1d20      	adds	r0, r4, #4
 8000ae6:	f7ff fddd 	bl	80006a4 <_Unwind_decode_typeinfo_ptr.isra.0>
 8000aea:	ab06      	add	r3, sp, #24
 8000aec:	4601      	mov	r1, r0
 8000aee:	4628      	mov	r0, r5
 8000af0:	f3af 8000 	nop.w
 8000af4:	2800      	cmp	r0, #0
 8000af6:	d177      	bne.n	8000be8 <__gnu_unwind_pr_common+0x230>
 8000af8:	3408      	adds	r4, #8
 8000afa:	e77f      	b.n	80009fc <__gnu_unwind_pr_common+0x44>
 8000afc:	a907      	add	r1, sp, #28
 8000afe:	4648      	mov	r0, r9
 8000b00:	f000 faee 	bl	80010e0 <__gnu_unwind_execute>
 8000b04:	2800      	cmp	r0, #0
 8000b06:	d1be      	bne.n	8000a86 <__gnu_unwind_pr_common+0xce>
 8000b08:	9b01      	ldr	r3, [sp, #4]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d15c      	bne.n	8000bc8 <__gnu_unwind_pr_common+0x210>
 8000b0e:	2008      	movs	r0, #8
 8000b10:	b00b      	add	sp, #44	; 0x2c
 8000b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b16:	210d      	movs	r1, #13
 8000b18:	4648      	mov	r0, r9
 8000b1a:	6a2f      	ldr	r7, [r5, #32]
 8000b1c:	f7ff fee0 	bl	80008e0 <_Unwind_GetGR>
 8000b20:	4287      	cmp	r7, r0
 8000b22:	d1e9      	bne.n	8000af8 <__gnu_unwind_pr_common+0x140>
 8000b24:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000b26:	429c      	cmp	r4, r3
 8000b28:	d1e6      	bne.n	8000af8 <__gnu_unwind_pr_common+0x140>
 8000b2a:	4620      	mov	r0, r4
 8000b2c:	f7ff fcf0 	bl	8000510 <selfrel_offset31>
 8000b30:	210f      	movs	r1, #15
 8000b32:	4602      	mov	r2, r0
 8000b34:	4648      	mov	r0, r9
 8000b36:	f7ff fef9 	bl	800092c <_Unwind_SetGR>
 8000b3a:	4648      	mov	r0, r9
 8000b3c:	462a      	mov	r2, r5
 8000b3e:	2100      	movs	r1, #0
 8000b40:	f7ff fef4 	bl	800092c <_Unwind_SetGR>
 8000b44:	2007      	movs	r0, #7
 8000b46:	e79f      	b.n	8000a88 <__gnu_unwind_pr_common+0xd0>
 8000b48:	210d      	movs	r1, #13
 8000b4a:	4648      	mov	r0, r9
 8000b4c:	6a2f      	ldr	r7, [r5, #32]
 8000b4e:	f7ff fec7 	bl	80008e0 <_Unwind_GetGR>
 8000b52:	4287      	cmp	r7, r0
 8000b54:	d058      	beq.n	8000c08 <__gnu_unwind_pr_common+0x250>
 8000b56:	6823      	ldr	r3, [r4, #0]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	da87      	bge.n	8000a6c <__gnu_unwind_pr_common+0xb4>
 8000b5c:	3404      	adds	r4, #4
 8000b5e:	e785      	b.n	8000a6c <__gnu_unwind_pr_common+0xb4>
 8000b60:	9b02      	ldr	r3, [sp, #8]
 8000b62:	b33b      	cbz	r3, 8000bb4 <__gnu_unwind_pr_common+0x1fc>
 8000b64:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8000b68:	1d27      	adds	r7, r4, #4
 8000b6a:	f8cd b010 	str.w	fp, [sp, #16]
 8000b6e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8000b72:	f8dd a008 	ldr.w	sl, [sp, #8]
 8000b76:	9605      	str	r6, [sp, #20]
 8000b78:	46a3      	mov	fp, r4
 8000b7a:	461c      	mov	r4, r3
 8000b7c:	e002      	b.n	8000b84 <__gnu_unwind_pr_common+0x1cc>
 8000b7e:	45b2      	cmp	sl, r6
 8000b80:	46b0      	mov	r8, r6
 8000b82:	d016      	beq.n	8000bb2 <__gnu_unwind_pr_common+0x1fa>
 8000b84:	4638      	mov	r0, r7
 8000b86:	9406      	str	r4, [sp, #24]
 8000b88:	f7ff fd8c 	bl	80006a4 <_Unwind_decode_typeinfo_ptr.isra.0>
 8000b8c:	ab06      	add	r3, sp, #24
 8000b8e:	4601      	mov	r1, r0
 8000b90:	2200      	movs	r2, #0
 8000b92:	4628      	mov	r0, r5
 8000b94:	f3af 8000 	nop.w
 8000b98:	f108 0601 	add.w	r6, r8, #1
 8000b9c:	3704      	adds	r7, #4
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	d0ed      	beq.n	8000b7e <__gnu_unwind_pr_common+0x1c6>
 8000ba2:	9b02      	ldr	r3, [sp, #8]
 8000ba4:	9e05      	ldr	r6, [sp, #20]
 8000ba6:	4543      	cmp	r3, r8
 8000ba8:	465c      	mov	r4, fp
 8000baa:	f8dd b010 	ldr.w	fp, [sp, #16]
 8000bae:	d1d2      	bne.n	8000b56 <__gnu_unwind_pr_common+0x19e>
 8000bb0:	e000      	b.n	8000bb4 <__gnu_unwind_pr_common+0x1fc>
 8000bb2:	465c      	mov	r4, fp
 8000bb4:	4648      	mov	r0, r9
 8000bb6:	210d      	movs	r1, #13
 8000bb8:	f7ff fe92 	bl	80008e0 <_Unwind_GetGR>
 8000bbc:	9b06      	ldr	r3, [sp, #24]
 8000bbe:	6228      	str	r0, [r5, #32]
 8000bc0:	62ac      	str	r4, [r5, #40]	; 0x28
 8000bc2:	626b      	str	r3, [r5, #36]	; 0x24
 8000bc4:	2006      	movs	r0, #6
 8000bc6:	e75f      	b.n	8000a88 <__gnu_unwind_pr_common+0xd0>
 8000bc8:	210f      	movs	r1, #15
 8000bca:	4648      	mov	r0, r9
 8000bcc:	f7ff fe88 	bl	80008e0 <_Unwind_GetGR>
 8000bd0:	210e      	movs	r1, #14
 8000bd2:	4602      	mov	r2, r0
 8000bd4:	4648      	mov	r0, r9
 8000bd6:	f7ff fea9 	bl	800092c <_Unwind_SetGR>
 8000bda:	4648      	mov	r0, r9
 8000bdc:	4a29      	ldr	r2, [pc, #164]	; (8000c84 <__gnu_unwind_pr_common+0x2cc>)
 8000bde:	210f      	movs	r1, #15
 8000be0:	f7ff fea4 	bl	800092c <_Unwind_SetGR>
 8000be4:	2007      	movs	r0, #7
 8000be6:	e74f      	b.n	8000a88 <__gnu_unwind_pr_common+0xd0>
 8000be8:	4607      	mov	r7, r0
 8000bea:	210d      	movs	r1, #13
 8000bec:	4648      	mov	r0, r9
 8000bee:	f7ff fe77 	bl	80008e0 <_Unwind_GetGR>
 8000bf2:	2f02      	cmp	r7, #2
 8000bf4:	6228      	str	r0, [r5, #32]
 8000bf6:	d11d      	bne.n	8000c34 <__gnu_unwind_pr_common+0x27c>
 8000bf8:	462b      	mov	r3, r5
 8000bfa:	9a06      	ldr	r2, [sp, #24]
 8000bfc:	f843 2f2c 	str.w	r2, [r3, #44]!
 8000c00:	626b      	str	r3, [r5, #36]	; 0x24
 8000c02:	62ac      	str	r4, [r5, #40]	; 0x28
 8000c04:	2006      	movs	r0, #6
 8000c06:	e73f      	b.n	8000a88 <__gnu_unwind_pr_common+0xd0>
 8000c08:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000c0a:	429c      	cmp	r4, r3
 8000c0c:	d1a3      	bne.n	8000b56 <__gnu_unwind_pr_common+0x19e>
 8000c0e:	2204      	movs	r2, #4
 8000c10:	2700      	movs	r7, #0
 8000c12:	18a3      	adds	r3, r4, r2
 8000c14:	9902      	ldr	r1, [sp, #8]
 8000c16:	62a9      	str	r1, [r5, #40]	; 0x28
 8000c18:	62ef      	str	r7, [r5, #44]	; 0x2c
 8000c1a:	632a      	str	r2, [r5, #48]	; 0x30
 8000c1c:	636b      	str	r3, [r5, #52]	; 0x34
 8000c1e:	6823      	ldr	r3, [r4, #0]
 8000c20:	42bb      	cmp	r3, r7
 8000c22:	db1d      	blt.n	8000c60 <__gnu_unwind_pr_common+0x2a8>
 8000c24:	2301      	movs	r3, #1
 8000c26:	9301      	str	r3, [sp, #4]
 8000c28:	e720      	b.n	8000a6c <__gnu_unwind_pr_common+0xb4>
 8000c2a:	4648      	mov	r0, r9
 8000c2c:	210d      	movs	r1, #13
 8000c2e:	f7ff fe57 	bl	80008e0 <_Unwind_GetGR>
 8000c32:	6228      	str	r0, [r5, #32]
 8000c34:	9b06      	ldr	r3, [sp, #24]
 8000c36:	626b      	str	r3, [r5, #36]	; 0x24
 8000c38:	e7e3      	b.n	8000c02 <__gnu_unwind_pr_common+0x24a>
 8000c3a:	4620      	mov	r0, r4
 8000c3c:	f7ff fc68 	bl	8000510 <selfrel_offset31>
 8000c40:	3404      	adds	r4, #4
 8000c42:	4606      	mov	r6, r0
 8000c44:	63ac      	str	r4, [r5, #56]	; 0x38
 8000c46:	4628      	mov	r0, r5
 8000c48:	f3af 8000 	nop.w
 8000c4c:	2800      	cmp	r0, #0
 8000c4e:	f43f af1a 	beq.w	8000a86 <__gnu_unwind_pr_common+0xce>
 8000c52:	4648      	mov	r0, r9
 8000c54:	4632      	mov	r2, r6
 8000c56:	210f      	movs	r1, #15
 8000c58:	f7ff fe68 	bl	800092c <_Unwind_SetGR>
 8000c5c:	2007      	movs	r0, #7
 8000c5e:	e713      	b.n	8000a88 <__gnu_unwind_pr_common+0xd0>
 8000c60:	4608      	mov	r0, r1
 8000c62:	3001      	adds	r0, #1
 8000c64:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8000c68:	f7ff fc52 	bl	8000510 <selfrel_offset31>
 8000c6c:	210f      	movs	r1, #15
 8000c6e:	4602      	mov	r2, r0
 8000c70:	4648      	mov	r0, r9
 8000c72:	f7ff fe5b 	bl	800092c <_Unwind_SetGR>
 8000c76:	4648      	mov	r0, r9
 8000c78:	462a      	mov	r2, r5
 8000c7a:	4639      	mov	r1, r7
 8000c7c:	f7ff fe56 	bl	800092c <_Unwind_SetGR>
 8000c80:	2007      	movs	r0, #7
 8000c82:	e701      	b.n	8000a88 <__gnu_unwind_pr_common+0xd0>
 8000c84:	00000000 	.word	0x00000000

08000c88 <__aeabi_unwind_cpp_pr0>:
 8000c88:	2300      	movs	r3, #0
 8000c8a:	e695      	b.n	80009b8 <__gnu_unwind_pr_common>

08000c8c <__aeabi_unwind_cpp_pr1>:
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	e693      	b.n	80009b8 <__gnu_unwind_pr_common>

08000c90 <__aeabi_unwind_cpp_pr2>:
 8000c90:	2302      	movs	r3, #2
 8000c92:	e691      	b.n	80009b8 <__gnu_unwind_pr_common>

08000c94 <_Unwind_VRS_Pop>:
 8000c94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c96:	4604      	mov	r4, r0
 8000c98:	b0c5      	sub	sp, #276	; 0x114
 8000c9a:	2904      	cmp	r1, #4
 8000c9c:	d80d      	bhi.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000c9e:	e8df f001 	tbb	[pc, r1]
 8000ca2:	0353      	.short	0x0353
 8000ca4:	310c      	.short	0x310c
 8000ca6:	0f          	.byte	0x0f
 8000ca7:	00          	.byte	0x00
 8000ca8:	2b01      	cmp	r3, #1
 8000caa:	ea4f 4612 	mov.w	r6, r2, lsr #16
 8000cae:	b295      	uxth	r5, r2
 8000cb0:	d162      	bne.n	8000d78 <_Unwind_VRS_Pop+0xe4>
 8000cb2:	1972      	adds	r2, r6, r5
 8000cb4:	2a10      	cmp	r2, #16
 8000cb6:	f240 809b 	bls.w	8000df0 <_Unwind_VRS_Pop+0x15c>
 8000cba:	2002      	movs	r0, #2
 8000cbc:	b045      	add	sp, #276	; 0x114
 8000cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d1fa      	bne.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000cc4:	2a10      	cmp	r2, #16
 8000cc6:	d8f8      	bhi.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000cc8:	6823      	ldr	r3, [r4, #0]
 8000cca:	06d8      	lsls	r0, r3, #27
 8000ccc:	f100 80c6 	bmi.w	8000e5c <_Unwind_VRS_Pop+0x1c8>
 8000cd0:	ae22      	add	r6, sp, #136	; 0x88
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	9201      	str	r2, [sp, #4]
 8000cd6:	f000 f973 	bl	8000fc0 <__gnu_Unwind_Save_WMMXC>
 8000cda:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000cdc:	9a01      	ldr	r2, [sp, #4]
 8000cde:	2300      	movs	r3, #0
 8000ce0:	2501      	movs	r5, #1
 8000ce2:	fa05 f103 	lsl.w	r1, r5, r3
 8000ce6:	4211      	tst	r1, r2
 8000ce8:	d003      	beq.n	8000cf2 <_Unwind_VRS_Pop+0x5e>
 8000cea:	6801      	ldr	r1, [r0, #0]
 8000cec:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8000cf0:	3004      	adds	r0, #4
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	2b04      	cmp	r3, #4
 8000cf6:	d1f4      	bne.n	8000ce2 <_Unwind_VRS_Pop+0x4e>
 8000cf8:	63a0      	str	r0, [r4, #56]	; 0x38
 8000cfa:	4630      	mov	r0, r6
 8000cfc:	f000 f956 	bl	8000fac <__gnu_Unwind_Restore_WMMXC>
 8000d00:	2000      	movs	r0, #0
 8000d02:	e7db      	b.n	8000cbc <_Unwind_VRS_Pop+0x28>
 8000d04:	2b03      	cmp	r3, #3
 8000d06:	d1d8      	bne.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000d08:	0c15      	lsrs	r5, r2, #16
 8000d0a:	b297      	uxth	r7, r2
 8000d0c:	19eb      	adds	r3, r5, r7
 8000d0e:	2b10      	cmp	r3, #16
 8000d10:	d8d3      	bhi.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000d12:	6823      	ldr	r3, [r4, #0]
 8000d14:	071e      	lsls	r6, r3, #28
 8000d16:	f100 80b5 	bmi.w	8000e84 <_Unwind_VRS_Pop+0x1f0>
 8000d1a:	ae22      	add	r6, sp, #136	; 0x88
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	f000 f923 	bl	8000f68 <__gnu_Unwind_Save_WMMXD>
 8000d22:	00ed      	lsls	r5, r5, #3
 8000d24:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000d26:	b14f      	cbz	r7, 8000d3c <_Unwind_VRS_Pop+0xa8>
 8000d28:	3d04      	subs	r5, #4
 8000d2a:	1971      	adds	r1, r6, r5
 8000d2c:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 8000d30:	f853 2b04 	ldr.w	r2, [r3], #4
 8000d34:	f841 2f04 	str.w	r2, [r1, #4]!
 8000d38:	4283      	cmp	r3, r0
 8000d3a:	d1f9      	bne.n	8000d30 <_Unwind_VRS_Pop+0x9c>
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	63a3      	str	r3, [r4, #56]	; 0x38
 8000d40:	f000 f8f0 	bl	8000f24 <__gnu_Unwind_Restore_WMMXD>
 8000d44:	2000      	movs	r0, #0
 8000d46:	e7b9      	b.n	8000cbc <_Unwind_VRS_Pop+0x28>
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d1b6      	bne.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000d4c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8000d4e:	b297      	uxth	r7, r2
 8000d50:	1d20      	adds	r0, r4, #4
 8000d52:	2601      	movs	r6, #1
 8000d54:	fa06 f103 	lsl.w	r1, r6, r3
 8000d58:	4239      	tst	r1, r7
 8000d5a:	f103 0301 	add.w	r3, r3, #1
 8000d5e:	d002      	beq.n	8000d66 <_Unwind_VRS_Pop+0xd2>
 8000d60:	6829      	ldr	r1, [r5, #0]
 8000d62:	6001      	str	r1, [r0, #0]
 8000d64:	3504      	adds	r5, #4
 8000d66:	2b10      	cmp	r3, #16
 8000d68:	f100 0004 	add.w	r0, r0, #4
 8000d6c:	d1f2      	bne.n	8000d54 <_Unwind_VRS_Pop+0xc0>
 8000d6e:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 8000d72:	d13b      	bne.n	8000dec <_Unwind_VRS_Pop+0x158>
 8000d74:	63a5      	str	r5, [r4, #56]	; 0x38
 8000d76:	e7a1      	b.n	8000cbc <_Unwind_VRS_Pop+0x28>
 8000d78:	2b05      	cmp	r3, #5
 8000d7a:	d19e      	bne.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000d7c:	1977      	adds	r7, r6, r5
 8000d7e:	2f20      	cmp	r7, #32
 8000d80:	d89b      	bhi.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000d82:	2e0f      	cmp	r6, #15
 8000d84:	d966      	bls.n	8000e54 <_Unwind_VRS_Pop+0x1c0>
 8000d86:	462f      	mov	r7, r5
 8000d88:	2d00      	cmp	r5, #0
 8000d8a:	d13a      	bne.n	8000e02 <_Unwind_VRS_Pop+0x16e>
 8000d8c:	462a      	mov	r2, r5
 8000d8e:	2700      	movs	r7, #0
 8000d90:	2a00      	cmp	r2, #0
 8000d92:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000d94:	dd72      	ble.n	8000e7c <_Unwind_VRS_Pop+0x1e8>
 8000d96:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8000d9a:	4601      	mov	r1, r0
 8000d9c:	a844      	add	r0, sp, #272	; 0x110
 8000d9e:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 8000da2:	388c      	subs	r0, #140	; 0x8c
 8000da4:	f851 5b04 	ldr.w	r5, [r1], #4
 8000da8:	f840 5f04 	str.w	r5, [r0, #4]!
 8000dac:	4291      	cmp	r1, r2
 8000dae:	d1f9      	bne.n	8000da4 <_Unwind_VRS_Pop+0x110>
 8000db0:	4608      	mov	r0, r1
 8000db2:	b197      	cbz	r7, 8000dda <_Unwind_VRS_Pop+0x146>
 8000db4:	2e10      	cmp	r6, #16
 8000db6:	4632      	mov	r2, r6
 8000db8:	a944      	add	r1, sp, #272	; 0x110
 8000dba:	bf38      	it	cc
 8000dbc:	2210      	movcc	r2, #16
 8000dbe:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8000dc2:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8000dc6:	0079      	lsls	r1, r7, #1
 8000dc8:	3a04      	subs	r2, #4
 8000dca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8000dce:	f850 5b04 	ldr.w	r5, [r0], #4
 8000dd2:	f842 5f04 	str.w	r5, [r2, #4]!
 8000dd6:	4288      	cmp	r0, r1
 8000dd8:	d1f9      	bne.n	8000dce <_Unwind_VRS_Pop+0x13a>
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d048      	beq.n	8000e70 <_Unwind_VRS_Pop+0x1dc>
 8000dde:	2e0f      	cmp	r6, #15
 8000de0:	63a1      	str	r1, [r4, #56]	; 0x38
 8000de2:	d933      	bls.n	8000e4c <_Unwind_VRS_Pop+0x1b8>
 8000de4:	b117      	cbz	r7, 8000dec <_Unwind_VRS_Pop+0x158>
 8000de6:	a802      	add	r0, sp, #8
 8000de8:	f000 f894 	bl	8000f14 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000dec:	2000      	movs	r0, #0
 8000dee:	e765      	b.n	8000cbc <_Unwind_VRS_Pop+0x28>
 8000df0:	2e0f      	cmp	r6, #15
 8000df2:	f63f af62 	bhi.w	8000cba <_Unwind_VRS_Pop+0x26>
 8000df6:	2700      	movs	r7, #0
 8000df8:	6822      	ldr	r2, [r4, #0]
 8000dfa:	07d1      	lsls	r1, r2, #31
 8000dfc:	d417      	bmi.n	8000e2e <_Unwind_VRS_Pop+0x19a>
 8000dfe:	2f00      	cmp	r7, #0
 8000e00:	d060      	beq.n	8000ec4 <_Unwind_VRS_Pop+0x230>
 8000e02:	6822      	ldr	r2, [r4, #0]
 8000e04:	0751      	lsls	r1, r2, #29
 8000e06:	d445      	bmi.n	8000e94 <_Unwind_VRS_Pop+0x200>
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d04d      	beq.n	8000ea8 <_Unwind_VRS_Pop+0x214>
 8000e0c:	2e0f      	cmp	r6, #15
 8000e0e:	d806      	bhi.n	8000e1e <_Unwind_VRS_Pop+0x18a>
 8000e10:	a822      	add	r0, sp, #136	; 0x88
 8000e12:	9301      	str	r3, [sp, #4]
 8000e14:	f000 f87a 	bl	8000f0c <__gnu_Unwind_Save_VFP_D>
 8000e18:	9b01      	ldr	r3, [sp, #4]
 8000e1a:	2f00      	cmp	r7, #0
 8000e1c:	d0b6      	beq.n	8000d8c <_Unwind_VRS_Pop+0xf8>
 8000e1e:	a802      	add	r0, sp, #8
 8000e20:	9301      	str	r3, [sp, #4]
 8000e22:	f000 f87b 	bl	8000f1c <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000e26:	9b01      	ldr	r3, [sp, #4]
 8000e28:	f1c6 0210 	rsb	r2, r6, #16
 8000e2c:	e7b0      	b.n	8000d90 <_Unwind_VRS_Pop+0xfc>
 8000e2e:	f022 0101 	bic.w	r1, r2, #1
 8000e32:	2b05      	cmp	r3, #5
 8000e34:	6021      	str	r1, [r4, #0]
 8000e36:	9301      	str	r3, [sp, #4]
 8000e38:	4620      	mov	r0, r4
 8000e3a:	d03b      	beq.n	8000eb4 <_Unwind_VRS_Pop+0x220>
 8000e3c:	f022 0203 	bic.w	r2, r2, #3
 8000e40:	f840 2b48 	str.w	r2, [r0], #72
 8000e44:	f000 f85a 	bl	8000efc <__gnu_Unwind_Save_VFP>
 8000e48:	9b01      	ldr	r3, [sp, #4]
 8000e4a:	e7d8      	b.n	8000dfe <_Unwind_VRS_Pop+0x16a>
 8000e4c:	a822      	add	r0, sp, #136	; 0x88
 8000e4e:	f000 f859 	bl	8000f04 <__gnu_Unwind_Restore_VFP_D>
 8000e52:	e7c7      	b.n	8000de4 <_Unwind_VRS_Pop+0x150>
 8000e54:	2f10      	cmp	r7, #16
 8000e56:	d9ce      	bls.n	8000df6 <_Unwind_VRS_Pop+0x162>
 8000e58:	3f10      	subs	r7, #16
 8000e5a:	e7cd      	b.n	8000df8 <_Unwind_VRS_Pop+0x164>
 8000e5c:	f023 0310 	bic.w	r3, r3, #16
 8000e60:	6023      	str	r3, [r4, #0]
 8000e62:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8000e66:	9201      	str	r2, [sp, #4]
 8000e68:	f000 f8aa 	bl	8000fc0 <__gnu_Unwind_Save_WMMXC>
 8000e6c:	9a01      	ldr	r2, [sp, #4]
 8000e6e:	e72f      	b.n	8000cd0 <_Unwind_VRS_Pop+0x3c>
 8000e70:	3104      	adds	r1, #4
 8000e72:	63a1      	str	r1, [r4, #56]	; 0x38
 8000e74:	a822      	add	r0, sp, #136	; 0x88
 8000e76:	f000 f83d 	bl	8000ef4 <__gnu_Unwind_Restore_VFP>
 8000e7a:	e7b7      	b.n	8000dec <_Unwind_VRS_Pop+0x158>
 8000e7c:	2f00      	cmp	r7, #0
 8000e7e:	d199      	bne.n	8000db4 <_Unwind_VRS_Pop+0x120>
 8000e80:	4601      	mov	r1, r0
 8000e82:	e7aa      	b.n	8000dda <_Unwind_VRS_Pop+0x146>
 8000e84:	f023 0308 	bic.w	r3, r3, #8
 8000e88:	6023      	str	r3, [r4, #0]
 8000e8a:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8000e8e:	f000 f86b 	bl	8000f68 <__gnu_Unwind_Save_WMMXD>
 8000e92:	e742      	b.n	8000d1a <_Unwind_VRS_Pop+0x86>
 8000e94:	4620      	mov	r0, r4
 8000e96:	f022 0204 	bic.w	r2, r2, #4
 8000e9a:	f840 2bd0 	str.w	r2, [r0], #208
 8000e9e:	9301      	str	r3, [sp, #4]
 8000ea0:	f000 f83c 	bl	8000f1c <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000ea4:	9b01      	ldr	r3, [sp, #4]
 8000ea6:	e7af      	b.n	8000e08 <_Unwind_VRS_Pop+0x174>
 8000ea8:	a822      	add	r0, sp, #136	; 0x88
 8000eaa:	9301      	str	r3, [sp, #4]
 8000eac:	f000 f826 	bl	8000efc <__gnu_Unwind_Save_VFP>
 8000eb0:	9b01      	ldr	r3, [sp, #4]
 8000eb2:	e7b9      	b.n	8000e28 <_Unwind_VRS_Pop+0x194>
 8000eb4:	f041 0102 	orr.w	r1, r1, #2
 8000eb8:	f840 1b48 	str.w	r1, [r0], #72
 8000ebc:	f000 f826 	bl	8000f0c <__gnu_Unwind_Save_VFP_D>
 8000ec0:	9b01      	ldr	r3, [sp, #4]
 8000ec2:	e79c      	b.n	8000dfe <_Unwind_VRS_Pop+0x16a>
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d003      	beq.n	8000ed0 <_Unwind_VRS_Pop+0x23c>
 8000ec8:	2e0f      	cmp	r6, #15
 8000eca:	f63f af5f 	bhi.w	8000d8c <_Unwind_VRS_Pop+0xf8>
 8000ece:	e79f      	b.n	8000e10 <_Unwind_VRS_Pop+0x17c>
 8000ed0:	a822      	add	r0, sp, #136	; 0x88
 8000ed2:	9301      	str	r3, [sp, #4]
 8000ed4:	f000 f812 	bl	8000efc <__gnu_Unwind_Save_VFP>
 8000ed8:	9b01      	ldr	r3, [sp, #4]
 8000eda:	e757      	b.n	8000d8c <_Unwind_VRS_Pop+0xf8>

08000edc <__restore_core_regs>:
 8000edc:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8000ee0:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8000ee4:	469c      	mov	ip, r3
 8000ee6:	46a6      	mov	lr, r4
 8000ee8:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8000eec:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8000ef0:	46e5      	mov	sp, ip
 8000ef2:	bd00      	pop	{pc}

08000ef4 <__gnu_Unwind_Restore_VFP>:
 8000ef4:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <__gnu_Unwind_Save_VFP>:
 8000efc:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <__gnu_Unwind_Restore_VFP_D>:
 8000f04:	ec90 0b20 	vldmia	r0, {d0-d15}
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop

08000f0c <__gnu_Unwind_Save_VFP_D>:
 8000f0c:	ec80 0b20 	vstmia	r0, {d0-d15}
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8000f14:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8000f1c:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <__gnu_Unwind_Restore_WMMXD>:
 8000f24:	ecf0 0102 	ldfe	f0, [r0], #8
 8000f28:	ecf0 1102 	ldfe	f1, [r0], #8
 8000f2c:	ecf0 2102 	ldfe	f2, [r0], #8
 8000f30:	ecf0 3102 	ldfe	f3, [r0], #8
 8000f34:	ecf0 4102 	ldfe	f4, [r0], #8
 8000f38:	ecf0 5102 	ldfe	f5, [r0], #8
 8000f3c:	ecf0 6102 	ldfe	f6, [r0], #8
 8000f40:	ecf0 7102 	ldfe	f7, [r0], #8
 8000f44:	ecf0 8102 	ldfp	f0, [r0], #8
 8000f48:	ecf0 9102 	ldfp	f1, [r0], #8
 8000f4c:	ecf0 a102 	ldfp	f2, [r0], #8
 8000f50:	ecf0 b102 	ldfp	f3, [r0], #8
 8000f54:	ecf0 c102 	ldfp	f4, [r0], #8
 8000f58:	ecf0 d102 	ldfp	f5, [r0], #8
 8000f5c:	ecf0 e102 	ldfp	f6, [r0], #8
 8000f60:	ecf0 f102 	ldfp	f7, [r0], #8
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <__gnu_Unwind_Save_WMMXD>:
 8000f68:	ece0 0102 	stfe	f0, [r0], #8
 8000f6c:	ece0 1102 	stfe	f1, [r0], #8
 8000f70:	ece0 2102 	stfe	f2, [r0], #8
 8000f74:	ece0 3102 	stfe	f3, [r0], #8
 8000f78:	ece0 4102 	stfe	f4, [r0], #8
 8000f7c:	ece0 5102 	stfe	f5, [r0], #8
 8000f80:	ece0 6102 	stfe	f6, [r0], #8
 8000f84:	ece0 7102 	stfe	f7, [r0], #8
 8000f88:	ece0 8102 	stfp	f0, [r0], #8
 8000f8c:	ece0 9102 	stfp	f1, [r0], #8
 8000f90:	ece0 a102 	stfp	f2, [r0], #8
 8000f94:	ece0 b102 	stfp	f3, [r0], #8
 8000f98:	ece0 c102 	stfp	f4, [r0], #8
 8000f9c:	ece0 d102 	stfp	f5, [r0], #8
 8000fa0:	ece0 e102 	stfp	f6, [r0], #8
 8000fa4:	ece0 f102 	stfp	f7, [r0], #8
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop

08000fac <__gnu_Unwind_Restore_WMMXC>:
 8000fac:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8000fb0:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8000fb4:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8000fb8:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop

08000fc0 <__gnu_Unwind_Save_WMMXC>:
 8000fc0:	fca0 8101 	stc2	1, cr8, [r0], #4
 8000fc4:	fca0 9101 	stc2	1, cr9, [r0], #4
 8000fc8:	fca0 a101 	stc2	1, cr10, [r0], #4
 8000fcc:	fca0 b101 	stc2	1, cr11, [r0], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <_Unwind_RaiseException>:
 8000fd4:	46ec      	mov	ip, sp
 8000fd6:	b500      	push	{lr}
 8000fd8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000fdc:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000fe0:	f04f 0300 	mov.w	r3, #0
 8000fe4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000fe8:	a901      	add	r1, sp, #4
 8000fea:	f7ff fbf3 	bl	80007d4 <__gnu_Unwind_RaiseException>
 8000fee:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000ff2:	b012      	add	sp, #72	; 0x48
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <_Unwind_Resume>:
 8000ff8:	46ec      	mov	ip, sp
 8000ffa:	b500      	push	{lr}
 8000ffc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001000:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001004:	f04f 0300 	mov.w	r3, #0
 8001008:	e92d 000c 	stmdb	sp!, {r2, r3}
 800100c:	a901      	add	r1, sp, #4
 800100e:	f7ff fc1b 	bl	8000848 <__gnu_Unwind_Resume>
 8001012:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001016:	b012      	add	sp, #72	; 0x48
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop

0800101c <_Unwind_Resume_or_Rethrow>:
 800101c:	46ec      	mov	ip, sp
 800101e:	b500      	push	{lr}
 8001020:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001024:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001028:	f04f 0300 	mov.w	r3, #0
 800102c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001030:	a901      	add	r1, sp, #4
 8001032:	f7ff fc2b 	bl	800088c <__gnu_Unwind_Resume_or_Rethrow>
 8001036:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800103a:	b012      	add	sp, #72	; 0x48
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <_Unwind_ForcedUnwind>:
 8001040:	46ec      	mov	ip, sp
 8001042:	b500      	push	{lr}
 8001044:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001048:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800104c:	f04f 0300 	mov.w	r3, #0
 8001050:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001054:	ab01      	add	r3, sp, #4
 8001056:	f7ff fbed 	bl	8000834 <__gnu_Unwind_ForcedUnwind>
 800105a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800105e:	b012      	add	sp, #72	; 0x48
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <_Unwind_Backtrace>:
 8001064:	46ec      	mov	ip, sp
 8001066:	b500      	push	{lr}
 8001068:	e92d 5000 	stmdb	sp!, {ip, lr}
 800106c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001070:	f04f 0300 	mov.w	r3, #0
 8001074:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001078:	aa01      	add	r2, sp, #4
 800107a:	f7ff fc65 	bl	8000948 <__gnu_Unwind_Backtrace>
 800107e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001082:	b012      	add	sp, #72	; 0x48
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop

08001088 <next_unwind_byte>:
 8001088:	7a02      	ldrb	r2, [r0, #8]
 800108a:	b91a      	cbnz	r2, 8001094 <next_unwind_byte+0xc>
 800108c:	7a43      	ldrb	r3, [r0, #9]
 800108e:	b943      	cbnz	r3, 80010a2 <next_unwind_byte+0x1a>
 8001090:	20b0      	movs	r0, #176	; 0xb0
 8001092:	4770      	bx	lr
 8001094:	6803      	ldr	r3, [r0, #0]
 8001096:	3a01      	subs	r2, #1
 8001098:	7202      	strb	r2, [r0, #8]
 800109a:	021a      	lsls	r2, r3, #8
 800109c:	6002      	str	r2, [r0, #0]
 800109e:	0e18      	lsrs	r0, r3, #24
 80010a0:	4770      	bx	lr
 80010a2:	6842      	ldr	r2, [r0, #4]
 80010a4:	3b01      	subs	r3, #1
 80010a6:	b410      	push	{r4}
 80010a8:	7243      	strb	r3, [r0, #9]
 80010aa:	6813      	ldr	r3, [r2, #0]
 80010ac:	2103      	movs	r1, #3
 80010ae:	1d14      	adds	r4, r2, #4
 80010b0:	7201      	strb	r1, [r0, #8]
 80010b2:	021a      	lsls	r2, r3, #8
 80010b4:	6044      	str	r4, [r0, #4]
 80010b6:	6002      	str	r2, [r0, #0]
 80010b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80010bc:	0e18      	lsrs	r0, r3, #24
 80010be:	4770      	bx	lr

080010c0 <_Unwind_GetGR.constprop.0>:
 80010c0:	b500      	push	{lr}
 80010c2:	b085      	sub	sp, #20
 80010c4:	aa03      	add	r2, sp, #12
 80010c6:	2300      	movs	r3, #0
 80010c8:	9200      	str	r2, [sp, #0]
 80010ca:	4619      	mov	r1, r3
 80010cc:	220c      	movs	r2, #12
 80010ce:	f7ff fbed 	bl	80008ac <_Unwind_VRS_Get>
 80010d2:	9803      	ldr	r0, [sp, #12]
 80010d4:	b005      	add	sp, #20
 80010d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80010da:	bf00      	nop

080010dc <unwind_UCB_from_context>:
 80010dc:	e7f0      	b.n	80010c0 <_Unwind_GetGR.constprop.0>
 80010de:	bf00      	nop

080010e0 <__gnu_unwind_execute>:
 80010e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80010e4:	4606      	mov	r6, r0
 80010e6:	b085      	sub	sp, #20
 80010e8:	460f      	mov	r7, r1
 80010ea:	f04f 0800 	mov.w	r8, #0
 80010ee:	4638      	mov	r0, r7
 80010f0:	f7ff ffca 	bl	8001088 <next_unwind_byte>
 80010f4:	28b0      	cmp	r0, #176	; 0xb0
 80010f6:	4604      	mov	r4, r0
 80010f8:	d023      	beq.n	8001142 <__gnu_unwind_execute+0x62>
 80010fa:	0605      	lsls	r5, r0, #24
 80010fc:	d427      	bmi.n	800114e <__gnu_unwind_execute+0x6e>
 80010fe:	2300      	movs	r3, #0
 8001100:	f10d 090c 	add.w	r9, sp, #12
 8001104:	4619      	mov	r1, r3
 8001106:	0085      	lsls	r5, r0, #2
 8001108:	220d      	movs	r2, #13
 800110a:	f8cd 9000 	str.w	r9, [sp]
 800110e:	4630      	mov	r0, r6
 8001110:	f7ff fbcc 	bl	80008ac <_Unwind_VRS_Get>
 8001114:	b2ed      	uxtb	r5, r5
 8001116:	9b03      	ldr	r3, [sp, #12]
 8001118:	f8cd 9000 	str.w	r9, [sp]
 800111c:	0660      	lsls	r0, r4, #25
 800111e:	f105 0504 	add.w	r5, r5, #4
 8001122:	bf4c      	ite	mi
 8001124:	1b5d      	submi	r5, r3, r5
 8001126:	18ed      	addpl	r5, r5, r3
 8001128:	2300      	movs	r3, #0
 800112a:	4619      	mov	r1, r3
 800112c:	220d      	movs	r2, #13
 800112e:	4630      	mov	r0, r6
 8001130:	9503      	str	r5, [sp, #12]
 8001132:	f7ff fbe1 	bl	80008f8 <_Unwind_VRS_Set>
 8001136:	4638      	mov	r0, r7
 8001138:	f7ff ffa6 	bl	8001088 <next_unwind_byte>
 800113c:	28b0      	cmp	r0, #176	; 0xb0
 800113e:	4604      	mov	r4, r0
 8001140:	d1db      	bne.n	80010fa <__gnu_unwind_execute+0x1a>
 8001142:	f1b8 0f00 	cmp.w	r8, #0
 8001146:	f000 8095 	beq.w	8001274 <__gnu_unwind_execute+0x194>
 800114a:	2000      	movs	r0, #0
 800114c:	e01c      	b.n	8001188 <__gnu_unwind_execute+0xa8>
 800114e:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001152:	2b80      	cmp	r3, #128	; 0x80
 8001154:	d05d      	beq.n	8001212 <__gnu_unwind_execute+0x132>
 8001156:	2b90      	cmp	r3, #144	; 0x90
 8001158:	d019      	beq.n	800118e <__gnu_unwind_execute+0xae>
 800115a:	2ba0      	cmp	r3, #160	; 0xa0
 800115c:	d02c      	beq.n	80011b8 <__gnu_unwind_execute+0xd8>
 800115e:	2bb0      	cmp	r3, #176	; 0xb0
 8001160:	d03f      	beq.n	80011e2 <__gnu_unwind_execute+0x102>
 8001162:	2bc0      	cmp	r3, #192	; 0xc0
 8001164:	d06c      	beq.n	8001240 <__gnu_unwind_execute+0x160>
 8001166:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 800116a:	2bd0      	cmp	r3, #208	; 0xd0
 800116c:	d10b      	bne.n	8001186 <__gnu_unwind_execute+0xa6>
 800116e:	f000 0207 	and.w	r2, r0, #7
 8001172:	3201      	adds	r2, #1
 8001174:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001178:	2305      	movs	r3, #5
 800117a:	2101      	movs	r1, #1
 800117c:	4630      	mov	r0, r6
 800117e:	f7ff fd89 	bl	8000c94 <_Unwind_VRS_Pop>
 8001182:	2800      	cmp	r0, #0
 8001184:	d0b3      	beq.n	80010ee <__gnu_unwind_execute+0xe>
 8001186:	2009      	movs	r0, #9
 8001188:	b005      	add	sp, #20
 800118a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800118e:	f000 030d 	and.w	r3, r0, #13
 8001192:	2b0d      	cmp	r3, #13
 8001194:	d0f7      	beq.n	8001186 <__gnu_unwind_execute+0xa6>
 8001196:	ad03      	add	r5, sp, #12
 8001198:	2300      	movs	r3, #0
 800119a:	f000 020f 	and.w	r2, r0, #15
 800119e:	4619      	mov	r1, r3
 80011a0:	9500      	str	r5, [sp, #0]
 80011a2:	4630      	mov	r0, r6
 80011a4:	f7ff fb82 	bl	80008ac <_Unwind_VRS_Get>
 80011a8:	2300      	movs	r3, #0
 80011aa:	9500      	str	r5, [sp, #0]
 80011ac:	4619      	mov	r1, r3
 80011ae:	220d      	movs	r2, #13
 80011b0:	4630      	mov	r0, r6
 80011b2:	f7ff fba1 	bl	80008f8 <_Unwind_VRS_Set>
 80011b6:	e79a      	b.n	80010ee <__gnu_unwind_execute+0xe>
 80011b8:	43c2      	mvns	r2, r0
 80011ba:	f002 0307 	and.w	r3, r2, #7
 80011be:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 80011c2:	411a      	asrs	r2, r3
 80011c4:	0701      	lsls	r1, r0, #28
 80011c6:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 80011ca:	f04f 0300 	mov.w	r3, #0
 80011ce:	bf48      	it	mi
 80011d0:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 80011d4:	4619      	mov	r1, r3
 80011d6:	4630      	mov	r0, r6
 80011d8:	f7ff fd5c 	bl	8000c94 <_Unwind_VRS_Pop>
 80011dc:	2800      	cmp	r0, #0
 80011de:	d1d2      	bne.n	8001186 <__gnu_unwind_execute+0xa6>
 80011e0:	e785      	b.n	80010ee <__gnu_unwind_execute+0xe>
 80011e2:	28b1      	cmp	r0, #177	; 0xb1
 80011e4:	d057      	beq.n	8001296 <__gnu_unwind_execute+0x1b6>
 80011e6:	28b2      	cmp	r0, #178	; 0xb2
 80011e8:	d068      	beq.n	80012bc <__gnu_unwind_execute+0x1dc>
 80011ea:	28b3      	cmp	r0, #179	; 0xb3
 80011ec:	f000 8095 	beq.w	800131a <__gnu_unwind_execute+0x23a>
 80011f0:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 80011f4:	2bb4      	cmp	r3, #180	; 0xb4
 80011f6:	d0c6      	beq.n	8001186 <__gnu_unwind_execute+0xa6>
 80011f8:	f000 0207 	and.w	r2, r0, #7
 80011fc:	3201      	adds	r2, #1
 80011fe:	2301      	movs	r3, #1
 8001200:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001204:	4619      	mov	r1, r3
 8001206:	4630      	mov	r0, r6
 8001208:	f7ff fd44 	bl	8000c94 <_Unwind_VRS_Pop>
 800120c:	2800      	cmp	r0, #0
 800120e:	d1ba      	bne.n	8001186 <__gnu_unwind_execute+0xa6>
 8001210:	e76d      	b.n	80010ee <__gnu_unwind_execute+0xe>
 8001212:	4638      	mov	r0, r7
 8001214:	f7ff ff38 	bl	8001088 <next_unwind_byte>
 8001218:	0224      	lsls	r4, r4, #8
 800121a:	4304      	orrs	r4, r0
 800121c:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001220:	d0b1      	beq.n	8001186 <__gnu_unwind_execute+0xa6>
 8001222:	0124      	lsls	r4, r4, #4
 8001224:	2300      	movs	r3, #0
 8001226:	b2a2      	uxth	r2, r4
 8001228:	4619      	mov	r1, r3
 800122a:	4630      	mov	r0, r6
 800122c:	f7ff fd32 	bl	8000c94 <_Unwind_VRS_Pop>
 8001230:	2800      	cmp	r0, #0
 8001232:	d1a8      	bne.n	8001186 <__gnu_unwind_execute+0xa6>
 8001234:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001238:	bf18      	it	ne
 800123a:	f04f 0801 	movne.w	r8, #1
 800123e:	e756      	b.n	80010ee <__gnu_unwind_execute+0xe>
 8001240:	28c6      	cmp	r0, #198	; 0xc6
 8001242:	d07d      	beq.n	8001340 <__gnu_unwind_execute+0x260>
 8001244:	28c7      	cmp	r0, #199	; 0xc7
 8001246:	f000 8086 	beq.w	8001356 <__gnu_unwind_execute+0x276>
 800124a:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 800124e:	2bc0      	cmp	r3, #192	; 0xc0
 8001250:	f000 8094 	beq.w	800137c <__gnu_unwind_execute+0x29c>
 8001254:	28c8      	cmp	r0, #200	; 0xc8
 8001256:	f000 809f 	beq.w	8001398 <__gnu_unwind_execute+0x2b8>
 800125a:	28c9      	cmp	r0, #201	; 0xc9
 800125c:	d193      	bne.n	8001186 <__gnu_unwind_execute+0xa6>
 800125e:	4638      	mov	r0, r7
 8001260:	f7ff ff12 	bl	8001088 <next_unwind_byte>
 8001264:	0302      	lsls	r2, r0, #12
 8001266:	f000 000f 	and.w	r0, r0, #15
 800126a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 800126e:	3001      	adds	r0, #1
 8001270:	4302      	orrs	r2, r0
 8001272:	e781      	b.n	8001178 <__gnu_unwind_execute+0x98>
 8001274:	ac03      	add	r4, sp, #12
 8001276:	4643      	mov	r3, r8
 8001278:	220e      	movs	r2, #14
 800127a:	4641      	mov	r1, r8
 800127c:	9400      	str	r4, [sp, #0]
 800127e:	4630      	mov	r0, r6
 8001280:	f7ff fb14 	bl	80008ac <_Unwind_VRS_Get>
 8001284:	9400      	str	r4, [sp, #0]
 8001286:	4630      	mov	r0, r6
 8001288:	4643      	mov	r3, r8
 800128a:	220f      	movs	r2, #15
 800128c:	4641      	mov	r1, r8
 800128e:	f7ff fb33 	bl	80008f8 <_Unwind_VRS_Set>
 8001292:	4640      	mov	r0, r8
 8001294:	e778      	b.n	8001188 <__gnu_unwind_execute+0xa8>
 8001296:	4638      	mov	r0, r7
 8001298:	f7ff fef6 	bl	8001088 <next_unwind_byte>
 800129c:	2800      	cmp	r0, #0
 800129e:	f43f af72 	beq.w	8001186 <__gnu_unwind_execute+0xa6>
 80012a2:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 80012a6:	f47f af6e 	bne.w	8001186 <__gnu_unwind_execute+0xa6>
 80012aa:	4602      	mov	r2, r0
 80012ac:	4619      	mov	r1, r3
 80012ae:	4630      	mov	r0, r6
 80012b0:	f7ff fcf0 	bl	8000c94 <_Unwind_VRS_Pop>
 80012b4:	2800      	cmp	r0, #0
 80012b6:	f47f af66 	bne.w	8001186 <__gnu_unwind_execute+0xa6>
 80012ba:	e718      	b.n	80010ee <__gnu_unwind_execute+0xe>
 80012bc:	2300      	movs	r3, #0
 80012be:	f10d 090c 	add.w	r9, sp, #12
 80012c2:	220d      	movs	r2, #13
 80012c4:	4619      	mov	r1, r3
 80012c6:	f8cd 9000 	str.w	r9, [sp]
 80012ca:	4630      	mov	r0, r6
 80012cc:	f7ff faee 	bl	80008ac <_Unwind_VRS_Get>
 80012d0:	4638      	mov	r0, r7
 80012d2:	f7ff fed9 	bl	8001088 <next_unwind_byte>
 80012d6:	0602      	lsls	r2, r0, #24
 80012d8:	f04f 0402 	mov.w	r4, #2
 80012dc:	d50c      	bpl.n	80012f8 <__gnu_unwind_execute+0x218>
 80012de:	9b03      	ldr	r3, [sp, #12]
 80012e0:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80012e4:	40a0      	lsls	r0, r4
 80012e6:	4403      	add	r3, r0
 80012e8:	4638      	mov	r0, r7
 80012ea:	9303      	str	r3, [sp, #12]
 80012ec:	f7ff fecc 	bl	8001088 <next_unwind_byte>
 80012f0:	0603      	lsls	r3, r0, #24
 80012f2:	f104 0407 	add.w	r4, r4, #7
 80012f6:	d4f2      	bmi.n	80012de <__gnu_unwind_execute+0x1fe>
 80012f8:	9b03      	ldr	r3, [sp, #12]
 80012fa:	f8cd 9000 	str.w	r9, [sp]
 80012fe:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001302:	40a2      	lsls	r2, r4
 8001304:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8001308:	2300      	movs	r3, #0
 800130a:	4414      	add	r4, r2
 800130c:	4619      	mov	r1, r3
 800130e:	220d      	movs	r2, #13
 8001310:	4630      	mov	r0, r6
 8001312:	9403      	str	r4, [sp, #12]
 8001314:	f7ff faf0 	bl	80008f8 <_Unwind_VRS_Set>
 8001318:	e6e9      	b.n	80010ee <__gnu_unwind_execute+0xe>
 800131a:	4638      	mov	r0, r7
 800131c:	f7ff feb4 	bl	8001088 <next_unwind_byte>
 8001320:	0301      	lsls	r1, r0, #12
 8001322:	f000 000f 	and.w	r0, r0, #15
 8001326:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 800132a:	1c42      	adds	r2, r0, #1
 800132c:	2301      	movs	r3, #1
 800132e:	430a      	orrs	r2, r1
 8001330:	4630      	mov	r0, r6
 8001332:	4619      	mov	r1, r3
 8001334:	f7ff fcae 	bl	8000c94 <_Unwind_VRS_Pop>
 8001338:	2800      	cmp	r0, #0
 800133a:	f47f af24 	bne.w	8001186 <__gnu_unwind_execute+0xa6>
 800133e:	e6d6      	b.n	80010ee <__gnu_unwind_execute+0xe>
 8001340:	4638      	mov	r0, r7
 8001342:	f7ff fea1 	bl	8001088 <next_unwind_byte>
 8001346:	0301      	lsls	r1, r0, #12
 8001348:	f000 000f 	and.w	r0, r0, #15
 800134c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001350:	1c42      	adds	r2, r0, #1
 8001352:	2303      	movs	r3, #3
 8001354:	e7eb      	b.n	800132e <__gnu_unwind_execute+0x24e>
 8001356:	4638      	mov	r0, r7
 8001358:	f7ff fe96 	bl	8001088 <next_unwind_byte>
 800135c:	2800      	cmp	r0, #0
 800135e:	f43f af12 	beq.w	8001186 <__gnu_unwind_execute+0xa6>
 8001362:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001366:	f47f af0e 	bne.w	8001186 <__gnu_unwind_execute+0xa6>
 800136a:	4602      	mov	r2, r0
 800136c:	2104      	movs	r1, #4
 800136e:	4630      	mov	r0, r6
 8001370:	f7ff fc90 	bl	8000c94 <_Unwind_VRS_Pop>
 8001374:	2800      	cmp	r0, #0
 8001376:	f47f af06 	bne.w	8001186 <__gnu_unwind_execute+0xa6>
 800137a:	e6b8      	b.n	80010ee <__gnu_unwind_execute+0xe>
 800137c:	f000 020f 	and.w	r2, r0, #15
 8001380:	3201      	adds	r2, #1
 8001382:	2303      	movs	r3, #3
 8001384:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001388:	4619      	mov	r1, r3
 800138a:	4630      	mov	r0, r6
 800138c:	f7ff fc82 	bl	8000c94 <_Unwind_VRS_Pop>
 8001390:	2800      	cmp	r0, #0
 8001392:	f47f aef8 	bne.w	8001186 <__gnu_unwind_execute+0xa6>
 8001396:	e6aa      	b.n	80010ee <__gnu_unwind_execute+0xe>
 8001398:	4638      	mov	r0, r7
 800139a:	f7ff fe75 	bl	8001088 <next_unwind_byte>
 800139e:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 80013a2:	f000 030f 	and.w	r3, r0, #15
 80013a6:	3210      	adds	r2, #16
 80013a8:	3301      	adds	r3, #1
 80013aa:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 80013ae:	e6e3      	b.n	8001178 <__gnu_unwind_execute+0x98>

080013b0 <__gnu_unwind_frame>:
 80013b0:	b510      	push	{r4, lr}
 80013b2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80013b4:	b084      	sub	sp, #16
 80013b6:	685a      	ldr	r2, [r3, #4]
 80013b8:	2003      	movs	r0, #3
 80013ba:	f88d 000c 	strb.w	r0, [sp, #12]
 80013be:	79dc      	ldrb	r4, [r3, #7]
 80013c0:	f88d 400d 	strb.w	r4, [sp, #13]
 80013c4:	0212      	lsls	r2, r2, #8
 80013c6:	3308      	adds	r3, #8
 80013c8:	4608      	mov	r0, r1
 80013ca:	a901      	add	r1, sp, #4
 80013cc:	9201      	str	r2, [sp, #4]
 80013ce:	9302      	str	r3, [sp, #8]
 80013d0:	f7ff fe86 	bl	80010e0 <__gnu_unwind_execute>
 80013d4:	b004      	add	sp, #16
 80013d6:	bd10      	pop	{r4, pc}

080013d8 <_Unwind_GetRegionStart>:
 80013d8:	b508      	push	{r3, lr}
 80013da:	f7ff fe7f 	bl	80010dc <unwind_UCB_from_context>
 80013de:	6c80      	ldr	r0, [r0, #72]	; 0x48
 80013e0:	bd08      	pop	{r3, pc}
 80013e2:	bf00      	nop

080013e4 <_Unwind_GetLanguageSpecificData>:
 80013e4:	b508      	push	{r3, lr}
 80013e6:	f7ff fe79 	bl	80010dc <unwind_UCB_from_context>
 80013ea:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 80013ec:	79c3      	ldrb	r3, [r0, #7]
 80013ee:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80013f2:	3008      	adds	r0, #8
 80013f4:	bd08      	pop	{r3, pc}
 80013f6:	bf00      	nop

080013f8 <_Unwind_GetTextRelBase>:
 80013f8:	b508      	push	{r3, lr}
 80013fa:	f003 f87a 	bl	80044f2 <abort>
 80013fe:	bf00      	nop

08001400 <_Unwind_GetDataRelBase>:
 8001400:	b508      	push	{r3, lr}
 8001402:	f7ff fff9 	bl	80013f8 <_Unwind_GetTextRelBase>
 8001406:	bf00      	nop

08001408 <__aeabi_idiv0>:
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop

0800140c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800140c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800140e:	4a0e      	ldr	r2, [pc, #56]	; (8001448 <HAL_InitTick+0x3c>)
 8001410:	4b0e      	ldr	r3, [pc, #56]	; (800144c <HAL_InitTick+0x40>)
 8001412:	7812      	ldrb	r2, [r2, #0]
 8001414:	681b      	ldr	r3, [r3, #0]
{
 8001416:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001418:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800141c:	fbb0 f0f2 	udiv	r0, r0, r2
 8001420:	fbb3 f0f0 	udiv	r0, r3, r0
 8001424:	f000 faf0 	bl	8001a08 <HAL_SYSTICK_Config>
 8001428:	b908      	cbnz	r0, 800142e <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800142a:	2d0f      	cmp	r5, #15
 800142c:	d901      	bls.n	8001432 <HAL_InitTick+0x26>
    return HAL_ERROR;
 800142e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001430:	bd38      	pop	{r3, r4, r5, pc}
 8001432:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001434:	4602      	mov	r2, r0
 8001436:	4629      	mov	r1, r5
 8001438:	f04f 30ff 	mov.w	r0, #4294967295
 800143c:	f000 faa0 	bl	8001980 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001440:	4b03      	ldr	r3, [pc, #12]	; (8001450 <HAL_InitTick+0x44>)
 8001442:	4620      	mov	r0, r4
 8001444:	601d      	str	r5, [r3, #0]
 8001446:	bd38      	pop	{r3, r4, r5, pc}
 8001448:	20000000 	.word	0x20000000
 800144c:	20000008 	.word	0x20000008
 8001450:	20000004 	.word	0x20000004

08001454 <HAL_Init>:
{
 8001454:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001456:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <HAL_Init+0x30>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800145e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001466:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800146e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001470:	2003      	movs	r0, #3
 8001472:	f000 fa73 	bl	800195c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001476:	2000      	movs	r0, #0
 8001478:	f7ff ffc8 	bl	800140c <HAL_InitTick>
  HAL_MspInit();
 800147c:	f002 fd5e 	bl	8003f3c <HAL_MspInit>
}
 8001480:	2000      	movs	r0, #0
 8001482:	bd08      	pop	{r3, pc}
 8001484:	40023c00 	.word	0x40023c00

08001488 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001488:	4a03      	ldr	r2, [pc, #12]	; (8001498 <HAL_IncTick+0x10>)
 800148a:	4b04      	ldr	r3, [pc, #16]	; (800149c <HAL_IncTick+0x14>)
 800148c:	6811      	ldr	r1, [r2, #0]
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	440b      	add	r3, r1
 8001492:	6013      	str	r3, [r2, #0]
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	20000150 	.word	0x20000150
 800149c:	20000000 	.word	0x20000000

080014a0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80014a0:	4b01      	ldr	r3, [pc, #4]	; (80014a8 <HAL_GetTick+0x8>)
 80014a2:	6818      	ldr	r0, [r3, #0]
}
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	20000150 	.word	0x20000150

080014ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014ac:	b538      	push	{r3, r4, r5, lr}
 80014ae:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80014b0:	f7ff fff6 	bl	80014a0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014b4:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80014b6:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80014b8:	d002      	beq.n	80014c0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80014ba:	4b04      	ldr	r3, [pc, #16]	; (80014cc <HAL_Delay+0x20>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80014c0:	f7ff ffee 	bl	80014a0 <HAL_GetTick>
 80014c4:	1b40      	subs	r0, r0, r5
 80014c6:	4284      	cmp	r4, r0
 80014c8:	d8fa      	bhi.n	80014c0 <HAL_Delay+0x14>
  {
  }
}
 80014ca:	bd38      	pop	{r3, r4, r5, pc}
 80014cc:	20000000 	.word	0x20000000

080014d0 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80014d0:	2800      	cmp	r0, #0
 80014d2:	d07c      	beq.n	80015ce <HAL_CAN_Init+0xfe>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80014d4:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 80014d8:	b570      	push	{r4, r5, r6, lr}
 80014da:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_RESET)
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d073      	beq.n	80015c8 <HAL_CAN_Init+0xf8>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80014e0:	6822      	ldr	r2, [r4, #0]
 80014e2:	6813      	ldr	r3, [r2, #0]
 80014e4:	f023 0302 	bic.w	r3, r3, #2
 80014e8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014ea:	f7ff ffd9 	bl	80014a0 <HAL_GetTick>
 80014ee:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80014f0:	e004      	b.n	80014fc <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014f2:	f7ff ffd5 	bl	80014a0 <HAL_GetTick>
 80014f6:	1b40      	subs	r0, r0, r5
 80014f8:	280a      	cmp	r0, #10
 80014fa:	d85c      	bhi.n	80015b6 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80014fc:	6823      	ldr	r3, [r4, #0]
 80014fe:	685a      	ldr	r2, [r3, #4]
 8001500:	0791      	lsls	r1, r2, #30
 8001502:	d4f6      	bmi.n	80014f2 <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	f042 0201 	orr.w	r2, r2, #1
 800150a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800150c:	f7ff ffc8 	bl	80014a0 <HAL_GetTick>
 8001510:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001512:	e004      	b.n	800151e <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001514:	f7ff ffc4 	bl	80014a0 <HAL_GetTick>
 8001518:	1b40      	subs	r0, r0, r5
 800151a:	280a      	cmp	r0, #10
 800151c:	d84b      	bhi.n	80015b6 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800151e:	6823      	ldr	r3, [r4, #0]
 8001520:	685a      	ldr	r2, [r3, #4]
 8001522:	07d2      	lsls	r2, r2, #31
 8001524:	d5f6      	bpl.n	8001514 <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001526:	7e22      	ldrb	r2, [r4, #24]
 8001528:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	bf0c      	ite	eq
 800152e:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001532:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8001536:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001538:	7e62      	ldrb	r2, [r4, #25]
 800153a:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	bf0c      	ite	eq
 8001540:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001544:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8001548:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800154a:	7ea2      	ldrb	r2, [r4, #26]
 800154c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	bf0c      	ite	eq
 8001552:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001556:	f022 0220 	bicne.w	r2, r2, #32
 800155a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800155c:	7ee2      	ldrb	r2, [r4, #27]
 800155e:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	bf0c      	ite	eq
 8001564:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001568:	f042 0210 	orrne.w	r2, r2, #16
 800156c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800156e:	7f22      	ldrb	r2, [r4, #28]
 8001570:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	bf0c      	ite	eq
 8001576:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800157a:	f022 0208 	bicne.w	r2, r2, #8
 800157e:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001580:	7f62      	ldrb	r2, [r4, #29]
 8001582:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	bf0c      	ite	eq
 8001588:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800158c:	f022 0204 	bicne.w	r2, r2, #4
 8001590:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001592:	68a2      	ldr	r2, [r4, #8]
 8001594:	68e6      	ldr	r6, [r4, #12]
 8001596:	6925      	ldr	r5, [r4, #16]
 8001598:	6960      	ldr	r0, [r4, #20]
 800159a:	6861      	ldr	r1, [r4, #4]
 800159c:	4332      	orrs	r2, r6
 800159e:	432a      	orrs	r2, r5
 80015a0:	4302      	orrs	r2, r0
 80015a2:	3901      	subs	r1, #1
 80015a4:	430a      	orrs	r2, r1

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80015a6:	2501      	movs	r5, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80015a8:	2100      	movs	r1, #0
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80015aa:	61da      	str	r2, [r3, #28]

  /* Return function status */
  return HAL_OK;
 80015ac:	4608      	mov	r0, r1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80015ae:	6261      	str	r1, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80015b0:	f884 5020 	strb.w	r5, [r4, #32]
  return HAL_OK;
 80015b4:	bd70      	pop	{r4, r5, r6, pc}
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80015b8:	2205      	movs	r2, #5
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015be:	6263      	str	r3, [r4, #36]	; 0x24
      return HAL_ERROR;
 80015c0:	2001      	movs	r0, #1
      hcan->State = HAL_CAN_STATE_ERROR;
 80015c2:	f884 2020 	strb.w	r2, [r4, #32]
      return HAL_ERROR;
 80015c6:	bd70      	pop	{r4, r5, r6, pc}
    HAL_CAN_MspInit(hcan);
 80015c8:	f001 ff0a 	bl	80033e0 <HAL_CAN_MspInit>
 80015cc:	e788      	b.n	80014e0 <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 80015ce:	2001      	movs	r0, #1
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop

080015d4 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80015d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 80015d8:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80015dc:	3c01      	subs	r4, #1
 80015de:	2c01      	cmp	r4, #1
 80015e0:	d906      	bls.n	80015f0 <HAL_CAN_GetRxMessage+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80015e2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80015e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015e8:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80015ea:	2001      	movs	r0, #1
  }
}
 80015ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80015f0:	6805      	ldr	r5, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80015f2:	2900      	cmp	r1, #0
 80015f4:	d05a      	beq.n	80016ac <HAL_CAN_GetRxMessage+0xd8>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80015f6:	692c      	ldr	r4, [r5, #16]
 80015f8:	07a4      	lsls	r4, r4, #30
 80015fa:	d05a      	beq.n	80016b2 <HAL_CAN_GetRxMessage+0xde>
 80015fc:	010c      	lsls	r4, r1, #4
 80015fe:	192e      	adds	r6, r5, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001600:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 8001604:	f007 0704 	and.w	r7, r7, #4
 8001608:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800160a:	2f00      	cmp	r7, #0
 800160c:	d15f      	bne.n	80016ce <HAL_CAN_GetRxMessage+0xfa>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800160e:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 8001612:	0d7f      	lsrs	r7, r7, #21
 8001614:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8001616:	f8d6 c1b0 	ldr.w	ip, [r6, #432]	; 0x1b0
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800161a:	f8d6 e1b4 	ldr.w	lr, [r6, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800161e:	f8d6 71b4 	ldr.w	r7, [r6, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001622:	f8d6 61b4 	ldr.w	r6, [r6, #436]	; 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001626:	4425      	add	r5, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8001628:	f3cc 0c40 	ubfx	ip, ip, #1, #1
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800162c:	f8d5 81b8 	ldr.w	r8, [r5, #440]	; 0x1b8
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8001630:	f8c2 c00c 	str.w	ip, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001634:	f00e 050f 	and.w	r5, lr, #15
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001638:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800163c:	0c36      	lsrs	r6, r6, #16
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800163e:	6115      	str	r5, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001640:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001642:	6156      	str	r6, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001644:	f883 8000 	strb.w	r8, [r3]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001648:	6802      	ldr	r2, [r0, #0]
 800164a:	4422      	add	r2, r4
 800164c:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001650:	0a12      	lsrs	r2, r2, #8
 8001652:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001654:	6802      	ldr	r2, [r0, #0]
 8001656:	4422      	add	r2, r4
 8001658:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800165c:	0c12      	lsrs	r2, r2, #16
 800165e:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001660:	6802      	ldr	r2, [r0, #0]
 8001662:	4422      	add	r2, r4
 8001664:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001668:	0e12      	lsrs	r2, r2, #24
 800166a:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800166c:	6802      	ldr	r2, [r0, #0]
 800166e:	4422      	add	r2, r4
 8001670:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001674:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001676:	6802      	ldr	r2, [r0, #0]
 8001678:	4422      	add	r2, r4
 800167a:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800167e:	0a12      	lsrs	r2, r2, #8
 8001680:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001682:	6802      	ldr	r2, [r0, #0]
 8001684:	4422      	add	r2, r4
 8001686:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800168a:	0c12      	lsrs	r2, r2, #16
 800168c:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800168e:	6802      	ldr	r2, [r0, #0]
 8001690:	4414      	add	r4, r2
 8001692:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8001696:	0e12      	lsrs	r2, r2, #24
 8001698:	71da      	strb	r2, [r3, #7]
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800169a:	6802      	ldr	r2, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800169c:	b981      	cbnz	r1, 80016c0 <HAL_CAN_GetRxMessage+0xec>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800169e:	68d3      	ldr	r3, [r2, #12]
 80016a0:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 80016a4:	4608      	mov	r0, r1
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80016a6:	60d3      	str	r3, [r2, #12]
 80016a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80016ac:	68ec      	ldr	r4, [r5, #12]
 80016ae:	07a6      	lsls	r6, r4, #30
 80016b0:	d1a4      	bne.n	80015fc <HAL_CAN_GetRxMessage+0x28>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80016b2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80016b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016b8:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 80016ba:	2001      	movs	r0, #1
 80016bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80016c0:	6913      	ldr	r3, [r2, #16]
 80016c2:	f043 0320 	orr.w	r3, r3, #32
 80016c6:	6113      	str	r3, [r2, #16]
    return HAL_OK;
 80016c8:	2000      	movs	r0, #0
 80016ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80016ce:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 80016d2:	08ff      	lsrs	r7, r7, #3
 80016d4:	6057      	str	r7, [r2, #4]
 80016d6:	e79e      	b.n	8001616 <HAL_CAN_GetRxMessage+0x42>

080016d8 <HAL_CAN_TxMailbox0CompleteCallback>:
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop

080016dc <HAL_CAN_TxMailbox1CompleteCallback>:
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop

080016e0 <HAL_CAN_TxMailbox2CompleteCallback>:
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop

080016e4 <HAL_CAN_TxMailbox0AbortCallback>:
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop

080016e8 <HAL_CAN_TxMailbox1AbortCallback>:
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop

080016ec <HAL_CAN_TxMailbox2AbortCallback>:
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop

080016f0 <HAL_CAN_RxFifo0FullCallback>:
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop

080016f4 <HAL_CAN_RxFifo1MsgPendingCallback>:
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop

080016f8 <HAL_CAN_RxFifo1FullCallback>:
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop

080016fc <HAL_CAN_SleepCallback>:
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop

08001700 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop

08001704 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop

08001708 <HAL_CAN_IRQHandler>:
{
 8001708:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800170c:	6803      	ldr	r3, [r0, #0]
 800170e:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001710:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001714:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001716:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800171a:	f8d3 9010 	ldr.w	r9, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800171e:	f8d3 a018 	ldr.w	sl, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001722:	f014 0501 	ands.w	r5, r4, #1
{
 8001726:	4606      	mov	r6, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001728:	d025      	beq.n	8001776 <HAL_CAN_IRQHandler+0x6e>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800172a:	f017 0501 	ands.w	r5, r7, #1
 800172e:	f040 809f 	bne.w	8001870 <HAL_CAN_IRQHandler+0x168>
 8001732:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001736:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800173a:	05f8      	lsls	r0, r7, #23
 800173c:	d50d      	bpl.n	800175a <HAL_CAN_IRQHandler+0x52>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800173e:	6833      	ldr	r3, [r6, #0]
 8001740:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001744:	6098      	str	r0, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001746:	05bb      	lsls	r3, r7, #22
 8001748:	f100 80ca 	bmi.w	80018e0 <HAL_CAN_IRQHandler+0x1d8>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800174c:	0578      	lsls	r0, r7, #21
 800174e:	f100 80da 	bmi.w	8001906 <HAL_CAN_IRQHandler+0x1fe>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001752:	053b      	lsls	r3, r7, #20
 8001754:	f140 80eb 	bpl.w	800192e <HAL_CAN_IRQHandler+0x226>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001758:	460d      	mov	r5, r1
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800175a:	03f8      	lsls	r0, r7, #15
 800175c:	d50b      	bpl.n	8001776 <HAL_CAN_IRQHandler+0x6e>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800175e:	6833      	ldr	r3, [r6, #0]
 8001760:	f44f 3280 	mov.w	r2, #65536	; 0x10000
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001764:	03b9      	lsls	r1, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001766:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001768:	f100 80b6 	bmi.w	80018d8 <HAL_CAN_IRQHandler+0x1d0>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800176c:	037a      	lsls	r2, r7, #13
 800176e:	f140 80cc 	bpl.w	800190a <HAL_CAN_IRQHandler+0x202>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001772:	f445 4500 	orr.w	r5, r5, #32768	; 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001776:	0727      	lsls	r7, r4, #28
 8001778:	d502      	bpl.n	8001780 <HAL_CAN_IRQHandler+0x78>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800177a:	f01b 0f10 	tst.w	fp, #16
 800177e:	d171      	bne.n	8001864 <HAL_CAN_IRQHandler+0x15c>
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001780:	0760      	lsls	r0, r4, #29
 8001782:	d503      	bpl.n	800178c <HAL_CAN_IRQHandler+0x84>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001784:	f01b 0f08 	tst.w	fp, #8
 8001788:	f040 8082 	bne.w	8001890 <HAL_CAN_IRQHandler+0x188>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800178c:	07a1      	lsls	r1, r4, #30
 800178e:	d504      	bpl.n	800179a <HAL_CAN_IRQHandler+0x92>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001790:	6833      	ldr	r3, [r6, #0]
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	079a      	lsls	r2, r3, #30
 8001796:	f040 8090 	bne.w	80018ba <HAL_CAN_IRQHandler+0x1b2>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800179a:	0663      	lsls	r3, r4, #25
 800179c:	d502      	bpl.n	80017a4 <HAL_CAN_IRQHandler+0x9c>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800179e:	f019 0f10 	tst.w	r9, #16
 80017a2:	d159      	bne.n	8001858 <HAL_CAN_IRQHandler+0x150>
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80017a4:	06a7      	lsls	r7, r4, #26
 80017a6:	d503      	bpl.n	80017b0 <HAL_CAN_IRQHandler+0xa8>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80017a8:	f019 0f08 	tst.w	r9, #8
 80017ac:	f040 8089 	bne.w	80018c2 <HAL_CAN_IRQHandler+0x1ba>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80017b0:	06e0      	lsls	r0, r4, #27
 80017b2:	d504      	bpl.n	80017be <HAL_CAN_IRQHandler+0xb6>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80017b4:	6833      	ldr	r3, [r6, #0]
 80017b6:	691b      	ldr	r3, [r3, #16]
 80017b8:	0799      	lsls	r1, r3, #30
 80017ba:	f040 8089 	bne.w	80018d0 <HAL_CAN_IRQHandler+0x1c8>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80017be:	03a2      	lsls	r2, r4, #14
 80017c0:	d502      	bpl.n	80017c8 <HAL_CAN_IRQHandler+0xc0>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80017c2:	f018 0f10 	tst.w	r8, #16
 80017c6:	d16a      	bne.n	800189e <HAL_CAN_IRQHandler+0x196>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80017c8:	03e3      	lsls	r3, r4, #15
 80017ca:	d502      	bpl.n	80017d2 <HAL_CAN_IRQHandler+0xca>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80017cc:	f018 0f08 	tst.w	r8, #8
 80017d0:	d16c      	bne.n	80018ac <HAL_CAN_IRQHandler+0x1a4>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80017d2:	0427      	lsls	r7, r4, #16
 80017d4:	d505      	bpl.n	80017e2 <HAL_CAN_IRQHandler+0xda>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80017d6:	f018 0f04 	tst.w	r8, #4
 80017da:	d10b      	bne.n	80017f4 <HAL_CAN_IRQHandler+0xec>
 80017dc:	6833      	ldr	r3, [r6, #0]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80017de:	2204      	movs	r2, #4
 80017e0:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 80017e2:	b12d      	cbz	r5, 80017f0 <HAL_CAN_IRQHandler+0xe8>
    hcan->ErrorCode |= errorcode;
 80017e4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80017e6:	431d      	orrs	r5, r3
 80017e8:	6275      	str	r5, [r6, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 80017ea:	4630      	mov	r0, r6
 80017ec:	f7ff ff8a 	bl	8001704 <HAL_CAN_ErrorCallback>
 80017f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80017f4:	05e0      	lsls	r0, r4, #23
 80017f6:	d504      	bpl.n	8001802 <HAL_CAN_IRQHandler+0xfa>
 80017f8:	f01a 0f01 	tst.w	sl, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 80017fc:	bf18      	it	ne
 80017fe:	f045 0501 	orrne.w	r5, r5, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001802:	05a1      	lsls	r1, r4, #22
 8001804:	d504      	bpl.n	8001810 <HAL_CAN_IRQHandler+0x108>
 8001806:	f01a 0f02 	tst.w	sl, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 800180a:	bf18      	it	ne
 800180c:	f045 0502 	orrne.w	r5, r5, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001810:	0562      	lsls	r2, r4, #21
 8001812:	d504      	bpl.n	800181e <HAL_CAN_IRQHandler+0x116>
 8001814:	f01a 0f04 	tst.w	sl, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 8001818:	bf18      	it	ne
 800181a:	f045 0504 	orrne.w	r5, r5, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800181e:	0523      	lsls	r3, r4, #20
 8001820:	d5dc      	bpl.n	80017dc <HAL_CAN_IRQHandler+0xd4>
 8001822:	f01a 0a70 	ands.w	sl, sl, #112	; 0x70
 8001826:	d0d9      	beq.n	80017dc <HAL_CAN_IRQHandler+0xd4>
        switch (esrflags & CAN_ESR_LEC)
 8001828:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 800182c:	f000 808d 	beq.w	800194a <HAL_CAN_IRQHandler+0x242>
 8001830:	d970      	bls.n	8001914 <HAL_CAN_IRQHandler+0x20c>
 8001832:	f1ba 0f50 	cmp.w	sl, #80	; 0x50
 8001836:	f000 8085 	beq.w	8001944 <HAL_CAN_IRQHandler+0x23c>
 800183a:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 800183e:	f000 8087 	beq.w	8001950 <HAL_CAN_IRQHandler+0x248>
 8001842:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 8001846:	d101      	bne.n	800184c <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_BR;
 8001848:	f045 0540 	orr.w	r5, r5, #64	; 0x40
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800184c:	6833      	ldr	r3, [r6, #0]
 800184e:	699a      	ldr	r2, [r3, #24]
 8001850:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001854:	619a      	str	r2, [r3, #24]
 8001856:	e7c2      	b.n	80017de <HAL_CAN_IRQHandler+0xd6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001858:	6833      	ldr	r3, [r6, #0]
 800185a:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800185c:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001860:	611a      	str	r2, [r3, #16]
 8001862:	e79f      	b.n	80017a4 <HAL_CAN_IRQHandler+0x9c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001864:	6833      	ldr	r3, [r6, #0]
 8001866:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001868:	f445 7500 	orr.w	r5, r5, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800186c:	60da      	str	r2, [r3, #12]
 800186e:	e787      	b.n	8001780 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001870:	2201      	movs	r2, #1
 8001872:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001874:	07bb      	lsls	r3, r7, #30
 8001876:	d437      	bmi.n	80018e8 <HAL_CAN_IRQHandler+0x1e0>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001878:	077d      	lsls	r5, r7, #29
 800187a:	d43d      	bmi.n	80018f8 <HAL_CAN_IRQHandler+0x1f0>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800187c:	f017 0508 	ands.w	r5, r7, #8
 8001880:	d059      	beq.n	8001936 <HAL_CAN_IRQHandler+0x22e>
 8001882:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 8001886:	f44f 5240 	mov.w	r2, #12288	; 0x3000
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800188a:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 800188e:	e754      	b.n	800173a <HAL_CAN_IRQHandler+0x32>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001890:	6833      	ldr	r3, [r6, #0]
 8001892:	2208      	movs	r2, #8
 8001894:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001896:	4630      	mov	r0, r6
 8001898:	f7ff ff2a 	bl	80016f0 <HAL_CAN_RxFifo0FullCallback>
 800189c:	e776      	b.n	800178c <HAL_CAN_IRQHandler+0x84>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800189e:	6833      	ldr	r3, [r6, #0]
 80018a0:	2210      	movs	r2, #16
 80018a2:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 80018a4:	4630      	mov	r0, r6
 80018a6:	f7ff ff29 	bl	80016fc <HAL_CAN_SleepCallback>
 80018aa:	e78d      	b.n	80017c8 <HAL_CAN_IRQHandler+0xc0>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80018ac:	6833      	ldr	r3, [r6, #0]
 80018ae:	2208      	movs	r2, #8
 80018b0:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80018b2:	4630      	mov	r0, r6
 80018b4:	f7ff ff24 	bl	8001700 <HAL_CAN_WakeUpFromRxMsgCallback>
 80018b8:	e78b      	b.n	80017d2 <HAL_CAN_IRQHandler+0xca>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80018ba:	4630      	mov	r0, r6
 80018bc:	f001 fbbe 	bl	800303c <HAL_CAN_RxFifo0MsgPendingCallback>
 80018c0:	e76b      	b.n	800179a <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80018c2:	6833      	ldr	r3, [r6, #0]
 80018c4:	2208      	movs	r2, #8
 80018c6:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 80018c8:	4630      	mov	r0, r6
 80018ca:	f7ff ff15 	bl	80016f8 <HAL_CAN_RxFifo1FullCallback>
 80018ce:	e76f      	b.n	80017b0 <HAL_CAN_IRQHandler+0xa8>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80018d0:	4630      	mov	r0, r6
 80018d2:	f7ff ff0f 	bl	80016f4 <HAL_CAN_RxFifo1MsgPendingCallback>
 80018d6:	e772      	b.n	80017be <HAL_CAN_IRQHandler+0xb6>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80018d8:	4630      	mov	r0, r6
 80018da:	f7ff ff01 	bl	80016e0 <HAL_CAN_TxMailbox2CompleteCallback>
 80018de:	e74a      	b.n	8001776 <HAL_CAN_IRQHandler+0x6e>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80018e0:	4630      	mov	r0, r6
 80018e2:	f7ff fefb 	bl	80016dc <HAL_CAN_TxMailbox1CompleteCallback>
 80018e6:	e738      	b.n	800175a <HAL_CAN_IRQHandler+0x52>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80018e8:	f7ff fef6 	bl	80016d8 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80018ec:	2500      	movs	r5, #0
 80018ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018f6:	e720      	b.n	800173a <HAL_CAN_IRQHandler+0x32>
 80018f8:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 80018fc:	f44f 5220 	mov.w	r2, #10240	; 0x2800
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001900:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8001904:	e719      	b.n	800173a <HAL_CAN_IRQHandler+0x32>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001906:	4615      	mov	r5, r2
 8001908:	e727      	b.n	800175a <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800190a:	033b      	lsls	r3, r7, #12
 800190c:	d50b      	bpl.n	8001926 <HAL_CAN_IRQHandler+0x21e>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800190e:	f445 3580 	orr.w	r5, r5, #65536	; 0x10000
 8001912:	e730      	b.n	8001776 <HAL_CAN_IRQHandler+0x6e>
        switch (esrflags & CAN_ESR_LEC)
 8001914:	f1ba 0f10 	cmp.w	sl, #16
 8001918:	d01d      	beq.n	8001956 <HAL_CAN_IRQHandler+0x24e>
 800191a:	f1ba 0f20 	cmp.w	sl, #32
 800191e:	d195      	bne.n	800184c <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001920:	f045 0510 	orr.w	r5, r5, #16
            break;
 8001924:	e792      	b.n	800184c <HAL_CAN_IRQHandler+0x144>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001926:	4630      	mov	r0, r6
 8001928:	f7ff fee0 	bl	80016ec <HAL_CAN_TxMailbox2AbortCallback>
 800192c:	e723      	b.n	8001776 <HAL_CAN_IRQHandler+0x6e>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800192e:	4630      	mov	r0, r6
 8001930:	f7ff feda 	bl	80016e8 <HAL_CAN_TxMailbox1AbortCallback>
 8001934:	e711      	b.n	800175a <HAL_CAN_IRQHandler+0x52>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001936:	f7ff fed5 	bl	80016e4 <HAL_CAN_TxMailbox0AbortCallback>
 800193a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800193e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001942:	e6fa      	b.n	800173a <HAL_CAN_IRQHandler+0x32>
            errorcode |= HAL_CAN_ERROR_BD;
 8001944:	f045 0580 	orr.w	r5, r5, #128	; 0x80
            break;
 8001948:	e780      	b.n	800184c <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_ACK;
 800194a:	f045 0520 	orr.w	r5, r5, #32
            break;
 800194e:	e77d      	b.n	800184c <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001950:	f445 7580 	orr.w	r5, r5, #256	; 0x100
            break;
 8001954:	e77a      	b.n	800184c <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_STF;
 8001956:	f045 0508 	orr.w	r5, r5, #8
            break;
 800195a:	e777      	b.n	800184c <HAL_CAN_IRQHandler+0x144>

0800195c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800195c:	4a07      	ldr	r2, [pc, #28]	; (800197c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800195e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001960:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8001964:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001966:	0200      	lsls	r0, r0, #8
 8001968:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800196c:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001970:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001974:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001976:	60d3      	str	r3, [r2, #12]
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	e000ed00 	.word	0xe000ed00

08001980 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001980:	4b18      	ldr	r3, [pc, #96]	; (80019e4 <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001982:	b470      	push	{r4, r5, r6}
 8001984:	68dc      	ldr	r4, [r3, #12]
 8001986:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800198a:	f1c4 0607 	rsb	r6, r4, #7
 800198e:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001990:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001994:	bf28      	it	cs
 8001996:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001998:	2b06      	cmp	r3, #6
 800199a:	d917      	bls.n	80019cc <HAL_NVIC_SetPriority+0x4c>
 800199c:	3c03      	subs	r4, #3
 800199e:	2501      	movs	r5, #1
 80019a0:	40a5      	lsls	r5, r4
 80019a2:	3d01      	subs	r5, #1
 80019a4:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a6:	2301      	movs	r3, #1
 80019a8:	40b3      	lsls	r3, r6
 80019aa:	3b01      	subs	r3, #1
 80019ac:	4019      	ands	r1, r3
 80019ae:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 80019b0:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b2:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80019b6:	db0c      	blt.n	80019d2 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b8:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80019bc:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80019c0:	0109      	lsls	r1, r1, #4
 80019c2:	b2c9      	uxtb	r1, r1
 80019c4:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80019c8:	bc70      	pop	{r4, r5, r6}
 80019ca:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019cc:	2200      	movs	r2, #0
 80019ce:	4614      	mov	r4, r2
 80019d0:	e7e9      	b.n	80019a6 <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019d2:	4b05      	ldr	r3, [pc, #20]	; (80019e8 <HAL_NVIC_SetPriority+0x68>)
 80019d4:	f000 000f 	and.w	r0, r0, #15
 80019d8:	0109      	lsls	r1, r1, #4
 80019da:	4403      	add	r3, r0
 80019dc:	b2c9      	uxtb	r1, r1
 80019de:	7619      	strb	r1, [r3, #24]
 80019e0:	bc70      	pop	{r4, r5, r6}
 80019e2:	4770      	bx	lr
 80019e4:	e000ed00 	.word	0xe000ed00
 80019e8:	e000ecfc 	.word	0xe000ecfc

080019ec <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80019ec:	2800      	cmp	r0, #0
 80019ee:	db07      	blt.n	8001a00 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019f0:	f000 011f 	and.w	r1, r0, #31
 80019f4:	2301      	movs	r3, #1
 80019f6:	0940      	lsrs	r0, r0, #5
 80019f8:	4a02      	ldr	r2, [pc, #8]	; (8001a04 <HAL_NVIC_EnableIRQ+0x18>)
 80019fa:	408b      	lsls	r3, r1
 80019fc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	e000e100 	.word	0xe000e100

08001a08 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a08:	3801      	subs	r0, #1
 8001a0a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001a0e:	d20e      	bcs.n	8001a2e <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a10:	4b08      	ldr	r3, [pc, #32]	; (8001a34 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a12:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a14:	4c08      	ldr	r4, [pc, #32]	; (8001a38 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a16:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a18:	20f0      	movs	r0, #240	; 0xf0
 8001a1a:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a1e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a20:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a22:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a26:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8001a28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a2c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001a2e:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	e000e010 	.word	0xe000e010
 8001a38:	e000ed00 	.word	0xe000ed00

08001a3c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a3e:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8001a40:	f7ff fd2e 	bl	80014a0 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001a44:	2c00      	cmp	r4, #0
 8001a46:	d073      	beq.n	8001b30 <HAL_DMA_Init+0xf4>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a48:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001a4a:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a4c:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8001a50:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 8001a52:	2100      	movs	r1, #0
  __HAL_DMA_DISABLE(hdma);
 8001a54:	f022 0201 	bic.w	r2, r2, #1
  __HAL_UNLOCK(hdma);
 8001a58:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 8001a5c:	4605      	mov	r5, r0
  __HAL_DMA_DISABLE(hdma);
 8001a5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a60:	e005      	b.n	8001a6e <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a62:	f7ff fd1d 	bl	80014a0 <HAL_GetTick>
 8001a66:	1b40      	subs	r0, r0, r5
 8001a68:	2805      	cmp	r0, #5
 8001a6a:	d83b      	bhi.n	8001ae4 <HAL_DMA_Init+0xa8>
 8001a6c:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	07d1      	lsls	r1, r2, #31
 8001a72:	d4f6      	bmi.n	8001a62 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a74:	68a7      	ldr	r7, [r4, #8]
 8001a76:	6862      	ldr	r2, [r4, #4]
 8001a78:	68e6      	ldr	r6, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a7a:	6925      	ldr	r5, [r4, #16]
 8001a7c:	6961      	ldr	r1, [r4, #20]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a7e:	69a0      	ldr	r0, [r4, #24]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a80:	433a      	orrs	r2, r7
 8001a82:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a84:	432a      	orrs	r2, r5
 8001a86:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a88:	69e1      	ldr	r1, [r4, #28]
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a8a:	6a25      	ldr	r5, [r4, #32]
  tmp = hdma->Instance->CR;
 8001a8c:	681f      	ldr	r7, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a8e:	4e35      	ldr	r6, [pc, #212]	; (8001b64 <HAL_DMA_Init+0x128>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a90:	4302      	orrs	r2, r0
 8001a92:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a94:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a96:	432a      	orrs	r2, r5
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a98:	403e      	ands	r6, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a9a:	2904      	cmp	r1, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a9c:	ea42 0206 	orr.w	r2, r2, r6
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001aa0:	d027      	beq.n	8001af2 <HAL_DMA_Init+0xb6>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001aa2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001aa4:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001aa6:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001aaa:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001aac:	b2da      	uxtb	r2, r3
 8001aae:	4d2e      	ldr	r5, [pc, #184]	; (8001b68 <HAL_DMA_Init+0x12c>)
  hdma->Instance->FCR = tmp;
 8001ab0:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001ab2:	3a10      	subs	r2, #16
 8001ab4:	fba5 1202 	umull	r1, r2, r5, r2
 8001ab8:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001aba:	482c      	ldr	r0, [pc, #176]	; (8001b6c <HAL_DMA_Init+0x130>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001abc:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001ac0:	5c81      	ldrb	r1, [r0, r2]
 8001ac2:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ac4:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 8001ac8:	2a03      	cmp	r2, #3
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001aca:	bf88      	it	hi
 8001acc:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ace:	223f      	movs	r2, #63	; 0x3f
 8001ad0:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 8001ad2:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	65a3      	str	r3, [r4, #88]	; 0x58
  return HAL_OK;
 8001ad8:	4608      	mov	r0, r1
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ada:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001adc:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001ade:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  return HAL_OK;
 8001ae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ae6:	2220      	movs	r2, #32
 8001ae8:	6562      	str	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001aea:	4618      	mov	r0, r3
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001aec:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 8001af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001af2:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8001af4:	6b21      	ldr	r1, [r4, #48]	; 0x30
    tmp |= hdma->Init.FIFOThreshold;
 8001af6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001af8:	4329      	orrs	r1, r5
 8001afa:	430a      	orrs	r2, r1
  hdma->Instance->CR = tmp;  
 8001afc:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8001afe:	695a      	ldr	r2, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 8001b00:	f046 0104 	orr.w	r1, r6, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b04:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 8001b08:	4311      	orrs	r1, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b0a:	2d00      	cmp	r5, #0
 8001b0c:	d0ce      	beq.n	8001aac <HAL_DMA_Init+0x70>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001b0e:	b188      	cbz	r0, 8001b34 <HAL_DMA_Init+0xf8>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001b10:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8001b14:	d018      	beq.n	8001b48 <HAL_DMA_Init+0x10c>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001b16:	2e02      	cmp	r6, #2
 8001b18:	d903      	bls.n	8001b22 <HAL_DMA_Init+0xe6>
 8001b1a:	2e03      	cmp	r6, #3
 8001b1c:	d1c6      	bne.n	8001aac <HAL_DMA_Init+0x70>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b1e:	01ea      	lsls	r2, r5, #7
 8001b20:	d5c4      	bpl.n	8001aac <HAL_DMA_Init+0x70>
        hdma->State = HAL_DMA_STATE_READY;
 8001b22:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b24:	2240      	movs	r2, #64	; 0x40
 8001b26:	6562      	str	r2, [r4, #84]	; 0x54
        return HAL_ERROR; 
 8001b28:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_READY;
 8001b2a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8001b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8001b30:	2001      	movs	r0, #1
 8001b32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 8001b34:	2e01      	cmp	r6, #1
 8001b36:	d003      	beq.n	8001b40 <HAL_DMA_Init+0x104>
 8001b38:	d3f1      	bcc.n	8001b1e <HAL_DMA_Init+0xe2>
 8001b3a:	2e02      	cmp	r6, #2
 8001b3c:	d1b6      	bne.n	8001aac <HAL_DMA_Init+0x70>
 8001b3e:	e7ee      	b.n	8001b1e <HAL_DMA_Init+0xe2>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001b40:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8001b44:	d1b2      	bne.n	8001aac <HAL_DMA_Init+0x70>
 8001b46:	e7ec      	b.n	8001b22 <HAL_DMA_Init+0xe6>
    switch (tmp)
 8001b48:	2e03      	cmp	r6, #3
 8001b4a:	d8af      	bhi.n	8001aac <HAL_DMA_Init+0x70>
 8001b4c:	a201      	add	r2, pc, #4	; (adr r2, 8001b54 <HAL_DMA_Init+0x118>)
 8001b4e:	f852 f026 	ldr.w	pc, [r2, r6, lsl #2]
 8001b52:	bf00      	nop
 8001b54:	08001b23 	.word	0x08001b23
 8001b58:	08001b1f 	.word	0x08001b1f
 8001b5c:	08001b23 	.word	0x08001b23
 8001b60:	08001b41 	.word	0x08001b41
 8001b64:	f010803f 	.word	0xf010803f
 8001b68:	aaaaaaab 	.word	0xaaaaaaab
 8001b6c:	080045c0 	.word	0x080045c0

08001b70 <HAL_DMA_IRQHandler>:
{
 8001b70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b72:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 8001b74:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b76:	6d87      	ldr	r7, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 8001b78:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b7a:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001b7c:	683d      	ldr	r5, [r7, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b7e:	4962      	ldr	r1, [pc, #392]	; (8001d08 <HAL_DMA_IRQHandler+0x198>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b80:	2208      	movs	r2, #8
 8001b82:	409a      	lsls	r2, r3
 8001b84:	4215      	tst	r5, r2
{
 8001b86:	4604      	mov	r4, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b88:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b8a:	d003      	beq.n	8001b94 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b8c:	6801      	ldr	r1, [r0, #0]
 8001b8e:	6808      	ldr	r0, [r1, #0]
 8001b90:	0740      	lsls	r0, r0, #29
 8001b92:	d476      	bmi.n	8001c82 <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b94:	2201      	movs	r2, #1
 8001b96:	409a      	lsls	r2, r3
 8001b98:	4215      	tst	r5, r2
 8001b9a:	d003      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001b9c:	6821      	ldr	r1, [r4, #0]
 8001b9e:	6949      	ldr	r1, [r1, #20]
 8001ba0:	0608      	lsls	r0, r1, #24
 8001ba2:	d468      	bmi.n	8001c76 <HAL_DMA_IRQHandler+0x106>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ba4:	2204      	movs	r2, #4
 8001ba6:	409a      	lsls	r2, r3
 8001ba8:	4215      	tst	r5, r2
 8001baa:	d003      	beq.n	8001bb4 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001bac:	6821      	ldr	r1, [r4, #0]
 8001bae:	6809      	ldr	r1, [r1, #0]
 8001bb0:	0789      	lsls	r1, r1, #30
 8001bb2:	d45a      	bmi.n	8001c6a <HAL_DMA_IRQHandler+0xfa>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001bb4:	2210      	movs	r2, #16
 8001bb6:	409a      	lsls	r2, r3
 8001bb8:	4215      	tst	r5, r2
 8001bba:	d003      	beq.n	8001bc4 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001bbc:	6821      	ldr	r1, [r4, #0]
 8001bbe:	6808      	ldr	r0, [r1, #0]
 8001bc0:	0700      	lsls	r0, r0, #28
 8001bc2:	d43f      	bmi.n	8001c44 <HAL_DMA_IRQHandler+0xd4>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001bc4:	2220      	movs	r2, #32
 8001bc6:	409a      	lsls	r2, r3
 8001bc8:	4215      	tst	r5, r2
 8001bca:	d003      	beq.n	8001bd4 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001bcc:	6821      	ldr	r1, [r4, #0]
 8001bce:	6808      	ldr	r0, [r1, #0]
 8001bd0:	06c0      	lsls	r0, r0, #27
 8001bd2:	d425      	bmi.n	8001c20 <HAL_DMA_IRQHandler+0xb0>
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001bd4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001bd6:	b30b      	cbz	r3, 8001c1c <HAL_DMA_IRQHandler+0xac>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001bd8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001bda:	07da      	lsls	r2, r3, #31
 8001bdc:	d51a      	bpl.n	8001c14 <HAL_DMA_IRQHandler+0xa4>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001bde:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8001be0:	6821      	ldr	r1, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8001be2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001be6:	680b      	ldr	r3, [r1, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001be8:	4a48      	ldr	r2, [pc, #288]	; (8001d0c <HAL_DMA_IRQHandler+0x19c>)
      __HAL_DMA_DISABLE(hdma);
 8001bea:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8001bee:	fba2 0206 	umull	r0, r2, r2, r6
      __HAL_DMA_DISABLE(hdma);
 8001bf2:	600b      	str	r3, [r1, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001bf4:	0a92      	lsrs	r2, r2, #10
 8001bf6:	e002      	b.n	8001bfe <HAL_DMA_IRQHandler+0x8e>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001bf8:	680b      	ldr	r3, [r1, #0]
 8001bfa:	07db      	lsls	r3, r3, #31
 8001bfc:	d504      	bpl.n	8001c08 <HAL_DMA_IRQHandler+0x98>
        if (++count > timeout)
 8001bfe:	9b01      	ldr	r3, [sp, #4]
 8001c00:	3301      	adds	r3, #1
 8001c02:	429a      	cmp	r2, r3
 8001c04:	9301      	str	r3, [sp, #4]
 8001c06:	d2f7      	bcs.n	8001bf8 <HAL_DMA_IRQHandler+0x88>
      __HAL_UNLOCK(hdma);
 8001c08:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 8001c0a:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8001c0c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001c10:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8001c14:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001c16:	b10b      	cbz	r3, 8001c1c <HAL_DMA_IRQHandler+0xac>
      hdma->XferErrorCallback(hdma);
 8001c18:	4620      	mov	r0, r4
 8001c1a:	4798      	blx	r3
}
 8001c1c:	b003      	add	sp, #12
 8001c1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001c20:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001c22:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001c26:	2a05      	cmp	r2, #5
 8001c28:	d03b      	beq.n	8001ca2 <HAL_DMA_IRQHandler+0x132>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c2a:	680b      	ldr	r3, [r1, #0]
 8001c2c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c30:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c32:	d054      	beq.n	8001cde <HAL_DMA_IRQHandler+0x16e>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c34:	0319      	lsls	r1, r3, #12
 8001c36:	d55f      	bpl.n	8001cf8 <HAL_DMA_IRQHandler+0x188>
        if(hdma->XferCpltCallback != NULL)
 8001c38:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d0ca      	beq.n	8001bd4 <HAL_DMA_IRQHandler+0x64>
          hdma->XferCpltCallback(hdma);
 8001c3e:	4620      	mov	r0, r4
 8001c40:	4798      	blx	r3
 8001c42:	e7c7      	b.n	8001bd4 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001c44:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c46:	680a      	ldr	r2, [r1, #0]
 8001c48:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c4c:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c4e:	d122      	bne.n	8001c96 <HAL_DMA_IRQHandler+0x126>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c50:	05d2      	lsls	r2, r2, #23
 8001c52:	d403      	bmi.n	8001c5c <HAL_DMA_IRQHandler+0xec>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c54:	680a      	ldr	r2, [r1, #0]
 8001c56:	f022 0208 	bic.w	r2, r2, #8
 8001c5a:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8001c5c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001c5e:	2a00      	cmp	r2, #0
 8001c60:	d0b0      	beq.n	8001bc4 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 8001c62:	4620      	mov	r0, r4
 8001c64:	4790      	blx	r2
 8001c66:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001c68:	e7ac      	b.n	8001bc4 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001c6a:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001c6c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001c6e:	f042 0204 	orr.w	r2, r2, #4
 8001c72:	6562      	str	r2, [r4, #84]	; 0x54
 8001c74:	e79e      	b.n	8001bb4 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001c76:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001c78:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001c7a:	f042 0202 	orr.w	r2, r2, #2
 8001c7e:	6562      	str	r2, [r4, #84]	; 0x54
 8001c80:	e790      	b.n	8001ba4 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001c82:	6808      	ldr	r0, [r1, #0]
 8001c84:	f020 0004 	bic.w	r0, r0, #4
 8001c88:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001c8a:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c8c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001c8e:	f042 0201 	orr.w	r2, r2, #1
 8001c92:	6562      	str	r2, [r4, #84]	; 0x54
 8001c94:	e77e      	b.n	8001b94 <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c96:	0311      	lsls	r1, r2, #12
 8001c98:	d5e0      	bpl.n	8001c5c <HAL_DMA_IRQHandler+0xec>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001c9a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001c9c:	2a00      	cmp	r2, #0
 8001c9e:	d1e0      	bne.n	8001c62 <HAL_DMA_IRQHandler+0xf2>
 8001ca0:	e790      	b.n	8001bc4 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ca2:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ca4:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ca6:	f022 0216 	bic.w	r2, r2, #22
 8001caa:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001cac:	694a      	ldr	r2, [r1, #20]
 8001cae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cb2:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cb4:	b320      	cbz	r0, 8001d00 <HAL_DMA_IRQHandler+0x190>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001cb6:	680a      	ldr	r2, [r1, #0]
 8001cb8:	f022 0208 	bic.w	r2, r2, #8
 8001cbc:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cbe:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 8001cc0:	6d21      	ldr	r1, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cc2:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 8001cc6:	2000      	movs	r0, #0
        hdma->State = HAL_DMA_STATE_READY;
 8001cc8:	2201      	movs	r2, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cca:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8001ccc:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8001cd0:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001cd4:	2900      	cmp	r1, #0
 8001cd6:	d0a1      	beq.n	8001c1c <HAL_DMA_IRQHandler+0xac>
          hdma->XferAbortCallback(hdma);
 8001cd8:	4620      	mov	r0, r4
 8001cda:	4788      	blx	r1
 8001cdc:	e79e      	b.n	8001c1c <HAL_DMA_IRQHandler+0xac>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001cde:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8001ce2:	d1a9      	bne.n	8001c38 <HAL_DMA_IRQHandler+0xc8>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001ce4:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001ce6:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001ce8:	f022 0210 	bic.w	r2, r2, #16
 8001cec:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 8001cee:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001cf2:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 8001cf6:	e79f      	b.n	8001c38 <HAL_DMA_IRQHandler+0xc8>
          if(hdma->XferM1CpltCallback != NULL)
 8001cf8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d19f      	bne.n	8001c3e <HAL_DMA_IRQHandler+0xce>
 8001cfe:	e769      	b.n	8001bd4 <HAL_DMA_IRQHandler+0x64>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d00:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001d02:	2a00      	cmp	r2, #0
 8001d04:	d1d7      	bne.n	8001cb6 <HAL_DMA_IRQHandler+0x146>
 8001d06:	e7da      	b.n	8001cbe <HAL_DMA_IRQHandler+0x14e>
 8001d08:	20000008 	.word	0x20000008
 8001d0c:	1b4e81b5 	.word	0x1b4e81b5

08001d10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d14:	f8d1 c000 	ldr.w	ip, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d18:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 8001f18 <HAL_GPIO_Init+0x208>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d1c:	f8df e1fc 	ldr.w	lr, [pc, #508]	; 8001f1c <HAL_GPIO_Init+0x20c>
{
 8001d20:	b083      	sub	sp, #12
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d22:	2500      	movs	r5, #0
 8001d24:	e003      	b.n	8001d2e <HAL_GPIO_Init+0x1e>
 8001d26:	3501      	adds	r5, #1
 8001d28:	2d10      	cmp	r5, #16
 8001d2a:	f000 8093 	beq.w	8001e54 <HAL_GPIO_Init+0x144>
    ioposition = 0x01U << position;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	40ab      	lsls	r3, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d32:	ea03 020c 	and.w	r2, r3, ip
    if(iocurrent == ioposition)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d1f5      	bne.n	8001d26 <HAL_GPIO_Init+0x16>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d3a:	684e      	ldr	r6, [r1, #4]
 8001d3c:	f026 0a10 	bic.w	sl, r6, #16
 8001d40:	f1ba 0f02 	cmp.w	sl, #2
 8001d44:	f000 8089 	beq.w	8001e5a <HAL_GPIO_Init+0x14a>
 8001d48:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d4c:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 8001d4e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d52:	fa04 f409 	lsl.w	r4, r4, r9
 8001d56:	43e4      	mvns	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d58:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d5c:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d60:	fa07 f709 	lsl.w	r7, r7, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d64:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d68:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d6c:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 8001d70:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d72:	f240 8098 	bls.w	8001ea6 <HAL_GPIO_Init+0x196>
      temp = GPIOx->PUPDR;
 8001d76:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d78:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d7a:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d7c:	fa03 f309 	lsl.w	r3, r3, r9
 8001d80:	4323      	orrs	r3, r4
      GPIOx->PUPDR = temp;
 8001d82:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d84:	00f3      	lsls	r3, r6, #3
 8001d86:	d5ce      	bpl.n	8001d26 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d88:	f04f 0900 	mov.w	r9, #0
 8001d8c:	f8cd 9004 	str.w	r9, [sp, #4]
 8001d90:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8001d94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d98:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
 8001d9c:	f8d8 4044 	ldr.w	r4, [r8, #68]	; 0x44
 8001da0:	f025 0303 	bic.w	r3, r5, #3
 8001da4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001da8:	f404 4480 	and.w	r4, r4, #16384	; 0x4000
 8001dac:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8001db0:	9401      	str	r4, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001db2:	f005 0403 	and.w	r4, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001db6:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001db8:	f8d3 a008 	ldr.w	sl, [r3, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001dbc:	00a4      	lsls	r4, r4, #2
 8001dbe:	270f      	movs	r7, #15
 8001dc0:	40a7      	lsls	r7, r4
 8001dc2:	ea2a 0a07 	bic.w	sl, sl, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001dc6:	4f4e      	ldr	r7, [pc, #312]	; (8001f00 <HAL_GPIO_Init+0x1f0>)
 8001dc8:	42b8      	cmp	r0, r7
 8001dca:	d01a      	beq.n	8001e02 <HAL_GPIO_Init+0xf2>
 8001dcc:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001dd0:	42b8      	cmp	r0, r7
 8001dd2:	d07b      	beq.n	8001ecc <HAL_GPIO_Init+0x1bc>
 8001dd4:	4f4b      	ldr	r7, [pc, #300]	; (8001f04 <HAL_GPIO_Init+0x1f4>)
 8001dd6:	42b8      	cmp	r0, r7
 8001dd8:	d07d      	beq.n	8001ed6 <HAL_GPIO_Init+0x1c6>
 8001dda:	4f4b      	ldr	r7, [pc, #300]	; (8001f08 <HAL_GPIO_Init+0x1f8>)
 8001ddc:	42b8      	cmp	r0, r7
 8001dde:	d07f      	beq.n	8001ee0 <HAL_GPIO_Init+0x1d0>
 8001de0:	4f4a      	ldr	r7, [pc, #296]	; (8001f0c <HAL_GPIO_Init+0x1fc>)
 8001de2:	42b8      	cmp	r0, r7
 8001de4:	f000 8081 	beq.w	8001eea <HAL_GPIO_Init+0x1da>
 8001de8:	4f49      	ldr	r7, [pc, #292]	; (8001f10 <HAL_GPIO_Init+0x200>)
 8001dea:	42b8      	cmp	r0, r7
 8001dec:	f000 8082 	beq.w	8001ef4 <HAL_GPIO_Init+0x1e4>
 8001df0:	4f48      	ldr	r7, [pc, #288]	; (8001f14 <HAL_GPIO_Init+0x204>)
 8001df2:	42b8      	cmp	r0, r7
 8001df4:	bf0c      	ite	eq
 8001df6:	f04f 0906 	moveq.w	r9, #6
 8001dfa:	f04f 0907 	movne.w	r9, #7
 8001dfe:	fa09 f904 	lsl.w	r9, r9, r4
 8001e02:	ea4a 0709 	orr.w	r7, sl, r9
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e06:	609f      	str	r7, [r3, #8]
        temp = EXTI->IMR;
 8001e08:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 8001e0c:	43d4      	mvns	r4, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e0e:	03f7      	lsls	r7, r6, #15
        temp &= ~((uint32_t)iocurrent);
 8001e10:	bf54      	ite	pl
 8001e12:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8001e14:	4313      	orrmi	r3, r2
        }
        EXTI->IMR = temp;
 8001e16:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 8001e1a:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e1e:	03b7      	lsls	r7, r6, #14
        temp &= ~((uint32_t)iocurrent);
 8001e20:	bf54      	ite	pl
 8001e22:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8001e24:	4313      	orrmi	r3, r2
        }
        EXTI->EMR = temp;
 8001e26:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e2a:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e2e:	02f7      	lsls	r7, r6, #11
        temp &= ~((uint32_t)iocurrent);
 8001e30:	bf54      	ite	pl
 8001e32:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8001e34:	4313      	orrmi	r3, r2
        }
        EXTI->RTSR = temp;
 8001e36:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 8001e3a:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e3e:	02b6      	lsls	r6, r6, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e40:	f105 0501 	add.w	r5, r5, #1
        temp &= ~((uint32_t)iocurrent);
 8001e44:	bf54      	ite	pl
 8001e46:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8001e48:	4313      	orrmi	r3, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e4a:	2d10      	cmp	r5, #16
        }
        EXTI->FTSR = temp;
 8001e4c:	f8ce 300c 	str.w	r3, [lr, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e50:	f47f af6d 	bne.w	8001d2e <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8001e54:	b003      	add	sp, #12
 8001e56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->AFR[position >> 3U];
 8001e5a:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 8001e5e:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e62:	f005 0707 	and.w	r7, r5, #7
        temp = GPIOx->AFR[position >> 3U];
 8001e66:	f8d9 4020 	ldr.w	r4, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e6a:	00bf      	lsls	r7, r7, #2
 8001e6c:	f04f 0b0f 	mov.w	fp, #15
 8001e70:	fa0b fb07 	lsl.w	fp, fp, r7
 8001e74:	ea24 0a0b 	bic.w	sl, r4, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e78:	690c      	ldr	r4, [r1, #16]
 8001e7a:	40bc      	lsls	r4, r7
 8001e7c:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3U] = temp;
 8001e80:	f8c9 4020 	str.w	r4, [r9, #32]
 8001e84:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e88:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 8001e8a:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e8e:	fa04 f409 	lsl.w	r4, r4, r9
 8001e92:	43e4      	mvns	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e94:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e98:	ea04 0a0a 	and.w	sl, r4, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e9c:	fa07 f709 	lsl.w	r7, r7, r9
 8001ea0:	ea47 070a 	orr.w	r7, r7, sl
      GPIOx->MODER = temp;
 8001ea4:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 8001ea6:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ea8:	ea07 0a04 	and.w	sl, r7, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001eac:	68cf      	ldr	r7, [r1, #12]
 8001eae:	fa07 f709 	lsl.w	r7, r7, r9
 8001eb2:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8001eb6:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001eb8:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001ebc:	f3c6 1700 	ubfx	r7, r6, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ec0:	ea2a 0303 	bic.w	r3, sl, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001ec4:	40af      	lsls	r7, r5
 8001ec6:	431f      	orrs	r7, r3
        GPIOx->OTYPER = temp;
 8001ec8:	6047      	str	r7, [r0, #4]
 8001eca:	e754      	b.n	8001d76 <HAL_GPIO_Init+0x66>
 8001ecc:	f04f 0901 	mov.w	r9, #1
 8001ed0:	fa09 f904 	lsl.w	r9, r9, r4
 8001ed4:	e795      	b.n	8001e02 <HAL_GPIO_Init+0xf2>
 8001ed6:	f04f 0902 	mov.w	r9, #2
 8001eda:	fa09 f904 	lsl.w	r9, r9, r4
 8001ede:	e790      	b.n	8001e02 <HAL_GPIO_Init+0xf2>
 8001ee0:	f04f 0903 	mov.w	r9, #3
 8001ee4:	fa09 f904 	lsl.w	r9, r9, r4
 8001ee8:	e78b      	b.n	8001e02 <HAL_GPIO_Init+0xf2>
 8001eea:	f04f 0904 	mov.w	r9, #4
 8001eee:	fa09 f904 	lsl.w	r9, r9, r4
 8001ef2:	e786      	b.n	8001e02 <HAL_GPIO_Init+0xf2>
 8001ef4:	f04f 0905 	mov.w	r9, #5
 8001ef8:	fa09 f904 	lsl.w	r9, r9, r4
 8001efc:	e781      	b.n	8001e02 <HAL_GPIO_Init+0xf2>
 8001efe:	bf00      	nop
 8001f00:	40020000 	.word	0x40020000
 8001f04:	40020800 	.word	0x40020800
 8001f08:	40020c00 	.word	0x40020c00
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	40021400 	.word	0x40021400
 8001f14:	40021800 	.word	0x40021800
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	40013c00 	.word	0x40013c00

08001f20 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f20:	b902      	cbnz	r2, 8001f24 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f22:	0409      	lsls	r1, r1, #16
 8001f24:	6181      	str	r1, [r0, #24]
 8001f26:	4770      	bx	lr

08001f28 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001f28:	6943      	ldr	r3, [r0, #20]
 8001f2a:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001f2e:	bf08      	it	eq
 8001f30:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f32:	6181      	str	r1, [r0, #24]
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop

08001f38 <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f38:	2800      	cmp	r0, #0
 8001f3a:	f000 80a9 	beq.w	8002090 <HAL_I2C_Init+0x158>
{
 8001f3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f40:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001f44:	4604      	mov	r4, r0
 8001f46:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f000 808b 	beq.w	8002066 <HAL_I2C_Init+0x12e>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f50:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f52:	2324      	movs	r3, #36	; 0x24
 8001f54:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001f58:	6813      	ldr	r3, [r2, #0]
 8001f5a:	f023 0301 	bic.w	r3, r3, #1
 8001f5e:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f60:	f000 f93c 	bl	80021dc <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f64:	6861      	ldr	r1, [r4, #4]
 8001f66:	4b4b      	ldr	r3, [pc, #300]	; (8002094 <HAL_I2C_Init+0x15c>)
 8001f68:	4299      	cmp	r1, r3
 8001f6a:	d84b      	bhi.n	8002004 <HAL_I2C_Init+0xcc>
 8001f6c:	4b4a      	ldr	r3, [pc, #296]	; (8002098 <HAL_I2C_Init+0x160>)
 8001f6e:	4298      	cmp	r0, r3
 8001f70:	d977      	bls.n	8002062 <HAL_I2C_Init+0x12a>
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f72:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001f74:	4b49      	ldr	r3, [pc, #292]	; (800209c <HAL_I2C_Init+0x164>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f76:	6855      	ldr	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8001f78:	fba3 6300 	umull	r6, r3, r3, r0
 8001f7c:	0c9b      	lsrs	r3, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f7e:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001f82:	431d      	orrs	r5, r3
 8001f84:	6055      	str	r5, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f86:	6a15      	ldr	r5, [r2, #32]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001f8e:	432b      	orrs	r3, r5
 8001f90:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f92:	69d5      	ldr	r5, [r2, #28]
 8001f94:	0049      	lsls	r1, r1, #1
 8001f96:	3801      	subs	r0, #1
 8001f98:	fbb0 f0f1 	udiv	r0, r0, r1
 8001f9c:	3001      	adds	r0, #1
 8001f9e:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8001fa2:	f425 454f 	bic.w	r5, r5, #52992	; 0xcf00
 8001fa6:	2804      	cmp	r0, #4
 8001fa8:	bf38      	it	cc
 8001faa:	2004      	movcc	r0, #4
 8001fac:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8001fb0:	4328      	orrs	r0, r5
 8001fb2:	61d0      	str	r0, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001fb4:	6815      	ldr	r5, [r2, #0]
 8001fb6:	69e0      	ldr	r0, [r4, #28]
 8001fb8:	6a26      	ldr	r6, [r4, #32]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001fba:	6921      	ldr	r1, [r4, #16]
 8001fbc:	68e7      	ldr	r7, [r4, #12]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001fbe:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001fc0:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 8001fc4:	4330      	orrs	r0, r6
 8001fc6:	4328      	orrs	r0, r5
 8001fc8:	6010      	str	r0, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001fca:	6890      	ldr	r0, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001fcc:	69a5      	ldr	r5, [r4, #24]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001fce:	f420 4003 	bic.w	r0, r0, #33536	; 0x8300
 8001fd2:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 8001fd6:	4339      	orrs	r1, r7
 8001fd8:	4301      	orrs	r1, r0
 8001fda:	6091      	str	r1, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001fdc:	68d1      	ldr	r1, [r2, #12]
 8001fde:	432b      	orrs	r3, r5
 8001fe0:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001fe4:	430b      	orrs	r3, r1
 8001fe6:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001fe8:	6811      	ldr	r1, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fea:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 8001fec:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 8001ff0:	2520      	movs	r5, #32
  __HAL_I2C_ENABLE(hi2c);
 8001ff2:	6011      	str	r1, [r2, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 8001ff4:	4618      	mov	r0, r3
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ff6:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001ff8:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ffc:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ffe:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  return HAL_OK;
 8002002:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002004:	4b26      	ldr	r3, [pc, #152]	; (80020a0 <HAL_I2C_Init+0x168>)
 8002006:	4298      	cmp	r0, r3
 8002008:	d92b      	bls.n	8002062 <HAL_I2C_Init+0x12a>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800200a:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 800200c:	4b23      	ldr	r3, [pc, #140]	; (800209c <HAL_I2C_Init+0x164>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800200e:	6857      	ldr	r7, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002010:	f8df e090 	ldr.w	lr, [pc, #144]	; 80020a4 <HAL_I2C_Init+0x16c>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002014:	68a6      	ldr	r6, [r4, #8]
  freqrange = I2C_FREQRANGE(pclk1);
 8002016:	fba3 5300 	umull	r5, r3, r3, r0
 800201a:	0c9d      	lsrs	r5, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800201c:	f027 073f 	bic.w	r7, r7, #63	; 0x3f
 8002020:	432f      	orrs	r7, r5
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002022:	f44f 7396 	mov.w	r3, #300	; 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002026:	6057      	str	r7, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002028:	fb03 f305 	mul.w	r3, r3, r5
 800202c:	fbae 5303 	umull	r5, r3, lr, r3
 8002030:	6a15      	ldr	r5, [r2, #32]
 8002032:	099b      	lsrs	r3, r3, #6
 8002034:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002038:	3301      	adds	r3, #1
 800203a:	432b      	orrs	r3, r5
 800203c:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800203e:	69d5      	ldr	r5, [r2, #28]
 8002040:	f425 454f 	bic.w	r5, r5, #52992	; 0xcf00
 8002044:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8002048:	b996      	cbnz	r6, 8002070 <HAL_I2C_Init+0x138>
 800204a:	1e43      	subs	r3, r0, #1
 800204c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8002050:	fbb3 f3f1 	udiv	r3, r3, r1
 8002054:	3301      	adds	r3, #1
 8002056:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800205a:	b1bb      	cbz	r3, 800208c <HAL_I2C_Init+0x154>
 800205c:	f443 4000 	orr.w	r0, r3, #32768	; 0x8000
 8002060:	e7a6      	b.n	8001fb0 <HAL_I2C_Init+0x78>
    return HAL_ERROR;
 8002062:	2001      	movs	r0, #1
 8002064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002066:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 800206a:	f001 fadb 	bl	8003624 <HAL_I2C_MspInit>
 800206e:	e76f      	b.n	8001f50 <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002070:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8002074:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8002078:	1e43      	subs	r3, r0, #1
 800207a:	fbb3 f3f1 	udiv	r3, r3, r1
 800207e:	3301      	adds	r3, #1
 8002080:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002084:	b113      	cbz	r3, 800208c <HAL_I2C_Init+0x154>
 8002086:	f443 4040 	orr.w	r0, r3, #49152	; 0xc000
 800208a:	e791      	b.n	8001fb0 <HAL_I2C_Init+0x78>
 800208c:	2001      	movs	r0, #1
 800208e:	e78f      	b.n	8001fb0 <HAL_I2C_Init+0x78>
    return HAL_ERROR;
 8002090:	2001      	movs	r0, #1
}
 8002092:	4770      	bx	lr
 8002094:	000186a0 	.word	0x000186a0
 8002098:	001e847f 	.word	0x001e847f
 800209c:	431bde83 	.word	0x431bde83
 80020a0:	003d08ff 	.word	0x003d08ff
 80020a4:	10624dd3 	.word	0x10624dd3

080020a8 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020a8:	b160      	cbz	r0, 80020c4 <HAL_RCC_ClockConfig+0x1c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020aa:	4a48      	ldr	r2, [pc, #288]	; (80021cc <HAL_RCC_ClockConfig+0x124>)
 80020ac:	6813      	ldr	r3, [r2, #0]
 80020ae:	f003 030f 	and.w	r3, r3, #15
 80020b2:	428b      	cmp	r3, r1
 80020b4:	d208      	bcs.n	80020c8 <HAL_RCC_ClockConfig+0x20>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020b6:	b2cb      	uxtb	r3, r1
 80020b8:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ba:	6813      	ldr	r3, [r2, #0]
 80020bc:	f003 030f 	and.w	r3, r3, #15
 80020c0:	4299      	cmp	r1, r3
 80020c2:	d001      	beq.n	80020c8 <HAL_RCC_ClockConfig+0x20>
    return HAL_ERROR;
 80020c4:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);

  return HAL_OK;
}
 80020c6:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020c8:	6803      	ldr	r3, [r0, #0]
{
 80020ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020ce:	079d      	lsls	r5, r3, #30
 80020d0:	d514      	bpl.n	80020fc <HAL_RCC_ClockConfig+0x54>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020d2:	075c      	lsls	r4, r3, #29
 80020d4:	d504      	bpl.n	80020e0 <HAL_RCC_ClockConfig+0x38>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020d6:	4c3e      	ldr	r4, [pc, #248]	; (80021d0 <HAL_RCC_ClockConfig+0x128>)
 80020d8:	68a2      	ldr	r2, [r4, #8]
 80020da:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 80020de:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020e0:	071a      	lsls	r2, r3, #28
 80020e2:	d504      	bpl.n	80020ee <HAL_RCC_ClockConfig+0x46>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020e4:	4c3a      	ldr	r4, [pc, #232]	; (80021d0 <HAL_RCC_ClockConfig+0x128>)
 80020e6:	68a2      	ldr	r2, [r4, #8]
 80020e8:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80020ec:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020ee:	4c38      	ldr	r4, [pc, #224]	; (80021d0 <HAL_RCC_ClockConfig+0x128>)
 80020f0:	6885      	ldr	r5, [r0, #8]
 80020f2:	68a2      	ldr	r2, [r4, #8]
 80020f4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80020f8:	432a      	orrs	r2, r5
 80020fa:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020fc:	07df      	lsls	r7, r3, #31
 80020fe:	4604      	mov	r4, r0
 8002100:	460d      	mov	r5, r1
 8002102:	d522      	bpl.n	800214a <HAL_RCC_ClockConfig+0xa2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002104:	6842      	ldr	r2, [r0, #4]
 8002106:	2a01      	cmp	r2, #1
 8002108:	d05b      	beq.n	80021c2 <HAL_RCC_ClockConfig+0x11a>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800210a:	1e93      	subs	r3, r2, #2
 800210c:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800210e:	4b30      	ldr	r3, [pc, #192]	; (80021d0 <HAL_RCC_ClockConfig+0x128>)
 8002110:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002112:	d950      	bls.n	80021b6 <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002114:	0799      	lsls	r1, r3, #30
 8002116:	d525      	bpl.n	8002164 <HAL_RCC_ClockConfig+0xbc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002118:	4e2d      	ldr	r6, [pc, #180]	; (80021d0 <HAL_RCC_ClockConfig+0x128>)
 800211a:	68b3      	ldr	r3, [r6, #8]
 800211c:	f023 0303 	bic.w	r3, r3, #3
 8002120:	4313      	orrs	r3, r2
 8002122:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002124:	f7ff f9bc 	bl	80014a0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002128:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800212c:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800212e:	e005      	b.n	800213c <HAL_RCC_ClockConfig+0x94>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002130:	f7ff f9b6 	bl	80014a0 <HAL_GetTick>
 8002134:	eba0 0008 	sub.w	r0, r0, r8
 8002138:	42b8      	cmp	r0, r7
 800213a:	d83f      	bhi.n	80021bc <HAL_RCC_ClockConfig+0x114>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800213c:	68b3      	ldr	r3, [r6, #8]
 800213e:	6862      	ldr	r2, [r4, #4]
 8002140:	f003 030c 	and.w	r3, r3, #12
 8002144:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002148:	d1f2      	bne.n	8002130 <HAL_RCC_ClockConfig+0x88>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800214a:	4a20      	ldr	r2, [pc, #128]	; (80021cc <HAL_RCC_ClockConfig+0x124>)
 800214c:	6813      	ldr	r3, [r2, #0]
 800214e:	f003 030f 	and.w	r3, r3, #15
 8002152:	429d      	cmp	r5, r3
 8002154:	d209      	bcs.n	800216a <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002156:	b2eb      	uxtb	r3, r5
 8002158:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800215a:	6813      	ldr	r3, [r2, #0]
 800215c:	f003 030f 	and.w	r3, r3, #15
 8002160:	429d      	cmp	r5, r3
 8002162:	d002      	beq.n	800216a <HAL_RCC_ClockConfig+0xc2>
    return HAL_ERROR;
 8002164:	2001      	movs	r0, #1
 8002166:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800216a:	6823      	ldr	r3, [r4, #0]
 800216c:	075a      	lsls	r2, r3, #29
 800216e:	d506      	bpl.n	800217e <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002170:	4917      	ldr	r1, [pc, #92]	; (80021d0 <HAL_RCC_ClockConfig+0x128>)
 8002172:	68e0      	ldr	r0, [r4, #12]
 8002174:	688a      	ldr	r2, [r1, #8]
 8002176:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800217a:	4302      	orrs	r2, r0
 800217c:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800217e:	071b      	lsls	r3, r3, #28
 8002180:	d507      	bpl.n	8002192 <HAL_RCC_ClockConfig+0xea>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002182:	4a13      	ldr	r2, [pc, #76]	; (80021d0 <HAL_RCC_ClockConfig+0x128>)
 8002184:	6921      	ldr	r1, [r4, #16]
 8002186:	6893      	ldr	r3, [r2, #8]
 8002188:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800218c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002190:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002192:	f000 f843 	bl	800221c <HAL_RCC_GetSysClockFreq>
 8002196:	4b0e      	ldr	r3, [pc, #56]	; (80021d0 <HAL_RCC_ClockConfig+0x128>)
 8002198:	490e      	ldr	r1, [pc, #56]	; (80021d4 <HAL_RCC_ClockConfig+0x12c>)
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	4a0e      	ldr	r2, [pc, #56]	; (80021d8 <HAL_RCC_ClockConfig+0x130>)
 800219e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80021a2:	5ccb      	ldrb	r3, [r1, r3]
 80021a4:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (TICK_INT_PRIORITY);
 80021a8:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80021aa:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80021ac:	f7ff f92e 	bl	800140c <HAL_InitTick>
  return HAL_OK;
 80021b0:	2000      	movs	r0, #0
 80021b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021b6:	0198      	lsls	r0, r3, #6
 80021b8:	d4ae      	bmi.n	8002118 <HAL_RCC_ClockConfig+0x70>
 80021ba:	e7d3      	b.n	8002164 <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 80021bc:	2003      	movs	r0, #3
}
 80021be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021c2:	4b03      	ldr	r3, [pc, #12]	; (80021d0 <HAL_RCC_ClockConfig+0x128>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	039e      	lsls	r6, r3, #14
 80021c8:	d4a6      	bmi.n	8002118 <HAL_RCC_ClockConfig+0x70>
 80021ca:	e7cb      	b.n	8002164 <HAL_RCC_ClockConfig+0xbc>
 80021cc:	40023c00 	.word	0x40023c00
 80021d0:	40023800 	.word	0x40023800
 80021d4:	080045c8 	.word	0x080045c8
 80021d8:	20000008 	.word	0x20000008

080021dc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80021dc:	4b04      	ldr	r3, [pc, #16]	; (80021f0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80021de:	4a05      	ldr	r2, [pc, #20]	; (80021f4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80021e0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80021e2:	4905      	ldr	r1, [pc, #20]	; (80021f8 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80021e4:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80021e8:	6808      	ldr	r0, [r1, #0]
 80021ea:	5cd3      	ldrb	r3, [r2, r3]
}
 80021ec:	40d8      	lsrs	r0, r3
 80021ee:	4770      	bx	lr
 80021f0:	40023800 	.word	0x40023800
 80021f4:	080045d8 	.word	0x080045d8
 80021f8:	20000008 	.word	0x20000008

080021fc <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80021fc:	4b04      	ldr	r3, [pc, #16]	; (8002210 <HAL_RCC_GetPCLK2Freq+0x14>)
 80021fe:	4a05      	ldr	r2, [pc, #20]	; (8002214 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002200:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8002202:	4905      	ldr	r1, [pc, #20]	; (8002218 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002204:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002208:	6808      	ldr	r0, [r1, #0]
 800220a:	5cd3      	ldrb	r3, [r2, r3]
}
 800220c:	40d8      	lsrs	r0, r3
 800220e:	4770      	bx	lr
 8002210:	40023800 	.word	0x40023800
 8002214:	080045d8 	.word	0x080045d8
 8002218:	20000008 	.word	0x20000008

0800221c <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800221c:	4928      	ldr	r1, [pc, #160]	; (80022c0 <HAL_RCC_GetSysClockFreq+0xa4>)
{
 800221e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002220:	688b      	ldr	r3, [r1, #8]
 8002222:	f003 030c 	and.w	r3, r3, #12
 8002226:	2b08      	cmp	r3, #8
 8002228:	d007      	beq.n	800223a <HAL_RCC_GetSysClockFreq+0x1e>
 800222a:	2b0c      	cmp	r3, #12
 800222c:	d01d      	beq.n	800226a <HAL_RCC_GetSysClockFreq+0x4e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800222e:	4a25      	ldr	r2, [pc, #148]	; (80022c4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002230:	4825      	ldr	r0, [pc, #148]	; (80022c8 <HAL_RCC_GetSysClockFreq+0xac>)
 8002232:	2b04      	cmp	r3, #4
 8002234:	bf18      	it	ne
 8002236:	4610      	movne	r0, r2
 8002238:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800223a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800223c:	684b      	ldr	r3, [r1, #4]
 800223e:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002242:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002246:	d130      	bne.n	80022aa <HAL_RCC_GetSysClockFreq+0x8e>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002248:	6849      	ldr	r1, [r1, #4]
 800224a:	481e      	ldr	r0, [pc, #120]	; (80022c4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800224c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002250:	fba1 0100 	umull	r0, r1, r1, r0
 8002254:	f7fd ffd6 	bl	8000204 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002258:	4b19      	ldr	r3, [pc, #100]	; (80022c0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002260:	3301      	adds	r3, #1
 8002262:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002264:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8002268:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800226a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800226c:	684b      	ldr	r3, [r1, #4]
 800226e:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002272:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002276:	d10e      	bne.n	8002296 <HAL_RCC_GetSysClockFreq+0x7a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002278:	6849      	ldr	r1, [r1, #4]
 800227a:	4812      	ldr	r0, [pc, #72]	; (80022c4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800227c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002280:	fba1 0100 	umull	r0, r1, r1, r0
 8002284:	f7fd ffbe 	bl	8000204 <__aeabi_uldivmod>
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002288:	4b0d      	ldr	r3, [pc, #52]	; (80022c0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f3c3 7302 	ubfx	r3, r3, #28, #3

      sysclockfreq = pllvco/pllr;
 8002290:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002294:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002296:	684b      	ldr	r3, [r1, #4]
 8002298:	480b      	ldr	r0, [pc, #44]	; (80022c8 <HAL_RCC_GetSysClockFreq+0xac>)
 800229a:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800229e:	fba3 0100 	umull	r0, r1, r3, r0
 80022a2:	2300      	movs	r3, #0
 80022a4:	f7fd ffae 	bl	8000204 <__aeabi_uldivmod>
 80022a8:	e7ee      	b.n	8002288 <HAL_RCC_GetSysClockFreq+0x6c>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022aa:	684b      	ldr	r3, [r1, #4]
 80022ac:	4806      	ldr	r0, [pc, #24]	; (80022c8 <HAL_RCC_GetSysClockFreq+0xac>)
 80022ae:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80022b2:	fba3 0100 	umull	r0, r1, r3, r0
 80022b6:	2300      	movs	r3, #0
 80022b8:	f7fd ffa4 	bl	8000204 <__aeabi_uldivmod>
 80022bc:	e7cc      	b.n	8002258 <HAL_RCC_GetSysClockFreq+0x3c>
 80022be:	bf00      	nop
 80022c0:	40023800 	.word	0x40023800
 80022c4:	00f42400 	.word	0x00f42400
 80022c8:	007a1200 	.word	0x007a1200

080022cc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022d0:	6803      	ldr	r3, [r0, #0]
 80022d2:	07da      	lsls	r2, r3, #31
{
 80022d4:	b082      	sub	sp, #8
 80022d6:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022d8:	d536      	bpl.n	8002348 <HAL_RCC_OscConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80022da:	49aa      	ldr	r1, [pc, #680]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
 80022dc:	688a      	ldr	r2, [r1, #8]
 80022de:	f002 020c 	and.w	r2, r2, #12
 80022e2:	2a04      	cmp	r2, #4
 80022e4:	f000 80d6 	beq.w	8002494 <HAL_RCC_OscConfig+0x1c8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80022e8:	688a      	ldr	r2, [r1, #8]
 80022ea:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80022ee:	2a08      	cmp	r2, #8
 80022f0:	f000 80cc 	beq.w	800248c <HAL_RCC_OscConfig+0x1c0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022f4:	49a3      	ldr	r1, [pc, #652]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
 80022f6:	688a      	ldr	r2, [r1, #8]
 80022f8:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80022fc:	2a0c      	cmp	r2, #12
 80022fe:	f000 8158 	beq.w	80025b2 <HAL_RCC_OscConfig+0x2e6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002302:	6863      	ldr	r3, [r4, #4]
 8002304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002308:	f000 8105 	beq.w	8002516 <HAL_RCC_OscConfig+0x24a>
 800230c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002310:	f000 816b 	beq.w	80025ea <HAL_RCC_OscConfig+0x31e>
 8002314:	4d9b      	ldr	r5, [pc, #620]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
 8002316:	682a      	ldr	r2, [r5, #0]
 8002318:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800231c:	602a      	str	r2, [r5, #0]
 800231e:	682a      	ldr	r2, [r5, #0]
 8002320:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002324:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002326:	2b00      	cmp	r3, #0
 8002328:	f040 80fa 	bne.w	8002520 <HAL_RCC_OscConfig+0x254>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800232c:	f7ff f8b8 	bl	80014a0 <HAL_GetTick>
 8002330:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002332:	e005      	b.n	8002340 <HAL_RCC_OscConfig+0x74>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002334:	f7ff f8b4 	bl	80014a0 <HAL_GetTick>
 8002338:	1b80      	subs	r0, r0, r6
 800233a:	2864      	cmp	r0, #100	; 0x64
 800233c:	f200 810e 	bhi.w	800255c <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002340:	682b      	ldr	r3, [r5, #0]
 8002342:	0399      	lsls	r1, r3, #14
 8002344:	d4f6      	bmi.n	8002334 <HAL_RCC_OscConfig+0x68>
 8002346:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002348:	079a      	lsls	r2, r3, #30
 800234a:	d52f      	bpl.n	80023ac <HAL_RCC_OscConfig+0xe0>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800234c:	4a8d      	ldr	r2, [pc, #564]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
 800234e:	6891      	ldr	r1, [r2, #8]
 8002350:	f011 0f0c 	tst.w	r1, #12
 8002354:	f000 80ac 	beq.w	80024b0 <HAL_RCC_OscConfig+0x1e4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002358:	6891      	ldr	r1, [r2, #8]
 800235a:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800235e:	2908      	cmp	r1, #8
 8002360:	f000 80a2 	beq.w	80024a8 <HAL_RCC_OscConfig+0x1dc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002364:	4987      	ldr	r1, [pc, #540]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
 8002366:	688a      	ldr	r2, [r1, #8]
 8002368:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800236c:	2a0c      	cmp	r2, #12
 800236e:	f000 8177 	beq.w	8002660 <HAL_RCC_OscConfig+0x394>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002372:	68e3      	ldr	r3, [r4, #12]
 8002374:	2b00      	cmp	r3, #0
 8002376:	f000 8121 	beq.w	80025bc <HAL_RCC_OscConfig+0x2f0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800237a:	4b83      	ldr	r3, [pc, #524]	; (8002588 <HAL_RCC_OscConfig+0x2bc>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800237c:	4d81      	ldr	r5, [pc, #516]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_ENABLE();
 800237e:	2201      	movs	r2, #1
 8002380:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002382:	f7ff f88d 	bl	80014a0 <HAL_GetTick>
 8002386:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002388:	e005      	b.n	8002396 <HAL_RCC_OscConfig+0xca>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800238a:	f7ff f889 	bl	80014a0 <HAL_GetTick>
 800238e:	1b80      	subs	r0, r0, r6
 8002390:	2802      	cmp	r0, #2
 8002392:	f200 80e3 	bhi.w	800255c <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002396:	682b      	ldr	r3, [r5, #0]
 8002398:	0798      	lsls	r0, r3, #30
 800239a:	d5f6      	bpl.n	800238a <HAL_RCC_OscConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800239c:	682b      	ldr	r3, [r5, #0]
 800239e:	6922      	ldr	r2, [r4, #16]
 80023a0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80023a4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80023a8:	602b      	str	r3, [r5, #0]
 80023aa:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023ac:	071a      	lsls	r2, r3, #28
 80023ae:	d515      	bpl.n	80023dc <HAL_RCC_OscConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80023b0:	6963      	ldr	r3, [r4, #20]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	f000 8087 	beq.w	80024c6 <HAL_RCC_OscConfig+0x1fa>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023b8:	4b74      	ldr	r3, [pc, #464]	; (800258c <HAL_RCC_OscConfig+0x2c0>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ba:	4d72      	ldr	r5, [pc, #456]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
      __HAL_RCC_LSI_ENABLE();
 80023bc:	2201      	movs	r2, #1
 80023be:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80023c0:	f7ff f86e 	bl	80014a0 <HAL_GetTick>
 80023c4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023c6:	e005      	b.n	80023d4 <HAL_RCC_OscConfig+0x108>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023c8:	f7ff f86a 	bl	80014a0 <HAL_GetTick>
 80023cc:	1b80      	subs	r0, r0, r6
 80023ce:	2802      	cmp	r0, #2
 80023d0:	f200 80c4 	bhi.w	800255c <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023d4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80023d6:	079b      	lsls	r3, r3, #30
 80023d8:	d5f6      	bpl.n	80023c8 <HAL_RCC_OscConfig+0xfc>
 80023da:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023dc:	0758      	lsls	r0, r3, #29
 80023de:	d420      	bmi.n	8002422 <HAL_RCC_OscConfig+0x156>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023e0:	69a3      	ldr	r3, [r4, #24]
 80023e2:	b1d3      	cbz	r3, 800241a <HAL_RCC_OscConfig+0x14e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80023e4:	4d67      	ldr	r5, [pc, #412]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
 80023e6:	68aa      	ldr	r2, [r5, #8]
 80023e8:	f002 020c 	and.w	r2, r2, #12
 80023ec:	2a08      	cmp	r2, #8
 80023ee:	d066      	beq.n	80024be <HAL_RCC_OscConfig+0x1f2>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023f0:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023f2:	4b67      	ldr	r3, [pc, #412]	; (8002590 <HAL_RCC_OscConfig+0x2c4>)
 80023f4:	f04f 0200 	mov.w	r2, #0
 80023f8:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023fa:	f000 8100 	beq.w	80025fe <HAL_RCC_OscConfig+0x332>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023fe:	f7ff f84f 	bl	80014a0 <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002402:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8002404:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002406:	e005      	b.n	8002414 <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002408:	f7ff f84a 	bl	80014a0 <HAL_GetTick>
 800240c:	1b40      	subs	r0, r0, r5
 800240e:	2802      	cmp	r0, #2
 8002410:	f200 80a4 	bhi.w	800255c <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002414:	6823      	ldr	r3, [r4, #0]
 8002416:	019b      	lsls	r3, r3, #6
 8002418:	d4f6      	bmi.n	8002408 <HAL_RCC_OscConfig+0x13c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 800241a:	2000      	movs	r0, #0
}
 800241c:	b002      	add	sp, #8
 800241e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002422:	4a58      	ldr	r2, [pc, #352]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
 8002424:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002426:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 800242a:	d068      	beq.n	80024fe <HAL_RCC_OscConfig+0x232>
    FlagStatus       pwrclkchanged = RESET;
 800242c:	2600      	movs	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800242e:	4d59      	ldr	r5, [pc, #356]	; (8002594 <HAL_RCC_OscConfig+0x2c8>)
 8002430:	682b      	ldr	r3, [r5, #0]
 8002432:	05d9      	lsls	r1, r3, #23
 8002434:	f140 8082 	bpl.w	800253c <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002438:	68a3      	ldr	r3, [r4, #8]
 800243a:	2b01      	cmp	r3, #1
 800243c:	f000 80cf 	beq.w	80025de <HAL_RCC_OscConfig+0x312>
 8002440:	2b05      	cmp	r3, #5
 8002442:	f000 808f 	beq.w	8002564 <HAL_RCC_OscConfig+0x298>
 8002446:	4d4f      	ldr	r5, [pc, #316]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
 8002448:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800244a:	f022 0201 	bic.w	r2, r2, #1
 800244e:	672a      	str	r2, [r5, #112]	; 0x70
 8002450:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002452:	f022 0204 	bic.w	r2, r2, #4
 8002456:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002458:	2b00      	cmp	r3, #0
 800245a:	f040 808c 	bne.w	8002576 <HAL_RCC_OscConfig+0x2aa>
      tickstart = HAL_GetTick();
 800245e:	f7ff f81f 	bl	80014a0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002462:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002466:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002468:	e005      	b.n	8002476 <HAL_RCC_OscConfig+0x1aa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800246a:	f7ff f819 	bl	80014a0 <HAL_GetTick>
 800246e:	eba0 0008 	sub.w	r0, r0, r8
 8002472:	42b8      	cmp	r0, r7
 8002474:	d872      	bhi.n	800255c <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002476:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002478:	0798      	lsls	r0, r3, #30
 800247a:	d4f6      	bmi.n	800246a <HAL_RCC_OscConfig+0x19e>
    if(pwrclkchanged == SET)
 800247c:	2e00      	cmp	r6, #0
 800247e:	d0af      	beq.n	80023e0 <HAL_RCC_OscConfig+0x114>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002480:	4a40      	ldr	r2, [pc, #256]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
 8002482:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002484:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002488:	6413      	str	r3, [r2, #64]	; 0x40
 800248a:	e7a9      	b.n	80023e0 <HAL_RCC_OscConfig+0x114>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800248c:	684a      	ldr	r2, [r1, #4]
 800248e:	0257      	lsls	r7, r2, #9
 8002490:	f57f af30 	bpl.w	80022f4 <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002494:	4a3b      	ldr	r2, [pc, #236]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
 8002496:	6812      	ldr	r2, [r2, #0]
 8002498:	0395      	lsls	r5, r2, #14
 800249a:	f57f af55 	bpl.w	8002348 <HAL_RCC_OscConfig+0x7c>
 800249e:	6862      	ldr	r2, [r4, #4]
 80024a0:	2a00      	cmp	r2, #0
 80024a2:	f47f af51 	bne.w	8002348 <HAL_RCC_OscConfig+0x7c>
 80024a6:	e00a      	b.n	80024be <HAL_RCC_OscConfig+0x1f2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80024a8:	6852      	ldr	r2, [r2, #4]
 80024aa:	0257      	lsls	r7, r2, #9
 80024ac:	f53f af5a 	bmi.w	8002364 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024b0:	4a34      	ldr	r2, [pc, #208]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
 80024b2:	6812      	ldr	r2, [r2, #0]
 80024b4:	0795      	lsls	r5, r2, #30
 80024b6:	d516      	bpl.n	80024e6 <HAL_RCC_OscConfig+0x21a>
 80024b8:	68e2      	ldr	r2, [r4, #12]
 80024ba:	2a01      	cmp	r2, #1
 80024bc:	d013      	beq.n	80024e6 <HAL_RCC_OscConfig+0x21a>
        return HAL_ERROR;
 80024be:	2001      	movs	r0, #1
}
 80024c0:	b002      	add	sp, #8
 80024c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 80024c6:	4a31      	ldr	r2, [pc, #196]	; (800258c <HAL_RCC_OscConfig+0x2c0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024c8:	4d2e      	ldr	r5, [pc, #184]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
      __HAL_RCC_LSI_DISABLE();
 80024ca:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80024cc:	f7fe ffe8 	bl	80014a0 <HAL_GetTick>
 80024d0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024d2:	e004      	b.n	80024de <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024d4:	f7fe ffe4 	bl	80014a0 <HAL_GetTick>
 80024d8:	1b80      	subs	r0, r0, r6
 80024da:	2802      	cmp	r0, #2
 80024dc:	d83e      	bhi.n	800255c <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024de:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80024e0:	079f      	lsls	r7, r3, #30
 80024e2:	d4f7      	bmi.n	80024d4 <HAL_RCC_OscConfig+0x208>
 80024e4:	e779      	b.n	80023da <HAL_RCC_OscConfig+0x10e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024e6:	4927      	ldr	r1, [pc, #156]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
 80024e8:	6920      	ldr	r0, [r4, #16]
 80024ea:	680a      	ldr	r2, [r1, #0]
 80024ec:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80024f0:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80024f4:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024f6:	071a      	lsls	r2, r3, #28
 80024f8:	f57f af70 	bpl.w	80023dc <HAL_RCC_OscConfig+0x110>
 80024fc:	e758      	b.n	80023b0 <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_PWR_CLK_ENABLE();
 80024fe:	9301      	str	r3, [sp, #4]
 8002500:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002502:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002506:	6413      	str	r3, [r2, #64]	; 0x40
 8002508:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800250a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800250e:	9301      	str	r3, [sp, #4]
 8002510:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002512:	2601      	movs	r6, #1
 8002514:	e78b      	b.n	800242e <HAL_RCC_OscConfig+0x162>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002516:	4a1b      	ldr	r2, [pc, #108]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
 8002518:	6813      	ldr	r3, [r2, #0]
 800251a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800251e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002520:	f7fe ffbe 	bl	80014a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002524:	4d17      	ldr	r5, [pc, #92]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
        tickstart = HAL_GetTick();
 8002526:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002528:	e004      	b.n	8002534 <HAL_RCC_OscConfig+0x268>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800252a:	f7fe ffb9 	bl	80014a0 <HAL_GetTick>
 800252e:	1b80      	subs	r0, r0, r6
 8002530:	2864      	cmp	r0, #100	; 0x64
 8002532:	d813      	bhi.n	800255c <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002534:	682b      	ldr	r3, [r5, #0]
 8002536:	0398      	lsls	r0, r3, #14
 8002538:	d5f7      	bpl.n	800252a <HAL_RCC_OscConfig+0x25e>
 800253a:	e704      	b.n	8002346 <HAL_RCC_OscConfig+0x7a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800253c:	682b      	ldr	r3, [r5, #0]
 800253e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002542:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002544:	f7fe ffac 	bl	80014a0 <HAL_GetTick>
 8002548:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800254a:	682b      	ldr	r3, [r5, #0]
 800254c:	05da      	lsls	r2, r3, #23
 800254e:	f53f af73 	bmi.w	8002438 <HAL_RCC_OscConfig+0x16c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002552:	f7fe ffa5 	bl	80014a0 <HAL_GetTick>
 8002556:	1bc0      	subs	r0, r0, r7
 8002558:	2802      	cmp	r0, #2
 800255a:	d9f6      	bls.n	800254a <HAL_RCC_OscConfig+0x27e>
            return HAL_TIMEOUT;
 800255c:	2003      	movs	r0, #3
}
 800255e:	b002      	add	sp, #8
 8002560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002564:	4b07      	ldr	r3, [pc, #28]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
 8002566:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002568:	f042 0204 	orr.w	r2, r2, #4
 800256c:	671a      	str	r2, [r3, #112]	; 0x70
 800256e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002570:	f042 0201 	orr.w	r2, r2, #1
 8002574:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002576:	f7fe ff93 	bl	80014a0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800257a:	4d02      	ldr	r5, [pc, #8]	; (8002584 <HAL_RCC_OscConfig+0x2b8>)
      tickstart = HAL_GetTick();
 800257c:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800257e:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002582:	e00f      	b.n	80025a4 <HAL_RCC_OscConfig+0x2d8>
 8002584:	40023800 	.word	0x40023800
 8002588:	42470000 	.word	0x42470000
 800258c:	42470e80 	.word	0x42470e80
 8002590:	42470060 	.word	0x42470060
 8002594:	40007000 	.word	0x40007000
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002598:	f7fe ff82 	bl	80014a0 <HAL_GetTick>
 800259c:	eba0 0008 	sub.w	r0, r0, r8
 80025a0:	42b8      	cmp	r0, r7
 80025a2:	d8db      	bhi.n	800255c <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025a4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80025a6:	079b      	lsls	r3, r3, #30
 80025a8:	d5f6      	bpl.n	8002598 <HAL_RCC_OscConfig+0x2cc>
    if(pwrclkchanged == SET)
 80025aa:	2e00      	cmp	r6, #0
 80025ac:	f43f af18 	beq.w	80023e0 <HAL_RCC_OscConfig+0x114>
 80025b0:	e766      	b.n	8002480 <HAL_RCC_OscConfig+0x1b4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025b2:	684a      	ldr	r2, [r1, #4]
 80025b4:	0256      	lsls	r6, r2, #9
 80025b6:	f57f aea4 	bpl.w	8002302 <HAL_RCC_OscConfig+0x36>
 80025ba:	e76b      	b.n	8002494 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_DISABLE();
 80025bc:	4a2b      	ldr	r2, [pc, #172]	; (800266c <HAL_RCC_OscConfig+0x3a0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025be:	4d2c      	ldr	r5, [pc, #176]	; (8002670 <HAL_RCC_OscConfig+0x3a4>)
        __HAL_RCC_HSI_DISABLE();
 80025c0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80025c2:	f7fe ff6d 	bl	80014a0 <HAL_GetTick>
 80025c6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025c8:	e004      	b.n	80025d4 <HAL_RCC_OscConfig+0x308>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025ca:	f7fe ff69 	bl	80014a0 <HAL_GetTick>
 80025ce:	1b80      	subs	r0, r0, r6
 80025d0:	2802      	cmp	r0, #2
 80025d2:	d8c3      	bhi.n	800255c <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025d4:	682b      	ldr	r3, [r5, #0]
 80025d6:	0799      	lsls	r1, r3, #30
 80025d8:	d4f7      	bmi.n	80025ca <HAL_RCC_OscConfig+0x2fe>
 80025da:	6823      	ldr	r3, [r4, #0]
 80025dc:	e6e6      	b.n	80023ac <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025de:	4a24      	ldr	r2, [pc, #144]	; (8002670 <HAL_RCC_OscConfig+0x3a4>)
 80025e0:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80025e2:	f043 0301 	orr.w	r3, r3, #1
 80025e6:	6713      	str	r3, [r2, #112]	; 0x70
 80025e8:	e7c5      	b.n	8002576 <HAL_RCC_OscConfig+0x2aa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025ea:	4b21      	ldr	r3, [pc, #132]	; (8002670 <HAL_RCC_OscConfig+0x3a4>)
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	e790      	b.n	8002520 <HAL_RCC_OscConfig+0x254>
        tickstart = HAL_GetTick();
 80025fe:	f7fe ff4f 	bl	80014a0 <HAL_GetTick>
 8002602:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002604:	e004      	b.n	8002610 <HAL_RCC_OscConfig+0x344>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002606:	f7fe ff4b 	bl	80014a0 <HAL_GetTick>
 800260a:	1b80      	subs	r0, r0, r6
 800260c:	2802      	cmp	r0, #2
 800260e:	d8a5      	bhi.n	800255c <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002610:	682b      	ldr	r3, [r5, #0]
 8002612:	0199      	lsls	r1, r3, #6
 8002614:	d4f7      	bmi.n	8002606 <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002616:	69e3      	ldr	r3, [r4, #28]
 8002618:	f8d4 e020 	ldr.w	lr, [r4, #32]
 800261c:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800261e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002620:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002622:	6b20      	ldr	r0, [r4, #48]	; 0x30
        __HAL_RCC_PLL_ENABLE();
 8002624:	4913      	ldr	r1, [pc, #76]	; (8002674 <HAL_RCC_OscConfig+0x3a8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002626:	4c12      	ldr	r4, [pc, #72]	; (8002670 <HAL_RCC_OscConfig+0x3a4>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002628:	ea43 030e 	orr.w	r3, r3, lr
 800262c:	ea43 1387 	orr.w	r3, r3, r7, lsl #6
 8002630:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 8002634:	0852      	lsrs	r2, r2, #1
 8002636:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 800263a:	3a01      	subs	r2, #1
 800263c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8002640:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002642:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002644:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 8002646:	f7fe ff2b 	bl	80014a0 <HAL_GetTick>
 800264a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800264c:	e004      	b.n	8002658 <HAL_RCC_OscConfig+0x38c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800264e:	f7fe ff27 	bl	80014a0 <HAL_GetTick>
 8002652:	1b40      	subs	r0, r0, r5
 8002654:	2802      	cmp	r0, #2
 8002656:	d881      	bhi.n	800255c <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002658:	6823      	ldr	r3, [r4, #0]
 800265a:	019a      	lsls	r2, r3, #6
 800265c:	d5f7      	bpl.n	800264e <HAL_RCC_OscConfig+0x382>
 800265e:	e6dc      	b.n	800241a <HAL_RCC_OscConfig+0x14e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002660:	684a      	ldr	r2, [r1, #4]
 8002662:	0256      	lsls	r6, r2, #9
 8002664:	f53f ae85 	bmi.w	8002372 <HAL_RCC_OscConfig+0xa6>
 8002668:	e722      	b.n	80024b0 <HAL_RCC_OscConfig+0x1e4>
 800266a:	bf00      	nop
 800266c:	42470000 	.word	0x42470000
 8002670:	40023800 	.word	0x40023800
 8002674:	42470060 	.word	0x42470060

08002678 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002678:	2800      	cmp	r0, #0
 800267a:	f000 8098 	beq.w	80027ae <HAL_TIM_Base_Init+0x136>
{
 800267e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002680:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002684:	4604      	mov	r4, r0
 8002686:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800268a:	2b00      	cmp	r3, #0
 800268c:	d066      	beq.n	800275c <HAL_TIM_Base_Init+0xe4>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800268e:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002690:	4948      	ldr	r1, [pc, #288]	; (80027b4 <HAL_TIM_Base_Init+0x13c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002692:	2202      	movs	r2, #2
 8002694:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002698:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 800269a:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800269c:	d063      	beq.n	8002766 <HAL_TIM_Base_Init+0xee>
 800269e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026a2:	d072      	beq.n	800278a <HAL_TIM_Base_Init+0x112>
 80026a4:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 80026a8:	428b      	cmp	r3, r1
 80026aa:	d02d      	beq.n	8002708 <HAL_TIM_Base_Init+0x90>
 80026ac:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80026b0:	428b      	cmp	r3, r1
 80026b2:	d029      	beq.n	8002708 <HAL_TIM_Base_Init+0x90>
 80026b4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80026b8:	428b      	cmp	r3, r1
 80026ba:	d025      	beq.n	8002708 <HAL_TIM_Base_Init+0x90>
 80026bc:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 80026c0:	428b      	cmp	r3, r1
 80026c2:	d021      	beq.n	8002708 <HAL_TIM_Base_Init+0x90>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026c4:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 80026c8:	428b      	cmp	r3, r1
 80026ca:	d039      	beq.n	8002740 <HAL_TIM_Base_Init+0xc8>
 80026cc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80026d0:	428b      	cmp	r3, r1
 80026d2:	d035      	beq.n	8002740 <HAL_TIM_Base_Init+0xc8>
 80026d4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80026d8:	428b      	cmp	r3, r1
 80026da:	d031      	beq.n	8002740 <HAL_TIM_Base_Init+0xc8>
 80026dc:	f5a1 3198 	sub.w	r1, r1, #77824	; 0x13000
 80026e0:	428b      	cmp	r3, r1
 80026e2:	d02d      	beq.n	8002740 <HAL_TIM_Base_Init+0xc8>
 80026e4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80026e8:	428b      	cmp	r3, r1
 80026ea:	d029      	beq.n	8002740 <HAL_TIM_Base_Init+0xc8>
 80026ec:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80026f0:	428b      	cmp	r3, r1
 80026f2:	d025      	beq.n	8002740 <HAL_TIM_Base_Init+0xc8>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80026f4:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80026f6:	68e0      	ldr	r0, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80026f8:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80026fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026fe:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8002700:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002702:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002704:	6299      	str	r1, [r3, #40]	; 0x28
 8002706:	e015      	b.n	8002734 <HAL_TIM_Base_Init+0xbc>
    tmpcr1 |= Structure->CounterMode;
 8002708:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800270a:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800270c:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800270e:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8002710:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002712:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002716:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8002718:	f422 7240 	bic.w	r2, r2, #768	; 0x300

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800271c:	4926      	ldr	r1, [pc, #152]	; (80027b8 <HAL_TIM_Base_Init+0x140>)
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800271e:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002720:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002724:	4302      	orrs	r2, r0
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002726:	428b      	cmp	r3, r1
  TIMx->CR1 = tmpcr1;
 8002728:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800272a:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800272c:	629d      	str	r5, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800272e:	d101      	bne.n	8002734 <HAL_TIM_Base_Init+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002730:	6962      	ldr	r2, [r4, #20]
 8002732:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002734:	2201      	movs	r2, #1
 8002736:	615a      	str	r2, [r3, #20]
  return HAL_OK;
 8002738:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800273a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  return HAL_OK;
 800273e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002740:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002742:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002744:	68e5      	ldr	r5, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8002746:	6861      	ldr	r1, [r4, #4]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002748:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800274c:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800274e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002752:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 8002754:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002756:	62dd      	str	r5, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002758:	6299      	str	r1, [r3, #40]	; 0x28
 800275a:	e7eb      	b.n	8002734 <HAL_TIM_Base_Init+0xbc>
    htim->Lock = HAL_UNLOCKED;
 800275c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002760:	f001 fd4c 	bl	80041fc <HAL_TIM_Base_MspInit>
 8002764:	e793      	b.n	800268e <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= Structure->CounterMode;
 8002766:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002768:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800276a:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800276c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002770:	432a      	orrs	r2, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8002772:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002776:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002778:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800277c:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 800277e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002780:	68e2      	ldr	r2, [r4, #12]
 8002782:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002784:	6862      	ldr	r2, [r4, #4]
 8002786:	629a      	str	r2, [r3, #40]	; 0x28
 8002788:	e7d2      	b.n	8002730 <HAL_TIM_Base_Init+0xb8>
    tmpcr1 |= Structure->CounterMode;
 800278a:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800278c:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800278e:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002790:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8002792:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002794:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002798:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 800279a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800279e:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027a4:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 80027a6:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027a8:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80027aa:	629d      	str	r5, [r3, #40]	; 0x28
 80027ac:	e7c2      	b.n	8002734 <HAL_TIM_Base_Init+0xbc>
    return HAL_ERROR;
 80027ae:	2001      	movs	r0, #1
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	40010000 	.word	0x40010000
 80027b8:	40010400 	.word	0x40010400

080027bc <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027bc:	6803      	ldr	r3, [r0, #0]
 80027be:	68da      	ldr	r2, [r3, #12]
 80027c0:	f042 0201 	orr.w	r2, r2, #1
 80027c4:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027cc:	2a06      	cmp	r2, #6
 80027ce:	d003      	beq.n	80027d8 <HAL_TIM_Base_Start_IT+0x1c>
    __HAL_TIM_ENABLE(htim);
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	f042 0201 	orr.w	r2, r2, #1
 80027d6:	601a      	str	r2, [r3, #0]
}
 80027d8:	2000      	movs	r0, #0
 80027da:	4770      	bx	lr

080027dc <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80027dc:	2800      	cmp	r0, #0
 80027de:	f000 8098 	beq.w	8002912 <HAL_TIM_PWM_Init+0x136>
{
 80027e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80027e4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80027e8:	4604      	mov	r4, r0
 80027ea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d066      	beq.n	80028c0 <HAL_TIM_PWM_Init+0xe4>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027f2:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027f4:	4948      	ldr	r1, [pc, #288]	; (8002918 <HAL_TIM_PWM_Init+0x13c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80027f6:	2202      	movs	r2, #2
 80027f8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027fc:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 80027fe:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002800:	d063      	beq.n	80028ca <HAL_TIM_PWM_Init+0xee>
 8002802:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002806:	d072      	beq.n	80028ee <HAL_TIM_PWM_Init+0x112>
 8002808:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 800280c:	428b      	cmp	r3, r1
 800280e:	d02d      	beq.n	800286c <HAL_TIM_PWM_Init+0x90>
 8002810:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002814:	428b      	cmp	r3, r1
 8002816:	d029      	beq.n	800286c <HAL_TIM_PWM_Init+0x90>
 8002818:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800281c:	428b      	cmp	r3, r1
 800281e:	d025      	beq.n	800286c <HAL_TIM_PWM_Init+0x90>
 8002820:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 8002824:	428b      	cmp	r3, r1
 8002826:	d021      	beq.n	800286c <HAL_TIM_PWM_Init+0x90>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002828:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 800282c:	428b      	cmp	r3, r1
 800282e:	d039      	beq.n	80028a4 <HAL_TIM_PWM_Init+0xc8>
 8002830:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002834:	428b      	cmp	r3, r1
 8002836:	d035      	beq.n	80028a4 <HAL_TIM_PWM_Init+0xc8>
 8002838:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800283c:	428b      	cmp	r3, r1
 800283e:	d031      	beq.n	80028a4 <HAL_TIM_PWM_Init+0xc8>
 8002840:	f5a1 3198 	sub.w	r1, r1, #77824	; 0x13000
 8002844:	428b      	cmp	r3, r1
 8002846:	d02d      	beq.n	80028a4 <HAL_TIM_PWM_Init+0xc8>
 8002848:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800284c:	428b      	cmp	r3, r1
 800284e:	d029      	beq.n	80028a4 <HAL_TIM_PWM_Init+0xc8>
 8002850:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002854:	428b      	cmp	r3, r1
 8002856:	d025      	beq.n	80028a4 <HAL_TIM_PWM_Init+0xc8>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002858:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800285a:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800285c:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800285e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002862:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8002864:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002866:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002868:	6299      	str	r1, [r3, #40]	; 0x28
 800286a:	e015      	b.n	8002898 <HAL_TIM_PWM_Init+0xbc>
    tmpcr1 |= Structure->CounterMode;
 800286c:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800286e:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002870:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002872:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8002874:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002876:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800287a:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 800287c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002880:	4926      	ldr	r1, [pc, #152]	; (800291c <HAL_TIM_PWM_Init+0x140>)
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002882:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002884:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002888:	4302      	orrs	r2, r0
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800288a:	428b      	cmp	r3, r1
  TIMx->CR1 = tmpcr1;
 800288c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800288e:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002890:	629d      	str	r5, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002892:	d101      	bne.n	8002898 <HAL_TIM_PWM_Init+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8002894:	6962      	ldr	r2, [r4, #20]
 8002896:	631a      	str	r2, [r3, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002898:	2201      	movs	r2, #1
 800289a:	615a      	str	r2, [r3, #20]
  return HAL_OK;
 800289c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800289e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  return HAL_OK;
 80028a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028a4:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028a6:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028a8:	68e5      	ldr	r5, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 80028aa:	6861      	ldr	r1, [r4, #4]
    tmpcr1 &= ~TIM_CR1_CKD;
 80028ac:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028b0:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028b6:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 80028b8:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028ba:	62dd      	str	r5, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80028bc:	6299      	str	r1, [r3, #40]	; 0x28
 80028be:	e7eb      	b.n	8002898 <HAL_TIM_PWM_Init+0xbc>
    htim->Lock = HAL_UNLOCKED;
 80028c0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80028c4:	f001 fc7a 	bl	80041bc <HAL_TIM_PWM_MspInit>
 80028c8:	e793      	b.n	80027f2 <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= Structure->CounterMode;
 80028ca:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028cc:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028ce:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028d0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80028d4:	432a      	orrs	r2, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80028d6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028da:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028e0:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 80028e2:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028e4:	68e2      	ldr	r2, [r4, #12]
 80028e6:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80028e8:	6862      	ldr	r2, [r4, #4]
 80028ea:	629a      	str	r2, [r3, #40]	; 0x28
 80028ec:	e7d2      	b.n	8002894 <HAL_TIM_PWM_Init+0xb8>
    tmpcr1 |= Structure->CounterMode;
 80028ee:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028f0:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028f2:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028f4:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 80028f6:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028f8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80028fc:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80028fe:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002902:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002904:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002908:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 800290a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800290c:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800290e:	629d      	str	r5, [r3, #40]	; 0x28
 8002910:	e7c2      	b.n	8002898 <HAL_TIM_PWM_Init+0xbc>
    return HAL_ERROR;
 8002912:	2001      	movs	r0, #1
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	40010000 	.word	0x40010000
 800291c:	40010400 	.word	0x40010400

08002920 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8002920:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002924:	2b01      	cmp	r3, #1
 8002926:	d047      	beq.n	80029b8 <HAL_TIM_PWM_ConfigChannel+0x98>
{
 8002928:	b5f0      	push	{r4, r5, r6, r7, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 800292a:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800292c:	2401      	movs	r4, #1
 800292e:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002932:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8002936:	2a0c      	cmp	r2, #12
 8002938:	d836      	bhi.n	80029a8 <HAL_TIM_PWM_ConfigChannel+0x88>
 800293a:	e8df f002 	tbb	[pc, r2]
 800293e:	356c      	.short	0x356c
 8002940:	35073535 	.word	0x35073535
 8002944:	35983535 	.word	0x35983535
 8002948:	3535      	.short	0x3535
 800294a:	3f          	.byte	0x3f
 800294b:	00          	.byte	0x00
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800294c:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800294e:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002952:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002954:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002956:	4e74      	ldr	r6, [pc, #464]	; (8002b28 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002958:	f025 0510 	bic.w	r5, r5, #16
 800295c:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 800295e:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8002960:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8002962:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8002964:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002968:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800296c:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800296e:	ea42 120e 	orr.w	r2, r2, lr, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002972:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002976:	f000 80bb 	beq.w	8002af0 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 800297a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800297e:	42b3      	cmp	r3, r6
 8002980:	f000 80b6 	beq.w	8002af0 <HAL_TIM_PWM_ConfigChannel+0x1d0>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002984:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002986:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002988:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800298a:	639e      	str	r6, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800298c:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800298e:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002990:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002992:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8002996:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002998:	6999      	ldr	r1, [r3, #24]
 800299a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800299e:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80029a0:	699a      	ldr	r2, [r3, #24]
 80029a2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 80029a6:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 80029a8:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80029aa:	2201      	movs	r2, #1
 80029ac:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80029b0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80029b4:	4618      	mov	r0, r3
 80029b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 80029b8:	2002      	movs	r0, #2
 80029ba:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80029bc:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80029be:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80029c2:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029c4:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029c6:	4e58      	ldr	r6, [pc, #352]	; (8002b28 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80029c8:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 80029cc:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 80029ce:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80029d0:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80029d2:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 80029d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80029d8:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029dc:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80029de:	ea42 320e 	orr.w	r2, r2, lr, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029e2:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029e6:	d06e      	beq.n	8002ac6 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 80029e8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80029ec:	42b3      	cmp	r3, r6
 80029ee:	d06a      	beq.n	8002ac6 <HAL_TIM_PWM_ConfigChannel+0x1a6>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80029f0:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80029f2:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 80029f4:	61dc      	str	r4, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80029f6:	641e      	str	r6, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029f8:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80029fa:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80029fc:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80029fe:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8002a02:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002a04:	69d9      	ldr	r1, [r3, #28]
 8002a06:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002a0a:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002a0c:	69da      	ldr	r2, [r3, #28]
 8002a0e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8002a12:	61da      	str	r2, [r3, #28]
      break;
 8002a14:	e7c8      	b.n	80029a8 <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002a16:	6803      	ldr	r3, [r0, #0]
  tmpccer |= OC_Config->OCPolarity;
 8002a18:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a1c:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8002a1e:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002a20:	4e41      	ldr	r6, [pc, #260]	; (8002b28 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a22:	f025 0501 	bic.w	r5, r5, #1
 8002a26:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8002a28:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8002a2a:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8002a2c:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 8002a2e:	f022 0202 	bic.w	r2, r2, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002a32:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002a36:	42b3      	cmp	r3, r6
  tmpccer |= OC_Config->OCPolarity;
 8002a38:	ea42 020e 	orr.w	r2, r2, lr
  tmpccmrx |= OC_Config->OCMode;
 8002a3c:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002a40:	d065      	beq.n	8002b0e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8002a42:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002a46:	42b3      	cmp	r3, r6
 8002a48:	d061      	beq.n	8002b0e <HAL_TIM_PWM_ConfigChannel+0x1ee>
  TIMx->CCR1 = OC_Config->Pulse;
 8002a4a:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002a4c:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002a4e:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002a50:	635e      	str	r6, [r3, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8002a52:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002a54:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002a56:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002a58:	f044 0408 	orr.w	r4, r4, #8
 8002a5c:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002a5e:	6999      	ldr	r1, [r3, #24]
 8002a60:	f021 0104 	bic.w	r1, r1, #4
 8002a64:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002a66:	699a      	ldr	r2, [r3, #24]
 8002a68:	432a      	orrs	r2, r5
 8002a6a:	619a      	str	r2, [r3, #24]
      break;
 8002a6c:	e79c      	b.n	80029a8 <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002a6e:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002a70:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002a74:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8002a76:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002a78:	4e2b      	ldr	r6, [pc, #172]	; (8002b28 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002a7a:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8002a7e:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8002a80:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8002a82:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8002a84:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8002a86:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002a8a:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002a8e:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002a90:	ea42 220e 	orr.w	r2, r2, lr, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8002a94:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002a98:	d01b      	beq.n	8002ad2 <HAL_TIM_PWM_ConfigChannel+0x1b2>
 8002a9a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002a9e:	42b3      	cmp	r3, r6
 8002aa0:	d017      	beq.n	8002ad2 <HAL_TIM_PWM_ConfigChannel+0x1b2>
  TIMx->CCR3 = OC_Config->Pulse;
 8002aa2:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002aa4:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002aa6:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8002aa8:	63de      	str	r6, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8002aaa:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002aac:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002aae:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002ab0:	f044 0408 	orr.w	r4, r4, #8
 8002ab4:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002ab6:	69d9      	ldr	r1, [r3, #28]
 8002ab8:	f021 0104 	bic.w	r1, r1, #4
 8002abc:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002abe:	69da      	ldr	r2, [r3, #28]
 8002ac0:	432a      	orrs	r2, r5
 8002ac2:	61da      	str	r2, [r3, #28]
      break;
 8002ac4:	e770      	b.n	80029a8 <HAL_TIM_PWM_ConfigChannel+0x88>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002ac6:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002ac8:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002acc:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 8002ad0:	e78e      	b.n	80029f0 <HAL_TIM_PWM_ConfigChannel+0xd0>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002ad2:	68ce      	ldr	r6, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002ad4:	698f      	ldr	r7, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002ad6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002ada:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002ade:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002ae0:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002ae4:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 8002ae6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002aea:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
 8002aee:	e7d8      	b.n	8002aa2 <HAL_TIM_PWM_ConfigChannel+0x182>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002af0:	68ce      	ldr	r6, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002af2:	698f      	ldr	r7, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002af4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002af8:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002afc:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002afe:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b02:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b08:	ea45 0586 	orr.w	r5, r5, r6, lsl #2
 8002b0c:	e73a      	b.n	8002984 <HAL_TIM_PWM_ConfigChannel+0x64>
    tmpccer |= OC_Config->OCNPolarity;
 8002b0e:	68ce      	ldr	r6, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b10:	698f      	ldr	r7, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002b12:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002b16:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b18:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002b1a:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b1e:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 8002b20:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b24:	4335      	orrs	r5, r6
 8002b26:	e790      	b.n	8002a4a <HAL_TIM_PWM_ConfigChannel+0x12a>
 8002b28:	40010000 	.word	0x40010000

08002b2c <HAL_TIM_OC_DelayElapsedCallback>:
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop

08002b30 <HAL_TIM_IC_CaptureCallback>:
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop

08002b34 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop

08002b38 <HAL_TIM_TriggerCallback>:
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop

08002b3c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b3c:	6803      	ldr	r3, [r0, #0]
 8002b3e:	691a      	ldr	r2, [r3, #16]
 8002b40:	0791      	lsls	r1, r2, #30
{
 8002b42:	b510      	push	{r4, lr}
 8002b44:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b46:	d502      	bpl.n	8002b4e <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b48:	68da      	ldr	r2, [r3, #12]
 8002b4a:	0792      	lsls	r2, r2, #30
 8002b4c:	d462      	bmi.n	8002c14 <HAL_TIM_IRQHandler+0xd8>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b4e:	691a      	ldr	r2, [r3, #16]
 8002b50:	0750      	lsls	r0, r2, #29
 8002b52:	d502      	bpl.n	8002b5a <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b54:	68da      	ldr	r2, [r3, #12]
 8002b56:	0751      	lsls	r1, r2, #29
 8002b58:	d449      	bmi.n	8002bee <HAL_TIM_IRQHandler+0xb2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b5a:	691a      	ldr	r2, [r3, #16]
 8002b5c:	0712      	lsls	r2, r2, #28
 8002b5e:	d502      	bpl.n	8002b66 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002b60:	68da      	ldr	r2, [r3, #12]
 8002b62:	0710      	lsls	r0, r2, #28
 8002b64:	d431      	bmi.n	8002bca <HAL_TIM_IRQHandler+0x8e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002b66:	691a      	ldr	r2, [r3, #16]
 8002b68:	06d2      	lsls	r2, r2, #27
 8002b6a:	d502      	bpl.n	8002b72 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002b6c:	68da      	ldr	r2, [r3, #12]
 8002b6e:	06d0      	lsls	r0, r2, #27
 8002b70:	d418      	bmi.n	8002ba4 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002b72:	691a      	ldr	r2, [r3, #16]
 8002b74:	07d1      	lsls	r1, r2, #31
 8002b76:	d502      	bpl.n	8002b7e <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002b78:	68da      	ldr	r2, [r3, #12]
 8002b7a:	07d2      	lsls	r2, r2, #31
 8002b7c:	d46b      	bmi.n	8002c56 <HAL_TIM_IRQHandler+0x11a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002b7e:	691a      	ldr	r2, [r3, #16]
 8002b80:	0610      	lsls	r0, r2, #24
 8002b82:	d502      	bpl.n	8002b8a <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002b84:	68da      	ldr	r2, [r3, #12]
 8002b86:	0611      	lsls	r1, r2, #24
 8002b88:	d46d      	bmi.n	8002c66 <HAL_TIM_IRQHandler+0x12a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002b8a:	691a      	ldr	r2, [r3, #16]
 8002b8c:	0652      	lsls	r2, r2, #25
 8002b8e:	d502      	bpl.n	8002b96 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002b90:	68da      	ldr	r2, [r3, #12]
 8002b92:	0650      	lsls	r0, r2, #25
 8002b94:	d457      	bmi.n	8002c46 <HAL_TIM_IRQHandler+0x10a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002b96:	691a      	ldr	r2, [r3, #16]
 8002b98:	0691      	lsls	r1, r2, #26
 8002b9a:	d502      	bpl.n	8002ba2 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002b9c:	68da      	ldr	r2, [r3, #12]
 8002b9e:	0692      	lsls	r2, r2, #26
 8002ba0:	d449      	bmi.n	8002c36 <HAL_TIM_IRQHandler+0xfa>
 8002ba2:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ba4:	f06f 0210 	mvn.w	r2, #16
 8002ba8:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002baa:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bac:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bae:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bb2:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002bb4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bb6:	d161      	bne.n	8002c7c <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bb8:	f7ff ffb8 	bl	8002b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bbc:	4620      	mov	r0, r4
 8002bbe:	f7ff ffb9 	bl	8002b34 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	6823      	ldr	r3, [r4, #0]
 8002bc6:	7722      	strb	r2, [r4, #28]
 8002bc8:	e7d3      	b.n	8002b72 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002bca:	f06f 0208 	mvn.w	r2, #8
 8002bce:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bd0:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bd2:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bd4:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bd6:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002bd8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bda:	d155      	bne.n	8002c88 <HAL_TIM_IRQHandler+0x14c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bdc:	f7ff ffa6 	bl	8002b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002be0:	4620      	mov	r0, r4
 8002be2:	f7ff ffa7 	bl	8002b34 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002be6:	2200      	movs	r2, #0
 8002be8:	6823      	ldr	r3, [r4, #0]
 8002bea:	7722      	strb	r2, [r4, #28]
 8002bec:	e7bb      	b.n	8002b66 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002bee:	f06f 0204 	mvn.w	r2, #4
 8002bf2:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002bf4:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002bf6:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002bf8:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002bfc:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002bfe:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c00:	d13f      	bne.n	8002c82 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c02:	f7ff ff93 	bl	8002b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c06:	4620      	mov	r0, r4
 8002c08:	f7ff ff94 	bl	8002b34 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	6823      	ldr	r3, [r4, #0]
 8002c10:	7722      	strb	r2, [r4, #28]
 8002c12:	e7a2      	b.n	8002b5a <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c14:	f06f 0202 	mvn.w	r2, #2
 8002c18:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c1a:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c1c:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c1e:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c20:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c22:	d128      	bne.n	8002c76 <HAL_TIM_IRQHandler+0x13a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c24:	f7ff ff82 	bl	8002b2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c28:	4620      	mov	r0, r4
 8002c2a:	f7ff ff83 	bl	8002b34 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c2e:	2200      	movs	r2, #0
 8002c30:	6823      	ldr	r3, [r4, #0]
 8002c32:	7722      	strb	r2, [r4, #28]
 8002c34:	e78b      	b.n	8002b4e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c36:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8002c3a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c3c:	611a      	str	r2, [r3, #16]
}
 8002c3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8002c42:	f000 b847 	b.w	8002cd4 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002c46:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002c4a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002c4c:	4620      	mov	r0, r4
 8002c4e:	f7ff ff73 	bl	8002b38 <HAL_TIM_TriggerCallback>
 8002c52:	6823      	ldr	r3, [r4, #0]
 8002c54:	e79f      	b.n	8002b96 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c56:	f06f 0201 	mvn.w	r2, #1
 8002c5a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c5c:	4620      	mov	r0, r4
 8002c5e:	f000 fa0b 	bl	8003078 <HAL_TIM_PeriodElapsedCallback>
 8002c62:	6823      	ldr	r3, [r4, #0]
 8002c64:	e78b      	b.n	8002b7e <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c66:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c6a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002c6c:	4620      	mov	r0, r4
 8002c6e:	f000 f833 	bl	8002cd8 <HAL_TIMEx_BreakCallback>
 8002c72:	6823      	ldr	r3, [r4, #0]
 8002c74:	e789      	b.n	8002b8a <HAL_TIM_IRQHandler+0x4e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002c76:	f7ff ff5b 	bl	8002b30 <HAL_TIM_IC_CaptureCallback>
 8002c7a:	e7d8      	b.n	8002c2e <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c7c:	f7ff ff58 	bl	8002b30 <HAL_TIM_IC_CaptureCallback>
 8002c80:	e79f      	b.n	8002bc2 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c82:	f7ff ff55 	bl	8002b30 <HAL_TIM_IC_CaptureCallback>
 8002c86:	e7c1      	b.n	8002c0c <HAL_TIM_IRQHandler+0xd0>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c88:	f7ff ff52 	bl	8002b30 <HAL_TIM_IC_CaptureCallback>
 8002c8c:	e7ab      	b.n	8002be6 <HAL_TIM_IRQHandler+0xaa>
 8002c8e:	bf00      	nop

08002c90 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c90:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8002c94:	2a01      	cmp	r2, #1
 8002c96:	d01a      	beq.n	8002cce <HAL_TIMEx_MasterConfigSynchronization+0x3e>
{
 8002c98:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c9a:	2202      	movs	r2, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c9c:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002c9e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
 8002ca2:	4603      	mov	r3, r0
  tmpcr2 = htim->Instance->CR2;
 8002ca4:	6860      	ldr	r0, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ca6:	68a2      	ldr	r2, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ca8:	680e      	ldr	r6, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002caa:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002cac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  tmpcr2 &= ~TIM_CR2_MMS;
 8002cb0:	f020 0170 	bic.w	r1, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002cb4:	4331      	orrs	r1, r6
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002cb6:	432a      	orrs	r2, r5

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002cb8:	2601      	movs	r6, #1

  __HAL_UNLOCK(htim);
 8002cba:	2500      	movs	r5, #0
  htim->Instance->CR2 = tmpcr2;
 8002cbc:	6061      	str	r1, [r4, #4]

  return HAL_OK;
 8002cbe:	4628      	mov	r0, r5
  htim->Instance->SMCR = tmpsmcr;
 8002cc0:	60a2      	str	r2, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002cc2:	f883 603d 	strb.w	r6, [r3, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002cc6:	f883 503c 	strb.w	r5, [r3, #60]	; 0x3c
}
 8002cca:	bc70      	pop	{r4, r5, r6}
 8002ccc:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002cce:	2002      	movs	r0, #2
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop

08002cd4 <HAL_TIMEx_CommutCallback>:
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop

08002cd8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop

08002cdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ce0:	6804      	ldr	r4, [r0, #0]
 8002ce2:	6922      	ldr	r2, [r4, #16]
{
 8002ce4:	4682      	mov	sl, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ce6:	68c0      	ldr	r0, [r0, #12]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ce8:	f8da 101c 	ldr.w	r1, [sl, #28]
 8002cec:	f8da 3008 	ldr.w	r3, [sl, #8]
 8002cf0:	f8da 6010 	ldr.w	r6, [sl, #16]
 8002cf4:	f8da 5014 	ldr.w	r5, [sl, #20]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cf8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002cfc:	4302      	orrs	r2, r0
 8002cfe:	6122      	str	r2, [r4, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002d00:	68e2      	ldr	r2, [r4, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d02:	f8da 0018 	ldr.w	r0, [sl, #24]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d06:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR1,
 8002d08:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d0c:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1,
 8002d0e:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d12:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 8002d14:	4313      	orrs	r3, r2
 8002d16:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d18:	6963      	ldr	r3, [r4, #20]
 8002d1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d1e:	4303      	orrs	r3, r0

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d20:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d24:	6163      	str	r3, [r4, #20]
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d26:	4bab      	ldr	r3, [pc, #684]	; (8002fd4 <UART_SetConfig+0x2f8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d28:	d061      	beq.n	8002dee <UART_SetConfig+0x112>
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d2a:	429c      	cmp	r4, r3
 8002d2c:	f000 8101 	beq.w	8002f32 <UART_SetConfig+0x256>
 8002d30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d34:	429c      	cmp	r4, r3
 8002d36:	f000 80fc 	beq.w	8002f32 <UART_SetConfig+0x256>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002d3a:	f7ff fa4f 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 8002d3e:	4fa6      	ldr	r7, [pc, #664]	; (8002fd8 <UART_SetConfig+0x2fc>)
 8002d40:	f8da 3004 	ldr.w	r3, [sl, #4]
 8002d44:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d48:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d52:	fba7 2303 	umull	r2, r3, r7, r3
 8002d56:	095b      	lsrs	r3, r3, #5
 8002d58:	011d      	lsls	r5, r3, #4
 8002d5a:	f7ff fa3f 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 8002d5e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8002d62:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d6c:	fbb0 f6f3 	udiv	r6, r0, r3
 8002d70:	f7ff fa34 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 8002d74:	f8da 2004 	ldr.w	r2, [sl, #4]
 8002d78:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d7c:	0093      	lsls	r3, r2, #2
 8002d7e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d82:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d86:	fba7 2303 	umull	r2, r3, r7, r3
 8002d8a:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002d8e:	095b      	lsrs	r3, r3, #5
 8002d90:	fb09 6313 	mls	r3, r9, r3, r6
 8002d94:	011b      	lsls	r3, r3, #4
 8002d96:	3332      	adds	r3, #50	; 0x32
 8002d98:	fba7 2303 	umull	r2, r3, r7, r3
 8002d9c:	095b      	lsrs	r3, r3, #5
 8002d9e:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8002da2:	f7ff fa1b 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 8002da6:	f8da 2004 	ldr.w	r2, [sl, #4]
 8002daa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002dae:	0093      	lsls	r3, r2, #2
 8002db0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002db4:	fbb0 f8f3 	udiv	r8, r0, r3
 8002db8:	f7ff fa10 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 8002dbc:	f8da 3004 	ldr.w	r3, [sl, #4]
 8002dc0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002dca:	fbb0 f0f3 	udiv	r0, r0, r3
 8002dce:	fba7 3000 	umull	r3, r0, r7, r0
 8002dd2:	0940      	lsrs	r0, r0, #5
 8002dd4:	fb09 8310 	mls	r3, r9, r0, r8
 8002dd8:	011b      	lsls	r3, r3, #4
 8002dda:	3332      	adds	r3, #50	; 0x32
 8002ddc:	fba7 2303 	umull	r2, r3, r7, r3
 8002de0:	f3c3 1343 	ubfx	r3, r3, #5, #4
 8002de4:	4333      	orrs	r3, r6
 8002de6:	442b      	add	r3, r5
 8002de8:	60a3      	str	r3, [r4, #8]
 8002dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002dee:	429c      	cmp	r4, r3
 8002df0:	d05d      	beq.n	8002eae <UART_SetConfig+0x1d2>
 8002df2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002df6:	429c      	cmp	r4, r3
 8002df8:	d059      	beq.n	8002eae <UART_SetConfig+0x1d2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002dfa:	f7ff f9ef 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 8002dfe:	4f76      	ldr	r7, [pc, #472]	; (8002fd8 <UART_SetConfig+0x2fc>)
 8002e00:	f8da 3004 	ldr.w	r3, [sl, #4]
 8002e04:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e08:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e12:	fba7 2303 	umull	r2, r3, r7, r3
 8002e16:	095b      	lsrs	r3, r3, #5
 8002e18:	011e      	lsls	r6, r3, #4
 8002e1a:	f7ff f9df 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 8002e1e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8002e22:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e2c:	fbb0 f5f3 	udiv	r5, r0, r3
 8002e30:	f7ff f9d4 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 8002e34:	f8da 2004 	ldr.w	r2, [sl, #4]
 8002e38:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e3c:	0053      	lsls	r3, r2, #1
 8002e3e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e42:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e46:	fba7 2303 	umull	r2, r3, r7, r3
 8002e4a:	095b      	lsrs	r3, r3, #5
 8002e4c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002e50:	fb09 5313 	mls	r3, r9, r3, r5
 8002e54:	00db      	lsls	r3, r3, #3
 8002e56:	3332      	adds	r3, #50	; 0x32
 8002e58:	fba7 2303 	umull	r2, r3, r7, r3
 8002e5c:	091b      	lsrs	r3, r3, #4
 8002e5e:	f403 75f8 	and.w	r5, r3, #496	; 0x1f0
 8002e62:	f7ff f9bb 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 8002e66:	f8da 2004 	ldr.w	r2, [sl, #4]
 8002e6a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e6e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e72:	0053      	lsls	r3, r2, #1
 8002e74:	fbb0 f8f3 	udiv	r8, r0, r3
 8002e78:	f7ff f9b0 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 8002e7c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8002e80:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e84:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e8e:	fba7 2303 	umull	r2, r3, r7, r3
 8002e92:	095b      	lsrs	r3, r3, #5
 8002e94:	fb09 8313 	mls	r3, r9, r3, r8
 8002e98:	00db      	lsls	r3, r3, #3
 8002e9a:	3332      	adds	r3, #50	; 0x32
 8002e9c:	fba7 2303 	umull	r2, r3, r7, r3
 8002ea0:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002ea4:	4433      	add	r3, r6
 8002ea6:	442b      	add	r3, r5
 8002ea8:	60a3      	str	r3, [r4, #8]
 8002eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002eae:	f7ff f9a5 	bl	80021fc <HAL_RCC_GetPCLK2Freq>
 8002eb2:	4f49      	ldr	r7, [pc, #292]	; (8002fd8 <UART_SetConfig+0x2fc>)
 8002eb4:	f8da 3004 	ldr.w	r3, [sl, #4]
 8002eb8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002ebc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ec6:	fba7 2303 	umull	r2, r3, r7, r3
 8002eca:	095b      	lsrs	r3, r3, #5
 8002ecc:	011e      	lsls	r6, r3, #4
 8002ece:	f7ff f995 	bl	80021fc <HAL_RCC_GetPCLK2Freq>
 8002ed2:	f8da 3004 	ldr.w	r3, [sl, #4]
 8002ed6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002ee0:	fbb0 f5f3 	udiv	r5, r0, r3
 8002ee4:	f7ff f98a 	bl	80021fc <HAL_RCC_GetPCLK2Freq>
 8002ee8:	f8da 2004 	ldr.w	r2, [sl, #4]
 8002eec:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002ef0:	0053      	lsls	r3, r2, #1
 8002ef2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002ef6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002efa:	fba7 2303 	umull	r2, r3, r7, r3
 8002efe:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002f02:	095b      	lsrs	r3, r3, #5
 8002f04:	fb09 5313 	mls	r3, r9, r3, r5
 8002f08:	00db      	lsls	r3, r3, #3
 8002f0a:	3332      	adds	r3, #50	; 0x32
 8002f0c:	fba7 2303 	umull	r2, r3, r7, r3
 8002f10:	091b      	lsrs	r3, r3, #4
 8002f12:	f403 75f8 	and.w	r5, r3, #496	; 0x1f0
 8002f16:	f7ff f971 	bl	80021fc <HAL_RCC_GetPCLK2Freq>
 8002f1a:	f8da 2004 	ldr.w	r2, [sl, #4]
 8002f1e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f22:	0053      	lsls	r3, r2, #1
 8002f24:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f28:	fbb0 f8f3 	udiv	r8, r0, r3
 8002f2c:	f7ff f966 	bl	80021fc <HAL_RCC_GetPCLK2Freq>
 8002f30:	e7a4      	b.n	8002e7c <UART_SetConfig+0x1a0>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002f32:	f7ff f963 	bl	80021fc <HAL_RCC_GetPCLK2Freq>
 8002f36:	4f28      	ldr	r7, [pc, #160]	; (8002fd8 <UART_SetConfig+0x2fc>)
 8002f38:	f8da 3004 	ldr.w	r3, [sl, #4]
 8002f3c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f40:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f4a:	fba7 2303 	umull	r2, r3, r7, r3
 8002f4e:	095b      	lsrs	r3, r3, #5
 8002f50:	011d      	lsls	r5, r3, #4
 8002f52:	f7ff f953 	bl	80021fc <HAL_RCC_GetPCLK2Freq>
 8002f56:	f8da 3004 	ldr.w	r3, [sl, #4]
 8002f5a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f64:	fbb0 f6f3 	udiv	r6, r0, r3
 8002f68:	f7ff f948 	bl	80021fc <HAL_RCC_GetPCLK2Freq>
 8002f6c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8002f70:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f74:	0093      	lsls	r3, r2, #2
 8002f76:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f7e:	fba7 2303 	umull	r2, r3, r7, r3
 8002f82:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002f86:	095b      	lsrs	r3, r3, #5
 8002f88:	fb09 6313 	mls	r3, r9, r3, r6
 8002f8c:	011b      	lsls	r3, r3, #4
 8002f8e:	3332      	adds	r3, #50	; 0x32
 8002f90:	fba7 2303 	umull	r2, r3, r7, r3
 8002f94:	095b      	lsrs	r3, r3, #5
 8002f96:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8002f9a:	f7ff f92f 	bl	80021fc <HAL_RCC_GetPCLK2Freq>
 8002f9e:	f8da 2004 	ldr.w	r2, [sl, #4]
 8002fa2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002fa6:	0093      	lsls	r3, r2, #2
 8002fa8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002fac:	fbb0 f8f3 	udiv	r8, r0, r3
 8002fb0:	f7ff f924 	bl	80021fc <HAL_RCC_GetPCLK2Freq>
 8002fb4:	f8da 3004 	ldr.w	r3, [sl, #4]
 8002fb8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002fbc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fc6:	fba7 2303 	umull	r2, r3, r7, r3
 8002fca:	095b      	lsrs	r3, r3, #5
 8002fcc:	fb09 8313 	mls	r3, r9, r3, r8
 8002fd0:	e702      	b.n	8002dd8 <UART_SetConfig+0xfc>
 8002fd2:	bf00      	nop
 8002fd4:	40011000 	.word	0x40011000
 8002fd8:	51eb851f 	.word	0x51eb851f

08002fdc <HAL_UART_Init>:
  if (huart == NULL)
 8002fdc:	b360      	cbz	r0, 8003038 <HAL_UART_Init+0x5c>
{
 8002fde:	b538      	push	{r3, r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8002fe0:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002fe4:	4604      	mov	r4, r0
 8002fe6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002fea:	b303      	cbz	r3, 800302e <HAL_UART_Init+0x52>
  __HAL_UART_DISABLE(huart);
 8002fec:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002fee:	2324      	movs	r3, #36	; 0x24
 8002ff0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002ff4:	68d3      	ldr	r3, [r2, #12]
 8002ff6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ffa:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002ffc:	4620      	mov	r0, r4
 8002ffe:	f7ff fe6d 	bl	8002cdc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003002:	6823      	ldr	r3, [r4, #0]
 8003004:	691a      	ldr	r2, [r3, #16]
 8003006:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800300a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800300c:	695a      	ldr	r2, [r3, #20]
 800300e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003012:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003014:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003016:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8003018:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 800301a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800301e:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 8003020:	4628      	mov	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003022:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003024:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003028:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
  return HAL_OK;
 800302c:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 800302e:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8003032:	f001 f955 	bl	80042e0 <HAL_UART_MspInit>
 8003036:	e7d9      	b.n	8002fec <HAL_UART_Init+0x10>
    return HAL_ERROR;
 8003038:	2001      	movs	r0, #1
 800303a:	4770      	bx	lr

0800303c <HAL_CAN_RxFifo0MsgPendingCallback>:
	HAL_CAN_Start(&hcan1);
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
 {
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
	   HAL_CAN_GetRxMessage(hcan,CAN_RX_FIFO0,&RXmsg,RxFIFO_Data);
 8003044:	4b08      	ldr	r3, [pc, #32]	; (8003068 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8003046:	4a09      	ldr	r2, [pc, #36]	; (800306c <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8003048:	2100      	movs	r1, #0
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f7fe fac2 	bl	80015d4 <HAL_CAN_GetRxMessage>
	   CanRxFlag=true;
 8003050:	4b07      	ldr	r3, [pc, #28]	; (8003070 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8003052:	2201      	movs	r2, #1
 8003054:	701a      	strb	r2, [r3, #0]
	   HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8003056:	2120      	movs	r1, #32
 8003058:	4806      	ldr	r0, [pc, #24]	; (8003074 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 800305a:	f7fe ff65 	bl	8001f28 <HAL_GPIO_TogglePin>

 }
 800305e:	bf00      	nop
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	2000011c 	.word	0x2000011c
 800306c:	20000124 	.word	0x20000124
 8003070:	20000140 	.word	0x20000140
 8003074:	40020000 	.word	0x40020000

08003078 <HAL_TIM_PeriodElapsedCallback>:
#include "LowlayerHandel.hpp"
extern LowlayerHandelTypedef *plow;
bool IntFlag=false;
int warikan=0;
 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 			{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
	 	 	 	if(htim->Instance==TIM6)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a05      	ldr	r2, [pc, #20]	; (800309c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d102      	bne.n	8003090 <HAL_TIM_PeriodElapsedCallback+0x18>
	 	 	 		{
 					IntFlag=true;
 800308a:	4b05      	ldr	r3, [pc, #20]	; (80030a0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800308c:	2201      	movs	r2, #1
 800308e:	701a      	strb	r2, [r3, #0]

 					}

 			}
 8003090:	bf00      	nop
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr
 800309c:	40001000 	.word	0x40001000
 80030a0:	20000144 	.word	0x20000144

080030a4 <_ZN3LCD6LCD_RWEc>:
 *      Author: T
 */

#include <LCD/LCD.hpp>

void LCD::LCD_RW(char act){
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	460b      	mov	r3, r1
 80030ae:	70fb      	strb	r3, [r7, #3]

}
 80030b0:	bf00      	nop
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr

080030bc <_ZN3LCD5LCD_EEc>:

void LCD::LCD_E(char act)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	460b      	mov	r3, r1
 80030c6:	70fb      	strb	r3, [r7, #3]
	if(act){
 80030c8:	78fb      	ldrb	r3, [r7, #3]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d005      	beq.n	80030da <_ZN3LCD5LCD_EEc+0x1e>
			HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 80030ce:	2201      	movs	r2, #1
 80030d0:	2101      	movs	r1, #1
 80030d2:	4806      	ldr	r0, [pc, #24]	; (80030ec <_ZN3LCD5LCD_EEc+0x30>)
 80030d4:	f7fe ff24 	bl	8001f20 <HAL_GPIO_WritePin>
		}else{
			HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
		}
}
 80030d8:	e004      	b.n	80030e4 <_ZN3LCD5LCD_EEc+0x28>
			HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 80030da:	2200      	movs	r2, #0
 80030dc:	2101      	movs	r1, #1
 80030de:	4803      	ldr	r0, [pc, #12]	; (80030ec <_ZN3LCD5LCD_EEc+0x30>)
 80030e0:	f7fe ff1e 	bl	8001f20 <HAL_GPIO_WritePin>
}
 80030e4:	bf00      	nop
 80030e6:	3708      	adds	r7, #8
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	40020800 	.word	0x40020800

080030f0 <_ZN3LCD6LCD_RSEc>:

void LCD::LCD_RS(char act)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	460b      	mov	r3, r1
 80030fa:	70fb      	strb	r3, [r7, #3]
	if(act){
 80030fc:	78fb      	ldrb	r3, [r7, #3]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d005      	beq.n	800310e <_ZN3LCD6LCD_RSEc+0x1e>
			HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_SET);
 8003102:	2201      	movs	r2, #1
 8003104:	2102      	movs	r1, #2
 8003106:	4806      	ldr	r0, [pc, #24]	; (8003120 <_ZN3LCD6LCD_RSEc+0x30>)
 8003108:	f7fe ff0a 	bl	8001f20 <HAL_GPIO_WritePin>
		}else{
			HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
		}
}
 800310c:	e004      	b.n	8003118 <_ZN3LCD6LCD_RSEc+0x28>
			HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 800310e:	2200      	movs	r2, #0
 8003110:	2102      	movs	r1, #2
 8003112:	4803      	ldr	r0, [pc, #12]	; (8003120 <_ZN3LCD6LCD_RSEc+0x30>)
 8003114:	f7fe ff04 	bl	8001f20 <HAL_GPIO_WritePin>
}
 8003118:	bf00      	nop
 800311a:	3708      	adds	r7, #8
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	40020800 	.word	0x40020800

08003124 <_ZN3LCD7LCD_OUTEi>:

void LCD::LCD_OUT(int dat)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
	int pin;
	pin = dat & 0x0f0;
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003134:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	b29b      	uxth	r3, r3
 800313a:	2201      	movs	r2, #1
 800313c:	4619      	mov	r1, r3
 800313e:	4809      	ldr	r0, [pc, #36]	; (8003164 <_ZN3LCD7LCD_OUTEi+0x40>)
 8003140:	f7fe feee 	bl	8001f20 <HAL_GPIO_WritePin>
	pin = (~pin) & 0x0f0;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	43db      	mvns	r3, r3
 8003148:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800314c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	b29b      	uxth	r3, r3
 8003152:	2200      	movs	r2, #0
 8003154:	4619      	mov	r1, r3
 8003156:	4803      	ldr	r0, [pc, #12]	; (8003164 <_ZN3LCD7LCD_OUTEi+0x40>)
 8003158:	f7fe fee2 	bl	8001f20 <HAL_GPIO_WritePin>

}
 800315c:	bf00      	nop
 800315e:	3710      	adds	r7, #16
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	40020400 	.word	0x40020400

08003168 <_ZN3LCD10lcd_write8Ecc>:

void LCD::lcd_write8(char reg, char dat)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	460b      	mov	r3, r1
 8003172:	70fb      	strb	r3, [r7, #3]
 8003174:	4613      	mov	r3, r2
 8003176:	70bb      	strb	r3, [r7, #2]
	LCD_RS(reg);
 8003178:	78fb      	ldrb	r3, [r7, #3]
 800317a:	4619      	mov	r1, r3
 800317c:	6878      	ldr	r0, [r7, #4]
 800317e:	f7ff ffb7 	bl	80030f0 <_ZN3LCD6LCD_RSEc>
		LCD_OUT(dat);
 8003182:	78bb      	ldrb	r3, [r7, #2]
 8003184:	4619      	mov	r1, r3
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f7ff ffcc 	bl	8003124 <_ZN3LCD7LCD_OUTEi>
		LCD_E(ON);
 800318c:	2101      	movs	r1, #1
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f7ff ff94 	bl	80030bc <_ZN3LCD5LCD_EEc>
		HAL_Delay(1);
 8003194:	2001      	movs	r0, #1
 8003196:	f7fe f989 	bl	80014ac <HAL_Delay>
		LCD_E(OFF);
 800319a:	2100      	movs	r1, #0
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f7ff ff8d 	bl	80030bc <_ZN3LCD5LCD_EEc>
		HAL_Delay(2);
 80031a2:	2002      	movs	r0, #2
 80031a4:	f7fe f982 	bl	80014ac <HAL_Delay>
}
 80031a8:	bf00      	nop
 80031aa:	3708      	adds	r7, #8
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <_ZN3LCD9lcd_writeEcc>:

void LCD::lcd_write(char reg, char dat)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	460b      	mov	r3, r1
 80031ba:	70fb      	strb	r3, [r7, #3]
 80031bc:	4613      	mov	r3, r2
 80031be:	70bb      	strb	r3, [r7, #2]
	LCD_RS(reg);
 80031c0:	78fb      	ldrb	r3, [r7, #3]
 80031c2:	4619      	mov	r1, r3
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f7ff ff93 	bl	80030f0 <_ZN3LCD6LCD_RSEc>
		LCD_OUT(dat);//output_b
 80031ca:	78bb      	ldrb	r3, [r7, #2]
 80031cc:	4619      	mov	r1, r3
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f7ff ffa8 	bl	8003124 <_ZN3LCD7LCD_OUTEi>
		LCD_E(ON);
 80031d4:	2101      	movs	r1, #1
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f7ff ff70 	bl	80030bc <_ZN3LCD5LCD_EEc>
		HAL_Delay(1);
 80031dc:	2001      	movs	r0, #1
 80031de:	f7fe f965 	bl	80014ac <HAL_Delay>
		LCD_E(OFF);
 80031e2:	2100      	movs	r1, #0
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	f7ff ff69 	bl	80030bc <_ZN3LCD5LCD_EEc>
		dat<<=4;
 80031ea:	78bb      	ldrb	r3, [r7, #2]
 80031ec:	011b      	lsls	r3, r3, #4
 80031ee:	70bb      	strb	r3, [r7, #2]
		LCD_OUT(dat);
 80031f0:	78bb      	ldrb	r3, [r7, #2]
 80031f2:	4619      	mov	r1, r3
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f7ff ff95 	bl	8003124 <_ZN3LCD7LCD_OUTEi>
		LCD_E(ON);
 80031fa:	2101      	movs	r1, #1
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f7ff ff5d 	bl	80030bc <_ZN3LCD5LCD_EEc>
		HAL_Delay(1);
 8003202:	2001      	movs	r0, #1
 8003204:	f7fe f952 	bl	80014ac <HAL_Delay>
		LCD_E(OFF);
 8003208:	2100      	movs	r1, #0
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f7ff ff56 	bl	80030bc <_ZN3LCD5LCD_EEc>
}
 8003210:	bf00      	nop
 8003212:	3708      	adds	r7, #8
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <_ZN3LCD6LcdClsEv>:

void LCD::LcdCls()
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
	lcd_write(CMD, 1);
 8003220:	2201      	movs	r2, #1
 8003222:	2100      	movs	r1, #0
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f7ff ffc3 	bl	80031b0 <_ZN3LCD9lcd_writeEcc>
}
 800322a:	bf00      	nop
 800322c:	3708      	adds	r7, #8
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <_ZN3LCD7LcdPutcEc>:

void LCD::LcdPutc(char c)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b082      	sub	sp, #8
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]
 800323a:	460b      	mov	r3, r1
 800323c:	70fb      	strb	r3, [r7, #3]
	lcd_write(CMD, 1);
 800323e:	2201      	movs	r2, #1
 8003240:	2100      	movs	r1, #0
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f7ff ffb4 	bl	80031b0 <_ZN3LCD9lcd_writeEcc>
}
 8003248:	bf00      	nop
 800324a:	3708      	adds	r7, #8
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}

08003250 <_ZN3LCD14LcdDisplayModeEccc>:
void LCD::LcdDisplayMode(char disp, char cursor, char blink)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b084      	sub	sp, #16
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	4608      	mov	r0, r1
 800325a:	4611      	mov	r1, r2
 800325c:	461a      	mov	r2, r3
 800325e:	4603      	mov	r3, r0
 8003260:	70fb      	strb	r3, [r7, #3]
 8003262:	460b      	mov	r3, r1
 8003264:	70bb      	strb	r3, [r7, #2]
 8003266:	4613      	mov	r3, r2
 8003268:	707b      	strb	r3, [r7, #1]
	char mode = 0x08;
 800326a:	2308      	movs	r3, #8
 800326c:	73fb      	strb	r3, [r7, #15]
		if(disp) mode |= 0x04;
 800326e:	78fb      	ldrb	r3, [r7, #3]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d003      	beq.n	800327c <_ZN3LCD14LcdDisplayModeEccc+0x2c>
 8003274:	7bfb      	ldrb	r3, [r7, #15]
 8003276:	f043 0304 	orr.w	r3, r3, #4
 800327a:	73fb      	strb	r3, [r7, #15]
		if(cursor) mode |= 0x02;
 800327c:	78bb      	ldrb	r3, [r7, #2]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d003      	beq.n	800328a <_ZN3LCD14LcdDisplayModeEccc+0x3a>
 8003282:	7bfb      	ldrb	r3, [r7, #15]
 8003284:	f043 0302 	orr.w	r3, r3, #2
 8003288:	73fb      	strb	r3, [r7, #15]
		if(blink) mode |= 0x01;
 800328a:	787b      	ldrb	r3, [r7, #1]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d003      	beq.n	8003298 <_ZN3LCD14LcdDisplayModeEccc+0x48>
 8003290:	7bfb      	ldrb	r3, [r7, #15]
 8003292:	f043 0301 	orr.w	r3, r3, #1
 8003296:	73fb      	strb	r3, [r7, #15]
		lcd_write(CMD, mode);
 8003298:	7bfb      	ldrb	r3, [r7, #15]
 800329a:	461a      	mov	r2, r3
 800329c:	2100      	movs	r1, #0
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f7ff ff86 	bl	80031b0 <_ZN3LCD9lcd_writeEcc>
}
 80032a4:	bf00      	nop
 80032a6:	3710      	adds	r7, #16
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}

080032ac <_ZN3LCD7LcdInitEv>:

void LCD::LcdInit()
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
	// LCD
		LCD_RW(OUT);
 80032b4:	2100      	movs	r1, #0
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f7ff fef4 	bl	80030a4 <_ZN3LCD6LCD_RWEc>
		HAL_Delay(30);
 80032bc:	201e      	movs	r0, #30
 80032be:	f7fe f8f5 	bl	80014ac <HAL_Delay>
		lcd_write8(CMD, 0x30);		// Function 8bit
 80032c2:	2230      	movs	r2, #48	; 0x30
 80032c4:	2100      	movs	r1, #0
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f7ff ff4e 	bl	8003168 <_ZN3LCD10lcd_write8Ecc>
		HAL_Delay(5);
 80032cc:	2005      	movs	r0, #5
 80032ce:	f7fe f8ed 	bl	80014ac <HAL_Delay>
		lcd_write8(CMD, 0x30);		// Function 8bit
 80032d2:	2230      	movs	r2, #48	; 0x30
 80032d4:	2100      	movs	r1, #0
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f7ff ff46 	bl	8003168 <_ZN3LCD10lcd_write8Ecc>
		HAL_Delay(5);
 80032dc:	2005      	movs	r0, #5
 80032de:	f7fe f8e5 	bl	80014ac <HAL_Delay>
		lcd_write8(CMD, 0x30);		// Function 8bit
 80032e2:	2230      	movs	r2, #48	; 0x30
 80032e4:	2100      	movs	r1, #0
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f7ff ff3e 	bl	8003168 <_ZN3LCD10lcd_write8Ecc>
		HAL_Delay(5);
 80032ec:	2005      	movs	r0, #5
 80032ee:	f7fe f8dd 	bl	80014ac <HAL_Delay>

		lcd_write8(CMD, 0x20);		// Function 4bit
 80032f2:	2220      	movs	r2, #32
 80032f4:	2100      	movs	r1, #0
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f7ff ff36 	bl	8003168 <_ZN3LCD10lcd_write8Ecc>
		HAL_Delay(5);
 80032fc:	2005      	movs	r0, #5
 80032fe:	f7fe f8d5 	bl	80014ac <HAL_Delay>
		lcd_write8(CMD, 0x20);		// Function 4bit
 8003302:	2220      	movs	r2, #32
 8003304:	2100      	movs	r1, #0
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f7ff ff2e 	bl	8003168 <_ZN3LCD10lcd_write8Ecc>
		HAL_Delay(5);
 800330c:	2005      	movs	r0, #5
 800330e:	f7fe f8cd 	bl	80014ac <HAL_Delay>
		lcd_write8(CMD, 0x20);		// Function 4bit
 8003312:	2220      	movs	r2, #32
 8003314:	2100      	movs	r1, #0
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f7ff ff26 	bl	8003168 <_ZN3LCD10lcd_write8Ecc>
		HAL_Delay(5);
 800331c:	2005      	movs	r0, #5
 800331e:	f7fe f8c5 	bl	80014ac <HAL_Delay>

		LcdDisplayMode(0, 0, 0);
 8003322:	2300      	movs	r3, #0
 8003324:	2200      	movs	r2, #0
 8003326:	2100      	movs	r1, #0
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f7ff ff91 	bl	8003250 <_ZN3LCD14LcdDisplayModeEccc>
		HAL_Delay(5);
 800332e:	2005      	movs	r0, #5
 8003330:	f7fe f8bc 	bl	80014ac <HAL_Delay>
		LcdCls();
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f7ff ff6f 	bl	8003218 <_ZN3LCD6LcdClsEv>
		HAL_Delay(5);
 800333a:	2005      	movs	r0, #5
 800333c:	f7fe f8b6 	bl	80014ac <HAL_Delay>
		lcd_write(CMD, 0x06);			// Entry Mode Set
 8003340:	2206      	movs	r2, #6
 8003342:	2100      	movs	r1, #0
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f7ff ff33 	bl	80031b0 <_ZN3LCD9lcd_writeEcc>
		HAL_Delay(40);
 800334a:	2028      	movs	r0, #40	; 0x28
 800334c:	f7fe f8ae 	bl	80014ac <HAL_Delay>
		LcdDisplayMode(1, 0, 0);
 8003350:	2300      	movs	r3, #0
 8003352:	2200      	movs	r2, #0
 8003354:	2101      	movs	r1, #1
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f7ff ff7a 	bl	8003250 <_ZN3LCD14LcdDisplayModeEccc>
		HAL_Delay(5);
 800335c:	2005      	movs	r0, #5
 800335e:	f7fe f8a5 	bl	80014ac <HAL_Delay>
}
 8003362:	bf00      	nop
 8003364:	3708      	adds	r7, #8
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}

0800336a <_ZN3LCD7LcdPutsEPc>:

void LCD::LcdPuts(char *str)
{
 800336a:	b580      	push	{r7, lr}
 800336c:	b082      	sub	sp, #8
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
 8003372:	6039      	str	r1, [r7, #0]
	while(*str)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	781b      	ldrb	r3, [r3, #0]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d009      	beq.n	8003390 <_ZN3LCD7LcdPutsEPc+0x26>
		{
			LcdPutc(*str);
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	4619      	mov	r1, r3
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f7ff ff55 	bl	8003232 <_ZN3LCD7LcdPutcEc>
			str++;
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	3301      	adds	r3, #1
 800338c:	603b      	str	r3, [r7, #0]
	while(*str)
 800338e:	e7f1      	b.n	8003374 <_ZN3LCD7LcdPutsEPc+0xa>
		}
}
 8003390:	bf00      	nop
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <MX_CAN1_Init>:

/* CAN1 init function */
void MX_CAN1_Init(void)
{

  hcan1.Instance = CAN1;
 8003398:	4b0f      	ldr	r3, [pc, #60]	; (80033d8 <MX_CAN1_Init+0x40>)
 800339a:	4a10      	ldr	r2, [pc, #64]	; (80033dc <MX_CAN1_Init+0x44>)
{
 800339c:	b570      	push	{r4, r5, r6, lr}
  hcan1.Init.Mode = CAN_MODE_NORMAL;
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
  hcan1.Init.TimeTriggeredMode = DISABLE;
  hcan1.Init.AutoBusOff = ENABLE;
 800339e:	2101      	movs	r1, #1
  hcan1.Instance = CAN1;
 80033a0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 80033a2:	2608      	movs	r6, #8
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80033a4:	2200      	movs	r2, #0
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80033a6:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 80033aa:	f44f 3400 	mov.w	r4, #131072	; 0x20000
  hcan1.Init.AutoWakeUp = DISABLE;
  hcan1.Init.AutoRetransmission = DISABLE;
  hcan1.Init.ReceiveFifoLocked = DISABLE;
  hcan1.Init.TransmitFifoPriority = ENABLE;
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80033ae:	4618      	mov	r0, r3
  hcan1.Init.Prescaler = 8;
 80033b0:	605e      	str	r6, [r3, #4]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80033b2:	60dd      	str	r5, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 80033b4:	611c      	str	r4, [r3, #16]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80033b6:	609a      	str	r2, [r3, #8]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80033b8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80033ba:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoWakeUp = DISABLE;
 80033bc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80033be:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80033c0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.AutoBusOff = ENABLE;
 80033c2:	7659      	strb	r1, [r3, #25]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 80033c4:	7759      	strb	r1, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80033c6:	f7fe f883 	bl	80014d0 <HAL_CAN_Init>
 80033ca:	b900      	cbnz	r0, 80033ce <MX_CAN1_Init+0x36>
 80033cc:	bd70      	pop	{r4, r5, r6, pc}
  {
    Error_Handler();
  }

}
 80033ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Error_Handler();
 80033d2:	f000 bda3 	b.w	8003f1c <Error_Handler>
 80033d6:	bf00      	nop
 80033d8:	20000154 	.word	0x20000154
 80033dc:	40006400 	.word	0x40006400

080033e0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80033e0:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(canHandle->Instance==CAN1)
 80033e2:	6802      	ldr	r2, [r0, #0]
 80033e4:	4b24      	ldr	r3, [pc, #144]	; (8003478 <HAL_CAN_MspInit+0x98>)
{
 80033e6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033e8:	2400      	movs	r4, #0
  if(canHandle->Instance==CAN1)
 80033ea:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033ec:	9404      	str	r4, [sp, #16]
 80033ee:	9403      	str	r4, [sp, #12]
 80033f0:	9405      	str	r4, [sp, #20]
 80033f2:	9406      	str	r4, [sp, #24]
 80033f4:	9407      	str	r4, [sp, #28]
  if(canHandle->Instance==CAN1)
 80033f6:	d001      	beq.n	80033fc <HAL_CAN_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80033f8:	b009      	add	sp, #36	; 0x24
 80033fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 80033fc:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8003400:	9401      	str	r4, [sp, #4]
 8003402:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003404:	481d      	ldr	r0, [pc, #116]	; (800347c <HAL_CAN_MspInit+0x9c>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003406:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800340a:	641a      	str	r2, [r3, #64]	; 0x40
 800340c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800340e:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8003412:	9201      	str	r2, [sp, #4]
 8003414:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003416:	9402      	str	r4, [sp, #8]
 8003418:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800341a:	f042 0201 	orr.w	r2, r2, #1
 800341e:	631a      	str	r2, [r3, #48]	; 0x30
 8003420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003428:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800342a:	2309      	movs	r3, #9
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800342c:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800342e:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003432:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003434:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003436:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003438:	9f02      	ldr	r7, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800343a:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800343c:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800343e:	f7fe fc67 	bl	8001d10 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8003442:	4622      	mov	r2, r4
 8003444:	4621      	mov	r1, r4
 8003446:	2014      	movs	r0, #20
 8003448:	f7fe fa9a 	bl	8001980 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800344c:	2014      	movs	r0, #20
 800344e:	f7fe facd 	bl	80019ec <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8003452:	4622      	mov	r2, r4
 8003454:	4621      	mov	r1, r4
 8003456:	2015      	movs	r0, #21
 8003458:	f7fe fa92 	bl	8001980 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800345c:	2015      	movs	r0, #21
 800345e:	f7fe fac5 	bl	80019ec <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8003462:	4622      	mov	r2, r4
 8003464:	4621      	mov	r1, r4
 8003466:	2016      	movs	r0, #22
 8003468:	f7fe fa8a 	bl	8001980 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800346c:	2016      	movs	r0, #22
 800346e:	f7fe fabd 	bl	80019ec <HAL_NVIC_EnableIRQ>
}
 8003472:	b009      	add	sp, #36	; 0x24
 8003474:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003476:	bf00      	nop
 8003478:	40006400 	.word	0x40006400
 800347c:	40020000 	.word	0x40020000

08003480 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8003480:	b510      	push	{r4, lr}
 8003482:	b082      	sub	sp, #8
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003484:	2400      	movs	r4, #0
 8003486:	4b0e      	ldr	r3, [pc, #56]	; (80034c0 <MX_DMA_Init+0x40>)
 8003488:	9401      	str	r4, [sp, #4]
 800348a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800348c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003490:	631a      	str	r2, [r3, #48]	; 0x30
 8003492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003494:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003498:	4622      	mov	r2, r4
 800349a:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 800349c:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800349e:	2010      	movs	r0, #16
  __HAL_RCC_DMA1_CLK_ENABLE();
 80034a0:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80034a2:	f7fe fa6d 	bl	8001980 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80034a6:	2010      	movs	r0, #16
 80034a8:	f7fe faa0 	bl	80019ec <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80034ac:	4622      	mov	r2, r4
 80034ae:	4621      	mov	r1, r4
 80034b0:	2011      	movs	r0, #17
 80034b2:	f7fe fa65 	bl	8001980 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80034b6:	2011      	movs	r0, #17
 80034b8:	f7fe fa98 	bl	80019ec <HAL_NVIC_EnableIRQ>

}
 80034bc:	b002      	add	sp, #8
 80034be:	bd10      	pop	{r4, pc}
 80034c0:	40023800 	.word	0x40023800

080034c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80034c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034c8:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034ca:	2400      	movs	r4, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80034cc:	4b40      	ldr	r3, [pc, #256]	; (80035d0 <MX_GPIO_Init+0x10c>)
 80034ce:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034d0:	9406      	str	r4, [sp, #24]
 80034d2:	9405      	str	r4, [sp, #20]
 80034d4:	9407      	str	r4, [sp, #28]
 80034d6:	9408      	str	r4, [sp, #32]
 80034d8:	9409      	str	r4, [sp, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80034da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80034dc:	f8df 8100 	ldr.w	r8, [pc, #256]	; 80035e0 <MX_GPIO_Init+0x11c>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 80034e0:	4f3c      	ldr	r7, [pc, #240]	; (80035d4 <MX_GPIO_Init+0x110>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin, GPIO_PIN_RESET);
 80034e2:	4e3d      	ldr	r6, [pc, #244]	; (80035d8 <MX_GPIO_Init+0x114>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80034e4:	f042 0204 	orr.w	r2, r2, #4
 80034e8:	631a      	str	r2, [r3, #48]	; 0x30
 80034ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034ec:	f002 0204 	and.w	r2, r2, #4
 80034f0:	9201      	str	r2, [sp, #4]
 80034f2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80034f4:	9402      	str	r4, [sp, #8]
 80034f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80034fc:	631a      	str	r2, [r3, #48]	; 0x30
 80034fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003500:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003504:	9202      	str	r2, [sp, #8]
 8003506:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003508:	9403      	str	r4, [sp, #12]
 800350a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800350c:	f042 0201 	orr.w	r2, r2, #1
 8003510:	631a      	str	r2, [r3, #48]	; 0x30
 8003512:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003514:	f002 0201 	and.w	r2, r2, #1
 8003518:	9203      	str	r2, [sp, #12]
 800351a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800351c:	9404      	str	r4, [sp, #16]
 800351e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003520:	f042 0202 	orr.w	r2, r2, #2
 8003524:	631a      	str	r2, [r3, #48]	; 0x30
 8003526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003528:	f003 0302 	and.w	r3, r3, #2
 800352c:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800352e:	4622      	mov	r2, r4
 8003530:	4640      	mov	r0, r8
 8003532:	f240 3103 	movw	r1, #771	; 0x303
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003536:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8003538:	f7fe fcf2 	bl	8001f20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 800353c:	4622      	mov	r2, r4
 800353e:	4638      	mov	r0, r7
 8003540:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8003544:	f7fe fcec 	bl	8001f20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin, GPIO_PIN_RESET);
 8003548:	4622      	mov	r2, r4
 800354a:	4630      	mov	r0, r6
 800354c:	21f0      	movs	r1, #240	; 0xf0
 800354e:	f7fe fce7 	bl	8001f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003552:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003556:	a905      	add	r1, sp, #20
 8003558:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800355a:	4b20      	ldr	r3, [pc, #128]	; (80035dc <MX_GPIO_Init+0x118>)
  GPIO_InitStruct.Pin = B1_Pin;
 800355c:	9205      	str	r2, [sp, #20]

  /*Configure GPIO pins : PCPin PCPin PC8 PC9 */
  GPIO_InitStruct.Pin = E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800355e:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003560:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003562:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003564:	f7fe fbd4 	bl	8001d10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003568:	4640      	mov	r0, r8
 800356a:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9;
 800356c:	f240 3303 	movw	r3, #771	; 0x303
 8003570:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003572:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003574:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003576:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003578:	f7fe fbca 	bl	8001d10 <HAL_GPIO_Init>
  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800357c:	a905      	add	r1, sp, #20
 800357e:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003580:	2320      	movs	r3, #32
 8003582:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003584:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003586:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003588:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800358a:	f7fe fbc1 	bl	8001d10 <HAL_GPIO_Init>
  /*Configure GPIO pins : PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800358e:	4638      	mov	r0, r7
 8003590:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003592:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003596:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003598:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800359a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800359c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800359e:	f7fe fbb7 	bl	8001d10 <HAL_GPIO_Init>
  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DB4_Pin|DB5_Pin|DB6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035a2:	a905      	add	r1, sp, #20
 80035a4:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = DB4_Pin|DB5_Pin|DB6_Pin;
 80035a6:	2370      	movs	r3, #112	; 0x70
 80035a8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035aa:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ac:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035ae:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035b0:	f7fe fbae 	bl	8001d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DB7_Pin;
 80035b4:	2280      	movs	r2, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80035b6:	2302      	movs	r3, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(DB7_GPIO_Port, &GPIO_InitStruct);
 80035b8:	a905      	add	r1, sp, #20
 80035ba:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035bc:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035be:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = DB7_Pin;
 80035c0:	9205      	str	r2, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80035c2:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DB7_GPIO_Port, &GPIO_InitStruct);
 80035c4:	f7fe fba4 	bl	8001d10 <HAL_GPIO_Init>

}
 80035c8:	b00a      	add	sp, #40	; 0x28
 80035ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035ce:	bf00      	nop
 80035d0:	40023800 	.word	0x40023800
 80035d4:	40020000 	.word	0x40020000
 80035d8:	40020400 	.word	0x40020400
 80035dc:	10210000 	.word	0x10210000
 80035e0:	40020800 	.word	0x40020800

080035e4 <MX_I2C2_Init>:

/* I2C2 init function */
void MX_I2C2_Init(void)
{

  hi2c2.Instance = I2C2;
 80035e4:	4b0c      	ldr	r3, [pc, #48]	; (8003618 <MX_I2C2_Init+0x34>)
 80035e6:	4a0d      	ldr	r2, [pc, #52]	; (800361c <MX_I2C2_Init+0x38>)
{
 80035e8:	b510      	push	{r4, lr}
  hi2c2.Init.ClockSpeed = 100000;
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  hi2c2.Init.ClockSpeed = 100000;
 80035ee:	4c0c      	ldr	r4, [pc, #48]	; (8003620 <MX_I2C2_Init+0x3c>)
  hi2c2.Instance = I2C2;
 80035f0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c2.Init.OwnAddress2 = 0;
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80035f2:	4618      	mov	r0, r3
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80035f4:	2200      	movs	r2, #0
  hi2c2.Init.ClockSpeed = 100000;
 80035f6:	605c      	str	r4, [r3, #4]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035f8:	6119      	str	r1, [r3, #16]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80035fa:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80035fc:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80035fe:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003600:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003602:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003604:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003606:	f7fe fc97 	bl	8001f38 <HAL_I2C_Init>
 800360a:	b900      	cbnz	r0, 800360e <MX_I2C2_Init+0x2a>
 800360c:	bd10      	pop	{r4, pc}
  {
    Error_Handler();
  }

}
 800360e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8003612:	f000 bc83 	b.w	8003f1c <Error_Handler>
 8003616:	bf00      	nop
 8003618:	2000017c 	.word	0x2000017c
 800361c:	40005800 	.word	0x40005800
 8003620:	000186a0 	.word	0x000186a0

08003624 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003624:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(i2cHandle->Instance==I2C2)
 8003628:	6802      	ldr	r2, [r0, #0]
 800362a:	4b27      	ldr	r3, [pc, #156]	; (80036c8 <HAL_I2C_MspInit+0xa4>)
{
 800362c:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800362e:	2400      	movs	r4, #0
  if(i2cHandle->Instance==I2C2)
 8003630:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003632:	9404      	str	r4, [sp, #16]
 8003634:	9403      	str	r4, [sp, #12]
 8003636:	9405      	str	r4, [sp, #20]
 8003638:	9406      	str	r4, [sp, #24]
 800363a:	9407      	str	r4, [sp, #28]
  if(i2cHandle->Instance==I2C2)
 800363c:	d002      	beq.n	8003644 <HAL_I2C_MspInit+0x20>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800363e:	b009      	add	sp, #36	; 0x24
 8003640:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003644:	4d21      	ldr	r5, [pc, #132]	; (80036cc <HAL_I2C_MspInit+0xa8>)
 8003646:	9400      	str	r4, [sp, #0]
 8003648:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800364a:	4821      	ldr	r0, [pc, #132]	; (80036d0 <HAL_I2C_MspInit+0xac>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800364c:	f043 0302 	orr.w	r3, r3, #2
 8003650:	632b      	str	r3, [r5, #48]	; 0x30
 8003652:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003654:	f003 0302 	and.w	r3, r3, #2
 8003658:	9300      	str	r3, [sp, #0]
 800365a:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800365c:	9401      	str	r4, [sp, #4]
 800365e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003660:	f043 0304 	orr.w	r3, r3, #4
 8003664:	632b      	str	r3, [r5, #48]	; 0x30
 8003666:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003668:	f003 0304 	and.w	r3, r3, #4
 800366c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800366e:	f04f 0912 	mov.w	r9, #18
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003672:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003676:	f04f 0801 	mov.w	r8, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800367a:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800367c:	2604      	movs	r6, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800367e:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003680:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003682:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003684:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003688:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800368c:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800368e:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003690:	f7fe fb3e 	bl	8001d10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003694:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003698:	a903      	add	r1, sp, #12
 800369a:	480e      	ldr	r0, [pc, #56]	; (80036d4 <HAL_I2C_MspInit+0xb0>)
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800369c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800369e:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036a2:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036a6:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80036a8:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036aa:	f7fe fb31 	bl	8001d10 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80036ae:	9402      	str	r4, [sp, #8]
 80036b0:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80036b2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80036b6:	642b      	str	r3, [r5, #64]	; 0x40
 80036b8:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80036ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036be:	9302      	str	r3, [sp, #8]
 80036c0:	9b02      	ldr	r3, [sp, #8]
}
 80036c2:	b009      	add	sp, #36	; 0x24
 80036c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80036c8:	40005800 	.word	0x40005800
 80036cc:	40023800 	.word	0x40023800
 80036d0:	40020400 	.word	0x40020400
 80036d4:	40020800 	.word	0x40020800

080036d8 <_ZN6CanBusC1Emm>:
	bool txend=false;
	int error_code=0;
	unsigned long IDE;
	unsigned long RTR;
public:
	CanBus(unsigned long _IDE,unsigned long _RTR):IDE(_IDE),RTR(_RTR){
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	3318      	adds	r3, #24
 80036e8:	2200      	movs	r2, #0
 80036ea:	601a      	str	r2, [r3, #0]
 80036ec:	605a      	str	r2, [r3, #4]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 2020 	strb.w	r2, [r3, #32]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2200      	movs	r2, #0
 800370a:	625a      	str	r2, [r3, #36]	; 0x24
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	68ba      	ldr	r2, [r7, #8]
 8003710:	629a      	str	r2, [r3, #40]	; 0x28
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	62da      	str	r2, [r3, #44]	; 0x2c

	}
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	4618      	mov	r0, r3
 800371c:	3714      	adds	r7, #20
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr

08003726 <_ZN7EncoderC1EP6CanBush>:
	unsigned short nodeID;
	void Sendreqest(unsigned long cmd);
	long countdata=0;
	float dist=0;
public:
	Encoder(CanBus *_canbus,unsigned char ID):canbus(_canbus),nodeID(ID){
 8003726:	b480      	push	{r7}
 8003728:	b085      	sub	sp, #20
 800372a:	af00      	add	r7, sp, #0
 800372c:	60f8      	str	r0, [r7, #12]
 800372e:	60b9      	str	r1, [r7, #8]
 8003730:	4613      	mov	r3, r2
 8003732:	71fb      	strb	r3, [r7, #7]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	68ba      	ldr	r2, [r7, #8]
 8003738:	601a      	str	r2, [r3, #0]
 800373a:	79fb      	ldrb	r3, [r7, #7]
 800373c:	b29a      	uxth	r2, r3
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	809a      	strh	r2, [r3, #4]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	609a      	str	r2, [r3, #8]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f04f 0200 	mov.w	r2, #0
 800374e:	60da      	str	r2, [r3, #12]

	}
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	4618      	mov	r0, r3
 8003754:	3714      	adds	r7, #20
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr

0800375e <_ZN5MotorC1EP6CanBust>:
	CanBus *canbus;
	void DivideData(float data);
	unsigned char tx_buff[8]={0,};
	unsigned short node_id;
public:
	Motor(CanBus *_canbus,unsigned short _node_id):canbus(_canbus),node_id(_node_id)
 800375e:	b480      	push	{r7}
 8003760:	b085      	sub	sp, #20
 8003762:	af00      	add	r7, sp, #0
 8003764:	60f8      	str	r0, [r7, #12]
 8003766:	60b9      	str	r1, [r7, #8]
 8003768:	4613      	mov	r3, r2
 800376a:	80fb      	strh	r3, [r7, #6]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	68ba      	ldr	r2, [r7, #8]
 8003770:	601a      	str	r2, [r3, #0]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	3304      	adds	r3, #4
 8003776:	2200      	movs	r2, #0
 8003778:	601a      	str	r2, [r3, #0]
 800377a:	605a      	str	r2, [r3, #4]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	88fa      	ldrh	r2, [r7, #6]
 8003780:	819a      	strh	r2, [r3, #12]
	{

	}
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	4618      	mov	r0, r3
 8003786:	3714      	adds	r7, #20
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <_ZN11AircylinderC1EP6CanBush>:
	unsigned char nodeID;

public:
	 void open();
	 void close();
	Aircylinder(CanBus *can,unsigned char ID):canbus(can),nodeID(ID)
 8003790:	b480      	push	{r7}
 8003792:	b085      	sub	sp, #20
 8003794:	af00      	add	r7, sp, #0
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	4613      	mov	r3, r2
 800379c:	71fb      	strb	r3, [r7, #7]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	68ba      	ldr	r2, [r7, #8]
 80037a2:	601a      	str	r2, [r3, #0]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	79fa      	ldrb	r2, [r7, #7]
 80037a8:	711a      	strb	r2, [r3, #4]
	{

	}
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	4618      	mov	r0, r3
 80037ae:	3714      	adds	r7, #20
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <_ZN5ServoC1EP6CanBust>:
	CanBus *canbus;
	void DivideData(float data);
	unsigned char tx_buff[8]={0,};
	unsigned short node_id;
public:
	Servo(CanBus *_canbus,unsigned short _node_id):canbus(_canbus),node_id(_node_id)
 80037b8:	b480      	push	{r7}
 80037ba:	b085      	sub	sp, #20
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	4613      	mov	r3, r2
 80037c4:	80fb      	strh	r3, [r7, #6]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	68ba      	ldr	r2, [r7, #8]
 80037ca:	601a      	str	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	3304      	adds	r3, #4
 80037d0:	2200      	movs	r2, #0
 80037d2:	601a      	str	r2, [r3, #0]
 80037d4:	605a      	str	r2, [r3, #4]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	88fa      	ldrh	r2, [r7, #6]
 80037da:	819a      	strh	r2, [r3, #12]
	{
	}
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	4618      	mov	r0, r3
 80037e0:	3714      	adds	r7, #20
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
	...

080037ec <_ZN12localizationC1EP6CanBusS1_>:
	float currentX=0;
	float currentY=0;
	float currentyaw=0;
	unsigned long timcount1=0,timcount2=0;
public:
	 localization(CanBus *_canbus,CanBus *_canbus_r):canbus(_canbus),canbus_r(_canbus_r)
 80037ec:	b480      	push	{r7}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	60b9      	str	r1, [r7, #8]
 80037f6:	607a      	str	r2, [r7, #4]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	68ba      	ldr	r2, [r7, #8]
 80037fc:	601a      	str	r2, [r3, #0]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	605a      	str	r2, [r3, #4]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	4a1a      	ldr	r2, [pc, #104]	; (8003870 <_ZN12localizationC1EP6CanBusS1_+0x84>)
 8003808:	609a      	str	r2, [r3, #8]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003810:	60da      	str	r2, [r3, #12]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	4a17      	ldr	r2, [pc, #92]	; (8003874 <_ZN12localizationC1EP6CanBusS1_+0x88>)
 8003816:	611a      	str	r2, [r3, #16]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	4a16      	ldr	r2, [pc, #88]	; (8003874 <_ZN12localizationC1EP6CanBusS1_+0x88>)
 800381c:	615a      	str	r2, [r3, #20]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f04f 0200 	mov.w	r2, #0
 8003824:	619a      	str	r2, [r3, #24]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f04f 0200 	mov.w	r2, #0
 800382c:	61da      	str	r2, [r3, #28]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f04f 0200 	mov.w	r2, #0
 8003844:	635a      	str	r2, [r3, #52]	; 0x34
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f04f 0200 	mov.w	r2, #0
 800384c:	639a      	str	r2, [r3, #56]	; 0x38
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	f04f 0200 	mov.w	r2, #0
 8003854:	63da      	str	r2, [r3, #60]	; 0x3c
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	641a      	str	r2, [r3, #64]	; 0x40
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2200      	movs	r2, #0
 8003860:	645a      	str	r2, [r3, #68]	; 0x44
	{

	 }
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	4618      	mov	r0, r3
 8003866:	3714      	adds	r7, #20
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr
 8003870:	3d27ef9e 	.word	0x3d27ef9e
 8003874:	3e851eb8 	.word	0x3e851eb8

08003878 <_ZN6SensorC1EP6CanBusi>:
{
	CanBus *canbus;
	static unsigned short sensordata[12];
	int num;
public:
	Sensor(CanBus *_canbus,int _num):canbus(_canbus),num(_num)
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	607a      	str	r2, [r7, #4]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	68ba      	ldr	r2, [r7, #8]
 8003888:	601a      	str	r2, [r3, #0]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	687a      	ldr	r2, [r7, #4]
 800388e:	605a      	str	r2, [r3, #4]
	{

	}
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	4618      	mov	r0, r3
 8003894:	3714      	adds	r7, #20
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr

0800389e <_ZN7MicroSwC1EP6CanBusii>:
	CanBus *canbus;
	static unsigned char Data[4];
	int conenum=0;
	int boardnum=1;
public:
	MicroSw(CanBus *_canbus,int _conenum,int brnum):canbus(_canbus),conenum(_conenum),boardnum(brnum)//(CAN handle,connection number,board number)
 800389e:	b480      	push	{r7}
 80038a0:	b085      	sub	sp, #20
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	60f8      	str	r0, [r7, #12]
 80038a6:	60b9      	str	r1, [r7, #8]
 80038a8:	607a      	str	r2, [r7, #4]
 80038aa:	603b      	str	r3, [r7, #0]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	68ba      	ldr	r2, [r7, #8]
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	687a      	ldr	r2, [r7, #4]
 80038b6:	605a      	str	r2, [r3, #4]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	683a      	ldr	r2, [r7, #0]
 80038bc:	609a      	str	r2, [r3, #8]
	{

	}
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	4618      	mov	r0, r3
 80038c2:	3714      	adds	r7, #20
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <_ZN13PS3controllerC1EP6CanBus>:
	short Maskbyte(int matrixnum,int shiftnum);
	const unsigned long begincmd=0x70;
	unsigned long timecount=0;
	bool beginend=false;
public:
	PS3controller(CanBus *_canbus):canbus(_canbus)
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	683a      	ldr	r2, [r7, #0]
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	3304      	adds	r3, #4
 80038e0:	2200      	movs	r2, #0
 80038e2:	601a      	str	r2, [r3, #0]
 80038e4:	f8c3 2003 	str.w	r2, [r3, #3]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2270      	movs	r2, #112	; 0x70
 80038ec:	60da      	str	r2, [r3, #12]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	611a      	str	r2, [r3, #16]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	751a      	strb	r2, [r3, #20]
	{

	}
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4618      	mov	r0, r3
 80038fe:	370c      	adds	r7, #12
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr

08003908 <_ZN6BuzzerC1EP17TIM_HandleTypeDef>:
	long map(float x, long in_min, long in_max, long out_min, long out_max)
			{
				return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
			}
public:
	Buzzer(TIM_HandleTypeDef *_htim):htim(_htim)
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	683a      	ldr	r2, [r7, #0]
 8003916:	601a      	str	r2, [r3, #0]
	{

	}
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4618      	mov	r0, r3
 800391c:	370c      	adds	r7, #12
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
	...

08003928 <_ZN21LowlayerHandelTypedefC1Ev>:
	Encoder encoder1,encoder2,encoder3,encoder4;
	Sensor Ad1,Ad2,Ad3,Ad4,Ad5,Ad6;
	MicroSw Msw1,Msw2,Msw3,Msw4,Msw5,Msw6;
	LCD lcd;//LCD\@\
	Buzzer buzzer;//uU[
	LowlayerHandelTypedef():extcan_d(CAN_ID_EXT,CAN_RTR_DATA),extcan_r(CAN_ID_EXT,CAN_RTR_REMOTE),stdcan_d(CAN_ID_STD,CAN_RTR_DATA)
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
			M5(&stdcan_d,5),M6(&stdcan_d,6),M7(&stdcan_d,7),M8(&stdcan_d,8),Air1(&extcan_d,1),Air2(&extcan_d,2),Air3(&extcan_d,3)
	,Air4(&extcan_d,4),Air5(&extcan_d,5),Air6(&extcan_d,6),Air7(&extcan_d,7),Air8(&extcan_d,8),servo1(&stdcan_d,1),servo2(&stdcan_d,2)
	,servo3(&stdcan_d,3),servo4(&stdcan_d,4),servo5(&stdcan_d,5),servo6(&stdcan_d,6),servo7(&stdcan_d,7),servo8(&stdcan_d,8)
	,loca(&extcan_d,&extcan_r),encoder1(&extcan_r,1),encoder2(&extcan_r,2),encoder3(&extcan_r,3),encoder4(&extcan_r,4),PS3(&extcan_r)
	,Ad1(&extcan_r,1),Ad2(&extcan_r,2),Ad3(&extcan_r,3),Ad4(&extcan_r,4),Ad5(&extcan_r,5),Ad6(&extcan_r,6),Msw1(&extcan_d,0,1),Msw2(&extcan_d,1,1),Msw3(&extcan_d,2,1),
	Msw4(&extcan_d,3,1),Msw5(&extcan_d,4,1),Msw6(&extcan_d,5,1),buzzer(&htim3)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	2104      	movs	r1, #4
 8003936:	4618      	mov	r0, r3
 8003938:	f7ff fece 	bl	80036d8 <_ZN6CanBusC1Emm>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	3330      	adds	r3, #48	; 0x30
 8003940:	2202      	movs	r2, #2
 8003942:	2104      	movs	r1, #4
 8003944:	4618      	mov	r0, r3
 8003946:	f7ff fec7 	bl	80036d8 <_ZN6CanBusC1Emm>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	3360      	adds	r3, #96	; 0x60
 800394e:	2200      	movs	r2, #0
 8003950:	2100      	movs	r1, #0
 8003952:	4618      	mov	r0, r3
 8003954:	f7ff fec0 	bl	80036d8 <_ZN6CanBusC1Emm>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	3390      	adds	r3, #144	; 0x90
 800395c:	6879      	ldr	r1, [r7, #4]
 800395e:	2201      	movs	r2, #1
 8003960:	4618      	mov	r0, r3
 8003962:	f7ff ff15 	bl	8003790 <_ZN11AircylinderC1EP6CanBush>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	3398      	adds	r3, #152	; 0x98
 800396a:	6879      	ldr	r1, [r7, #4]
 800396c:	2202      	movs	r2, #2
 800396e:	4618      	mov	r0, r3
 8003970:	f7ff ff0e 	bl	8003790 <_ZN11AircylinderC1EP6CanBush>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	33a0      	adds	r3, #160	; 0xa0
 8003978:	6879      	ldr	r1, [r7, #4]
 800397a:	2203      	movs	r2, #3
 800397c:	4618      	mov	r0, r3
 800397e:	f7ff ff07 	bl	8003790 <_ZN11AircylinderC1EP6CanBush>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	33a8      	adds	r3, #168	; 0xa8
 8003986:	6879      	ldr	r1, [r7, #4]
 8003988:	2204      	movs	r2, #4
 800398a:	4618      	mov	r0, r3
 800398c:	f7ff ff00 	bl	8003790 <_ZN11AircylinderC1EP6CanBush>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	33b0      	adds	r3, #176	; 0xb0
 8003994:	6879      	ldr	r1, [r7, #4]
 8003996:	2205      	movs	r2, #5
 8003998:	4618      	mov	r0, r3
 800399a:	f7ff fef9 	bl	8003790 <_ZN11AircylinderC1EP6CanBush>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	33b8      	adds	r3, #184	; 0xb8
 80039a2:	6879      	ldr	r1, [r7, #4]
 80039a4:	2206      	movs	r2, #6
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7ff fef2 	bl	8003790 <_ZN11AircylinderC1EP6CanBush>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	33c0      	adds	r3, #192	; 0xc0
 80039b0:	6879      	ldr	r1, [r7, #4]
 80039b2:	2207      	movs	r2, #7
 80039b4:	4618      	mov	r0, r3
 80039b6:	f7ff feeb 	bl	8003790 <_ZN11AircylinderC1EP6CanBush>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	33c8      	adds	r3, #200	; 0xc8
 80039be:	6879      	ldr	r1, [r7, #4]
 80039c0:	2208      	movs	r2, #8
 80039c2:	4618      	mov	r0, r3
 80039c4:	f7ff fee4 	bl	8003790 <_ZN11AircylinderC1EP6CanBush>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f103 00d0 	add.w	r0, r3, #208	; 0xd0
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	3360      	adds	r3, #96	; 0x60
 80039d2:	2201      	movs	r2, #1
 80039d4:	4619      	mov	r1, r3
 80039d6:	f7ff fec2 	bl	800375e <_ZN5MotorC1EP6CanBust>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f103 00e0 	add.w	r0, r3, #224	; 0xe0
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	3360      	adds	r3, #96	; 0x60
 80039e4:	2202      	movs	r2, #2
 80039e6:	4619      	mov	r1, r3
 80039e8:	f7ff feb9 	bl	800375e <_ZN5MotorC1EP6CanBust>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f103 00f0 	add.w	r0, r3, #240	; 0xf0
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	3360      	adds	r3, #96	; 0x60
 80039f6:	2203      	movs	r2, #3
 80039f8:	4619      	mov	r1, r3
 80039fa:	f7ff feb0 	bl	800375e <_ZN5MotorC1EP6CanBust>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f503 7080 	add.w	r0, r3, #256	; 0x100
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	3360      	adds	r3, #96	; 0x60
 8003a08:	2204      	movs	r2, #4
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	f7ff fea7 	bl	800375e <_ZN5MotorC1EP6CanBust>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f503 7088 	add.w	r0, r3, #272	; 0x110
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	3360      	adds	r3, #96	; 0x60
 8003a1a:	2205      	movs	r2, #5
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	f7ff fe9e 	bl	800375e <_ZN5MotorC1EP6CanBust>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f503 7090 	add.w	r0, r3, #288	; 0x120
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3360      	adds	r3, #96	; 0x60
 8003a2c:	2206      	movs	r2, #6
 8003a2e:	4619      	mov	r1, r3
 8003a30:	f7ff fe95 	bl	800375e <_ZN5MotorC1EP6CanBust>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f503 7098 	add.w	r0, r3, #304	; 0x130
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	3360      	adds	r3, #96	; 0x60
 8003a3e:	2207      	movs	r2, #7
 8003a40:	4619      	mov	r1, r3
 8003a42:	f7ff fe8c 	bl	800375e <_ZN5MotorC1EP6CanBust>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f503 70a0 	add.w	r0, r3, #320	; 0x140
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3360      	adds	r3, #96	; 0x60
 8003a50:	2208      	movs	r2, #8
 8003a52:	4619      	mov	r1, r3
 8003a54:	f7ff fe83 	bl	800375e <_ZN5MotorC1EP6CanBust>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	f503 70a8 	add.w	r0, r3, #336	; 0x150
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	3360      	adds	r3, #96	; 0x60
 8003a62:	2201      	movs	r2, #1
 8003a64:	4619      	mov	r1, r3
 8003a66:	f7ff fea7 	bl	80037b8 <_ZN5ServoC1EP6CanBust>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f503 70b0 	add.w	r0, r3, #352	; 0x160
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	3360      	adds	r3, #96	; 0x60
 8003a74:	2202      	movs	r2, #2
 8003a76:	4619      	mov	r1, r3
 8003a78:	f7ff fe9e 	bl	80037b8 <_ZN5ServoC1EP6CanBust>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f503 70b8 	add.w	r0, r3, #368	; 0x170
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	3360      	adds	r3, #96	; 0x60
 8003a86:	2203      	movs	r2, #3
 8003a88:	4619      	mov	r1, r3
 8003a8a:	f7ff fe95 	bl	80037b8 <_ZN5ServoC1EP6CanBust>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f503 70c0 	add.w	r0, r3, #384	; 0x180
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	3360      	adds	r3, #96	; 0x60
 8003a98:	2204      	movs	r2, #4
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	f7ff fe8c 	bl	80037b8 <_ZN5ServoC1EP6CanBust>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f503 70c8 	add.w	r0, r3, #400	; 0x190
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	3360      	adds	r3, #96	; 0x60
 8003aaa:	2205      	movs	r2, #5
 8003aac:	4619      	mov	r1, r3
 8003aae:	f7ff fe83 	bl	80037b8 <_ZN5ServoC1EP6CanBust>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f503 70d0 	add.w	r0, r3, #416	; 0x1a0
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	3360      	adds	r3, #96	; 0x60
 8003abc:	2206      	movs	r2, #6
 8003abe:	4619      	mov	r1, r3
 8003ac0:	f7ff fe7a 	bl	80037b8 <_ZN5ServoC1EP6CanBust>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	f503 70d8 	add.w	r0, r3, #432	; 0x1b0
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	3360      	adds	r3, #96	; 0x60
 8003ace:	2207      	movs	r2, #7
 8003ad0:	4619      	mov	r1, r3
 8003ad2:	f7ff fe71 	bl	80037b8 <_ZN5ServoC1EP6CanBust>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f503 70e0 	add.w	r0, r3, #448	; 0x1c0
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	3360      	adds	r3, #96	; 0x60
 8003ae0:	2208      	movs	r2, #8
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	f7ff fe68 	bl	80037b8 <_ZN5ServoC1EP6CanBust>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	f503 72e8 	add.w	r2, r3, #464	; 0x1d0
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	3330      	adds	r3, #48	; 0x30
 8003af2:	4619      	mov	r1, r3
 8003af4:	4610      	mov	r0, r2
 8003af6:	f7ff fee9 	bl	80038cc <_ZN13PS3controllerC1EP6CanBus>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f503 70f4 	add.w	r0, r3, #488	; 0x1e8
 8003b00:	6879      	ldr	r1, [r7, #4]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	3330      	adds	r3, #48	; 0x30
 8003b06:	461a      	mov	r2, r3
 8003b08:	f7ff fe70 	bl	80037ec <_ZN12localizationC1EP6CanBusS1_>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	f503 700c 	add.w	r0, r3, #560	; 0x230
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	3330      	adds	r3, #48	; 0x30
 8003b16:	2201      	movs	r2, #1
 8003b18:	4619      	mov	r1, r3
 8003b1a:	f7ff fe04 	bl	8003726 <_ZN7EncoderC1EP6CanBush>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f503 7010 	add.w	r0, r3, #576	; 0x240
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	3330      	adds	r3, #48	; 0x30
 8003b28:	2202      	movs	r2, #2
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	f7ff fdfb 	bl	8003726 <_ZN7EncoderC1EP6CanBush>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f503 7014 	add.w	r0, r3, #592	; 0x250
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	3330      	adds	r3, #48	; 0x30
 8003b3a:	2203      	movs	r2, #3
 8003b3c:	4619      	mov	r1, r3
 8003b3e:	f7ff fdf2 	bl	8003726 <_ZN7EncoderC1EP6CanBush>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f503 7018 	add.w	r0, r3, #608	; 0x260
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	3330      	adds	r3, #48	; 0x30
 8003b4c:	2204      	movs	r2, #4
 8003b4e:	4619      	mov	r1, r3
 8003b50:	f7ff fde9 	bl	8003726 <_ZN7EncoderC1EP6CanBush>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f503 701c 	add.w	r0, r3, #624	; 0x270
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	3330      	adds	r3, #48	; 0x30
 8003b5e:	2201      	movs	r2, #1
 8003b60:	4619      	mov	r1, r3
 8003b62:	f7ff fe89 	bl	8003878 <_ZN6SensorC1EP6CanBusi>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f503 701e 	add.w	r0, r3, #632	; 0x278
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	3330      	adds	r3, #48	; 0x30
 8003b70:	2202      	movs	r2, #2
 8003b72:	4619      	mov	r1, r3
 8003b74:	f7ff fe80 	bl	8003878 <_ZN6SensorC1EP6CanBusi>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f503 7020 	add.w	r0, r3, #640	; 0x280
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	3330      	adds	r3, #48	; 0x30
 8003b82:	2203      	movs	r2, #3
 8003b84:	4619      	mov	r1, r3
 8003b86:	f7ff fe77 	bl	8003878 <_ZN6SensorC1EP6CanBusi>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f503 7022 	add.w	r0, r3, #648	; 0x288
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	3330      	adds	r3, #48	; 0x30
 8003b94:	2204      	movs	r2, #4
 8003b96:	4619      	mov	r1, r3
 8003b98:	f7ff fe6e 	bl	8003878 <_ZN6SensorC1EP6CanBusi>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f503 7024 	add.w	r0, r3, #656	; 0x290
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	3330      	adds	r3, #48	; 0x30
 8003ba6:	2205      	movs	r2, #5
 8003ba8:	4619      	mov	r1, r3
 8003baa:	f7ff fe65 	bl	8003878 <_ZN6SensorC1EP6CanBusi>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f503 7026 	add.w	r0, r3, #664	; 0x298
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	3330      	adds	r3, #48	; 0x30
 8003bb8:	2206      	movs	r2, #6
 8003bba:	4619      	mov	r1, r3
 8003bbc:	f7ff fe5c 	bl	8003878 <_ZN6SensorC1EP6CanBusi>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8003bc6:	6879      	ldr	r1, [r7, #4]
 8003bc8:	2301      	movs	r3, #1
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f7ff fe67 	bl	800389e <_ZN7MicroSwC1EP6CanBusii>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f503 702b 	add.w	r0, r3, #684	; 0x2ac
 8003bd6:	6879      	ldr	r1, [r7, #4]
 8003bd8:	2301      	movs	r3, #1
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f7ff fe5f 	bl	800389e <_ZN7MicroSwC1EP6CanBusii>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f503 702e 	add.w	r0, r3, #696	; 0x2b8
 8003be6:	6879      	ldr	r1, [r7, #4]
 8003be8:	2301      	movs	r3, #1
 8003bea:	2202      	movs	r2, #2
 8003bec:	f7ff fe57 	bl	800389e <_ZN7MicroSwC1EP6CanBusii>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f503 7031 	add.w	r0, r3, #708	; 0x2c4
 8003bf6:	6879      	ldr	r1, [r7, #4]
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	2203      	movs	r2, #3
 8003bfc:	f7ff fe4f 	bl	800389e <_ZN7MicroSwC1EP6CanBusii>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f503 7034 	add.w	r0, r3, #720	; 0x2d0
 8003c06:	6879      	ldr	r1, [r7, #4]
 8003c08:	2301      	movs	r3, #1
 8003c0a:	2204      	movs	r2, #4
 8003c0c:	f7ff fe47 	bl	800389e <_ZN7MicroSwC1EP6CanBusii>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f503 7037 	add.w	r0, r3, #732	; 0x2dc
 8003c16:	6879      	ldr	r1, [r7, #4]
 8003c18:	2301      	movs	r3, #1
 8003c1a:	2205      	movs	r2, #5
 8003c1c:	f7ff fe3f 	bl	800389e <_ZN7MicroSwC1EP6CanBusii>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f503 733b 	add.w	r3, r3, #748	; 0x2ec
 8003c26:	4904      	ldr	r1, [pc, #16]	; (8003c38 <_ZN21LowlayerHandelTypedefC1Ev+0x310>)
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7ff fe6d 	bl	8003908 <_ZN6BuzzerC1EP17TIM_HandleTypeDef>
	{

	}
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4618      	mov	r0, r3
 8003c32:	3708      	adds	r7, #8
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	200001d0 	.word	0x200001d0

08003c3c <_ZN6Timer1C1EP17TIM_HandleTypeDef>:
	 unsigned short Prescaler;
	 float ajustperiod;

	TIM_HandleTypeDef *htim;
public:
	Timer1(TIM_HandleTypeDef *timhandle):htim(timhandle),period(0),counterperiod(0),Prescaler(0),ajustperiod(0)
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f04f 0200 	mov.w	r2, #0
 8003c4c:	601a      	str	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	809a      	strh	r2, [r3, #4]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	80da      	strh	r2, [r3, #6]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f04f 0200 	mov.w	r2, #0
 8003c60:	609a      	str	r2, [r3, #8]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	683a      	ldr	r2, [r7, #0]
 8003c66:	60da      	str	r2, [r3, #12]
	{

	}
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	370c      	adds	r7, #12
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
	...

08003c78 <_ZN6Timer111SetLoopTimeEf>:
 void SetLoopTime(float p)
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	ed2d 8b02 	vpush	{d8}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	ed87 0a00 	vstr	s0, [r7]
	{
	 period=p/1000;
 8003c88:	ed97 7a00 	vldr	s14, [r7]
 8003c8c:	eddf 6a31 	vldr	s13, [pc, #196]	; 8003d54 <_ZN6Timer111SetLoopTimeEf+0xdc>
 8003c90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	edc3 7a00 	vstr	s15, [r3]
	 				/**************initialization******************/
	 						while(ajustperiod!=period)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	edd3 7a00 	vldr	s15, [r3]
 8003ca6:	eeb4 7a67 	vcmp.f32	s14, s15
 8003caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cae:	d040      	beq.n	8003d32 <_ZN6Timer111SetLoopTimeEf+0xba>
	 						{
	 							Prescaler++;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	88db      	ldrh	r3, [r3, #6]
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	80da      	strh	r2, [r3, #6]
	 							for(counterperiod=0;counterperiod<65535;counterperiod++)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	809a      	strh	r2, [r3, #4]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	889b      	ldrh	r3, [r3, #4]
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	dce4      	bgt.n	8003c9a <_ZN6Timer111SetLoopTimeEf+0x22>
	 							{
	 							ajustperiod=((float)Prescaler*((float)counterperiod+1))/HAL_RCC_GetPCLK1Freq();
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	88db      	ldrh	r3, [r3, #6]
 8003cd4:	ee07 3a90 	vmov	s15, r3
 8003cd8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	889b      	ldrh	r3, [r3, #4]
 8003ce0:	ee07 3a90 	vmov	s15, r3
 8003ce4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ce8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003cec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cf0:	ee27 8a27 	vmul.f32	s16, s14, s15
 8003cf4:	f7fe fa72 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 8003cf8:	ee07 0a90 	vmov	s15, r0
 8003cfc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d00:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	edc3 7a02 	vstr	s15, [r3, #8]
	 								if(ajustperiod==period)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	edd3 7a00 	vldr	s15, [r3]
 8003d16:	eeb4 7a67 	vcmp.f32	s14, s15
 8003d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d1e:	d006      	beq.n	8003d2e <_ZN6Timer111SetLoopTimeEf+0xb6>
	 							for(counterperiod=0;counterperiod<65535;counterperiod++)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	889b      	ldrh	r3, [r3, #4]
 8003d24:	3301      	adds	r3, #1
 8003d26:	b29a      	uxth	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	809a      	strh	r2, [r3, #4]
 8003d2c:	e7c9      	b.n	8003cc2 <_ZN6Timer111SetLoopTimeEf+0x4a>
	 								{
	 									break;
 8003d2e:	bf00      	nop
	 						while(ajustperiod!=period)
 8003d30:	e7b3      	b.n	8003c9a <_ZN6Timer111SetLoopTimeEf+0x22>
	 								}
	 							}
	 						}
	 						htim->Init.Prescaler=(unsigned short)Prescaler-1;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	88d2      	ldrh	r2, [r2, #6]
 8003d3a:	3a01      	subs	r2, #1
 8003d3c:	605a      	str	r2, [r3, #4]
	 						htim->Init.Period=(unsigned short)counterperiod;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	8892      	ldrh	r2, [r2, #4]
 8003d46:	60da      	str	r2, [r3, #12]

				/***********************************************/

	}
 8003d48:	bf00      	nop
 8003d4a:	3708      	adds	r7, #8
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	ecbd 8b02 	vpop	{d8}
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	447a0000 	.word	0x447a0000

08003d58 <_ZN6Timer15StartEv>:
	void Start()
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
		{
		HAL_TIM_Base_Init(htim);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	4618      	mov	r0, r3
 8003d66:	f7fe fc87 	bl	8002678 <HAL_TIM_Base_Init>
			HAL_TIM_Base_Start_IT(htim);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7fe fd24 	bl	80027bc <HAL_TIM_Base_Start_IT>
		}
 8003d74:	bf00      	nop
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	f5ad 7d42 	sub.w	sp, sp, #776	; 0x308
 8003d82:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003d84:	f7fd fb66 	bl	8001454 <HAL_Init>

  /* USER CODE BEGIN Init */
int count=0;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	f8c7 3304 	str.w	r3, [r7, #772]	; 0x304
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003d8e:	f000 f84f 	bl	8003e30 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d92:	f7ff fb97 	bl	80034c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8003d96:	f7ff fb73 	bl	8003480 <MX_DMA_Init>
  MX_CAN1_Init();
 8003d9a:	f7ff fafd 	bl	8003398 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 8003d9e:	f000 fa67 	bl	8004270 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8003da2:	f000 fa81 	bl	80042a8 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8003da6:	f000 f9c1 	bl	800412c <MX_TIM6_Init>
  MX_TIM7_Init();
 8003daa:	f000 f9e3 	bl	8004174 <MX_TIM7_Init>
  MX_I2C2_Init();
 8003dae:	f7ff fc19 	bl	80035e4 <MX_I2C2_Init>
  MX_TIM3_Init();
 8003db2:	f000 f95d 	bl	8004070 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
 // FilterConfig();
  LowlayerHandelTypedef hlow;
 8003db6:	f107 0314 	add.w	r3, r7, #20
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7ff fdb4 	bl	8003928 <_ZN21LowlayerHandelTypedefC1Ev>
  plow=&hlow;
 8003dc0:	4a17      	ldr	r2, [pc, #92]	; (8003e20 <main+0xa4>)
 8003dc2:	f107 0314 	add.w	r3, r7, #20
 8003dc6:	6013      	str	r3, [r2, #0]
  hlow.lcd.LcdInit();
 8003dc8:	f107 0314 	add.w	r3, r7, #20
 8003dcc:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f7ff fa6b 	bl	80032ac <_ZN3LCD7LcdInitEv>
  hlow.lcd.LcdPuts((char *)"CAN OK");
 8003dd6:	f107 0314 	add.w	r3, r7, #20
 8003dda:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 8003dde:	4911      	ldr	r1, [pc, #68]	; (8003e24 <main+0xa8>)
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7ff fac2 	bl	800336a <_ZN3LCD7LcdPutsEPc>
hlow.M6.begin();
hlow.M7.begin();
#endif

/************Loop config here**************/
    Timer1 LoopInt(&htim6);
 8003de6:	1d3b      	adds	r3, r7, #4
 8003de8:	490f      	ldr	r1, [pc, #60]	; (8003e28 <main+0xac>)
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7ff ff26 	bl	8003c3c <_ZN6Timer1C1EP17TIM_HandleTypeDef>
    LoopInt.SetLoopTime(5);//Loop period set up by ms
 8003df0:	1d3b      	adds	r3, r7, #4
 8003df2:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7ff ff3e 	bl	8003c78 <_ZN6Timer111SetLoopTimeEf>
    LoopInt.Start();
 8003dfc:	1d3b      	adds	r3, r7, #4
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f7ff ffaa 	bl	8003d58 <_ZN6Timer15StartEv>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(IntFlag)
 8003e04:	4b09      	ldr	r3, [pc, #36]	; (8003e2c <main+0xb0>)
 8003e06:	781b      	ldrb	r3, [r3, #0]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d0fb      	beq.n	8003e04 <main+0x88>
	  {
	 		  /****user code here*******/
		  count++;
 8003e0c:	f8d7 3304 	ldr.w	r3, [r7, #772]	; 0x304
 8003e10:	3301      	adds	r3, #1
 8003e12:	f8c7 3304 	str.w	r3, [r7, #772]	; 0x304




	 		  /***************************/
		  IntFlag=false;
 8003e16:	4b05      	ldr	r3, [pc, #20]	; (8003e2c <main+0xb0>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	701a      	strb	r2, [r3, #0]
	  if(IntFlag)
 8003e1c:	e7f2      	b.n	8003e04 <main+0x88>
 8003e1e:	bf00      	nop
 8003e20:	2000014c 	.word	0x2000014c
 8003e24:	080045a0 	.word	0x080045a0
 8003e28:	20000210 	.word	0x20000210
 8003e2c:	20000144 	.word	0x20000144

08003e30 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b094      	sub	sp, #80	; 0x50
 8003e34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003e36:	f107 031c 	add.w	r3, r7, #28
 8003e3a:	2234      	movs	r2, #52	; 0x34
 8003e3c:	2100      	movs	r1, #0
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f000 fb44 	bl	80044cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003e44:	f107 0308 	add.w	r3, r7, #8
 8003e48:	2200      	movs	r2, #0
 8003e4a:	601a      	str	r2, [r3, #0]
 8003e4c:	605a      	str	r2, [r3, #4]
 8003e4e:	609a      	str	r2, [r3, #8]
 8003e50:	60da      	str	r2, [r3, #12]
 8003e52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e54:	2300      	movs	r3, #0
 8003e56:	607b      	str	r3, [r7, #4]
 8003e58:	4a2e      	ldr	r2, [pc, #184]	; (8003f14 <_Z18SystemClock_Configv+0xe4>)
 8003e5a:	4b2e      	ldr	r3, [pc, #184]	; (8003f14 <_Z18SystemClock_Configv+0xe4>)
 8003e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e62:	6413      	str	r3, [r2, #64]	; 0x40
 8003e64:	4b2b      	ldr	r3, [pc, #172]	; (8003f14 <_Z18SystemClock_Configv+0xe4>)
 8003e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e6c:	607b      	str	r3, [r7, #4]
 8003e6e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e70:	2300      	movs	r3, #0
 8003e72:	603b      	str	r3, [r7, #0]
 8003e74:	4a28      	ldr	r2, [pc, #160]	; (8003f18 <_Z18SystemClock_Configv+0xe8>)
 8003e76:	4b28      	ldr	r3, [pc, #160]	; (8003f18 <_Z18SystemClock_Configv+0xe8>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e7e:	6013      	str	r3, [r2, #0]
 8003e80:	4b25      	ldr	r3, [pc, #148]	; (8003f18 <_Z18SystemClock_Configv+0xe8>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003e88:	603b      	str	r3, [r7, #0]
 8003e8a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003e90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e94:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003e96:	2302      	movs	r3, #2
 8003e98:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003e9a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003e9e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003ea0:	2304      	movs	r3, #4
 8003ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 160;
 8003ea4:	23a0      	movs	r3, #160	; 0xa0
 8003ea6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003eac:	2302      	movs	r3, #2
 8003eae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003eb4:	f107 031c 	add.w	r3, r7, #28
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f7fe fa07 	bl	80022cc <HAL_RCC_OscConfig>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	bf14      	ite	ne
 8003ec4:	2301      	movne	r3, #1
 8003ec6:	2300      	moveq	r3, #0
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d001      	beq.n	8003ed2 <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 8003ece:	f000 f825 	bl	8003f1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ed2:	230f      	movs	r3, #15
 8003ed4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003eda:	2300      	movs	r3, #0
 8003edc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003ede:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003ee2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003ee4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ee8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003eea:	f107 0308 	add.w	r3, r7, #8
 8003eee:	2105      	movs	r1, #5
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f7fe f8d9 	bl	80020a8 <HAL_RCC_ClockConfig>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	bf14      	ite	ne
 8003efc:	2301      	movne	r3, #1
 8003efe:	2300      	moveq	r3, #0
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d001      	beq.n	8003f0a <_Z18SystemClock_Configv+0xda>
  {
    Error_Handler();
 8003f06:	f000 f809 	bl	8003f1c <Error_Handler>
  }
}
 8003f0a:	bf00      	nop
 8003f0c:	3750      	adds	r7, #80	; 0x50
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	40023800 	.word	0x40023800
 8003f18:	40007000 	.word	0x40007000

08003f1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	 plow->lcd.LcdPuts((char *)"Now in error handler");
 8003f20:	4b04      	ldr	r3, [pc, #16]	; (8003f34 <Error_Handler+0x18>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 8003f28:	4903      	ldr	r1, [pc, #12]	; (8003f38 <Error_Handler+0x1c>)
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7ff fa1d 	bl	800336a <_ZN3LCD7LcdPutsEPc>
  /* USER CODE END Error_Handler_Debug */
}
 8003f30:	bf00      	nop
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	2000014c 	.word	0x2000014c
 8003f38:	080045a8 	.word	0x080045a8

08003f3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f3c:	b500      	push	{lr}
 8003f3e:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f40:	4b0d      	ldr	r3, [pc, #52]	; (8003f78 <HAL_MspInit+0x3c>)
 8003f42:	2100      	movs	r1, #0
 8003f44:	9100      	str	r1, [sp, #0]
 8003f46:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f48:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f4c:	645a      	str	r2, [r3, #68]	; 0x44
 8003f4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f50:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003f54:	9200      	str	r2, [sp, #0]
 8003f56:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f58:	9101      	str	r1, [sp, #4]
 8003f5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f5c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003f60:	641a      	str	r2, [r3, #64]	; 0x40
 8003f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f68:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003f6a:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f6c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003f6e:	f7fd fcf5 	bl	800195c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f72:	b003      	add	sp, #12
 8003f74:	f85d fb04 	ldr.w	pc, [sp], #4
 8003f78:	40023800 	.word	0x40023800

08003f7c <NMI_Handler>:
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop

08003f80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f80:	e7fe      	b.n	8003f80 <HardFault_Handler>
 8003f82:	bf00      	nop

08003f84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f84:	e7fe      	b.n	8003f84 <MemManage_Handler>
 8003f86:	bf00      	nop

08003f88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f88:	e7fe      	b.n	8003f88 <BusFault_Handler>
 8003f8a:	bf00      	nop

08003f8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f8c:	e7fe      	b.n	8003f8c <UsageFault_Handler>
 8003f8e:	bf00      	nop

08003f90 <SVC_Handler>:
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop

08003f94 <DebugMon_Handler>:
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop

08003f98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f98:	4770      	bx	lr
 8003f9a:	bf00      	nop

08003f9c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f9c:	f7fd ba74 	b.w	8001488 <HAL_IncTick>

08003fa0 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003fa0:	4801      	ldr	r0, [pc, #4]	; (8003fa8 <DMA1_Stream5_IRQHandler+0x8>)
 8003fa2:	f7fd bde5 	b.w	8001b70 <HAL_DMA_IRQHandler>
 8003fa6:	bf00      	nop
 8003fa8:	20000290 	.word	0x20000290

08003fac <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003fac:	4801      	ldr	r0, [pc, #4]	; (8003fb4 <DMA1_Stream6_IRQHandler+0x8>)
 8003fae:	f7fd bddf 	b.w	8001b70 <HAL_DMA_IRQHandler>
 8003fb2:	bf00      	nop
 8003fb4:	200002f0 	.word	0x200002f0

08003fb8 <CAN1_RX0_IRQHandler>:
 8003fb8:	4801      	ldr	r0, [pc, #4]	; (8003fc0 <CAN1_RX0_IRQHandler+0x8>)
 8003fba:	f7fd bba5 	b.w	8001708 <HAL_CAN_IRQHandler>
 8003fbe:	bf00      	nop
 8003fc0:	20000154 	.word	0x20000154

08003fc4 <CAN1_RX1_IRQHandler>:
 8003fc4:	4801      	ldr	r0, [pc, #4]	; (8003fcc <CAN1_RX1_IRQHandler+0x8>)
 8003fc6:	f7fd bb9f 	b.w	8001708 <HAL_CAN_IRQHandler>
 8003fca:	bf00      	nop
 8003fcc:	20000154 	.word	0x20000154

08003fd0 <CAN1_SCE_IRQHandler>:
void CAN1_SCE_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003fd0:	4801      	ldr	r0, [pc, #4]	; (8003fd8 <CAN1_SCE_IRQHandler+0x8>)
 8003fd2:	f7fd bb99 	b.w	8001708 <HAL_CAN_IRQHandler>
 8003fd6:	bf00      	nop
 8003fd8:	20000154 	.word	0x20000154

08003fdc <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003fdc:	4801      	ldr	r0, [pc, #4]	; (8003fe4 <TIM3_IRQHandler+0x8>)
 8003fde:	f7fe bdad 	b.w	8002b3c <HAL_TIM_IRQHandler>
 8003fe2:	bf00      	nop
 8003fe4:	200001d0 	.word	0x200001d0

08003fe8 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003fe8:	4801      	ldr	r0, [pc, #4]	; (8003ff0 <TIM6_DAC_IRQHandler+0x8>)
 8003fea:	f7fe bda7 	b.w	8002b3c <HAL_TIM_IRQHandler>
 8003fee:	bf00      	nop
 8003ff0:	20000210 	.word	0x20000210

08003ff4 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003ff4:	4801      	ldr	r0, [pc, #4]	; (8003ffc <TIM7_IRQHandler+0x8>)
 8003ff6:	f7fe bda1 	b.w	8002b3c <HAL_TIM_IRQHandler>
 8003ffa:	bf00      	nop
 8003ffc:	20000250 	.word	0x20000250

08004000 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8004000:	2001      	movs	r0, #1
 8004002:	4770      	bx	lr

08004004 <_kill>:

int _kill(int pid, int sig)
{
 8004004:	b508      	push	{r3, lr}
	errno = EINVAL;
 8004006:	f000 fa37 	bl	8004478 <__errno>
 800400a:	2316      	movs	r3, #22
 800400c:	6003      	str	r3, [r0, #0]
	return -1;
}
 800400e:	f04f 30ff 	mov.w	r0, #4294967295
 8004012:	bd08      	pop	{r3, pc}

08004014 <_exit>:

void _exit (int status)
{
 8004014:	b508      	push	{r3, lr}
	errno = EINVAL;
 8004016:	f000 fa2f 	bl	8004478 <__errno>
 800401a:	2316      	movs	r3, #22
 800401c:	6003      	str	r3, [r0, #0]
 800401e:	e7fe      	b.n	800401e <_exit+0xa>

08004020 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004020:	4910      	ldr	r1, [pc, #64]	; (8004064 <SystemInit+0x44>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004022:	4b11      	ldr	r3, [pc, #68]	; (8004068 <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004024:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004028:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 800402c:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800402e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 8004032:	681a      	ldr	r2, [r3, #0]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004034:	4c0d      	ldr	r4, [pc, #52]	; (800406c <SystemInit+0x4c>)
  RCC->CFGR = 0x00000000;
 8004036:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8004038:	f042 0201 	orr.w	r2, r2, #1
 800403c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800403e:	6098      	str	r0, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004046:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800404a:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 800404c:	605c      	str	r4, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800404e:	681a      	ldr	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004050:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004054:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004058:	601a      	str	r2, [r3, #0]
  RCC->CIR = 0x00000000;
 800405a:	60d8      	str	r0, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800405c:	608c      	str	r4, [r1, #8]
#endif
}
 800405e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004062:	4770      	bx	lr
 8004064:	e000ed00 	.word	0xe000ed00
 8004068:	40023800 	.word	0x40023800
 800406c:	24003010 	.word	0x24003010

08004070 <MX_TIM3_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004070:	b530      	push	{r4, r5, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
  TIM_OC_InitTypeDef sConfigOC = {0};

  htim3.Instance = TIM3;
 8004072:	4c2b      	ldr	r4, [pc, #172]	; (8004120 <MX_TIM3_Init+0xb0>)
 8004074:	4b2b      	ldr	r3, [pc, #172]	; (8004124 <MX_TIM3_Init+0xb4>)
 8004076:	6023      	str	r3, [r4, #0]
{
 8004078:	b091      	sub	sp, #68	; 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800407a:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 0;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 0;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800407c:	4620      	mov	r0, r4
  htim3.Init.Prescaler = 0;
 800407e:	6063      	str	r3, [r4, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004080:	9302      	str	r3, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004082:	9309      	str	r3, [sp, #36]	; 0x24
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004084:	60a3      	str	r3, [r4, #8]
  htim3.Init.Period = 0;
 8004086:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004088:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800408a:	61a3      	str	r3, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800408c:	9303      	str	r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800408e:	930a      	str	r3, [sp, #40]	; 0x28
 8004090:	930b      	str	r3, [sp, #44]	; 0x2c
 8004092:	930c      	str	r3, [sp, #48]	; 0x30
 8004094:	930d      	str	r3, [sp, #52]	; 0x34
 8004096:	930e      	str	r3, [sp, #56]	; 0x38
 8004098:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800409a:	f7fe fb9f 	bl	80027dc <HAL_TIM_PWM_Init>
 800409e:	bb20      	cbnz	r0, 80040ea <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040a0:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80040a2:	a902      	add	r1, sp, #8
 80040a4:	481e      	ldr	r0, [pc, #120]	; (8004120 <MX_TIM3_Init+0xb0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040a6:	9302      	str	r3, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040a8:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80040aa:	f7fe fdf1 	bl	8002c90 <HAL_TIMEx_MasterConfigSynchronization>
 80040ae:	b9c8      	cbnz	r0, 80040e4 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 0;
 80040b0:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040b2:	2560      	movs	r5, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80040b4:	a909      	add	r1, sp, #36	; 0x24
 80040b6:	461a      	mov	r2, r3
 80040b8:	4819      	ldr	r0, [pc, #100]	; (8004120 <MX_TIM3_Init+0xb0>)
  sConfigOC.Pulse = 0;
 80040ba:	930a      	str	r3, [sp, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80040bc:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80040be:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040c0:	9509      	str	r5, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80040c2:	f7fe fc2d 	bl	8002920 <HAL_TIM_PWM_ConfigChannel>
 80040c6:	b108      	cbz	r0, 80040cc <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 80040c8:	f7ff ff28 	bl	8003f1c <Error_Handler>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM3)
 80040cc:	6821      	ldr	r1, [r4, #0]
 80040ce:	4a15      	ldr	r2, [pc, #84]	; (8004124 <MX_TIM3_Init+0xb4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040d0:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM3)
 80040d2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040d4:	9305      	str	r3, [sp, #20]
 80040d6:	9304      	str	r3, [sp, #16]
 80040d8:	9306      	str	r3, [sp, #24]
 80040da:	9307      	str	r3, [sp, #28]
 80040dc:	9308      	str	r3, [sp, #32]
  if(timHandle->Instance==TIM3)
 80040de:	d007      	beq.n	80040f0 <MX_TIM3_Init+0x80>
}
 80040e0:	b011      	add	sp, #68	; 0x44
 80040e2:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80040e4:	f7ff ff1a 	bl	8003f1c <Error_Handler>
 80040e8:	e7e2      	b.n	80040b0 <MX_TIM3_Init+0x40>
    Error_Handler();
 80040ea:	f7ff ff17 	bl	8003f1c <Error_Handler>
 80040ee:	e7d7      	b.n	80040a0 <MX_TIM3_Init+0x30>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040f0:	f502 320d 	add.w	r2, r2, #144384	; 0x23400
 80040f4:	9301      	str	r3, [sp, #4]
 80040f6:	6b13      	ldr	r3, [r2, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040f8:	480b      	ldr	r0, [pc, #44]	; (8004128 <MX_TIM3_Init+0xb8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040fa:	f043 0301 	orr.w	r3, r3, #1
 80040fe:	6313      	str	r3, [r2, #48]	; 0x30
 8004100:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004108:	2240      	movs	r2, #64	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800410a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800410c:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800410e:	9c01      	ldr	r4, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004110:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004112:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004114:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004116:	f7fd fdfb 	bl	8001d10 <HAL_GPIO_Init>
}
 800411a:	b011      	add	sp, #68	; 0x44
 800411c:	bd30      	pop	{r4, r5, pc}
 800411e:	bf00      	nop
 8004120:	200001d0 	.word	0x200001d0
 8004124:	40000400 	.word	0x40000400
 8004128:	40020000 	.word	0x40020000

0800412c <MX_TIM6_Init>:
{
 800412c:	b500      	push	{lr}
  htim6.Instance = TIM6;
 800412e:	4a0f      	ldr	r2, [pc, #60]	; (800416c <MX_TIM6_Init+0x40>)
 8004130:	4b0f      	ldr	r3, [pc, #60]	; (8004170 <MX_TIM6_Init+0x44>)
 8004132:	6013      	str	r3, [r2, #0]
{
 8004134:	b083      	sub	sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004136:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004138:	4610      	mov	r0, r2
  htim6.Init.Prescaler = 0;
 800413a:	6053      	str	r3, [r2, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800413c:	9300      	str	r3, [sp, #0]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800413e:	6093      	str	r3, [r2, #8]
  htim6.Init.Period = 0;
 8004140:	60d3      	str	r3, [r2, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004142:	6193      	str	r3, [r2, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004144:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004146:	f7fe fa97 	bl	8002678 <HAL_TIM_Base_Init>
 800414a:	b960      	cbnz	r0, 8004166 <MX_TIM6_Init+0x3a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800414c:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800414e:	4669      	mov	r1, sp
 8004150:	4806      	ldr	r0, [pc, #24]	; (800416c <MX_TIM6_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004152:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004154:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004156:	f7fe fd9b 	bl	8002c90 <HAL_TIMEx_MasterConfigSynchronization>
 800415a:	b108      	cbz	r0, 8004160 <MX_TIM6_Init+0x34>
    Error_Handler();
 800415c:	f7ff fede 	bl	8003f1c <Error_Handler>
}
 8004160:	b003      	add	sp, #12
 8004162:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8004166:	f7ff fed9 	bl	8003f1c <Error_Handler>
 800416a:	e7ef      	b.n	800414c <MX_TIM6_Init+0x20>
 800416c:	20000210 	.word	0x20000210
 8004170:	40001000 	.word	0x40001000

08004174 <MX_TIM7_Init>:
{
 8004174:	b500      	push	{lr}
  htim7.Instance = TIM7;
 8004176:	4a0f      	ldr	r2, [pc, #60]	; (80041b4 <MX_TIM7_Init+0x40>)
 8004178:	4b0f      	ldr	r3, [pc, #60]	; (80041b8 <MX_TIM7_Init+0x44>)
 800417a:	6013      	str	r3, [r2, #0]
{
 800417c:	b083      	sub	sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800417e:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004180:	4610      	mov	r0, r2
  htim7.Init.Prescaler = 0;
 8004182:	6053      	str	r3, [r2, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004184:	9300      	str	r3, [sp, #0]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004186:	6093      	str	r3, [r2, #8]
  htim7.Init.Period = 0;
 8004188:	60d3      	str	r3, [r2, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800418a:	6193      	str	r3, [r2, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800418c:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800418e:	f7fe fa73 	bl	8002678 <HAL_TIM_Base_Init>
 8004192:	b960      	cbnz	r0, 80041ae <MX_TIM7_Init+0x3a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004194:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004196:	4669      	mov	r1, sp
 8004198:	4806      	ldr	r0, [pc, #24]	; (80041b4 <MX_TIM7_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800419a:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800419c:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800419e:	f7fe fd77 	bl	8002c90 <HAL_TIMEx_MasterConfigSynchronization>
 80041a2:	b108      	cbz	r0, 80041a8 <MX_TIM7_Init+0x34>
    Error_Handler();
 80041a4:	f7ff feba 	bl	8003f1c <Error_Handler>
}
 80041a8:	b003      	add	sp, #12
 80041aa:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80041ae:	f7ff feb5 	bl	8003f1c <Error_Handler>
 80041b2:	e7ef      	b.n	8004194 <MX_TIM7_Init+0x20>
 80041b4:	20000250 	.word	0x20000250
 80041b8:	40001400 	.word	0x40001400

080041bc <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM3)
 80041bc:	6802      	ldr	r2, [r0, #0]
 80041be:	4b0e      	ldr	r3, [pc, #56]	; (80041f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d000      	beq.n	80041c6 <HAL_TIM_PWM_MspInit+0xa>
 80041c4:	4770      	bx	lr
{
 80041c6:	b500      	push	{lr}
 80041c8:	b083      	sub	sp, #12
    __HAL_RCC_TIM3_CLK_ENABLE();
 80041ca:	2200      	movs	r2, #0
 80041cc:	f503 330d 	add.w	r3, r3, #144384	; 0x23400
 80041d0:	9201      	str	r2, [sp, #4]
 80041d2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80041d4:	f041 0102 	orr.w	r1, r1, #2
 80041d8:	6419      	str	r1, [r3, #64]	; 0x40
 80041da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80041e2:	4611      	mov	r1, r2
 80041e4:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 80041e6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80041e8:	f7fd fbca 	bl	8001980 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80041ec:	201d      	movs	r0, #29
 80041ee:	f7fd fbfd 	bl	80019ec <HAL_NVIC_EnableIRQ>
}
 80041f2:	b003      	add	sp, #12
 80041f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80041f8:	40000400 	.word	0x40000400

080041fc <HAL_TIM_Base_MspInit>:
{
 80041fc:	b500      	push	{lr}
  if(tim_baseHandle->Instance==TIM6)
 80041fe:	6803      	ldr	r3, [r0, #0]
 8004200:	4a18      	ldr	r2, [pc, #96]	; (8004264 <HAL_TIM_Base_MspInit+0x68>)
 8004202:	4293      	cmp	r3, r2
{
 8004204:	b083      	sub	sp, #12
  if(tim_baseHandle->Instance==TIM6)
 8004206:	d019      	beq.n	800423c <HAL_TIM_Base_MspInit+0x40>
  else if(tim_baseHandle->Instance==TIM7)
 8004208:	4a17      	ldr	r2, [pc, #92]	; (8004268 <HAL_TIM_Base_MspInit+0x6c>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d002      	beq.n	8004214 <HAL_TIM_Base_MspInit+0x18>
}
 800420e:	b003      	add	sp, #12
 8004210:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004214:	2200      	movs	r2, #0
 8004216:	4b15      	ldr	r3, [pc, #84]	; (800426c <HAL_TIM_Base_MspInit+0x70>)
 8004218:	9201      	str	r2, [sp, #4]
 800421a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800421c:	f041 0120 	orr.w	r1, r1, #32
 8004220:	6419      	str	r1, [r3, #64]	; 0x40
 8004222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004224:	f003 0320 	and.w	r3, r3, #32
 8004228:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800422a:	4611      	mov	r1, r2
 800422c:	2037      	movs	r0, #55	; 0x37
    __HAL_RCC_TIM7_CLK_ENABLE();
 800422e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004230:	f7fd fba6 	bl	8001980 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004234:	2037      	movs	r0, #55	; 0x37
 8004236:	f7fd fbd9 	bl	80019ec <HAL_NVIC_EnableIRQ>
}
 800423a:	e7e8      	b.n	800420e <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800423c:	2200      	movs	r2, #0
 800423e:	4b0b      	ldr	r3, [pc, #44]	; (800426c <HAL_TIM_Base_MspInit+0x70>)
 8004240:	9200      	str	r2, [sp, #0]
 8004242:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004244:	f041 0110 	orr.w	r1, r1, #16
 8004248:	6419      	str	r1, [r3, #64]	; 0x40
 800424a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424c:	f003 0310 	and.w	r3, r3, #16
 8004250:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004252:	4611      	mov	r1, r2
 8004254:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004256:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004258:	f7fd fb92 	bl	8001980 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800425c:	2036      	movs	r0, #54	; 0x36
 800425e:	f7fd fbc5 	bl	80019ec <HAL_NVIC_EnableIRQ>
 8004262:	e7d4      	b.n	800420e <HAL_TIM_Base_MspInit+0x12>
 8004264:	40001000 	.word	0x40001000
 8004268:	40001400 	.word	0x40001400
 800426c:	40023800 	.word	0x40023800

08004270 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8004270:	4b0b      	ldr	r3, [pc, #44]	; (80042a0 <MX_USART1_UART_Init+0x30>)
 8004272:	4a0c      	ldr	r2, [pc, #48]	; (80042a4 <MX_USART1_UART_Init+0x34>)
{
 8004274:	b510      	push	{r4, lr}
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004276:	210c      	movs	r1, #12
  huart1.Instance = USART1;
 8004278:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800427a:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800427e:	2200      	movs	r2, #0
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004280:	4618      	mov	r0, r3
  huart1.Init.BaudRate = 115200;
 8004282:	605c      	str	r4, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004284:	6159      	str	r1, [r3, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004286:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004288:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800428a:	611a      	str	r2, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800428c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800428e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004290:	f7fe fea4 	bl	8002fdc <HAL_UART_Init>
 8004294:	b900      	cbnz	r0, 8004298 <MX_USART1_UART_Init+0x28>
 8004296:	bd10      	pop	{r4, pc}
  {
    Error_Handler();
  }

}
 8004298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800429c:	f7ff be3e 	b.w	8003f1c <Error_Handler>
 80042a0:	20000350 	.word	0x20000350
 80042a4:	40011000 	.word	0x40011000

080042a8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 80042a8:	4b0b      	ldr	r3, [pc, #44]	; (80042d8 <MX_USART2_UART_Init+0x30>)
 80042aa:	4a0c      	ldr	r2, [pc, #48]	; (80042dc <MX_USART2_UART_Init+0x34>)
{
 80042ac:	b510      	push	{r4, lr}
  huart2.Init.BaudRate = 115200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80042ae:	210c      	movs	r1, #12
  huart2.Instance = USART2;
 80042b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80042b2:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80042b6:	2200      	movs	r2, #0
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80042b8:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 115200;
 80042ba:	605c      	str	r4, [r3, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80042bc:	6159      	str	r1, [r3, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80042be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80042c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80042c2:	611a      	str	r2, [r3, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042c4:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80042c6:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80042c8:	f7fe fe88 	bl	8002fdc <HAL_UART_Init>
 80042cc:	b900      	cbnz	r0, 80042d0 <MX_USART2_UART_Init+0x28>
 80042ce:	bd10      	pop	{r4, pc}
  {
    Error_Handler();
  }

}
 80042d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80042d4:	f7ff be22 	b.w	8003f1c <Error_Handler>
 80042d8:	20000390 	.word	0x20000390
 80042dc:	40004400 	.word	0x40004400

080042e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80042e0:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART1)
 80042e2:	6803      	ldr	r3, [r0, #0]
 80042e4:	4a47      	ldr	r2, [pc, #284]	; (8004404 <HAL_UART_MspInit+0x124>)
{
 80042e6:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042e8:	2400      	movs	r4, #0
  if(uartHandle->Instance==USART1)
 80042ea:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042ec:	9406      	str	r4, [sp, #24]
 80042ee:	9405      	str	r4, [sp, #20]
 80042f0:	9407      	str	r4, [sp, #28]
 80042f2:	9408      	str	r4, [sp, #32]
 80042f4:	9409      	str	r4, [sp, #36]	; 0x24
  if(uartHandle->Instance==USART1)
 80042f6:	d059      	beq.n	80043ac <HAL_UART_MspInit+0xcc>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 80042f8:	4a43      	ldr	r2, [pc, #268]	; (8004408 <HAL_UART_MspInit+0x128>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d001      	beq.n	8004302 <HAL_UART_MspInit+0x22>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80042fe:	b00b      	add	sp, #44	; 0x2c
 8004300:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8004302:	4b42      	ldr	r3, [pc, #264]	; (800440c <HAL_UART_MspInit+0x12c>)
 8004304:	9403      	str	r4, [sp, #12]
 8004306:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8004308:	4e41      	ldr	r6, [pc, #260]	; (8004410 <HAL_UART_MspInit+0x130>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800430a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800430e:	641a      	str	r2, [r3, #64]	; 0x40
 8004310:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004312:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004316:	9203      	str	r2, [sp, #12]
 8004318:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800431a:	9404      	str	r4, [sp, #16]
 800431c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800431e:	f042 0201 	orr.w	r2, r2, #1
 8004322:	631a      	str	r2, [r3, #48]	; 0x30
 8004324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004326:	f003 0301 	and.w	r3, r3, #1
 800432a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800432c:	220c      	movs	r2, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800432e:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004330:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004332:	2701      	movs	r7, #1
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004334:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004336:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004338:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800433a:	2307      	movs	r3, #7
 800433c:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800433e:	4835      	ldr	r0, [pc, #212]	; (8004414 <HAL_UART_MspInit+0x134>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004340:	9707      	str	r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004342:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004344:	9309      	str	r3, [sp, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004346:	f8dd e010 	ldr.w	lr, [sp, #16]
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800434a:	4f33      	ldr	r7, [pc, #204]	; (8004418 <HAL_UART_MspInit+0x138>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800434c:	f7fd fce0 	bl	8001d10 <HAL_GPIO_Init>
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8004350:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004354:	2240      	movs	r2, #64	; 0x40
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004356:	f44f 6380 	mov.w	r3, #1024	; 0x400
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800435a:	4630      	mov	r0, r6
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800435c:	60f4      	str	r4, [r6, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800435e:	6174      	str	r4, [r6, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004360:	61b4      	str	r4, [r6, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004362:	61f4      	str	r4, [r6, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004364:	6234      	str	r4, [r6, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004366:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8004368:	6037      	str	r7, [r6, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800436a:	6071      	str	r1, [r6, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800436c:	60b2      	str	r2, [r6, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800436e:	6133      	str	r3, [r6, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004370:	f7fd fb64 	bl	8001a3c <HAL_DMA_Init>
 8004374:	2800      	cmp	r0, #0
 8004376:	d141      	bne.n	80043fc <HAL_UART_MspInit+0x11c>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004378:	4c28      	ldr	r4, [pc, #160]	; (800441c <HAL_UART_MspInit+0x13c>)
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800437a:	632e      	str	r6, [r5, #48]	; 0x30
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800437c:	2300      	movs	r3, #0
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800437e:	4f28      	ldr	r7, [pc, #160]	; (8004420 <HAL_UART_MspInit+0x140>)
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004380:	63b5      	str	r5, [r6, #56]	; 0x38
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004382:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004386:	f44f 6280 	mov.w	r2, #1024	; 0x400
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800438a:	4620      	mov	r0, r4
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800438c:	6027      	str	r7, [r4, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800438e:	6061      	str	r1, [r4, #4]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004390:	6122      	str	r2, [r4, #16]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004392:	60a3      	str	r3, [r4, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004394:	60e3      	str	r3, [r4, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004396:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004398:	61a3      	str	r3, [r4, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800439a:	61e3      	str	r3, [r4, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800439c:	6223      	str	r3, [r4, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800439e:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80043a0:	f7fd fb4c 	bl	8001a3c <HAL_DMA_Init>
 80043a4:	bb38      	cbnz	r0, 80043f6 <HAL_UART_MspInit+0x116>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80043a6:	636c      	str	r4, [r5, #52]	; 0x34
 80043a8:	63a5      	str	r5, [r4, #56]	; 0x38
}
 80043aa:	e7a8      	b.n	80042fe <HAL_UART_MspInit+0x1e>
    __HAL_RCC_USART1_CLK_ENABLE();
 80043ac:	4b17      	ldr	r3, [pc, #92]	; (800440c <HAL_UART_MspInit+0x12c>)
 80043ae:	9401      	str	r4, [sp, #4]
 80043b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043b2:	4818      	ldr	r0, [pc, #96]	; (8004414 <HAL_UART_MspInit+0x134>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80043b4:	f042 0210 	orr.w	r2, r2, #16
 80043b8:	645a      	str	r2, [r3, #68]	; 0x44
 80043ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043bc:	f002 0210 	and.w	r2, r2, #16
 80043c0:	9201      	str	r2, [sp, #4]
 80043c2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043c4:	9402      	str	r4, [sp, #8]
 80043c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043c8:	f042 0201 	orr.w	r2, r2, #1
 80043cc:	631a      	str	r2, [r3, #48]	; 0x30
 80043ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d0:	f003 0301 	and.w	r3, r3, #1
 80043d4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80043d6:	f44f 66c0 	mov.w	r6, #1536	; 0x600
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043da:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043dc:	2401      	movs	r4, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043de:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80043e0:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043e2:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043e4:	9f02      	ldr	r7, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80043e6:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043e8:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043ea:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043ec:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80043ee:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043f0:	f7fd fc8e 	bl	8001d10 <HAL_GPIO_Init>
 80043f4:	e783      	b.n	80042fe <HAL_UART_MspInit+0x1e>
      Error_Handler();
 80043f6:	f7ff fd91 	bl	8003f1c <Error_Handler>
 80043fa:	e7d4      	b.n	80043a6 <HAL_UART_MspInit+0xc6>
      Error_Handler();
 80043fc:	f7ff fd8e 	bl	8003f1c <Error_Handler>
 8004400:	e7ba      	b.n	8004378 <HAL_UART_MspInit+0x98>
 8004402:	bf00      	nop
 8004404:	40011000 	.word	0x40011000
 8004408:	40004400 	.word	0x40004400
 800440c:	40023800 	.word	0x40023800
 8004410:	200002f0 	.word	0x200002f0
 8004414:	40020000 	.word	0x40020000
 8004418:	400260a0 	.word	0x400260a0
 800441c:	20000290 	.word	0x20000290
 8004420:	40026088 	.word	0x40026088

08004424 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004424:	f8df d034 	ldr.w	sp, [pc, #52]	; 800445c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004428:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800442a:	e003      	b.n	8004434 <LoopCopyDataInit>

0800442c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800442c:	4b0c      	ldr	r3, [pc, #48]	; (8004460 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800442e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004430:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004432:	3104      	adds	r1, #4

08004434 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004434:	480b      	ldr	r0, [pc, #44]	; (8004464 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004436:	4b0c      	ldr	r3, [pc, #48]	; (8004468 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004438:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800443a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800443c:	d3f6      	bcc.n	800442c <CopyDataInit>
  ldr  r2, =_sbss
 800443e:	4a0b      	ldr	r2, [pc, #44]	; (800446c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004440:	e002      	b.n	8004448 <LoopFillZerobss>

08004442 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004442:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004444:	f842 3b04 	str.w	r3, [r2], #4

08004448 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004448:	4b09      	ldr	r3, [pc, #36]	; (8004470 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800444a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800444c:	d3f9      	bcc.n	8004442 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800444e:	f7ff fde7 	bl	8004020 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004452:	f000 f817 	bl	8004484 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004456:	f7ff fc91 	bl	8003d7c <main>
  bx  lr    
 800445a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800445c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004460:	08004864 	.word	0x08004864
  ldr  r0, =_sdata
 8004464:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004468:	20000100 	.word	0x20000100
  ldr  r2, =_sbss
 800446c:	20000100 	.word	0x20000100
  ldr  r3, = _ebss
 8004470:	200003d4 	.word	0x200003d4

08004474 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004474:	e7fe      	b.n	8004474 <ADC_IRQHandler>
	...

08004478 <__errno>:
 8004478:	4b01      	ldr	r3, [pc, #4]	; (8004480 <__errno+0x8>)
 800447a:	6818      	ldr	r0, [r3, #0]
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	2000000c 	.word	0x2000000c

08004484 <__libc_init_array>:
 8004484:	b570      	push	{r4, r5, r6, lr}
 8004486:	4e0d      	ldr	r6, [pc, #52]	; (80044bc <__libc_init_array+0x38>)
 8004488:	4c0d      	ldr	r4, [pc, #52]	; (80044c0 <__libc_init_array+0x3c>)
 800448a:	1ba4      	subs	r4, r4, r6
 800448c:	10a4      	asrs	r4, r4, #2
 800448e:	2500      	movs	r5, #0
 8004490:	42a5      	cmp	r5, r4
 8004492:	d109      	bne.n	80044a8 <__libc_init_array+0x24>
 8004494:	4e0b      	ldr	r6, [pc, #44]	; (80044c4 <__libc_init_array+0x40>)
 8004496:	4c0c      	ldr	r4, [pc, #48]	; (80044c8 <__libc_init_array+0x44>)
 8004498:	f000 f876 	bl	8004588 <_init>
 800449c:	1ba4      	subs	r4, r4, r6
 800449e:	10a4      	asrs	r4, r4, #2
 80044a0:	2500      	movs	r5, #0
 80044a2:	42a5      	cmp	r5, r4
 80044a4:	d105      	bne.n	80044b2 <__libc_init_array+0x2e>
 80044a6:	bd70      	pop	{r4, r5, r6, pc}
 80044a8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80044ac:	4798      	blx	r3
 80044ae:	3501      	adds	r5, #1
 80044b0:	e7ee      	b.n	8004490 <__libc_init_array+0xc>
 80044b2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80044b6:	4798      	blx	r3
 80044b8:	3501      	adds	r5, #1
 80044ba:	e7f2      	b.n	80044a2 <__libc_init_array+0x1e>
 80044bc:	0800485c 	.word	0x0800485c
 80044c0:	0800485c 	.word	0x0800485c
 80044c4:	0800485c 	.word	0x0800485c
 80044c8:	08004860 	.word	0x08004860

080044cc <memset>:
 80044cc:	4402      	add	r2, r0
 80044ce:	4603      	mov	r3, r0
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d100      	bne.n	80044d6 <memset+0xa>
 80044d4:	4770      	bx	lr
 80044d6:	f803 1b01 	strb.w	r1, [r3], #1
 80044da:	e7f9      	b.n	80044d0 <memset+0x4>

080044dc <memcpy>:
 80044dc:	b510      	push	{r4, lr}
 80044de:	1e43      	subs	r3, r0, #1
 80044e0:	440a      	add	r2, r1
 80044e2:	4291      	cmp	r1, r2
 80044e4:	d100      	bne.n	80044e8 <memcpy+0xc>
 80044e6:	bd10      	pop	{r4, pc}
 80044e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80044ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80044f0:	e7f7      	b.n	80044e2 <memcpy+0x6>

080044f2 <abort>:
 80044f2:	b508      	push	{r3, lr}
 80044f4:	2006      	movs	r0, #6
 80044f6:	f000 f82b 	bl	8004550 <raise>
 80044fa:	2001      	movs	r0, #1
 80044fc:	f7ff fd8a 	bl	8004014 <_exit>

08004500 <_raise_r>:
 8004500:	291f      	cmp	r1, #31
 8004502:	b538      	push	{r3, r4, r5, lr}
 8004504:	4604      	mov	r4, r0
 8004506:	460d      	mov	r5, r1
 8004508:	d904      	bls.n	8004514 <_raise_r+0x14>
 800450a:	2316      	movs	r3, #22
 800450c:	6003      	str	r3, [r0, #0]
 800450e:	f04f 30ff 	mov.w	r0, #4294967295
 8004512:	bd38      	pop	{r3, r4, r5, pc}
 8004514:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004516:	b112      	cbz	r2, 800451e <_raise_r+0x1e>
 8004518:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800451c:	b94b      	cbnz	r3, 8004532 <_raise_r+0x32>
 800451e:	4620      	mov	r0, r4
 8004520:	f000 f830 	bl	8004584 <_getpid_r>
 8004524:	462a      	mov	r2, r5
 8004526:	4601      	mov	r1, r0
 8004528:	4620      	mov	r0, r4
 800452a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800452e:	f000 b817 	b.w	8004560 <_kill_r>
 8004532:	2b01      	cmp	r3, #1
 8004534:	d00a      	beq.n	800454c <_raise_r+0x4c>
 8004536:	1c59      	adds	r1, r3, #1
 8004538:	d103      	bne.n	8004542 <_raise_r+0x42>
 800453a:	2316      	movs	r3, #22
 800453c:	6003      	str	r3, [r0, #0]
 800453e:	2001      	movs	r0, #1
 8004540:	bd38      	pop	{r3, r4, r5, pc}
 8004542:	2400      	movs	r4, #0
 8004544:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004548:	4628      	mov	r0, r5
 800454a:	4798      	blx	r3
 800454c:	2000      	movs	r0, #0
 800454e:	bd38      	pop	{r3, r4, r5, pc}

08004550 <raise>:
 8004550:	4b02      	ldr	r3, [pc, #8]	; (800455c <raise+0xc>)
 8004552:	4601      	mov	r1, r0
 8004554:	6818      	ldr	r0, [r3, #0]
 8004556:	f7ff bfd3 	b.w	8004500 <_raise_r>
 800455a:	bf00      	nop
 800455c:	2000000c 	.word	0x2000000c

08004560 <_kill_r>:
 8004560:	b538      	push	{r3, r4, r5, lr}
 8004562:	4c07      	ldr	r4, [pc, #28]	; (8004580 <_kill_r+0x20>)
 8004564:	2300      	movs	r3, #0
 8004566:	4605      	mov	r5, r0
 8004568:	4608      	mov	r0, r1
 800456a:	4611      	mov	r1, r2
 800456c:	6023      	str	r3, [r4, #0]
 800456e:	f7ff fd49 	bl	8004004 <_kill>
 8004572:	1c43      	adds	r3, r0, #1
 8004574:	d102      	bne.n	800457c <_kill_r+0x1c>
 8004576:	6823      	ldr	r3, [r4, #0]
 8004578:	b103      	cbz	r3, 800457c <_kill_r+0x1c>
 800457a:	602b      	str	r3, [r5, #0]
 800457c:	bd38      	pop	{r3, r4, r5, pc}
 800457e:	bf00      	nop
 8004580:	200003d0 	.word	0x200003d0

08004584 <_getpid_r>:
 8004584:	f7ff bd3c 	b.w	8004000 <_getpid>

08004588 <_init>:
 8004588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800458a:	bf00      	nop
 800458c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800458e:	bc08      	pop	{r3}
 8004590:	469e      	mov	lr, r3
 8004592:	4770      	bx	lr

08004594 <_fini>:
 8004594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004596:	bf00      	nop
 8004598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800459a:	bc08      	pop	{r3}
 800459c:	469e      	mov	lr, r3
 800459e:	4770      	bx	lr
