$date
	Sat Aug 28 15:32:55 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fulladder $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % g $end
$var wire 1 & p $end
$var wire 1 ' sum $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
1%
1$
1#
1"
1!
$end
#2001
0$
0%
0!
0"
#6001
1$
1%
0'
1!
1"
0#
#8001
1'
0$
1&
0%
0"
#10001
1$
0&
1%
1'
1"
1#
#12001
0$
1&
0%
1'
0"
0#
#14001
1$
0&
1%
1'
1"
1#
#16001
0$
1&
0%
1'
0!
0#
#18001
1$
0&
1%
1'
1!
1#
#20001
0$
0%
0'
0!
0"
0#
#22001
1'
1&
1!
#24001
0$
0&
1'
0!
1#
#26001
1$
0'
1&
1"
#28001
0$
1'
1!
0"
0#
#30001
0!
1"
#32001
0'
0&
0"
#34001
1'
1&
1"
#36001
0'
1$
0&
1%
1!
#38001
1'
1#
#42002
