
16. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\clk_int_div.\t_ff1_en' from process `\clk_int_div.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:0$32'.
No latch inferred for signal `\clk_int_div.\t_ff2_en' from process `\clk_int_div.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:0$32'.
No latch inferred for signal `\clk_int_div.\t_ff1_d' from process `\clk_int_div.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:0$27'.
No latch inferred for signal `\clk_int_div.\t_ff2_d' from process `\clk_int_div.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:0$27'.
No latch inferred for signal `\clk_int_div.\cycle_cntr_d' from process `\clk_int_div.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:0$16'.
No latch inferred for signal `\clk_int_div.\div_ready_o' from process `\clk_int_div.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:0$4'.
No latch inferred for signal `\clk_int_div.\div_d' from process `\clk_int_div.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:0$4'.
No latch inferred for signal `\clk_int_div.\toggle_ffs_en' from process `\clk_int_div.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:0$4'.
No latch inferred for signal `\clk_int_div.\cycle_counter_en' from process `\clk_int_div.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:0$4'.
No latch inferred for signal `\clk_int_div.\clk_div_bypass_en_d' from process `\clk_int_div.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:0$4'.
No latch inferred for signal `\clk_int_div.\use_odd_division_d' from process `\clk_int_div.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:0$4'.
No latch inferred for signal `\clk_int_div.\gate_en_d' from process `\clk_int_div.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:0$4'.
No latch inferred for signal `\clk_int_div.\clear_cycle_counter' from process `\clk_int_div.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:0$4'.
No latch inferred for signal `\clk_int_div.\clear_toggle_flops' from process `\clk_int_div.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:0$4'.
No latch inferred for signal `\clk_int_div.\clk_gate_state_d' from process `\clk_int_div.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:0$4'.
Latch inferred for signal `$paramod\tc_clk_gating\IS_FUNCTIONAL=s32'00000000000000000000000000000001.\clk_en' from process `$paramod\tc_clk_gating\IS_FUNCTIONAL=s32'00000000000000000000000000000001.$proc$/home/nakanomiku/DigitalDesign/clk_int_div/tc_clk.sv:0$51': $auto$proc_dlatch.cc:433:proc_dlatch$309
