// Seed: 3503797104
module module_0 ();
  assign id_1 = id_1;
  always @(1 or id_1 * 1)
    if (1) begin
      if (id_1) begin
        for (id_1 = (1); 1; id_1++) id_1 <= id_1;
      end else id_1 <= 1;
    end
  tri1 id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_6 = id_3;
  module_0();
  assign id_2[1] = "";
  assign #(1) id_1 = ~id_4;
endmodule
