Classic Timing Analyzer report for 8bitbrain
Fri Apr 09 00:17:20 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  8. Clock Hold: 'clk'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                                                    ; To                                                        ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A                                      ; None          ; 22.061 ns                        ; reset                                                                                                                                   ; controller:inst1|key2[6]                                  ; --                           ; clk                          ; 0            ;
; Worst-case tco                              ; N/A                                      ; None          ; 18.809 ns                        ; p2s:inst5|data_out                                                                                                                      ; p2s_dout                                                  ; clk                          ; --                           ; 0            ;
; Worst-case tpd                              ; N/A                                      ; None          ; 3.056 ns                         ; altera_internal_jtag~TDO                                                                                                                ; altera_reserved_tdo                                       ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A                                      ; None          ; 3.976 ns                         ; altera_internal_jtag~TMSUTAP                                                                                                            ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; --                           ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'clk'                          ; N/A                                      ; None          ; 11.39 MHz ( period = 87.802 ns ) ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6                 ; modulator:inst3|wave1[9]                                  ; clk                          ; clk                          ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A                                      ; None          ; 117.12 MHz ( period = 8.538 ns ) ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] ; sld_hub:sld_hub_inst|tdo                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Hold: 'clk'                           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; controller:inst1|curbtns[4]                                                                                                             ; controller:inst1|diff_btn_vec[4]                          ; clk                          ; clk                          ; 121          ;
; Total number of failed paths                ;                                          ;               ;                                  ;                                                                                                                                         ;                                                           ;                              ;                              ; 121          ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------------+------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk                          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                    ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 11.39 MHz ( period = 87.802 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 87.502 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.802 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 87.502 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.802 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 87.502 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.802 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 87.502 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.802 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 87.502 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.802 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 87.502 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.802 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 87.502 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.792 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 87.492 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.792 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 87.492 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.792 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 87.492 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.792 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 87.492 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.792 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 87.492 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.792 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 87.492 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.792 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 87.492 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.788 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 87.488 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.788 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 87.488 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.788 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 87.488 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.788 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 87.488 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.788 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 87.488 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.788 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 87.488 ns               ;
; N/A                                     ; 11.39 MHz ( period = 87.788 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 87.488 ns               ;
; N/A                                     ; 11.40 MHz ( period = 87.733 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 87.427 ns               ;
; N/A                                     ; 11.40 MHz ( period = 87.733 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 87.427 ns               ;
; N/A                                     ; 11.40 MHz ( period = 87.733 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 87.427 ns               ;
; N/A                                     ; 11.40 MHz ( period = 87.733 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 87.427 ns               ;
; N/A                                     ; 11.40 MHz ( period = 87.733 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 87.427 ns               ;
; N/A                                     ; 11.40 MHz ( period = 87.733 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 87.427 ns               ;
; N/A                                     ; 11.40 MHz ( period = 87.733 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 87.427 ns               ;
; N/A                                     ; 11.45 MHz ( period = 87.370 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[11] ; clk        ; clk      ; None                        ; None                      ; 87.073 ns               ;
; N/A                                     ; 11.45 MHz ( period = 87.370 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[11] ; clk        ; clk      ; None                        ; None                      ; 87.073 ns               ;
; N/A                                     ; 11.45 MHz ( period = 87.370 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[11] ; clk        ; clk      ; None                        ; None                      ; 87.073 ns               ;
; N/A                                     ; 11.45 MHz ( period = 87.370 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[11] ; clk        ; clk      ; None                        ; None                      ; 87.073 ns               ;
; N/A                                     ; 11.45 MHz ( period = 87.370 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[11] ; clk        ; clk      ; None                        ; None                      ; 87.073 ns               ;
; N/A                                     ; 11.45 MHz ( period = 87.370 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[11] ; clk        ; clk      ; None                        ; None                      ; 87.073 ns               ;
; N/A                                     ; 11.45 MHz ( period = 87.370 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[11] ; clk        ; clk      ; None                        ; None                      ; 87.073 ns               ;
; N/A                                     ; 11.46 MHz ( period = 87.273 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[6]  ; clk        ; clk      ; None                        ; None                      ; 86.978 ns               ;
; N/A                                     ; 11.46 MHz ( period = 87.273 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[6]  ; clk        ; clk      ; None                        ; None                      ; 86.978 ns               ;
; N/A                                     ; 11.46 MHz ( period = 87.273 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[6]  ; clk        ; clk      ; None                        ; None                      ; 86.978 ns               ;
; N/A                                     ; 11.46 MHz ( period = 87.273 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[6]  ; clk        ; clk      ; None                        ; None                      ; 86.978 ns               ;
; N/A                                     ; 11.46 MHz ( period = 87.273 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[6]  ; clk        ; clk      ; None                        ; None                      ; 86.978 ns               ;
; N/A                                     ; 11.46 MHz ( period = 87.273 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[6]  ; clk        ; clk      ; None                        ; None                      ; 86.978 ns               ;
; N/A                                     ; 11.46 MHz ( period = 87.273 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[6]  ; clk        ; clk      ; None                        ; None                      ; 86.978 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.127 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 86.832 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.127 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 86.832 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.127 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 86.832 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.127 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 86.832 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.127 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 86.832 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.127 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 86.832 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.127 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 86.832 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 86.815 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 86.815 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 86.815 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 86.815 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 86.815 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 86.815 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 86.815 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[5]  ; clk        ; clk      ; None                        ; None                      ; 86.815 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[5]  ; clk        ; clk      ; None                        ; None                      ; 86.815 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[5]  ; clk        ; clk      ; None                        ; None                      ; 86.815 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[5]  ; clk        ; clk      ; None                        ; None                      ; 86.815 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[5]  ; clk        ; clk      ; None                        ; None                      ; 86.815 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[5]  ; clk        ; clk      ; None                        ; None                      ; 86.815 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[5]  ; clk        ; clk      ; None                        ; None                      ; 86.815 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.108 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[2]  ; clk        ; clk      ; None                        ; None                      ; 86.813 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.108 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[2]  ; clk        ; clk      ; None                        ; None                      ; 86.813 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.108 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[2]  ; clk        ; clk      ; None                        ; None                      ; 86.813 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.108 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[2]  ; clk        ; clk      ; None                        ; None                      ; 86.813 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.108 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[2]  ; clk        ; clk      ; None                        ; None                      ; 86.813 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.108 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[2]  ; clk        ; clk      ; None                        ; None                      ; 86.813 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.108 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[2]  ; clk        ; clk      ; None                        ; None                      ; 86.813 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.108 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[4]  ; clk        ; clk      ; None                        ; None                      ; 86.813 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.108 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[4]  ; clk        ; clk      ; None                        ; None                      ; 86.813 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.108 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[4]  ; clk        ; clk      ; None                        ; None                      ; 86.813 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.108 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[4]  ; clk        ; clk      ; None                        ; None                      ; 86.813 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.108 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[4]  ; clk        ; clk      ; None                        ; None                      ; 86.813 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.108 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[4]  ; clk        ; clk      ; None                        ; None                      ; 86.813 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.108 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[4]  ; clk        ; clk      ; None                        ; None                      ; 86.813 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.092 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[10] ; clk        ; clk      ; None                        ; None                      ; 86.797 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.092 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[10] ; clk        ; clk      ; None                        ; None                      ; 86.797 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.092 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[10] ; clk        ; clk      ; None                        ; None                      ; 86.797 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.092 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[10] ; clk        ; clk      ; None                        ; None                      ; 86.797 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.092 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[10] ; clk        ; clk      ; None                        ; None                      ; 86.797 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.092 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[10] ; clk        ; clk      ; None                        ; None                      ; 86.797 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.092 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[10] ; clk        ; clk      ; None                        ; None                      ; 86.797 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.665 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 86.351 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.665 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 86.351 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.665 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 86.351 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.665 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 86.351 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.665 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 86.351 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.665 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 86.351 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.665 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 86.351 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.645 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 86.331 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.645 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 86.331 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.645 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 86.331 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.645 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 86.331 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.645 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 86.331 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.645 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 86.331 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.645 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 86.331 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.645 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 86.331 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.645 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 86.331 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.645 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 86.331 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.645 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 86.331 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.645 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 86.331 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.645 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 86.331 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.645 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 86.331 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.637 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[0]  ; clk        ; clk      ; None                        ; None                      ; 86.323 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.637 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[0]  ; clk        ; clk      ; None                        ; None                      ; 86.323 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.637 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[0]  ; clk        ; clk      ; None                        ; None                      ; 86.323 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.637 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[0]  ; clk        ; clk      ; None                        ; None                      ; 86.323 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.637 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[0]  ; clk        ; clk      ; None                        ; None                      ; 86.323 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.637 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[0]  ; clk        ; clk      ; None                        ; None                      ; 86.323 ns               ;
; N/A                                     ; 11.54 MHz ( period = 86.637 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[0]  ; clk        ; clk      ; None                        ; None                      ; 86.323 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.305 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[10] ; clk        ; clk      ; None                        ; None                      ; 85.981 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.305 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[10] ; clk        ; clk      ; None                        ; None                      ; 85.981 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.305 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[10] ; clk        ; clk      ; None                        ; None                      ; 85.981 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.305 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[10] ; clk        ; clk      ; None                        ; None                      ; 85.981 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.305 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[10] ; clk        ; clk      ; None                        ; None                      ; 85.981 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.305 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[10] ; clk        ; clk      ; None                        ; None                      ; 85.981 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.305 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[10] ; clk        ; clk      ; None                        ; None                      ; 85.981 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.303 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[5]  ; clk        ; clk      ; None                        ; None                      ; 85.979 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.303 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[5]  ; clk        ; clk      ; None                        ; None                      ; 85.979 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.303 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[5]  ; clk        ; clk      ; None                        ; None                      ; 85.979 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.303 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[5]  ; clk        ; clk      ; None                        ; None                      ; 85.979 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.303 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[5]  ; clk        ; clk      ; None                        ; None                      ; 85.979 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.303 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[5]  ; clk        ; clk      ; None                        ; None                      ; 85.979 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.303 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[5]  ; clk        ; clk      ; None                        ; None                      ; 85.979 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.298 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 85.974 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.298 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 85.974 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.298 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 85.974 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.298 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 85.974 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.298 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 85.974 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.298 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 85.974 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.298 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 85.974 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.297 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 85.973 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.297 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 85.973 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.297 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 85.973 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.297 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 85.973 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.297 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 85.973 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.297 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 85.973 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.297 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 85.973 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.276 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 85.988 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.276 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 85.988 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.276 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 85.988 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.276 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 85.988 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.276 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 85.988 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.276 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 85.988 ns               ;
; N/A                                     ; 11.59 MHz ( period = 86.276 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 85.988 ns               ;
; N/A                                     ; 11.63 MHz ( period = 85.974 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 85.676 ns               ;
; N/A                                     ; 11.63 MHz ( period = 85.974 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 85.676 ns               ;
; N/A                                     ; 11.63 MHz ( period = 85.974 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 85.676 ns               ;
; N/A                                     ; 11.63 MHz ( period = 85.974 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 85.676 ns               ;
; N/A                                     ; 11.63 MHz ( period = 85.974 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 85.676 ns               ;
; N/A                                     ; 11.63 MHz ( period = 85.974 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 85.676 ns               ;
; N/A                                     ; 11.63 MHz ( period = 85.974 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 85.676 ns               ;
; N/A                                     ; 11.64 MHz ( period = 85.877 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 85.573 ns               ;
; N/A                                     ; 11.64 MHz ( period = 85.877 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 85.573 ns               ;
; N/A                                     ; 11.64 MHz ( period = 85.877 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 85.573 ns               ;
; N/A                                     ; 11.64 MHz ( period = 85.877 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 85.573 ns               ;
; N/A                                     ; 11.64 MHz ( period = 85.877 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 85.573 ns               ;
; N/A                                     ; 11.64 MHz ( period = 85.877 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 85.573 ns               ;
; N/A                                     ; 11.64 MHz ( period = 85.877 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 85.573 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.868 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 85.564 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.868 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 85.564 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.868 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 85.564 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.868 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 85.564 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.868 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 85.564 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.868 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 85.564 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.868 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 85.564 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.867 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 85.563 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.867 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 85.563 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.867 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 85.563 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.867 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 85.563 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.867 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 85.563 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.867 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 85.563 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.867 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 85.563 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.822 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[11] ; clk        ; clk      ; None                        ; None                      ; 85.506 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.822 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[11] ; clk        ; clk      ; None                        ; None                      ; 85.506 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.822 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[11] ; clk        ; clk      ; None                        ; None                      ; 85.506 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.822 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[11] ; clk        ; clk      ; None                        ; None                      ; 85.506 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.822 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[11] ; clk        ; clk      ; None                        ; None                      ; 85.506 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.822 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[11] ; clk        ; clk      ; None                        ; None                      ; 85.506 ns               ;
; N/A                                     ; 11.65 MHz ( period = 85.822 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[11] ; clk        ; clk      ; None                        ; None                      ; 85.506 ns               ;
; N/A                                     ; 11.76 MHz ( period = 85.064 ns )                    ; wavegen:inst6|wave_sel[0]                                                                                               ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 84.845 ns               ;
; N/A                                     ; 11.76 MHz ( period = 85.054 ns )                    ; wavegen:inst6|wave_sel[0]                                                                                               ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 84.835 ns               ;
; N/A                                     ; 11.76 MHz ( period = 85.050 ns )                    ; wavegen:inst6|wave_sel[0]                                                                                               ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 84.831 ns               ;
; N/A                                     ; 11.77 MHz ( period = 84.995 ns )                    ; wavegen:inst6|wave_sel[0]                                                                                               ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 84.770 ns               ;
; N/A                                     ; 11.80 MHz ( period = 84.763 ns )                    ; wavegen:inst6|wave_sel[1]                                                                                               ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 84.544 ns               ;
; N/A                                     ; 11.80 MHz ( period = 84.753 ns )                    ; wavegen:inst6|wave_sel[1]                                                                                               ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 84.534 ns               ;
; N/A                                     ; 11.80 MHz ( period = 84.749 ns )                    ; wavegen:inst6|wave_sel[1]                                                                                               ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 84.530 ns               ;
; N/A                                     ; 11.81 MHz ( period = 84.694 ns )                    ; wavegen:inst6|wave_sel[1]                                                                                               ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 84.469 ns               ;
; N/A                                     ; 11.82 MHz ( period = 84.632 ns )                    ; wavegen:inst6|wave_sel[0]                                                                                               ; modulator:inst3|wave1[11] ; clk        ; clk      ; None                        ; None                      ; 84.416 ns               ;
; N/A                                     ; 11.82 MHz ( period = 84.585 ns )                    ; wavegen:inst6|wave_sel[2]                                                                                               ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 84.366 ns               ;
; N/A                                     ; 11.82 MHz ( period = 84.575 ns )                    ; wavegen:inst6|wave_sel[2]                                                                                               ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 84.356 ns               ;
; N/A                                     ; 11.82 MHz ( period = 84.571 ns )                    ; wavegen:inst6|wave_sel[2]                                                                                               ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 84.352 ns               ;
; N/A                                     ; 11.83 MHz ( period = 84.535 ns )                    ; wavegen:inst6|wave_sel[0]                                                                                               ; modulator:inst3|wave1[6]  ; clk        ; clk      ; None                        ; None                      ; 84.321 ns               ;
; N/A                                     ; 11.83 MHz ( period = 84.516 ns )                    ; wavegen:inst6|wave_sel[2]                                                                                               ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 84.291 ns               ;
; N/A                                     ; 11.85 MHz ( period = 84.389 ns )                    ; wavegen:inst6|wave_sel[0]                                                                                               ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 84.175 ns               ;
; N/A                                     ; 11.85 MHz ( period = 84.372 ns )                    ; wavegen:inst6|wave_sel[0]                                                                                               ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 84.158 ns               ;
; N/A                                     ; 11.85 MHz ( period = 84.372 ns )                    ; wavegen:inst6|wave_sel[0]                                                                                               ; modulator:inst3|wave1[5]  ; clk        ; clk      ; None                        ; None                      ; 84.158 ns               ;
; N/A                                     ; 11.85 MHz ( period = 84.370 ns )                    ; wavegen:inst6|wave_sel[0]                                                                                               ; modulator:inst3|wave1[2]  ; clk        ; clk      ; None                        ; None                      ; 84.156 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                         ;                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                              ; To                                                                                                                                                                                     ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 117.12 MHz ( period = 8.538 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.994 ns                ;
; N/A                                     ; 120.66 MHz ( period = 8.288 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.882 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.674 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.604 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.516 ns                ;
; N/A                                     ; 133.58 MHz ( period = 7.486 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 143.43 MHz ( period = 6.972 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.223 ns                ;
; N/A                                     ; 145.31 MHz ( period = 6.882 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 146.41 MHz ( period = 6.830 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 150.74 MHz ( period = 6.634 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 152.58 MHz ( period = 6.554 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.012 ns                ;
; N/A                                     ; 156.01 MHz ( period = 6.410 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; 162.18 MHz ( period = 6.166 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.903 ns                ;
; N/A                                     ; 162.18 MHz ( period = 6.166 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.903 ns                ;
; N/A                                     ; 162.18 MHz ( period = 6.166 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.903 ns                ;
; N/A                                     ; 162.18 MHz ( period = 6.166 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.903 ns                ;
; N/A                                     ; 162.18 MHz ( period = 6.166 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.903 ns                ;
; N/A                                     ; 162.21 MHz ( period = 6.165 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.902 ns                ;
; N/A                                     ; 162.21 MHz ( period = 6.165 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.902 ns                ;
; N/A                                     ; 162.21 MHz ( period = 6.165 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.902 ns                ;
; N/A                                     ; 162.21 MHz ( period = 6.165 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.902 ns                ;
; N/A                                     ; 169.43 MHz ( period = 5.902 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 169.43 MHz ( period = 5.902 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 169.43 MHz ( period = 5.902 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 169.43 MHz ( period = 5.902 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.651 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.651 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.651 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.651 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.651 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.651 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.651 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.651 ns                ;
; N/A                                     ; 171.82 MHz ( period = 5.820 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.654 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 176.68 MHz ( period = 5.660 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.430 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.381 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.381 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.381 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.381 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.381 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.381 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.381 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.381 ns                ;
; N/A                                     ; 178.22 MHz ( period = 5.611 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.374 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.344 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.312 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.189 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.189 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.189 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.189 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.189 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.189 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.189 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.189 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 180.83 MHz ( period = 5.530 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.179 ns                ;
; N/A                                     ; 180.83 MHz ( period = 5.530 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.179 ns                ;
; N/A                                     ; 180.83 MHz ( period = 5.530 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.179 ns                ;
; N/A                                     ; 180.83 MHz ( period = 5.530 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.179 ns                ;
; N/A                                     ; 180.83 MHz ( period = 5.530 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.179 ns                ;
; N/A                                     ; 180.83 MHz ( period = 5.530 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.179 ns                ;
; N/A                                     ; 180.83 MHz ( period = 5.530 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.179 ns                ;
; N/A                                     ; 180.83 MHz ( period = 5.530 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.179 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.288 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.262 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.262 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.262 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.262 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.262 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.262 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.262 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.262 ns                ;
; N/A                                     ; 182.22 MHz ( period = 5.488 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.133 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.133 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.133 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.133 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.133 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.133 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.133 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.133 ns                ;
; N/A                                     ; 182.55 MHz ( period = 5.478 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 182.55 MHz ( period = 5.478 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 182.55 MHz ( period = 5.478 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 182.55 MHz ( period = 5.478 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 182.55 MHz ( period = 5.478 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 182.55 MHz ( period = 5.478 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 182.55 MHz ( period = 5.478 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 182.55 MHz ( period = 5.478 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.124 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.124 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.124 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.124 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.124 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.124 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.124 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.124 ns                ;
; N/A                                     ; 182.82 MHz ( period = 5.470 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.226 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.184 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.184 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.184 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.184 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.184 ns                ;
; N/A                                     ; 183.86 MHz ( period = 5.439 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.202 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.172 ns                ;
; N/A                                     ; 185.29 MHz ( period = 5.397 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; 185.29 MHz ( period = 5.397 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; 185.29 MHz ( period = 5.397 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; 185.29 MHz ( period = 5.397 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; 185.29 MHz ( period = 5.397 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.140 ns                ;
; N/A                                     ; 186.81 MHz ( period = 5.353 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 188.11 MHz ( period = 5.316 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.086 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.054 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.016 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.016 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.016 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.016 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.016 ns                ;
; N/A                                     ; 189.86 MHz ( period = 5.267 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.030 ns                ;
; N/A                                     ; 190.26 MHz ( period = 5.256 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.012 ns                ;
; N/A                                     ; 191.20 MHz ( period = 5.230 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 191.35 MHz ( period = 5.226 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 191.35 MHz ( period = 5.226 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 191.35 MHz ( period = 5.226 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 191.35 MHz ( period = 5.226 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 191.35 MHz ( period = 5.226 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 191.35 MHz ( period = 5.226 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 191.35 MHz ( period = 5.226 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 191.35 MHz ( period = 5.226 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 191.53 MHz ( period = 5.221 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 191.53 MHz ( period = 5.221 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 191.53 MHz ( period = 5.221 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 191.53 MHz ( period = 5.221 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 191.53 MHz ( period = 5.221 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 191.53 MHz ( period = 5.221 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 191.53 MHz ( period = 5.221 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 191.53 MHz ( period = 5.221 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 191.86 MHz ( period = 5.212 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.968 ns                ;
; N/A                                     ; 193.42 MHz ( period = 5.170 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.926 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 195.08 MHz ( period = 5.126 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.882 ns                ;
; N/A                                     ; 195.35 MHz ( period = 5.119 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.862 ns                ;
; N/A                                     ; 196.70 MHz ( period = 5.084 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.840 ns                ;
; N/A                                     ; 196.73 MHz ( period = 5.083 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.823 ns                ;
; N/A                                     ; 198.10 MHz ( period = 5.048 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 198.10 MHz ( period = 5.048 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 198.10 MHz ( period = 5.048 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 198.10 MHz ( period = 5.048 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 198.10 MHz ( period = 5.048 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 198.10 MHz ( period = 5.048 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 198.10 MHz ( period = 5.048 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 198.10 MHz ( period = 5.048 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.754 ns                ;
; N/A                                     ; 200.12 MHz ( period = 4.997 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.753 ns                ;
; N/A                                     ; 200.96 MHz ( period = 4.976 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.737 ns                ;
; N/A                                     ; 201.25 MHz ( period = 4.969 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 201.25 MHz ( period = 4.969 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.236 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.146 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.294 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg0                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg1                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a1~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg2                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a2~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg3                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a3~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg4                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a4~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg5                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a5~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg6                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a6~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg7                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a7~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.365 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.337 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.334 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.983 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.964 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg1                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.881 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg5                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.482 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg2                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.422 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg6                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.418 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg3                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.414 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg4                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.413 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg7                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.409 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                   ;                                                                                                                                                                                        ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                       ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                   ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[4]                            ; controller:inst1|diff_btn_vec[4]                       ; clk        ; clk      ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[2]                            ; controller:inst1|diff_btn_vec[2]                       ; clk        ; clk      ; None                       ; None                       ; 1.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[3]                            ; controller:inst1|diff_btn_vec[3]                       ; clk        ; clk      ; None                       ; None                       ; 1.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[1]                            ; controller:inst1|diff_btn_vec[1]                       ; clk        ; clk      ; None                       ; None                       ; 1.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[6]                            ; controller:inst1|diff_btn_vec[6]                       ; clk        ; clk      ; None                       ; None                       ; 1.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[5]                            ; controller:inst1|diff_btn_vec[5]                       ; clk        ; clk      ; None                       ; None                       ; 2.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[4]                               ; controller:inst1|diff_btn_vec[4]                       ; clk        ; clk      ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[6]                               ; controller:inst1|diff_btn_vec[6]                       ; clk        ; clk      ; None                       ; None                       ; 1.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][1]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][8]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][2]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][8]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[2]                               ; controller:inst1|diff_btn_vec[2]                       ; clk        ; clk      ; None                       ; None                       ; 2.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[6]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][0]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][0]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][3]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[1]                               ; controller:inst1|diff_btn_vec[1]                       ; clk        ; clk      ; None                       ; None                       ; 2.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[5]                               ; controller:inst1|diff_btn_vec[5]                       ; clk        ; clk      ; None                       ; None                       ; 2.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[9]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][8]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][8]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][8]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][9]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][8]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][9]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][3]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][1]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][0]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[2]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[8]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][2]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][2]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][2]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][1]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][3]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[5]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][9]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][9]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][2]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][0]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[4]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][4]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[3]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][6]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[11]                              ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][1]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[7]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[3]                               ; controller:inst1|diff_btn_vec[3]                       ; clk        ; clk      ; None                       ; None                       ; 2.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][3]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[1]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][1]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][1]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][6]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][3]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][6]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][6]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][6]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][9]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][7]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][9]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][9]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][3]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][6]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][1]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][6]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][3]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][5]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][5]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][5]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][0]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[10]                              ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][7]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][5]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][7]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][0]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][5]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][7]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][2]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][7]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][7]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][4]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][4]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][2]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][5]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][8]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][4]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][7]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][4]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][0]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][5]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][4]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[0]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 7.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][4]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 3.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave2[11]                              ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 9.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave1[11]                              ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 9.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 4.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 4.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 4.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 4.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 4.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 4.125 ns                 ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                         ; To                                                                                                                                                                                ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 22.061 ns  ; reset                        ; controller:inst1|key2[6]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 21.975 ns  ; reset                        ; controller:inst1|key2[5]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 21.889 ns  ; reset                        ; controller:inst1|key2[4]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 21.487 ns  ; reset                        ; controller:inst1|key3[0]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 21.487 ns  ; reset                        ; controller:inst1|key3[1]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 21.487 ns  ; reset                        ; controller:inst1|key3[2]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 21.487 ns  ; reset                        ; controller:inst1|key3[3]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 21.487 ns  ; reset                        ; controller:inst1|key3[4]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 21.487 ns  ; reset                        ; controller:inst1|key3[5]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 21.487 ns  ; reset                        ; controller:inst1|key3[6]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 21.402 ns  ; reset                        ; controller:inst1|key2[3]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 20.251 ns  ; reset                        ; controller:inst1|key2[2]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 20.034 ns  ; reset                        ; controller:inst1|key2[0]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 20.034 ns  ; reset                        ; controller:inst1|key2[1]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 17.263 ns  ; reset                        ; controller:inst1|prev_str_3[7]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 17.263 ns  ; reset                        ; controller:inst1|prev_str_3[5]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 17.263 ns  ; reset                        ; controller:inst1|prev_str_3[6]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 17.263 ns  ; reset                        ; controller:inst1|prev_str_3[3]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 17.263 ns  ; reset                        ; controller:inst1|prev_str_3[4]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 17.263 ns  ; reset                        ; controller:inst1|prev_str_3[2]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 17.263 ns  ; reset                        ; controller:inst1|prev_str_3[1]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 17.263 ns  ; reset                        ; controller:inst1|prev_str_3[0]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 16.593 ns  ; reset                        ; controller:inst1|prev_str_1[5]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 16.593 ns  ; reset                        ; controller:inst1|prev_str_1[3]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 16.593 ns  ; reset                        ; controller:inst1|prev_str_1[7]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 16.593 ns  ; reset                        ; controller:inst1|prev_str_1[6]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 16.593 ns  ; reset                        ; controller:inst1|prev_str_1[4]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 16.593 ns  ; reset                        ; controller:inst1|prev_str_1[2]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 16.593 ns  ; reset                        ; controller:inst1|prev_str_1[1]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 16.593 ns  ; reset                        ; controller:inst1|prev_str_1[0]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 16.295 ns  ; reset                        ; controller:inst1|key1[3]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 15.975 ns  ; reset                        ; controller:inst1|key1[2]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 15.933 ns  ; reset                        ; controller:inst1|key1[4]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 15.866 ns  ; reset                        ; controller:inst1|key1[5]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 15.858 ns  ; reset                        ; controller:inst1|key1[1]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 15.690 ns  ; reset                        ; controller:inst1|key1[6]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 15.572 ns  ; reset                        ; controller:inst1|prev_str_2[7]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 15.572 ns  ; reset                        ; controller:inst1|prev_str_2[5]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 15.572 ns  ; reset                        ; controller:inst1|prev_str_2[6]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 15.572 ns  ; reset                        ; controller:inst1|prev_str_2[3]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 15.572 ns  ; reset                        ; controller:inst1|prev_str_2[4]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 15.572 ns  ; reset                        ; controller:inst1|prev_str_2[2]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 15.572 ns  ; reset                        ; controller:inst1|prev_str_2[1]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 15.572 ns  ; reset                        ; controller:inst1|prev_str_2[0]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 15.420 ns  ; reset                        ; controller:inst1|key1[0]                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 14.523 ns  ; reset                        ; controller:inst1|freq1[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 14.523 ns  ; reset                        ; controller:inst1|freq1[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 14.523 ns  ; reset                        ; controller:inst1|freq1[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 14.523 ns  ; reset                        ; controller:inst1|freq1[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 14.523 ns  ; reset                        ; controller:inst1|freq1[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 14.523 ns  ; reset                        ; controller:inst1|freq1[7]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 14.523 ns  ; reset                        ; controller:inst1|freq1[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 14.523 ns  ; reset                        ; controller:inst1|freq1[6]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 14.523 ns  ; reset                        ; controller:inst1|freq1[8]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 14.523 ns  ; reset                        ; controller:inst1|freq1[12]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 14.523 ns  ; reset                        ; controller:inst1|freq1[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 14.523 ns  ; reset                        ; controller:inst1|freq1[9]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 14.523 ns  ; reset                        ; controller:inst1|freq1[10]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 14.270 ns  ; reset                        ; controller:inst1|gate1                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; 14.264 ns  ; reset                        ; controller:inst1|gate2                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; 13.881 ns  ; reset                        ; controller:inst1|gateblip2                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 13.622 ns  ; reset                        ; controller:inst1|gate3                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; 13.599 ns  ; reset                        ; controller:inst1|gateblip3                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 12.819 ns  ; reset                        ; controller:inst1|gateblip1                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 11.344 ns  ; reset                        ; controller:inst1|p_bend_1                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 11.342 ns  ; reset                        ; controller:inst1|p_bend_2                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 11.342 ns  ; reset                        ; controller:inst1|p_bend_3                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 9.321 ns   ; reset                        ; controller:inst1|param[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 9.321 ns   ; reset                        ; controller:inst1|param[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 9.321 ns   ; reset                        ; controller:inst1|param[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 9.321 ns   ; reset                        ; controller:inst1|param[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 9.321 ns   ; reset                        ; controller:inst1|param[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 9.321 ns   ; reset                        ; controller:inst1|param[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 8.945 ns   ; reset                        ; controller:inst1|trig_vec[6]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 8.713 ns   ; edit_select_rot[0]           ; controller:inst1|param[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 8.713 ns   ; edit_select_rot[0]           ; controller:inst1|param[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 8.713 ns   ; edit_select_rot[0]           ; controller:inst1|param[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 8.713 ns   ; edit_select_rot[0]           ; controller:inst1|param[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 8.713 ns   ; edit_select_rot[0]           ; controller:inst1|param[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 8.713 ns   ; edit_select_rot[0]           ; controller:inst1|param[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 8.689 ns   ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[1]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; 8.689 ns   ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[0]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; 8.689 ns   ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[2]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; 8.183 ns   ; reset                        ; controller:inst1|trig_vec[4]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 8.183 ns   ; reset                        ; controller:inst1|trig_vec[3]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 7.799 ns   ; reset                        ; controller:inst1|trig_vec[2]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 7.799 ns   ; reset                        ; controller:inst1|trig_vec[1]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 7.693 ns   ; waveform_rot[0]              ; wavegen:inst6|wave_sel[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 7.693 ns   ; waveform_rot[0]              ; wavegen:inst6|wave_sel[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 7.693 ns   ; waveform_rot[0]              ; wavegen:inst6|wave_sel[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.727 ns   ; waveform_rot[1]              ; wavegen:inst6|wave_sel[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.716 ns   ; reset                        ; controller:inst1|trig_vec[5]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 6.670 ns   ; reset                        ; controller:inst1|wait_cycle                                                                                                                                                       ; clk                          ;
; N/A                                     ; None                                                ; 6.646 ns   ; reset                        ; controller:inst1|modifier[1]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 6.646 ns   ; reset                        ; controller:inst1|modifier[0]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 6.599 ns   ; reset                        ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; 6.599 ns   ; reset                        ; controller:inst1|prev_arp_mode_in                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; 6.599 ns   ; reset                        ; controller:inst1|prev_trig_vec[5]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; 6.410 ns   ; edit_select_rot[1]           ; controller:inst1|param[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.387 ns   ; reset                        ; controller:inst1|prev_edit_sel_rot[0]                                                                                                                                             ; clk                          ;
; N/A                                     ; None                                                ; 6.375 ns   ; edit_select_rot[1]           ; controller:inst1|param[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.375 ns   ; edit_select_rot[1]           ; controller:inst1|param[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.375 ns   ; edit_select_rot[1]           ; controller:inst1|param[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.375 ns   ; edit_select_rot[1]           ; controller:inst1|param[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.375 ns   ; edit_select_rot[1]           ; controller:inst1|param[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.370 ns   ; reset                        ; controller:inst1|freq3[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.370 ns   ; reset                        ; controller:inst1|freq3[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.370 ns   ; reset                        ; controller:inst1|freq3[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.370 ns   ; reset                        ; controller:inst1|freq3[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.370 ns   ; reset                        ; controller:inst1|freq3[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.370 ns   ; reset                        ; controller:inst1|freq3[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.370 ns   ; reset                        ; controller:inst1|freq3[6]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.370 ns   ; reset                        ; controller:inst1|freq3[7]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.370 ns   ; reset                        ; controller:inst1|freq3[8]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.370 ns   ; reset                        ; controller:inst1|freq3[9]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.370 ns   ; reset                        ; controller:inst1|freq3[10]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 6.370 ns   ; reset                        ; controller:inst1|freq3[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 6.370 ns   ; reset                        ; controller:inst1|freq3[12]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 6.282 ns   ; edit_change_rot[0]           ; controller:inst1|modifier[1]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 6.282 ns   ; edit_change_rot[0]           ; controller:inst1|modifier[0]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 6.116 ns   ; waveform_rot[1]              ; wavegen:inst6|wave_sel[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.899 ns   ; reset                        ; controller:inst1|prev_trig_vec[2]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; 5.899 ns   ; reset                        ; controller:inst1|prev_trig_vec[1]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; 5.899 ns   ; reset                        ; controller:inst1|prev_trig_vec[6]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; 5.899 ns   ; reset                        ; controller:inst1|prev_trig_vec[4]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; 5.899 ns   ; reset                        ; controller:inst1|prev_trig_vec[3]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; 5.863 ns   ; reset                        ; controller:inst1|prev_edit_change_rot[0]                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 5.513 ns   ; btn_vec[4]                   ; btn_reg:inst4|shiftarr[4][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 5.402 ns   ; edit_select_rot[0]           ; controller:inst1|prev_edit_sel_rot[0]                                                                                                                                             ; clk                          ;
; N/A                                     ; None                                                ; 5.382 ns   ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[2]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; 5.379 ns   ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[1]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; 5.300 ns   ; reset                        ; controller:inst1|freq2[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.300 ns   ; reset                        ; controller:inst1|freq2[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.300 ns   ; reset                        ; controller:inst1|freq2[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.300 ns   ; reset                        ; controller:inst1|freq2[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.300 ns   ; reset                        ; controller:inst1|freq2[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.300 ns   ; reset                        ; controller:inst1|freq2[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.300 ns   ; reset                        ; controller:inst1|freq2[6]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.300 ns   ; reset                        ; controller:inst1|freq2[7]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.300 ns   ; reset                        ; controller:inst1|freq2[8]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.300 ns   ; reset                        ; controller:inst1|freq2[9]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.300 ns   ; reset                        ; controller:inst1|freq2[10]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 5.300 ns   ; reset                        ; controller:inst1|freq2[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 5.300 ns   ; reset                        ; controller:inst1|freq2[12]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 5.281 ns   ; waveform_rot[0]              ; wavegen:inst6|prev_wave_form_rot[0]                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; 5.169 ns   ; btn_vec[2]                   ; btn_reg:inst4|shiftarr[2][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 5.067 ns   ; wave_bank_rot[0]             ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; 5.001 ns   ; edit_change_rot[1]           ; controller:inst1|modifier[0]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 4.887 ns   ; btn_vec[1]                   ; btn_reg:inst4|shiftarr[1][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 4.878 ns   ; btn_vec[0]                   ; btn_reg:inst4|shiftarr[0][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 4.770 ns   ; btn_vec[5]                   ; btn_reg:inst4|shiftarr[5][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 4.765 ns   ; edit_change_rot[0]           ; controller:inst1|prev_edit_change_rot[0]                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 4.461 ns   ; btn_vec[6]                   ; btn_reg:inst4|shiftarr[6][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 4.067 ns   ; btn_vec[3]                   ; btn_reg:inst4|shiftarr[3][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 3.395 ns   ; save                         ; debouncer:inst26|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 2.708 ns   ; arpmodein                    ; debouncer:inst23|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 1.569 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][2]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 1.409 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][2]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 1.328 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][2]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 1.238 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][3]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 1.238 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][7]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 1.217 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][1]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 1.213 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][0]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 1.190 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.190 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.190 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.190 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.190 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.153 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][7]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 1.152 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][3]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 1.003 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][6]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.948 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][6]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.888 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][0]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.888 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][1]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.813 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][3]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.813 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][7]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.756 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][6]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.755 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][1]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.753 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][0]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.369 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][4]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.368 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][5]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.330 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][5]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.327 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][4]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.228 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.228 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.228 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.228 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.228 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.206 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][5]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.206 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][4]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.076 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.291 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.365 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.421 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.834 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.667 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.667 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.061 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.308 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.408 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;                                                                                                                                                                                   ;                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                 ;
+-------+--------------+------------+--------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                   ; To        ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 18.809 ns  ; p2s:inst5|data_out                                     ; p2s_dout  ; clk        ;
; N/A   ; None         ; 16.748 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPa    ; clk        ;
; N/A   ; None         ; 15.748 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPd    ; clk        ;
; N/A   ; None         ; 15.015 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPf    ; clk        ;
; N/A   ; None         ; 15.005 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPe    ; clk        ;
; N/A   ; None         ; 10.498 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPd    ; clk        ;
; N/A   ; None         ; 10.231 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPg    ; clk        ;
; N/A   ; None         ; 10.221 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPf    ; clk        ;
; N/A   ; None         ; 10.213 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPa    ; clk        ;
; N/A   ; None         ; 10.183 ns  ; controller:inst1|save_bank_t[2]                        ; LDISPd    ; clk        ;
; N/A   ; None         ; 10.173 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPb    ; clk        ;
; N/A   ; None         ; 10.048 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPc    ; clk        ;
; N/A   ; None         ; 9.999 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPd    ; clk        ;
; N/A   ; None         ; 9.913 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPg    ; clk        ;
; N/A   ; None         ; 9.905 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPf    ; clk        ;
; N/A   ; None         ; 9.897 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPa    ; clk        ;
; N/A   ; None         ; 9.882 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPc    ; clk        ;
; N/A   ; None         ; 9.872 ns   ; controller:inst1|param[0]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 9.871 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPe    ; clk        ;
; N/A   ; None         ; 9.847 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPb    ; clk        ;
; N/A   ; None         ; 9.827 ns   ; controller:inst1|param[3]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 9.825 ns   ; controller:inst1|param[0]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 9.789 ns   ; controller:inst1|param[0]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 9.780 ns   ; controller:inst1|param[3]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 9.737 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPg    ; clk        ;
; N/A   ; None         ; 9.721 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPa    ; clk        ;
; N/A   ; None         ; 9.718 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPf    ; clk        ;
; N/A   ; None         ; 9.696 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPc    ; clk        ;
; N/A   ; None         ; 9.691 ns   ; controller:inst1|param[3]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 9.681 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPb    ; clk        ;
; N/A   ; None         ; 9.577 ns   ; controller:inst1|param[1]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 9.549 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPe    ; clk        ;
; N/A   ; None         ; 9.531 ns   ; controller:inst1|param[1]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 9.489 ns   ; controller:inst1|param[1]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 9.451 ns   ; controller:inst1|param[0]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 9.448 ns   ; controller:inst1|param[0]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 9.425 ns   ; controller:inst1|param[2]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 9.418 ns   ; controller:inst1|param[0]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 9.405 ns   ; controller:inst1|param[0]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 9.401 ns   ; controller:inst1|param[3]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 9.386 ns   ; controller:inst1|param[3]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 9.378 ns   ; controller:inst1|param[2]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 9.367 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPe    ; clk        ;
; N/A   ; None         ; 9.366 ns   ; controller:inst1|param[3]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 9.352 ns   ; controller:inst1|param[3]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 9.334 ns   ; controller:inst1|param[2]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 9.152 ns   ; controller:inst1|param[1]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 9.150 ns   ; controller:inst1|param[1]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 9.142 ns   ; controller:inst1|param[1]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 9.098 ns   ; controller:inst1|param[1]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 8.998 ns   ; controller:inst1|param[2]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 8.996 ns   ; controller:inst1|param[2]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 8.986 ns   ; controller:inst1|param[2]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 8.943 ns   ; controller:inst1|param[2]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 8.314 ns   ; p2s:inst5|cs                                           ; p2s_cs    ; clk        ;
; N/A   ; None         ; 8.228 ns   ; p2s:inst5|ld                                           ; p2s_ld    ; clk        ;
; N/A   ; None         ; 7.855 ns   ; p2s:inst5|i_ioclk                                      ; p2s_ioclk ; clk        ;
; N/A   ; None         ; 7.784 ns   ; s2p:inst|cs                                            ; s2p_cs    ; clk        ;
; N/A   ; None         ; 7.767 ns   ; s2p:inst|ioclk                                         ; s2p_ioclk ; clk        ;
+-------+--------------+------------+--------------------------------------------------------+-----------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 3.056 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 3.976 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.754 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.751 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.749 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.748 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.745 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.743 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.674 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.674 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.612 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.612 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.612 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.529 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.517 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.502 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.142 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.136 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.026 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.844 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.844 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.718 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.679 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.675 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.675 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.674 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.574 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.327 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.127 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.933 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.933 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.100 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.687 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.631 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.190 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.060 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][5]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.060 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][4]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.038 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.038 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.038 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.038 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.038 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.061 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][4]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.064 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][5]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.102 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][5]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.103 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][4]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.487 ns ; data_in[9]                   ; s2p:inst|tmp_data[9][0]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.489 ns ; data_in[9]                   ; s2p:inst|tmp_data[9][1]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.490 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][6]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.547 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][3]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.547 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][7]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.622 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][0]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.622 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][1]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.682 ns ; data_in[9]                   ; s2p:inst|tmp_data[9][6]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.737 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][6]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.886 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][3]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.887 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][7]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.924 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.924 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.924 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.924 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.924 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.947 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][0]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.951 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][1]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.972 ns ; data_in[9]                   ; s2p:inst|tmp_data[9][3]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.972 ns ; data_in[9]                   ; s2p:inst|tmp_data[9][7]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.062 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][2]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.143 ns ; data_in[9]                   ; s2p:inst|tmp_data[9][2]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -1.303 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][2]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -2.442 ns ; arpmodein                    ; debouncer:inst23|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -3.129 ns ; save                         ; debouncer:inst26|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -3.801 ns ; btn_vec[3]                   ; btn_reg:inst4|shiftarr[3][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -4.195 ns ; btn_vec[6]                   ; btn_reg:inst4|shiftarr[6][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -4.499 ns ; edit_change_rot[0]           ; controller:inst1|prev_edit_change_rot[0]                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; -4.504 ns ; btn_vec[5]                   ; btn_reg:inst4|shiftarr[5][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -4.518 ns ; edit_change_rot[0]           ; controller:inst1|modifier[1]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -4.518 ns ; edit_change_rot[0]           ; controller:inst1|modifier[0]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -4.612 ns ; btn_vec[0]                   ; btn_reg:inst4|shiftarr[0][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -4.621 ns ; btn_vec[1]                   ; btn_reg:inst4|shiftarr[1][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -4.735 ns ; edit_change_rot[1]           ; controller:inst1|modifier[0]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -4.801 ns ; wave_bank_rot[0]             ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -4.903 ns ; btn_vec[2]                   ; btn_reg:inst4|shiftarr[2][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -4.987 ns ; reset                        ; controller:inst1|freq2[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.987 ns ; reset                        ; controller:inst1|freq2[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.987 ns ; reset                        ; controller:inst1|freq2[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.987 ns ; reset                        ; controller:inst1|freq2[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.987 ns ; reset                        ; controller:inst1|freq2[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.987 ns ; reset                        ; controller:inst1|freq2[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.987 ns ; reset                        ; controller:inst1|freq2[6]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.987 ns ; reset                        ; controller:inst1|freq2[7]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.987 ns ; reset                        ; controller:inst1|freq2[8]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.987 ns ; reset                        ; controller:inst1|freq2[9]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -4.987 ns ; reset                        ; controller:inst1|freq2[10]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -4.987 ns ; reset                        ; controller:inst1|freq2[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -4.987 ns ; reset                        ; controller:inst1|freq2[12]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -5.015 ns ; waveform_rot[0]              ; wavegen:inst6|prev_wave_form_rot[0]                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -5.113 ns ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[1]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -5.116 ns ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[2]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -5.136 ns ; edit_select_rot[0]           ; controller:inst1|prev_edit_sel_rot[0]                                                                                                                                             ; clk                          ;
; N/A                                     ; None                                                ; -5.247 ns ; btn_vec[4]                   ; btn_reg:inst4|shiftarr[4][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -5.303 ns ; edit_select_rot[1]           ; controller:inst1|param[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.305 ns ; edit_select_rot[1]           ; controller:inst1|param[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.305 ns ; edit_select_rot[1]           ; controller:inst1|param[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.311 ns ; edit_select_rot[1]           ; controller:inst1|param[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.312 ns ; edit_select_rot[1]           ; controller:inst1|param[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.321 ns ; reset                        ; controller:inst1|freq1[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.321 ns ; reset                        ; controller:inst1|freq1[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.321 ns ; reset                        ; controller:inst1|freq1[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.321 ns ; reset                        ; controller:inst1|freq1[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.321 ns ; reset                        ; controller:inst1|freq1[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.321 ns ; reset                        ; controller:inst1|freq1[7]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.321 ns ; reset                        ; controller:inst1|freq1[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.321 ns ; reset                        ; controller:inst1|freq1[6]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.321 ns ; reset                        ; controller:inst1|freq1[8]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.321 ns ; reset                        ; controller:inst1|freq1[12]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -5.321 ns ; reset                        ; controller:inst1|freq1[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -5.321 ns ; reset                        ; controller:inst1|freq1[9]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.321 ns ; reset                        ; controller:inst1|freq1[10]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -5.597 ns ; reset                        ; controller:inst1|prev_edit_change_rot[0]                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; -5.633 ns ; reset                        ; controller:inst1|prev_trig_vec[2]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.633 ns ; reset                        ; controller:inst1|prev_trig_vec[1]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.633 ns ; reset                        ; controller:inst1|prev_trig_vec[6]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.633 ns ; reset                        ; controller:inst1|prev_trig_vec[4]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.633 ns ; reset                        ; controller:inst1|prev_trig_vec[3]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.827 ns ; edit_select_rot[1]           ; controller:inst1|param[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -5.850 ns ; waveform_rot[1]              ; wavegen:inst6|wave_sel[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -6.057 ns ; reset                        ; controller:inst1|freq3[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -6.057 ns ; reset                        ; controller:inst1|freq3[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -6.057 ns ; reset                        ; controller:inst1|freq3[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -6.057 ns ; reset                        ; controller:inst1|freq3[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -6.057 ns ; reset                        ; controller:inst1|freq3[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -6.057 ns ; reset                        ; controller:inst1|freq3[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -6.057 ns ; reset                        ; controller:inst1|freq3[6]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -6.057 ns ; reset                        ; controller:inst1|freq3[7]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -6.057 ns ; reset                        ; controller:inst1|freq3[8]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -6.057 ns ; reset                        ; controller:inst1|freq3[9]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -6.057 ns ; reset                        ; controller:inst1|freq3[10]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -6.057 ns ; reset                        ; controller:inst1|freq3[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -6.057 ns ; reset                        ; controller:inst1|freq3[12]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -6.121 ns ; reset                        ; controller:inst1|prev_edit_sel_rot[0]                                                                                                                                             ; clk                          ;
; N/A                                     ; None                                                ; -6.144 ns ; reset                        ; controller:inst1|gate1                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -6.333 ns ; reset                        ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -6.333 ns ; reset                        ; controller:inst1|prev_arp_mode_in                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -6.333 ns ; reset                        ; controller:inst1|prev_trig_vec[5]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -6.380 ns ; reset                        ; controller:inst1|modifier[1]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -6.380 ns ; reset                        ; controller:inst1|modifier[0]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -6.389 ns ; reset                        ; controller:inst1|gateblip3                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -6.404 ns ; reset                        ; controller:inst1|wait_cycle                                                                                                                                                       ; clk                          ;
; N/A                                     ; None                                                ; -6.412 ns ; reset                        ; controller:inst1|gate3                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -6.441 ns ; reset                        ; controller:inst1|gateblip1                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -6.450 ns ; reset                        ; controller:inst1|trig_vec[5]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -6.461 ns ; waveform_rot[1]              ; wavegen:inst6|wave_sel[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -6.936 ns ; reset                        ; controller:inst1|trig_vec[6]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -7.054 ns ; reset                        ; controller:inst1|gate2                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -7.427 ns ; waveform_rot[0]              ; wavegen:inst6|wave_sel[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -7.427 ns ; waveform_rot[0]              ; wavegen:inst6|wave_sel[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -7.427 ns ; waveform_rot[0]              ; wavegen:inst6|wave_sel[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -7.503 ns ; reset                        ; controller:inst1|gateblip2                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -7.533 ns ; reset                        ; controller:inst1|trig_vec[2]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -7.533 ns ; reset                        ; controller:inst1|trig_vec[1]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -7.790 ns ; reset                        ; controller:inst1|prev_str_1[5]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -7.790 ns ; reset                        ; controller:inst1|prev_str_1[3]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -7.790 ns ; reset                        ; controller:inst1|prev_str_1[7]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -7.790 ns ; reset                        ; controller:inst1|prev_str_1[6]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -7.790 ns ; reset                        ; controller:inst1|prev_str_1[4]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -7.790 ns ; reset                        ; controller:inst1|prev_str_1[2]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -7.790 ns ; reset                        ; controller:inst1|prev_str_1[1]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -7.790 ns ; reset                        ; controller:inst1|prev_str_1[0]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -7.917 ns ; reset                        ; controller:inst1|trig_vec[4]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -7.917 ns ; reset                        ; controller:inst1|trig_vec[3]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -8.260 ns ; reset                        ; controller:inst1|prev_str_2[7]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -8.260 ns ; reset                        ; controller:inst1|prev_str_2[5]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -8.260 ns ; reset                        ; controller:inst1|prev_str_2[6]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -8.260 ns ; reset                        ; controller:inst1|prev_str_2[3]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -8.260 ns ; reset                        ; controller:inst1|prev_str_2[4]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -8.260 ns ; reset                        ; controller:inst1|prev_str_2[2]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -8.260 ns ; reset                        ; controller:inst1|prev_str_2[1]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -8.260 ns ; reset                        ; controller:inst1|prev_str_2[0]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -8.423 ns ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[1]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -8.423 ns ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[0]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -8.423 ns ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[2]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -8.447 ns ; edit_select_rot[0]           ; controller:inst1|param[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -8.447 ns ; edit_select_rot[0]           ; controller:inst1|param[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -8.447 ns ; edit_select_rot[0]           ; controller:inst1|param[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -8.447 ns ; edit_select_rot[0]           ; controller:inst1|param[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -8.447 ns ; edit_select_rot[0]           ; controller:inst1|param[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -8.447 ns ; edit_select_rot[0]           ; controller:inst1|param[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -8.998 ns ; reset                        ; controller:inst1|prev_str_3[7]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -8.998 ns ; reset                        ; controller:inst1|prev_str_3[5]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -8.998 ns ; reset                        ; controller:inst1|prev_str_3[6]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -8.998 ns ; reset                        ; controller:inst1|prev_str_3[3]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -8.998 ns ; reset                        ; controller:inst1|prev_str_3[4]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -8.998 ns ; reset                        ; controller:inst1|prev_str_3[2]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -8.998 ns ; reset                        ; controller:inst1|prev_str_3[1]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -8.998 ns ; reset                        ; controller:inst1|prev_str_3[0]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -9.055 ns ; reset                        ; controller:inst1|param[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -9.055 ns ; reset                        ; controller:inst1|param[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -9.055 ns ; reset                        ; controller:inst1|param[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -9.055 ns ; reset                        ; controller:inst1|param[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -9.055 ns ; reset                        ; controller:inst1|param[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; -9.055 ns ; reset                        ; controller:inst1|param[3]                                                                                                                                                         ; clk                          ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                   ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 09 00:17:17 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8bitbrain -c 8bitbrain --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "controller:inst1|diff_btn_vec[1]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[2]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[5]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[4]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[3]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[6]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 39 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "controller:inst1|curbtns[0]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[0]" as buffer
    Info: Detected ripple clock "s2p:inst|i_ioclk" as buffer
    Info: Detected gated clock "controller:inst1|Equal4~0" as buffer
    Info: Detected gated clock "controller:inst1|Equal4~3" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[6]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[3]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[4]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[5]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[2]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[1]" as buffer
    Info: Detected ripple clock "divider:inst24|clkout" as buffer
    Info: Detected gated clock "controller:inst1|Equal4~5" as buffer
    Info: Detected gated clock "controller:inst1|Equal4~1" as buffer
    Info: Detected gated clock "controller:inst1|Equal4~4" as buffer
    Info: Detected gated clock "controller:inst1|Equal4~2" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[4]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[7]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[6]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[5]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[3]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[0]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[2]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[1]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[11]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[9]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[8]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[10]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[3]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[5]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[4]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_clk" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[1]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[2]" as buffer
    Info: Detected gated clock "debouncer:inst26|Equal0~1" as buffer
    Info: Detected gated clock "debouncer:inst26|Equal0~2" as buffer
    Info: Detected gated clock "debouncer:inst26|Equal0~0" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[6]" as buffer
    Info: Detected ripple clock "p2s:inst5|i_ioclk" as buffer
Info: Clock "clk" has Internal fmax of 11.39 MHz between source memory "wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0" and destination register "modulator:inst3|wave1[9]" (period= 87.802 ns)
    Info: + Longest memory to register delay is 87.502 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y8; Fanout = 24; MEM Node = 'wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y8; Fanout = 1; MEM Node = 'wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[8]'
        Info: 3: + IC(2.095 ns) + CELL(0.206 ns) = 6.062 ns; Loc. = LCCOMB_X23_Y8_N2; Fanout = 39; COMB Node = 'wavegen:inst6|Mux3~0'
        Info: 4: + IC(1.011 ns) + CELL(4.712 ns) = 11.785 ns; Loc. = DSPMULT_X20_Y8_N0; Fanout = 1; COMB Node = 'modulator:inst3|lpm_mult:Mult1|mult_pt01:auto_generated|mac_mult1~DATAOUT18'
        Info: 5: + IC(0.000 ns) + CELL(0.396 ns) = 12.181 ns; Loc. = DSPOUT_X20_Y8_N2; Fanout = 2; COMB Node = 'modulator:inst3|lpm_mult:Mult1|mult_pt01:auto_generated|mac_out2~DATAOUT18'
        Info: 6: + IC(1.442 ns) + CELL(0.206 ns) = 13.829 ns; Loc. = LCCOMB_X16_Y12_N0; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[9]~382'
        Info: 7: + IC(1.467 ns) + CELL(0.621 ns) = 15.917 ns; Loc. = LCCOMB_X13_Y15_N4; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_2_result_int[1]~3'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 16.003 ns; Loc. = LCCOMB_X13_Y15_N6; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_2_result_int[2]~5'
        Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 16.509 ns; Loc. = LCCOMB_X13_Y15_N8; Fanout = 4; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_2_result_int[3]~6'
        Info: 10: + IC(0.390 ns) + CELL(0.370 ns) = 17.269 ns; Loc. = LCCOMB_X13_Y15_N12; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[18]~385'
        Info: 11: + IC(0.410 ns) + CELL(0.621 ns) = 18.300 ns; Loc. = LCCOMB_X13_Y15_N24; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[1]~3'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 18.386 ns; Loc. = LCCOMB_X13_Y15_N26; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[2]~5'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 18.892 ns; Loc. = LCCOMB_X13_Y15_N28; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[3]~6'
        Info: 14: + IC(0.387 ns) + CELL(0.624 ns) = 19.903 ns; Loc. = LCCOMB_X13_Y15_N14; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[30]~386'
        Info: 15: + IC(1.126 ns) + CELL(0.596 ns) = 21.625 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[4]~9'
        Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 22.131 ns; Loc. = LCCOMB_X13_Y12_N14; Fanout = 6; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[5]~10'
        Info: 17: + IC(1.051 ns) + CELL(0.206 ns) = 23.388 ns; Loc. = LCCOMB_X13_Y11_N12; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[36]~394'
        Info: 18: + IC(1.079 ns) + CELL(0.596 ns) = 25.063 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[1]~3'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 25.149 ns; Loc. = LCCOMB_X13_Y12_N22; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[2]~5'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 25.235 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[3]~7'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 25.321 ns; Loc. = LCCOMB_X13_Y12_N26; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[4]~9'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 25.407 ns; Loc. = LCCOMB_X13_Y12_N28; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[5]~11'
        Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 25.913 ns; Loc. = LCCOMB_X13_Y12_N30; Fanout = 7; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[6]~12'
        Info: 24: + IC(1.169 ns) + CELL(0.206 ns) = 27.288 ns; Loc. = LCCOMB_X12_Y11_N16; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[45]~395'
        Info: 25: + IC(0.403 ns) + CELL(0.621 ns) = 28.312 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[1]~3'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 28.398 ns; Loc. = LCCOMB_X12_Y11_N4; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~5'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 28.484 ns; Loc. = LCCOMB_X12_Y11_N6; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~7'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 28.570 ns; Loc. = LCCOMB_X12_Y11_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~9'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 28.656 ns; Loc. = LCCOMB_X12_Y11_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~11'
        Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 28.742 ns; Loc. = LCCOMB_X12_Y11_N12; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~13'
        Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 29.248 ns; Loc. = LCCOMB_X12_Y11_N14; Fanout = 8; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~14'
        Info: 32: + IC(0.392 ns) + CELL(0.366 ns) = 30.006 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[54]~402'
        Info: 33: + IC(1.075 ns) + CELL(0.596 ns) = 31.677 ns; Loc. = LCCOMB_X10_Y11_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[1]~3'
        Info: 34: + IC(0.000 ns) + CELL(0.190 ns) = 31.867 ns; Loc. = LCCOMB_X10_Y11_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[2]~5'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 31.953 ns; Loc. = LCCOMB_X10_Y11_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[3]~7'
        Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 32.039 ns; Loc. = LCCOMB_X10_Y11_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~9'
        Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 32.125 ns; Loc. = LCCOMB_X10_Y11_N20; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~11'
        Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 32.211 ns; Loc. = LCCOMB_X10_Y11_N22; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~13'
        Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 32.297 ns; Loc. = LCCOMB_X10_Y11_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~15'
        Info: 40: + IC(0.000 ns) + CELL(0.506 ns) = 32.803 ns; Loc. = LCCOMB_X10_Y11_N26; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~16'
        Info: 41: + IC(1.156 ns) + CELL(0.206 ns) = 34.165 ns; Loc. = LCCOMB_X10_Y14_N16; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[65]~408'
        Info: 42: + IC(1.127 ns) + CELL(0.706 ns) = 35.998 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~7'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 36.084 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~9'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 36.170 ns; Loc. = LCCOMB_X9_Y11_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~11'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 36.256 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~13'
        Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 36.342 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~15'
        Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 36.428 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~17'
        Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 36.934 ns; Loc. = LCCOMB_X9_Y11_N26; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[9]~18'
        Info: 49: + IC(1.168 ns) + CELL(0.206 ns) = 38.308 ns; Loc. = LCCOMB_X10_Y14_N26; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[75]~415'
        Info: 50: + IC(0.716 ns) + CELL(0.621 ns) = 39.645 ns; Loc. = LCCOMB_X9_Y14_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~9'
        Info: 51: + IC(0.000 ns) + CELL(0.190 ns) = 39.835 ns; Loc. = LCCOMB_X9_Y14_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~11'
        Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 39.921 ns; Loc. = LCCOMB_X9_Y14_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~13'
        Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 40.007 ns; Loc. = LCCOMB_X9_Y14_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~15'
        Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 40.093 ns; Loc. = LCCOMB_X9_Y14_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~17'
        Info: 55: + IC(0.000 ns) + CELL(0.506 ns) = 40.599 ns; Loc. = LCCOMB_X9_Y14_N22; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[9]~18'
        Info: 56: + IC(0.734 ns) + CELL(0.206 ns) = 41.539 ns; Loc. = LCCOMB_X10_Y14_N14; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[85]~422'
        Info: 57: + IC(1.063 ns) + CELL(0.596 ns) = 43.198 ns; Loc. = LCCOMB_X8_Y14_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[5]~11'
        Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 43.284 ns; Loc. = LCCOMB_X8_Y14_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[6]~13'
        Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 43.370 ns; Loc. = LCCOMB_X8_Y14_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[7]~15'
        Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 43.456 ns; Loc. = LCCOMB_X8_Y14_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[8]~17'
        Info: 61: + IC(0.000 ns) + CELL(0.506 ns) = 43.962 ns; Loc. = LCCOMB_X8_Y14_N24; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[9]~18'
        Info: 62: + IC(1.133 ns) + CELL(0.206 ns) = 45.301 ns; Loc. = LCCOMB_X10_Y14_N10; Fanout = 4; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[95]~429'
        Info: 63: + IC(1.046 ns) + CELL(0.596 ns) = 46.943 ns; Loc. = LCCOMB_X12_Y14_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[6]~13'
        Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 47.029 ns; Loc. = LCCOMB_X12_Y14_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[7]~15'
        Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 47.115 ns; Loc. = LCCOMB_X12_Y14_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[8]~17'
        Info: 66: + IC(0.000 ns) + CELL(0.506 ns) = 47.621 ns; Loc. = LCCOMB_X12_Y14_N22; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[9]~18'
        Info: 67: + IC(1.098 ns) + CELL(0.206 ns) = 48.925 ns; Loc. = LCCOMB_X12_Y12_N24; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[100]~441'
        Info: 68: + IC(1.126 ns) + CELL(0.621 ns) = 50.672 ns; Loc. = LCCOMB_X13_Y14_N6; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[2]~5'
        Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 50.758 ns; Loc. = LCCOMB_X13_Y14_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[3]~7'
        Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 50.844 ns; Loc. = LCCOMB_X13_Y14_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[4]~9'
        Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 50.930 ns; Loc. = LCCOMB_X13_Y14_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[5]~11'
        Info: 72: + IC(0.000 ns) + CELL(0.190 ns) = 51.120 ns; Loc. = LCCOMB_X13_Y14_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[6]~13'
        Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 51.206 ns; Loc. = LCCOMB_X13_Y14_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[7]~15'
        Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 51.292 ns; Loc. = LCCOMB_X13_Y14_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[8]~17'
        Info: 75: + IC(0.000 ns) + CELL(0.506 ns) = 51.798 ns; Loc. = LCCOMB_X13_Y14_N20; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[9]~18'
        Info: 76: + IC(1.130 ns) + CELL(0.206 ns) = 53.134 ns; Loc. = LCCOMB_X13_Y10_N16; Fanout = 4; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[113]~444'
        Info: 77: + IC(1.137 ns) + CELL(0.596 ns) = 54.867 ns; Loc. = LCCOMB_X14_Y14_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[6]~13'
        Info: 78: + IC(0.000 ns) + CELL(0.190 ns) = 55.057 ns; Loc. = LCCOMB_X14_Y14_N14; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[7]~15'
        Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 55.143 ns; Loc. = LCCOMB_X14_Y14_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[8]~17'
        Info: 80: + IC(0.000 ns) + CELL(0.506 ns) = 55.649 ns; Loc. = LCCOMB_X14_Y14_N18; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[9]~18'
        Info: 81: + IC(1.548 ns) + CELL(0.206 ns) = 57.403 ns; Loc. = LCCOMB_X14_Y9_N10; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[118]~455'
        Info: 82: + IC(1.092 ns) + CELL(0.596 ns) = 59.091 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[2]~5'
        Info: 83: + IC(0.000 ns) + CELL(0.190 ns) = 59.281 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[3]~7'
        Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 59.367 ns; Loc. = LCCOMB_X14_Y10_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[4]~9'
        Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 59.453 ns; Loc. = LCCOMB_X14_Y10_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[5]~11'
        Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 59.539 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[6]~13'
        Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 59.625 ns; Loc. = LCCOMB_X14_Y10_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[7]~15'
        Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 59.711 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[8]~17'
        Info: 89: + IC(0.000 ns) + CELL(0.506 ns) = 60.217 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[9]~18'
        Info: 90: + IC(1.474 ns) + CELL(0.206 ns) = 61.897 ns; Loc. = LCCOMB_X13_Y9_N28; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[127]~462'
        Info: 91: + IC(0.375 ns) + CELL(0.596 ns) = 62.868 ns; Loc. = LCCOMB_X13_Y9_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[2]~5'
        Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 62.954 ns; Loc. = LCCOMB_X13_Y9_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[3]~7'
        Info: 93: + IC(0.000 ns) + CELL(0.190 ns) = 63.144 ns; Loc. = LCCOMB_X13_Y9_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[4]~9'
        Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 63.230 ns; Loc. = LCCOMB_X13_Y9_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[5]~11'
        Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 63.316 ns; Loc. = LCCOMB_X13_Y9_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[6]~13'
        Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 63.402 ns; Loc. = LCCOMB_X13_Y9_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[7]~15'
        Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 63.488 ns; Loc. = LCCOMB_X13_Y9_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[8]~17'
        Info: 98: + IC(0.000 ns) + CELL(0.506 ns) = 63.994 ns; Loc. = LCCOMB_X13_Y9_N24; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[9]~18'
        Info: 99: + IC(0.733 ns) + CELL(0.206 ns) = 64.933 ns; Loc. = LCCOMB_X14_Y9_N28; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[138]~467'
        Info: 100: + IC(1.460 ns) + CELL(0.706 ns) = 67.099 ns; Loc. = LCCOMB_X13_Y8_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[4]~9'
        Info: 101: + IC(0.000 ns) + CELL(0.506 ns) = 67.605 ns; Loc. = LCCOMB_X13_Y8_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[5]~10'
        Info: 102: + IC(1.103 ns) + CELL(0.624 ns) = 69.332 ns; Loc. = LCCOMB_X14_Y9_N30; Fanout = 4; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[149]~472'
        Info: 103: + IC(1.104 ns) + CELL(0.596 ns) = 71.032 ns; Loc. = LCCOMB_X14_Y8_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[6]~13'
        Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 71.118 ns; Loc. = LCCOMB_X14_Y8_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[7]~15'
        Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 71.204 ns; Loc. = LCCOMB_X14_Y8_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[8]~17'
        Info: 106: + IC(0.000 ns) + CELL(0.506 ns) = 71.710 ns; Loc. = LCCOMB_X14_Y8_N24; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[9]~18'
        Info: 107: + IC(1.125 ns) + CELL(0.202 ns) = 73.037 ns; Loc. = LCCOMB_X14_Y4_N0; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[160]~46'
        Info: 108: + IC(1.135 ns) + CELL(0.621 ns) = 74.793 ns; Loc. = LCCOMB_X15_Y8_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[8]~17'
        Info: 109: + IC(0.000 ns) + CELL(0.506 ns) = 75.299 ns; Loc. = LCCOMB_X15_Y8_N24; Fanout = 11; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[9]~18'
        Info: 110: + IC(1.038 ns) + CELL(0.206 ns) = 76.543 ns; Loc. = LCCOMB_X12_Y8_N2; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[166]~487'
        Info: 111: + IC(1.026 ns) + CELL(0.706 ns) = 78.275 ns; Loc. = LCCOMB_X16_Y8_N14; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[5]~11'
        Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 78.361 ns; Loc. = LCCOMB_X16_Y8_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[6]~13'
        Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 78.447 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[7]~15'
        Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 78.533 ns; Loc. = LCCOMB_X16_Y8_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[8]~17'
        Info: 115: + IC(0.000 ns) + CELL(0.506 ns) = 79.039 ns; Loc. = LCCOMB_X16_Y8_N22; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[9]~18'
        Info: 116: + IC(1.824 ns) + CELL(0.596 ns) = 81.459 ns; Loc. = LCCOMB_X21_Y4_N12; Fanout = 2; COMB Node = 'modulator:inst3|Add13~1'
        Info: 117: + IC(0.000 ns) + CELL(0.190 ns) = 81.649 ns; Loc. = LCCOMB_X21_Y4_N14; Fanout = 2; COMB Node = 'modulator:inst3|Add13~3'
        Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 81.735 ns; Loc. = LCCOMB_X21_Y4_N16; Fanout = 2; COMB Node = 'modulator:inst3|Add13~5'
        Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 81.821 ns; Loc. = LCCOMB_X21_Y4_N18; Fanout = 2; COMB Node = 'modulator:inst3|Add13~7'
        Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 81.907 ns; Loc. = LCCOMB_X21_Y4_N20; Fanout = 2; COMB Node = 'modulator:inst3|Add13~9'
        Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 81.993 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 2; COMB Node = 'modulator:inst3|Add13~11'
        Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 82.079 ns; Loc. = LCCOMB_X21_Y4_N24; Fanout = 2; COMB Node = 'modulator:inst3|Add13~13'
        Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 82.165 ns; Loc. = LCCOMB_X21_Y4_N26; Fanout = 2; COMB Node = 'modulator:inst3|Add13~15'
        Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 82.251 ns; Loc. = LCCOMB_X21_Y4_N28; Fanout = 2; COMB Node = 'modulator:inst3|Add13~17'
        Info: 125: + IC(0.000 ns) + CELL(0.175 ns) = 82.426 ns; Loc. = LCCOMB_X21_Y4_N30; Fanout = 2; COMB Node = 'modulator:inst3|Add13~19'
        Info: 126: + IC(0.000 ns) + CELL(0.086 ns) = 82.512 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; COMB Node = 'modulator:inst3|Add13~21'
        Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 82.598 ns; Loc. = LCCOMB_X21_Y3_N2; Fanout = 2; COMB Node = 'modulator:inst3|Add13~23'
        Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 82.684 ns; Loc. = LCCOMB_X21_Y3_N4; Fanout = 2; COMB Node = 'modulator:inst3|Add13~25'
        Info: 129: + IC(0.000 ns) + CELL(0.506 ns) = 83.190 ns; Loc. = LCCOMB_X21_Y3_N6; Fanout = 1; COMB Node = 'modulator:inst3|Add13~26'
        Info: 130: + IC(0.398 ns) + CELL(0.651 ns) = 84.239 ns; Loc. = LCCOMB_X21_Y3_N30; Fanout = 1; COMB Node = 'modulator:inst3|LessThan1~0'
        Info: 131: + IC(0.615 ns) + CELL(0.651 ns) = 85.505 ns; Loc. = LCCOMB_X22_Y3_N22; Fanout = 12; COMB Node = 'modulator:inst3|LessThan1~2'
        Info: 132: + IC(1.112 ns) + CELL(0.206 ns) = 86.823 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 1; COMB Node = 'modulator:inst3|wave1~76'
        Info: 133: + IC(0.365 ns) + CELL(0.206 ns) = 87.394 ns; Loc. = LCCOMB_X21_Y4_N10; Fanout = 1; COMB Node = 'modulator:inst3|wave1~38'
        Info: 134: + IC(0.000 ns) + CELL(0.108 ns) = 87.502 ns; Loc. = LCFF_X21_Y4_N11; Fanout = 17; REG Node = 'modulator:inst3|wave1[9]'
        Info: Total cell delay = 43.844 ns ( 50.11 % )
        Info: Total interconnect delay = 43.658 ns ( 49.89 % )
    Info: - Smallest clock skew is -0.080 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.809 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 953; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 2.809 ns; Loc. = LCFF_X21_Y4_N11; Fanout = 17; REG Node = 'modulator:inst3|wave1[9]'
            Info: Total cell delay = 1.756 ns ( 62.51 % )
            Info: Total interconnect delay = 1.053 ns ( 37.49 % )
        Info: - Longest clock path from clock "clk" to source memory is 2.889 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 953; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.825 ns) + CELL(0.835 ns) = 2.889 ns; Loc. = M4K_X11_Y8; Fanout = 24; MEM Node = 'wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.925 ns ( 66.63 % )
            Info: Total interconnect delay = 0.964 ns ( 33.37 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 117.12 MHz between source register "controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]" and destination register "sld_hub:sld_hub_inst|tdo" (period= 8.538 ns)
    Info: + Longest register to register delay is 3.994 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y7_N9; Fanout = 2; REG Node = 'controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]'
        Info: 2: + IC(1.982 ns) + CELL(0.206 ns) = 2.188 ns; Loc. = LCCOMB_X9_Y13_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~4'
        Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 2.756 ns; Loc. = LCCOMB_X9_Y13_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~5'
        Info: 4: + IC(0.358 ns) + CELL(0.206 ns) = 3.320 ns; Loc. = LCCOMB_X9_Y13_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~6'
        Info: 5: + IC(0.360 ns) + CELL(0.206 ns) = 3.886 ns; Loc. = LCCOMB_X9_Y13_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~7'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.994 ns; Loc. = LCFF_X9_Y13_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 0.932 ns ( 23.34 % )
        Info: Total interconnect delay = 3.062 ns ( 76.67 % )
    Info: - Smallest clock skew is -0.011 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.718 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.148 ns) + CELL(0.000 ns) = 4.148 ns; Loc. = CLKCTRL_G5; Fanout = 122; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.904 ns) + CELL(0.666 ns) = 5.718 ns; Loc. = LCFF_X9_Y13_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.666 ns ( 11.65 % )
            Info: Total interconnect delay = 5.052 ns ( 88.35 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 5.729 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.148 ns) + CELL(0.000 ns) = 4.148 ns; Loc. = CLKCTRL_G5; Fanout = 122; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 5.729 ns; Loc. = LCFF_X12_Y7_N9; Fanout = 2; REG Node = 'controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]'
            Info: Total cell delay = 0.666 ns ( 11.63 % )
            Info: Total interconnect delay = 5.063 ns ( 88.37 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 121 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "controller:inst1|curbtns[4]" and destination pin or register "controller:inst1|diff_btn_vec[4]" for clock "clk" (Hold time is 8.371 ns)
    Info: + Largest clock skew is 10.061 ns
        Info: + Longest clock path from clock "clk" to destination register is 14.022 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(2.205 ns) + CELL(0.970 ns) = 4.265 ns; Loc. = LCFF_X3_Y16_N29; Fanout = 9; REG Node = 'btn_reg:inst4|btn_clk'
            Info: 3: + IC(1.815 ns) + CELL(0.970 ns) = 7.050 ns; Loc. = LCFF_X15_Y16_N17; Fanout = 13; REG Node = 'btn_reg:inst4|btn_reg[1]'
            Info: 4: + IC(0.481 ns) + CELL(0.647 ns) = 8.178 ns; Loc. = LCCOMB_X15_Y16_N10; Fanout = 2; COMB Node = 'controller:inst1|Equal4~2'
            Info: 5: + IC(0.412 ns) + CELL(0.537 ns) = 9.127 ns; Loc. = LCCOMB_X15_Y16_N14; Fanout = 1; COMB Node = 'controller:inst1|Equal4~3'
            Info: 6: + IC(0.371 ns) + CELL(0.370 ns) = 9.868 ns; Loc. = LCCOMB_X15_Y16_N2; Fanout = 1; COMB Node = 'controller:inst1|Equal4~6'
            Info: 7: + IC(2.545 ns) + CELL(0.000 ns) = 12.413 ns; Loc. = CLKCTRL_G6; Fanout = 6; COMB Node = 'controller:inst1|Equal4~6clkctrl'
            Info: 8: + IC(1.403 ns) + CELL(0.206 ns) = 14.022 ns; Loc. = LCCOMB_X3_Y16_N24; Fanout = 6; REG Node = 'controller:inst1|diff_btn_vec[4]'
            Info: Total cell delay = 4.790 ns ( 34.16 % )
            Info: Total interconnect delay = 9.232 ns ( 65.84 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.961 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(2.205 ns) + CELL(0.666 ns) = 3.961 ns; Loc. = LCFF_X3_Y16_N9; Fanout = 1; REG Node = 'controller:inst1|curbtns[4]'
            Info: Total cell delay = 1.756 ns ( 44.33 % )
            Info: Total interconnect delay = 2.205 ns ( 55.67 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.386 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y16_N9; Fanout = 1; REG Node = 'controller:inst1|curbtns[4]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X3_Y16_N8; Fanout = 2; COMB Node = 'controller:inst1|Equal4~5'
        Info: 3: + IC(0.369 ns) + CELL(0.624 ns) = 1.386 ns; Loc. = LCCOMB_X3_Y16_N24; Fanout = 6; REG Node = 'controller:inst1|diff_btn_vec[4]'
        Info: Total cell delay = 1.017 ns ( 73.38 % )
        Info: Total interconnect delay = 0.369 ns ( 26.62 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "controller:inst1|key2[6]" (data pin = "reset", clock pin = "clk") is 22.061 ns
    Info: + Longest pin to register delay is 24.900 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 75; PIN Node = 'reset'
        Info: 2: + IC(7.315 ns) + CELL(0.206 ns) = 8.466 ns; Loc. = LCCOMB_X28_Y10_N18; Fanout = 4; COMB Node = 'controller:inst1|diff_play_vec[3]~7'
        Info: 3: + IC(1.091 ns) + CELL(0.499 ns) = 10.056 ns; Loc. = LCCOMB_X29_Y10_N8; Fanout = 1; COMB Node = 'controller:inst1|process_3~56'
        Info: 4: + IC(1.092 ns) + CELL(0.606 ns) = 11.754 ns; Loc. = LCCOMB_X28_Y11_N22; Fanout = 1; COMB Node = 'controller:inst1|process_3~58'
        Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 12.322 ns; Loc. = LCCOMB_X28_Y11_N2; Fanout = 61; COMB Node = 'controller:inst1|process_3~59'
        Info: 6: + IC(1.585 ns) + CELL(0.589 ns) = 14.496 ns; Loc. = LCCOMB_X26_Y13_N26; Fanout = 1; COMB Node = 'controller:inst1|Add13~65'
        Info: 7: + IC(0.691 ns) + CELL(0.647 ns) = 15.834 ns; Loc. = LCCOMB_X26_Y13_N20; Fanout = 1; COMB Node = 'controller:inst1|Add13~66'
        Info: 8: + IC(0.373 ns) + CELL(0.370 ns) = 16.577 ns; Loc. = LCCOMB_X26_Y13_N6; Fanout = 1; COMB Node = 'controller:inst1|Add13~67'
        Info: 9: + IC(0.372 ns) + CELL(0.206 ns) = 17.155 ns; Loc. = LCCOMB_X26_Y13_N18; Fanout = 1; COMB Node = 'controller:inst1|Add13~69'
        Info: 10: + IC(1.105 ns) + CELL(0.366 ns) = 18.626 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 1; COMB Node = 'controller:inst1|Add13~78'
        Info: 11: + IC(0.388 ns) + CELL(0.319 ns) = 19.333 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 6; COMB Node = 'controller:inst1|Add13~80'
        Info: 12: + IC(0.426 ns) + CELL(0.650 ns) = 20.409 ns; Loc. = LCCOMB_X26_Y11_N28; Fanout = 1; COMB Node = 'controller:inst1|Add13~87'
        Info: 13: + IC(1.043 ns) + CELL(0.624 ns) = 22.076 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 2; COMB Node = 'controller:inst1|Add13~88'
        Info: 14: + IC(1.442 ns) + CELL(0.596 ns) = 24.114 ns; Loc. = LCCOMB_X23_Y13_N24; Fanout = 2; COMB Node = 'controller:inst1|key2[3]~429'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 24.200 ns; Loc. = LCCOMB_X23_Y13_N26; Fanout = 2; COMB Node = 'controller:inst1|key2[4]~431'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 24.286 ns; Loc. = LCCOMB_X23_Y13_N28; Fanout = 1; COMB Node = 'controller:inst1|key2[5]~433'
        Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 24.792 ns; Loc. = LCCOMB_X23_Y13_N30; Fanout = 1; COMB Node = 'controller:inst1|key2[6]~434'
        Info: 18: + IC(0.000 ns) + CELL(0.108 ns) = 24.900 ns; Loc. = LCFF_X23_Y13_N31; Fanout = 1; REG Node = 'controller:inst1|key2[6]'
        Info: Total cell delay = 7.615 ns ( 30.58 % )
        Info: Total interconnect delay = 17.285 ns ( 69.42 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.799 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 953; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.904 ns) + CELL(0.666 ns) = 2.799 ns; Loc. = LCFF_X23_Y13_N31; Fanout = 1; REG Node = 'controller:inst1|key2[6]'
        Info: Total cell delay = 1.756 ns ( 62.74 % )
        Info: Total interconnect delay = 1.043 ns ( 37.26 % )
Info: tco from clock "clk" to destination pin "p2s_dout" through register "p2s:inst5|data_out" is 18.809 ns
    Info: + Longest clock path from clock "clk" to source register is 12.761 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
        Info: 2: + IC(0.859 ns) + CELL(0.970 ns) = 2.919 ns; Loc. = LCFF_X2_Y9_N25; Fanout = 3; REG Node = 'p2s:inst5|i_ioclk'
        Info: 3: + IC(8.263 ns) + CELL(0.000 ns) = 11.182 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'p2s:inst5|i_ioclk~clkctrl'
        Info: 4: + IC(0.913 ns) + CELL(0.666 ns) = 12.761 ns; Loc. = LCFF_X15_Y13_N25; Fanout = 1; REG Node = 'p2s:inst5|data_out'
        Info: Total cell delay = 2.726 ns ( 21.36 % )
        Info: Total interconnect delay = 10.035 ns ( 78.64 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.744 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y13_N25; Fanout = 1; REG Node = 'p2s:inst5|data_out'
        Info: 2: + IC(2.518 ns) + CELL(3.226 ns) = 5.744 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'p2s_dout'
        Info: Total cell delay = 3.226 ns ( 56.16 % )
        Info: Total interconnect delay = 2.518 ns ( 43.84 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 3.056 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 3.056 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]" (data pin = "altera_internal_jtag~TMSUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 3.976 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.711 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(4.148 ns) + CELL(0.000 ns) = 4.148 ns; Loc. = CLKCTRL_G5; Fanout = 122; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(0.897 ns) + CELL(0.666 ns) = 5.711 ns; Loc. = LCFF_X10_Y12_N27; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]'
        Info: Total cell delay = 0.666 ns ( 11.66 % )
        Info: Total interconnect delay = 5.045 ns ( 88.34 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.041 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 21; PIN Node = 'altera_internal_jtag~TMSUTAP'
        Info: 2: + IC(1.727 ns) + CELL(0.206 ns) = 1.933 ns; Loc. = LCCOMB_X10_Y12_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.041 ns; Loc. = LCFF_X10_Y12_N27; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]'
        Info: Total cell delay = 0.314 ns ( 15.38 % )
        Info: Total interconnect delay = 1.727 ns ( 84.62 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Fri Apr 09 00:17:21 2010
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


