Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 30 00:31:30 2024
| Host         : Sobremesa running 64-bit major release  (build 9200)
| Command      : report_methodology -file proyecto_methodology_drc_routed.rpt -pb proyecto_methodology_drc_routed.pb -rpx proyecto_methodology_drc_routed.rpx
| Design       : proyecto
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 30
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 15         |
| TIMING-18 | Warning  | Missing input or output delay | 15         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -2.627 ns between fsm.bordeYCnt_reg[1]/C (clocked by sysClk) and fsm.i_reg[3]/D (clocked by sysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -2.722 ns between fsm.j_reg[0]_replica_1/C (clocked by sysClk) and fsm.j_reg[0]_replica/D (clocked by sysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -2.756 ns between fsm.j_reg[0]_replica_1/C (clocked by sysClk) and fsm.i_reg[2]/D (clocked by sysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -2.765 ns between fsm.j_reg[0]_replica_1/C (clocked by sysClk) and fsm.i_reg[4]/D (clocked by sysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -2.771 ns between fsm.j_reg[0]_replica_1/C (clocked by sysClk) and fsm.bordeYCnt_reg[2]/D (clocked by sysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -2.773 ns between fsm.j_reg[0]_replica_1/C (clocked by sysClk) and fsm.j_reg[3]/D (clocked by sysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -2.792 ns between fsm.j_reg[0]_replica_1/C (clocked by sysClk) and fsm.bordeYCnt_reg[0]/D (clocked by sysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -2.797 ns between fsm.j_reg[0]_replica_1/C (clocked by sysClk) and fsm.bordeYCnt_reg[1]/D (clocked by sysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.867 ns between fsm.j_reg[0]_replica_1/C (clocked by sysClk) and fsm.j_reg[0]/D (clocked by sysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.893 ns between fsm.j_reg[0]_replica_1/C (clocked by sysClk) and fsm.j_reg[0]_replica_1/D (clocked by sysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -3.093 ns between fsm.j_reg[0]_replica_1/C (clocked by sysClk) and fsm.j_reg[2]/D (clocked by sysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -3.241 ns between fsm.j_reg[0]_replica_1/C (clocked by sysClk) and fsm.i_reg[1]/D (clocked by sysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -3.249 ns between fsm.j_reg[0]_replica_1/C (clocked by sysClk) and fsm.i_reg[0]/D (clocked by sysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -3.301 ns between fsm.j_reg[0]_replica_1/C (clocked by sysClk) and fsm.j_reg[1]/D (clocked by sysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -3.381 ns between fsm.j_reg[0]_replica_1/C (clocked by sysClk) and fsm.state_reg[0]/D (clocked by sysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on RGB[0] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on RGB[10] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on RGB[11] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on RGB[1] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on RGB[2] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on RGB[3] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on RGB[4] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on RGB[5] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on RGB[6] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on RGB[7] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on RGB[8] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on RGB[9] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on hSync relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on vSync relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>


