[
    {
        "age": null,
        "album": "",
        "author": "/u/0BAD-C0DE",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-20T18:20:40.985488+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-20T18:16:52+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>What is the actual <em>computed</em> virtual address for an instruction like:</p> <pre><code>ld t6, -128(zero) </code></pre> <ul> <li>2<sup>64</sup>-128?</li> <li>2<sup>x</sup>-128 (with x varying for Sv39, Sv48 or Sv57)</li> <li>something else?</li> </ul> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/0BAD-C0DE\"> /u/0BAD-C0DE </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mvmppw/negative_offsets_over_zero_x0_register/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mvmppw/negative_offsets_over_zero_x0_register/\">[comments]</a></span>",
        "id": 3376737,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mvmppw/negative_offsets_over_zero_x0_register",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "negative offsets over zero (x0) register?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/0BAD-C0DE",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-20T11:10:53.043746+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-20T10:58:09+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I wonder whether I can read data soon after a satp and before the sfence.vma as in this snippet:</p> <p><code> sd t6, 40(a0) ld t6, 48(a0) csrw satp, t6 ld t6, 40(a0) # this one! sfence.vma zero, zero </code></p> <p>I would like to use t6 (or any other gp register) to load satp by saving, loading and restoring it.</p> <p>I am not sure whether my commented instruction can still access the same memory location as the first one.</p> <p>Any hint?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/0BAD-C0DE\"> /u/0BAD-C0DE </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mvbk4j/reading_between_a_satp_assignment_and_the/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mvbk4j/reading_between_a_satp_assignment_and_the/\">[comments]</a></span>",
        "id": 3372704,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mvbk4j/reading_between_a_satp_assignment_and_the",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "reading between a satp assignment and the sfence.vma",
        "vote": 0
    }
]