This folder contains two sub-directories
 - Design: Which contains the verilog design with `FP_MultiPrecision_PE_novel` being the top module contained in the file `FP_MultiPrecision_PE_novel.v`
 - Testbench: Which contains the testbench to test the Design

The design was tested on Vivado 2019.2 and implemented on ZCU-104 evaluation board. 

Also, the design was implemented as an ASIC on 45nm process (GPDK045) with Cadence Genus Tool.
