// Seed: 2502899797
module module_0;
  wire id_1, id_2;
  genvar id_3;
  wire id_4;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 void id_1,
    input tri1 id_2,
    output wor id_3,
    id_5
);
  assign id_3 = 'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_6#(
      .id_7(id_3)
  ) :
  assert property (@(posedge -1) id_7) id_2 <= #1 1;
  module_0 modCall_1 ();
endmodule
