Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/cefet/AulaRemotaGit/DispReprog_200917/ --output-directory=/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/ --report-file=bsf:/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys.qsys
Progress: Loading DispReprog_200917/projeto_200917_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sw [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module sw
Progress: Adding ledg [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module ledg
Progress: Adding grava [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module grava
Progress: Adding dado [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module dado
Progress: Adding tipo [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module tipo
Progress: Adding local [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module local
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: projeto_200917_qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/cefet/AulaRemotaGit/DispReprog_200917/ --output-directory=/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys.sopcinfo --report-file=html:/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys.html --report-file=qip:/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.qip --report-file=cmp:/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys.qsys --language=VHDL
Progress: Loading DispReprog_200917/projeto_200917_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sw [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module sw
Progress: Adding ledg [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module ledg
Progress: Adding grava [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module grava
Progress: Adding dado [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module dado
Progress: Adding tipo [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module tipo
Progress: Adding local [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module local
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: projeto_200917_qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: projeto_200917_qsys: Generating projeto_200917_qsys "projeto_200917_qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 37 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 21 modules, 70 connections
Info: merlin_domain_transform: After transform: 42 modules, 174 connections
Info: merlin_router_transform: After transform: 53 modules, 207 connections
Info: reset_adaptation_transform: After transform: 54 modules, 209 connections
Info: merlin_network_to_switch_transform: After transform: 75 modules, 267 connections
Info: merlin_mm_transform: After transform: 75 modules, 267 connections
Info: merlin_interrupt_mapper_transform: After transform: 76 modules, 270 connections
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: projeto_200917_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'projeto_200917_qsys_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=projeto_200917_qsys_nios2_qsys_0 --dir=/tmp/alt8536_1876683077522840250.dir/0001_nios2_qsys_0_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_1876683077522840250.dir/0001_nios2_qsys_0_gen//projeto_200917_qsys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2020.10.01 20:05:44 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2020.10.01 20:05:44 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2020.10.01 20:05:47 (*)   Couldn't query license setup in Quartus directory /home/cefet/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2020.10.01 20:05:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2020.10.01 20:05:47 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2020.10.01 20:05:47 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2020.10.01 20:05:47 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2020.10.01 20:05:47 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2020.10.01 20:05:48 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2020.10.01 20:05:49 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2020.10.01 20:05:49 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2020.10.01 20:05:52 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'projeto_200917_qsys_nios2_qsys_0'
Info: nios2_qsys_0: "projeto_200917_qsys" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'projeto_200917_qsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=projeto_200917_qsys_onchip_memory2_0 --dir=/tmp/alt8536_1876683077522840250.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_1876683077522840250.dir/0002_onchip_memory2_0_gen//projeto_200917_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'projeto_200917_qsys_onchip_memory2_0'
Info: onchip_memory2_0: "projeto_200917_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'projeto_200917_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=projeto_200917_qsys_jtag_uart_0 --dir=/tmp/alt8536_1876683077522840250.dir/0003_jtag_uart_0_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_1876683077522840250.dir/0003_jtag_uart_0_gen//projeto_200917_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'projeto_200917_qsys_jtag_uart_0'
Info: jtag_uart_0: "projeto_200917_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sw: Starting RTL generation for module 'projeto_200917_qsys_sw'
Info: sw:   Generation command is [exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_sw --dir=/tmp/alt8536_1876683077522840250.dir/0004_sw_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_1876683077522840250.dir/0004_sw_gen//projeto_200917_qsys_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'projeto_200917_qsys_sw'
Info: sw: "projeto_200917_qsys" instantiated altera_avalon_pio "sw"
Info: ledg: Starting RTL generation for module 'projeto_200917_qsys_ledg'
Info: ledg:   Generation command is [exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_ledg --dir=/tmp/alt8536_1876683077522840250.dir/0005_ledg_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_1876683077522840250.dir/0005_ledg_gen//projeto_200917_qsys_ledg_component_configuration.pl  --do_build_sim=0  ]
Info: ledg: Done RTL generation for module 'projeto_200917_qsys_ledg'
Info: ledg: "projeto_200917_qsys" instantiated altera_avalon_pio "ledg"
Info: grava: Starting RTL generation for module 'projeto_200917_qsys_grava'
Info: grava:   Generation command is [exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_grava --dir=/tmp/alt8536_1876683077522840250.dir/0006_grava_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_1876683077522840250.dir/0006_grava_gen//projeto_200917_qsys_grava_component_configuration.pl  --do_build_sim=0  ]
Info: grava: Done RTL generation for module 'projeto_200917_qsys_grava'
Info: grava: "projeto_200917_qsys" instantiated altera_avalon_pio "grava"
Info: dado: Starting RTL generation for module 'projeto_200917_qsys_dado'
Info: dado:   Generation command is [exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_dado --dir=/tmp/alt8536_1876683077522840250.dir/0007_dado_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_1876683077522840250.dir/0007_dado_gen//projeto_200917_qsys_dado_component_configuration.pl  --do_build_sim=0  ]
Info: dado: Done RTL generation for module 'projeto_200917_qsys_dado'
Info: dado: "projeto_200917_qsys" instantiated altera_avalon_pio "dado"
Info: tipo: Starting RTL generation for module 'projeto_200917_qsys_tipo'
Info: tipo:   Generation command is [exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_tipo --dir=/tmp/alt8536_1876683077522840250.dir/0008_tipo_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_1876683077522840250.dir/0008_tipo_gen//projeto_200917_qsys_tipo_component_configuration.pl  --do_build_sim=0  ]
Info: tipo: Done RTL generation for module 'projeto_200917_qsys_tipo'
Info: tipo: "projeto_200917_qsys" instantiated altera_avalon_pio "tipo"
Info: local: Starting RTL generation for module 'projeto_200917_qsys_local'
Info: local:   Generation command is [exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_local --dir=/tmp/alt8536_1876683077522840250.dir/0009_local_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_1876683077522840250.dir/0009_local_gen//projeto_200917_qsys_local_component_configuration.pl  --do_build_sim=0  ]
Info: local: Done RTL generation for module 'projeto_200917_qsys_local'
Info: local: "projeto_200917_qsys" instantiated altera_avalon_pio "local"
Info: nios2_qsys_0_instruction_master_translator: "projeto_200917_qsys" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "projeto_200917_qsys" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "projeto_200917_qsys" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "projeto_200917_qsys" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "projeto_200917_qsys" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "projeto_200917_qsys" instantiated altera_merlin_router "addr_router"
Info: id_router: "projeto_200917_qsys" instantiated altera_merlin_router "id_router"
Info: rst_controller: "projeto_200917_qsys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "projeto_200917_qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "projeto_200917_qsys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "projeto_200917_qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "projeto_200917_qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "projeto_200917_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: projeto_200917_qsys: Done projeto_200917_qsys" with 23 modules, 121 files, 2469280 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
