<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p132" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_132{left:96px;bottom:1124px;letter-spacing:0.19px;}
#t2_132{left:618px;bottom:1130px;}
#t3_132{left:618px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.02px;}
#t4_132{left:83px;bottom:81px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t5_132{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t6_132{left:138px;bottom:1069px;letter-spacing:0.12px;word-spacing:2.03px;}
#t7_132{left:138px;bottom:1051px;letter-spacing:0.12px;word-spacing:2.08px;}
#t8_132{left:138px;bottom:1033px;letter-spacing:0.11px;word-spacing:0.51px;}
#t9_132{left:138px;bottom:1014px;letter-spacing:0.1px;}
#ta_132{left:138px;bottom:988px;letter-spacing:0.11px;word-spacing:1.03px;}
#tb_132{left:138px;bottom:970px;letter-spacing:0.11px;}
#tc_132{left:138px;bottom:944px;letter-spacing:0.11px;word-spacing:-0.34px;}
#td_132{left:137px;bottom:926px;letter-spacing:0.1px;word-spacing:0.4px;}
#te_132{left:137px;bottom:907px;letter-spacing:0.1px;word-spacing:0.61px;}
#tf_132{left:137px;bottom:889px;letter-spacing:0.08px;word-spacing:0.69px;}
#tg_132{left:137px;bottom:871px;letter-spacing:0.11px;word-spacing:-0.02px;}
#th_132{left:137px;bottom:845px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ti_132{left:137px;bottom:826px;letter-spacing:0.11px;word-spacing:0.51px;}
#tj_132{left:137px;bottom:808px;letter-spacing:0.08px;word-spacing:0.06px;}
#tk_132{left:137px;bottom:782px;letter-spacing:0.11px;word-spacing:0.77px;}
#tl_132{left:137px;bottom:764px;letter-spacing:0.08px;word-spacing:0.04px;}
#tm_132{left:137px;bottom:738px;letter-spacing:0.12px;word-spacing:-0.24px;}
#tn_132{left:137px;bottom:719px;letter-spacing:0.11px;word-spacing:-0.01px;}
#to_132{left:137px;bottom:693px;letter-spacing:0.1px;word-spacing:0.01px;}
#tp_132{left:137px;bottom:453px;letter-spacing:0.1px;word-spacing:0.55px;}
#tq_132{left:137px;bottom:435px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tr_132{left:137px;bottom:409px;letter-spacing:0.12px;word-spacing:0.26px;}
#ts_132{left:138px;bottom:391px;letter-spacing:0.1px;word-spacing:1.81px;}
#tt_132{left:138px;bottom:373px;letter-spacing:0.1px;word-spacing:0.68px;}
#tu_132{left:138px;bottom:354px;letter-spacing:0.12px;word-spacing:1.06px;}
#tv_132{left:138px;bottom:336px;letter-spacing:0.1px;word-spacing:1.11px;}
#tw_132{left:138px;bottom:317px;letter-spacing:0.12px;word-spacing:0.94px;}
#tx_132{left:138px;bottom:299px;letter-spacing:0.11px;word-spacing:0.2px;}
#ty_132{left:138px;bottom:281px;letter-spacing:0.11px;word-spacing:-0.08px;}
#tz_132{left:137px;bottom:262px;letter-spacing:0.1px;word-spacing:-0.29px;}
#t10_132{left:137px;bottom:244px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t11_132{left:137px;bottom:218px;letter-spacing:0.1px;word-spacing:-0.19px;}
#t12_132{left:137px;bottom:200px;letter-spacing:0.1px;word-spacing:0.01px;}
#t13_132{left:137px;bottom:174px;letter-spacing:0.12px;word-spacing:1.83px;}
#t14_132{left:137px;bottom:155px;letter-spacing:0.1px;word-spacing:0.13px;}
#t15_132{left:137px;bottom:137px;letter-spacing:0.11px;word-spacing:0.08px;}
#t16_132{left:509px;bottom:137px;letter-spacing:0.11px;}
#t17_132{left:573px;bottom:137px;letter-spacing:0.11px;word-spacing:0.07px;}
#t18_132{left:243px;bottom:658px;letter-spacing:-0.14px;word-spacing:0.12px;}
#t19_132{left:171px;bottom:629px;letter-spacing:-0.16px;}
#t1a_132{left:282px;bottom:629px;letter-spacing:-0.18px;}
#t1b_132{left:559px;bottom:629px;letter-spacing:-0.15px;}
#t1c_132{left:175px;bottom:602px;letter-spacing:-0.13px;}
#t1d_132{left:299px;bottom:602px;}
#t1e_132{left:367px;bottom:602px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1f_132{left:175px;bottom:577px;letter-spacing:-0.13px;}
#t1g_132{left:296px;bottom:577px;}
#t1h_132{left:367px;bottom:577px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_132{left:175px;bottom:553px;letter-spacing:-0.12px;}
#t1j_132{left:297px;bottom:553px;}
#t1k_132{left:367px;bottom:553px;letter-spacing:-0.24px;}
#t1l_132{left:175px;bottom:512px;letter-spacing:-0.31px;}
#t1m_132{left:297px;bottom:512px;}
#t1n_132{left:367px;bottom:512px;letter-spacing:-0.13px;}

.s1_132{font-size:15px;font-family:Helvetica-Bold_t12;color:#000;}
.s2_132{font-size:3px;font-family:Arial-Bold_10f;color:#7F7F7F;}
.s3_132{font-size:15px;font-family:Arial-Bold_10f;color:#000;}
.s4_132{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_132{font-size:15px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.s6_132{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s7_132{font-size:17px;font-family:Arial-Bold_10f;color:#000;}
.s8_132{font-size:14px;font-family:Arial-Bold_10f;color:#000;}
.s9_132{font-size:14px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.t.v0_132{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts132" type="text/css" >

@font-face {
	font-family: Arial-Bold_10f;
	src: url("fonts/Arial-Bold_10f.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_t12;
	src: url("fonts/Helvetica-Bold_t12.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10g;
	src: url("fonts/TimesNewRomanPSMT_10g.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg132Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg132" style="-webkit-user-select: none;"><object width="935" height="1210" data="132/132.svg" type="image/svg+xml" id="pdf132" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_132" class="t s1_132">CACHEE </span><span id="t2_132" class="t v0_132 s2_132">I</span><span id="t3_132" class="t s3_132">Perform Cache Operation EVA </span>
<span id="t4_132" class="t s4_132">The MIPS32Â® Instruction Set Manual, Revision 6.06 </span><span id="t5_132" class="t s4_132">122 </span>
<span id="t6_132" class="t s5_132">operations (where the address is used to index the cache but need not match the cache tag) software should use </span>
<span id="t7_132" class="t s5_132">unmapped addresses to avoid TLB exceptions. This instruction never causes TLB Modified exceptions nor TLB </span>
<span id="t8_132" class="t s5_132">Refill exceptions with a cause code of TLBS. This instruction never causes Execute-Inhibit nor Read-Inhibit excep- </span>
<span id="t9_132" class="t s5_132">tions. </span>
<span id="ta_132" class="t s5_132">The effective address may be an arbitrarily-aligned by address. The CACHEE instruction never causes an Address </span>
<span id="tb_132" class="t s5_132">Error Exception due to an non-aligned address. </span>
<span id="tc_132" class="t s5_132">A Cache Error exception may occur as a by-product of some operations performed by this instruction. For example, if </span>
<span id="td_132" class="t s5_132">a Writeback operation detects a cache or bus error during the processing of the operation, that error is reported via a </span>
<span id="te_132" class="t s5_132">Cache Error exception. Similarly, a Bus Error Exception may occur if a bus operation invoked by this instruction is </span>
<span id="tf_132" class="t s5_132">terminated in an error. However, cache error exceptions must not be triggered by an Index Load Tag or Index Store </span>
<span id="tg_132" class="t s5_132">tag operation, as these operations are used for initialization and diagnostic purposes. </span>
<span id="th_132" class="t s5_132">An Address Error Exception (with cause code equal AdEL) may occur if the effective address references a portion of </span>
<span id="ti_132" class="t s5_132">the kernel address space which would normally result in such an exception. It is implementation dependent whether </span>
<span id="tj_132" class="t s5_132">such an exception does occur. </span>
<span id="tk_132" class="t s5_132">It is implementation dependent whether a data watch is triggered by a cache instruction whose address matches the </span>
<span id="tl_132" class="t s5_132">Watch register address match conditions. </span>
<span id="tm_132" class="t s5_132">The CACHEE instruction and the memory transactions which are sourced by the CACHEE instruction, such as cache </span>
<span id="tn_132" class="t s5_132">refill or cache writeback, obey the ordering and completion rules of the SYNC instruction. </span>
<span id="to_132" class="t s5_132">Bits [17:16] of the instruction specify the cache on which to perform the operation, as follows: </span>
<span id="tp_132" class="t s5_132">Bits [20:18] of the instruction specify the operation to perform. To provide software with a consistent base of cache </span>
<span id="tq_132" class="t s5_132">operations, certain encodings must be supported on all processors. The remaining encodings are recommended </span>
<span id="tr_132" class="t s5_132">When implementing multiple level of caches and where the hardware maintains the smaller cache as a proper subset </span>
<span id="ts_132" class="t s5_132">of a larger cache, it is recommended that the CACHEE instructions must first operate on the smaller, inner-level </span>
<span id="tt_132" class="t s5_132">cache. For example, a Hit_Writeback _Invalidate operation targeting the Secondary cache, must first operate on the </span>
<span id="tu_132" class="t s5_132">primary data cache first. If the CACHEE instruction implementation does not follow this policy then any software </span>
<span id="tv_132" class="t s5_132">which flushes the caches must mimic this behavior. That is, the software sequences must first operate on the inner </span>
<span id="tw_132" class="t s5_132">cache then operate on the outer cache. The software must place a SYNC instruction after the CACHEE instruction </span>
<span id="tx_132" class="t s5_132">whenever there are possible writebacks from the inner cache to ensure that the writeback data is resident in the outer </span>
<span id="ty_132" class="t s5_132">cache before operating on the outer cache. If neither the CACHEE instruction implementation nor the software cache </span>
<span id="tz_132" class="t s5_132">flush sequence follow this policy, then the inclusion property of the caches can be broken, which might be a condition </span>
<span id="t10_132" class="t s5_132">that the cache management hardware cannot properly deal with. </span>
<span id="t11_132" class="t s5_132">When implementing multiple level of caches without the inclusion property, you must use SYNC instruction after the </span>
<span id="t12_132" class="t s5_132">CACHEE instruction whenever writeback data has to be resident in the next level of memory hierarchy. </span>
<span id="t13_132" class="t s5_132">For multiprocessor implementations that maintain coherent caches, some of the Hit type of CACHEE instruction </span>
<span id="t14_132" class="t s5_132">operations may optionally affect all coherent caches within the implementation. If the effective address uses a coher- </span>
<span id="t15_132" class="t s5_132">ent Cache Coherency Attribute (CCA), then the operation is </span><span id="t16_132" class="t s6_132">globalized</span><span id="t17_132" class="t s5_132">, meaning it is broadcast to all of the coherent </span>
<span id="t18_132" class="t s7_132">Table 3.7 Encoding of Bits[17:16] of CACHEE Instruction </span>
<span id="t19_132" class="t s8_132">Code </span><span id="t1a_132" class="t s8_132">Name </span><span id="t1b_132" class="t s8_132">Cache </span>
<span id="t1c_132" class="t s9_132">0b00 </span><span id="t1d_132" class="t s9_132">I </span><span id="t1e_132" class="t s9_132">Primary Instruction </span>
<span id="t1f_132" class="t s9_132">0b01 </span><span id="t1g_132" class="t s9_132">D </span><span id="t1h_132" class="t s9_132">Primary Data or Unified Primary </span>
<span id="t1i_132" class="t s9_132">0b10 </span><span id="t1j_132" class="t s9_132">T </span><span id="t1k_132" class="t s9_132">Tertiary </span>
<span id="t1l_132" class="t s9_132">0b11 </span><span id="t1m_132" class="t s9_132">S </span><span id="t1n_132" class="t s9_132">Secondary </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
