<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>bram: XBram_Config Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">bram
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_bram___config.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XBram_Config Struct Reference<div class="ingroups"><a class="el" href="group__bram__v4__2.html">Bram_v4_2</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This typedef contains configuration information for the device.  
 <a href="struct_x_bram___config.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a23d7ff9f20a32ce4fbe4eab005cfc9be"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#a23d7ff9f20a32ce4fbe4eab005cfc9be">DeviceId</a></td></tr>
<tr class="memdesc:a23d7ff9f20a32ce4fbe4eab005cfc9be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique ID of device.  <a href="#a23d7ff9f20a32ce4fbe4eab005cfc9be"></a><br/></td></tr>
<tr class="separator:a23d7ff9f20a32ce4fbe4eab005cfc9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d36760e863506573b858fd6cfb3382"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#ad6d36760e863506573b858fd6cfb3382">DataWidth</a></td></tr>
<tr class="memdesc:ad6d36760e863506573b858fd6cfb3382"><td class="mdescLeft">&#160;</td><td class="mdescRight">BRAM data width.  <a href="#ad6d36760e863506573b858fd6cfb3382"></a><br/></td></tr>
<tr class="separator:ad6d36760e863506573b858fd6cfb3382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f61a0ada77e92ed76040a4556fc6d4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#a75f61a0ada77e92ed76040a4556fc6d4">EccPresent</a></td></tr>
<tr class="memdesc:a75f61a0ada77e92ed76040a4556fc6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is ECC supported in H/W.  <a href="#a75f61a0ada77e92ed76040a4556fc6d4"></a><br/></td></tr>
<tr class="separator:a75f61a0ada77e92ed76040a4556fc6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c670c0f23257fa4521b4fc219773bc"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#a58c670c0f23257fa4521b4fc219773bc">FaultInjectionPresent</a></td></tr>
<tr class="memdesc:a58c670c0f23257fa4521b4fc219773bc"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">    Is Fault Injection
</pre><p> supported in H/W  <a href="#a58c670c0f23257fa4521b4fc219773bc"></a><br/></td></tr>
<tr class="separator:a58c670c0f23257fa4521b4fc219773bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ac643548b48f788d6c2f573cb5547a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#a68ac643548b48f788d6c2f573cb5547a">CorrectableFailingRegisters</a></td></tr>
<tr class="memdesc:a68ac643548b48f788d6c2f573cb5547a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">   Is Correctable Failing Registers
</pre><p> supported in H/W  <a href="#a68ac643548b48f788d6c2f573cb5547a"></a><br/></td></tr>
<tr class="separator:a68ac643548b48f788d6c2f573cb5547a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a523f6c9b0013be3fc8cc5ab879e39035"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#a523f6c9b0013be3fc8cc5ab879e39035">CorrectableFailingDataRegs</a></td></tr>
<tr class="memdesc:a523f6c9b0013be3fc8cc5ab879e39035"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">    Is Correctable Failing Data
</pre><p> Registers supported in H/W  <a href="#a523f6c9b0013be3fc8cc5ab879e39035"></a><br/></td></tr>
<tr class="separator:a523f6c9b0013be3fc8cc5ab879e39035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa48d2b7251ca2b7020514d29e56f97c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#aaa48d2b7251ca2b7020514d29e56f97c">UncorrectableFailingRegisters</a></td></tr>
<tr class="memdesc:aaa48d2b7251ca2b7020514d29e56f97c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment"> Is Un-correctable Failing
</pre><p> Registers supported in H/W  <a href="#aaa48d2b7251ca2b7020514d29e56f97c"></a><br/></td></tr>
<tr class="separator:aaa48d2b7251ca2b7020514d29e56f97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33d6e8224ae0b1a661e4c2dad194377c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#a33d6e8224ae0b1a661e4c2dad194377c">UncorrectableFailingDataRegs</a></td></tr>
<tr class="memdesc:a33d6e8224ae0b1a661e4c2dad194377c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">  Is Un-correctable Failing Data
</pre><p> Registers supported in H/W  <a href="#a33d6e8224ae0b1a661e4c2dad194377c"></a><br/></td></tr>
<tr class="separator:a33d6e8224ae0b1a661e4c2dad194377c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac12c18f690cc9dbc18392ee8c01c29d7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#ac12c18f690cc9dbc18392ee8c01c29d7">EccStatusInterruptPresent</a></td></tr>
<tr class="memdesc:ac12c18f690cc9dbc18392ee8c01c29d7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">    Are ECC status and interrupts
</pre><p> supported in H/W  <a href="#ac12c18f690cc9dbc18392ee8c01c29d7"></a><br/></td></tr>
<tr class="separator:ac12c18f690cc9dbc18392ee8c01c29d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58fc68e35caa4b6e99d6203feadf3867"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#a58fc68e35caa4b6e99d6203feadf3867">CorrectableCounterBits</a></td></tr>
<tr class="memdesc:a58fc68e35caa4b6e99d6203feadf3867"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">    Number of bits in the
</pre><p> Correctable Error Counter  <a href="#a58fc68e35caa4b6e99d6203feadf3867"></a><br/></td></tr>
<tr class="separator:a58fc68e35caa4b6e99d6203feadf3867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31c4a853da7fc695b0a0f66e1b2b8ad"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#ac31c4a853da7fc695b0a0f66e1b2b8ad">EccOnOffRegister</a></td></tr>
<tr class="memdesc:ac31c4a853da7fc695b0a0f66e1b2b8ad"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">            Is ECC on/off register supported
</pre><p> in h/w  <a href="#ac31c4a853da7fc695b0a0f66e1b2b8ad"></a><br/></td></tr>
<tr class="separator:ac31c4a853da7fc695b0a0f66e1b2b8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d63ef55fdf48af57677d9fd6ee8448"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#ad4d63ef55fdf48af57677d9fd6ee8448">EccOnOffResetValue</a></td></tr>
<tr class="memdesc:ad4d63ef55fdf48af57677d9fd6ee8448"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">            Reset value of the ECC on/off
</pre><p> register in h/w  <a href="#ad4d63ef55fdf48af57677d9fd6ee8448"></a><br/></td></tr>
<tr class="separator:ad4d63ef55fdf48af57677d9fd6ee8448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae19b307a3c7a9ed5649503385272072f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#ae19b307a3c7a9ed5649503385272072f">WriteAccess</a></td></tr>
<tr class="memdesc:ae19b307a3c7a9ed5649503385272072f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">            Is write access enabled in
</pre><p> h/w  <a href="#ae19b307a3c7a9ed5649503385272072f"></a><br/></td></tr>
<tr class="separator:ae19b307a3c7a9ed5649503385272072f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b1c37ca7ecdeb186a05e75d8844a03"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#a70b1c37ca7ecdeb186a05e75d8844a03">MemBaseAddress</a></td></tr>
<tr class="memdesc:a70b1c37ca7ecdeb186a05e75d8844a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device memory base address.  <a href="#a70b1c37ca7ecdeb186a05e75d8844a03"></a><br/></td></tr>
<tr class="separator:a70b1c37ca7ecdeb186a05e75d8844a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd853cc9fe73dd4fc7c9af2da45b5a81"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#acd853cc9fe73dd4fc7c9af2da45b5a81">MemHighAddress</a></td></tr>
<tr class="memdesc:acd853cc9fe73dd4fc7c9af2da45b5a81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device memory high address.  <a href="#acd853cc9fe73dd4fc7c9af2da45b5a81"></a><br/></td></tr>
<tr class="separator:acd853cc9fe73dd4fc7c9af2da45b5a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae96ce11672cf82713b994dc80a1a05aa"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#ae96ce11672cf82713b994dc80a1a05aa">CtrlBaseAddress</a></td></tr>
<tr class="memdesc:ae96ce11672cf82713b994dc80a1a05aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device register base address.  <a href="#ae96ce11672cf82713b994dc80a1a05aa"></a><br/></td></tr>
<tr class="separator:ae96ce11672cf82713b994dc80a1a05aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390580d5224db7ed714f508b5dfdc672"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_bram___config.html#a390580d5224db7ed714f508b5dfdc672">CtrlHighAddress</a></td></tr>
<tr class="memdesc:a390580d5224db7ed714f508b5dfdc672"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device register base address.  <a href="#a390580d5224db7ed714f508b5dfdc672"></a><br/></td></tr>
<tr class="separator:a390580d5224db7ed714f508b5dfdc672"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This typedef contains configuration information for the device. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a58fc68e35caa4b6e99d6203feadf3867"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XBram_Config::CorrectableCounterBits</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">    Number of bits in the
</pre><p> Correctable Error Counter </p>

<p>Referenced by <a class="el" href="group__bram__v4__2.html#gab305438b0844ddb20139878c21ef0e6b">XBram_CfgInitialize()</a>, and <a class="el" href="group__bram__v4__2.html#gaedbdefb6cda5c212f03271143ccf7a98">XBram_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="a523f6c9b0013be3fc8cc5ab879e39035"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XBram_Config::CorrectableFailingDataRegs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">    Is Correctable Failing Data
</pre><p> Registers supported in H/W </p>

<p>Referenced by <a class="el" href="group__bram__v4__2.html#gab305438b0844ddb20139878c21ef0e6b">XBram_CfgInitialize()</a>, and <a class="el" href="group__bram__v4__2.html#gaedbdefb6cda5c212f03271143ccf7a98">XBram_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="a68ac643548b48f788d6c2f573cb5547a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XBram_Config::CorrectableFailingRegisters</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">   Is Correctable Failing Registers
</pre><p> supported in H/W </p>

<p>Referenced by <a class="el" href="group__bram__v4__2.html#gab305438b0844ddb20139878c21ef0e6b">XBram_CfgInitialize()</a>, and <a class="el" href="group__bram__v4__2.html#gaedbdefb6cda5c212f03271143ccf7a98">XBram_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="ae96ce11672cf82713b994dc80a1a05aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XBram_Config::CtrlBaseAddress</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device register base address. </p>

<p>Referenced by <a class="el" href="xbram__example_8c.html#a324ee6c433c84befd0c6b7b6f5483246">BramExample()</a>, <a class="el" href="xbram__intr__example_8c.html#a02808f594e2c936129bed18559bc0e97">BramIntrExample()</a>, <a class="el" href="group__bram__v4__2.html#gab305438b0844ddb20139878c21ef0e6b">XBram_CfgInitialize()</a>, <a class="el" href="group__bram__v4__2.html#gaa4ac1ca5c9c05eabbdea77f35ba9ac5a">XBram_InterruptClear()</a>, <a class="el" href="group__bram__v4__2.html#ga9ce680e885511fdd26b6818b71b145c4">XBram_InterruptDisable()</a>, <a class="el" href="group__bram__v4__2.html#ga4210a263bd85db259a74c20cd0b0176c">XBram_InterruptEnable()</a>, <a class="el" href="group__bram__v4__2.html#gafec7418ceae662672c03a938290da9dd">XBram_InterruptGetEnabled()</a>, <a class="el" href="group__bram__v4__2.html#ga3880bb684ad362c6bd289f3e76a98b59">XBram_InterruptGetStatus()</a>, and <a class="el" href="group__bram__v4__2.html#gaedbdefb6cda5c212f03271143ccf7a98">XBram_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="a390580d5224db7ed714f508b5dfdc672"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XBram_Config::CtrlHighAddress</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device register base address. </p>

</div>
</div>
<a class="anchor" id="ad6d36760e863506573b858fd6cfb3382"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XBram_Config::DataWidth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BRAM data width. </p>

<p>Referenced by <a class="el" href="group__bram__v4__2.html#gab305438b0844ddb20139878c21ef0e6b">XBram_CfgInitialize()</a>, and <a class="el" href="group__bram__v4__2.html#gaedbdefb6cda5c212f03271143ccf7a98">XBram_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="a23d7ff9f20a32ce4fbe4eab005cfc9be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XBram_Config::DeviceId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unique ID of device. </p>

</div>
</div>
<a class="anchor" id="ac31c4a853da7fc695b0a0f66e1b2b8ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XBram_Config::EccOnOffRegister</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">            Is ECC on/off register supported
</pre><p> in h/w </p>

</div>
</div>
<a class="anchor" id="ad4d63ef55fdf48af57677d9fd6ee8448"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XBram_Config::EccOnOffResetValue</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">            Reset value of the ECC on/off
</pre><p> register in h/w </p>

</div>
</div>
<a class="anchor" id="a75f61a0ada77e92ed76040a4556fc6d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XBram_Config::EccPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is ECC supported in H/W. </p>

<p>Referenced by <a class="el" href="group__bram__v4__2.html#gab305438b0844ddb20139878c21ef0e6b">XBram_CfgInitialize()</a>, and <a class="el" href="group__bram__v4__2.html#gaedbdefb6cda5c212f03271143ccf7a98">XBram_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="ac12c18f690cc9dbc18392ee8c01c29d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XBram_Config::EccStatusInterruptPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">    Are ECC status and interrupts
</pre><p> supported in H/W </p>

<p>Referenced by <a class="el" href="xbram__intr__example_8c.html#a02808f594e2c936129bed18559bc0e97">BramIntrExample()</a>, <a class="el" href="group__bram__v4__2.html#gab305438b0844ddb20139878c21ef0e6b">XBram_CfgInitialize()</a>, and <a class="el" href="group__bram__v4__2.html#gaedbdefb6cda5c212f03271143ccf7a98">XBram_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="a58c670c0f23257fa4521b4fc219773bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XBram_Config::FaultInjectionPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">    Is Fault Injection
</pre><p> supported in H/W </p>

<p>Referenced by <a class="el" href="xbram__intr__example_8c.html#a02808f594e2c936129bed18559bc0e97">BramIntrExample()</a>, <a class="el" href="group__bram__v4__2.html#gab305438b0844ddb20139878c21ef0e6b">XBram_CfgInitialize()</a>, and <a class="el" href="group__bram__v4__2.html#gaedbdefb6cda5c212f03271143ccf7a98">XBram_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="a70b1c37ca7ecdeb186a05e75d8844a03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XBram_Config::MemBaseAddress</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device memory base address. </p>

<p>Referenced by <a class="el" href="group__bram__v4__2.html#gab305438b0844ddb20139878c21ef0e6b">XBram_CfgInitialize()</a>, and <a class="el" href="group__bram__v4__2.html#gaedbdefb6cda5c212f03271143ccf7a98">XBram_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="acd853cc9fe73dd4fc7c9af2da45b5a81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XBram_Config::MemHighAddress</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device memory high address. </p>

<p>Referenced by <a class="el" href="group__bram__v4__2.html#gab305438b0844ddb20139878c21ef0e6b">XBram_CfgInitialize()</a>, and <a class="el" href="group__bram__v4__2.html#gaedbdefb6cda5c212f03271143ccf7a98">XBram_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="a33d6e8224ae0b1a661e4c2dad194377c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XBram_Config::UncorrectableFailingDataRegs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">  Is Un-correctable Failing Data
</pre><p> Registers supported in H/W </p>

<p>Referenced by <a class="el" href="xbram__intr__example_8c.html#a02808f594e2c936129bed18559bc0e97">BramIntrExample()</a>, <a class="el" href="group__bram__v4__2.html#gab305438b0844ddb20139878c21ef0e6b">XBram_CfgInitialize()</a>, and <a class="el" href="group__bram__v4__2.html#gaedbdefb6cda5c212f03271143ccf7a98">XBram_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="aaa48d2b7251ca2b7020514d29e56f97c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XBram_Config::UncorrectableFailingRegisters</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment"> Is Un-correctable Failing
</pre><p> Registers supported in H/W </p>

<p>Referenced by <a class="el" href="group__bram__v4__2.html#gab305438b0844ddb20139878c21ef0e6b">XBram_CfgInitialize()</a>, and <a class="el" href="group__bram__v4__2.html#gaedbdefb6cda5c212f03271143ccf7a98">XBram_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="ae19b307a3c7a9ed5649503385272072f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XBram_Config::WriteAccess</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">            Is write access enabled in
</pre><p> h/w </p>

<p>Referenced by <a class="el" href="group__bram__v4__2.html#gab305438b0844ddb20139878c21ef0e6b">XBram_CfgInitialize()</a>, and <a class="el" href="group__bram__v4__2.html#gaedbdefb6cda5c212f03271143ccf7a98">XBram_SelfTest()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
