Info (10281): Verilog HDL Declaration information at ADC_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/Plat_Des/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at ADC_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/Plat_Des/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at ADC_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/Plat_Des/synthesis/submodules/ADC_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at ADC_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/Plat_Des/synthesis/submodules/ADC_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at altera_trace_adc_monitor_core.sv(148): always construct contains both blocking and non-blocking assignments File: C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/Plat_Des/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 148
Warning (10273): Verilog HDL warning at altera_trace_adc_monitor_core.sv(637): extended using "x" or "z" File: C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/Plat_Des/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 637
Warning (10268): Verilog HDL information at altera_trace_adc_monitor_core.sv(523): always construct contains both blocking and non-blocking assignments File: C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/Plat_Des/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 523
Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/Plat_Des/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 716
