$date
	Sun Apr 21 21:24:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_dmaController $end
$scope module DUT $end
$var wire 1 ! begin_transaction $end
$var wire 1 " bus_aquire $end
$var wire 1 # bus_error $end
$var wire 8 $ ciN [7:0] $end
$var wire 1 % clock $end
$var wire 1 & in_valid $end
$var wire 1 ' reset $end
$var wire 1 ( slave_busy $end
$var wire 1 ) start $end
$var wire 32 * valueA [31:0] $end
$var wire 32 + valueB [31:0] $end
$var wire 32 , w_result [31:0] $end
$var wire 1 - w_done $end
$var wire 32 . result [31:0] $end
$var wire 32 / newA [31:0] $end
$var wire 1 0 gtg $end
$var wire 1 1 end_transaction $end
$var wire 1 2 data_valid $end
$var wire 1 3 bus_request $end
$var wire 1 4 burst_reset $end
$var wire 8 5 burst_counter [7:0] $end
$var reg 1 6 aquired $end
$var reg 10 7 block_size [9:0] $end
$var reg 8 8 burst_size [7:0] $end
$var reg 2 9 control_reg [1:0] $end
$var reg 32 : delayed_valueB [31:0] $end
$var reg 1 ; r_done $end
$var reg 32 < r_result [31:0] $end
$var reg 9 = start_address_bus [8:0] $end
$var reg 9 > start_address_mem [8:0] $end
$var reg 1 ? started $end
$var reg 2 @ status_reg [1:0] $end
$var reg 1 A writing $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xA
bx @
x?
b0 >
b0 =
bx <
x;
bx :
b0 9
b0 8
b0 7
x6
bx 5
14
03
x2
01
x0
bx /
bx .
x-
bx ,
bx +
bx *
0)
z(
1'
z&
0%
bx $
0#
z"
z!
$end
#5
00
02
b0 .
0-
b0 ,
b0 5
b0 :
0A
0;
b0 <
06
b0 @
0?
1%
#10
b1 :
04
b100000000 /
0%
b1100 $
b1 +
b100000000 *
1)
0'
#15
1?
12
1-
1%
#20
02
b1010000010000 /
0%
b1010000010000 *
0)
#25
1%
#30
0%
#35
1%
#40
0%
#45
1%
#50
0%
#55
1%
#60
0%
#65
1%
#70
0%
#75
1%
#80
0%
#85
1%
#90
0%
#95
1%
#100
0%
#105
1%
#110
0%
#115
1%
#120
0%
#125
1%
#130
0%
