
            Lattice Mapping Report File for Design Module 'dianya'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     dianya_impl1.ngd -o dianya_impl1_map.ncd -pr dianya_impl1.prf -mp
     dianya_impl1.mrp -lpf
     C:/Users/hankeyi35/Desktop/lab_8/lab8/impl1/dianya_impl1.lpf -lpf
     C:/Users/hankeyi35/Desktop/lab_8/lab8/dianya.lpf -c 0 -gui -msgset
     C:/Users/hankeyi35/Desktop/lab_8/lab8/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  12/03/22  21:09:40

Design Summary
--------------

   Number of registers:    276 out of  4635 (6%)
      PFU registers:          276 out of  4320 (6%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       897 out of  2160 (42%)
      SLICEs as Logic/ROM:    897 out of  2160 (42%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         70 out of  2160 (3%)
   Number of LUT4s:        1790 out of  4320 (41%)
      Number used as logic LUTs:        1650
      Number used as distributed RAM:     0
      Number used as ripple logic:      140
      Number used as shift registers:     0
   Number of PIO sites used: 21 + 4(JTAG) out of 105 (24%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net clk_in_c: 133 loads, 133 rising, 0 falling (Driver: PIO clk_in )
     Net ctrlword_595_3_13: 8 loads, 0 rising, 8 falling (Driver:

                                    Page 1




Design:  dianya                                        Date:  12/03/22  21:09:40

Design Summary (cont)
---------------------
     mode_control/mode_20 )
     Net ADC_work/clk_divided: 39 loads, 39 rising, 0 falling (Driver:
     ADC_work/temp_divided_153 )
   Number of Clock Enables:  51
     Net clk_divided_enable_20: 3 loads, 3 LSLICEs
     Net clk_in_c_enable_88: 1 loads, 1 LSLICEs
     Net clk_divided_enable_13: 1 loads, 1 LSLICEs
     Net clk_divided_enable_33: 4 loads, 4 LSLICEs
     Net clk_divided_enable_14: 1 loads, 1 LSLICEs
     Net clk_divided_enable_15: 1 loads, 1 LSLICEs
     Net clk_divided_enable_23: 3 loads, 3 LSLICEs
     Net clk_in_c_enable_49: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_155: 9 loads, 9 LSLICEs
     Net LCDdisplay/clk_in_c_enable_111: 9 loads, 9 LSLICEs
     Net LCDdisplay/clk_in_c_enable_112: 3 loads, 3 LSLICEs
     Net LCDdisplay/clk_in_c_enable_26: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_144: 6 loads, 6 LSLICEs
     Net LCDdisplay/clk_in_c_enable_134: 6 loads, 6 LSLICEs
     Net LCDdisplay/clk_in_c_enable_29: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_32: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_33: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_156: 6 loads, 6 LSLICEs
     Net LCDdisplay/clk_in_c_enable_117: 9 loads, 9 LSLICEs
     Net LCDdisplay/clk_in_c_enable_146: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_47: 2 loads, 2 LSLICEs
     Net LCDdisplay/clk_in_c_enable_45: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_131: 7 loads, 7 LSLICEs
     Net LCDdisplay/clk_in_c_enable_77: 13 loads, 13 LSLICEs
     Net LCDdisplay/clk_in_c_enable_124: 3 loads, 3 LSLICEs
     Net LCDdisplay/clk_in_c_enable_89: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_87: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_139: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_140: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_147: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_115: 1 loads, 1 LSLICEs
     Net btn_debounce/btnsamp_store_2__N_261: 2 loads, 2 LSLICEs
     Net datato595/clk_in_c_enable_128: 9 loads, 9 LSLICEs
     Net datato595/din_N_770: 1 loads, 1 LSLICEs
     Net datato595/clk_in_c_enable_53: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_7: 2 loads, 2 LSLICEs
     Net ADC_work/clk_divided_enable_35: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_40: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_36: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_39: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_34: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_2: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_38: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_11: 2 loads, 2 LSLICEs
     Net ADC_work/clk_divided_enable_37: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_16: 1 loads, 1 LSLICEs
     Net ADC_work/sda_out_N_182: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_18: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_21: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_26: 2 loads, 2 LSLICEs
     Net ADC_work/clk_divided_enable_22: 1 loads, 1 LSLICEs
   Number of LSRs:  20

                                    Page 2




Design:  dianya                                        Date:  12/03/22  21:09:40

Design Summary (cont)
---------------------
     Net rst_n_in_c: 7 loads, 7 LSLICEs
     Net ctrlword_595_3_13: 1 loads, 1 LSLICEs
     Net n19656: 4 loads, 4 LSLICEs
     Net n1440: 8 loads, 8 LSLICEs
     Net LCDdisplay/n18038: 9 loads, 9 LSLICEs
     Net LCDdisplay/n18024: 9 loads, 9 LSLICEs
     Net LCDdisplay/n18019: 3 loads, 3 LSLICEs
     Net LCDdisplay/n17967: 6 loads, 6 LSLICEs
     Net LCDdisplay/n18007: 9 loads, 9 LSLICEs
     Net n38103: 1 loads, 1 LSLICEs
     Net LCDdisplay/n18071: 3 loads, 3 LSLICEs
     Net LCDdisplay/n35529: 1 loads, 1 LSLICEs
     Net LCDdisplay/n18063: 5 loads, 5 LSLICEs
     Net LCDdisplay/n18057: 4 loads, 4 LSLICEs
     Net btn_debounce/n17985: 9 loads, 9 LSLICEs
     Net datato595/n7834: 2 loads, 2 LSLICEs
     Net datato595/n38494: 2 loads, 2 LSLICEs
     Net datato595/n17945: 8 loads, 8 LSLICEs
     Net ADC_work/n17932: 2 loads, 2 LSLICEs
     Net BCD_transform/n38090: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net LCDdisplay/y_cnt_3: 119 loads
     Net LCDdisplay/y_cnt_2: 89 loads
     Net x_cnt_0: 89 loads
     Net rst_n_in_c: 80 loads
     Net LCDdisplay/y_cnt_1: 74 loads
     Net realv_5_0: 74 loads
     Net voltage_code_1: 62 loads
     Net LCDdisplay/y_cnt_0: 60 loads
     Net n38114: 57 loads
     Net n38240: 55 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Register BCD_transform/mode_N_613_I_0_i2 has a clock signal tied
     to GND.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| adcdisplay[6]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| adcdisplay[7]       | OUTPUT    | LVCMOS33  |            |

                                    Page 3




Design:  dianya                                        Date:  12/03/22  21:09:40

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| sda_out             | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| adcdisplay[5]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| adcdisplay[4]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| adcdisplay[3]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| adcdisplay[2]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| adcdisplay[1]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| adcdisplay[0]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| scl_out             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| din                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sck                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rck                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DA_LCD              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLK_LCD             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RST_LCD             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DC_LCD              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BL_LCD              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk_in              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| rst_n_in            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| mode_btn_in         | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i35214 undriven or does not drive anything - clipped.
Signal n9756 was merged into signal ADC_work/sda_out_N_167
Signal LCDdisplay/n21547 was merged into signal x_cnt_3
Signal ctrlword_595_3_13_inv was merged into signal ctrlword_595_3_13
Signal n38482 was merged into signal rst_n_in_c
Signal GND_net undriven or does not drive anything - clipped.
Signal n39818 undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal BCD_transform/add_436_2/S0 undriven or does not drive anything - clipped.
     
Signal BCD_transform/add_436_2/CI undriven or does not drive anything - clipped.
     
Signal BCD_transform/add_436_cout/S1 undriven or does not drive anything -

                                    Page 4




Design:  dianya                                        Date:  12/03/22  21:09:40

Removed logic (cont)
--------------------
     clipped.
Signal BCD_transform/add_436_cout/CO undriven or does not drive anything -
     clipped.
Signal ADC_work/cnt_divided_4440_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal ADC_work/cnt_divided_4440_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal ADC_work/cnt_divided_4440_add_4_15/S1 undriven or does not drive anything
     - clipped.
Signal ADC_work/cnt_divided_4440_add_4_15/CO undriven or does not drive anything
     - clipped.
Signal datato595/shift_clock_cnt_4443_4444_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal datato595/shift_clock_cnt_4443_4444_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal datato595/shift_clock_cnt_4443_4444_add_4_3/S1 undriven or does not drive
     anything - clipped.
Signal datato595/shift_clock_cnt_4443_4444_add_4_3/CO undriven or does not drive
     anything - clipped.
Signal btn_debounce/btnsampler_clk_cnt_4441_4442_add_4_1/S0 undriven or does not
     drive anything - clipped.
Signal btn_debounce/btnsampler_clk_cnt_4441_4442_add_4_1/CI undriven or does not
     drive anything - clipped.
Signal btn_debounce/btnsampler_clk_cnt_4441_4442_add_4_17/CO undriven or does
     not drive anything - clipped.
Signal LCDdisplay/add_187_1/S0 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_187_1/CI undriven or does not drive anything - clipped.
Signal LCDdisplay/add_2397_9/S1 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_2397_9/CO undriven or does not drive anything - clipped.
Signal LCDdisplay/add_475_17/S1 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_475_17/CO undriven or does not drive anything - clipped.
Signal LCDdisplay/add_3739_1/S0 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_3739_1/CI undriven or does not drive anything - clipped.
Signal LCDdisplay/add_187_17/S1 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_187_17/CO undriven or does not drive anything - clipped.
Signal LCDdisplay/add_3739_17/S1 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_3739_17/CO undriven or does not drive anything - clipped.
Signal LCDdisplay/add_224_1/S0 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_224_1/CI undriven or does not drive anything - clipped.
Signal LCDdisplay/sub_3177_add_2_2/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_3177_add_2_2/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_3177_add_2_2/CI undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_3177_add_2_4/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_3177_add_2_4/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/add_224_9/S1 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_224_9/CO undriven or does not drive anything - clipped.
Signal LCDdisplay/sub_3177_add_2_6/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_3177_add_2_6/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_3177_add_2_8/S1 undriven or does not drive anything -

                                    Page 5




Design:  dianya                                        Date:  12/03/22  21:09:40

Removed logic (cont)
--------------------
     clipped.
Signal LCDdisplay/sub_3177_add_2_8/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_3177_add_2_10/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_3177_add_2_10/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/add_475_1/S0 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_475_1/CI undriven or does not drive anything - clipped.
Signal LCDdisplay/sub_3177_add_2_12/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_3177_add_2_12/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_3177_add_2_14/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_3177_add_2_14/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_3177_add_2_16/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_3177_add_2_16/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_3177_add_2_cout/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_3177_add_2_cout/CO undriven or does not drive anything -
     clipped.
Signal LCDdisplay/add_2397_1/S0 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_2397_1/CI undriven or does not drive anything - clipped.
Block ADC_work/i6663_1_lut was optimized away.
Block LCDdisplay/i18181_1_lut was optimized away.
Block mode_control/i35216 was optimized away.
Block mode_control/rst_n_in_I_0_1_lut_rep_735 was optimized away.
Block i1 was optimized away.
Block m0_lut was optimized away.

Memory Usage
------------


     

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_n_in_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

                                    Page 6




Design:  dianya                                        Date:  12/03/22  21:09:40

GSR Usage (cont)
----------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'rst_n_in_c' via the GSR component.

     Type and number of components of the type: 
   Register = 255 

     Type and instance name of component: 
   Register : adcdisplay_i8
   Register : adcdisplay_i7
   Register : adcdisplay_i6
   Register : adcdisplay_i5
   Register : adcdisplay_i4
   Register : adcdisplay_i3
   Register : adcdisplay_i2
   Register : adcdisplay_i1
   Register : mode_control/btn_state_ls_19
   Register : mode_control/mode_20
   Register : LCDdisplay/cnt_delay__i7
   Register : LCDdisplay/cnt_delay__i6
   Register : LCDdisplay/cnt_delay__i5
   Register : LCDdisplay/cnt_delay__i4
   Register : LCDdisplay/cnt_delay__i3
   Register : LCDdisplay/cnt_delay__i2
   Register : LCDdisplay/cnt_delay__i1
   Register : LCDdisplay/cnt_init__i15
   Register : LCDdisplay/cnt_init__i14
   Register : LCDdisplay/cnt_init__i13
   Register : LCDdisplay/cnt_init__i12
   Register : LCDdisplay/cnt_init__i11
   Register : LCDdisplay/cnt_init__i10
   Register : LCDdisplay/cnt_init__i9
   Register : LCDdisplay/cnt_init__i8
   Register : LCDdisplay/cnt_init__i7
   Register : LCDdisplay/cnt_init__i6
   Register : LCDdisplay/cnt_init__i5
   Register : LCDdisplay/cnt_init__i4
   Register : LCDdisplay/cnt_init__i3
   Register : LCDdisplay/cnt_init__i2
   Register : LCDdisplay/cnt_init__i1
   Register : LCDdisplay/cnt_write__i4
   Register : LCDdisplay/cnt_write__i3
   Register : LCDdisplay/cnt_scan__i0
   Register : LCDdisplay/state_back__i0
   Register : LCDdisplay/high_word_544
   Register : LCDdisplay/BL_LCD_545
   Register : LCDdisplay/cnt_write__i2
   Register : LCDdisplay/cnt_write__i1
   Register : LCDdisplay/cnt_scan__i1
   Register : LCDdisplay/cnt_main__i1
   Register : LCDdisplay/y_cnt__i0_rep_774
   Register : LCDdisplay/data_reg_i0_i8
   Register : LCDdisplay/y_cnt__i0
   Register : LCDdisplay/data_reg_i0_i7
   Register : LCDdisplay/data_reg_i0_i6
   Register : LCDdisplay/data_reg_i0_i5

                                    Page 7




Design:  dianya                                        Date:  12/03/22  21:09:40

GSR Usage (cont)
----------------
   Register : LCDdisplay/data_reg_i0_i4
   Register : LCDdisplay/data_reg_i0_i3
   Register : LCDdisplay/data_reg_i0_i2
   Register : LCDdisplay/data_reg_i0_i1
   Register : LCDdisplay/cnt_i0_i3
   Register : LCDdisplay/DA_LCD_554
   Register : LCDdisplay/cnt_i0_i4
   Register : LCDdisplay/cnt_i0_i5
   Register : LCDdisplay/cnt_i0_i6
   Register : LCDdisplay/cnt_scan__i2
   Register : LCDdisplay/state_back__i1
   Register : LCDdisplay/num_delay_i1
   Register : LCDdisplay/data_r_i0_i34
   Register : LCDdisplay/data_r_i0_i47
   Register : LCDdisplay/data_r_i0_i91
   Register : LCDdisplay/data_r_i0_i92
   Register : LCDdisplay/data_r_i0_i93
   Register : LCDdisplay/data_r_i0_i94
   Register : LCDdisplay/data_r_i0_i95
   Register : LCDdisplay/data_r_i0_i96
   Register : LCDdisplay/data_r_i0_i97
   Register : LCDdisplay/data_r_i0_i98
   Register : LCDdisplay/data_r_i0_i99
   Register : LCDdisplay/data_r_i0_i100
   Register : LCDdisplay/data_r_i0_i101
   Register : LCDdisplay/data_r_i0_i104
   Register : LCDdisplay/data_r_i0_i110
   Register : LCDdisplay/data_r_i0_i111
   Register : LCDdisplay/data_r_i0_i112
   Register : LCDdisplay/data_r_i0_i113
   Register : LCDdisplay/data_r_i0_i114
   Register : LCDdisplay/data_r_i0_i115
   Register : LCDdisplay/data_r_i0_i116
   Register : LCDdisplay/data_r_i0_i117
   Register : LCDdisplay/data_r_i0_i118
   Register : LCDdisplay/data_r_i0_i119
   Register : LCDdisplay/cnt_i0_i7
   Register : LCDdisplay/cnt_i0_i8
   Register : LCDdisplay/cnt_i0_i9
   Register : LCDdisplay/cnt_i0_i10
   Register : LCDdisplay/cnt_i0_i11
   Register : LCDdisplay/cnt_i0_i12
   Register : LCDdisplay/cnt_i0_i13
   Register : LCDdisplay/cnt_i0_i14
   Register : LCDdisplay/cnt_i0_i15
   Register : LCDdisplay/RST_LCD_548
   Register : LCDdisplay/CLK_LCD_553
   Register : LCDdisplay/DC_LCD_552
   Register : LCDdisplay/cnt_i0_i1
   Register : LCDdisplay/y_cnt__i1
   Register : LCDdisplay/y_cnt__i2
   Register : LCDdisplay/cnt_i0_i2
   Register : LCDdisplay/y_cnt__i3
   Register : LCDdisplay/y_cnt__i4
   Register : LCDdisplay/y_cnt__i5
   Register : LCDdisplay/y_cnt__i6

                                    Page 8




Design:  dianya                                        Date:  12/03/22  21:09:40

GSR Usage (cont)
----------------
   Register : LCDdisplay/y_cnt__i7
   Register : LCDdisplay/x_cnt__i0
   Register : LCDdisplay/cnt_delay__i0
   Register : LCDdisplay/cnt_init__i0
   Register : LCDdisplay/cnt_write__i0
   Register : LCDdisplay/y_cnt__i1_rep_772
   Register : LCDdisplay/data_r_i0_i89
   Register : LCDdisplay/cnt_main__i0
   Register : LCDdisplay/data_r_i0_i76
   Register : LCDdisplay/data_reg_i0_i0
   Register : LCDdisplay/data_r_i0_i75
   Register : LCDdisplay/data_r_i0_i62
   Register : LCDdisplay/data_r_i0_i61
   Register : LCDdisplay/data_r_i0_i48
   Register : LCDdisplay/x_cnt__i7
   Register : LCDdisplay/x_cnt__i6
   Register : LCDdisplay/x_cnt__i5
   Register : LCDdisplay/x_cnt__i4
   Register : LCDdisplay/cnt_i0_i0
   Register : LCDdisplay/x_cnt__i3
   Register : LCDdisplay/x_cnt__i2
   Register : LCDdisplay/x_cnt__i1
   Register : LCDdisplay/num_delay_i15
   Register : LCDdisplay/num_delay_i14
   Register : LCDdisplay/num_delay_i11
   Register : LCDdisplay/state__i0
   Register : LCDdisplay/state__i1
   Register : LCDdisplay/state__i2
   Register : LCDdisplay/num_delay_i9
   Register : LCDdisplay/num_delay_i8
   Register : LCDdisplay/num_delay_i7
   Register : LCDdisplay/num_delay_i6
   Register : LCDdisplay/num_delay_i5
   Register : LCDdisplay/num_delay_i4
   Register : LCDdisplay/num_delay_i3
   Register : LCDdisplay/cnt_delay__i15
   Register : LCDdisplay/cnt_delay__i14
   Register : LCDdisplay/cnt_delay__i13
   Register : LCDdisplay/cnt_delay__i12
   Register : LCDdisplay/cnt_delay__i11
   Register : LCDdisplay/cnt_delay__i10
   Register : LCDdisplay/cnt_delay__i9
   Register : LCDdisplay/cnt_delay__i8
   Register : LCDdisplay/y_cnt__i2_rep_770
   Register : btn_debounce/btnsampler_clk_30
   Register : btn_debounce/btnsampler_clk_ls_31
   Register : btn_debounce/btn_state_33
   Register : btn_debounce/btnsamp_store_i0_i0
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i2
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i3
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i4
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i5
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i6
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i7
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i8
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i9

                                    Page 9




Design:  dianya                                        Date:  12/03/22  21:09:40

GSR Usage (cont)
----------------
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i10
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i11
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i12
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i13
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i14
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i15
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i16
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i17
   Register : btn_debounce/btnsamp_store_i0_i1
   Register : btn_debounce/btnsampler_clk_cnt_4441_4442__i1
   Register : btn_debounce/btnsamp_store_i0_i2
   Register : datato595/shift_clock_ls_60
   Register : datato595/codeword_partnum__i0
   Register : datato595/codeword_partnum__i1
   Register : datato595/codeword_partnum__i2
   Register : ADC_work/sda_out_r_155
   Register : ADC_work/cnt_start__i0
   Register : ADC_work/data_write__i0
   Register : ADC_work/cnt__i0
   Register : ADC_work/state_FSM_i1
   Register : ADC_work/cnt_stop__i3
   Register : ADC_work/cnt_stop__i2
   Register : ADC_work/cnt_divided_4440__i0
   Register : ADC_work/cnt_start__i3
   Register : ADC_work/cnt_start__i2
   Register : ADC_work/cnt_start__i1
   Register : ADC_work/cnt_read__i4
   Register : ADC_work/cnt_read__i3
   Register : ADC_work/cnt_read__i2
   Register : ADC_work/cnt_read__i1
   Register : ADC_work/cnt_main__i3
   Register : ADC_work/temp_divided_153
   Register : ADC_work/ADC_level__i1
   Register : ADC_work/cnt_write__i0
   Register : ADC_work/cnt_stop__i0
   Register : ADC_work/cnt_read__i0
   Register : ADC_work/cnt_main__i0
   Register : ADC_work/i148_166
   Register : ADC_work/data_write__i4
   Register : ADC_work/cnt__i1
   Register : ADC_work/cnt__i2
   Register : ADC_work/cnt__i3
   Register : ADC_work/state_FSM_i2
   Register : ADC_work/state_FSM_i3
   Register : ADC_work/state_FSM_i4
   Register : ADC_work/state_FSM_i5
   Register : ADC_work/state_FSM_i6
   Register : ADC_work/cnt_divided_4440__i1
   Register : ADC_work/cnt_divided_4440__i2
   Register : ADC_work/cnt_divided_4440__i3
   Register : ADC_work/cnt_divided_4440__i4
   Register : ADC_work/cnt_divided_4440__i5
   Register : ADC_work/cnt_divided_4440__i6
   Register : ADC_work/cnt_divided_4440__i7
   Register : ADC_work/cnt_divided_4440__i8
   Register : ADC_work/cnt_divided_4440__i9

                                   Page 10




Design:  dianya                                        Date:  12/03/22  21:09:40

GSR Usage (cont)
----------------
   Register : ADC_work/cnt_divided_4440__i10
   Register : ADC_work/cnt_divided_4440__i11
   Register : ADC_work/cnt_divided_4440__i12
   Register : ADC_work/cnt_divided_4440__i13
   Register : ADC_work/cnt_main__i1
   Register : ADC_work/cnt_main__i2
   Register : ADC_work/ADC_level_r__i0
   Register : ADC_work/scl_out_r_154
   Register : ADC_work/cnt_stop__i1
   Register : ADC_work/cnt_write__i1
   Register : ADC_work/cnt_write__i2
   Register : ADC_work/cnt_write__i3
   Register : ADC_work/ADC_level__i2
   Register : ADC_work/ADC_level__i3
   Register : ADC_work/ADC_level__i4
   Register : ADC_work/ADC_level__i5
   Register : ADC_work/ADC_level__i6
   Register : ADC_work/ADC_level__i7
   Register : ADC_work/ADC_level__i8
   Register : ADC_work/ADC_level_r__i7
   Register : ADC_work/ADC_level_r__i6
   Register : ADC_work/ADC_level_r__i5
   Register : ADC_work/ADC_level_r__i4
   Register : ADC_work/ADC_level_r__i3
   Register : ADC_work/ADC_level_r__i2
   Register : ADC_work/ADC_level_r__i1
   Register : BCD_transform/mode_N_613_I_0_i2
   Register : BCD_transform/ctrlword_595_2_15__N_614_7__I_0_i2
   Register : BCD_transform/ctrlword_595_2_15__N_614_7__I_0_i3
   Register : BCD_transform/ctrlword_595_2_15__N_614_7__I_0_i4
   Register : BCD_transform/ctrlword_595_2_15__N_614_7__I_0_i5
   Register : BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i2
   Register : BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i3
   Register : BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i4
   Register : BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i5
   Register : BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i6
   Register : BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i7
   Register : BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i8
   Register : BCD_transform/ctrlword_595_2_15__N_614_7__I_0_i6

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'rst_n_in_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 17 

     Type and instance name of component: 
   Register : datato595/shift_clock_cnt_4443_4444__i2
   Register : datato595/shift_clock_cnt_4443_4444__i1
   Register : datato595/shift_cnt_FSM__i1
   Register : datato595/shift_cnt_FSM__i2

                                   Page 11




Design:  dianya                                        Date:  12/03/22  21:09:40

GSR Usage (cont)
----------------
   Register : datato595/shift_cnt_FSM__i3
   Register : datato595/shift_cnt_FSM__i4
   Register : datato595/shift_cnt_FSM__i5
   Register : datato595/shift_cnt_FSM__i9
   Register : datato595/shift_cnt_FSM__i8
   Register : datato595/shift_cnt_FSM__i7
   Register : datato595/shift_cnt_FSM__i6
   Register : datato595/shift_cnt_FSM__i10
   Register : datato595/shift_cnt_FSM__i11
   Register : datato595/shift_cnt_FSM__i12
   Register : datato595/shift_cnt_FSM__i13
   Register : datato595/shift_cnt_FSM__i14
   Register : datato595/shift_cnt_FSM__i15

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 61 MB
        




































                                   Page 12


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
