<module name="MCU_NAVSS0_UDMASS_ECCAGGR0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MCU_NAVSS_REV" acronym="MCU_NAVSS_REV" offset="0x0" width="32" description="Revision parameters">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x6A0" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1C" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor version" range="" rwaccess="R"/>
  </register>
  <register id="MCU_NAVSS_VECTOR" acronym="MCU_NAVSS_VECTOR" offset="0x8" width="32" description="ECC Vector Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="" rwaccess="RW1C"/>
    <bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="" rwaccess="RW"/>
  </register>
  <register id="MCU_NAVSS_STAT" acronym="MCU_NAVSS_STAT" offset="0xC" width="32" description="Misc Status">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x78" description="Indicates the number of RAMS serviced by the ECC aggregator" range="" rwaccess="R"/>
  </register>
  <register id="MCU_NAVSS_SEC_EOI_REG" acronym="MCU_NAVSS_SEC_EOI_REG" offset="0x3C" width="32" description="EOI Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_SEC_STATUS_REG0" acronym="MCU_NAVSS_SEC_STATUS_REG0" offset="0x40" width="32" description="Interrupt Status Register 0">
    <bitfield id="UDMAP0_RPCF1_RAMECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF0_RAMECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RFFW_RAMECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for udmap0_rffw_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCF4_RAMECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcf4_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCF1_RAMECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcf1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCF0_RAMECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcf0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TSTATE_RAMECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for udmap0_tstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCU_CNTR_RAMECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCU_SB1_RAMECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcu_sb1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCU_SB0_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcu_sb0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRCU_CNTR_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRSB2_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrsb2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRSB1_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrsb1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRSB0_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrsb0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRCU_CNTR_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRSB2_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrsb2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRSB1_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrsb1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRSB0_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrsb0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPBUF_PF_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for udmap0_rpbuf_pf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPBUF_DF_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for udmap0_rpbuf_df_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPBUF_CF_RAMECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for udmap0_rpbuf_cf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPRQ_RAMECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for udmap0_rprq_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCFG_RAMECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcfg_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPSTATE_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for udmap0_rpstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCU_CNTR_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCU_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcu_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPBUF_PF_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for udmap0_tpbuf_pf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPBUF_DF_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for udmap0_tpbuf_df_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPBUF_CF_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for udmap0_tpbuf_cf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCFG_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcfg_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPSTATE_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for udmap0_tpstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ECCAGG_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_SEC_STATUS_REG1" acronym="MCU_NAVSS_SEC_STATUS_REG1" offset="0x44" width="32" description="Interrupt Status Register 1">
    <bitfield id="UDMASS_INTA0_SR_ECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_sr_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_IM_ECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_im_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMASS_INTA0_EDC_CTRL_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_udmass_inta0_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RINGACC0_ECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for ringacc0_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_RINGACC0_EDC_CTRL_BUSECC_1_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_ringacc0_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_RINGACC0_EDC_CTRL_BUSECC_0_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_ringacc0_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_2_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_udmap0_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_1_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_udmap0_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_0_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_udmap0_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RRNGOCC_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for udmap0_rrngocc_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TRNGOCC_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for udmap0_trngocc_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_PSILTID_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for udmap0_psiltid_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_PSILR_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for udmap0_psilr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_SDEC3_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for udmap0_sdec3_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_SDEC0_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for udmap0_sdec0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RDEC2_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for udmap0_rdec2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RDEC1_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for udmap0_rdec1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RDEC0_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for udmap0_rdec0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_REVTCNTR_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for udmap0_revtcntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TEVTCNTR_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for udmap0_tevtcntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC3_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC2_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC1_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC0_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_EH_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for udmap0_eh_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_PROXY_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for udmap0_proxy_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RSTATE_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for udmap0_rstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RFLOW1_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for udmap0_rflow1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RFLOW0_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for udmap0_rflow0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF4_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf4_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF3_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf3_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF2_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf2_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_SEC_STATUS_REG2" acronym="MCU_NAVSS_SEC_STATUS_REG2" offset="0x48" width="32" description="Interrupt Status Register 2">
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_BRIDGE_DST_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_d_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_BRIDGE_SRC_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_d_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_DATA_BRIDGE_DST_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_d_data_p2p_bridge_safeg_rt_cpsw0_psil_d_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_DATA_BRIDGE_SRC_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_d_data_p2p_bridge_safeg_rt_cpsw0_psil_d_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_BRIDGE_DST_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_s_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_BRIDGE_SRC_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_s_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_DATA_BRIDGE_DST_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_s_data_p2p_bridge_safeg_rt_cpsw0_psil_s_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_DATA_BRIDGE_SRC_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_s_data_p2p_bridge_safeg_rt_cpsw0_psil_s_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CFG_NAVSS_MCU_UDMASS_PSILSS0_CFG_EDC_CTRL_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cfg_navss_mcu_udmass_psilss0_cfg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_psilcfg0_cfgstrm_navss_mcu_udmass_psilss0_l2p_psilcfg0_cfgstrm_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_udmap0_cfgstrm_navss_mcu_udmass_psilss0_l2p_udmap0_cfgstrm_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_udmass_inta0_mevt_in_navss_mcu_udmass_psilss0_l2p_udmass_inta0_mevt_in_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_udmass_inta0_cevt_navss_mcu_udmass_psilss0_l2p_udmass_inta0_cevt_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_udmass_inta0_evt_navss_mcu_udmass_psilss0_l2p_udmass_inta0_evt_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_DMSC_EVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_dmsc_evt_navss_mcu_udmass_psilss0_l2p_dmsc_evt_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_STRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_udmap0_strm_navss_mcu_udmass_psilss0_l2p_udmap0_strm_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_pdma_mcu1_psil_navss_mcu_udmass_psilss0_l2p_pdma_mcu1_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_pdma_mcu0_psil_navss_mcu_udmass_psilss0_l2p_pdma_mcu0_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_CPSW0_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_cpsw0_psil_navss_mcu_udmass_psilss0_l2p_cpsw0_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_NAVSS_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_navss_psil_navss_mcu_udmass_psilss0_l2p_navss_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_bridge_navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_udmap0_cfgstrm_bridge_navss_mcu_udmass_psilss0_udmap0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_safeg_navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_udmap0_cfgstrm_safeg_navss_mcu_udmass_psilss0_udmap0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_udmap0_strm_safeg_navss_mcu_udmass_psilss0_udmap0_strm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_pdma_mcu1_psil_safeg_navss_mcu_udmass_psilss0_pdma_mcu1_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_pdma_mcu0_psil_safeg_navss_mcu_udmass_psilss0_pdma_mcu0_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cpsw0_psil_safeg_navss_mcu_udmass_psilss0_cpsw0_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_NAVSS_PSIL_RT_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_NAVSS_PSIL_RT_BRIDGE_EDC_CTRL_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_navss_psil_rt_bridge_navss_mcu_udmass_psilss0_navss_psil_rt_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_GC_ECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_gc_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_MC_ECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_mc_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_LC_ECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_lc_ecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_SEC_STATUS_REG3" acronym="MCU_NAVSS_SEC_STATUS_REG3" offset="0x4C" width="32" description="Interrupt Status Register 3">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_4_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_D_DEF_EVT_BRIDGE_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_d_def_evt_p2p_bridge_d_def_evt_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_BRIDGE_DST_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_d_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_etl0_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_d_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_etl0_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_BRIDGE_DST_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_s_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_etl0_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_s_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_etl0_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_BRIDGE_DST_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_s_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_BRIDGE_SRC_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_s_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_RESP_BRIDGE_DST_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_s_resp_p2p_bridge_safeg_rt_cpsw0_psil_s_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_RESP_BRIDGE_SRC_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_s_resp_p2p_bridge_safeg_rt_cpsw0_psil_s_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_BRIDGE_DST_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_d_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_BRIDGE_SRC_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_d_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_RESP_BRIDGE_DST_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_d_resp_p2p_bridge_safeg_rt_cpsw0_psil_d_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_RESP_BRIDGE_SRC_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_d_resp_p2p_bridge_safeg_rt_cpsw0_psil_d_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_SEC_ENABLE_SET_REG0" acronym="MCU_NAVSS_SEC_ENABLE_SET_REG0" offset="0x80" width="32" description="Interrupt Enable Set Register 0">
    <bitfield id="UDMAP0_RPCF1_RAMECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF0_RAMECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RFFW_RAMECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rffw_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCF4_RAMECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcf4_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCF1_RAMECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcf1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCF0_RAMECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcf0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TSTATE_RAMECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCU_SB1_RAMECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcu_sb1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCU_SB0_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcu_sb0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRSB2_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrsb2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRSB1_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrsb1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRSB0_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrsb0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRSB2_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrsb2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRSB1_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrsb1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRSB0_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrsb0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPBUF_PF_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpbuf_pf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPBUF_DF_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpbuf_df_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPBUF_CF_RAMECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpbuf_cf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPRQ_RAMECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rprq_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCFG_RAMECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcfg_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPSTATE_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCU_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcu_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPBUF_PF_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpbuf_pf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPBUF_DF_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpbuf_df_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPBUF_CF_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpbuf_cf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCFG_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcfg_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPSTATE_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ECCAGG_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_SEC_ENABLE_SET_REG1" acronym="MCU_NAVSS_SEC_ENABLE_SET_REG1" offset="0x84" width="32" description="Interrupt Enable Set Register 1">
    <bitfield id="UDMASS_INTA0_SR_ECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_sr_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_IM_ECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_im_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMASS_INTA0_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_udmass_inta0_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RINGACC0_ECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for ringacc0_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_RINGACC0_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_ringacc0_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_RINGACC0_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_ringacc0_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_udmap0_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_udmap0_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_udmap0_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RRNGOCC_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rrngocc_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TRNGOCC_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for udmap0_trngocc_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_PSILTID_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for udmap0_psiltid_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_PSILR_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for udmap0_psilr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_SDEC3_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sdec3_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_SDEC0_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sdec0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RDEC2_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rdec2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RDEC1_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rdec1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RDEC0_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rdec0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_REVTCNTR_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for udmap0_revtcntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TEVTCNTR_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tevtcntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC3_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC2_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC1_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC0_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_EH_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for udmap0_eh_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_PROXY_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for udmap0_proxy_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RSTATE_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RFLOW1_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rflow1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RFLOW0_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rflow0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF4_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf4_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF3_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf3_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF2_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf2_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_SEC_ENABLE_SET_REG2" acronym="MCU_NAVSS_SEC_ENABLE_SET_REG2" offset="0x88" width="32" description="Interrupt Enable Set Register 2">
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_d_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_d_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_DATA_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_d_data_p2p_bridge_safeg_rt_cpsw0_psil_d_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_DATA_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_d_data_p2p_bridge_safeg_rt_cpsw0_psil_d_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_s_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_s_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_DATA_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_s_data_p2p_bridge_safeg_rt_cpsw0_psil_s_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_DATA_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_s_data_p2p_bridge_safeg_rt_cpsw0_psil_s_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CFG_NAVSS_MCU_UDMASS_PSILSS0_CFG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cfg_navss_mcu_udmass_psilss0_cfg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_psilcfg0_cfgstrm_navss_mcu_udmass_psilss0_l2p_psilcfg0_cfgstrm_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_udmap0_cfgstrm_navss_mcu_udmass_psilss0_l2p_udmap0_cfgstrm_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_udmass_inta0_mevt_in_navss_mcu_udmass_psilss0_l2p_udmass_inta0_mevt_in_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_udmass_inta0_cevt_navss_mcu_udmass_psilss0_l2p_udmass_inta0_cevt_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_udmass_inta0_evt_navss_mcu_udmass_psilss0_l2p_udmass_inta0_evt_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_DMSC_EVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_dmsc_evt_navss_mcu_udmass_psilss0_l2p_dmsc_evt_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_STRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_udmap0_strm_navss_mcu_udmass_psilss0_l2p_udmap0_strm_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_pdma_mcu1_psil_navss_mcu_udmass_psilss0_l2p_pdma_mcu1_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_pdma_mcu0_psil_navss_mcu_udmass_psilss0_l2p_pdma_mcu0_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_CPSW0_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_cpsw0_psil_navss_mcu_udmass_psilss0_l2p_cpsw0_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_NAVSS_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_navss_psil_navss_mcu_udmass_psilss0_l2p_navss_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_bridge_navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_udmap0_cfgstrm_bridge_navss_mcu_udmass_psilss0_udmap0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_safeg_navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_udmap0_cfgstrm_safeg_navss_mcu_udmass_psilss0_udmap0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_udmap0_strm_safeg_navss_mcu_udmass_psilss0_udmap0_strm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_pdma_mcu1_psil_safeg_navss_mcu_udmass_psilss0_pdma_mcu1_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_pdma_mcu0_psil_safeg_navss_mcu_udmass_psilss0_pdma_mcu0_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cpsw0_psil_safeg_navss_mcu_udmass_psilss0_cpsw0_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_NAVSS_PSIL_RT_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_NAVSS_PSIL_RT_BRIDGE_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_navss_psil_rt_bridge_navss_mcu_udmass_psilss0_navss_psil_rt_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_GC_ECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_gc_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_MC_ECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_mc_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_LC_ECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_lc_ecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_SEC_ENABLE_SET_REG3" acronym="MCU_NAVSS_SEC_ENABLE_SET_REG3" offset="0x8C" width="32" description="Interrupt Enable Set Register 3">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_4_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_D_DEF_EVT_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_d_def_evt_p2p_bridge_d_def_evt_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_d_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_etl0_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_d_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_etl0_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_s_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_etl0_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_s_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_etl0_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_s_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_s_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_RESP_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_s_resp_p2p_bridge_safeg_rt_cpsw0_psil_s_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_RESP_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_s_resp_p2p_bridge_safeg_rt_cpsw0_psil_s_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_d_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_d_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_RESP_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_d_resp_p2p_bridge_safeg_rt_cpsw0_psil_d_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_RESP_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_d_resp_p2p_bridge_safeg_rt_cpsw0_psil_d_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_SEC_ENABLE_CLR_REG0" acronym="MCU_NAVSS_SEC_ENABLE_CLR_REG0" offset="0xC0" width="32" description="Interrupt Enable Clear Register 0">
    <bitfield id="UDMAP0_RPCF1_RAMECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCF0_RAMECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RFFW_RAMECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rffw_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPCF4_RAMECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcf4_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPCF1_RAMECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcf1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPCF0_RAMECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcf0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TSTATE_RAMECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tstate_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcu_cntr_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCU_SB1_RAMECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcu_sb1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCU_SB0_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcu_sb0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPTRCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrcu_cntr_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPTRSB2_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrsb2_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPTRSB1_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrsb1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPTRSB0_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrsb0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPTRCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrcu_cntr_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPTRSB2_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrsb2_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPTRSB1_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrsb1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPTRSB0_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrsb0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPBUF_PF_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpbuf_pf_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPBUF_DF_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpbuf_df_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPBUF_CF_RAMECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpbuf_cf_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPRQ_RAMECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rprq_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCFG_RAMECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcfg_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPSTATE_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpstate_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcu_cntr_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPCU_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcu_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPBUF_PF_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpbuf_pf_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPBUF_DF_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpbuf_df_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPBUF_CF_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpbuf_cf_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPCFG_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcfg_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPSTATE_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpstate_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MCU_NAVSS_SEC_ENABLE_CLR_REG1" acronym="MCU_NAVSS_SEC_ENABLE_CLR_REG1" offset="0xC4" width="32" description="Interrupt Enable Clear Register 1">
    <bitfield id="UDMASS_INTA0_SR_ECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_sr_ecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMASS_INTA0_IM_ECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_im_ecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMASS_INTA0_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_udmass_inta0_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RINGACC0_ECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for ringacc0_ecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_RINGACC0_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_ringacc0_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_RINGACC0_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_ringacc0_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_udmap0_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_udmap0_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_udmap0_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RRNGOCC_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rrngocc_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TRNGOCC_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_trngocc_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_PSILTID_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_psiltid_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_PSILR_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_psilr_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_SDEC3_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sdec3_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_SDEC0_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sdec0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RDEC2_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rdec2_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RDEC1_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rdec1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RDEC0_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rdec0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_REVTCNTR_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_revtcntr_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TEVTCNTR_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tevtcntr_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_STS_RAMECC3_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc3_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_STS_RAMECC2_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_STS_RAMECC1_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_STS_RAMECC0_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_EH_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_eh_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_PROXY_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_proxy_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RSTATE_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rstate_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RFLOW1_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rflow1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RFLOW0_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rflow0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCF4_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf4_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCF3_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf3_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCF2_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf2_ramecc_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MCU_NAVSS_SEC_ENABLE_CLR_REG2" acronym="MCU_NAVSS_SEC_ENABLE_CLR_REG2" offset="0xC8" width="32" description="Interrupt Enable Clear Register 2">
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_d_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_data_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_d_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_data_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_DATA_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_d_data_p2p_bridge_safeg_rt_cpsw0_psil_d_data_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_DATA_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_d_data_p2p_bridge_safeg_rt_cpsw0_psil_d_data_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_s_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_data_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_s_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_data_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_DATA_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_s_data_p2p_bridge_safeg_rt_cpsw0_psil_s_data_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_DATA_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_s_data_p2p_bridge_safeg_rt_cpsw0_psil_s_data_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CFG_NAVSS_MCU_UDMASS_PSILSS0_CFG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cfg_navss_mcu_udmass_psilss0_cfg_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_psilcfg0_cfgstrm_navss_mcu_udmass_psilss0_l2p_psilcfg0_cfgstrm_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_udmap0_cfgstrm_navss_mcu_udmass_psilss0_l2p_udmap0_cfgstrm_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_udmass_inta0_mevt_in_navss_mcu_udmass_psilss0_l2p_udmass_inta0_mevt_in_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_udmass_inta0_cevt_navss_mcu_udmass_psilss0_l2p_udmass_inta0_cevt_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_udmass_inta0_evt_navss_mcu_udmass_psilss0_l2p_udmass_inta0_evt_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_DMSC_EVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_dmsc_evt_navss_mcu_udmass_psilss0_l2p_dmsc_evt_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_STRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_udmap0_strm_navss_mcu_udmass_psilss0_l2p_udmap0_strm_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_pdma_mcu1_psil_navss_mcu_udmass_psilss0_l2p_pdma_mcu1_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_pdma_mcu0_psil_navss_mcu_udmass_psilss0_l2p_pdma_mcu0_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_CPSW0_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_cpsw0_psil_navss_mcu_udmass_psilss0_l2p_cpsw0_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_NAVSS_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_navss_psil_navss_mcu_udmass_psilss0_l2p_navss_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_bridge_navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_udmap0_cfgstrm_bridge_navss_mcu_udmass_psilss0_udmap0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_safeg_navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_udmap0_cfgstrm_safeg_navss_mcu_udmass_psilss0_udmap0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_udmap0_strm_safeg_navss_mcu_udmass_psilss0_udmap0_strm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_pdma_mcu1_psil_safeg_navss_mcu_udmass_psilss0_pdma_mcu1_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_pdma_mcu0_psil_safeg_navss_mcu_udmass_psilss0_pdma_mcu0_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cpsw0_psil_safeg_navss_mcu_udmass_psilss0_cpsw0_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_NAVSS_PSIL_RT_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_NAVSS_PSIL_RT_BRIDGE_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_navss_psil_rt_bridge_navss_mcu_udmass_psilss0_navss_psil_rt_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMASS_INTA0_GC_ECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_gc_ecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMASS_INTA0_MC_ECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_mc_ecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMASS_INTA0_LC_ECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_lc_ecc_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MCU_NAVSS_SEC_ENABLE_CLR_REG3" acronym="MCU_NAVSS_SEC_ENABLE_CLR_REG3" offset="0xCC" width="32" description="Interrupt Enable Clear Register 3">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_4_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_3_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_D_DEF_EVT_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_d_def_evt_p2p_bridge_d_def_evt_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_d_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_etl0_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_d_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_etl0_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_s_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_etl0_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_s_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_etl0_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_s_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_s_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_resp_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_RESP_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_s_resp_p2p_bridge_safeg_rt_cpsw0_psil_s_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_RESP_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_s_resp_p2p_bridge_safeg_rt_cpsw0_psil_s_resp_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_d_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_d_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_resp_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_RESP_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_d_resp_p2p_bridge_safeg_rt_cpsw0_psil_d_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_RESP_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_d_resp_p2p_bridge_safeg_rt_cpsw0_psil_d_resp_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MCU_NAVSS_DED_EOI_REG" acronym="MCU_NAVSS_DED_EOI_REG" offset="0x13C" width="32" description="EOI Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_DED_STATUS_REG0" acronym="MCU_NAVSS_DED_STATUS_REG0" offset="0x140" width="32" description="Interrupt Status Register 0">
    <bitfield id="UDMAP0_RPCF1_RAMECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF0_RAMECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RFFW_RAMECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for udmap0_rffw_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCF4_RAMECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcf4_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCF1_RAMECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcf1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCF0_RAMECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcf0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TSTATE_RAMECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for udmap0_tstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCU_CNTR_RAMECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCU_SB1_RAMECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcu_sb1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCU_SB0_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcu_sb0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRCU_CNTR_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRSB2_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrsb2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRSB1_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrsb1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRSB0_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrsb0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRCU_CNTR_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRSB2_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrsb2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRSB1_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrsb1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRSB0_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrsb0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPBUF_PF_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for udmap0_rpbuf_pf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPBUF_DF_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for udmap0_rpbuf_df_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPBUF_CF_RAMECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for udmap0_rpbuf_cf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPRQ_RAMECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for udmap0_rprq_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCFG_RAMECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcfg_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPSTATE_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for udmap0_rpstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCU_CNTR_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCU_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcu_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPBUF_PF_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for udmap0_tpbuf_pf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPBUF_DF_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for udmap0_tpbuf_df_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPBUF_CF_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for udmap0_tpbuf_cf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCFG_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcfg_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPSTATE_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for udmap0_tpstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ECCAGG_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_DED_STATUS_REG1" acronym="MCU_NAVSS_DED_STATUS_REG1" offset="0x144" width="32" description="Interrupt Status Register 1">
    <bitfield id="UDMASS_INTA0_SR_ECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_sr_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_IM_ECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_im_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMASS_INTA0_EDC_CTRL_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_udmass_inta0_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RINGACC0_ECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for ringacc0_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_RINGACC0_EDC_CTRL_BUSECC_1_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_ringacc0_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_RINGACC0_EDC_CTRL_BUSECC_0_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_ringacc0_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_2_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_udmap0_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_1_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_udmap0_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_0_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_udmap0_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RRNGOCC_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for udmap0_rrngocc_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TRNGOCC_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for udmap0_trngocc_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_PSILTID_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for udmap0_psiltid_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_PSILR_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for udmap0_psilr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_SDEC3_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for udmap0_sdec3_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_SDEC0_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for udmap0_sdec0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RDEC2_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for udmap0_rdec2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RDEC1_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for udmap0_rdec1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RDEC0_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for udmap0_rdec0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_REVTCNTR_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for udmap0_revtcntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TEVTCNTR_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for udmap0_tevtcntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC3_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC2_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC1_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC0_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_EH_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for udmap0_eh_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_PROXY_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for udmap0_proxy_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RSTATE_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for udmap0_rstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RFLOW1_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for udmap0_rflow1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RFLOW0_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for udmap0_rflow0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF4_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf4_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF3_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf3_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF2_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf2_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_DED_STATUS_REG2" acronym="MCU_NAVSS_DED_STATUS_REG2" offset="0x148" width="32" description="Interrupt Status Register 2">
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_BRIDGE_DST_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_d_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_BRIDGE_SRC_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_d_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_DATA_BRIDGE_DST_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_d_data_p2p_bridge_safeg_rt_cpsw0_psil_d_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_DATA_BRIDGE_SRC_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_d_data_p2p_bridge_safeg_rt_cpsw0_psil_d_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_BRIDGE_DST_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_s_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_BRIDGE_SRC_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_s_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_DATA_BRIDGE_DST_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_s_data_p2p_bridge_safeg_rt_cpsw0_psil_s_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_DATA_BRIDGE_SRC_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_s_data_p2p_bridge_safeg_rt_cpsw0_psil_s_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CFG_NAVSS_MCU_UDMASS_PSILSS0_CFG_EDC_CTRL_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cfg_navss_mcu_udmass_psilss0_cfg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_psilcfg0_cfgstrm_navss_mcu_udmass_psilss0_l2p_psilcfg0_cfgstrm_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_udmap0_cfgstrm_navss_mcu_udmass_psilss0_l2p_udmap0_cfgstrm_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_udmass_inta0_mevt_in_navss_mcu_udmass_psilss0_l2p_udmass_inta0_mevt_in_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_udmass_inta0_cevt_navss_mcu_udmass_psilss0_l2p_udmass_inta0_cevt_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_udmass_inta0_evt_navss_mcu_udmass_psilss0_l2p_udmass_inta0_evt_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_DMSC_EVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_dmsc_evt_navss_mcu_udmass_psilss0_l2p_dmsc_evt_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_STRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_udmap0_strm_navss_mcu_udmass_psilss0_l2p_udmap0_strm_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_pdma_mcu1_psil_navss_mcu_udmass_psilss0_l2p_pdma_mcu1_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_pdma_mcu0_psil_navss_mcu_udmass_psilss0_l2p_pdma_mcu0_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_CPSW0_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_cpsw0_psil_navss_mcu_udmass_psilss0_l2p_cpsw0_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_NAVSS_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_l2p_navss_psil_navss_mcu_udmass_psilss0_l2p_navss_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_bridge_navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_udmap0_cfgstrm_bridge_navss_mcu_udmass_psilss0_udmap0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_safeg_navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_udmap0_cfgstrm_safeg_navss_mcu_udmass_psilss0_udmap0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_udmap0_strm_safeg_navss_mcu_udmass_psilss0_udmap0_strm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_pdma_mcu1_psil_safeg_navss_mcu_udmass_psilss0_pdma_mcu1_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_pdma_mcu0_psil_safeg_navss_mcu_udmass_psilss0_pdma_mcu0_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cpsw0_psil_safeg_navss_mcu_udmass_psilss0_cpsw0_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_NAVSS_PSIL_RT_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_NAVSS_PSIL_RT_BRIDGE_EDC_CTRL_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_navss_psil_rt_bridge_navss_mcu_udmass_psilss0_navss_psil_rt_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_GC_ECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_gc_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_MC_ECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_mc_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_LC_ECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_lc_ecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_DED_STATUS_REG3" acronym="MCU_NAVSS_DED_STATUS_REG3" offset="0x14C" width="32" description="Interrupt Status Register 3">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_4_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_D_DEF_EVT_BRIDGE_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_d_def_evt_p2p_bridge_d_def_evt_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_BRIDGE_DST_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_d_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_etl0_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_d_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_etl0_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_BRIDGE_DST_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_s_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_etl0_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_s_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_etl0_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_BRIDGE_DST_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_s_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_BRIDGE_SRC_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_s_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_RESP_BRIDGE_DST_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_s_resp_p2p_bridge_safeg_rt_cpsw0_psil_s_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_RESP_BRIDGE_SRC_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_s_resp_p2p_bridge_safeg_rt_cpsw0_psil_s_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_BRIDGE_DST_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_d_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_BRIDGE_SRC_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_d_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_RESP_BRIDGE_DST_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_d_resp_p2p_bridge_safeg_rt_cpsw0_psil_d_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_RESP_BRIDGE_SRC_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_d_resp_p2p_bridge_safeg_rt_cpsw0_psil_d_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_DED_ENABLE_SET_REG0" acronym="MCU_NAVSS_DED_ENABLE_SET_REG0" offset="0x180" width="32" description="Interrupt Enable Set Register 0">
    <bitfield id="UDMAP0_RPCF1_RAMECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF0_RAMECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RFFW_RAMECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rffw_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCF4_RAMECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcf4_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCF1_RAMECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcf1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCF0_RAMECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcf0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TSTATE_RAMECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCU_SB1_RAMECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcu_sb1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCU_SB0_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcu_sb0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRSB2_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrsb2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRSB1_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrsb1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPTRSB0_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrsb0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRSB2_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrsb2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRSB1_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrsb1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPTRSB0_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrsb0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPBUF_PF_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpbuf_pf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPBUF_DF_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpbuf_df_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPBUF_CF_RAMECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpbuf_cf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPRQ_RAMECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rprq_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCFG_RAMECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcfg_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPSTATE_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcu_cntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCU_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcu_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPBUF_PF_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpbuf_pf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPBUF_DF_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpbuf_df_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPBUF_CF_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpbuf_cf_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPCFG_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcfg_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TPSTATE_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ECCAGG_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_DED_ENABLE_SET_REG1" acronym="MCU_NAVSS_DED_ENABLE_SET_REG1" offset="0x184" width="32" description="Interrupt Enable Set Register 1">
    <bitfield id="UDMASS_INTA0_SR_ECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_sr_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_IM_ECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_im_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMASS_INTA0_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_udmass_inta0_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RINGACC0_ECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for ringacc0_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_RINGACC0_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_ringacc0_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_RINGACC0_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_ringacc0_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_udmap0_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_udmap0_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_udmap0_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RRNGOCC_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rrngocc_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TRNGOCC_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for udmap0_trngocc_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_PSILTID_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for udmap0_psiltid_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_PSILR_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for udmap0_psilr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_SDEC3_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sdec3_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_SDEC0_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sdec0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RDEC2_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rdec2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RDEC1_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rdec1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RDEC0_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rdec0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_REVTCNTR_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for udmap0_revtcntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_TEVTCNTR_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tevtcntr_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC3_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC2_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC1_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_STS_RAMECC0_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_EH_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for udmap0_eh_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_PROXY_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for udmap0_proxy_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RSTATE_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rstate_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RFLOW1_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rflow1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RFLOW0_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rflow0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF4_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf4_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF3_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf3_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMAP0_RPCF2_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf2_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_DED_ENABLE_SET_REG2" acronym="MCU_NAVSS_DED_ENABLE_SET_REG2" offset="0x188" width="32" description="Interrupt Enable Set Register 2">
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_d_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_d_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_DATA_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_d_data_p2p_bridge_safeg_rt_cpsw0_psil_d_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_DATA_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_d_data_p2p_bridge_safeg_rt_cpsw0_psil_d_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_s_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_s_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_DATA_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_s_data_p2p_bridge_safeg_rt_cpsw0_psil_s_data_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_DATA_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_s_data_p2p_bridge_safeg_rt_cpsw0_psil_s_data_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CFG_NAVSS_MCU_UDMASS_PSILSS0_CFG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cfg_navss_mcu_udmass_psilss0_cfg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_psilcfg0_cfgstrm_navss_mcu_udmass_psilss0_l2p_psilcfg0_cfgstrm_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_udmap0_cfgstrm_navss_mcu_udmass_psilss0_l2p_udmap0_cfgstrm_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_udmass_inta0_mevt_in_navss_mcu_udmass_psilss0_l2p_udmass_inta0_mevt_in_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_udmass_inta0_cevt_navss_mcu_udmass_psilss0_l2p_udmass_inta0_cevt_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_udmass_inta0_evt_navss_mcu_udmass_psilss0_l2p_udmass_inta0_evt_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_DMSC_EVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_dmsc_evt_navss_mcu_udmass_psilss0_l2p_dmsc_evt_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_STRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_udmap0_strm_navss_mcu_udmass_psilss0_l2p_udmap0_strm_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_pdma_mcu1_psil_navss_mcu_udmass_psilss0_l2p_pdma_mcu1_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_pdma_mcu0_psil_navss_mcu_udmass_psilss0_l2p_pdma_mcu0_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_CPSW0_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_cpsw0_psil_navss_mcu_udmass_psilss0_l2p_cpsw0_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_NAVSS_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_l2p_navss_psil_navss_mcu_udmass_psilss0_l2p_navss_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_bridge_navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_udmap0_cfgstrm_bridge_navss_mcu_udmass_psilss0_udmap0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_safeg_navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_udmap0_cfgstrm_safeg_navss_mcu_udmass_psilss0_udmap0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_udmap0_strm_safeg_navss_mcu_udmass_psilss0_udmap0_strm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_pdma_mcu1_psil_safeg_navss_mcu_udmass_psilss0_pdma_mcu1_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_pdma_mcu0_psil_safeg_navss_mcu_udmass_psilss0_pdma_mcu0_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cpsw0_psil_safeg_navss_mcu_udmass_psilss0_cpsw0_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_NAVSS_PSIL_RT_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_NAVSS_PSIL_RT_BRIDGE_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_navss_psil_rt_bridge_navss_mcu_udmass_psilss0_navss_psil_rt_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_GC_ECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_gc_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_MC_ECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_mc_ecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="UDMASS_INTA0_LC_ECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_lc_ecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_DED_ENABLE_SET_REG3" acronym="MCU_NAVSS_DED_ENABLE_SET_REG3" offset="0x18C" width="32" description="Interrupt Enable Set Register 3">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_4_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_D_DEF_EVT_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_d_def_evt_p2p_bridge_d_def_evt_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_d_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_etl0_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_d_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_etl0_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_s_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_etl0_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_s_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_etl0_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_s_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_s_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_RESP_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_s_resp_p2p_bridge_safeg_rt_cpsw0_psil_s_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_RESP_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_s_resp_p2p_bridge_safeg_rt_cpsw0_psil_s_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_d_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_d_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_RESP_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_d_resp_p2p_bridge_safeg_rt_cpsw0_psil_d_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_RESP_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_d_resp_p2p_bridge_safeg_rt_cpsw0_psil_d_resp_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_DED_ENABLE_CLR_REG0" acronym="MCU_NAVSS_DED_ENABLE_CLR_REG0" offset="0x1C0" width="32" description="Interrupt Enable Clear Register 0">
    <bitfield id="UDMAP0_RPCF1_RAMECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCF0_RAMECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RFFW_RAMECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rffw_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPCF4_RAMECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcf4_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPCF1_RAMECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcf1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPCF0_RAMECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcf0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TSTATE_RAMECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tstate_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcu_cntr_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCU_SB1_RAMECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcu_sb1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCU_SB0_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcu_sb0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPTRCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrcu_cntr_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPTRSB2_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrsb2_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPTRSB1_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrsb1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPTRSB0_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrsb0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPTRCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrcu_cntr_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPTRSB2_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrsb2_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPTRSB1_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrsb1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPTRSB0_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrsb0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPBUF_PF_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpbuf_pf_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPBUF_DF_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpbuf_df_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPBUF_CF_RAMECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpbuf_cf_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPRQ_RAMECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rprq_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCFG_RAMECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcfg_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPSTATE_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpstate_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcu_cntr_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPCU_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcu_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPBUF_PF_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpbuf_pf_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPBUF_DF_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpbuf_df_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPBUF_CF_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpbuf_cf_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPCFG_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcfg_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TPSTATE_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpstate_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MCU_NAVSS_DED_ENABLE_CLR_REG1" acronym="MCU_NAVSS_DED_ENABLE_CLR_REG1" offset="0x1C4" width="32" description="Interrupt Enable Clear Register 1">
    <bitfield id="UDMASS_INTA0_SR_ECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_sr_ecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMASS_INTA0_IM_ECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_im_ecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMASS_INTA0_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_udmass_inta0_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RINGACC0_ECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for ringacc0_ecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_RINGACC0_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_ringacc0_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_RINGACC0_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_ringacc0_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_udmap0_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_udmap0_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_UDMAP0_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_udmap0_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RRNGOCC_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rrngocc_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TRNGOCC_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_trngocc_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_PSILTID_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_psiltid_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_PSILR_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_psilr_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_SDEC3_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sdec3_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_SDEC0_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sdec0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RDEC2_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rdec2_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RDEC1_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rdec1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RDEC0_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rdec0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_REVTCNTR_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_revtcntr_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_TEVTCNTR_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tevtcntr_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_STS_RAMECC3_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc3_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_STS_RAMECC2_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_STS_RAMECC1_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_STS_RAMECC0_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_EH_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_eh_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_PROXY_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_proxy_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RSTATE_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rstate_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RFLOW1_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rflow1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RFLOW0_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rflow0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCF4_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf4_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCF3_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf3_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMAP0_RPCF2_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf2_ramecc_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MCU_NAVSS_DED_ENABLE_CLR_REG2" acronym="MCU_NAVSS_DED_ENABLE_CLR_REG2" offset="0x1C8" width="32" description="Interrupt Enable Clear Register 2">
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_d_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_data_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_DATA_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_d_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_data_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_DATA_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_d_data_p2p_bridge_safeg_rt_cpsw0_psil_d_data_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_D_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_DATA_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_d_data_p2p_bridge_safeg_rt_cpsw0_psil_d_data_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_s_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_data_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_DATA_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_pdma_mcu1_psil_s_data_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_data_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_DATA_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_s_data_p2p_bridge_safeg_rt_cpsw0_psil_s_data_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SAFEG_RT_CPSW0_PSIL_S_DATA_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_DATA_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_safeg_rt_cpsw0_psil_s_data_p2p_bridge_safeg_rt_cpsw0_psil_s_data_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CFG_NAVSS_MCU_UDMASS_PSILSS0_CFG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cfg_navss_mcu_udmass_psilss0_cfg_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_psilcfg0_cfgstrm_navss_mcu_udmass_psilss0_l2p_psilcfg0_cfgstrm_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_udmap0_cfgstrm_navss_mcu_udmass_psilss0_l2p_udmap0_cfgstrm_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_udmass_inta0_mevt_in_navss_mcu_udmass_psilss0_l2p_udmass_inta0_mevt_in_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_udmass_inta0_cevt_navss_mcu_udmass_psilss0_l2p_udmass_inta0_cevt_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_udmass_inta0_evt_navss_mcu_udmass_psilss0_l2p_udmass_inta0_evt_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_DMSC_EVT_NAVSS_MCU_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_dmsc_evt_navss_mcu_udmass_psilss0_l2p_dmsc_evt_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_STRM_NAVSS_MCU_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_udmap0_strm_navss_mcu_udmass_psilss0_l2p_udmap0_strm_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_pdma_mcu1_psil_navss_mcu_udmass_psilss0_l2p_pdma_mcu1_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_pdma_mcu0_psil_navss_mcu_udmass_psilss0_l2p_pdma_mcu0_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_CPSW0_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_cpsw0_psil_navss_mcu_udmass_psilss0_l2p_cpsw0_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_L2P_NAVSS_PSIL_NAVSS_MCU_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_l2p_navss_psil_navss_mcu_udmass_psilss0_l2p_navss_psil_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_bridge_navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_udmap0_cfgstrm_bridge_navss_mcu_udmass_psilss0_udmap0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_safeg_navss_mcu_udmass_psilss0_psilcfg0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_udmap0_cfgstrm_safeg_navss_mcu_udmass_psilss0_udmap0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_udmap0_strm_safeg_navss_mcu_udmass_psilss0_udmap0_strm_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_pdma_mcu1_psil_safeg_navss_mcu_udmass_psilss0_pdma_mcu1_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_pdma_mcu0_psil_safeg_navss_mcu_udmass_psilss0_pdma_mcu0_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_NAVSS_MCU_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cpsw0_psil_safeg_navss_mcu_udmass_psilss0_cpsw0_psil_safeg_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_NAVSS_PSIL_RT_BRIDGE_NAVSS_MCU_UDMASS_PSILSS0_NAVSS_PSIL_RT_BRIDGE_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_navss_psil_rt_bridge_navss_mcu_udmass_psilss0_navss_psil_rt_bridge_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMASS_INTA0_GC_ECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_gc_ecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMASS_INTA0_MC_ECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_mc_ecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="UDMASS_INTA0_LC_ECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_lc_ecc_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MCU_NAVSS_DED_ENABLE_CLR_REG3" acronym="MCU_NAVSS_DED_ENABLE_CLR_REG3" offset="0x1CC" width="32" description="Interrupt Enable Clear Register 3">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_4_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_3_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_D_DEF_EVT_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_d_def_evt_p2p_bridge_d_def_evt_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_d_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_etl0_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_ETL0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_d_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_etl0_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_s_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_etl0_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_UDMASS_PSILSS0_CBASS_ETL_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_ETL0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_etl_navss_mcu_udmass_psilss0_cbass_etl_safeg_rt_pdma_mcu1_psil_s_etl0_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_etl0_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_s_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_S_RESP_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_s_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_s_resp_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_RESP_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_s_resp_p2p_bridge_safeg_rt_cpsw0_psil_s_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_S_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_S_RESP_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_s_resp_p2p_bridge_safeg_rt_cpsw0_psil_s_resp_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_d_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_PDMA_MCU1_PSIL_D_RESP_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_pdma_mcu1_psil_d_resp_p2p_bridge_safeg_rt_pdma_mcu1_psil_d_resp_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_RESP_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_d_resp_p2p_bridge_safeg_rt_cpsw0_psil_d_resp_bridge_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_UDMASS_PSILSS0_CBASS_RESP_SAFEG_RT_CPSW0_PSIL_D_RESP_P2P_BRIDGE_SAFEG_RT_CPSW0_PSIL_D_RESP_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_resp_navss_mcu_udmass_psilss0_cbass_resp_safeg_rt_cpsw0_psil_d_resp_p2p_bridge_safeg_rt_cpsw0_psil_d_resp_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_udmass_psilss0_cbass_data_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MCU_NAVSS_AGGR_ENABLE_SET" acronym="MCU_NAVSS_AGGR_ENABLE_SET" offset="0x200" width="32" description="AGGR interrupt enable set Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="" rwaccess="RW1S"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_NAVSS_AGGR_ENABLE_CLR" acronym="MCU_NAVSS_AGGR_ENABLE_CLR" offset="0x204" width="32" description="AGGR interrupt enable clear Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="" rwaccess="RW1C"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="" rwaccess="RW1C"/>
  </register>
  <register id="MCU_NAVSS_AGGR_STATUS_SET" acronym="MCU_NAVSS_AGGR_STATUS_SET" offset="0x208" width="32" description="AGGR interrupt status set Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="" rwaccess="RWincr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="" rwaccess="RWincr"/>
  </register>
  <register id="MCU_NAVSS_AGGR_STATUS_CLR" acronym="MCU_NAVSS_AGGR_STATUS_CLR" offset="0x20C" width="32" description="AGGR interrupt status clear Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="" rwaccess="RWdecr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="" rwaccess="RWdecr"/>
  </register>
</module>
