module fa(a,b,c_in,sum,carry);
input a,b,c_in;
output sum,carry;
wire w1,w2,w3;
assign sum=a^b^c_in;
assign carry=(a*b)+(b*c_in)+(a*c_in);
endmodule

module fa_tb();
reg a,b,c_in;
wire sum,carry;
fa dut(a,b,c_in,sum,carry);
initial begin
a=0;b=0;c_in=0;
#40 a=0;b=0;c_in=1;
#40 a=0;b=1;c_in=0;
#40 a=0;b=1;c_in=1;
#40 a=1;b=0;c_in=0;
#40 a=1;b=0;c_in=1;
#40 a=1;b=1;c_in=0;
#40 a=1;b=1;c_in=1;
#40 $finish;
end
endmodule
