`timescale 1ns/1ps
module tb_ttl_74x114;
    logic clk, clr_n;
    logic [1:0] pre_n, j, k, q, q_n;
    ttl_74x114 dut(.clk(clk), .clr_n(clr_n), .pre_n(pre_n), .j(j), .k(k), .q(q), .q_n(q_n));
    task automatic ntick; clk=1; #1; clk=0; #1; clk=1; #1; endtask
    int errors;
    initial begin
        errors = 0;
        clk=1; clr_n=0; pre_n=2'b11; j=0; k=0; #1;
        if (q !== 0) errors++; clr_n=1;
        j=2'b11; ntick; if (q !== 2'b11) errors++;
        k=2'b11; ntick; if (q !== 2'b00) errors++;
        if (errors != 0) $fatal(1, "tb_ttl_74x114: %0d errors", errors);
        $display("PASS: tb_ttl_74x114");
        $finish;
    end
endmodule
