{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702150880151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702150880152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 16:41:19 2023 " "Processing started: Sat Dec  9 16:41:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702150880152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702150880152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c test " "Command: quartus_sta test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702150880152 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702150880252 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702150880772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702150880772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150880808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150880808 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702150881072 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702150881093 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150881093 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_fpga clk_fpga " "create_clock -period 1.000 -name clk_fpga clk_fpga" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702150881094 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702150881094 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702150881094 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D1\|out_key~2  from: datac  to: combout " "Cell: inst\|D1\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150881098 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D2\|out_key~2  from: datac  to: combout " "Cell: inst\|D2\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150881098 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D3\|out_key~2  from: datad  to: combout " "Cell: inst\|D3\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150881098 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D4\|out_key~2  from: datad  to: combout " "Cell: inst\|D4\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150881098 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D5\|out_key~2  from: datad  to: combout " "Cell: inst\|D5\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150881098 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~0  from: datac  to: combout " "Cell: inst\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150881098 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~0  from: dataf  to: combout " "Cell: inst\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150881098 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~1  from: datac  to: combout " "Cell: inst\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150881098 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~1  from: dataf  to: combout " "Cell: inst\|Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150881098 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702150881098 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702150881099 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702150881099 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702150881101 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702150881109 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702150881137 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702150881137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.236 " "Worst-case setup slack is -9.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.236             -60.533 reset  " "   -9.236             -60.533 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.870            -304.430 clk_fpga  " "   -3.870            -304.430 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150881142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.628 " "Worst-case hold slack is -2.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.628              -5.695 reset  " "   -2.628              -5.695 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.668              -1.259 clk_fpga  " "   -0.668              -1.259 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150881149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.499 " "Worst-case recovery slack is -3.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.499             -24.375 reset  " "   -3.499             -24.375 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.509            -161.412 clk_fpga  " "   -2.509            -161.412 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150881155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.689 " "Worst-case removal slack is -0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.689             -25.512 clk_fpga  " "   -0.689             -25.512 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 reset  " "    1.048               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150881160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.997 " "Worst-case minimum pulse width slack is -1.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997             -58.297 reset  " "   -1.997             -58.297 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -84.289 clk_fpga  " "   -0.538             -84.289 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150881170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150881170 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702150881182 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702150881211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702150881966 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D1\|out_key~2  from: datac  to: combout " "Cell: inst\|D1\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D2\|out_key~2  from: datac  to: combout " "Cell: inst\|D2\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D3\|out_key~2  from: datad  to: combout " "Cell: inst\|D3\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D4\|out_key~2  from: datad  to: combout " "Cell: inst\|D4\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D5\|out_key~2  from: datad  to: combout " "Cell: inst\|D5\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~0  from: datac  to: combout " "Cell: inst\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~0  from: dataf  to: combout " "Cell: inst\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~1  from: datac  to: combout " "Cell: inst\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~1  from: dataf  to: combout " "Cell: inst\|Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882031 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702150882031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702150882032 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702150882042 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702150882042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.995 " "Worst-case setup slack is -8.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.995             -59.974 reset  " "   -8.995             -59.974 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.499            -289.801 clk_fpga  " "   -3.499            -289.801 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150882048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.648 " "Worst-case hold slack is -2.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.648              -5.912 reset  " "   -2.648              -5.912 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803              -1.557 clk_fpga  " "   -0.803              -1.557 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150882054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.481 " "Worst-case recovery slack is -3.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.481             -24.239 reset  " "   -3.481             -24.239 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.248            -138.241 clk_fpga  " "   -2.248            -138.241 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150882061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.821 " "Worst-case removal slack is -0.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821             -31.575 clk_fpga  " "   -0.821             -31.575 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.109               0.000 reset  " "    1.109               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150882065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.973 " "Worst-case minimum pulse width slack is -1.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.973             -61.115 reset  " "   -1.973             -61.115 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -84.611 clk_fpga  " "   -0.538             -84.611 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150882073 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702150882086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702150882241 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702150882862 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D1\|out_key~2  from: datac  to: combout " "Cell: inst\|D1\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D2\|out_key~2  from: datac  to: combout " "Cell: inst\|D2\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D3\|out_key~2  from: datad  to: combout " "Cell: inst\|D3\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D4\|out_key~2  from: datad  to: combout " "Cell: inst\|D4\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D5\|out_key~2  from: datad  to: combout " "Cell: inst\|D5\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~0  from: datac  to: combout " "Cell: inst\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~0  from: dataf  to: combout " "Cell: inst\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~1  from: datac  to: combout " "Cell: inst\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~1  from: dataf  to: combout " "Cell: inst\|Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150882908 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702150882908 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702150882909 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702150882911 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702150882911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.115 " "Worst-case setup slack is -5.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.115             -32.737 reset  " "   -5.115             -32.737 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.119            -147.477 clk_fpga  " "   -2.119            -147.477 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150882913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.413 " "Worst-case hold slack is -1.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413              -3.023 reset  " "   -1.413              -3.023 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596              -1.509 clk_fpga  " "   -0.596              -1.509 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150882921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.400 " "Worst-case recovery slack is -2.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.400             -16.675 reset  " "   -2.400             -16.675 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.458             -91.593 clk_fpga  " "   -1.458             -91.593 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150882925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.677 " "Worst-case removal slack is -0.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.677             -26.753 clk_fpga  " "   -0.677             -26.753 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712               0.000 reset  " "    0.712               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150882931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.016 " "Worst-case minimum pulse width slack is -1.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.016             -25.460 reset  " "   -1.016             -25.460 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100             -10.352 clk_fpga  " "   -0.100             -10.352 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150882934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150882934 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702150882946 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D1\|out_key~2  from: datac  to: combout " "Cell: inst\|D1\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150883085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D2\|out_key~2  from: datac  to: combout " "Cell: inst\|D2\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150883085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D3\|out_key~2  from: datad  to: combout " "Cell: inst\|D3\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150883085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D4\|out_key~2  from: datad  to: combout " "Cell: inst\|D4\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150883085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|D5\|out_key~2  from: datad  to: combout " "Cell: inst\|D5\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150883085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~0  from: datac  to: combout " "Cell: inst\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150883085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~0  from: dataf  to: combout " "Cell: inst\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150883085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~1  from: datac  to: combout " "Cell: inst\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150883085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Equal0~1  from: dataf  to: combout " "Cell: inst\|Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150883085 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702150883085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702150883085 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702150883088 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702150883088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.532 " "Worst-case setup slack is -4.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.532             -29.918 reset  " "   -4.532             -29.918 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.842            -130.846 clk_fpga  " "   -1.842            -130.846 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150883090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.330 " "Worst-case hold slack is -1.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.330              -2.934 reset  " "   -1.330              -2.934 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.605              -1.621 clk_fpga  " "   -0.605              -1.621 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150883097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.181 " "Worst-case recovery slack is -2.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.181             -15.168 reset  " "   -2.181             -15.168 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.265             -78.744 clk_fpga  " "   -1.265             -78.744 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150883102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.679 " "Worst-case removal slack is -0.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.679             -27.184 clk_fpga  " "   -0.679             -27.184 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 reset  " "    0.638               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150883109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.912 " "Worst-case minimum pulse width slack is -0.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.912             -22.960 reset  " "   -0.912             -22.960 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100             -10.501 clk_fpga  " "   -0.100             -10.501 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150883112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150883112 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702150884287 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702150884287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5092 " "Peak virtual memory: 5092 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702150884347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 16:41:24 2023 " "Processing ended: Sat Dec  9 16:41:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702150884347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702150884347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702150884347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702150884347 ""}
