<stg><name>attention</name>


<trans_list>

<trans id="404" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="16" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="40" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:0  %attn_weights_V_0_3_0_6 = alloca i40

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3_0_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:1  %attn_weights_V_0_2_0_6 = alloca i40

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2_0_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="40" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:2  %attn_weights_V_0_1_0_6 = alloca i40

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1_0_6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="40" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:3  %attn_weights_V_0_0_0_6 = alloca i40

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0_0_6"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="40" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:4  %attn_weights_V_2_3_0_4 = alloca i40

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_3_0_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="40" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:5  %attn_weights_V_2_2_0_4 = alloca i40

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_2_0_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="40" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:6  %attn_weights_V_2_1_0_4 = alloca i40

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_1_0_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="40" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:7  %attn_weights_V_2_0_0_4 = alloca i40

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_0_0_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="40" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:8  %attn_weights_V_1_3_0_4 = alloca i40

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_3_0_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="40" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:9  %attn_weights_V_1_2_0_4 = alloca i40

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_2_0_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="40" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:10  %attn_weights_V_1_1_0_4 = alloca i40

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_1_0_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="40" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:11  %attn_weights_V_1_0_0_4 = alloca i40

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_0_0_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:12  %q_proj_re_0_V = alloca [16 x i40], align 8

]]></Node>
<StgValue><ssdm name="q_proj_re_0_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:13  %k_proj_re_0_V = alloca [16 x i40], align 8

]]></Node>
<StgValue><ssdm name="k_proj_re_0_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:14  %v_proj_re_0_V = alloca [16 x i40], align 8

]]></Node>
<StgValue><ssdm name="v_proj_re_0_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:15  %k_cache_upd_0_V = alloca [12 x i40], align 8

]]></Node>
<StgValue><ssdm name="k_cache_upd_0_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:16  %k_cache_upd_1_V = alloca [12 x i40], align 8

]]></Node>
<StgValue><ssdm name="k_cache_upd_1_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:17  %k_cache_upd_2_V = alloca [12 x i40], align 8

]]></Node>
<StgValue><ssdm name="k_cache_upd_2_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:18  %k_cache_upd_3_V = alloca [12 x i40], align 8

]]></Node>
<StgValue><ssdm name="k_cache_upd_3_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:19  %v_cache_upd_0_V = alloca [12 x i40], align 8

]]></Node>
<StgValue><ssdm name="v_cache_upd_0_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:20  %v_cache_upd_1_V = alloca [12 x i40], align 8

]]></Node>
<StgValue><ssdm name="v_cache_upd_1_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:21  %v_cache_upd_2_V = alloca [12 x i40], align 8

]]></Node>
<StgValue><ssdm name="v_cache_upd_2_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:22  %v_cache_upd_3_V = alloca [12 x i40], align 8

]]></Node>
<StgValue><ssdm name="v_cache_upd_3_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:23  %k_proj_transposed_0 = alloca [16 x i40], align 8

]]></Node>
<StgValue><ssdm name="k_proj_transposed_0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:24  %k_proj_transposed_1 = alloca [16 x i40], align 8

]]></Node>
<StgValue><ssdm name="k_proj_transposed_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:25  %k_proj_transposed_2 = alloca [16 x i40], align 8

]]></Node>
<StgValue><ssdm name="k_proj_transposed_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:26  %attn_output_2D_0_V = alloca [16 x i40], align 8

]]></Node>
<StgValue><ssdm name="attn_output_2D_0_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
arrayctor.loop.preheader:27  call fastcc void @"rms_norm<16>"([16 x i40]* %hidden_states_0_V, [16 x i40]* @ln_weight_in_V)

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:46  call fastcc void @init_2d_mem([16 x i40]* %q_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:47  call fastcc void @init_2d_mem([16 x i40]* %k_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:48  call fastcc void @init_2d_mem([16 x i40]* %v_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln120"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
arrayctor.loop.preheader:27  call fastcc void @"rms_norm<16>"([16 x i40]* %hidden_states_0_V, [16 x i40]* @ln_weight_in_V)

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:46  call fastcc void @init_2d_mem([16 x i40]* %q_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:47  call fastcc void @init_2d_mem([16 x i40]* %k_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:48  call fastcc void @init_2d_mem([16 x i40]* %v_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln120"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="168" op_0_bw="168" op_1_bw="40" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayctor.loop.preheader:28  %call_ret2 = call fastcc { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @quantize_activation([16 x i40]* %hidden_states_0_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="168" op_0_bw="168" op_1_bw="40" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayctor.loop.preheader:28  %call_ret2 = call fastcc { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @quantize_activation([16 x i40]* %hidden_states_0_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="40" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:29  %scales_0_V = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="scales_0_V"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:30  %quantized_hidden_sta = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:31  %quantized_hidden_sta_1 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 2

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:32  %quantized_hidden_sta_2 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 3

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:33  %quantized_hidden_sta_3 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 4

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_3"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:34  %quantized_hidden_sta_4 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 5

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_4"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:35  %quantized_hidden_sta_5 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 6

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_5"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:36  %quantized_hidden_sta_6 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 7

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_6"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:37  %quantized_hidden_sta_7 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 8

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_7"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:38  %quantized_hidden_sta_8 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 9

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_8"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:39  %quantized_hidden_sta_9 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 10

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_9"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:40  %quantized_hidden_sta_15 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 11

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_15"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:41  %quantized_hidden_sta_10 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 12

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_10"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:42  %quantized_hidden_sta_11 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 13

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_11"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:43  %quantized_hidden_sta_12 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 14

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_12"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:44  %quantized_hidden_sta_13 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 15

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_13"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="168">
<![CDATA[
arrayctor.loop.preheader:45  %quantized_hidden_sta_14 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 16

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="40" op_18_bw="40" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="22" op_24_bw="0">
<![CDATA[
arrayctor.loop.preheader:49  call fastcc void @linear_forward_no_mu(i8 %quantized_hidden_sta, i8 %quantized_hidden_sta_1, i8 %quantized_hidden_sta_2, i8 %quantized_hidden_sta_3, i8 %quantized_hidden_sta_4, i8 %quantized_hidden_sta_5, i8 %quantized_hidden_sta_6, i8 %quantized_hidden_sta_7, i8 %quantized_hidden_sta_8, i8 %quantized_hidden_sta_9, i8 %quantized_hidden_sta_15, i8 %quantized_hidden_sta_10, i8 %quantized_hidden_sta_11, i8 %quantized_hidden_sta_12, i8 %quantized_hidden_sta_13, i8 %quantized_hidden_sta_14, [16 x i40]* %q_proj_re_0_V, i40 %scales_0_V, [16 x i8]* @q_weights_0, [16 x i8]* @q_weights_1, [16 x i8]* @q_weights_2, [16 x i8]* @q_weights_3, i22 1256162)

]]></Node>
<StgValue><ssdm name="call_ln122"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="40" op_18_bw="40" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="22" op_24_bw="0">
<![CDATA[
arrayctor.loop.preheader:50  call fastcc void @linear_forward_no_mu(i8 %quantized_hidden_sta, i8 %quantized_hidden_sta_1, i8 %quantized_hidden_sta_2, i8 %quantized_hidden_sta_3, i8 %quantized_hidden_sta_4, i8 %quantized_hidden_sta_5, i8 %quantized_hidden_sta_6, i8 %quantized_hidden_sta_7, i8 %quantized_hidden_sta_8, i8 %quantized_hidden_sta_9, i8 %quantized_hidden_sta_15, i8 %quantized_hidden_sta_10, i8 %quantized_hidden_sta_11, i8 %quantized_hidden_sta_12, i8 %quantized_hidden_sta_13, i8 %quantized_hidden_sta_14, [16 x i40]* %k_proj_re_0_V, i40 %scales_0_V, [16 x i8]* @k_weights_0, [16 x i8]* @k_weights_1, [16 x i8]* @k_weights_2, [16 x i8]* @k_weights_3, i22 1234323)

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="40" op_18_bw="40" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="22" op_24_bw="0">
<![CDATA[
arrayctor.loop.preheader:49  call fastcc void @linear_forward_no_mu(i8 %quantized_hidden_sta, i8 %quantized_hidden_sta_1, i8 %quantized_hidden_sta_2, i8 %quantized_hidden_sta_3, i8 %quantized_hidden_sta_4, i8 %quantized_hidden_sta_5, i8 %quantized_hidden_sta_6, i8 %quantized_hidden_sta_7, i8 %quantized_hidden_sta_8, i8 %quantized_hidden_sta_9, i8 %quantized_hidden_sta_15, i8 %quantized_hidden_sta_10, i8 %quantized_hidden_sta_11, i8 %quantized_hidden_sta_12, i8 %quantized_hidden_sta_13, i8 %quantized_hidden_sta_14, [16 x i40]* %q_proj_re_0_V, i40 %scales_0_V, [16 x i8]* @q_weights_0, [16 x i8]* @q_weights_1, [16 x i8]* @q_weights_2, [16 x i8]* @q_weights_3, i22 1256162)

]]></Node>
<StgValue><ssdm name="call_ln122"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="40" op_18_bw="40" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="22" op_24_bw="0">
<![CDATA[
arrayctor.loop.preheader:50  call fastcc void @linear_forward_no_mu(i8 %quantized_hidden_sta, i8 %quantized_hidden_sta_1, i8 %quantized_hidden_sta_2, i8 %quantized_hidden_sta_3, i8 %quantized_hidden_sta_4, i8 %quantized_hidden_sta_5, i8 %quantized_hidden_sta_6, i8 %quantized_hidden_sta_7, i8 %quantized_hidden_sta_8, i8 %quantized_hidden_sta_9, i8 %quantized_hidden_sta_15, i8 %quantized_hidden_sta_10, i8 %quantized_hidden_sta_11, i8 %quantized_hidden_sta_12, i8 %quantized_hidden_sta_13, i8 %quantized_hidden_sta_14, [16 x i40]* %k_proj_re_0_V, i40 %scales_0_V, [16 x i8]* @k_weights_0, [16 x i8]* @k_weights_1, [16 x i8]* @k_weights_2, [16 x i8]* @k_weights_3, i22 1234323)

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="40" op_18_bw="40" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="22" op_24_bw="0">
<![CDATA[
arrayctor.loop.preheader:51  call fastcc void @linear_forward_no_mu(i8 %quantized_hidden_sta, i8 %quantized_hidden_sta_1, i8 %quantized_hidden_sta_2, i8 %quantized_hidden_sta_3, i8 %quantized_hidden_sta_4, i8 %quantized_hidden_sta_5, i8 %quantized_hidden_sta_6, i8 %quantized_hidden_sta_7, i8 %quantized_hidden_sta_8, i8 %quantized_hidden_sta_9, i8 %quantized_hidden_sta_15, i8 %quantized_hidden_sta_10, i8 %quantized_hidden_sta_11, i8 %quantized_hidden_sta_12, i8 %quantized_hidden_sta_13, i8 %quantized_hidden_sta_14, [16 x i40]* %v_proj_re_0_V, i40 %scales_0_V, [16 x i8]* @v_weights_0, [16 x i8]* @v_weights_1, [16 x i8]* @v_weights_2, [16 x i8]* @v_weights_3, i22 716061)

]]></Node>
<StgValue><ssdm name="call_ln136"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="640" op_0_bw="640" op_1_bw="40" op_2_bw="0">
<![CDATA[
arrayctor.loop.preheader:52  %call_ret3 = call fastcc { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } @reshape_2D_to_3D([16 x i40]* %q_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="640" op_0_bw="640" op_1_bw="40" op_2_bw="0">
<![CDATA[
arrayctor.loop.preheader:69  %call_ret4 = call fastcc { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } @reshape_2D_to_3D([16 x i40]* %k_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="40" op_18_bw="40" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="22" op_24_bw="0">
<![CDATA[
arrayctor.loop.preheader:51  call fastcc void @linear_forward_no_mu(i8 %quantized_hidden_sta, i8 %quantized_hidden_sta_1, i8 %quantized_hidden_sta_2, i8 %quantized_hidden_sta_3, i8 %quantized_hidden_sta_4, i8 %quantized_hidden_sta_5, i8 %quantized_hidden_sta_6, i8 %quantized_hidden_sta_7, i8 %quantized_hidden_sta_8, i8 %quantized_hidden_sta_9, i8 %quantized_hidden_sta_15, i8 %quantized_hidden_sta_10, i8 %quantized_hidden_sta_11, i8 %quantized_hidden_sta_12, i8 %quantized_hidden_sta_13, i8 %quantized_hidden_sta_14, [16 x i40]* %v_proj_re_0_V, i40 %scales_0_V, [16 x i8]* @v_weights_0, [16 x i8]* @v_weights_1, [16 x i8]* @v_weights_2, [16 x i8]* @v_weights_3, i22 716061)

]]></Node>
<StgValue><ssdm name="call_ln136"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="640" op_0_bw="640" op_1_bw="40" op_2_bw="0">
<![CDATA[
arrayctor.loop.preheader:52  %call_ret3 = call fastcc { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } @reshape_2D_to_3D([16 x i40]* %q_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:53  %q_proj_V_0 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 0

]]></Node>
<StgValue><ssdm name="q_proj_V_0"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:54  %q_proj_V_0_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 1

]]></Node>
<StgValue><ssdm name="q_proj_V_0_1"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:55  %q_proj_V_0_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 2

]]></Node>
<StgValue><ssdm name="q_proj_V_0_2"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:56  %q_proj_V_0_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 3

]]></Node>
<StgValue><ssdm name="q_proj_V_0_3"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:57  %q_proj_V_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 4

]]></Node>
<StgValue><ssdm name="q_proj_V_1"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:58  %q_proj_V_1_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 5

]]></Node>
<StgValue><ssdm name="q_proj_V_1_1"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:59  %q_proj_V_1_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 6

]]></Node>
<StgValue><ssdm name="q_proj_V_1_2"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:60  %q_proj_V_1_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 7

]]></Node>
<StgValue><ssdm name="q_proj_V_1_3"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:61  %q_proj_V_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 8

]]></Node>
<StgValue><ssdm name="q_proj_V_2"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:62  %q_proj_V_2_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 9

]]></Node>
<StgValue><ssdm name="q_proj_V_2_1"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:63  %q_proj_V_2_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 10

]]></Node>
<StgValue><ssdm name="q_proj_V_2_2"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:64  %q_proj_V_2_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 11

]]></Node>
<StgValue><ssdm name="q_proj_V_2_3"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:65  %q_proj_V_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 12

]]></Node>
<StgValue><ssdm name="q_proj_V_3"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:66  %q_proj_V_3_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 13

]]></Node>
<StgValue><ssdm name="q_proj_V_3_1"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:67  %q_proj_V_3_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 14

]]></Node>
<StgValue><ssdm name="q_proj_V_3_2"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:68  %q_proj_V_3_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret3, 15

]]></Node>
<StgValue><ssdm name="q_proj_V_3_3"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="640" op_0_bw="640" op_1_bw="40" op_2_bw="0">
<![CDATA[
arrayctor.loop.preheader:69  %call_ret4 = call fastcc { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } @reshape_2D_to_3D([16 x i40]* %k_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:70  %k_proj_V_0 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 0

]]></Node>
<StgValue><ssdm name="k_proj_V_0"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:71  %k_proj_V_0_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 1

]]></Node>
<StgValue><ssdm name="k_proj_V_0_1"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:72  %k_proj_V_0_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 2

]]></Node>
<StgValue><ssdm name="k_proj_V_0_2"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:73  %k_proj_V_0_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 3

]]></Node>
<StgValue><ssdm name="k_proj_V_0_3"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:74  %k_proj_V_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 4

]]></Node>
<StgValue><ssdm name="k_proj_V_1"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:75  %k_proj_V_1_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 5

]]></Node>
<StgValue><ssdm name="k_proj_V_1_1"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:76  %k_proj_V_1_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 6

]]></Node>
<StgValue><ssdm name="k_proj_V_1_2"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:77  %k_proj_V_1_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 7

]]></Node>
<StgValue><ssdm name="k_proj_V_1_3"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:78  %k_proj_V_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 8

]]></Node>
<StgValue><ssdm name="k_proj_V_2"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:79  %k_proj_V_2_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 9

]]></Node>
<StgValue><ssdm name="k_proj_V_2_1"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:80  %k_proj_V_2_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 10

]]></Node>
<StgValue><ssdm name="k_proj_V_2_2"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:81  %k_proj_V_2_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 11

]]></Node>
<StgValue><ssdm name="k_proj_V_2_3"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:82  %k_proj_V_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 12

]]></Node>
<StgValue><ssdm name="k_proj_V_3"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:83  %k_proj_V_3_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 13

]]></Node>
<StgValue><ssdm name="k_proj_V_3_1"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:84  %k_proj_V_3_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 14

]]></Node>
<StgValue><ssdm name="k_proj_V_3_2"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:85  %k_proj_V_3_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret4, 15

]]></Node>
<StgValue><ssdm name="k_proj_V_3_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="640" op_0_bw="640" op_1_bw="40" op_2_bw="0">
<![CDATA[
arrayctor.loop.preheader:86  %call_ret5 = call fastcc { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } @reshape_2D_to_3D([16 x i40]* %v_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1280" op_0_bw="1280" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="40" op_6_bw="40" op_7_bw="40" op_8_bw="40" op_9_bw="40" op_10_bw="40" op_11_bw="40" op_12_bw="40" op_13_bw="40" op_14_bw="40" op_15_bw="40" op_16_bw="40" op_17_bw="40" op_18_bw="40" op_19_bw="40" op_20_bw="40" op_21_bw="40" op_22_bw="40" op_23_bw="40" op_24_bw="40" op_25_bw="40" op_26_bw="40" op_27_bw="40" op_28_bw="40" op_29_bw="40" op_30_bw="40" op_31_bw="40" op_32_bw="40" op_33_bw="18" op_34_bw="16">
<![CDATA[
arrayctor.loop.preheader:103  %call_ret1 = call fastcc { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } @apply_rotary_pos_emb(i40 %q_proj_V_0, i40 %q_proj_V_0_1, i40 %q_proj_V_0_2, i40 %q_proj_V_0_3, i40 %q_proj_V_1, i40 %q_proj_V_1_1, i40 %q_proj_V_1_2, i40 %q_proj_V_1_3, i40 %q_proj_V_2, i40 %q_proj_V_2_1, i40 %q_proj_V_2_2, i40 %q_proj_V_2_3, i40 %q_proj_V_3, i40 %q_proj_V_3_1, i40 %q_proj_V_3_2, i40 %q_proj_V_3_3, i40 %k_proj_V_0, i40 %k_proj_V_0_1, i40 %k_proj_V_0_2, i40 %k_proj_V_0_3, i40 %k_proj_V_1, i40 %k_proj_V_1_1, i40 %k_proj_V_1_2, i40 %k_proj_V_1_3, i40 %k_proj_V_2, i40 %k_proj_V_2_1, i40 %k_proj_V_2_2, i40 %k_proj_V_2_3, i40 %k_proj_V_3, i40 %k_proj_V_3_1, i40 %k_proj_V_3_2, i40 %k_proj_V_3_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="128" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="640" op_0_bw="640" op_1_bw="40" op_2_bw="0">
<![CDATA[
arrayctor.loop.preheader:86  %call_ret5 = call fastcc { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } @reshape_2D_to_3D([16 x i40]* %v_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:87  %v_proj_V_0 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 0

]]></Node>
<StgValue><ssdm name="v_proj_V_0"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:88  %v_proj_V_0_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 1

]]></Node>
<StgValue><ssdm name="v_proj_V_0_1"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:89  %v_proj_V_0_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 2

]]></Node>
<StgValue><ssdm name="v_proj_V_0_2"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:90  %v_proj_V_0_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 3

]]></Node>
<StgValue><ssdm name="v_proj_V_0_3"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:91  %v_proj_V_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 4

]]></Node>
<StgValue><ssdm name="v_proj_V_1"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:92  %v_proj_V_1_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 5

]]></Node>
<StgValue><ssdm name="v_proj_V_1_1"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:93  %v_proj_V_1_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 6

]]></Node>
<StgValue><ssdm name="v_proj_V_1_2"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:94  %v_proj_V_1_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 7

]]></Node>
<StgValue><ssdm name="v_proj_V_1_3"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:95  %v_proj_V_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 8

]]></Node>
<StgValue><ssdm name="v_proj_V_2"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:96  %v_proj_V_2_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 9

]]></Node>
<StgValue><ssdm name="v_proj_V_2_1"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:97  %v_proj_V_2_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 10

]]></Node>
<StgValue><ssdm name="v_proj_V_2_2"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:98  %v_proj_V_2_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 11

]]></Node>
<StgValue><ssdm name="v_proj_V_2_3"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:99  %v_proj_V_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 12

]]></Node>
<StgValue><ssdm name="v_proj_V_3"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:100  %v_proj_V_3_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 13

]]></Node>
<StgValue><ssdm name="v_proj_V_3_1"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:101  %v_proj_V_3_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 14

]]></Node>
<StgValue><ssdm name="v_proj_V_3_2"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="40" op_0_bw="640">
<![CDATA[
arrayctor.loop.preheader:102  %v_proj_V_3_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret5, 15

]]></Node>
<StgValue><ssdm name="v_proj_V_3_3"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1280" op_0_bw="1280" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="40" op_6_bw="40" op_7_bw="40" op_8_bw="40" op_9_bw="40" op_10_bw="40" op_11_bw="40" op_12_bw="40" op_13_bw="40" op_14_bw="40" op_15_bw="40" op_16_bw="40" op_17_bw="40" op_18_bw="40" op_19_bw="40" op_20_bw="40" op_21_bw="40" op_22_bw="40" op_23_bw="40" op_24_bw="40" op_25_bw="40" op_26_bw="40" op_27_bw="40" op_28_bw="40" op_29_bw="40" op_30_bw="40" op_31_bw="40" op_32_bw="40" op_33_bw="18" op_34_bw="16">
<![CDATA[
arrayctor.loop.preheader:103  %call_ret1 = call fastcc { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } @apply_rotary_pos_emb(i40 %q_proj_V_0, i40 %q_proj_V_0_1, i40 %q_proj_V_0_2, i40 %q_proj_V_0_3, i40 %q_proj_V_1, i40 %q_proj_V_1_1, i40 %q_proj_V_1_2, i40 %q_proj_V_1_3, i40 %q_proj_V_2, i40 %q_proj_V_2_1, i40 %q_proj_V_2_2, i40 %q_proj_V_2_3, i40 %q_proj_V_3, i40 %q_proj_V_3_1, i40 %q_proj_V_3_2, i40 %q_proj_V_3_3, i40 %k_proj_V_0, i40 %k_proj_V_0_1, i40 %k_proj_V_0_2, i40 %k_proj_V_0_3, i40 %k_proj_V_1, i40 %k_proj_V_1_1, i40 %k_proj_V_1_2, i40 %k_proj_V_1_3, i40 %k_proj_V_2, i40 %k_proj_V_2_1, i40 %k_proj_V_2_2, i40 %k_proj_V_2_3, i40 %k_proj_V_3, i40 %k_proj_V_3_1, i40 %k_proj_V_3_2, i40 %k_proj_V_3_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:104  %q_embed_V_0 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="q_embed_V_0"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:105  %q_embed_V_0_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="q_embed_V_0_1"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:106  %q_embed_V_0_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="q_embed_V_0_2"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:107  %q_embed_V_0_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="q_embed_V_0_3"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:108  %q_embed_V_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="q_embed_V_1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:109  %q_embed_V_1_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="q_embed_V_1_1"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:110  %q_embed_V_1_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="q_embed_V_1_2"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:111  %q_embed_V_1_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="q_embed_V_1_3"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:112  %q_embed_V_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 8

]]></Node>
<StgValue><ssdm name="q_embed_V_2"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:113  %q_embed_V_2_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 9

]]></Node>
<StgValue><ssdm name="q_embed_V_2_1"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:114  %q_embed_V_2_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 10

]]></Node>
<StgValue><ssdm name="q_embed_V_2_2"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:115  %q_embed_V_2_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 11

]]></Node>
<StgValue><ssdm name="q_embed_V_2_3"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:116  %q_embed_V_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 12

]]></Node>
<StgValue><ssdm name="q_embed_V_3"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:117  %q_embed_V_3_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 13

]]></Node>
<StgValue><ssdm name="q_embed_V_3_1"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:118  %q_embed_V_3_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 14

]]></Node>
<StgValue><ssdm name="q_embed_V_3_2"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:119  %q_embed_V_3_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 15

]]></Node>
<StgValue><ssdm name="q_embed_V_3_3"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:120  %k_embed_V_0 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 16

]]></Node>
<StgValue><ssdm name="k_embed_V_0"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:121  %k_embed_V_0_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 17

]]></Node>
<StgValue><ssdm name="k_embed_V_0_1"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:122  %k_embed_V_0_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 18

]]></Node>
<StgValue><ssdm name="k_embed_V_0_2"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:123  %k_embed_V_0_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 19

]]></Node>
<StgValue><ssdm name="k_embed_V_0_3"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:124  %k_embed_V_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 20

]]></Node>
<StgValue><ssdm name="k_embed_V_1"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:125  %k_embed_V_1_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 21

]]></Node>
<StgValue><ssdm name="k_embed_V_1_1"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:126  %k_embed_V_1_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 22

]]></Node>
<StgValue><ssdm name="k_embed_V_1_2"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:127  %k_embed_V_1_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 23

]]></Node>
<StgValue><ssdm name="k_embed_V_1_3"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:128  %k_embed_V_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 24

]]></Node>
<StgValue><ssdm name="k_embed_V_2"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:129  %k_embed_V_2_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 25

]]></Node>
<StgValue><ssdm name="k_embed_V_2_1"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:130  %k_embed_V_2_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 26

]]></Node>
<StgValue><ssdm name="k_embed_V_2_2"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:131  %k_embed_V_2_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 27

]]></Node>
<StgValue><ssdm name="k_embed_V_2_3"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:132  %k_embed_V_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 28

]]></Node>
<StgValue><ssdm name="k_embed_V_3"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:133  %k_embed_V_3_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 29

]]></Node>
<StgValue><ssdm name="k_embed_V_3_1"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:134  %k_embed_V_3_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 30

]]></Node>
<StgValue><ssdm name="k_embed_V_3_2"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="40" op_0_bw="1280">
<![CDATA[
arrayctor.loop.preheader:135  %k_embed_V_3_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret1, 31

]]></Node>
<StgValue><ssdm name="k_embed_V_3_3"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="40" op_6_bw="40" op_7_bw="40" op_8_bw="40" op_9_bw="40" op_10_bw="40" op_11_bw="40" op_12_bw="40" op_13_bw="40" op_14_bw="40" op_15_bw="40" op_16_bw="40" op_17_bw="40" op_18_bw="40" op_19_bw="40" op_20_bw="40" op_21_bw="40" op_22_bw="40" op_23_bw="40" op_24_bw="40">
<![CDATA[
arrayctor.loop.preheader:136  call fastcc void @cache_update([8 x i40]* @k_cache_V_0, [8 x i40]* @k_cache_V_1, [8 x i40]* @k_cache_V_2, [8 x i40]* @k_cache_V_3, [12 x i40]* %k_cache_upd_0_V, [12 x i40]* %k_cache_upd_1_V, [12 x i40]* %k_cache_upd_2_V, [12 x i40]* %k_cache_upd_3_V, i40 %k_embed_V_0, i40 %k_embed_V_0_1, i40 %k_embed_V_0_2, i40 %k_embed_V_0_3, i40 %k_embed_V_1, i40 %k_embed_V_1_1, i40 %k_embed_V_1_2, i40 %k_embed_V_1_3, i40 %k_embed_V_2, i40 %k_embed_V_2_1, i40 %k_embed_V_2_2, i40 %k_embed_V_2_3, i40 %k_embed_V_3, i40 %k_embed_V_3_1, i40 %k_embed_V_3_2, i40 %k_embed_V_3_3)

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="179" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="40" op_6_bw="40" op_7_bw="40" op_8_bw="40" op_9_bw="40" op_10_bw="40" op_11_bw="40" op_12_bw="40" op_13_bw="40" op_14_bw="40" op_15_bw="40" op_16_bw="40" op_17_bw="40" op_18_bw="40" op_19_bw="40" op_20_bw="40" op_21_bw="40" op_22_bw="40" op_23_bw="40" op_24_bw="40">
<![CDATA[
arrayctor.loop.preheader:136  call fastcc void @cache_update([8 x i40]* @k_cache_V_0, [8 x i40]* @k_cache_V_1, [8 x i40]* @k_cache_V_2, [8 x i40]* @k_cache_V_3, [12 x i40]* %k_cache_upd_0_V, [12 x i40]* %k_cache_upd_1_V, [12 x i40]* %k_cache_upd_2_V, [12 x i40]* %k_cache_upd_3_V, i40 %k_embed_V_0, i40 %k_embed_V_0_1, i40 %k_embed_V_0_2, i40 %k_embed_V_0_3, i40 %k_embed_V_1, i40 %k_embed_V_1_1, i40 %k_embed_V_1_2, i40 %k_embed_V_1_3, i40 %k_embed_V_2, i40 %k_embed_V_2_1, i40 %k_embed_V_2_2, i40 %k_embed_V_2_3, i40 %k_embed_V_3, i40 %k_embed_V_3_1, i40 %k_embed_V_3_2, i40 %k_embed_V_3_3)

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="180" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="40" op_6_bw="40" op_7_bw="40" op_8_bw="40" op_9_bw="40" op_10_bw="40" op_11_bw="40" op_12_bw="40" op_13_bw="40" op_14_bw="40" op_15_bw="40" op_16_bw="40" op_17_bw="40" op_18_bw="40" op_19_bw="40" op_20_bw="40" op_21_bw="40" op_22_bw="40" op_23_bw="40" op_24_bw="40">
<![CDATA[
arrayctor.loop.preheader:137  call fastcc void @cache_update([8 x i40]* @v_cache_V_0, [8 x i40]* @v_cache_V_1, [8 x i40]* @v_cache_V_2, [8 x i40]* @v_cache_V_3, [12 x i40]* %v_cache_upd_0_V, [12 x i40]* %v_cache_upd_1_V, [12 x i40]* %v_cache_upd_2_V, [12 x i40]* %v_cache_upd_3_V, i40 %v_proj_V_0, i40 %v_proj_V_0_1, i40 %v_proj_V_0_2, i40 %v_proj_V_0_3, i40 %v_proj_V_1, i40 %v_proj_V_1_1, i40 %v_proj_V_1_2, i40 %v_proj_V_1_3, i40 %v_proj_V_2, i40 %v_proj_V_2_1, i40 %v_proj_V_2_2, i40 %v_proj_V_2_3, i40 %v_proj_V_3, i40 %v_proj_V_3_1, i40 %v_proj_V_3_2, i40 %v_proj_V_3_3)

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="40" op_6_bw="40" op_7_bw="40" op_8_bw="0">
<![CDATA[
arrayctor.loop.preheader:138  call fastcc void @transpose_last_two_d([12 x i40]* %k_cache_upd_0_V, [12 x i40]* %k_cache_upd_1_V, [12 x i40]* %k_cache_upd_2_V, [12 x i40]* %k_cache_upd_3_V, [16 x i40]* %k_proj_transposed_0, [16 x i40]* %k_proj_transposed_1, [16 x i40]* %k_proj_transposed_2)

]]></Node>
<StgValue><ssdm name="call_ln168"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="182" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="40" op_6_bw="40" op_7_bw="40" op_8_bw="40" op_9_bw="40" op_10_bw="40" op_11_bw="40" op_12_bw="40" op_13_bw="40" op_14_bw="40" op_15_bw="40" op_16_bw="40" op_17_bw="40" op_18_bw="40" op_19_bw="40" op_20_bw="40" op_21_bw="40" op_22_bw="40" op_23_bw="40" op_24_bw="40">
<![CDATA[
arrayctor.loop.preheader:137  call fastcc void @cache_update([8 x i40]* @v_cache_V_0, [8 x i40]* @v_cache_V_1, [8 x i40]* @v_cache_V_2, [8 x i40]* @v_cache_V_3, [12 x i40]* %v_cache_upd_0_V, [12 x i40]* %v_cache_upd_1_V, [12 x i40]* %v_cache_upd_2_V, [12 x i40]* %v_cache_upd_3_V, i40 %v_proj_V_0, i40 %v_proj_V_0_1, i40 %v_proj_V_0_2, i40 %v_proj_V_0_3, i40 %v_proj_V_1, i40 %v_proj_V_1_1, i40 %v_proj_V_1_2, i40 %v_proj_V_1_3, i40 %v_proj_V_2, i40 %v_proj_V_2_1, i40 %v_proj_V_2_2, i40 %v_proj_V_2_3, i40 %v_proj_V_3, i40 %v_proj_V_3_1, i40 %v_proj_V_3_2, i40 %v_proj_V_3_3)

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="40" op_6_bw="40" op_7_bw="40" op_8_bw="0">
<![CDATA[
arrayctor.loop.preheader:138  call fastcc void @transpose_last_two_d([12 x i40]* %k_cache_upd_0_V, [12 x i40]* %k_cache_upd_1_V, [12 x i40]* %k_cache_upd_2_V, [12 x i40]* %k_cache_upd_3_V, [16 x i40]* %k_proj_transposed_0, [16 x i40]* %k_proj_transposed_1, [16 x i40]* %k_proj_transposed_2)

]]></Node>
<StgValue><ssdm name="call_ln168"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="184" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="480" op_0_bw="480" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="40" op_6_bw="40" op_7_bw="40" op_8_bw="40" op_9_bw="40" op_10_bw="40" op_11_bw="40" op_12_bw="40" op_13_bw="40" op_14_bw="40" op_15_bw="40" op_16_bw="40" op_17_bw="40" op_18_bw="40" op_19_bw="40" op_20_bw="0">
<![CDATA[
arrayctor.loop.preheader:139  %call_ret = call fastcc { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } @GEMM_3D_float(i40 %q_embed_V_0, i40 %q_embed_V_0_1, i40 %q_embed_V_0_2, i40 %q_embed_V_0_3, i40 %q_embed_V_1, i40 %q_embed_V_1_1, i40 %q_embed_V_1_2, i40 %q_embed_V_1_3, i40 %q_embed_V_2, i40 %q_embed_V_2_1, i40 %q_embed_V_2_2, i40 %q_embed_V_2_3, i40 %q_embed_V_3, i40 %q_embed_V_3_1, i40 %q_embed_V_3_2, i40 %q_embed_V_3_3, [16 x i40]* %k_proj_transposed_0, [16 x i40]* %k_proj_transposed_1, [16 x i40]* %k_proj_transposed_2)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="185" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="480" op_0_bw="480" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="40" op_6_bw="40" op_7_bw="40" op_8_bw="40" op_9_bw="40" op_10_bw="40" op_11_bw="40" op_12_bw="40" op_13_bw="40" op_14_bw="40" op_15_bw="40" op_16_bw="40" op_17_bw="40" op_18_bw="40" op_19_bw="40" op_20_bw="0">
<![CDATA[
arrayctor.loop.preheader:139  %call_ret = call fastcc { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } @GEMM_3D_float(i40 %q_embed_V_0, i40 %q_embed_V_0_1, i40 %q_embed_V_0_2, i40 %q_embed_V_0_3, i40 %q_embed_V_1, i40 %q_embed_V_1_1, i40 %q_embed_V_1_2, i40 %q_embed_V_1_3, i40 %q_embed_V_2, i40 %q_embed_V_2_1, i40 %q_embed_V_2_2, i40 %q_embed_V_2_3, i40 %q_embed_V_3, i40 %q_embed_V_3_1, i40 %q_embed_V_3_2, i40 %q_embed_V_3_3, [16 x i40]* %k_proj_transposed_0, [16 x i40]* %k_proj_transposed_1, [16 x i40]* %k_proj_transposed_2)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="40" op_0_bw="480">
<![CDATA[
arrayctor.loop.preheader:140  %attn_weights_V_0_0 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="480">
<![CDATA[
arrayctor.loop.preheader:141  %attn_weights_V_0_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="40" op_0_bw="480">
<![CDATA[
arrayctor.loop.preheader:142  %attn_weights_V_0_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="40" op_0_bw="480">
<![CDATA[
arrayctor.loop.preheader:143  %attn_weights_V_0_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="40" op_0_bw="480">
<![CDATA[
arrayctor.loop.preheader:144  %attn_weights_V_1_0 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_0"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="40" op_0_bw="480">
<![CDATA[
arrayctor.loop.preheader:145  %attn_weights_V_1_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_1"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="40" op_0_bw="480">
<![CDATA[
arrayctor.loop.preheader:146  %attn_weights_V_1_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_2"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="40" op_0_bw="480">
<![CDATA[
arrayctor.loop.preheader:147  %attn_weights_V_1_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_3"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="40" op_0_bw="480">
<![CDATA[
arrayctor.loop.preheader:148  %attn_weights_V_2_0 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_0"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="40" op_0_bw="480">
<![CDATA[
arrayctor.loop.preheader:149  %attn_weights_V_2_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_1"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="40" op_0_bw="480">
<![CDATA[
arrayctor.loop.preheader:150  %attn_weights_V_2_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_2"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="40" op_0_bw="480">
<![CDATA[
arrayctor.loop.preheader:151  %attn_weights_V_2_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_3"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:152  store i40 %attn_weights_V_1_0, i40* %attn_weights_V_1_0_0_4

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:153  store i40 %attn_weights_V_1_1, i40* %attn_weights_V_1_1_0_4

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:154  store i40 %attn_weights_V_1_2, i40* %attn_weights_V_1_2_0_4

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:155  store i40 %attn_weights_V_1_3, i40* %attn_weights_V_1_3_0_4

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:156  store i40 %attn_weights_V_2_0, i40* %attn_weights_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:157  store i40 %attn_weights_V_2_1, i40* %attn_weights_V_2_1_0_4

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:158  store i40 %attn_weights_V_2_2, i40* %attn_weights_V_2_2_0_4

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:159  store i40 %attn_weights_V_2_3, i40* %attn_weights_V_2_3_0_4

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:160  store i40 %attn_weights_V_0_0, i40* %attn_weights_V_0_0_0_6

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:161  store i40 %attn_weights_V_0_1, i40* %attn_weights_V_0_1_0_6

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:162  store i40 %attn_weights_V_0_2, i40* %attn_weights_V_0_2_0_6

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:163  store i40 %attn_weights_V_0_3, i40* %attn_weights_V_0_3_0_6

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.preheader:164  br label %0

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %h_0 = phi i3 [ 0, %arrayctor.loop.preheader ], [ %h_1, %SF_LOOP_2_end ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
:1  %attn_weights_V_0_3_0 = load i40* %attn_weights_V_0_3_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3_0"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
:2  %attn_weights_V_0_2_0 = load i40* %attn_weights_V_0_2_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2_0"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
:3  %attn_weights_V_0_1_0 = load i40* %attn_weights_V_0_1_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1_0"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
:4  %attn_weights_V_0_0_0 = load i40* %attn_weights_V_0_0_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0_0"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %icmp_ln185 = icmp eq i3 %h_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %h_1 = add i3 %h_0, 1

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln185, label %arrayctor.loop81.preheader.preheader, label %SF_LOOP_2_begin

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SF_LOOP_2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln186"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
SF_LOOP_2_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="3">
<![CDATA[
SF_LOOP_2_begin:2  %trunc_ln1265 = trunc i3 %h_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1265"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
SF_LOOP_2_begin:3  br label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.065

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop81.preheader.preheader:0  br label %arrayctor.loop81.preheader

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.065:0  %d_0_0 = phi i2 [ 0, %SF_LOOP_2_begin ], [ %add_ln187, %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.065.backedge ]

]]></Node>
<StgValue><ssdm name="d_0_0"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.065:1  %icmp_ln187 = icmp eq i2 %d_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.065:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.065:3  %add_ln187 = add i2 %d_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.065:4  br i1 %icmp_ln187, label %SF_LOOP_2_end, label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:0  %attn_weights_V_0_3_0_1 = load i40* %attn_weights_V_0_3_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3_0_1"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:1  %attn_weights_V_0_2_0_1 = load i40* %attn_weights_V_0_2_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2_0_1"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:2  %attn_weights_V_0_1_0_1 = load i40* %attn_weights_V_0_1_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1_0_1"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:3  %attn_weights_V_0_0_0_1 = load i40* %attn_weights_V_0_0_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0_0_1"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:4  %attn_weights_V_2_3_0 = load i40* %attn_weights_V_2_3_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_3_0"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:5  %attn_weights_V_2_2_0 = load i40* %attn_weights_V_2_2_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_2_0"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:6  %attn_weights_V_2_1_0 = load i40* %attn_weights_V_2_1_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_1_0"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:7  %attn_weights_V_2_0_0 = load i40* %attn_weights_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_0_0"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:8  %attn_weights_V_1_3_0 = load i40* %attn_weights_V_1_3_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_3_0"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:9  %attn_weights_V_1_2_0 = load i40* %attn_weights_V_1_2_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_2_0"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:10  %attn_weights_V_1_1_0 = load i40* %attn_weights_V_1_1_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_1_0"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:11  %attn_weights_V_1_0_0 = load i40* %attn_weights_V_1_0_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_0_0"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:13  %or_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %d_0_0, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="40" op_6_bw="40" op_7_bw="40" op_8_bw="40" op_9_bw="40" op_10_bw="40" op_11_bw="40" op_12_bw="40" op_13_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:14  %tmp_11 = call i40 @_ssdm_op_Mux.ap_auto.12i40.i4(i40 %attn_weights_V_0_0_0_1, i40 %attn_weights_V_0_1_0_1, i40 %attn_weights_V_0_2_0_1, i40 %attn_weights_V_0_3_0_1, i40 %attn_weights_V_1_0_0, i40 %attn_weights_V_1_1_0, i40 %attn_weights_V_1_2_0, i40 %attn_weights_V_1_3_0, i40 %attn_weights_V_2_0_0, i40 %attn_weights_V_2_1_0, i40 %attn_weights_V_2_2_0, i40 %attn_weights_V_2_3_0, i4 %or_ln)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="56" op_0_bw="56" op_1_bw="40" op_2_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:15  %shl_ln = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_11, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:16  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %tmp_11, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:17  %sub_ln1148 = sub i56 0, %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="39" op_0_bw="39" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:18  %tmp_56 = call i39 @_ssdm_op_PartSelect.i39.i56.i32.i32(i56 %sub_ln1148, i32 17, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="39" op_0_bw="39" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:20  %lshr_ln1148_4 = call i39 @_ssdm_op_PartSelect.i39.i40.i32.i32(i40 %tmp_11, i32 1, i32 39)

]]></Node>
<StgValue><ssdm name="lshr_ln1148_4"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
SF_LOOP_2_end:0  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
SF_LOOP_2_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:12  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln188"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="40" op_0_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:19  %zext_ln1148 = zext i39 %tmp_56 to i40

]]></Node>
<StgValue><ssdm name="zext_ln1148"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="40" op_0_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:21  %zext_ln1148_2 = zext i39 %lshr_ln1148_4 to i40

]]></Node>
<StgValue><ssdm name="zext_ln1148_2"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:22  %sub_ln1148_2 = sub i40 0, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148_2"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:23  %select_ln1148 = select i1 %tmp_106, i40 %sub_ln1148_2, i40 %zext_ln1148_2

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:24  switch i2 %d_0_0, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln188"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
branch1:0  %attn_weights_V_1_3_0_3 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_weights_V_1_3_0, i40 %attn_weights_V_1_3_0, i40 %attn_weights_V_1_3_0, i40 %select_ln1148, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_3_0_3"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
branch1:1  %attn_weights_V_1_2_0_3 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_weights_V_1_2_0, i40 %attn_weights_V_1_2_0, i40 %select_ln1148, i40 %attn_weights_V_1_2_0, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_2_0_3"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
branch1:2  %attn_weights_V_1_1_0_3 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_weights_V_1_1_0, i40 %select_ln1148, i40 %attn_weights_V_1_1_0, i40 %attn_weights_V_1_1_0, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_1_0_3"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
branch1:3  %attn_weights_V_1_0_0_3 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %select_ln1148, i40 %attn_weights_V_1_0_0, i40 %attn_weights_V_1_0_0, i40 %attn_weights_V_1_0_0, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_0_0_3"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="40" op_1_bw="40" op_2_bw="0" op_3_bw="40">
<![CDATA[
branch1:4  store i40 %attn_weights_V_1_0_0_3, i40* %attn_weights_V_1_0_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="40" op_1_bw="40" op_2_bw="0" op_3_bw="40">
<![CDATA[
branch1:5  store i40 %attn_weights_V_1_1_0_3, i40* %attn_weights_V_1_1_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="40" op_1_bw="40" op_2_bw="0" op_3_bw="40">
<![CDATA[
branch1:6  store i40 %attn_weights_V_1_2_0_3, i40* %attn_weights_V_1_2_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="40" op_1_bw="40" op_2_bw="0" op_3_bw="40">
<![CDATA[
branch1:7  store i40 %attn_weights_V_1_3_0_3, i40* %attn_weights_V_1_3_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch1:8  br label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.065.backedge

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
branch0:0  %attn_weights_V_0_3_0_5 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_weights_V_0_3_0_1, i40 %attn_weights_V_0_3_0_1, i40 %attn_weights_V_0_3_0_1, i40 %select_ln1148, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3_0_5"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
branch0:1  %attn_weights_V_0_2_0_5 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_weights_V_0_2_0_1, i40 %attn_weights_V_0_2_0_1, i40 %select_ln1148, i40 %attn_weights_V_0_2_0_1, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2_0_5"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
branch0:2  %attn_weights_V_0_1_0_5 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_weights_V_0_1_0_1, i40 %select_ln1148, i40 %attn_weights_V_0_1_0_1, i40 %attn_weights_V_0_1_0_1, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1_0_5"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
branch0:3  %attn_weights_V_0_0_0_5 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %select_ln1148, i40 %attn_weights_V_0_0_0_1, i40 %attn_weights_V_0_0_0_1, i40 %attn_weights_V_0_0_0_1, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0_0_5"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="40" op_1_bw="40" op_2_bw="0" op_3_bw="40" op_4_bw="40">
<![CDATA[
branch0:4  store i40 %attn_weights_V_0_0_0_5, i40* %attn_weights_V_0_0_0_6

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="40" op_1_bw="40" op_2_bw="0" op_3_bw="40" op_4_bw="40">
<![CDATA[
branch0:5  store i40 %attn_weights_V_0_1_0_5, i40* %attn_weights_V_0_1_0_6

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="40" op_1_bw="40" op_2_bw="0" op_3_bw="40" op_4_bw="40">
<![CDATA[
branch0:6  store i40 %attn_weights_V_0_2_0_5, i40* %attn_weights_V_0_2_0_6

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="40" op_1_bw="40" op_2_bw="0" op_3_bw="40" op_4_bw="40">
<![CDATA[
branch0:7  store i40 %attn_weights_V_0_3_0_5, i40* %attn_weights_V_0_3_0_6

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch0:8  br label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.065.backedge

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
branch2:0  %attn_weights_V_2_3_0_3 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_weights_V_2_3_0, i40 %attn_weights_V_2_3_0, i40 %attn_weights_V_2_3_0, i40 %select_ln1148, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_3_0_3"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
branch2:1  %attn_weights_V_2_2_0_3 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_weights_V_2_2_0, i40 %attn_weights_V_2_2_0, i40 %select_ln1148, i40 %attn_weights_V_2_2_0, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_2_0_3"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
branch2:2  %attn_weights_V_2_1_0_3 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_weights_V_2_1_0, i40 %select_ln1148, i40 %attn_weights_V_2_1_0, i40 %attn_weights_V_2_1_0, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_1_0_3"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
branch2:3  %attn_weights_V_2_0_0_3 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %select_ln1148, i40 %attn_weights_V_2_0_0, i40 %attn_weights_V_2_0_0, i40 %attn_weights_V_2_0_0, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_0_0_3"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="40" op_1_bw="40" op_2_bw="0" op_3_bw="40">
<![CDATA[
branch2:4  store i40 %attn_weights_V_2_0_0_3, i40* %attn_weights_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="40" op_1_bw="40" op_2_bw="0" op_3_bw="40">
<![CDATA[
branch2:5  store i40 %attn_weights_V_2_1_0_3, i40* %attn_weights_V_2_1_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="40" op_1_bw="40" op_2_bw="0" op_3_bw="40">
<![CDATA[
branch2:6  store i40 %attn_weights_V_2_2_0_3, i40* %attn_weights_V_2_2_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="40" op_1_bw="40" op_2_bw="0" op_3_bw="40">
<![CDATA[
branch2:7  store i40 %attn_weights_V_2_3_0_3, i40* %attn_weights_V_2_3_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch2:8  br label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.065.backedge

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.065.backedge:0  br label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.065

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
arrayctor.loop81.preheader:0  %attn_weights_V_0_0_0_3 = phi i40 [ %attn_weights_V_0_0_0_4, %_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0 ], [ %attn_weights_V_0_0_0, %arrayctor.loop81.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0_0_3"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
arrayctor.loop81.preheader:1  %attn_weights_V_0_1_0_3 = phi i40 [ %attn_weights_V_0_1_0_4, %_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0 ], [ %attn_weights_V_0_1_0, %arrayctor.loop81.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1_0_3"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
arrayctor.loop81.preheader:2  %attn_weights_V_0_2_0_3 = phi i40 [ %attn_weights_V_0_2_0_4, %_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0 ], [ %attn_weights_V_0_2_0, %arrayctor.loop81.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2_0_3"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
arrayctor.loop81.preheader:3  %attn_weights_V_0_3_0_3 = phi i40 [ %attn_weights_V_0_3_0_4, %_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0 ], [ %attn_weights_V_0_3_0, %arrayctor.loop81.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3_0_3"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
arrayctor.loop81.preheader:4  %h85_0 = phi i3 [ %h, %_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0 ], [ 0, %arrayctor.loop81.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h85_0"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop81.preheader:5  %icmp_ln192 = icmp eq i3 %h85_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln192"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop81.preheader:6  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop81.preheader:7  %h = add i3 %h85_0, 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop81.preheader:8  br i1 %icmp_ln192, label %ATTN_2D_LOOP_1_begin, label %_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln193"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:1  %trunc_ln1265_1 = trunc i3 %h85_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1265_1"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:2  %tmp_10 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_weights_V_0_0_0_3, i40 %attn_weights_V_0_1_0_3, i40 %attn_weights_V_0_2_0_3, i40 %attn_weights_V_0_3_0_3, i2 %trunc_ln1265_1)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:3  %attn_weights_V_0_3_0_4 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_weights_V_0_3_0_3, i40 %attn_weights_V_0_3_0_3, i40 %attn_weights_V_0_3_0_3, i40 %tmp_10, i2 %trunc_ln1265_1)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3_0_4"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:4  %attn_weights_V_0_2_0_4 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_weights_V_0_2_0_3, i40 %attn_weights_V_0_2_0_3, i40 %tmp_10, i40 %attn_weights_V_0_2_0_3, i2 %trunc_ln1265_1)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2_0_4"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:5  %attn_weights_V_0_1_0_4 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_weights_V_0_1_0_3, i40 %tmp_10, i40 %attn_weights_V_0_1_0_3, i40 %attn_weights_V_0_1_0_3, i2 %trunc_ln1265_1)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1_0_4"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:6  %attn_weights_V_0_0_0_4 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %tmp_10, i40 %attn_weights_V_0_0_0_3, i40 %attn_weights_V_0_0_0_3, i40 %attn_weights_V_0_0_0_3, i2 %trunc_ln1265_1)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0_0_4"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:7  br label %arrayctor.loop81.preheader

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:0  %attn_weights_V_2_3_0_1 = load i40* %attn_weights_V_2_3_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_3_0_1"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:1  %attn_weights_V_2_2_0_1 = load i40* %attn_weights_V_2_2_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_2_0_1"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:2  %attn_weights_V_2_1_0_1 = load i40* %attn_weights_V_2_1_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_1_0_1"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:3  %attn_weights_V_2_0_0_1 = load i40* %attn_weights_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_0_0_1"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:4  %attn_weights_V_1_3_0_1 = load i40* %attn_weights_V_1_3_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_3_0_1"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:5  %attn_weights_V_1_2_0_1 = load i40* %attn_weights_V_1_2_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_2_0_1"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:6  %attn_weights_V_1_1_0_1 = load i40* %attn_weights_V_1_1_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_1_0_1"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:7  %attn_weights_V_1_0_0_1 = load i40* %attn_weights_V_1_0_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_0_0_1"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="480" op_0_bw="480" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="40" op_6_bw="40" op_7_bw="40" op_8_bw="40" op_9_bw="40" op_10_bw="40" op_11_bw="40" op_12_bw="40">
<![CDATA[
ATTN_2D_LOOP_1_begin:8  %call_ret7 = call fastcc { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } @"softmax<1, 4, 3>"(i40 %attn_weights_V_0_0_0_3, i40 %attn_weights_V_0_1_0_3, i40 %attn_weights_V_0_2_0_3, i40 %attn_weights_V_0_3_0_3, i40 %attn_weights_V_1_0_0_1, i40 %attn_weights_V_1_1_0_1, i40 %attn_weights_V_1_2_0_1, i40 %attn_weights_V_1_3_0_1, i40 %attn_weights_V_2_0_0_1, i40 %attn_weights_V_2_1_0_1, i40 %attn_weights_V_2_2_0_1, i40 %attn_weights_V_2_3_0_1)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
ATTN_2D_LOOP_1_begin:38  call fastcc void @init_2d_mem([16 x i40]* %attn_output_2D_0_V)

]]></Node>
<StgValue><ssdm name="call_ln216"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="312" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="480" op_0_bw="480" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="40" op_6_bw="40" op_7_bw="40" op_8_bw="40" op_9_bw="40" op_10_bw="40" op_11_bw="40" op_12_bw="40">
<![CDATA[
ATTN_2D_LOOP_1_begin:8  %call_ret7 = call fastcc { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } @"softmax<1, 4, 3>"(i40 %attn_weights_V_0_0_0_3, i40 %attn_weights_V_0_1_0_3, i40 %attn_weights_V_0_2_0_3, i40 %attn_weights_V_0_3_0_3, i40 %attn_weights_V_1_0_0_1, i40 %attn_weights_V_1_1_0_1, i40 %attn_weights_V_1_2_0_1, i40 %attn_weights_V_1_3_0_1, i40 %attn_weights_V_2_0_0_1, i40 %attn_weights_V_2_1_0_1, i40 %attn_weights_V_2_2_0_1, i40 %attn_weights_V_2_3_0_1)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="40" op_0_bw="480">
<![CDATA[
ATTN_2D_LOOP_1_begin:9  %attn_weights_V_0_0_0_7 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret7, 0

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0_0_7"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="40" op_0_bw="480">
<![CDATA[
ATTN_2D_LOOP_1_begin:10  %attn_weights_V_0_1_0_7 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret7, 1

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1_0_7"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="40" op_0_bw="480">
<![CDATA[
ATTN_2D_LOOP_1_begin:11  %attn_weights_V_0_2_0_7 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret7, 2

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2_0_7"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="40" op_0_bw="480">
<![CDATA[
ATTN_2D_LOOP_1_begin:12  %attn_weights_V_0_3_0_7 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret7, 3

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3_0_7"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="40" op_0_bw="480">
<![CDATA[
ATTN_2D_LOOP_1_begin:13  %attn_weights_V_1_0_0_5 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret7, 4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_0_0_5"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="40" op_0_bw="480">
<![CDATA[
ATTN_2D_LOOP_1_begin:14  %attn_weights_V_1_1_0_5 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret7, 5

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_1_0_5"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="40" op_0_bw="480">
<![CDATA[
ATTN_2D_LOOP_1_begin:15  %attn_weights_V_1_2_0_5 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret7, 6

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_2_0_5"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="480">
<![CDATA[
ATTN_2D_LOOP_1_begin:16  %attn_weights_V_1_3_0_5 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret7, 7

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_3_0_5"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="40" op_0_bw="480">
<![CDATA[
ATTN_2D_LOOP_1_begin:17  %attn_weights_V_2_0_0_5 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret7, 8

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_0_0_5"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="40" op_0_bw="480">
<![CDATA[
ATTN_2D_LOOP_1_begin:18  %attn_weights_V_2_1_0_5 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret7, 9

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_1_0_5"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="40" op_0_bw="480">
<![CDATA[
ATTN_2D_LOOP_1_begin:19  %attn_weights_V_2_2_0_5 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret7, 10

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_2_0_5"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="40" op_0_bw="480">
<![CDATA[
ATTN_2D_LOOP_1_begin:20  %attn_weights_V_2_3_0_5 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret7, 11

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_3_0_5"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="640" op_0_bw="640" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="40" op_6_bw="40" op_7_bw="40" op_8_bw="40" op_9_bw="40" op_10_bw="40" op_11_bw="40" op_12_bw="40" op_13_bw="40" op_14_bw="40" op_15_bw="40" op_16_bw="40" op_17_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:21  %call_ret6 = call fastcc { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } @GEMM_3D_float.1(i40 %attn_weights_V_0_0_0_7, i40 %attn_weights_V_0_1_0_7, i40 %attn_weights_V_0_2_0_7, i40 %attn_weights_V_0_3_0_7, i40 %attn_weights_V_1_0_0_5, i40 %attn_weights_V_1_1_0_5, i40 %attn_weights_V_1_2_0_5, i40 %attn_weights_V_1_3_0_5, i40 %attn_weights_V_2_0_0_5, i40 %attn_weights_V_2_1_0_5, i40 %attn_weights_V_2_2_0_5, i40 %attn_weights_V_2_3_0_5, [12 x i40]* %v_cache_upd_0_V, [12 x i40]* %v_cache_upd_1_V, [12 x i40]* %v_cache_upd_2_V, [12 x i40]* %v_cache_upd_3_V)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
ATTN_2D_LOOP_1_begin:38  call fastcc void @init_2d_mem([16 x i40]* %attn_output_2D_0_V)

]]></Node>
<StgValue><ssdm name="call_ln216"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="327" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="640" op_0_bw="640" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="40" op_6_bw="40" op_7_bw="40" op_8_bw="40" op_9_bw="40" op_10_bw="40" op_11_bw="40" op_12_bw="40" op_13_bw="40" op_14_bw="40" op_15_bw="40" op_16_bw="40" op_17_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:21  %call_ret6 = call fastcc { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } @GEMM_3D_float.1(i40 %attn_weights_V_0_0_0_7, i40 %attn_weights_V_0_1_0_7, i40 %attn_weights_V_0_2_0_7, i40 %attn_weights_V_0_3_0_7, i40 %attn_weights_V_1_0_0_5, i40 %attn_weights_V_1_1_0_5, i40 %attn_weights_V_1_2_0_5, i40 %attn_weights_V_1_3_0_5, i40 %attn_weights_V_2_0_0_5, i40 %attn_weights_V_2_1_0_5, i40 %attn_weights_V_2_2_0_5, i40 %attn_weights_V_2_3_0_5, [12 x i40]* %v_cache_upd_0_V, [12 x i40]* %v_cache_upd_1_V, [12 x i40]* %v_cache_upd_2_V, [12 x i40]* %v_cache_upd_3_V)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:22  %attn_output_0 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 0

]]></Node>
<StgValue><ssdm name="attn_output_0"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:23  %attn_output_0_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 1

]]></Node>
<StgValue><ssdm name="attn_output_0_1"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:24  %attn_output_0_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 2

]]></Node>
<StgValue><ssdm name="attn_output_0_2"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:25  %attn_output_0_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 3

]]></Node>
<StgValue><ssdm name="attn_output_0_3"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:26  %attn_output_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 4

]]></Node>
<StgValue><ssdm name="attn_output_1"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:27  %attn_output_1_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 5

]]></Node>
<StgValue><ssdm name="attn_output_1_1"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:28  %attn_output_1_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 6

]]></Node>
<StgValue><ssdm name="attn_output_1_2"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:29  %attn_output_1_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 7

]]></Node>
<StgValue><ssdm name="attn_output_1_3"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:30  %attn_output_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 8

]]></Node>
<StgValue><ssdm name="attn_output_2"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:31  %attn_output_2_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 9

]]></Node>
<StgValue><ssdm name="attn_output_2_1"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:32  %attn_output_2_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 10

]]></Node>
<StgValue><ssdm name="attn_output_2_2"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:33  %attn_output_2_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 11

]]></Node>
<StgValue><ssdm name="attn_output_2_3"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:34  %attn_output_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 12

]]></Node>
<StgValue><ssdm name="attn_output_3"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:35  %attn_output_3_1 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 13

]]></Node>
<StgValue><ssdm name="attn_output_3_1"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:36  %attn_output_3_2 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 14

]]></Node>
<StgValue><ssdm name="attn_output_3_2"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="40" op_0_bw="640">
<![CDATA[
ATTN_2D_LOOP_1_begin:37  %attn_output_3_3 = extractvalue { i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40, i40 } %call_ret6, 15

]]></Node>
<StgValue><ssdm name="attn_output_3_3"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:39  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:40  br label %1

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="346" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %h100_0_0 = phi i3 [ 0, %ATTN_2D_LOOP_1_begin ], [ %add_ln218, %ATTN_2D_LOOP_2 ]

]]></Node>
<StgValue><ssdm name="h100_0_0"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln218 = icmp eq i3 %h100_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln218"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln218 = add i3 %h100_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln218"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln218, label %ATTN_2D_LOOP_1_end, label %ATTN_2D_LOOP_2

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="2" op_0_bw="3">
<![CDATA[
ATTN_2D_LOOP_2:3  %trunc_ln220 = trunc i3 %h100_0_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln220"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
ATTN_2D_LOOP_2:4  %shl_ln2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln220, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:5  %zext_ln220 = zext i4 %shl_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
ATTN_2D_LOOP_2:6  %tmp_12 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_output_0, i40 %attn_output_0_1, i40 %attn_output_0_2, i40 %attn_output_0_3, i2 %trunc_ln220)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
ATTN_2D_LOOP_2:7  %attn_output_2D_0_V_s = getelementptr [16 x i40]* %attn_output_2D_0_V, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="attn_output_2D_0_V_s"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="40" op_1_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:8  store i40 %tmp_12, i40* %attn_output_2D_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:9  %or_ln220 = or i4 %shl_ln2, 1

]]></Node>
<StgValue><ssdm name="or_ln220"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:10  %zext_ln220_1 = zext i4 %or_ln220 to i64

]]></Node>
<StgValue><ssdm name="zext_ln220_1"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
ATTN_2D_LOOP_2:11  %tmp_13 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_output_1, i40 %attn_output_1_1, i40 %attn_output_1_2, i40 %attn_output_1_3, i2 %trunc_ln220)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="4" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
ATTN_2D_LOOP_2:12  %attn_output_2D_0_V_1 = getelementptr [16 x i40]* %attn_output_2D_0_V, i64 0, i64 %zext_ln220_1

]]></Node>
<StgValue><ssdm name="attn_output_2D_0_V_1"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="40" op_1_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:13  store i40 %tmp_13, i40* %attn_output_2D_0_V_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="362" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_2:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln219"/></StgValue>
</operation>

<operation id="363" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_2:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="364" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ATTN_2D_LOOP_2:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln219"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:14  %or_ln220_1 = or i4 %shl_ln2, 2

]]></Node>
<StgValue><ssdm name="or_ln220_1"/></StgValue>
</operation>

<operation id="366" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:15  %zext_ln220_2 = zext i4 %or_ln220_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln220_2"/></StgValue>
</operation>

<operation id="367" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
ATTN_2D_LOOP_2:16  %tmp_14 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_output_2, i40 %attn_output_2_1, i40 %attn_output_2_2, i40 %attn_output_2_3, i2 %trunc_ln220)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="368" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
ATTN_2D_LOOP_2:17  %attn_output_2D_0_V_2 = getelementptr [16 x i40]* %attn_output_2D_0_V, i64 0, i64 %zext_ln220_2

]]></Node>
<StgValue><ssdm name="attn_output_2D_0_V_2"/></StgValue>
</operation>

<operation id="369" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="40" op_1_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:18  store i40 %tmp_14, i40* %attn_output_2D_0_V_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="370" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:19  %or_ln220_2 = or i4 %shl_ln2, 3

]]></Node>
<StgValue><ssdm name="or_ln220_2"/></StgValue>
</operation>

<operation id="371" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:20  %zext_ln220_3 = zext i4 %or_ln220_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln220_3"/></StgValue>
</operation>

<operation id="372" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
ATTN_2D_LOOP_2:21  %tmp_15 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %attn_output_3, i40 %attn_output_3_1, i40 %attn_output_3_2, i40 %attn_output_3_3, i2 %trunc_ln220)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="373" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
ATTN_2D_LOOP_2:22  %attn_output_2D_0_V_3 = getelementptr [16 x i40]* %attn_output_2D_0_V, i64 0, i64 %zext_ln220_3

]]></Node>
<StgValue><ssdm name="attn_output_2D_0_V_3"/></StgValue>
</operation>

<operation id="374" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="40" op_1_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:23  store i40 %tmp_15, i40* %attn_output_2D_0_V_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="375" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ATTN_2D_LOOP_2:24  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str22, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="376" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
ATTN_2D_LOOP_2:25  br label %1

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="377" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_end:1  call fastcc void @"rms_norm<16>"([16 x i40]* %attn_output_2D_0_V, [16 x i40]* @ln_weight_V)

]]></Node>
<StgValue><ssdm name="call_ln224"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
ATTN_2D_LOOP_1_end:20  call fastcc void @init_2d_mem([16 x i40]* %final_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln243"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="379" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_end:1  call fastcc void @"rms_norm<16>"([16 x i40]* %attn_output_2D_0_V, [16 x i40]* @ln_weight_V)

]]></Node>
<StgValue><ssdm name="call_ln224"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
ATTN_2D_LOOP_1_end:20  call fastcc void @init_2d_mem([16 x i40]* %final_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln243"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="381" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="168" op_0_bw="168" op_1_bw="40" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_end:2  %call_ret8 = call fastcc { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @quantize_activation([16 x i40]* %attn_output_2D_0_V)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="382" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="168" op_0_bw="168" op_1_bw="40" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_end:2  %call_ret8 = call fastcc { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @quantize_activation([16 x i40]* %attn_output_2D_0_V)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="40" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:3  %final_scales_0_V = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 0

]]></Node>
<StgValue><ssdm name="final_scales_0_V"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:4  %quantized_final_outp = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:5  %quantized_final_outp_1 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 2

]]></Node>
<StgValue><ssdm name="quantized_final_outp_1"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:6  %quantized_final_outp_2 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 3

]]></Node>
<StgValue><ssdm name="quantized_final_outp_2"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:7  %quantized_final_outp_3 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 4

]]></Node>
<StgValue><ssdm name="quantized_final_outp_3"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:8  %quantized_final_outp_4 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 5

]]></Node>
<StgValue><ssdm name="quantized_final_outp_4"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:9  %quantized_final_outp_5 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 6

]]></Node>
<StgValue><ssdm name="quantized_final_outp_5"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:10  %quantized_final_outp_6 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 7

]]></Node>
<StgValue><ssdm name="quantized_final_outp_6"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:11  %quantized_final_outp_7 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 8

]]></Node>
<StgValue><ssdm name="quantized_final_outp_7"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:12  %quantized_final_outp_8 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 9

]]></Node>
<StgValue><ssdm name="quantized_final_outp_8"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:13  %quantized_final_outp_9 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 10

]]></Node>
<StgValue><ssdm name="quantized_final_outp_9"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:14  %quantized_final_outp_15 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 11

]]></Node>
<StgValue><ssdm name="quantized_final_outp_15"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:15  %quantized_final_outp_10 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 12

]]></Node>
<StgValue><ssdm name="quantized_final_outp_10"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:16  %quantized_final_outp_11 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 13

]]></Node>
<StgValue><ssdm name="quantized_final_outp_11"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:17  %quantized_final_outp_12 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 14

]]></Node>
<StgValue><ssdm name="quantized_final_outp_12"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:18  %quantized_final_outp_13 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 15

]]></Node>
<StgValue><ssdm name="quantized_final_outp_13"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="168">
<![CDATA[
ATTN_2D_LOOP_1_end:19  %quantized_final_outp_14 = extractvalue { i40, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 16

]]></Node>
<StgValue><ssdm name="quantized_final_outp_14"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="400" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="40" op_18_bw="40" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="22" op_24_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_end:21  call fastcc void @linear_forward_no_mu(i8 %quantized_final_outp, i8 %quantized_final_outp_1, i8 %quantized_final_outp_2, i8 %quantized_final_outp_3, i8 %quantized_final_outp_4, i8 %quantized_final_outp_5, i8 %quantized_final_outp_6, i8 %quantized_final_outp_7, i8 %quantized_final_outp_8, i8 %quantized_final_outp_9, i8 %quantized_final_outp_15, i8 %quantized_final_outp_10, i8 %quantized_final_outp_11, i8 %quantized_final_outp_12, i8 %quantized_final_outp_13, i8 %quantized_final_outp_14, [16 x i40]* %final_output_0_V, i40 %final_scales_0_V, [16 x i8]* @o_weights_0, [16 x i8]* @o_weights_1, [16 x i8]* @o_weights_2, [16 x i8]* @o_weights_3, i22 728135)

]]></Node>
<StgValue><ssdm name="call_ln244"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="401" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ATTN_2D_LOOP_1_end:0  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str21, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="40" op_18_bw="40" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="22" op_24_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_end:21  call fastcc void @linear_forward_no_mu(i8 %quantized_final_outp, i8 %quantized_final_outp_1, i8 %quantized_final_outp_2, i8 %quantized_final_outp_3, i8 %quantized_final_outp_4, i8 %quantized_final_outp_5, i8 %quantized_final_outp_6, i8 %quantized_final_outp_7, i8 %quantized_final_outp_8, i8 %quantized_final_outp_9, i8 %quantized_final_outp_15, i8 %quantized_final_outp_10, i8 %quantized_final_outp_11, i8 %quantized_final_outp_12, i8 %quantized_final_outp_13, i8 %quantized_final_outp_14, [16 x i40]* %final_output_0_V, i40 %final_scales_0_V, [16 x i8]* @o_weights_0, [16 x i8]* @o_weights_1, [16 x i8]* @o_weights_2, [16 x i8]* @o_weights_3, i22 728135)

]]></Node>
<StgValue><ssdm name="call_ln244"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0">
<![CDATA[
ATTN_2D_LOOP_1_end:22  ret void

]]></Node>
<StgValue><ssdm name="ret_ln251"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
