$date
	Sat May 23 18:00:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Dflip_flop $end
$var wire 1 ! a $end
$var wire 1 " clk $end
$var wire 1 # s1 $end
$var wire 1 $ s2 $end
$var wire 7 % line [6:0] $end
$scope module basc1 $end
$var wire 1 ! a $end
$var wire 1 " clk $end
$var wire 1 & s1 $end
$var wire 1 ' s2 $end
$var wire 5 ( line [4:0] $end
$scope module nand1 $end
$var wire 1 ! e1 $end
$var wire 1 " e2 $end
$var wire 1 ) s $end
$upscope $end
$scope module nand2 $end
$var wire 1 * e1 $end
$var wire 1 " e2 $end
$var wire 1 + s $end
$upscope $end
$scope module nand3 $end
$var wire 1 , e1 $end
$var wire 1 - e2 $end
$var wire 1 . s $end
$upscope $end
$scope module nand4 $end
$var wire 1 / e1 $end
$var wire 1 0 e2 $end
$var wire 1 1 s $end
$upscope $end
$scope module not1 $end
$var wire 1 ! e1 $end
$var wire 1 2 s $end
$upscope $end
$upscope $end
$scope module nand1 $end
$var wire 1 3 e1 $end
$var wire 1 4 e2 $end
$var wire 1 5 s $end
$upscope $end
$scope module nand2 $end
$var wire 1 6 e1 $end
$var wire 1 7 e2 $end
$var wire 1 8 s $end
$upscope $end
$scope module nand3 $end
$var wire 1 9 e1 $end
$var wire 1 : e2 $end
$var wire 1 ; s $end
$upscope $end
$scope module nand4 $end
$var wire 1 < e1 $end
$var wire 1 = e2 $end
$var wire 1 > s $end
$upscope $end
$scope module not1 $end
$var wire 1 " e1 $end
$var wire 1 ? s $end
$upscope $end
$upscope $end
$scope module gate_and $end
$var wire 1 @ e1 $end
$var wire 1 A e2 $end
$var wire 1 B s $end
$upscope $end
$scope module gate_nor $end
$var wire 1 C e1 $end
$var wire 1 D e2 $end
$var wire 1 E s $end
$upscope $end
$scope module gate_or $end
$var wire 1 F e1 $end
$var wire 1 G e2 $end
$var wire 1 H s $end
$upscope $end
$scope module gate_xor $end
$var wire 1 I e1 $end
$var wire 1 J e2 $end
$var wire 1 K s $end
$upscope $end
$scope module test_basculeD $end
$var wire 1 L s2 $end
$var wire 1 M s1 $end
$var reg 1 N a $end
$var reg 1 O clk $end
$scope module test_basculeD $end
$var wire 1 N a $end
$var wire 1 O clk $end
$var wire 1 M s1 $end
$var wire 1 L s2 $end
$var wire 5 P line [4:0] $end
$scope module nand1 $end
$var wire 1 N e1 $end
$var wire 1 O e2 $end
$var wire 1 Q s $end
$upscope $end
$scope module nand2 $end
$var wire 1 R e1 $end
$var wire 1 O e2 $end
$var wire 1 S s $end
$upscope $end
$scope module nand3 $end
$var wire 1 T e1 $end
$var wire 1 U e2 $end
$var wire 1 V s $end
$upscope $end
$scope module nand4 $end
$var wire 1 W e1 $end
$var wire 1 X e2 $end
$var wire 1 Y s $end
$upscope $end
$scope module not1 $end
$var wire 1 N e1 $end
$var wire 1 Z s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1Z
xY
xX
1W
xV
xU
1T
1S
1R
1Q
bx111 P
0O
0N
xM
xL
xK
zJ
zI
xH
zG
zF
xE
zD
zC
xB
zA
z@
z?
x>
x=
x<
x;
x:
x9
x8
x7
z6
x5
x4
z3
z2
x1
x0
x/
x.
x-
x,
x+
z*
x)
bxzx (
x'
x&
bxzxx %
x$
x#
z"
z!
$end
#5
0R
bx101 P
0Z
1N
#10
0M
0X
1L
0V
1U
1Y
0W
0S
1R
b10011 P
1Z
1O
0N
#15
0L
0U
1M
0Y
1X
1W
1V
1S
0T
0R
0Q
b1100 P
0Z
1N
#20
1T
1R
1Q
b1111 P
1Z
0O
0N
#25
0R
b1101 P
0Z
1N
#30
0M
0X
1L
0V
1U
1Y
0W
0S
1R
b10011 P
1Z
1O
0N
#35
0L
0U
1M
0Y
1X
1W
1V
1S
0T
0R
0Q
b1100 P
0Z
1N
