#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain timing of Switch Block sb_6__1_ for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Fri Sep  5 14:36:59 2025
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[1] -to fpga_top/sb_6__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[8] -to fpga_top/sb_6__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[15] -to fpga_top/sb_6__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[22] -to fpga_top/sb_6__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[0] -to fpga_top/sb_6__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[9] -to fpga_top/sb_6__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[18] -to fpga_top/sb_6__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[2] -to fpga_top/sb_6__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[9] -to fpga_top/sb_6__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[16] -to fpga_top/sb_6__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[23] -to fpga_top/sb_6__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[1] -to fpga_top/sb_6__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[10] -to fpga_top/sb_6__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[20] -to fpga_top/sb_6__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[3] -to fpga_top/sb_6__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[10] -to fpga_top/sb_6__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[17] -to fpga_top/sb_6__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[24] -to fpga_top/sb_6__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[2] -to fpga_top/sb_6__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[12] -to fpga_top/sb_6__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[21] -to fpga_top/sb_6__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[4] -to fpga_top/sb_6__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[11] -to fpga_top/sb_6__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[18] -to fpga_top/sb_6__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[4] -to fpga_top/sb_6__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[13] -to fpga_top/sb_6__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[22] -to fpga_top/sb_6__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[5] -to fpga_top/sb_6__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[12] -to fpga_top/sb_6__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[19] -to fpga_top/sb_6__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[5] -to fpga_top/sb_6__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[14] -to fpga_top/sb_6__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[6] -to fpga_top/sb_6__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[13] -to fpga_top/sb_6__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[20] -to fpga_top/sb_6__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[6] -to fpga_top/sb_6__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[16] -to fpga_top/sb_6__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[0] -to fpga_top/sb_6__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[7] -to fpga_top/sb_6__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[14] -to fpga_top/sb_6__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[21] -to fpga_top/sb_6__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[8] -to fpga_top/sb_6__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[17] -to fpga_top/sb_6__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_6__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_6__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_6__1_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_6__1_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[0] -to fpga_top/sb_6__1_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[3] -to fpga_top/sb_6__1_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_6__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_6__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[1] -to fpga_top/sb_6__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[7] -to fpga_top/sb_6__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_6__1_/chanx_right_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_6__1_/chanx_right_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[2] -to fpga_top/sb_6__1_/chanx_right_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[11] -to fpga_top/sb_6__1_/chanx_right_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_6__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_6__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[4] -to fpga_top/sb_6__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[15] -to fpga_top/sb_6__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_6__1_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_6__1_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[5] -to fpga_top/sb_6__1_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[19] -to fpga_top/sb_6__1_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_6__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_6__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[6] -to fpga_top/sb_6__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[22] -to fpga_top/sb_6__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[23] -to fpga_top/sb_6__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_6__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_6__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[8] -to fpga_top/sb_6__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[21] -to fpga_top/sb_6__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[24] -to fpga_top/sb_6__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_6__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_6__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[9] -to fpga_top/sb_6__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[20] -to fpga_top/sb_6__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_6__1_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[10] -to fpga_top/sb_6__1_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[18] -to fpga_top/sb_6__1_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[12] -to fpga_top/sb_6__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[17] -to fpga_top/sb_6__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[13] -to fpga_top/sb_6__1_/chanx_right_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[16] -to fpga_top/sb_6__1_/chanx_right_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_6__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[14] -to fpga_top/sb_6__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[14] -to fpga_top/sb_6__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_6__1_/chanx_right_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[13] -to fpga_top/sb_6__1_/chanx_right_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[16] -to fpga_top/sb_6__1_/chanx_right_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_6__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[12] -to fpga_top/sb_6__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[17] -to fpga_top/sb_6__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_6__1_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[10] -to fpga_top/sb_6__1_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[18] -to fpga_top/sb_6__1_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_6__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[9] -to fpga_top/sb_6__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[20] -to fpga_top/sb_6__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_6__1_/chanx_right_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[8] -to fpga_top/sb_6__1_/chanx_right_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[21] -to fpga_top/sb_6__1_/chanx_right_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[24] -to fpga_top/sb_6__1_/chanx_right_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_6__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[6] -to fpga_top/sb_6__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[23] -to fpga_top/sb_6__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[22] -to fpga_top/sb_6__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_6__1_/chanx_right_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[5] -to fpga_top/sb_6__1_/chanx_right_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[19] -to fpga_top/sb_6__1_/chanx_right_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_6__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[4] -to fpga_top/sb_6__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[15] -to fpga_top/sb_6__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_6__1_/chanx_right_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[2] -to fpga_top/sb_6__1_/chanx_right_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[11] -to fpga_top/sb_6__1_/chanx_right_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[1] -to fpga_top/sb_6__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[7] -to fpga_top/sb_6__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[0] -to fpga_top/sb_6__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_bottom_in[3] -to fpga_top/sb_6__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_6__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_0_[0] -to fpga_top/sb_6__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_7_[0] -to fpga_top/sb_6__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_14_[0] -to fpga_top/sb_6__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_21_[0] -to fpga_top/sb_6__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_28_[0] -to fpga_top/sb_6__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_35_[0] -to fpga_top/sb_6__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[5] -to fpga_top/sb_6__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[12] -to fpga_top/sb_6__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[19] -to fpga_top/sb_6__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[0] -to fpga_top/sb_6__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[9] -to fpga_top/sb_6__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[18] -to fpga_top/sb_6__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_1_[0] -to fpga_top/sb_6__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_8_[0] -to fpga_top/sb_6__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_15_[0] -to fpga_top/sb_6__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_22_[0] -to fpga_top/sb_6__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_29_[0] -to fpga_top/sb_6__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[4] -to fpga_top/sb_6__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[11] -to fpga_top/sb_6__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[18] -to fpga_top/sb_6__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[1] -to fpga_top/sb_6__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[10] -to fpga_top/sb_6__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[20] -to fpga_top/sb_6__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_2_[0] -to fpga_top/sb_6__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_9_[0] -to fpga_top/sb_6__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_16_[0] -to fpga_top/sb_6__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_23_[0] -to fpga_top/sb_6__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_30_[0] -to fpga_top/sb_6__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[3] -to fpga_top/sb_6__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[10] -to fpga_top/sb_6__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[17] -to fpga_top/sb_6__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[24] -to fpga_top/sb_6__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[2] -to fpga_top/sb_6__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[12] -to fpga_top/sb_6__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[21] -to fpga_top/sb_6__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_3_[0] -to fpga_top/sb_6__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_10_[0] -to fpga_top/sb_6__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_17_[0] -to fpga_top/sb_6__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_24_[0] -to fpga_top/sb_6__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_31_[0] -to fpga_top/sb_6__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[2] -to fpga_top/sb_6__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[9] -to fpga_top/sb_6__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[16] -to fpga_top/sb_6__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[23] -to fpga_top/sb_6__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[4] -to fpga_top/sb_6__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[13] -to fpga_top/sb_6__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[22] -to fpga_top/sb_6__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_4_[0] -to fpga_top/sb_6__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_11_[0] -to fpga_top/sb_6__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_18_[0] -to fpga_top/sb_6__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_25_[0] -to fpga_top/sb_6__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_32_[0] -to fpga_top/sb_6__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[1] -to fpga_top/sb_6__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[8] -to fpga_top/sb_6__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[15] -to fpga_top/sb_6__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[22] -to fpga_top/sb_6__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[5] -to fpga_top/sb_6__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[14] -to fpga_top/sb_6__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_5_[0] -to fpga_top/sb_6__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_12_[0] -to fpga_top/sb_6__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_19_[0] -to fpga_top/sb_6__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_26_[0] -to fpga_top/sb_6__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_33_[0] -to fpga_top/sb_6__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[0] -to fpga_top/sb_6__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[7] -to fpga_top/sb_6__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[14] -to fpga_top/sb_6__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[21] -to fpga_top/sb_6__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[6] -to fpga_top/sb_6__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[16] -to fpga_top/sb_6__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_6_[0] -to fpga_top/sb_6__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_13_[0] -to fpga_top/sb_6__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_20_[0] -to fpga_top/sb_6__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_27_[0] -to fpga_top/sb_6__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_out_34_[0] -to fpga_top/sb_6__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[6] -to fpga_top/sb_6__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[13] -to fpga_top/sb_6__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chanx_right_in[20] -to fpga_top/sb_6__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[8] -to fpga_top/sb_6__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_6__1_/chany_top_in[17] -to fpga_top/sb_6__1_/chany_bottom_out[24] 6.020400151e-11
