design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/piotro/ppcpu_caravel/openlane/top_cw_logic,top_cw_logic,22_09_13_13_56,flow completed,0h1m39s0ms,0h1m3s0ms,-2.0,0.05,-1,3.8,615.74,-1,0,0,0,0,0,0,0,4,0,-1,-1,36999,3264,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,34572348.0,0.0,29.61,25.1,0.32,0.0,-1,87,297,62,272,0,0,0,117,0,4,1,0,23,0,0,82,169,90,4,166,595,0,761,43128.2304,0.00012,0.000118,3.16e-06,0.000147,0.00015,6.72e-09,0.000167,0.000176,7.53e-09,0.4500000000000002,11.0,90.9090909090909,10,AREA 0,10,50,1,153.6,153.18,0.4,0.3,sky130_fd_sc_hd,4,4
