Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Oct  4 17:41:55 2022
| Host         : BCC4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LogisimToplevelShell_timing_summary_routed.rpt -pb LogisimToplevelShell_timing_summary_routed.pb -rpx LogisimToplevelShell_timing_summary_routed.rpx -warn_on_violation
| Design       : LogisimToplevelShell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: single_cycle_riscv_0/FPGADigit_1/u_divider/clk_N_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.642   -20585.971                   3058                 3750        0.212        0.000                      0                 3750        3.750        0.000                       0                   569  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -12.642   -20585.971                   3058                 3750        0.212        0.000                      0                 3750        3.750        0.000                       0                   569  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         3058  Failing Endpoints,  Worst Slack      -12.642ns,  Total Violation   -20585.971ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.642ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.420ns  (logic 3.418ns (15.245%)  route 19.002ns (84.755%))
  Logic Levels:           19  (LUT2=1 LUT5=2 LUT6=12 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.605     5.207    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X44Y128        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/Q
                         net (fo=131, routed)         1.500     7.163    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[4]
    SLICE_X45Y129        LUT6 (Prop_lut6_I2_O)        0.124     7.287 f  single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50/O
                         net (fo=6, routed)           1.328     8.615    single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124     8.739 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15/O
                         net (fo=1, routed)           1.001     9.740    single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.864 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_11/O
                         net (fo=17, routed)          1.136    11.000    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_119
    SLICE_X44Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=10, routed)          1.183    12.307    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=41, routed)          1.818    14.249    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y129        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    14.373 f  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.426    15.799    single_cycle_riscv_0/MUX_12/rdata20[3]
    SLICE_X41Y130        LUT6 (Prop_lut6_I2_O)        0.124    15.923 f  single_cycle_riscv_0/MUX_12/A_EQ_B_carry_i_13/O
                         net (fo=82, routed)          1.121    17.044    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_39[3]
    SLICE_X39Y130        LUT2 (Prop_lut2_I1_O)        0.124    17.168 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_replica/O
                         net (fo=17, routed)          0.699    17.867    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_n_0_repN
    SLICE_X37Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.991 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_150/O
                         net (fo=1, routed)           0.604    18.595    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_150_n_0
    SLICE_X39Y132        LUT5 (Prop_lut5_I2_O)        0.124    18.719 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_140/O
                         net (fo=2, routed)           0.597    19.316    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_140_n_0
    SLICE_X36Y132        LUT5 (Prop_lut5_I4_O)        0.124    19.440 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           0.826    20.266    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    20.390 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           0.994    21.383    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_45_n_0
    SLICE_X37Y132        LUT6 (Prop_lut6_I3_O)        0.124    21.507 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_10/O
                         net (fo=290, routed)         1.912    23.419    single_cycle_riscv_0/RAM_1/mem_reg_256_511_6_6/A0
    SLICE_X34Y139        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.438    23.857 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_6_6/RAMS64E_C/O
                         net (fo=1, routed)           0.000    23.857    single_cycle_riscv_0/RAM_1/mem_reg_256_511_6_6/OC
    SLICE_X34Y139        MUXF7 (Prop_muxf7_I1_O)      0.247    24.104 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_6_6/F7.B/O
                         net (fo=1, routed)           0.000    24.104    single_cycle_riscv_0/RAM_1/mem_reg_256_511_6_6/O0
    SLICE_X34Y139        MUXF8 (Prop_muxf8_I0_O)      0.098    24.202 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_6_6/F8/O
                         net (fo=2, routed)           1.155    25.358    single_cycle_riscv_0/RAM_1/mem_reg_256_511_6_6_n_0
    SLICE_X35Y127        LUT6 (Prop_lut6_I5_O)        0.319    25.677 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_22_comp/O
                         net (fo=1, routed)           0.550    26.227    single_cycle_riscv_0/MUX_2/s_LOGISIM_BUS_57[0]_repN_alias
    SLICE_X41Y128        LUT6 (Prop_lut6_I5_O)        0.124    26.351 r  single_cycle_riscv_0/MUX_2/rf_reg_r1_0_31_6_11_i_12_comp/O
                         net (fo=1, routed)           0.580    26.931    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_79[5]
    SLICE_X41Y127        LUT6 (Prop_lut6_I5_O)        0.124    27.055 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.573    27.627    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X42Y126        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.484    14.906    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X42Y126        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.275    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X42Y126        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.985    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -27.627    
  -------------------------------------------------------------------
                         slack                                -12.642    

Slack (VIOLATED) :        -12.546ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.325ns  (logic 3.418ns (15.310%)  route 18.907ns (84.690%))
  Logic Levels:           19  (LUT2=1 LUT5=2 LUT6=12 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.605     5.207    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X44Y128        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/Q
                         net (fo=131, routed)         1.500     7.163    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[4]
    SLICE_X45Y129        LUT6 (Prop_lut6_I2_O)        0.124     7.287 f  single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50/O
                         net (fo=6, routed)           1.328     8.615    single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124     8.739 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15/O
                         net (fo=1, routed)           1.001     9.740    single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.864 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_11/O
                         net (fo=17, routed)          1.136    11.000    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_119
    SLICE_X44Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=10, routed)          1.183    12.307    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=41, routed)          1.818    14.249    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y129        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    14.373 f  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.426    15.799    single_cycle_riscv_0/MUX_12/rdata20[3]
    SLICE_X41Y130        LUT6 (Prop_lut6_I2_O)        0.124    15.923 f  single_cycle_riscv_0/MUX_12/A_EQ_B_carry_i_13/O
                         net (fo=82, routed)          1.121    17.044    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_39[3]
    SLICE_X39Y130        LUT2 (Prop_lut2_I1_O)        0.124    17.168 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_replica/O
                         net (fo=17, routed)          0.699    17.867    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_n_0_repN
    SLICE_X37Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.991 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_150/O
                         net (fo=1, routed)           0.604    18.595    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_150_n_0
    SLICE_X39Y132        LUT5 (Prop_lut5_I2_O)        0.124    18.719 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_140/O
                         net (fo=2, routed)           0.597    19.316    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_140_n_0
    SLICE_X36Y132        LUT5 (Prop_lut5_I4_O)        0.124    19.440 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           0.826    20.266    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    20.390 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           0.994    21.383    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_45_n_0
    SLICE_X37Y132        LUT6 (Prop_lut6_I3_O)        0.124    21.507 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_10/O
                         net (fo=290, routed)         1.912    23.419    single_cycle_riscv_0/RAM_1/mem_reg_256_511_6_6/A0
    SLICE_X34Y139        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.438    23.857 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_6_6/RAMS64E_C/O
                         net (fo=1, routed)           0.000    23.857    single_cycle_riscv_0/RAM_1/mem_reg_256_511_6_6/OC
    SLICE_X34Y139        MUXF7 (Prop_muxf7_I1_O)      0.247    24.104 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_6_6/F7.B/O
                         net (fo=1, routed)           0.000    24.104    single_cycle_riscv_0/RAM_1/mem_reg_256_511_6_6/O0
    SLICE_X34Y139        MUXF8 (Prop_muxf8_I0_O)      0.098    24.202 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_6_6/F8/O
                         net (fo=2, routed)           1.155    25.358    single_cycle_riscv_0/RAM_1/mem_reg_256_511_6_6_n_0
    SLICE_X35Y127        LUT6 (Prop_lut6_I5_O)        0.319    25.677 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_22_comp/O
                         net (fo=1, routed)           0.550    26.227    single_cycle_riscv_0/MUX_2/s_LOGISIM_BUS_57[0]_repN_alias
    SLICE_X41Y128        LUT6 (Prop_lut6_I5_O)        0.124    26.351 r  single_cycle_riscv_0/MUX_2/rf_reg_r1_0_31_6_11_i_12_comp/O
                         net (fo=1, routed)           0.580    26.931    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_79[5]
    SLICE_X41Y127        LUT6 (Prop_lut6_I5_O)        0.124    27.055 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.478    27.532    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X42Y127        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.485    14.907    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y127        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.275    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X42Y127        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.986    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -27.532    
  -------------------------------------------------------------------
                         slack                                -12.546    

Slack (VIOLATED) :        -12.537ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.306ns  (logic 2.974ns (13.333%)  route 19.332ns (86.667%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.605     5.207    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X44Y128        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/Q
                         net (fo=131, routed)         1.500     7.163    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[4]
    SLICE_X45Y129        LUT6 (Prop_lut6_I2_O)        0.124     7.287 f  single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50/O
                         net (fo=6, routed)           1.328     8.615    single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124     8.739 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15/O
                         net (fo=1, routed)           1.001     9.740    single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.864 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_11/O
                         net (fo=17, routed)          1.136    11.000    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_119
    SLICE_X44Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=10, routed)          1.183    12.307    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=41, routed)          1.818    14.249    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y129        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    14.373 f  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.426    15.799    single_cycle_riscv_0/MUX_12/rdata20[3]
    SLICE_X41Y130        LUT6 (Prop_lut6_I2_O)        0.124    15.923 f  single_cycle_riscv_0/MUX_12/A_EQ_B_carry_i_13/O
                         net (fo=82, routed)          1.121    17.044    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_39[3]
    SLICE_X39Y130        LUT2 (Prop_lut2_I1_O)        0.124    17.168 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_replica/O
                         net (fo=17, routed)          1.190    18.358    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_n_0_repN
    SLICE_X35Y133        LUT6 (Prop_lut6_I2_O)        0.124    18.482 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_137/O
                         net (fo=6, routed)           0.973    19.454    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X37Y132        LUT6 (Prop_lut6_I2_O)        0.124    19.578 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_81_replica/O
                         net (fo=1, routed)           0.831    20.409    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_81_n_0_repN
    SLICE_X32Y132        LUT6 (Prop_lut6_I1_O)        0.124    20.533 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           1.169    21.702    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X37Y134        LUT6 (Prop_lut6_I3_O)        0.124    21.826 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_8/O
                         net (fo=297, routed)         1.867    23.693    single_cycle_riscv_0/RAM_1/mem_reg_256_511_0_0/A2
    SLICE_X30Y132        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    23.817 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    23.817    single_cycle_riscv_0/RAM_1/mem_reg_256_511_0_0/OD
    SLICE_X30Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    24.058 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_0_0/F7.B/O
                         net (fo=1, routed)           0.000    24.058    single_cycle_riscv_0/RAM_1/mem_reg_256_511_0_0/O0
    SLICE_X30Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    24.156 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_0_0/F8/O
                         net (fo=1, routed)           1.036    25.193    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_20_1
    SLICE_X32Y128        LUT6 (Prop_lut6_I3_O)        0.319    25.512 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_58/O
                         net (fo=2, routed)           0.810    26.322    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_57[0]
    SLICE_X35Y129        LUT4 (Prop_lut4_I2_O)        0.124    26.446 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=1, routed)           0.448    26.894    single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_0_5_1
    SLICE_X32Y128        LUT6 (Prop_lut6_I2_O)        0.124    27.018 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_0_5_i_3_comp/O
                         net (fo=2, routed)           0.496    27.513    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X38Y129        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.491    14.913    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X38Y129        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X38Y129        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.976    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -27.513    
  -------------------------------------------------------------------
                         slack                                -12.537    

Slack (VIOLATED) :        -12.528ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.310ns  (logic 3.286ns (14.728%)  route 19.024ns (85.272%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.605     5.207    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X44Y128        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/Q
                         net (fo=131, routed)         1.500     7.163    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[4]
    SLICE_X45Y129        LUT6 (Prop_lut6_I2_O)        0.124     7.287 f  single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50/O
                         net (fo=6, routed)           1.328     8.615    single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124     8.739 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15/O
                         net (fo=1, routed)           1.001     9.740    single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.864 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_11/O
                         net (fo=17, routed)          1.136    11.000    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_119
    SLICE_X44Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=10, routed)          1.183    12.307    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=41, routed)          1.818    14.249    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y129        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    14.373 f  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.426    15.799    single_cycle_riscv_0/MUX_12/rdata20[3]
    SLICE_X41Y130        LUT6 (Prop_lut6_I2_O)        0.124    15.923 f  single_cycle_riscv_0/MUX_12/A_EQ_B_carry_i_13/O
                         net (fo=82, routed)          1.121    17.044    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_39[3]
    SLICE_X39Y130        LUT2 (Prop_lut2_I1_O)        0.124    17.168 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_replica/O
                         net (fo=17, routed)          1.190    18.358    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_n_0_repN
    SLICE_X35Y133        LUT6 (Prop_lut6_I2_O)        0.124    18.482 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_137/O
                         net (fo=6, routed)           0.973    19.454    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X37Y132        LUT6 (Prop_lut6_I2_O)        0.124    19.578 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_81_replica/O
                         net (fo=1, routed)           0.831    20.409    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_81_n_0_repN
    SLICE_X32Y132        LUT6 (Prop_lut6_I1_O)        0.124    20.533 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           1.169    21.702    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X37Y134        LUT6 (Prop_lut6_I3_O)        0.124    21.826 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_8/O
                         net (fo=297, routed)         1.483    23.309    single_cycle_riscv_0/RAM_1/mem_reg_256_511_12_12/A2
    SLICE_X34Y132        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.473    23.782 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_12_12/RAMS64E_A/O
                         net (fo=1, routed)           0.000    23.782    single_cycle_riscv_0/RAM_1/mem_reg_256_511_12_12/OA
    SLICE_X34Y132        MUXF7 (Prop_muxf7_I1_O)      0.214    23.996 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_12_12/F7.A/O
                         net (fo=1, routed)           0.000    23.996    single_cycle_riscv_0/RAM_1/mem_reg_256_511_12_12/O1
    SLICE_X34Y132        MUXF8 (Prop_muxf8_I1_O)      0.088    24.084 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_12_12/F8/O
                         net (fo=1, routed)           0.969    25.053    single_cycle_riscv_0/RAM_1/mem_reg_256_511_12_12_n_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I3_O)        0.319    25.372 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_76/O
                         net (fo=2, routed)           0.163    25.535    single_cycle_riscv_0/MUX_7/s_LOGISIM_BUS_57[4]
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    25.659 r  single_cycle_riscv_0/MUX_7/rf_reg_r1_0_31_12_17_i_9/O
                         net (fo=1, routed)           0.811    26.470    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_33[4]
    SLICE_X44Y134        LUT4 (Prop_lut4_I3_O)        0.124    26.594 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.923    27.517    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/DIA0
    SLICE_X42Y130        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.488    14.910    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X42Y130        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.275    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X42Y130        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.989    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -27.517    
  -------------------------------------------------------------------
                         slack                                -12.528    

Slack (VIOLATED) :        -12.432ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.113ns  (logic 3.103ns (14.032%)  route 19.010ns (85.968%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.605     5.207    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X44Y128        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/Q
                         net (fo=131, routed)         1.500     7.163    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[4]
    SLICE_X45Y129        LUT6 (Prop_lut6_I2_O)        0.124     7.287 f  single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50/O
                         net (fo=6, routed)           1.328     8.615    single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124     8.739 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15/O
                         net (fo=1, routed)           1.001     9.740    single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.864 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_11/O
                         net (fo=17, routed)          1.136    11.000    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_119
    SLICE_X44Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=10, routed)          1.183    12.307    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=41, routed)          1.818    14.249    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y129        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    14.373 f  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.426    15.799    single_cycle_riscv_0/MUX_12/rdata20[3]
    SLICE_X41Y130        LUT6 (Prop_lut6_I2_O)        0.124    15.923 f  single_cycle_riscv_0/MUX_12/A_EQ_B_carry_i_13/O
                         net (fo=82, routed)          1.121    17.044    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_39[3]
    SLICE_X39Y130        LUT2 (Prop_lut2_I1_O)        0.124    17.168 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_replica/O
                         net (fo=17, routed)          1.190    18.358    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_n_0_repN
    SLICE_X35Y133        LUT6 (Prop_lut6_I2_O)        0.124    18.482 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_137/O
                         net (fo=6, routed)           0.973    19.454    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X37Y132        LUT6 (Prop_lut6_I2_O)        0.124    19.578 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_81_replica/O
                         net (fo=1, routed)           0.831    20.409    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_81_n_0_repN
    SLICE_X32Y132        LUT6 (Prop_lut6_I1_O)        0.124    20.533 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           1.169    21.702    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X37Y134        LUT6 (Prop_lut6_I3_O)        0.124    21.826 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_8/O
                         net (fo=297, routed)         1.873    23.699    single_cycle_riscv_0/RAM_1/mem_reg_256_511_23_23/A2
    SLICE_X42Y134        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.290    23.989 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    23.989    single_cycle_riscv_0/RAM_1/mem_reg_256_511_23_23/OA
    SLICE_X42Y134        MUXF7 (Prop_muxf7_I1_O)      0.214    24.203 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    24.203    single_cycle_riscv_0/RAM_1/mem_reg_256_511_23_23/O1
    SLICE_X42Y134        MUXF8 (Prop_muxf8_I1_O)      0.088    24.291 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.638    24.929    single_cycle_riscv_0/RAM_1/mem_reg_256_511_23_23_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I3_O)        0.319    25.248 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_19/O
                         net (fo=2, routed)           0.798    26.046    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_6_11_i_1[2]
    SLICE_X43Y131        LUT4 (Prop_lut4_I2_O)        0.124    26.170 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.544    26.715    single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_6_11_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I3_O)        0.124    26.839 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.482    27.320    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X42Y126        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.484    14.906    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X42Y126        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.275    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X42Y126        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.888    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -27.320    
  -------------------------------------------------------------------
                         slack                                -12.432    

Slack (VIOLATED) :        -12.390ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.160ns  (logic 2.974ns (13.421%)  route 19.186ns (86.579%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.605     5.207    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X44Y128        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/Q
                         net (fo=131, routed)         1.500     7.163    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[4]
    SLICE_X45Y129        LUT6 (Prop_lut6_I2_O)        0.124     7.287 f  single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50/O
                         net (fo=6, routed)           1.328     8.615    single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124     8.739 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15/O
                         net (fo=1, routed)           1.001     9.740    single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.864 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_11/O
                         net (fo=17, routed)          1.136    11.000    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_119
    SLICE_X44Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=10, routed)          1.183    12.307    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=41, routed)          1.818    14.249    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y129        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    14.373 f  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.426    15.799    single_cycle_riscv_0/MUX_12/rdata20[3]
    SLICE_X41Y130        LUT6 (Prop_lut6_I2_O)        0.124    15.923 f  single_cycle_riscv_0/MUX_12/A_EQ_B_carry_i_13/O
                         net (fo=82, routed)          1.121    17.044    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_39[3]
    SLICE_X39Y130        LUT2 (Prop_lut2_I1_O)        0.124    17.168 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_replica/O
                         net (fo=17, routed)          1.190    18.358    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_n_0_repN
    SLICE_X35Y133        LUT6 (Prop_lut6_I2_O)        0.124    18.482 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_137/O
                         net (fo=6, routed)           0.973    19.454    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X37Y132        LUT6 (Prop_lut6_I2_O)        0.124    19.578 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_81_replica/O
                         net (fo=1, routed)           0.831    20.409    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_81_n_0_repN
    SLICE_X32Y132        LUT6 (Prop_lut6_I1_O)        0.124    20.533 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           1.169    21.702    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X37Y134        LUT6 (Prop_lut6_I3_O)        0.124    21.826 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_8/O
                         net (fo=297, routed)         1.867    23.693    single_cycle_riscv_0/RAM_1/mem_reg_256_511_0_0/A2
    SLICE_X30Y132        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    23.817 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    23.817    single_cycle_riscv_0/RAM_1/mem_reg_256_511_0_0/OD
    SLICE_X30Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    24.058 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_0_0/F7.B/O
                         net (fo=1, routed)           0.000    24.058    single_cycle_riscv_0/RAM_1/mem_reg_256_511_0_0/O0
    SLICE_X30Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    24.156 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_0_0/F8/O
                         net (fo=1, routed)           1.036    25.193    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_20_1
    SLICE_X32Y128        LUT6 (Prop_lut6_I3_O)        0.319    25.512 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_58/O
                         net (fo=2, routed)           0.810    26.322    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_57[0]
    SLICE_X35Y129        LUT4 (Prop_lut4_I2_O)        0.124    26.446 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=1, routed)           0.448    26.894    single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_0_5_1
    SLICE_X32Y128        LUT6 (Prop_lut6_I2_O)        0.124    27.018 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_0_5_i_3_comp/O
                         net (fo=2, routed)           0.349    27.367    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X34Y129        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.492    14.914    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y129        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X34Y129        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.977    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -27.367    
  -------------------------------------------------------------------
                         slack                                -12.390    

Slack (VIOLATED) :        -12.368ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.070ns  (logic 3.552ns (16.095%)  route 18.518ns (83.905%))
  Logic Levels:           19  (LUT2=1 LUT4=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.605     5.207    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X44Y128        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/Q
                         net (fo=131, routed)         1.500     7.163    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[4]
    SLICE_X45Y129        LUT6 (Prop_lut6_I2_O)        0.124     7.287 f  single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50/O
                         net (fo=6, routed)           1.328     8.615    single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124     8.739 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15/O
                         net (fo=1, routed)           1.001     9.740    single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.864 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_11/O
                         net (fo=17, routed)          1.136    11.000    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_119
    SLICE_X44Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=10, routed)          1.183    12.307    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=41, routed)          1.818    14.249    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y129        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    14.373 f  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.426    15.799    single_cycle_riscv_0/MUX_12/rdata20[3]
    SLICE_X41Y130        LUT6 (Prop_lut6_I2_O)        0.124    15.923 f  single_cycle_riscv_0/MUX_12/A_EQ_B_carry_i_13/O
                         net (fo=82, routed)          1.121    17.044    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_39[3]
    SLICE_X39Y130        LUT2 (Prop_lut2_I1_O)        0.124    17.168 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_replica/O
                         net (fo=17, routed)          0.699    17.867    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_n_0_repN
    SLICE_X37Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.991 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_150/O
                         net (fo=1, routed)           0.604    18.595    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_150_n_0
    SLICE_X39Y132        LUT5 (Prop_lut5_I2_O)        0.124    18.719 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_140/O
                         net (fo=2, routed)           0.597    19.316    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_140_n_0
    SLICE_X36Y132        LUT5 (Prop_lut5_I4_O)        0.124    19.440 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           0.826    20.266    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    20.390 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           0.994    21.383    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_45_n_0
    SLICE_X37Y132        LUT6 (Prop_lut6_I3_O)        0.124    21.507 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_10/O
                         net (fo=290, routed)         1.981    23.489    single_cycle_riscv_0/RAM_1/mem_reg_256_511_27_27/A0
    SLICE_X34Y141        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.572    24.061 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_27_27/RAMS64E_C/O
                         net (fo=1, routed)           0.000    24.061    single_cycle_riscv_0/RAM_1/mem_reg_256_511_27_27/OC
    SLICE_X34Y141        MUXF7 (Prop_muxf7_I1_O)      0.247    24.308 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_27_27/F7.B/O
                         net (fo=1, routed)           0.000    24.308    single_cycle_riscv_0/RAM_1/mem_reg_256_511_27_27/O0
    SLICE_X34Y141        MUXF8 (Prop_muxf8_I0_O)      0.098    24.406 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_27_27/F8/O
                         net (fo=1, routed)           1.021    25.427    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_24_29_i_10_0
    SLICE_X39Y135        LUT6 (Prop_lut6_I3_O)        0.319    25.746 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_65/O
                         net (fo=2, routed)           0.524    26.270    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_15_0_0_i_2_0[23]
    SLICE_X35Y129        LUT4 (Prop_lut4_I3_O)        0.124    26.394 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.407    26.801    single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_0_5_7
    SLICE_X35Y129        LUT6 (Prop_lut6_I3_O)        0.124    26.925 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.352    27.277    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X38Y129        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.491    14.913    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X38Y129        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X38Y129        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.909    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -27.277    
  -------------------------------------------------------------------
                         slack                                -12.368    

Slack (VIOLATED) :        -12.361ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.076ns  (logic 3.428ns (15.529%)  route 18.648ns (84.471%))
  Logic Levels:           18  (LUT2=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.605     5.207    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X44Y128        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/Q
                         net (fo=131, routed)         1.500     7.163    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[4]
    SLICE_X45Y129        LUT6 (Prop_lut6_I2_O)        0.124     7.287 f  single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50/O
                         net (fo=6, routed)           1.328     8.615    single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124     8.739 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15/O
                         net (fo=1, routed)           1.001     9.740    single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.864 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_11/O
                         net (fo=17, routed)          1.136    11.000    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_119
    SLICE_X44Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=10, routed)          1.183    12.307    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=41, routed)          1.818    14.249    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y129        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    14.373 f  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.426    15.799    single_cycle_riscv_0/MUX_12/rdata20[3]
    SLICE_X41Y130        LUT6 (Prop_lut6_I2_O)        0.124    15.923 f  single_cycle_riscv_0/MUX_12/A_EQ_B_carry_i_13/O
                         net (fo=82, routed)          1.121    17.044    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_39[3]
    SLICE_X39Y130        LUT2 (Prop_lut2_I1_O)        0.124    17.168 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_replica/O
                         net (fo=17, routed)          0.699    17.867    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_n_0_repN
    SLICE_X37Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.991 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_150/O
                         net (fo=1, routed)           0.604    18.595    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_150_n_0
    SLICE_X39Y132        LUT5 (Prop_lut5_I2_O)        0.124    18.719 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_140/O
                         net (fo=2, routed)           0.597    19.316    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_140_n_0
    SLICE_X36Y132        LUT5 (Prop_lut5_I4_O)        0.124    19.440 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           0.826    20.266    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    20.390 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           0.994    21.383    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_45_n_0
    SLICE_X37Y132        LUT6 (Prop_lut6_I3_O)        0.124    21.507 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_10/O
                         net (fo=290, routed)         1.981    23.489    single_cycle_riscv_0/RAM_1/mem_reg_256_511_27_27/A0
    SLICE_X34Y141        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.572    24.061 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_27_27/RAMS64E_C/O
                         net (fo=1, routed)           0.000    24.061    single_cycle_riscv_0/RAM_1/mem_reg_256_511_27_27/OC
    SLICE_X34Y141        MUXF7 (Prop_muxf7_I1_O)      0.247    24.308 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_27_27/F7.B/O
                         net (fo=1, routed)           0.000    24.308    single_cycle_riscv_0/RAM_1/mem_reg_256_511_27_27/O0
    SLICE_X34Y141        MUXF8 (Prop_muxf8_I0_O)      0.098    24.406 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_27_27/F8/O
                         net (fo=1, routed)           1.021    25.427    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_24_29_i_10_0
    SLICE_X39Y135        LUT6 (Prop_lut6_I3_O)        0.319    25.746 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_65/O
                         net (fo=2, routed)           0.568    26.313    single_cycle_riscv_0/MUX_8/mem_reg_0_15_0_0_i_2_0[23]_alias
    SLICE_X43Y133        LUT6 (Prop_lut6_I5_O)        0.124    26.437 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_24_29_i_3_comp/O
                         net (fo=2, routed)           0.846    27.283    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/DIB1
    SLICE_X42Y129        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.488    14.910    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X42Y129        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.275    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X42Y129        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.922    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -27.283    
  -------------------------------------------------------------------
                         slack                                -12.361    

Slack (VIOLATED) :        -12.361ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.042ns  (logic 3.368ns (15.282%)  route 18.673ns (84.718%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.605     5.207    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X44Y128        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/Q
                         net (fo=131, routed)         1.500     7.163    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[4]
    SLICE_X45Y129        LUT6 (Prop_lut6_I2_O)        0.124     7.287 f  single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50/O
                         net (fo=6, routed)           1.328     8.615    single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124     8.739 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15/O
                         net (fo=1, routed)           1.001     9.740    single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.864 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_11/O
                         net (fo=17, routed)          1.136    11.000    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_119
    SLICE_X44Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=10, routed)          1.183    12.307    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=41, routed)          1.818    14.249    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y129        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    14.373 f  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.426    15.799    single_cycle_riscv_0/MUX_12/rdata20[3]
    SLICE_X41Y130        LUT6 (Prop_lut6_I2_O)        0.124    15.923 f  single_cycle_riscv_0/MUX_12/A_EQ_B_carry_i_13/O
                         net (fo=82, routed)          1.121    17.044    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_39[3]
    SLICE_X39Y130        LUT2 (Prop_lut2_I1_O)        0.124    17.168 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_replica/O
                         net (fo=17, routed)          0.699    17.867    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_n_0_repN
    SLICE_X37Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.991 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_150/O
                         net (fo=1, routed)           0.604    18.595    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_150_n_0
    SLICE_X39Y132        LUT5 (Prop_lut5_I2_O)        0.124    18.719 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_140/O
                         net (fo=2, routed)           0.597    19.316    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_140_n_0
    SLICE_X36Y132        LUT5 (Prop_lut5_I4_O)        0.124    19.440 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           0.826    20.266    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    20.390 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           0.994    21.383    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_45_n_0
    SLICE_X37Y132        LUT6 (Prop_lut6_I3_O)        0.124    21.507 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_10/O
                         net (fo=290, routed)         2.119    23.627    single_cycle_riscv_0/RAM_1/mem_reg_256_511_17_17/A0
    SLICE_X38Y143        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.388    24.015 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_17_17/RAMS64E_C/O
                         net (fo=1, routed)           0.000    24.015    single_cycle_riscv_0/RAM_1/mem_reg_256_511_17_17/OC
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.247    24.262 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_17_17/F7.B/O
                         net (fo=1, routed)           0.000    24.262    single_cycle_riscv_0/RAM_1/mem_reg_256_511_17_17/O0
    SLICE_X38Y143        MUXF8 (Prop_muxf8_I0_O)      0.098    24.360 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_17_17/F8/O
                         net (fo=2, routed)           1.000    25.360    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_12_17_i_13_0
    SLICE_X39Y134        LUT6 (Prop_lut6_I3_O)        0.319    25.679 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.292    25.971    single_cycle_riscv_0/MUX_7/s_LOGISIM_BUS_57[9]
    SLICE_X40Y134        LUT6 (Prop_lut6_I2_O)        0.124    26.095 r  single_cycle_riscv_0/MUX_7/rf_reg_r1_0_31_12_17_i_13/O
                         net (fo=1, routed)           0.158    26.253    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_33[9]
    SLICE_X40Y134        LUT3 (Prop_lut3_I2_O)        0.124    26.377 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.872    27.249    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_12_17/DIC1
    SLICE_X46Y134        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.491    14.913    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y134        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X46Y134        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.888    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -27.249    
  -------------------------------------------------------------------
                         slack                                -12.361    

Slack (VIOLATED) :        -12.361ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.115ns  (logic 3.129ns (14.150%)  route 18.986ns (85.850%))
  Logic Levels:           19  (LUT2=1 LUT4=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.605     5.207    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X44Y128        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[5]/Q
                         net (fo=131, routed)         1.500     7.163    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[4]
    SLICE_X45Y129        LUT6 (Prop_lut6_I2_O)        0.124     7.287 f  single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50/O
                         net (fo=6, routed)           1.328     8.615    single_cycle_riscv_0/REGISTER_FILE_1/p_0_out_i_50_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124     8.739 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15/O
                         net (fo=1, routed)           1.001     9.740    single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_15_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.864 f  single_cycle_riscv_0/REGISTER_FILE_1/s_signed_less_carry_i_11/O
                         net (fo=17, routed)          1.136    11.000    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_NET_119
    SLICE_X44Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=10, routed)          1.183    12.307    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=41, routed)          1.818    14.249    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y129        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    14.373 f  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.426    15.799    single_cycle_riscv_0/MUX_12/rdata20[3]
    SLICE_X41Y130        LUT6 (Prop_lut6_I2_O)        0.124    15.923 f  single_cycle_riscv_0/MUX_12/A_EQ_B_carry_i_13/O
                         net (fo=82, routed)          1.121    17.044    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_39[3]
    SLICE_X39Y130        LUT2 (Prop_lut2_I1_O)        0.124    17.168 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_replica/O
                         net (fo=17, routed)          0.699    17.867    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[31]_i_15_n_0_repN
    SLICE_X37Y131        LUT6 (Prop_lut6_I5_O)        0.124    17.991 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_150/O
                         net (fo=1, routed)           0.604    18.595    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_150_n_0
    SLICE_X39Y132        LUT5 (Prop_lut5_I2_O)        0.124    18.719 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_140/O
                         net (fo=2, routed)           0.597    19.316    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_140_n_0
    SLICE_X36Y132        LUT5 (Prop_lut5_I4_O)        0.124    19.440 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           0.826    20.266    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    20.390 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           0.994    21.383    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_45_n_0
    SLICE_X37Y132        LUT6 (Prop_lut6_I3_O)        0.124    21.507 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_255_0_0_i_10/O
                         net (fo=290, routed)         2.352    23.859    single_cycle_riscv_0/RAM_1/mem_reg_256_511_20_20/A0
    SLICE_X38Y122        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.192    24.052 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000    24.052    single_cycle_riscv_0/RAM_1/mem_reg_256_511_20_20/OA
    SLICE_X38Y122        MUXF7 (Prop_muxf7_I1_O)      0.214    24.266 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_20_20/F7.A/O
                         net (fo=1, routed)           0.000    24.266    single_cycle_riscv_0/RAM_1/mem_reg_256_511_20_20/O1
    SLICE_X38Y122        MUXF8 (Prop_muxf8_I1_O)      0.088    24.354 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_20_20/F8/O
                         net (fo=1, routed)           0.827    25.180    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_18_23_i_11_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I3_O)        0.319    25.499 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_77/O
                         net (fo=2, routed)           0.602    26.102    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_15_0_0_i_2_0[17]
    SLICE_X33Y129        LUT4 (Prop_lut4_I2_O)        0.124    26.226 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.473    26.699    single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_0_5_5
    SLICE_X33Y129        LUT6 (Prop_lut6_I3_O)        0.124    26.823 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.500    27.323    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X38Y129        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.491    14.913    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X38Y129        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X38Y129        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.962    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -27.323    
  -------------------------------------------------------------------
                         slack                                -12.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_tick_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCKGEN_0/s_derived_clock_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.556     1.475    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X48Y115        FDRE                                         r  LogisimTickGenerator_0/s_tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_fdre_C_Q)         0.128     1.603 r  LogisimTickGenerator_0/s_tick_reg_reg/Q
                         net (fo=3, routed)           0.076     1.679    LogisimTickGenerator_0/s_FPGA_Tick
    SLICE_X48Y115        LUT2 (Prop_lut2_I0_O)        0.099     1.778 r  LogisimTickGenerator_0/s_derived_clock_reg_i_1/O
                         net (fo=1, routed)           0.000     1.778    CLOCKGEN_0/s_derived_clock_reg_reg_0
    SLICE_X48Y115        FDRE                                         r  CLOCKGEN_0/s_derived_clock_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.825     1.990    CLOCKGEN_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X48Y115        FDRE                                         r  CLOCKGEN_0/s_derived_clock_reg_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X48Y115        FDRE (Hold_fdre_C_D)         0.091     1.566    CLOCKGEN_0/s_derived_clock_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.997%)  route 0.078ns (21.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.479    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y104        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  LogisimTickGenerator_0/s_count_reg_reg[3]/Q
                         net (fo=3, routed)           0.078     1.721    LogisimTickGenerator_0/s_count_reg[3]
    SLICE_X46Y104        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.850 r  LogisimTickGenerator_0/s_count_next0_carry/O[3]
                         net (fo=1, routed)           0.000     1.850    LogisimTickGenerator_0/data0[4]
    SLICE_X46Y104        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.831     1.996    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y104        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[4]/C
                         clock pessimism             -0.516     1.479    
    SLICE_X46Y104        FDRE (Hold_fdre_C_D)         0.134     1.613    LogisimTickGenerator_0/s_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.559     1.478    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y107        FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDSE (Prop_fdse_C_Q)         0.164     1.642 r  LogisimTickGenerator_0/s_count_reg_reg[13]/Q
                         net (fo=3, routed)           0.078     1.721    LogisimTickGenerator_0/s_count_reg[13]
    SLICE_X46Y107        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.850 r  LogisimTickGenerator_0/s_count_next0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.850    LogisimTickGenerator_0/data0[14]
    SLICE_X46Y107        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.830     1.995    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y107        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[14]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X46Y107        FDRE (Hold_fdre_C_D)         0.134     1.612    LogisimTickGenerator_0/s_count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.559     1.478    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y107        FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDSE (Prop_fdse_C_Q)         0.164     1.642 r  LogisimTickGenerator_0/s_count_reg_reg[15]/Q
                         net (fo=3, routed)           0.078     1.721    LogisimTickGenerator_0/s_count_reg[15]
    SLICE_X46Y107        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.850 r  LogisimTickGenerator_0/s_count_next0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.850    LogisimTickGenerator_0/data0[16]
    SLICE_X46Y107        FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.830     1.995    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y107        FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[16]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X46Y107        FDSE (Hold_fdse_C_D)         0.134     1.612    LogisimTickGenerator_0/s_count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.559     1.478    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y108        FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDSE (Prop_fdse_C_Q)         0.164     1.642 r  LogisimTickGenerator_0/s_count_reg_reg[17]/Q
                         net (fo=3, routed)           0.078     1.721    LogisimTickGenerator_0/s_count_reg[17]
    SLICE_X46Y108        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.850 r  LogisimTickGenerator_0/s_count_next0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.850    LogisimTickGenerator_0/data0[18]
    SLICE_X46Y108        FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.830     1.995    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y108        FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X46Y108        FDSE (Hold_fdse_C_D)         0.134     1.612    LogisimTickGenerator_0/s_count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.559     1.478    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y108        FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDSE (Prop_fdse_C_Q)         0.164     1.642 r  LogisimTickGenerator_0/s_count_reg_reg[19]/Q
                         net (fo=3, routed)           0.078     1.721    LogisimTickGenerator_0/s_count_reg[19]
    SLICE_X46Y108        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.850 r  LogisimTickGenerator_0/s_count_next0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.850    LogisimTickGenerator_0/data0[20]
    SLICE_X46Y108        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.830     1.995    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y108        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[20]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X46Y108        FDRE (Hold_fdre_C_D)         0.134     1.612    LogisimTickGenerator_0/s_count_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.559     1.478    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y109        FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDSE (Prop_fdse_C_Q)         0.164     1.642 r  LogisimTickGenerator_0/s_count_reg_reg[21]/Q
                         net (fo=3, routed)           0.078     1.721    LogisimTickGenerator_0/s_count_reg[21]
    SLICE_X46Y109        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.850 r  LogisimTickGenerator_0/s_count_next0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.850    LogisimTickGenerator_0/data0[22]
    SLICE_X46Y109        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.830     1.995    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y109        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[22]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X46Y109        FDRE (Hold_fdre_C_D)         0.134     1.612    LogisimTickGenerator_0/s_count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.559     1.478    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y109        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  LogisimTickGenerator_0/s_count_reg_reg[23]/Q
                         net (fo=3, routed)           0.078     1.721    LogisimTickGenerator_0/s_count_reg[23]
    SLICE_X46Y109        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.850 r  LogisimTickGenerator_0/s_count_next0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.850    LogisimTickGenerator_0/data0[24]
    SLICE_X46Y109        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.830     1.995    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y109        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[24]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X46Y109        FDRE (Hold_fdre_C_D)         0.134     1.612    LogisimTickGenerator_0/s_count_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.479    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y106        FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        FDSE (Prop_fdse_C_Q)         0.164     1.643 r  LogisimTickGenerator_0/s_count_reg_reg[9]/Q
                         net (fo=3, routed)           0.078     1.722    LogisimTickGenerator_0/s_count_reg[9]
    SLICE_X46Y106        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.851 r  LogisimTickGenerator_0/s_count_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.851    LogisimTickGenerator_0/data0[10]
    SLICE_X46Y106        FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.831     1.996    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y106        FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[10]/C
                         clock pessimism             -0.516     1.479    
    SLICE_X46Y106        FDSE (Hold_fdse_C_D)         0.134     1.613    LogisimTickGenerator_0/s_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.479    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y106        FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        FDSE (Prop_fdse_C_Q)         0.164     1.643 r  LogisimTickGenerator_0/s_count_reg_reg[11]/Q
                         net (fo=3, routed)           0.078     1.722    LogisimTickGenerator_0/s_count_reg[11]
    SLICE_X46Y106        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.851 r  LogisimTickGenerator_0/s_count_next0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.851    LogisimTickGenerator_0/data0[12]
    SLICE_X46Y106        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.831     1.996    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X46Y106        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[12]/C
                         clock pessimism             -0.516     1.479    
    SLICE_X46Y106        FDRE (Hold_fdre_C_D)         0.134     1.613    LogisimTickGenerator_0/s_count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_GlobalClock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  FPGA_GlobalClock_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   mem_reg_0_255_0_0_i_1/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y115   CLOCKGEN_0/s_derived_clock_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y115   CLOCKGEN_0/s_output_regs_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y115   CLOCKGEN_0/s_output_regs_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y109   single_cycle_riscv_0/FPGADigit_1/u_divider/counter_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y109   single_cycle_riscv_0/FPGADigit_1/u_divider/counter_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y109   single_cycle_riscv_0/FPGADigit_1/u_divider/counter_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y110   single_cycle_riscv_0/FPGADigit_1/u_divider/counter_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y110   single_cycle_riscv_0/FPGADigit_1/u_divider/counter_reg[26]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y132   single_cycle_riscv_0/RAM_1/mem_reg_256_511_29_29/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y132   single_cycle_riscv_0/RAM_1/mem_reg_256_511_29_29/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y132   single_cycle_riscv_0/RAM_1/mem_reg_256_511_29_29/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y132   single_cycle_riscv_0/RAM_1/mem_reg_256_511_29_29/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y128   single_cycle_riscv_0/RAM_1/mem_reg_256_511_11_11/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y128   single_cycle_riscv_0/RAM_1/mem_reg_256_511_11_11/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y128   single_cycle_riscv_0/RAM_1/mem_reg_256_511_11_11/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y128   single_cycle_riscv_0/RAM_1/mem_reg_256_511_11_11/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y127   single_cycle_riscv_0/RAM_1/mem_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y127   single_cycle_riscv_0/RAM_1/mem_reg_0_255_11_11/RAMS64E_B/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y137   single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y137   single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y137   single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y137   single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y137   single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y137   single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y137   single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y137   single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y128   single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y128   single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMA_D1/CLK



