============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:47:13 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic      Total    
         Instance          Cells Power(nW)  Power(nW)   Power(nW)  
-------------------------------------------------------------------
dsc_serial_mul_synth         585 17628.594 1005653.484 1023282.078 
  TOP                        585 17628.594  970916.124  988544.717 
    stoch2bin                204  8021.779  387690.370  395712.149 
      inc_add_23_27_1         40  1900.180   22644.233   24544.414 
    genblk1[4].genblk1.sng    76  1923.857  101314.287  103238.144 
      ctr                     43  1697.480   86034.887   87732.367 
    genblk1[0].genblk1.sng    75  1904.103  116013.518  117917.621 
      ctr                     42  1677.726  100673.984  102351.710 
    genblk1[1].genblk1.sng    75  1904.103  116951.984  118856.088 
      ctr                     42  1677.726  101019.943  102697.669 
    genblk1[2].genblk1.sng    75  1904.103  117062.751  118966.854 
      ctr                     42  1677.726  101020.140  102697.866 
    genblk1[3].genblk1.sng    75  1904.103  118820.350  120724.454 
      ctr                     42  1677.726  102242.154  103919.880 

