{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 03:39:31 2013 " "Info: Processing started: Mon Nov 04 03:39:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"skeleton\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~11 " "Info: Destination node comb~11" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~8 " "Info: Destination node comb~8" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~9 " "Info: Destination node comb~9" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~9 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~10 " "Info: Destination node comb~10" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { reset } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/processor.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "51.129 ns memory register " "Info: Estimated most critical path is memory to register delay of 51.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg11 1 MEM M4K_X26_Y16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y16; Fanout = 1; MEM Node = 'dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg11'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 225 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[9\] 2 MEM M4K_X26_Y16 3 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X26_Y16; Fanout = 3; MEM Node = 'dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[9\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg11 dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[9] } "NODE_NAME" } } { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.545 ns) 5.500 ns alu_b_in\[9\]~135 3 COMB LAB_X41_Y18 1 " "Info: 3: + IC(1.578 ns) + CELL(0.545 ns) = 5.500 ns; Loc. = LAB_X41_Y18; Fanout = 1; COMB Node = 'alu_b_in\[9\]~135'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[9] alu_b_in[9]~135 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 6.177 ns alu_b_in\[9\]~136 4 COMB LAB_X41_Y18 2 " "Info: 4: + IC(0.499 ns) + CELL(0.178 ns) = 6.177 ns; Loc. = LAB_X41_Y18; Fanout = 2; COMB Node = 'alu_b_in\[9\]~136'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu_b_in[9]~135 alu_b_in[9]~136 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.521 ns) 8.068 ns alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[9\] 5 COMB LAB_X36_Y17 6 " "Info: 5: + IC(1.370 ns) + CELL(0.521 ns) = 8.068 ns; Loc. = LAB_X36_Y17; Fanout = 6; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[9\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { alu_b_in[9]~136 alu:alu_compo|carrysaveadder:addsub|opB_buffer[9] } "NODE_NAME" } } { "hw3/carrysaveadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/carrysaveadder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.521 ns) 9.298 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:9:firstrow\|carryout 6 COMB LAB_X33_Y17 3 " "Info: 6: + IC(0.709 ns) + CELL(0.521 ns) = 9.298 ns; Loc. = LAB_X33_Y17; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:9:firstrow\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { alu:alu_compo|carrysaveadder:addsub|opB_buffer[9] alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:9:firstrow|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.322 ns) 10.552 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:8:G2:halfadder3\|carryout 7 COMB LAB_X36_Y17 2 " "Info: 7: + IC(0.932 ns) + CELL(0.322 ns) = 10.552 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:8:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:9:firstrow|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.544 ns) 11.228 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:8:G2:halfadder3\|sum 8 COMB LAB_X36_Y17 5 " "Info: 8: + IC(0.132 ns) + CELL(0.544 ns) = 11.228 ns; Loc. = LAB_X36_Y17; Fanout = 5; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:8:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:8:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.521 ns) 12.487 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:26:IFF3:6:G2:halfadder3\|carryout 9 COMB LAB_X36_Y19 3 " "Info: 9: + IC(0.738 ns) + CELL(0.521 ns) = 12.487 ns; Loc. = LAB_X36_Y19; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:26:IFF3:6:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:8:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:6:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.544 ns) 13.751 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:6:G2:halfadder3\|carryout 10 COMB LAB_X36_Y16 2 " "Info: 10: + IC(0.720 ns) + CELL(0.544 ns) = 13.751 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:6:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:6:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:6:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.544 ns) 14.427 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:24:IFF3:6:G2:halfadder3\|sum 11 COMB LAB_X36_Y16 4 " "Info: 11: + IC(0.132 ns) + CELL(0.544 ns) = 14.427 ns; Loc. = LAB_X36_Y16; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:24:IFF3:6:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:6:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:6:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.178 ns) 16.014 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:22:IFF3:4:G2:halfadder3\|carryout 12 COMB LAB_X34_Y19 5 " "Info: 12: + IC(1.409 ns) + CELL(0.178 ns) = 16.014 ns; Loc. = LAB_X34_Y19; Fanout = 5; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:22:IFF3:4:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:6:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:4:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.322 ns) 17.279 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:20:IFF3:3:G2:halfadder3\|carryout 13 COMB LAB_X35_Y16 2 " "Info: 13: + IC(0.943 ns) + CELL(0.322 ns) = 17.279 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:20:IFF3:3:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:4:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:3:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.544 ns) 17.955 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:19:IFF3:3:G2:halfadder3\|sum 14 COMB LAB_X35_Y16 3 " "Info: 14: + IC(0.132 ns) + CELL(0.544 ns) = 17.955 ns; Loc. = LAB_X35_Y16; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:19:IFF3:3:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:3:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:3:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.521 ns) 18.631 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:18:IFF3:2:G2:halfadder3\|carryout 15 COMB LAB_X35_Y16 2 " "Info: 15: + IC(0.155 ns) + CELL(0.521 ns) = 18.631 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:18:IFF3:2:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:3:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.544 ns) 19.307 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:2:G2:halfadder3\|sum 16 COMB LAB_X35_Y16 4 " "Info: 16: + IC(0.132 ns) + CELL(0.544 ns) = 19.307 ns; Loc. = LAB_X35_Y16; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:2:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.521 ns) 20.572 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:16:IFF3:1:G2:halfadder3\|carryout 17 COMB LAB_X34_Y20 3 " "Info: 17: + IC(0.744 ns) + CELL(0.521 ns) = 20.572 ns; Loc. = LAB_X34_Y20; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:16:IFF3:1:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:1:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.521 ns) 22.143 ns alu:alu_compo\|data_result\[17\]~124 18 COMB LAB_X41_Y20 1 " "Info: 18: + IC(1.050 ns) + CELL(0.521 ns) = 22.143 ns; Loc. = LAB_X41_Y20; Fanout = 1; COMB Node = 'alu:alu_compo\|data_result\[17\]~124'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:1:G2:halfadder3|carryout alu:alu_compo|data_result[17]~124 } "NODE_NAME" } } { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.545 ns) 22.820 ns alu:alu_compo\|data_result\[17\]~133 19 COMB LAB_X41_Y20 3 " "Info: 19: + IC(0.132 ns) + CELL(0.545 ns) = 22.820 ns; Loc. = LAB_X41_Y20; Fanout = 3; COMB Node = 'alu:alu_compo\|data_result\[17\]~133'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu:alu_compo|data_result[17]~124 alu:alu_compo|data_result[17]~133 } "NODE_NAME" } } { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.521 ns) 23.496 ns regFile_rB\[17\]~404 20 COMB LAB_X41_Y20 1 " "Info: 20: + IC(0.155 ns) + CELL(0.521 ns) = 23.496 ns; Loc. = LAB_X41_Y20; Fanout = 1; COMB Node = 'regFile_rB\[17\]~404'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu:alu_compo|data_result[17]~133 regFile_rB[17]~404 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.319 ns) 24.170 ns regFile_rB\[17\]~405 21 COMB LAB_X41_Y20 10 " "Info: 21: + IC(0.355 ns) + CELL(0.319 ns) = 24.170 ns; Loc. = LAB_X41_Y20; Fanout = 10; COMB Node = 'regFile_rB\[17\]~405'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { regFile_rB[17]~404 regFile_rB[17]~405 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.545 ns) 25.759 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:15:G2:halfadder3\|carryout~1 22 COMB LAB_X37_Y23 1 " "Info: 22: + IC(1.044 ns) + CELL(0.545 ns) = 25.759 ns; Loc. = LAB_X37_Y23; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:15:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { regFile_rB[17]~405 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 26.436 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:15:G2:halfadder3\|carryout~2 23 COMB LAB_X37_Y23 3 " "Info: 23: + IC(0.499 ns) + CELL(0.178 ns) = 26.436 ns; Loc. = LAB_X37_Y23; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:15:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.461 ns) 27.052 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:15:G2:halfadder3\|carryout~3 24 COMB LAB_X37_Y23 2 " "Info: 24: + IC(0.155 ns) + CELL(0.461 ns) = 27.052 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:15:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.521 ns) 28.282 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:14:G2:halfadder3\|sum~1 25 COMB LAB_X40_Y23 2 " "Info: 25: + IC(0.709 ns) + CELL(0.521 ns) = 28.282 ns; Loc. = LAB_X40_Y23; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:14:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:14:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 28.959 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:14:G2:halfadder3\|sum~2 26 COMB LAB_X40_Y23 3 " "Info: 26: + IC(0.355 ns) + CELL(0.322 ns) = 28.959 ns; Loc. = LAB_X40_Y23; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:14:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:14:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:14:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.178 ns) 30.189 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:11:G2:halfadder3\|carryout~3 27 COMB LAB_X38_Y23 1 " "Info: 27: + IC(1.052 ns) + CELL(0.178 ns) = 30.189 ns; Loc. = LAB_X38_Y23; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:11:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:14:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.177 ns) 30.865 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:11:G2:halfadder3\|carryout~4 28 COMB LAB_X38_Y23 5 " "Info: 28: + IC(0.499 ns) + CELL(0.177 ns) = 30.865 ns; Loc. = LAB_X38_Y23; Fanout = 5; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:11:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.545 ns) 31.542 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:11:G2:halfadder3\|sum~1 29 COMB LAB_X38_Y23 2 " "Info: 29: + IC(0.132 ns) + CELL(0.545 ns) = 31.542 ns; Loc. = LAB_X38_Y23; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:11:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout~4 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.516 ns) 32.213 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:11:G2:halfadder3\|sum~2 30 COMB LAB_X38_Y23 4 " "Info: 30: + IC(0.155 ns) + CELL(0.516 ns) = 32.213 ns; Loc. = LAB_X38_Y23; Fanout = 4; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:11:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.322 ns) 33.444 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:8:G2:halfadder3\|carryout~1 31 COMB LAB_X35_Y23 1 " "Info: 31: + IC(0.909 ns) + CELL(0.322 ns) = 33.444 ns; Loc. = LAB_X35_Y23; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:8:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:8:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.178 ns) 34.995 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:8:G2:halfadder3\|carryout~2 32 COMB LAB_X41_Y23 5 " "Info: 32: + IC(1.373 ns) + CELL(0.178 ns) = 34.995 ns; Loc. = LAB_X41_Y23; Fanout = 5; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:8:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:8:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:8:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.544 ns) 35.671 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:15:IFF3:6:G2:halfadder3\|carryout~1 33 COMB LAB_X41_Y23 2 " "Info: 33: + IC(0.132 ns) + CELL(0.544 ns) = 35.671 ns; Loc. = LAB_X41_Y23; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:15:IFF3:6:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:8:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:6:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.178 ns) 37.245 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:5:G2:halfadder3\|carryout~3 34 COMB LAB_X37_Y22 2 " "Info: 34: + IC(1.396 ns) + CELL(0.178 ns) = 37.245 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:5:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:6:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 37.922 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:5:G2:halfadder3\|carryout~4 35 COMB LAB_X37_Y22 2 " "Info: 35: + IC(0.355 ns) + CELL(0.322 ns) = 37.922 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:5:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.544 ns) 38.598 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:5:G2:halfadder3\|sum 36 COMB LAB_X37_Y22 9 " "Info: 36: + IC(0.132 ns) + CELL(0.544 ns) = 38.598 ns; Loc. = LAB_X37_Y22; Fanout = 9; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:5:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3|carryout~4 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:5:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.322 ns) 39.848 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:10:IFF3:2:G2:halfadder3\|carryout~1 37 COMB LAB_X36_Y21 1 " "Info: 37: + IC(0.928 ns) + CELL(0.322 ns) = 39.848 ns; Loc. = LAB_X36_Y21; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:10:IFF3:2:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:5:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:2:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.521 ns) 40.524 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:10:IFF3:2:G2:halfadder3\|carryout~5 38 COMB LAB_X36_Y21 3 " "Info: 38: + IC(0.155 ns) + CELL(0.521 ns) = 40.524 ns; Loc. = LAB_X36_Y21; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:10:IFF3:2:G2:halfadder3\|carryout~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:2:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:2:G2:halfadder3|carryout~5 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.544 ns) 42.095 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:2:G2:halfadder3\|carryout~1 39 COMB LAB_X38_Y22 1 " "Info: 39: + IC(1.027 ns) + CELL(0.544 ns) = 42.095 ns; Loc. = LAB_X38_Y22; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:2:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:2:G2:halfadder3|carryout~5 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:2:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.516 ns) 42.766 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:2:G2:halfadder3\|carryout~5 40 COMB LAB_X38_Y22 3 " "Info: 40: + IC(0.155 ns) + CELL(0.516 ns) = 42.766 ns; Loc. = LAB_X38_Y22; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:2:G2:halfadder3\|carryout~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:2:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:2:G2:halfadder3|carryout~5 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.544 ns) 43.442 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:2:G2:halfadder3\|sum~1 41 COMB LAB_X38_Y22 1 " "Info: 41: + IC(0.132 ns) + CELL(0.544 ns) = 43.442 ns; Loc. = LAB_X38_Y22; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:2:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:2:G2:halfadder3|carryout~5 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:2:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.322 ns) 44.694 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:2:G2:halfadder3\|sum~2 42 COMB LAB_X42_Y22 3 " "Info: 42: + IC(0.930 ns) + CELL(0.322 ns) = 44.694 ns; Loc. = LAB_X42_Y22; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:2:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:2:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:2:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.521 ns) 45.945 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:3:IFF3:0:G2:halfadder3\|carryout 43 COMB LAB_X38_Y22 2 " "Info: 43: + IC(0.730 ns) + CELL(0.521 ns) = 45.945 ns; Loc. = LAB_X38_Y22; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:3:IFF3:0:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:2:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:0:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.322 ns) 47.518 ns comparator_32:compare\|not_equal~0 44 COMB LAB_X41_Y21 1 " "Info: 44: + IC(1.251 ns) + CELL(0.322 ns) = 47.518 ns; Loc. = LAB_X41_Y21; Fanout = 1; COMB Node = 'comparator_32:compare\|not_equal~0'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:0:G2:halfadder3|carryout comparator_32:compare|not_equal~0 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.545 ns) 48.195 ns comparator_32:compare\|not_equal 45 COMB LAB_X41_Y21 1 " "Info: 45: + IC(0.132 ns) + CELL(0.545 ns) = 48.195 ns; Loc. = LAB_X41_Y21; Fanout = 1; COMB Node = 'comparator_32:compare\|not_equal'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|not_equal~0 comparator_32:compare|not_equal } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 48.872 ns reg_32:PC_set_val\|dflipflop:\\G1:0:d\|output~1 46 COMB LAB_X41_Y21 13 " "Info: 46: + IC(0.499 ns) + CELL(0.178 ns) = 48.872 ns; Loc. = LAB_X41_Y21; Fanout = 13; COMB Node = 'reg_32:PC_set_val\|dflipflop:\\G1:0:d\|output~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|not_equal reg_32:PC_set_val|dflipflop:\G1:0:d|output~1 } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(0.322 ns) 51.033 ns pc_set_val_buff\[3\]~103 47 COMB LAB_X23_Y18 1 " "Info: 47: + IC(1.839 ns) + CELL(0.322 ns) = 51.033 ns; Loc. = LAB_X23_Y18; Fanout = 1; COMB Node = 'pc_set_val_buff\[3\]~103'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { reg_32:PC_set_val|dflipflop:\G1:0:d|output~1 pc_set_val_buff[3]~103 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/processor.vhd" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 51.129 ns reg_32:PC_set_val\|dflipflop:\\G1:3:d\|output 48 REG LAB_X23_Y18 1 " "Info: 48: + IC(0.000 ns) + CELL(0.096 ns) = 51.129 ns; Loc. = LAB_X23_Y18; Fanout = 1; REG Node = 'reg_32:PC_set_val\|dflipflop:\\G1:3:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { pc_set_val_buff[3]~103 reg_32:PC_set_val|dflipflop:\G1:3:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Dropbox/2013 Fall/ECE 552/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.437 ns ( 43.88 % ) " "Info: Total cell delay = 22.437 ns ( 43.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "28.692 ns ( 56.12 % ) " "Info: Total interconnect delay = 28.692 ns ( 56.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "51.129 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg11 dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[9] alu_b_in[9]~135 alu_b_in[9]~136 alu:alu_compo|carrysaveadder:addsub|opB_buffer[9] alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:9:firstrow|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:8:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:6:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:6:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:6:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:4:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:3:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:3:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:1:G2:halfadder3|carryout alu:alu_compo|data_result[17]~124 alu:alu_compo|data_result[17]~133 regFile_rB[17]~404 regFile_rB[17]~405 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:14:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:14:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout~4 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:8:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:8:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:6:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3|carryout~4 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:5:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:2:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:2:G2:halfadder3|carryout~5 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:2:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:2:G2:halfadder3|carryout~5 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:2:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:2:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:0:G2:halfadder3|carryout comparator_32:compare|not_equal~0 comparator_32:compare|not_equal reg_32:PC_set_val|dflipflop:\G1:0:d|output~1 pc_set_val_buff[3]~103 reg_32:PC_set_val|dflipflop:\G1:3:d|output } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "35 16669 " "Info: 35 (of 16669) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X44_Y12 X54_Y23 " "Info: Peak interconnect usage is 44% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Info: Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Warning: Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[1\] 0 " "Info: Pin \"led_14\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[2\] 0 " "Info: Pin \"led_14\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[3\] 0 " "Info: Pin \"led_14\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[4\] 0 " "Info: Pin \"led_14\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[5\] 0 " "Info: Pin \"led_14\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[6\] 0 " "Info: Pin \"led_14\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[7\] 0 " "Info: Pin \"led_14\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[8\] 0 " "Info: Pin \"led_14\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[9\] 0 " "Info: Pin \"led_14\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[10\] 0 " "Info: Pin \"led_14\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[11\] 0 " "Info: Pin \"led_14\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[12\] 0 " "Info: Pin \"led_14\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[13\] 0 " "Info: Pin \"led_14\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[14\] 0 " "Info: Pin \"led_14\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "310 " "Info: Peak virtual memory: 310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 03:40:02 2013 " "Info: Processing ended: Mon Nov 04 03:40:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Info: Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
