###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       151292   # Number of WRITE/WRITEP commands
num_reads_done                 =       725795   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       544886   # Number of read row buffer hits
num_read_cmds                  =       725791   # Number of READ/READP commands
num_writes_done                =       151298   # Number of read requests issued
num_write_row_hits             =       111043   # Number of write row buffer hits
num_act_cmds                   =       222121   # Number of ACT commands
num_pre_cmds                   =       222091   # Number of PRE commands
num_ondemand_pres              =       198627   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9435061   # Cyles of rank active rank.0
rank_active_cycles.1           =      9177973   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       564939   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       822027   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       827089   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10661   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8246   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2910   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          615   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          788   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1118   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1205   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1247   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2313   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20901   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          189   # Write cmd latency (cycles)
write_latency[40-59]           =          219   # Write cmd latency (cycles)
write_latency[60-79]           =          390   # Write cmd latency (cycles)
write_latency[80-99]           =          911   # Write cmd latency (cycles)
write_latency[100-119]         =         1713   # Write cmd latency (cycles)
write_latency[120-139]         =         3334   # Write cmd latency (cycles)
write_latency[140-159]         =         4909   # Write cmd latency (cycles)
write_latency[160-179]         =         5987   # Write cmd latency (cycles)
write_latency[180-199]         =         6756   # Write cmd latency (cycles)
write_latency[200-]            =       126875   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       271571   # Read request latency (cycles)
read_latency[40-59]            =        87354   # Read request latency (cycles)
read_latency[60-79]            =       107750   # Read request latency (cycles)
read_latency[80-99]            =        50415   # Read request latency (cycles)
read_latency[100-119]          =        37098   # Read request latency (cycles)
read_latency[120-139]          =        28419   # Read request latency (cycles)
read_latency[140-159]          =        18366   # Read request latency (cycles)
read_latency[160-179]          =        14099   # Read request latency (cycles)
read_latency[180-199]          =        11296   # Read request latency (cycles)
read_latency[200-]             =        99423   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   7.5525e+08   # Write energy
read_energy                    =  2.92639e+09   # Read energy
act_energy                     =  6.07723e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.71171e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.94573e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88748e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72706e+09   # Active standby energy rank.1
average_read_latency           =      116.414   # Average read request latency (cycles)
average_interarrival           =      11.4011   # Average request interarrival latency (cycles)
total_energy                   =  1.72743e+10   # Total energy (pJ)
average_power                  =      1727.43   # Average power (mW)
average_bandwidth              =      7.48453   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       171809   # Number of WRITE/WRITEP commands
num_reads_done                 =       730430   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       540686   # Number of read row buffer hits
num_read_cmds                  =       730426   # Number of READ/READP commands
num_writes_done                =       171809   # Number of read requests issued
num_write_row_hits             =       124158   # Number of write row buffer hits
num_act_cmds                   =       238499   # Number of ACT commands
num_pre_cmds                   =       238468   # Number of PRE commands
num_ondemand_pres              =       214715   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9311613   # Cyles of rank active rank.0
rank_active_cycles.1           =      9278957   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       688387   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       721043   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       852923   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10072   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8204   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2857   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          598   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          846   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1128   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1175   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1241   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2269   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20926   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           17   # Write cmd latency (cycles)
write_latency[20-39]           =          217   # Write cmd latency (cycles)
write_latency[40-59]           =          266   # Write cmd latency (cycles)
write_latency[60-79]           =          472   # Write cmd latency (cycles)
write_latency[80-99]           =         1002   # Write cmd latency (cycles)
write_latency[100-119]         =         2039   # Write cmd latency (cycles)
write_latency[120-139]         =         3792   # Write cmd latency (cycles)
write_latency[140-159]         =         5742   # Write cmd latency (cycles)
write_latency[160-179]         =         7059   # Write cmd latency (cycles)
write_latency[180-199]         =         7933   # Write cmd latency (cycles)
write_latency[200-]            =       143270   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       264223   # Read request latency (cycles)
read_latency[40-59]            =        85986   # Read request latency (cycles)
read_latency[60-79]            =       111249   # Read request latency (cycles)
read_latency[80-99]            =        51839   # Read request latency (cycles)
read_latency[100-119]          =        38434   # Read request latency (cycles)
read_latency[120-139]          =        29330   # Read request latency (cycles)
read_latency[140-159]          =        18596   # Read request latency (cycles)
read_latency[160-179]          =        13840   # Read request latency (cycles)
read_latency[180-199]          =        11132   # Read request latency (cycles)
read_latency[200-]             =       105798   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.57671e+08   # Write energy
read_energy                    =  2.94508e+09   # Read energy
act_energy                     =  6.52533e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.30426e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.46101e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81045e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79007e+09   # Active standby energy rank.1
average_read_latency           =      121.618   # Average read request latency (cycles)
average_interarrival           =      11.0833   # Average request interarrival latency (cycles)
total_energy                   =   1.7437e+10   # Total energy (pJ)
average_power                  =       1743.7   # Average power (mW)
average_bandwidth              =      7.69911   # Average bandwidth
