// Seed: 1667889927
module module_0 (
    input wor id_0#(.id_4(1)),
    input supply1 id_1,
    input tri id_2
);
  assign module_1.id_3 = 0;
  logic [1  /  1 'b0 : -1] id_5;
  ;
  always @(posedge 1) begin : LABEL_0
    id_5 <= id_4;
  end
endmodule
module module_1 #(
    parameter id_12 = 32'd30,
    parameter id_4  = 32'd62
) (
    input supply0 id_0,
    output wand id_1,
    input tri id_2,
    output tri1 id_3,
    input wand _id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wire id_7,
    output supply1 id_8,
    output tri0 id_9,
    output tri0 id_10,
    input wire id_11,
    input tri0 _id_12,
    input tri1 id_13,
    output wor id_14,
    output supply1 id_15,
    input tri1 id_16,
    input wire id_17,
    output wire id_18,
    input supply1 id_19,
    input tri id_20,
    input tri id_21
);
  wire id_23;
  ;
  supply0 [id_4  ||  -1 : -1] id_24;
  wire id_25;
  module_0 modCall_1 (
      id_21,
      id_11,
      id_2
  );
  logic [-1 : id_12] id_26;
  assign id_24 = -1;
endmodule
