{
    "code": "module sync_reset (\n    input logic [7:0] d,\n    input logic clk,\n    input logic reset,\n    output logic [7:0] q\n);\n\n    always @(posedge clk) begin\n        if (reset) begin\n            q <= 8'b00000000;\n        end else begin\n            q <= d;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    },
    "iterations_used": 3
}