--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switches<0>    |sevenseg<0>    |    7.421|
switches<0>    |sevenseg<1>    |    6.828|
switches<0>    |sevenseg<2>    |    7.296|
switches<0>    |sevenseg<3>    |    7.545|
switches<0>    |sevenseg<4>    |    7.661|
switches<0>    |sevenseg<5>    |    7.214|
switches<0>    |sevenseg<6>    |    6.308|
switches<1>    |sevenseg<0>    |    7.016|
switches<1>    |sevenseg<1>    |    7.145|
switches<1>    |sevenseg<2>    |    7.640|
switches<1>    |sevenseg<3>    |    7.115|
switches<1>    |sevenseg<4>    |    7.420|
switches<1>    |sevenseg<5>    |    6.966|
switches<1>    |sevenseg<6>    |    6.804|
switches<2>    |sevenseg<0>    |    7.412|
switches<2>    |sevenseg<1>    |    7.667|
switches<2>    |sevenseg<2>    |    8.193|
switches<2>    |sevenseg<3>    |    7.571|
switches<2>    |sevenseg<4>    |    7.609|
switches<2>    |sevenseg<5>    |    7.193|
switches<2>    |sevenseg<6>    |    7.314|
switches<3>    |sevenseg<0>    |    8.262|
switches<3>    |sevenseg<1>    |    7.891|
switches<3>    |sevenseg<2>    |    8.424|
switches<3>    |sevenseg<3>    |    8.426|
switches<3>    |sevenseg<4>    |    8.611|
switches<3>    |sevenseg<5>    |    8.222|
switches<3>    |sevenseg<6>    |    7.381|
---------------+---------------+---------+


Analysis completed Thu Feb 17 18:43:38 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 94 MB



