
Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.xst" -ofn "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.syr"
Reading design: Firmware_Top.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/psi_trigg.vhd" in Library work.
Entity <psi_trigg> compiled.
Entity <psi_trigg> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/demux.vhd" in Library work.
Architecture behavioral of Entity demux is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/stop_latch.vhd" in Library work.
Architecture behavioral of Entity stop_latch is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/cntr_trigg.vhd" in Library work.
Entity <cntr_trigg> compiled.
Entity <cntr_trigg> (Architecture <behavioural>) compiled.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/mem_control_gen.vhd" in Library work.
Architecture behavioral of Entity mem_control_gen is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/ram_fifo_1ch.vhd" in Library work.
Architecture behavioral of Entity ram_fifo_1ch is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/stop_mem_control_gen.vhd" in Library work.
Architecture behavioral of Entity stop_mem_control_gen is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/stop_ram_fifo_1ch.vhd" in Library work.
Architecture behavioral of Entity stop_ram_fifo_1ch is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/dcm_clkgen.vhd" in Library work.
Architecture behavioral of Entity dcm_clkgen is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/clkgen_1M.vhd" in Library work.
Architecture behavioral of Entity clkgen_1m is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/CS_gen.vhd" in Library work.
Architecture behavioral of Entity cs_gen is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/top_psi_trigg.vhd" in Library work.
Architecture behavioral of Entity top_psi_trigg is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" in Library work.
Architecture or6_hxilinx_firmware_top_v of Entity or6_hxilinx_firmware_top is up to date.
Architecture m2_1_hxilinx_firmware_top_v of Entity m2_1_hxilinx_firmware_top is up to date.
Architecture behavioral of Entity top_trigg_muser_firmware_top is up to date.
Architecture behavioral of Entity memory_block_new_muser_firmware_top is up to date.
Architecture behavioral of Entity stoplatch_sch_muser_firmware_top is up to date.
Architecture behavioral of Entity majority_logic_muser_firmware_top is up to date.
Architecture behavioral of Entity trigger_ch_muser_firmware_top is up to date.
Architecture behavioral of Entity majority_sys_muser_firmware_top is up to date.
Architecture behavioral of Entity stop_gen_block_muser_firmware_top is up to date.
Architecture behavioral of Entity sync_muser_firmware_top is up to date.
Architecture behavioral of Entity firmware_top is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/MEMORY_BLOCK_NEW.vhf" in Library work.
Architecture behavioral of Entity memory_block_new is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/stop_gen_block.vhf" in Library work.
Architecture or6_hxilinx_stop_gen_block_v of Entity or6_hxilinx_stop_gen_block is up to date.
Architecture behavioral of Entity stoplatch_sch_muser_stop_gen_block is up to date.
Architecture behavioral of Entity majority_logic_muser_stop_gen_block is up to date.
Architecture behavioral of Entity trigger_ch_muser_stop_gen_block is up to date.
Architecture behavioral of Entity majority_sys_muser_stop_gen_block is up to date.
Architecture behavioral of Entity stop_gen_block is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/Sync.vhf" in Library work.
Architecture behavioral of Entity sync is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/top_trigg.vhf" in Library work.
Architecture behavioral of Entity top_trigg is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/majority_sys.vhf" in Library work.
Architecture or6_hxilinx_majority_sys_v of Entity or6_hxilinx_majority_sys is up to date.
Architecture behavioral of Entity majority_logic_muser_majority_sys is up to date.
Architecture behavioral of Entity trigger_ch_muser_majority_sys is up to date.
Architecture behavioral of Entity majority_sys is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/stoplatch_SCH.vhf" in Library work.
Architecture behavioral of Entity stoplatch_sch is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/majority_logic.vhf" in Library work.
Architecture or6_hxilinx_majority_logic_v of Entity or6_hxilinx_majority_logic is up to date.
Architecture behavioral of Entity majority_logic is up to date.
Compiling vhdl file "/home/ameya/Desktop/Indi_Research/Firmware/trigger_ch.vhf" in Library work.
Architecture behavioral of Entity trigger_ch is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Firmware_Top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dcm_clkgen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkgen_1M> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CS_gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_HXILINX_Firmware_Top> in library <work> (architecture <m2_1_hxilinx_firmware_top_v>).

Analyzing hierarchy for entity <Sync_MUSER_Firmware_Top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEMORY_BLOCK_NEW_MUSER_Firmware_Top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <stop_gen_block_MUSER_Firmware_Top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <top_psi_trigg> in library <work> (architecture <behavioral>) with generics.
	N = 32

Analyzing hierarchy for entity <top_trigg_MUSER_Firmware_Top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mem_control_gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ram_fifo_1ch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <STOP_mem_control_gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <stop_ram_fifo_1ch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <majority_sys_MUSER_Firmware_Top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <stoplatch_SCH_MUSER_Firmware_Top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <psi_trigg> in library <work> (architecture <behavioral>) with generics.
	N = 32

Analyzing hierarchy for entity <cntr_trigg> in library <work> (architecture <behavioural>) with generics.
	N = 32

Analyzing hierarchy for entity <majority_logic_MUSER_Firmware_Top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <trigger_ch_MUSER_Firmware_Top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <stop_latch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OR6_HXILINX_Firmware_Top> in library <work> (architecture <or6_hxilinx_firmware_top_v>).

Analyzing hierarchy for entity <demux> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Firmware_Top> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1599: Unconnected output port 'STATUS_OUT' of component 'dcm_clkgen'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1599: Unconnected output port 'LOCKED_OUT' of component 'dcm_clkgen'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1599: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'dcm_clkgen'.
    Set user-defined property "HU_SET =  XLXI_11_3" for instance <XLXI_11> in unit <Firmware_Top>.
    Set user-defined property "HU_SET =  XLXI_12_2" for instance <XLXI_12> in unit <Firmware_Top>.
WARNING:Xst:754 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected inout port 'start_1' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:754 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected inout port 'start_2' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:754 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected inout port 'start_3' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:754 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected inout port 'start_4' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:754 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected inout port 'stop_start' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'address_1' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'done_1' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'full_1' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'wait_sig_1' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'address_3' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'address_2' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'address_4' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'done_2' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'full_2' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'wait_sig_2' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'done_3' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'full_3' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'wait_sig_3' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'done_4' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'wait_sig_4' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'stop_address' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
WARNING:Xst:753 - "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf" line 1641: Unconnected output port 'stop_wait' of component 'MEMORY_BLOCK_NEW_MUSER_Firmware_Top'.
    Set user-defined property "DRIVE =  12" for instance <XLXI_31> in unit <Firmware_Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_31> in unit <Firmware_Top>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_31> in unit <Firmware_Top>.
    Set user-defined property "HU_SET =  XLXI_103_4" for instance <XLXI_103> in unit <Firmware_Top>.
    Set user-defined property "HU_SET =  XLXI_132_5" for instance <XLXI_132> in unit <Firmware_Top>.
    Set user-defined property "HU_SET =  XLXI_133_6" for instance <XLXI_133> in unit <Firmware_Top>.
    Set user-defined property "HU_SET =  XLXI_134_7" for instance <XLXI_134> in unit <Firmware_Top>.
    Set user-defined property "HU_SET =  XLXI_135_8" for instance <XLXI_135> in unit <Firmware_Top>.
    Set user-defined property "HU_SET =  XLXI_136_9" for instance <XLXI_136> in unit <Firmware_Top>.
    Set user-defined property "HU_SET =  XLXI_137_10" for instance <XLXI_137> in unit <Firmware_Top>.
    Set user-defined property "HU_SET =  XLXI_138_11" for instance <XLXI_138> in unit <Firmware_Top>.
Entity <Firmware_Top> analyzed. Unit <Firmware_Top> generated.

Analyzing Entity <dcm_clkgen> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <dcm_clkgen>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <dcm_clkgen>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <dcm_clkgen>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <dcm_clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  4.0000000000000000" for instance <DCM_SP_INST> in unit <dcm_clkgen>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <dcm_clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <dcm_clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <dcm_clkgen>.
    Set user-defined property "CLKIN_PERIOD =  12.5000000000000000" for instance <DCM_SP_INST> in unit <dcm_clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <dcm_clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <dcm_clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <dcm_clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm_clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm_clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <dcm_clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <dcm_clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <dcm_clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <dcm_clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <dcm_clkgen>.
Entity <dcm_clkgen> analyzed. Unit <dcm_clkgen> generated.

Analyzing Entity <clkgen_1M> in library <work> (Architecture <behavioral>).
Entity <clkgen_1M> analyzed. Unit <clkgen_1M> generated.

Analyzing Entity <CS_gen> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/ameya/Desktop/Indi_Research/Firmware/CS_gen.vhd" line 80: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk_1M>, <clk_20M>
WARNING:Xst:819 - "/home/ameya/Desktop/Indi_Research/Firmware/CS_gen.vhd" line 99: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk_1M>
Entity <CS_gen> analyzed. Unit <CS_gen> generated.

Analyzing Entity <M2_1_HXILINX_Firmware_Top> in library <work> (Architecture <m2_1_hxilinx_firmware_top_v>).
Entity <M2_1_HXILINX_Firmware_Top> analyzed. Unit <M2_1_HXILINX_Firmware_Top> generated.

Analyzing Entity <Sync_MUSER_Firmware_Top> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <Sync_MUSER_Firmware_Top>.
    Set user-defined property "INIT =  0" for instance <XLXI_11> in unit <Sync_MUSER_Firmware_Top>.
    Set user-defined property "INIT =  0" for instance <XLXI_18> in unit <Sync_MUSER_Firmware_Top>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <Sync_MUSER_Firmware_Top>.
Entity <Sync_MUSER_Firmware_Top> analyzed. Unit <Sync_MUSER_Firmware_Top> generated.

Analyzing Entity <MEMORY_BLOCK_NEW_MUSER_Firmware_Top> in library <work> (Architecture <behavioral>).
Entity <MEMORY_BLOCK_NEW_MUSER_Firmware_Top> analyzed. Unit <MEMORY_BLOCK_NEW_MUSER_Firmware_Top> generated.

Analyzing Entity <mem_control_gen> in library <work> (Architecture <behavioral>).
Entity <mem_control_gen> analyzed. Unit <mem_control_gen> generated.

Analyzing Entity <ram_fifo_1ch> in library <work> (Architecture <behavioral>).
    Set property "ram_style = block" for signal <RAM>.
Entity <ram_fifo_1ch> analyzed. Unit <ram_fifo_1ch> generated.

Analyzing Entity <STOP_mem_control_gen> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/ameya/Desktop/Indi_Research/Firmware/stop_mem_control_gen.vhd" line 81: Mux is complete : default of case is discarded
Entity <STOP_mem_control_gen> analyzed. Unit <STOP_mem_control_gen> generated.

Analyzing Entity <stop_ram_fifo_1ch> in library <work> (Architecture <behavioral>).
    Set property "ram_style = block" for signal <RAM>.
Entity <stop_ram_fifo_1ch> analyzed. Unit <stop_ram_fifo_1ch> generated.

Analyzing Entity <stop_gen_block_MUSER_Firmware_Top> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0000" for instance <XLXI_6> in unit <stop_gen_block_MUSER_Firmware_Top>.
    Set user-defined property "INIT =  0000" for instance <XLXI_7> in unit <stop_gen_block_MUSER_Firmware_Top>.
Entity <stop_gen_block_MUSER_Firmware_Top> analyzed. Unit <stop_gen_block_MUSER_Firmware_Top> generated.

Analyzing Entity <majority_sys_MUSER_Firmware_Top> in library <work> (Architecture <behavioral>).
Entity <majority_sys_MUSER_Firmware_Top> analyzed. Unit <majority_sys_MUSER_Firmware_Top> generated.

Analyzing Entity <majority_logic_MUSER_Firmware_Top> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_13_0" for instance <XLXI_13> in unit <majority_logic_MUSER_Firmware_Top>.
    Set user-defined property "HU_SET =  XLXI_26_1" for instance <XLXI_26> in unit <majority_logic_MUSER_Firmware_Top>.
Entity <majority_logic_MUSER_Firmware_Top> analyzed. Unit <majority_logic_MUSER_Firmware_Top> generated.

Analyzing Entity <OR6_HXILINX_Firmware_Top> in library <work> (Architecture <or6_hxilinx_firmware_top_v>).
Entity <OR6_HXILINX_Firmware_Top> analyzed. Unit <OR6_HXILINX_Firmware_Top> generated.

Analyzing Entity <demux> in library <work> (Architecture <behavioral>).
Entity <demux> analyzed. Unit <demux> generated.

Analyzing Entity <trigger_ch_MUSER_Firmware_Top> in library <work> (Architecture <behavioral>).
Entity <trigger_ch_MUSER_Firmware_Top> analyzed. Unit <trigger_ch_MUSER_Firmware_Top> generated.

Analyzing Entity <stoplatch_SCH_MUSER_Firmware_Top> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_32> in unit <stoplatch_SCH_MUSER_Firmware_Top>.
    Set user-defined property "INIT =  0" for instance <XLXI_33> in unit <stoplatch_SCH_MUSER_Firmware_Top>.
    Set user-defined property "INIT =  0" for instance <XLXI_49> in unit <stoplatch_SCH_MUSER_Firmware_Top>.
Entity <stoplatch_SCH_MUSER_Firmware_Top> analyzed. Unit <stoplatch_SCH_MUSER_Firmware_Top> generated.

Analyzing Entity <stop_latch> in library <work> (Architecture <behavioral>).
Entity <stop_latch> analyzed. Unit <stop_latch> generated.

Analyzing generic Entity <top_psi_trigg> in library <work> (Architecture <behavioral>).
	N = 32
Entity <top_psi_trigg> analyzed. Unit <top_psi_trigg> generated.

Analyzing generic Entity <psi_trigg> in library <work> (Architecture <behavioral>).
	N = 32
Entity <psi_trigg> analyzed. Unit <psi_trigg> generated.

Analyzing Entity <top_trigg_MUSER_Firmware_Top> in library <work> (Architecture <behavioral>).
Entity <top_trigg_MUSER_Firmware_Top> analyzed. Unit <top_trigg_MUSER_Firmware_Top> generated.

Analyzing generic Entity <cntr_trigg> in library <work> (Architecture <behavioural>).
	N = 32
Entity <cntr_trigg> analyzed. Unit <cntr_trigg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clkgen_1M>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/clkgen_1M.vhd".
    Found 4-bit up counter for signal <counter>.
    Found 1-bit register for signal <temporal>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clkgen_1M> synthesized.


Synthesizing Unit <CS_gen>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/CS_gen.vhd".
    Found 1-bit register for signal <enable1>.
    Found 1-bit register for signal <enable2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <CS_gen> synthesized.


Synthesizing Unit <M2_1_HXILINX_Firmware_Top>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf".
Unit <M2_1_HXILINX_Firmware_Top> synthesized.


Synthesizing Unit <mem_control_gen>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/mem_control_gen.vhd".
    Found 12-bit register for signal <addr>.
    Found 12-bit adder for signal <addr$addsub0000> created at line 71.
    Found 1-bit register for signal <done_f>.
    Found 1-bit register for signal <full_f>.
    Found 12-bit comparator less for signal <full_f$cmp_lt0000> created at line 70.
    Found 1-bit register for signal <wait_f>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <mem_control_gen> synthesized.


Synthesizing Unit <ram_fifo_1ch>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/ram_fifo_1ch.vhd".
    Found 4096x1-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 1-bit register for signal <do>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 D-type flip-flop(s).
Unit <ram_fifo_1ch> synthesized.


Synthesizing Unit <STOP_mem_control_gen>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/stop_mem_control_gen.vhd".
    Found 8-bit register for signal <addr>.
    Found 8-bit adder for signal <addr$addsub0000> created at line 65.
    Found 1-bit register for signal <done_f>.
    Found 1-bit register for signal <full_f>.
    Found 8-bit comparator less for signal <full_f$cmp_lt0000> created at line 64.
    Found 1-bit register for signal <wait_f>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <STOP_mem_control_gen> synthesized.


Synthesizing Unit <stop_ram_fifo_1ch>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/stop_ram_fifo_1ch.vhd".
    Found 256x1-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 1-bit register for signal <do>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 D-type flip-flop(s).
Unit <stop_ram_fifo_1ch> synthesized.


Synthesizing Unit <OR6_HXILINX_Firmware_Top>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf".
Unit <OR6_HXILINX_Firmware_Top> synthesized.


Synthesizing Unit <demux>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/demux.vhd".
    Found 1-bit register for signal <cout0>.
    Found 1-bit register for signal <cout1>.
    Found 1-bit register for signal <cout2>.
    Found 1-bit register for signal <cout3>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <demux> synthesized.


Synthesizing Unit <stop_latch>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/stop_latch.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <enable_stop>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <stop_latch> synthesized.


Synthesizing Unit <psi_trigg>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/psi_trigg.vhd".
    Found 32-bit register for signal <buffer_reg>.
    Found 32-bit comparator greatequal for signal <buffer_reg_4$cmp_ge0000> created at line 74.
    Found 1-bit register for signal <conv_flag>.
    Found 1-bit register for signal <data>.
    Found 32-bit up counter for signal <i>.
    Summary:
	inferred   1 Counter(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <psi_trigg> synthesized.


Synthesizing Unit <cntr_trigg>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/cntr_trigg.vhd".
    Found 32-bit register for signal <q>.
    Found 27-bit up counter for signal <count_local>.
    Found 32-bit register for signal <count_trigg>.
    Found 32-bit adder for signal <count_trigg$addsub0000> created at line 82.
    Found 27-bit comparator less for signal <count_trigg$cmp_lt0000> created at line 78.
    Found 1-bit register for signal <flag>.
    Found 27-bit comparator greatequal for signal <flag$cmp_ge0000> created at line 78.
    Summary:
	inferred   1 Counter(s).
	inferred  65 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <cntr_trigg> synthesized.


Synthesizing Unit <dcm_clkgen>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/dcm_clkgen.vhd".
Unit <dcm_clkgen> synthesized.


Synthesizing Unit <Sync_MUSER_Firmware_Top>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf".
Unit <Sync_MUSER_Firmware_Top> synthesized.


Synthesizing Unit <MEMORY_BLOCK_NEW_MUSER_Firmware_Top>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf".
Unit <MEMORY_BLOCK_NEW_MUSER_Firmware_Top> synthesized.


Synthesizing Unit <top_psi_trigg>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/top_psi_trigg.vhd".
Unit <top_psi_trigg> synthesized.


Synthesizing Unit <top_trigg_MUSER_Firmware_Top>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf".
Unit <top_trigg_MUSER_Firmware_Top> synthesized.


Synthesizing Unit <stoplatch_SCH_MUSER_Firmware_Top>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf".
Unit <stoplatch_SCH_MUSER_Firmware_Top> synthesized.


Synthesizing Unit <majority_logic_MUSER_Firmware_Top>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf".
Unit <majority_logic_MUSER_Firmware_Top> synthesized.


Synthesizing Unit <trigger_ch_MUSER_Firmware_Top>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf".
Unit <trigger_ch_MUSER_Firmware_Top> synthesized.


Synthesizing Unit <majority_sys_MUSER_Firmware_Top>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf".
Unit <majority_sys_MUSER_Firmware_Top> synthesized.


Synthesizing Unit <stop_gen_block_MUSER_Firmware_Top>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf".
Unit <stop_gen_block_MUSER_Firmware_Top> synthesized.


Synthesizing Unit <Firmware_Top>.
    Related source file is "/home/ameya/Desktop/Indi_Research/Firmware/Firmware_Top.vhf".
Unit <Firmware_Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 256x1-bit single-port RAM                             : 1
 4096x1-bit single-port RAM                            : 4
# Adders/Subtractors                                   : 13
 12-bit adder                                          : 4
 32-bit adder                                          : 8
 8-bit adder                                           : 1
# Counters                                             : 17
 27-bit up counter                                     : 8
 32-bit up counter                                     : 8
 4-bit up counter                                      : 1
# Registers                                            : 329
 1-bit register                                        : 308
 12-bit register                                       : 4
 32-bit register                                       : 16
 8-bit register                                        : 1
# Comparators                                          : 29
 12-bit comparator less                                : 4
 27-bit comparator greatequal                          : 8
 27-bit comparator less                                : 8
 32-bit comparator greatequal                          : 8
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ram_fifo_1ch>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <do>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 1-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_0>          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <di>            |          |
    |     doA            | connected to signal <do>            |          |
    |     dorstA         | connected to signal <en>            | low      |
    | reset value        | 0                                              |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram_fifo_1ch> synthesized (advanced).

Synthesizing (advanced) Unit <stop_ram_fifo_1ch>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <do>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 1-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_0>          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <di>            |          |
    |     doA            | connected to signal <do>            |          |
    |     dorstA         | connected to signal <en>            | low      |
    | reset value        | 0                                              |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <stop_ram_fifo_1ch> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 256x1-bit single-port block RAM                       : 1
 4096x1-bit single-port block RAM                      : 4
# Adders/Subtractors                                   : 13
 12-bit adder                                          : 4
 32-bit adder                                          : 8
 8-bit adder                                           : 1
# Counters                                             : 17
 27-bit up counter                                     : 8
 32-bit up counter                                     : 8
 4-bit up counter                                      : 1
# Registers                                            : 878
 Flip-Flops                                            : 878
# Comparators                                          : 29
 12-bit comparator less                                : 4
 27-bit comparator greatequal                          : 8
 27-bit comparator less                                : 8
 32-bit comparator greatequal                          : 8
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2697 - Unit <MEMORY_BLOCK_NEW_MUSER_Firmware_Top> : the RAMs <XLXI_2/Mram_RAM>, <XLXI_11/Mram_RAM> are packed into the single block RAM <XLXI_2/Mram_RAM1>
INFO:Xst:2697 - Unit <MEMORY_BLOCK_NEW_MUSER_Firmware_Top> : the RAMs <XLXI_14/Mram_RAM>, <XLXI_23/Mram_RAM> are packed into the single block RAM <XLXI_14/Mram_RAM1>

Optimizing unit <Firmware_Top> ...

Optimizing unit <M2_1_HXILINX_Firmware_Top> ...

Optimizing unit <OR6_HXILINX_Firmware_Top> ...

Optimizing unit <mem_control_gen> ...

Optimizing unit <STOP_mem_control_gen> ...

Optimizing unit <psi_trigg> ...

Optimizing unit <cntr_trigg> ...

Optimizing unit <trigger_ch_MUSER_Firmware_Top> ...

Optimizing unit <MEMORY_BLOCK_NEW_MUSER_Firmware_Top> ...

Optimizing unit <top_psi_trigg> ...

Optimizing unit <top_trigg_MUSER_Firmware_Top> ...

Optimizing unit <majority_logic_MUSER_Firmware_Top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Firmware_Top, actual ratio is 153.
Optimizing block <Firmware_Top> to meet ratio 100 (+ 5) of 704 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <Firmware_Top>, final ratio is 152.

Final Macro Processing ...

Processing Unit <Firmware_Top> :
	Found 3-bit shift register for signal <XLXI_18/XLXI_19>.
Unit <Firmware_Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1351
 Flip-Flops                                            : 1351
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

Clock Information:
------------------
-----------------------------------+-----------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                   | Load  |
-----------------------------------+-----------------------------------------+-------+
clk                                | XLXI_2/DCM_SP_INST:CLKDV                | 5     |
clk                                | XLXI_2/DCM_SP_INST:CLK0                 | 744   |
XLXI_38/XLXN_121                   | NONE(XLXI_38/XLXI_27/XLXI_1/enable_stop)| 1     |
clk                                | XLXI_2/DCM_SP_INST:CLK2X                | 2     |
XLXI_18/XLXI_19                    | NONE(XLXI_5/enable2)                    | 2     |
XLXI_12/O(XLXI_12/O1:O)            | NONE(*)(XLXI_21/XLXI_25/wait_f)         | 12    |
XLXI_11/O1(XLXI_11/O1:O)           | BUFG(*)(XLXI_21/XLXI_1/wait_f)          | 590   |
XLXI_18/XLXI_8                     | NONE(XLXI_18/Mshreg_XLXI_19)            | 2     |
-----------------------------------+-----------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------+-----------------------------------------+-------+
Control Signal                                                         | Buffer(FF name)                         | Load  |
-----------------------------------------------------------------------+-----------------------------------------+-------+
rst                                                                    | IBUFG+BUFG                              | 799   |
XLXI_131/psi1/buffer_reg_4_or0000(XLXI_131/psi1/buffer_reg_4_or00001:O)| NONE(XLXI_131/psi1/buffer_reg_0)        | 66    |
XLXI_131/psi2/buffer_reg_4_or0000(XLXI_131/psi2/buffer_reg_4_or00001:O)| NONE(XLXI_131/psi2/buffer_reg_0)        | 66    |
XLXI_131/psi3/buffer_reg_4_or0000(XLXI_131/psi3/buffer_reg_4_or00001:O)| NONE(XLXI_131/psi3/buffer_reg_0)        | 66    |
XLXI_131/psi4/buffer_reg_4_or0000(XLXI_131/psi4/buffer_reg_4_or00001:O)| NONE(XLXI_131/psi4/buffer_reg_0)        | 66    |
XLXI_131/psi5/buffer_reg_4_or0000(XLXI_131/psi5/buffer_reg_4_or00001:O)| NONE(XLXI_131/psi5/buffer_reg_0)        | 66    |
XLXI_131/psi6/buffer_reg_4_or0000(XLXI_131/psi6/buffer_reg_4_or00001:O)| NONE(XLXI_131/psi6/buffer_reg_0)        | 66    |
XLXI_131/psi7/buffer_reg_4_or0000(XLXI_131/psi7/buffer_reg_4_or00001:O)| NONE(XLXI_131/psi7/buffer_reg_0)        | 66    |
XLXI_131/psi8/buffer_reg_4_or0000(XLXI_131/psi8/buffer_reg_4_or00001:O)| NONE(XLXI_131/psi8/buffer_reg_0)        | 66    |
XLXI_38/XLXI_27/XLXI_49(XLXI_38/XLXI_27/XLXI_49:Q)                     | NONE(XLXI_38/XLXI_27/XLXI_1/enable_stop)| 1     |
XLXI_5/enable1_or0000(XLXI_5/enable1_or00001:O)                        | NONE(XLXI_5/enable1)                    | 1     |
XLXI_5/enable2_or0000(XLXI_5/enable2_or00001:O)                        | NONE(XLXI_5/enable2)                    | 1     |
-----------------------------------------------------------------------+-----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.590ns (Maximum Frequency: 104.275MHz)
   Minimum input arrival time before clock: 8.386ns
   Maximum output required time after clock: 14.580ns
   Maximum combinational path delay: 13.146ns

=========================================================================

Process "Synthesize - XST" completed successfully

Started : "Launching RTL Schematic Viewer for Firmware_Top.ngr".

Started : "Launching Schematic Editor to edit Firmware_Top.sch".

