{"d": {"Conference": null, "Domain": null, "Publication": {"StartIdx": 1, "TotalItem": 546, "__type": "PublicationResponse:http://research.microsoft.com", "Result": [{"Conference": null, "DOI": "10.1109/2.976921", "Keyword": [{"Name": "Consumer Electronics", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7620}, {"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Interactive System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20433}, {"Name": "Plug and Play", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31520}, {"Name": "Software Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38537}, {"Name": "Stochastic Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 40076}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}, {"Name": "Time To Market", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 72036}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "On-chip micronetworks, designed with a layered methodology, will meet the distinctive challenges of providing functionally correct, reliable operation of interacting system-on-chip components. A system on chip (SoC) can provide an integrated solution to challenging design problems in the telecommunications, multimedia, and consumer electronics domains. Much of the progress in these fields hinges on the designers' ability to conceive complex electronic", "Title": "Networks on Chips: A New SoC Paradigm", "CitationCount": 1391, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/journals/computer/computer35.html#BeniniM02", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00976921", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=976921", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=976921", "http://www.computer.org/computer/co2002/r1070abs.htm"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 13, "Type": 1, "ID": 847404, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "COMPUTER", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Computer", "PublicationCount": 0, "HomepageURL": null, "ID": 11}}, {"Conference": null, "DOI": "10.1109/92.845896", "Keyword": [{"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Design Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9622}, {"Name": "Dynamic Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11241}, {"Name": "Dynamic Reconfiguration", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11254}, {"Name": "Energy Conservation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12344}, {"Name": "Energy Efficient", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12364}, {"Name": "Energy Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12388}, {"Name": "Indexing Terms", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19482}, {"Name": "Performance of Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30656}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}, {"Name": "Turn Off", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 71657}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Alessandro", "MiddleName": "", "LastName": "Bogliolo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1886765}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Dynamic power management (DPM) is a design methodology for dynamically reconfiguring systems to provide the requested services and performance levels with a minimum number of active components or a minimum load on such com- ponents. DPM encompasses a set of techniques that achieves energy-efficient computation by selectively turning off (or re- ducing the performance of) system components when they are", "Title": "A survey of design techniques for system-level dynamic power management", "CitationCount": 476, "FullVersionURL": ["http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=845896", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=845896", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00845896", "http://doi.ieeecomputersociety.org/10.1109/92.845896", "http://www.informatik.uni-trier.de/~ley/db/journals/tvlsi/tvlsi8.html#BeniniBM00", "http://si2.epfl.ch/%7Edemichel/publications/archive/2000/VLSISvol8iss3Jun00pg299.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2000, "ReferenceCount": 56, "Type": 1, "ID": 1684980, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "VLSI", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Very Large Scale Integration Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 694}}, {"Conference": null, "DOI": "10.1109/54.232470", "Keyword": [{"Name": "Digital Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10068}, {"Name": "Heterogeneous Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17948}, {"Name": "System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41199}, {"Name": "Time Constraint", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42092}, {"Name": "Hardware Description Language", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17416}, {"Name": "Application Specific Integrated Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 47370}], "Author": [{"FirstName": "Rajesh", "MiddleName": "K.", "LastName": "Gupta", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1735679}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "As system design grows increasingly complex, the use of predesigned components, such as general-purpose microprocessors can simplify synthesized hardware. While the problems in designing systems that contain processors and application-specific integrated circuit chips are not new, computer-aided synthesis of such heterogeneous or mixed systems poses unique problems. The authors demonstrate the feasibility of synthesizing heterogeneous systems by using timing constraints", "Title": "Hardware-Software Cosynthesis for Digital Systems", "CitationCount": 447, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/journals/dt/dt10.html#GuptaM93", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=232470", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00232470", "http://doi.ieeecomputersociety.org/10.1109/54.232470", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=232470", "http://ce.sharif.edu/courses/86-87/2/ce333/resources/root/TAKE%20HOME/CoDes-Demicheli.pdf", "http://mesl.ucsd.edu/pubs/gupta-dt93.pdf", "http://www.ecs.umass.edu/ece/tessier/courses/697c/dt93.pdf", "http://www.ecs.umass.edu/ece/tessier/courses/697ff/dt93.pdf", "http://www.engineer.tamuk.edu/departments/eecs/Faculty/rnekovei/RC/Papers/CoDesign.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1993, "ReferenceCount": 29, "Type": 1, "ID": 930593, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE D&ToC", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Design & Test of Computers", "PublicationCount": 0, "HomepageURL": null, "ID": 847}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISLPED", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Symposium on Low Power Electronics and Design", "PublicationCount": 0, "HomepageURL": null, "ID": 89, "CFP": null}, "DOI": "10.1145/313817.313957", "Keyword": [{"Name": "Energy Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12346}, {"Name": "Energy Cost", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12348}, {"Name": "Energy Efficient", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12364}, {"Name": "Energy Efficient Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12365}, {"Name": "Model Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25730}, {"Name": "Power Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32190}, {"Name": "Survey Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 40952}, {"Name": "System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41199}, {"Name": "System Level Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41214}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "This tutorial surveys design methods for energy-efficient system-level design. We consider electronic systems consisting of a hardware platform and software layers. We consider the three major constituents of hardware that consume energy, namely computation, communica- tion, and storage units, and we review methods for reducing their energy consumption. We also study models for analyzing the energy cost of software, and", "Title": "System-level power optimization: techniques and tools", "CitationCount": 295, "FullVersionURL": ["http://portal.acm.org/citation.cfm?doid=335043.335044", "http://portal.acm.org/citation.cfm?id=313957", "http://portal.acm.org/ft_gateway.cfm?id=313957&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=335044", "http://portal.acm.org/ft_gateway.cfm?id=335044&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.informatik.uni-trier.de/~ley/db/conf/islped/islped1999.html#BeniniM99", "http://www.informatik.uni-trier.de/~ley/db/journals/todaes/todaes5.html#BeniniM00", "http://portal.acm.org/citation.cfm?id=335043.335044", "http://portal.acm.org/citation.cfm?id=313817.313957", "http://doi.acm.org/10.1145/335043.335044", "http://doi.acm.org/10.1145/313817.313957", "http://www.ra.informatik.uni-stuttgart.de/~pricopin/noc03/paper39.pdf", "http://si2.epfl.ch/%7Edemichel/publications/archive/2000/TODAESvol5iss2Apr00pg115.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 228, "Type": 1, "ID": 692338, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "10.1109/DATE.2004.1269002", "Keyword": [{"Name": "Communication Cost", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6633}, {"Name": "Communication Delay", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6635}, {"Name": "Fast Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13729}, {"Name": "Media Processing", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 24710}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Video Processing", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 44203}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Srinivasan", "MiddleName": "", "LastName": "Murali", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 323740}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "We address the design of complex monolithic systems, where processing cores generate and consume a varying and large amount of data, thus bringing the communication links to the edge of congestion. Typical applications are in the area of multi-media processing. We consider a mesh-based Networks on Chip (NoC) architecture, and we explore the assignment of cores to mesh cross-points so", "Title": "Bandwidth-Constrained Mapping of Cores onto NoC Architectures", "CitationCount": 234, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01269002", "http://portal.acm.org/citation.cfm?id=969207", "http://portal.acm.org/ft_gateway.cfm?id=969207&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1269002", "http://csdl.computer.org/comp/proceedings/date/2004/2085/02/208520896abs.htm", "http://portal.acm.org/citation.cfm?id=968879.969207", "http://www.informatik.uni-trier.de/~ley/db/conf/date/date2004-2.html#MuraliM04", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/date04/pdffiles/07a_4.pdf", "http://si2.epfl.ch/~demichel/publications/archive/2004/bwmapping_paper.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2004, "ReferenceCount": 13, "Type": 1, "ID": 502607, "Journal": null}, {"Conference": null, "DOI": "10.1109/TPDS.2005.22", "Keyword": [{"Name": "Building Block", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4270}, {"Name": "Case Study", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4931}, {"Name": "Chip Multiprocessor", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 5569}, {"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Design Space Exploration", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9616}, {"Name": "Domain Specificity", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10865}, {"Name": "Energy Efficient", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12364}, {"Name": "High Performance", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18101}, {"Name": "Multiprocessor System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 26768}, {"Name": "Network Interface", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27400}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Davide", "MiddleName": "", "LastName": "Bertozzi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2854178}, {"FirstName": "Antoine", "MiddleName": "", "LastName": "Jalabert", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3354468}, {"FirstName": "Srinivasan", "MiddleName": "", "LastName": "Murali", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 323740}, {"FirstName": "Rutuparna", "MiddleName": "", "LastName": "Tamhankar", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3478110}, {"FirstName": "Stergios", "MiddleName": "", "LastName": "Stergiou", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3354563}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "The growing complexity of customizable single-chip multiprocessors is requiring communication resources that can only be provided by a highly-scalable communication infrastructure. This trend is exemplified by the growing number of Network-on-Chip (NoC) architectures that have been proposed recently for System-on-Chip (SoC) integration. Developing NoC-based systems tailored to a particular application domain is crucial for achieving high-performance, energy-efficient customized solutions. The", "Title": "NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip", "CitationCount": 216, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/journals/tpds/tpds16.html#BertozziJMTSBM05", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1374853", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01374853", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=1374853", "http://www.stanford.edu/~utopcell/papers/tpds.05.pdf", "http://dx.doi.org/10.1109/TPDS.2005.22", "http://infoscience.epfl.ch/record/53044/files/Bertozzi_NoC_02.05.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2005, "ReferenceCount": 48, "Type": 1, "ID": 1665131, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "TPDS", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Parallel and Distributed Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 26}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/277044.277094", "Keyword": [{"Name": "Case Study", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4931}, {"Name": "Dynamic Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11241}, {"Name": "Optimal Policy", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29374}, {"Name": "Polynomial Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31834}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}, {"Name": "Stochastic Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 40076}, {"Name": "Stochastic Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 40085}], "Author": [{"FirstName": "Giuseppe", "MiddleName": "A.", "LastName": "Paleologo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1183536}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Alessandro", "MiddleName": "", "LastName": "Bogliolo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1886765}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Dynamic power management schemes (also called policies) can be used to control the power consumption levels of electronic systems, by setting their components in different states, each characterized by a performance level and a power consumption. In this paper, we describe power-managed systems using a finite-state, stochastic model. Furthermore, we show that the fundamental problem of finding an optimal policy", "Title": "Policy optimization for dynamic power management", "CitationCount": 206, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=277094", "http://portal.acm.org/ft_gateway.cfm?id=277094&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.scarpaz.com/2100-papers/low%20power/paper11_2.pdf", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/1998/dac98/pdffiles/11_2.pdf", "http://pompone.cs.ucsb.edu/~wenye/majorexam/Energy/Paleologo98.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 25, "Type": 1, "ID": 178349, "Journal": null}, {"Conference": null, "DOI": "10.1109/TCAD.1985.1270123", "Keyword": [{"Name": "Computer Aided Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7053}, {"Name": "Computer Program", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7132}, {"Name": "Design Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9595}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Heuristic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17963}, {"Name": "Programmable Logic Array", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32922}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Symbolic Representation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41076}], "Author": [{"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Computer-Aided synthesis of sequential functions of VLSI systems, such as microprocessor control units, must include design optimization procedures to yield area-effective circuits. We model sequential functions as deterministic synchronous Finite State Machines (FSM's), and we consider a regular and structured implementation by means of Programmable Logic Arrays (PLA's) and feedback registers. State assignment, i.e., binary encoding of the internal states", "Title": "Optimal State Assignment for Finite State Machines", "CitationCount": 200, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1270123", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad4.html#MicheliBS85", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=28433&arnumber=1270123&count=20&index=11"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1985, "ReferenceCount": 0, "Type": 1, "ID": 1390539, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "ACM Great Lakes Symposium on VLSI", "PublicationCount": 0, "HomepageURL": null, "ID": 1023, "CFP": null}, "DOI": "10.1109/GLSV.1997.580414", "Keyword": [{"Name": "Efficient Implementation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11663}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "Power Saving", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32198}, {"Name": "Switching Activity", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41048}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "Enrico", "MiddleName": "", "LastName": "Macii", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1765695}, {"FirstName": "Donatella", "MiddleName": "", "LastName": "Sciuto", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1992064}, {"FirstName": "Cristina", "MiddleName": "", "LastName": "Silvano", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 869601}], "Abstract": "In microprocessor-based systems, large power savings can be achieved through reduction of the transition activity of the on- and off-chip buses. This is because the total capacitance being switched when a voltage change occurs on a bus line is usually sensibly larger than the capacitive load that must be charged/discharged when internal nodes toggle. In this paper, we propose an", "Title": "Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems", "CitationCount": 187, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00580414", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=580414"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1997, "ReferenceCount": 5, "Type": 1, "ID": 1298822, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/309847.310090", "Keyword": [{"Name": "dc-dc converter", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9133}, {"Name": "Embedded System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12111}, {"Name": "Energy Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12346}, {"Name": "Energy Dissipation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12353}], "Author": [{"FirstName": "Tajana", "MiddleName": "", "LastName": "\u0160imuni\u0107", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4358837}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": " This paper presents a methodology for cycle-accurate simulationof energy dissipation in embedded systems. TheARM Ltd. [1] instruction-level cycle-accurate simulator isextended with energy models for the processor, the L2 cache,the memory, the interconnect and the DC-DC converter. ASmartBadge, which can be seen as an embedded system consistingof StrongARM-1100 processor, memory and the DCDCconverter, is used to evaluate the methodology with theDhrystone", "Title": "Cycle-accurate simulation of energy consumption in embedded systems", "CitationCount": 168, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=309847.310090", "http://portal.acm.org/ft_gateway.cfm?id=310090&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=310090"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 19, "Type": 1, "ID": 226654, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "MOBICOM", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Mobile Computing and Networking", "PublicationCount": 0, "HomepageURL": null, "ID": 172, "CFP": null}, "DOI": "10.1145/345910.345914", "Keyword": [{"Name": "Dynamic Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11241}, {"Name": "High Performance", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18101}, {"Name": "Indexation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19478}, {"Name": "Optimal Policy", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29374}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}], "Author": [{"FirstName": "Tajana", "MiddleName": "", "LastName": "Simunic", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4358837}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Peter", "MiddleName": "W.", "LastName": "Glynn", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 679106}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Portable systems require long battery lifetime while still delivering high performance. Dynamic power management (DPM) policies trade off the performance for the power consumption at the system level in portable devices. In this work we present the time-indexed SMDP model (TISMDP) that we use to derive optimal policy for DPM in portable systems. TISMDP model is needed to handle the", "Title": "Dynamic power management for portable systems", "CitationCount": 165, "FullVersionURL": ["http://portal.acm.org/ft_gateway.cfm?id=345914&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=345914", "http://si2.epfl.ch/~demichel/publications/archive/2000/ICMCNconfAug00pg11.pdf", "http://www.scarpaz.com/2100-papers/Low%20Power/ICMCNconfAug00pg11.pdf", "http://www.cs.umass.edu/~mcorner/courses/691M/papers/simunic.pdf", "http://portal.acm.org/citation.cfm?id=345910.345914"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2000, "ReferenceCount": 28, "Type": 1, "ID": 41448, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/513918.514051", "Keyword": [{"Name": "High Performance Networks", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18108}, {"Name": "Interconnection Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20466}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "Modeling Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25810}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Terry", "MiddleName": "Tao", "LastName": "Ye", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 23351753}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}], "Abstract": "In this paper, we introduce a framework to estimate the power consumption on switch fabrics in network routers. We propose different modeling methodologies for node switches, internal buffers and interconnect wires inside switch fabric architectures. A simulation platform is also implemented to trace the dynamic power consumption with bit-level accuracy. Using this framework, four switch fabric architectures are analyzed under", "Title": "Analysis of power consumption on switch fabrics in network routers", "CitationCount": 159, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=514051", "http://portal.acm.org/ft_gateway.cfm?id=514051&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/2002/dac02/pdffiles/34_2.pdf", "http://www.scarpaz.com/2100-papers/systemonchip/34-02-ye.pdf", "http://reference.kfupm.edu.sa/content/a/n/analysis_of_power_consumption_on_switch__55449.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac2002.html#YeMB02", "http://doi.acm.org/10.1145/513918.514051", "http://www.gigascale.org/pubs/408/34-02-ye.pdf", "http://portal.acm.org/citation.cfm?id=513918.514051"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 11, "Type": 1, "ID": 2718169, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/996566.996809", "Keyword": [{"Name": "Automatic Generation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 2620}, {"Name": "Case Study", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4931}, {"Name": "Communication Delay", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6635}, {"Name": "Design Space Exploration", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9616}, {"Name": "Power Dissipation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32154}, {"Name": "Tool Support", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42295}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Srinivasan", "MiddleName": "", "LastName": "Murali", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 323740}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Increasing communication demands of processor and memory cores in Systems on Chips (SoCs) necessitate the use of Networks on Chip (NoC) to interconnect the cores. An important phase in the design of NoCs is he mapping of cores onto the most suitable opology for a given application. In this paper, we present SUNMAP a tool for automatically selecting he best", "Title": "SUNMAP: a tool for automatic topology selection and generation for NoCs", "CitationCount": 146, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=996566.996809", "http://portal.acm.org/ft_gateway.cfm?id=996809&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=996809", "http://doi.acm.org/10.1145/996566.996809", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/dac04/pdffiles/p914.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2004, "ReferenceCount": 24, "Type": 1, "ID": 899848, "Journal": null}, {"Conference": null, "DOI": "10.1109/EDAC.1992.205881", "Keyword": [{"Name": "Hardware Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17422}, {"Name": "hardware-software co-design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17424}, {"Name": "Modeling Language", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25808}, {"Name": "Software Component", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38529}, {"Name": "System Architecture", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41193}], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Gupta", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1735679}, {"FirstName": "G.", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "The authors formulate the synthesis problem of complex behavioral descriptions with performance constraints as a hardware-software co-design problem. The target system architecture consists of a software component as a program running on a re-programmable processor assisted by application-specific hardware components. System synthesis is performed by first partitioning the input system description into hardware and software portions and then by implementing", "Title": "System-level synthesis using re-programmable components", "CitationCount": 146, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=205881"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1992, "ReferenceCount": 12, "Type": 1, "ID": 52300, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "10.1109/DATE.2002.998307", "Keyword": [{"Name": "component-based design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6910}, {"Name": "Energy Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12346}, {"Name": "Limiting Factor", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22857}, {"Name": "Plug and Play", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31520}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}], "Abstract": "This paper is meant to be a short introduction to a new paradigm for systems on chip (SoC) design. The premises are that a component-based design methodology will prevail in the future, to support component re-use in a plug-and-play fashion. At the same time, SoCs will have to provide a functionally-correct, reliable operation of the interacting components. The physical interconnections", "Title": "Networks on Chip: A New Paradigm for Systems on Chip Design", "CitationCount": 137, "FullVersionURL": ["http://csdl.computer.org/comp/proceedings/date/2002/1471/00/14710418.pdf", "http://portal.acm.org/citation.cfm?id=874542", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00998307", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=998307", "http://portal.acm.org/citation.cfm?id=882452.874542", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/2002/date02/pdffiles/05a_1.pdf", "http://www.computer.org/comp/proceedings/date/2002/1471/00/14710418.pdf", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2002/date02/pdffiles/05a_1.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 22, "Type": 1, "ID": 501677, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1109/DAC.1992.227832", "Keyword": [{"Name": "Complex System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6880}, {"Name": "Cycle Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8802}, {"Name": "Digital Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10068}, {"Name": "Functional Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 15386}, {"Name": "Software Component", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38529}, {"Name": "Software Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38622}, {"Name": "System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41199}, {"Name": "System Modeling", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41216}, {"Name": "Off The Shelf", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 64686}], "Author": [{"FirstName": "Rajesh", "MiddleName": "K.", "LastName": "Gupta", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1735679}, {"FirstName": "Claudionor", "MiddleName": "Jos\u00e9 Nunes Coelho", "LastName": "Jr.", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 8095834}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Synthesis of systems containing application-specific as well as re- programmable components, such as off-the-shelf microprocessors, provides a promising approach to realization of complex systems using a minimal amount of application-specific hardware while still meeting the required performance constraints. We describe an approach to synthesis of suchhardware-software systems starting from a behavioral description as input. The input system model is partitioned", "Title": "Synthesis and simulation of digital systems containing interacting hardware and software components", "CitationCount": 132, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac92.html#GuptaCM92", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=227832", "http://portal.acm.org/ft_gateway.cfm?id=149413&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=149413", "http://portal.acm.org/citation.cfm?id=113938.149413"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1992, "ReferenceCount": 12, "Type": 1, "ID": 451990, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "10.1109/DATE.2004.1268999", "Keyword": [{"Name": "Building Block", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4270}, {"Name": "Communication Pattern", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6641}, {"Name": "Switching Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41052}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "Power Factor", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 65439}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Antoine", "MiddleName": "", "LastName": "Jalabert", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3354468}, {"FirstName": "Srinivasan", "MiddleName": "", "LastName": "Murali", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 323740}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Future Systems on Chips (SoCs) will integrate a large number of processor and storage cores onto a single chip and require Networks on Chip (NoC) to support the heavy communication demands of the system. The individual components of the SoCs will be heterogeneous in nature with widely varying functionality and communication requirements. The communication infrastructure should optimally match communication patterns", "Title": "\u00d7pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip", "CitationCount": 131, "FullVersionURL": ["http://csdl.computer.org/comp/proceedings/date/2004/2085/02/208520884abs.htm", "http://portal.acm.org/ft_gateway.cfm?id=969208&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=969208", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01268999", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1268999", "http://portal.acm.org/citation.cfm?id=968879.969208", "http://www.informatik.uni-trier.de/~ley/db/conf/date/date2004-2.html#JalabertMBM04", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/date04/pdffiles/07a_2.pdf", "http://si2.epfl.ch/%7Edemichel/publications/archive/2004/xpipescomp_paper.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2004, "ReferenceCount": 17, "Type": 1, "ID": 502528, "Journal": null}, {"Conference": null, "DOI": "10.1109/MDT.2005.104", "Keyword": [{"Name": "Data Communication", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8982}, {"Name": "Design Environment", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9562}, {"Name": "Energy Efficient", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12364}, {"Name": "Error Control", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12808}, {"Name": "Error Recovery", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12838}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}], "Author": [{"FirstName": "Srinivasan", "MiddleName": "", "LastName": "Murali", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 323740}, {"FirstName": "Theocharis", "MiddleName": "", "LastName": "Theocharides", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3588805}, {"FirstName": "Narayanan", "MiddleName": "", "LastName": "Vijaykrishnan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1087530}, {"FirstName": "Mary", "MiddleName": "Jane", "LastName": "Irwin", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 26270}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "In this article, we discuss design constraints to characterize efficient error recovery mechanisms for the NoC design environment. We explore error control mechanisms at the data link and network layers and present the schemes' architectural details. We investigate the energy efficiency, error protection efficiency, and performance impact of various error recovery mechanisms.", "Title": "Analysis of Error Recovery Schemes for Networks on Chips", "CitationCount": 123, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/MDT.2005.104", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01511975", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1511975", "http://www.informatik.uni-trier.de/~ley/db/journals/dt/dt22.html#MuraliTVIBM05", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=1511975"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2005, "ReferenceCount": 8, "Type": 1, "ID": 1436264, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE D&ToC", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Design & Test of Computers", "PublicationCount": 0, "HomepageURL": null, "ID": 847}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/378239.379016", "Keyword": [{"Name": "Dynamic Voltage Scaling", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11297}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}], "Author": [{"FirstName": "Tajana", "MiddleName": "", "LastName": "Simunic", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4358837}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Andrea", "MiddleName": "", "LastName": "Acquaviva", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 766115}, {"FirstName": "Peter", "MiddleName": "W.", "LastName": "Glynn", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 679106}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "", "Title": "Dynamic Voltage Scaling and Power Management for Portable Systems", "CitationCount": 114, "FullVersionURL": ["http://www.scarpaz.com/2100-papers/low%20power/32_3.pdf", "http://portal.acm.org/citation.cfm?id=379016", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac2001.html#SimunicBAGM01", "http://portal.acm.org/citation.cfm?id=378239.379016", "http://jamaica.ee.pitt.edu/Archives/ProceedingArchives/Dac/Dac2001/papers/2001/dac01/pdffiles/32_3.pdf", "http://reference.kfupm.edu.sa/content/d/y/dynamic_voltage_scaling_and_power_manage_91365.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2001, "ReferenceCount": 21, "Type": 1, "ID": 67234, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1999.810661", "Keyword": [{"Name": "Adaptive Learning", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 672}, {"Name": "Control Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7860}, {"Name": "Dynamic Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11241}, {"Name": "Learning Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22409}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}, {"Name": "User Behavior", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 43697}], "Author": [{"FirstName": "Eui-Young", "MiddleName": "", "LastName": "Chung", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1289013}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "de", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Dynamic Power Management (DPM) is a technique to reduce power consumption of electronic systems by selectively shutting down idle components. The quality of the shutdown control algorithm (power management policy) mostly depends on the knowledge of user behavior, which in many in many cases is initially unknown or non-stationary. For this reason, DPM policies should be capable of adapting to", "Title": "Dynamic Power Management Using Adaptive Learning Tree", "CitationCount": 112, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1999.html#ChungBM99", "http://portal.acm.org/ft_gateway.cfm?id=340026&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=340026", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=810661", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00810661", "https://eprints.kfupm.edu.sa/36161/1/36161.pdf", "http://portal.acm.org/citation.cfm?id=339492.340026", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/1999/iccad99/pdffiles/05c_2.pdf", "http://reference.kfupm.edu.sa/content/d/y/dynamic_power_management_using_adaptive__84563.pdf", "http://dtl.yonsei.ac.kr/doc/International_Conference/[1999][ICCAD][Dynamic_Power_Management_Using_Adaptive_Learning_Tree].pdf", "http://eref.uqu.edu.sa/files/dynamic_power_management_using_adaptive_.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 26, "Type": 1, "ID": 605005, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Computer Aided Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7053}, {"Name": "Digital Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10068}, {"Name": "hardware-software co-design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17424}], "Author": [{"FirstName": "GIOVANNI", "MiddleName": "DE", "LastName": "MICHELI", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "RAJESH", "MiddleName": "K.", "LastName": "GUPTA", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1735679}], "Abstract": "This paper introduces the reader to various aspects of co-design. We highlight the commonalities and point out the differences in various co-design problems in some application areas. Co-design issues and their relationship to classical system implementation tasks are discussed to help the reader develop a perspective on modern digital system design that relies on computer-aided design (CAD) tools and methods.", "Title": "Hardware/Software Co-Design", "CitationCount": 108, "FullVersionURL": ["http://si2.epfl.ch/%7Edemichel/publications/archive/1997/proceedings349-365.pdf", "http://faculty.cs.tamu.edu/rabi/cpsc689/resources/hwswcodesign.pdf", "http://reference.kfupm.edu.sa/content/h/a/hardware_software_co_design__244385.pdf", "http://courses.cs.tamu.edu/rabi/cpsc617/lectures/lecture01/hwswcodesign.pdf", "http://www.depeca.uah.es/docencia/doctorado/cursos04_05/82622/documentos/articulos/giovanni-codiseno.pdf", "http://www.ece.iastate.edu/~zambreno/classes/cpre583/documents/MicGup97A.pdf", "http://class.ee.iastate.edu/cpre588/documents/MicGup97A.pdf", "http://www.engr.colostate.edu/~sudeep/teaching/reading/codesign.pdf", "http://courses.cs.tamu.edu/rabi/cpsc689/lectures/lecture01/hwswcodesign.pdf", "http://www.ee.ryerson.ca/~courses/coe718/Data-Sheets/HS-Codesign/HS-Codesign-Overview.pdf", "http://csis.bits-pilani.ac.in/faculty/tsbs/Main/Courses/Reconfig_09/lecses/ref/demicheli97hardwaresoftware.pdf", "http://www-micrel.deis.unibo.it/MPHS/doc/HScodes.pdf", "http://class.ece.iastate.edu/cpre588/2006/docs/dg_97_hwswcodesign.pdf", "http://mesl.ucsd.edu/pubs/gupta_ieee97.pdf", "http://class.ece.iastate.edu/cpre588/documents/MicGup97A.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2001, "ReferenceCount": 100, "Type": 1, "ID": 929648, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE D&ToC", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Design & Test of Computers", "PublicationCount": 0, "HomepageURL": null, "ID": 847}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "10.1109/DATE.2002.998256", "Keyword": [{"Name": "Data Transfer", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9088}, {"Name": "Energy Efficient", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12364}, {"Name": "Error Resilience", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12840}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "on-chip bus", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28982}, {"Name": "Power Supply Noise", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32208}, {"Name": "Technology Scaling", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41522}], "Author": [{"FirstName": "Davide", "MiddleName": "", "LastName": "Bertozzi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2854178}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "As technology scales toward deep submicron, on-chip interconnectsare becoming more and more sensitive to noisesources such as power supply noise, crosstalk, radiationinduced effects, etc. Transient delay and logic faults arelikely to reduce the reliability of data transfers across data-pathbus lines. This paper investigates how to deal withthese errors in an energy efficient way. We could opt forerror correction, which exhibits", "Title": "Low Power Error Resilient Encoding for On-Chip Data Buses", "CitationCount": 107, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=998256", "http://portal.acm.org/citation.cfm?id=874339", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00998256", "http://si2.epfl.ch/%7Edemichel/publications/archive/2002/DATE02pg102.pdf", "http://dynacomp.cs.berkeley.edu/backgrnd_papers/bertozzi_date2002.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/date/date2002.html#BertozziBM02", "http://portal.acm.org/citation.cfm?id=882452.874339", "http://www.ra.informatik.uni-stuttgart.de/~pricopin/noc03/paper40.pdf", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2002/date02/pdffiles/01e_1.pdf", "http://www.cs.berkeley.edu/~vwen/backgrnd_papers/bertozzi_date2002.pdf", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/2002/date02/pdffiles/01e_1.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 20, "Type": 1, "ID": 32033, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "10.1145/307418.307456", "Keyword": [{"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Dynamic Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11241}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}, {"Name": "Sliding Window", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38091}], "Author": [{"FirstName": "Eui-Young", "MiddleName": "", "LastName": "Chung", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1289013}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Alessandro", "MiddleName": "", "LastName": "Bogliolo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1886765}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Dynamic Power Management is a design methodology aiming at reducing power consumption of electronic sys- tems, by performing selective shutdown of the idle sys- tem resources. The effectiveness of a power management scheme depends critically on an accurate modeling of the environment, and on the computation of the control policy. This paper presents two methods for characterizing non- stationary service", "Title": "Dynamic power management for non-stationary service requests", "CitationCount": 105, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=307456", "http://portal.acm.org/ft_gateway.cfm?id=307456&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/1999/date99/pdffiles/02b_2.pdf", "http://csdl.computer.org/comp/proceedings/date/1999/0078/00/00780077abs.htm", "http://dtl.yonsei.ac.kr/doc/International_Conference/[1999][DATE][Dynamic_Power_Management_for_non-stationary_service_requests].pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/date/date1999.html#ChungBBM99", "http://portal.acm.org/citation.cfm?id=307418.307456", "http://si2.epfl.ch/%7Edemichel/publications/archive/1999/DATE77.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 41, "Type": 1, "ID": 502151, "Journal": null}, {"Conference": null, "DOI": "10.1109/4.364440", "Keyword": [{"Name": "Assignment Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 2221}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Heuristic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17963}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "Power Dissipation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32154}, {"Name": "Sequential Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37150}, {"Name": "State Transition", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39761}, {"Name": "Switching Activity", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41048}, {"Name": "Theoretical Framework", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41791}, {"Name": "Transition Probability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42728}, {"Name": "Total Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 71717}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "We address the problem of reducing the power dissipated by synchronous sequential circuits. We target the reduction of the average switching activity of the input and output state variables by minimizing the number of bit changes during state transitions. Using a probabilistic description of the finite state machines, we propose a state assignment algorithm that minimizes the Boolean distance between", "Title": "State assignment for low power dissipation", "CitationCount": 101, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=364440", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00364440"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1995, "ReferenceCount": 29, "Type": 1, "ID": 322387, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE J SOLID-STATE CIRCUITS", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Journal of Solid-state Circuits", "PublicationCount": 0, "HomepageURL": null, "ID": 5320}}, {"Conference": null, "DOI": "10.1109/4.84935", "Keyword": [{"Name": "Building Block", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4270}, {"Name": "Design Rules", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9611}, {"Name": "Floating Point", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14561}, {"Name": "High Performance", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18101}, {"Name": "High Speed", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18133}], "Author": [{"FirstName": "Paul", "MiddleName": "J.", "LastName": "Song", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 51784407}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "VLSI implementations of high-performance parallel multipliers are discussed. Circuit building blocks required for partial-product reduction are analyzed and two schemes leading to highly regular layouts are proposed. The circuit implementations related to the first-scheme in three different BiCMOS technologies are discussed. The die size and performance for nominal design rule values are compared, and the trend in scaling the feature", "Title": "Circuit and architecture trade-offs for high-speed multiplication", "CitationCount": 100, "FullVersionURL": ["http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=84935", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00084935", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=84935"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 16, "Type": 1, "ID": 1285217, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE J SOLID-STATE CIRCUITS", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Journal of Solid-state Circuits", "PublicationCount": 0, "HomepageURL": null, "ID": 5320}}, {"Conference": null, "DOI": "10.1109/43.931003", "Keyword": [{"Name": "Energy Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12346}, {"Name": "Exponential Distribution", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13390}, {"Name": "Global Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 16531}, {"Name": "Heuristic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17963}, {"Name": "Indexation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19478}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "Model System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25768}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}, {"Name": "Power Saving", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32198}, {"Name": "Renewal Theory", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 35171}, {"Name": "Semi Markov Decision Process", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36950}, {"Name": "Stochastic Control", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 40007}, {"Name": "Client Server", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 50710}], "Author": [{"FirstName": "Tajana", "MiddleName": "", "LastName": "Simunic", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4358837}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Peter", "MiddleName": "W.", "LastName": "Glynn", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 679106}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Abstract Energy consumption,of electronic devices has become,a serious concern in recent years. Power management,(PM) algorithms aim at reducing energy consumption at the system-level by selectively placing components into low-power states. Formerly, two classes of heuristic algorithms have been proposed for power management: timeout and predictive. Later, a category of algorithms based on stochastic control was proposed for power management.,These algorithms", "Title": "Event-driven power management", "CitationCount": 98, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.931003", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=931003", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00931003", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad20.html#SimunicBGM01", "http://www.stanford.edu/~glynn/PDF/tcad_paper.pdf", "http://reference.kfupm.edu.sa/content/e/v/event_driven_power_management__135063.pdf", "http://faculty.cs.tamu.edu/rabi/cpsc689/lectures/lecture17/ED%20Power%20Mgmt-%20paper.pdf", "http://seelab.ucsd.edu/papers/trosing_tcad01.pdf", "http://faculty.cs.tamu.edu/rabi/cpsc689/lectures/ED%20Power%20Mgmt-%20paper.pdf", "http://si2.epfl.ch/%7Edemichel/publications/archive/2001/CADICSvol20iss7Jul01pg840.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2001, "ReferenceCount": 42, "Type": 1, "ID": 1422485, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "10.1145/343647.343688", "Keyword": [{"Name": "Dynamic Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11241}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}, {"Name": "Power Saving", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32198}, {"Name": "User Perception", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 43738}], "Author": [{"FirstName": "Yung-Hsiang", "MiddleName": "", "LastName": "Lu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 799092}, {"FirstName": "Eui-Young", "MiddleName": "", "LastName": "Chung", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1289013}, {"FirstName": "Tajana", "MiddleName": "", "LastName": "\u0160imuni\u0107", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4358837}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Dynamic power management saves power by shutting down idle devices. Several management algorithms have been proposed and demonstrated effective in cer- tain applications. We quantitatively compare the power saving and performance impact of these algorithms on hard disks of a desktop and a notebook computers. This paper has three contributions. First, we build a frame- work in Windows NT to", "Title": "Quantitative comparison of power management algorithms", "CitationCount": 94, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=343688", "http://portal.acm.org/ft_gateway.cfm?id=343688&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.informatik.uni-trier.de/~ley/db/conf/date/date2000.html#LuCSMB00", "http://cseweb.ucsd.edu/~trosing/papers/date00yung_paper.pdf", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/2000/date00/pdffiles/01b_1.pdf", "http://www.ssrc.ucsc.edu/PaperArchive/lu-date00.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2000, "ReferenceCount": 22, "Type": 1, "ID": 236277, "Journal": null}, {"Conference": null, "DOI": "10.1109/54.914592", "Keyword": [{"Name": "Dynamic Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11241}, {"Name": "Dynamic Voltage Scaling", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11297}, {"Name": "Energy Price", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12402}, {"Name": "Environmental Impact", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12591}, {"Name": "High Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18109}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "Low Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23588}, {"Name": "Personal Digital Assistant", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30800}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}, {"Name": "Power Reduction", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32197}, {"Name": "Power Saving", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32198}, {"Name": "System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41199}], "Author": [{"FirstName": "Yung-hsiang", "MiddleName": "", "LastName": "Lu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 799092}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Reducing power consumption is a challenge to system designers. Portable systems, such as laptop computers and personal digital assistants (PDAs), draw power from batteries, so reducing power consumption extends their operating times. For desktop computers or servers, high power consumption raises temperature and deteriorates performance and reliability. Soaring energy prices and rising concern about the environmental impact of electronics systems", "Title": "Comparing System-Level Power Management Policies", "CitationCount": 90, "FullVersionURL": ["http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=914592", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=914592", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00914592", "http://si2.epfl.ch/%7Edemichel/publications/archive/2001/IEEEDTCvol18iss2MarApr01pg10.pdf", "http://www.informatik.uni-trier.de/~ley/db/journals/dt/dt18.html#LuM01", "http://doi.ieeecomputersociety.org/10.1109/54.914592"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2001, "ReferenceCount": 17, "Type": 1, "ID": 1367171, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE D&ToC", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Design & Test of Computers", "PublicationCount": 0, "HomepageURL": null, "ID": 847}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "10.1109/DATE.1998.655959", "Keyword": [{"Name": "Power Dissipation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32154}, {"Name": "Power Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32190}, {"Name": "Switching Activity", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41048}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "E.", "MiddleName": "", "LastName": "Macii", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1765695}, {"FirstName": "D.", "MiddleName": "", "LastName": "Sciuto", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1992064}, {"FirstName": "Cristina", "MiddleName": "", "LastName": "Silvano", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 869601}], "Abstract": "The power dissipated by system-level buses is the largest contribution to the global power of complex VLSI circuits. Therefore, the minimization of the switching activity at the I/O interfaces can provide significant savings on the overall power budget. This paper presents innovative encoding techniques suitable for minimizing the switching activity of system-level address buses. In particular, the schemes illustrated here", "Title": "Address bus encoding techniques for system-level power optimization", "CitationCount": 90, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=655959", "http://portal.acm.org/citation.cfm?id=368440", "http://www.informatik.uni-trier.de/~ley/db/conf/date/date1998.html#BeniniMSMS98", "http://csdl.computer.org/comp/proceedings/date/1998/8359/00/83590861abs.htm", "http://portal.acm.org/citation.cfm?id=368058.368440"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 9, "Type": 1, "ID": 502156, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.62792", "Keyword": [{"Name": "Cycle Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8802}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}], "Author": [{"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "This paper presents a new approach to logic synthesis of digital synchronous circuits. We present a model for synchronous circuits that supports logic transformations aimed at optimizing the circuit performance. Previous synthesis approaches attacked this problem by separating the combinational logic from the registers and by applying circuit transformations to the combinational component only. We show in this paper instead", "Title": "Synchronous logic synthesis: algorithms for cycle-time minimization", "CitationCount": 89, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.62792", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00062792", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=62792"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 14, "Type": 1, "ID": 64045, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "10.1109/2.248880", "Keyword": [{"Name": "Software Component", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38529}, {"Name": "Software Implementation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38564}, {"Name": "Software Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38622}, {"Name": "System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41199}, {"Name": "System Modeling", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41216}, {"Name": "Input Output", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 58281}, {"Name": "Off The Shelf", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 64686}], "Author": [{"FirstName": "Rajesh", "MiddleName": "K.", "LastName": "Gupta", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1735679}, {"FirstName": "Claudionor", "MiddleName": "Jos\u00e9 Nunes Coelho", "LastName": "Jr.", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 8095834}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "We consider mixed system designs that are made of interacting hardware and software components. The hardware component consists of a re-programmable component, like an off-the-shelf processor, and application-specific chips. The software component consists of a set of concurrently executing program fragments, called threads. We have considered the problem of generating hardware and software components from a given system model under", "Title": "Program Implementation Schemes for Hardware-Software Systems", "CitationCount": 85, "FullVersionURL": ["http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=248880", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=248880", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00248880", "http://reference.kfupm.edu.sa/content/p/r/program_implementation_schemes_for_hardw_244420.pdf", "https://eprints.kfupm.edu.sa/59441/1/59441.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1994, "ReferenceCount": 16, "Type": 1, "ID": 847223, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "COMPUTER", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Computer", "PublicationCount": 0, "HomepageURL": null, "ID": 11}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISLPED", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Symposium on Low Power Electronics and Design", "PublicationCount": 0, "HomepageURL": null, "ID": 89, "CFP": null}, "DOI": "10.1145/344166.344189", "Keyword": [{"Name": "Operating System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29137}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Power Reduction", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32197}], "Author": [{"FirstName": "Yung-Hsiang", "MiddleName": "", "LastName": "Lu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 799092}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "this paper presents a new approach for power reduction by taking a global, software-centric view. It analyzes the sources of power consumption: tasks that require services from hardware components. When a component is not used by any task, it can enter a sleeping state to save power. Operating systems have detailed information about tasks; therefore, OS is the best place", "Title": "Operating-system directed power reduction", "CitationCount": 82, "FullVersionURL": ["http://doi.acm.org/10.1145/344166.344189", "http://portal.acm.org/ft_gateway.cfm?id=344189&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=344189", "http://portal.acm.org/citation.cfm?id=344166.344189", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2000/islped00/pdffiles/02_2.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/islped/islped2000.html#LuBM00", "http://ziyang.eecs.umich.edu/~dickrp/talp/papers/lu-os-power.pdf", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/2000/islped00/pdffiles/02_2.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2000, "ReferenceCount": 21, "Type": 1, "ID": 692290, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.503933", "Keyword": [{"Name": "Boolean Function", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3836}, {"Name": "Efficient Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11657}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "Optimization Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29413}, {"Name": "Power Reduction", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32197}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "The automatic synthesis of low power finite-state machines (FSM's) with gated clocks relies on efficient algorithms for synthesis and optimization of dedicated clock-stopping circuitry. We describe a new transformation for incompletely specified Mealy-type machines that makes them suitable for gated-clock implementation with a limited increase in complexity. The transformation is probabilistic-driven, and identifies highly-probable idle conditions that will be exploited", "Title": "Automatic synthesis of low-power gated-clock finite-state machines", "CitationCount": 80, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.503933", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=503933", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00503933", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad15.html#BeniniM96"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 24, "Type": 1, "ID": 1325049, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "ACM Great Lakes Symposium on VLSI", "PublicationCount": 0, "HomepageURL": null, "ID": 1023, "CFP": null}, "DOI": "10.1109/GLSV.1999.757375", "Keyword": [{"Name": "Dynamic Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11241}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "Personal Computer", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30798}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}], "Author": [{"FirstName": "Yung-hsiang", "MiddleName": "", "LastName": "Lu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 799092}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Dynamic power management can be effective for de- signing low-power systems. In many systems, requests are clustered into sessions. This paper proposes an adap- tive algorithm that can predict session lengths and shut down components between sessions to save power. Com- pared to other approaches, simulations show that this algorithm can reduce power consumption in hard disks with less impact", "Title": "Adaptive Hard Disk Power Management on Personal Computers", "CitationCount": 77, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=757375", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00757375", "http://si2.epfl.ch/%7Edemichel/publications/archive/1999/GreatLakes50-53.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 12, "Type": 1, "ID": 157953, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Design Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9622}, {"Name": "Dynamic Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11241}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "", "Title": "Dynamic power management - design techniques and CAD tools", "CitationCount": 77, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 0, "Type": 1, "ID": 1366292, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.277607", "Keyword": [{"Name": "Binary Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3378}, {"Name": "Boolean Operation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3842}, {"Name": "Computational Efficiency", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6997}, {"Name": "Computer Aided Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7053}, {"Name": "Technology Mapping", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41520}, {"Name": "Ordered Binary Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 64078}], "Author": [{"FirstName": "Frederic", "MiddleName": "", "LastName": "Mailhot", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2044568}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Algorithms and a computer-aided design tool, called Ceres, for technology mapping of both completely specified and incompletely specified logic networks are introduced. The algorithms are based on Boolean techniques for matching, i.e., for the recognition of the equivalence between a portion of a network and library cells. A novel matching algorithm, using ordered binary decision diagrams, is described. It exploits", "Title": "Algorithms for technology mapping based on binary decision diagrams and on Boolean operations", "CitationCount": 77, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad12.html#MailhotM93", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=277607", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00277607", "http://doi.ieeecomputersociety.org/10.1109/43.277607"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1993, "ReferenceCount": 27, "Type": 1, "ID": 1422862, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "10.1145/1131519", "Keyword": [{"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Use Case", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 43685}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Srinivasan", "MiddleName": "", "LastName": "Murali", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 323740}, {"FirstName": "Martijn", "MiddleName": "", "LastName": "Coenen", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3516796}, {"FirstName": "Andrei", "MiddleName": "", "LastName": "Radulescu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 36127}, {"FirstName": "Kees", "MiddleName": "", "LastName": "Goossens", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 28840}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "A communication-centricdesign approach, Networks on Chips (NoCs), has emerged as the design paradigm for designing a scalable communication infrastructure for fu- ture Systems on Chips (SoCs). As technology advances, the number of applications or use-cases integrated on a single chip increases rapidly. The different use-cases of the SoC have different communication requirements (such as differ- entbandwidth,latencyconstraints)andtrafficpatterns. The underlyingNoCarchitecturehastosatisfytheconstraintsof all the", "Title": "A methodology for mapping multiple use-cases onto networks on chips", "CitationCount": 76, "FullVersionURL": ["http://infoscience.epfl.ch/record/89526/files/Murali_Methodology_Date06.pdf", "http://doi.acm.org/10.1145/1131519", "http://www.informatik.uni-trier.de/~ley/db/conf/date/date2006p.html#MuraliCRGM06", "http://www.date-conference.com/archive/conference/proceedings/PAPERS/2006/DATE06/PDFFILES/02A_1.PDF"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2006, "ReferenceCount": 22, "Type": 1, "ID": 2166666, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "", "Keyword": [{"Name": "Power Dissipation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32154}, {"Name": "Power Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32190}, {"Name": "Switching Activity", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41048}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "Enrico", "MiddleName": "", "LastName": "Macii", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1765695}, {"FirstName": "Donatella", "MiddleName": "", "LastName": "Sciuto", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1992064}, {"FirstName": "Cristina", "MiddleName": "", "LastName": "Silvano", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 869601}], "Abstract": " The power dissipated by system-level buses is the largest contributionto the global power of complex VLSI circuits. Therefore,the minimization of the switching activity at the I#O interfacescan provide signi#cant savings on the overall power budget.This paper presents innovative encoding techniques suitable forminimizing the switching activity of system-level address buses.In particular, the schemes illustrated here target the reductionof the average number", "Title": "Address Bus Encoding Techniques for System-Level Power Optimization", "CitationCount": 76, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1997, "ReferenceCount": 6, "Type": 1, "ID": 115830, "Journal": null}, {"Conference": null, "DOI": "10.1109/TCAD.2005.847907", "Keyword": [{"Name": "Energy Efficient", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12364}, {"Name": "Energy Minimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12398}, {"Name": "Error Control", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12808}, {"Name": "Error Recovery", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12838}, {"Name": "Interconnection Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20466}, {"Name": "Peer To Peer", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30488}, {"Name": "Power Supply Noise", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32208}, {"Name": "Signal To Noise Ratio", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37680}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Davide", "MiddleName": "", "LastName": "Bertozzi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2854178}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "On-chip interconnection networks for future systems on chip (SoC) will have to deal with the increasing sensitivity of global wires to noise sources such as crosstalk or power supply noise. Hence, transient delay and logic faults are likely to reduce the reliability of across-chip communication. Given the reduced power budgets for SoCs, in this paper, we develop solutions for combined", "Title": "Error control schemes for on-chip communication links: the energy-reliability tradeoff", "CitationCount": 75, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01432874", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1432874"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2005, "ReferenceCount": 37, "Type": 1, "ID": 1423726, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1990.129884", "Keyword": [{"Name": "Digital Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10068}, {"Name": "Functional Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 15386}, {"Name": "High Level Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18091}, {"Name": "Hypergraph Partitioning", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18902}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Time Constraint", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42092}], "Author": [{"FirstName": "Rajesh", "MiddleName": "K.", "LastName": "Gupta", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 47337220}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "A partitioning technique is presented of functional models that are used in conjunction with high-level synthesis of digital synchronous circuits. The partitioning goal is to synthesize multi-chip systems from one behavioral description that satisfy both chip area constraints and an overall latency timing constraint. There are three major advantages to using partitioning techniques at the functional abstraction level. First, scheduling", "Title": "Partitioning of Functional Models of Synchronous Digital Systems", "CitationCount": 74, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=129884", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00129884", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1990.html#GuptaM90"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 9, "Type": 1, "ID": 604789, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISSS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Symposium on Systems Synthesis", "PublicationCount": 0, "HomepageURL": null, "ID": 1242, "CFP": null}, "DOI": "10.1145/581199.581221", "Keyword": [{"Name": "Adaptive Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 639}, {"Name": "Complex System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6880}, {"Name": "Error Detection", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12823}, {"Name": "Interconnected System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20464}, {"Name": "Low Energy", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23563}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "Signal Integrity", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37669}, {"Name": "Deep Sub Micron", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 52366}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Fr\u00e9d\u00e9ric", "MiddleName": "", "LastName": "Worm", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 465923}, {"FirstName": "Paolo", "MiddleName": "", "LastName": "Ienne", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 824133}, {"FirstName": "Patrick", "MiddleName": "", "LastName": "Thiran", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2062008}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Systems-on-Chip (SoC) are evolving toward complex heterogeneous multiprocessors made of many predesigned macrocells or subsystems with application-specific interconnections. Intra-chip interconnects are thus becoming one of the central elements of SoC design and pose conflicting goals in terms of low energy per transmitted bit, guaranteed signal integrity, and ease of design. This work introduces and shows first results on a novel", "Title": "An adaptive low-power transmission scheme for on-chip networks", "CitationCount": 72, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/conf/isss/isss2002.html#IenneTMW02", "http://portal.acm.org/citation.cfm?id=581221", "http://portal.acm.org/ft_gateway.cfm?id=581221&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://lap.epfl.ch/webdav/site/lap/shared/publications/WormOct02_AnAdaptiveLowPowerTransmissionSchemeForOnChipNetworks_ISSS02.pdf", "http://si2.epfl.ch/~demichel/publications/archive/2002/ISS92-101.pdf", "http://csdl.computer.org/comp/proceedings/isss/2002/2246/00/22460092abs.htm", "http://portal.acm.org/citation.cfm?id=581199.581221", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2002/isss02/pdffiles/p092.pdf", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/2002/isss02/pdffiles/p092.pdf", "http://dynacomp.cs.berkeley.edu/backgrnd_papers/worm_isss2002.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 22, "Type": 1, "ID": 907398, "Journal": null}, {"Conference": null, "DOI": "10.1109/7384.928306", "Keyword": [{"Name": "Design Flow", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9565}, {"Name": "Digital Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9976}, {"Name": "Integrated Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20231}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "Low Power Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23589}, {"Name": "Personal Digital Assistant", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30800}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Power Electronics", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32161}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "Enrico", "MiddleName": "", "LastName": "Macii", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1765695}], "Abstract": "The growing market of mobile, battery-powered electronic systems (e.g., cellular phones, personal digital assistants, etc.) demands the design of microelectronic circuits with low power dissipation. More generally, as density, size, and complexity of the chips continue to increase, the difficulty in providing adequate cooling might either add significant cost or limit the functionality of the computing systems which make use", "Title": "Designing low-power circuits: practical recipes", "CitationCount": 72, "FullVersionURL": ["http://cs.gmu.edu/~jpsousa/classes/699/papers/benini_2001.pdf", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=928306", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00928306", "http://si2.epfl.ch/%7Edemichel/publications/archive/2001/IEEECSvol1iss1Jan01pg6.pdf", "http://www.ise.gmu.edu/~jpsousa/classes/699/papers/benini_2001.pdf", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=928306"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2001, "ReferenceCount": 31, "Type": 1, "ID": 1686930, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE CIRCUITS SYST MAG", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Circuits and Systems Magazine", "PublicationCount": 0, "HomepageURL": null, "ID": 5309}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISLPED", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Symposium on Low Power Electronics and Design", "PublicationCount": 0, "HomepageURL": null, "ID": 89, "CFP": null}, "DOI": "10.1145/224081.224086", "Keyword": [{"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39746}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": " We present a technique that automatically synthesizesfinite state machines with gated clocks to reduce the powerdissipation of the final implementation.We describe a new transformation for general incompletelyspecified Mealy-type machines that makes them suitablefor gated clock implementation. The transformation isprobabilistic-driven, and leads to the synthesis of an optimizedcombinational logic block that stops the clock withhigh probability.A prototype tool has been implemented", "Title": "Transformation and synthesis of FSMs for low-power gated-clock implementation", "CitationCount": 71, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/conf/islped/islped1995.html#BeniniM95", "http://portal.acm.org/citation.cfm?id=224086", "http://doi.acm.org/10.1145/224081.224086"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1995, "ReferenceCount": 20, "Type": 1, "ID": 351132, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Digital Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9982}], "Author": [{"FirstName": "G.", "MiddleName": "D.", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "D.", "MiddleName": "C.", "LastName": "Ku", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1576668}, {"FirstName": "F.", "MiddleName": "", "LastName": "Mailhot", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2044568}, {"FirstName": "T.", "MiddleName": "", "LastName": "Truong", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 6899371}], "Abstract": "", "Title": "The olympus synthesis system for digital design", "CitationCount": 70, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 0, "Type": 1, "ID": 1251113, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE D&ToC", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Design & Test of Computers", "PublicationCount": 0, "HomepageURL": null, "ID": 847}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "10.1109/DATE.2005.5", "Keyword": [{"Name": "Parallel Processing", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30061}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Nicolas", "MiddleName": "", "LastName": "Genko", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3461192}, {"FirstName": "David", "MiddleName": "", "LastName": "Atienza", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2082883}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "Jose", "MiddleName": "Manuel", "LastName": "Mendias", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3354425}, {"FirstName": "Rom\u00e1n", "MiddleName": "", "LastName": "Hermida", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3314096}, {"FirstName": "Francky", "MiddleName": "", "LastName": "Catthoor", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 631064}], "Abstract": "Current Systems-On-Chip (SoC) execute applications that demand extensive parallel processing. Networks-On-Chip (NoC) provide a structured way of realizing interconnections on silicon, and obviate the limitations of bus-based solution. NoCs can have regular or ad hoc topologies, and functional validation is essential to assess their correctness and performance. In this paper, we present a flexible emulation environment implemented on an FPGA", "Title": "A Complete Network-On-Chip Emulation Framework", "CitationCount": 67, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=1048924.1049108", "http://portal.acm.org/ft_gateway.cfm?id=1049108&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01395564", "http://portal.acm.org/citation.cfm?id=1049108", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1395564", "http://hal.archives-ouvertes.fr/docs/00/18/16/42/PDF/228810246.pdf", "http://doi.ieeecomputersociety.org/10.1109/DATE.2005.5", "http://www.date-conference.com/archive/conference/proceedings/PAPERS/2005/DATE05/PDFFILES/03a_3.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/date/date2005.html#GenkoAMMHC05"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2005, "ReferenceCount": 6, "Type": 1, "ID": 1235154, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.137516", "Keyword": [{"Name": "Digital Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9976}, {"Name": "High Level Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18091}, {"Name": "Integrated Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20231}, {"Name": "Polynomial Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31834}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "schedulability analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36355}, {"Name": "Time Constraint", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42092}], "Author": [{"FirstName": "David", "MiddleName": "C.", "LastName": "Ku", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1576668}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Scheduling techniques are used in high-level synthesis of integrated circuits. Traditional scheduling techniques assume fixed execution delays for the operations. For the synthesis of ASIC designs that interface with external signals and events, timing constraints and operations with unbounded delays, i.e. delays unknown at compile time, must also be considered. We present a relative scheduling formulation that supports operations with", "Title": "Relative scheduling under timing constraints: algorithms for high-level synthesis of digital circuits", "CitationCount": 67, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.137516", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=137516", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00137516", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad11.html#KuM92", "http://reference.kfupm.edu.sa/content/r/e/relative_scheduling_under_timing_constra_217999.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1992, "ReferenceCount": 25, "Type": 1, "ID": 1422974, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/1233501.1233573", "Keyword": [{"Name": "Design Flow", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9565}, {"Name": "Design Method", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9584}, {"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Industrial Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19647}, {"Name": "Physical Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31123}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Power Estimation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32163}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Srinivasan", "MiddleName": "", "LastName": "Murali", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 323740}, {"FirstName": "Paolo", "MiddleName": "", "LastName": "Meloni", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3545966}, {"FirstName": "Federico", "MiddleName": "", "LastName": "Angiolini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 9067}, {"FirstName": "David", "MiddleName": "", "LastName": "Atienza", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2082883}, {"FirstName": "Salvatore", "MiddleName": "", "LastName": "Carta", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3501186}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "Luigi", "MiddleName": "", "LastName": "Raffo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 734496}], "Abstract": "With increasing communication demands of processor and mem- ory cores in Systems on Chips (SoCs), scalable Networks on Chips (NoCs) are needed to interconnect the cores. For the use of NoCs to be feasible in today's industrial designs, a custom-tailored, application-specific NoC that satisfies the design objectives and constraints of the targeted application domain is required. In this work, we", "Title": "Designing application-specific networks on chips with floorplan information", "CitationCount": 66, "FullVersionURL": ["http://www-micrel.deis.unibo.it/~angiolini/iccad06_paper.pdf", "http://portal.acm.org/ft_gateway.cfm?id=1233573&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=1233573", "http://doi.acm.org/10.1145/1233501.1233573", "http://infoscience.epfl.ch/record/89528/files/ApplicationSpecificNoCs.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad2006.html#MuraliMAACBMR06"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2006, "ReferenceCount": 39, "Type": 1, "ID": 2436319, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "10.1109/DATE.2005.1", "Keyword": [{"Name": "Automatic Generation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 2620}, {"Name": "Building Block", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4270}, {"Name": "Design Flow", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9565}, {"Name": "High Frequency", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18081}, {"Name": "Low Latency", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23571}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Stergios", "MiddleName": "", "LastName": "Stergiou", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3354563}, {"FirstName": "Federico", "MiddleName": "", "LastName": "Angiolini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 9067}, {"FirstName": "Salvatore", "MiddleName": "", "LastName": "Carta", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3501186}, {"FirstName": "Luigi", "MiddleName": "", "LastName": "Raffo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 734496}, {"FirstName": "Davide", "MiddleName": "", "LastName": "Bertozzi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2854178}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "The limited scalability of current bus topologies for Systems on Chips (SoCs) dictates the adoption of Networks on Chips (NoCs) as a scalable interconnection scheme. Current SoCs are highly heterogeneous in nature, denoting homogeneous, preconfigured NoCs as inefficient drop-in alternatives. While highly parametric, fully synthesizeable (soft) NoC building blocks appear as a good match for heterogeneous MPSoC architectures, the impact", "Title": "\u00d7pipes Lite: A Synthesis Oriented Design Library For Networks on Chips", "CitationCount": 66, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1395755", "http://portal.acm.org/citation.cfm?id=1049297", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01395755", "http://portal.acm.org/ft_gateway.cfm?id=1049297&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=1048925.1049297", "http://doi.ieeecomputersociety.org/10.1109/DATE.2005.1", "http://www.informatik.uni-trier.de/~ley/db/conf/date/date2005.html#StergiouACRBM05"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2005, "ReferenceCount": 23, "Type": 1, "ID": 1787106, "Journal": null}, {"Conference": null, "DOI": "10.1109/TC.2002.1047758", "Keyword": [{"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Dynamic Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11241}, {"Name": "Look Up Table", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23483}, {"Name": "Optimization Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29417}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}, {"Name": "Sliding Window", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38091}, {"Name": "Finite State Markov Chain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 55008}], "Author": [{"FirstName": "Eui-young", "MiddleName": "", "LastName": "Chung", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1289013}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Alessandro", "MiddleName": "", "LastName": "Bogliolo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1886765}, {"FirstName": "Yung-hsiang", "MiddleName": "", "LastName": "Lu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 799092}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Dynamic Power Management (DPM) is a design methodology aiming at reducing power consumption of electronic systems by performing selective shutdown of idle system resources. The effectiveness of a power management scheme depends critically on an accurate modeling of service requests and on the computation of the control policy. In this work, we present an online adaptive DPM scheme for systems", "Title": "Dynamic Power Management for Nonstationary Service Requests", "CitationCount": 66, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1047758", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01047758", "http://ziyang.eecs.umich.edu/~dickrp/talp/papers/chung-dpm.pdf", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=1047758", "http://www.sti.uniurb.it/bogliolo/e-publ/IEEEtcomp02.pdf", "http://eref.uqu.edu.sa/files/dynamic_power_management_for_non_station.pdf", "http://www.computer.org:80/tc/tc2002/t1345abs.htm", "http://reference.kfupm.edu.sa/content/d/y/dynamic_power_management_for_nonstationa_135068.pdf", "http://si2.epfl.ch/%7Edemichel/publications/archive/2002/COMP1345-1361.pdf", "http://dtl.yonsei.ac.kr/doc/International_Journal/[2002][IEEE_TC][Dynamic_Power_Management_for_Nonstationary_Service_Requests].pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 44, "Type": 1, "ID": 715687, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "TC", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computers", "PublicationCount": 0, "HomepageURL": null, "ID": 18}}, {"Conference": null, "DOI": "10.1109/54.60605", "Keyword": [{"Name": "Digital Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9982}, {"Name": "Hardware Description Language", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17416}, {"Name": "Internal Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20607}, {"Name": "Levels of Abstraction", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22641}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Physical Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31123}, {"Name": "Technology Mapping", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41520}, {"Name": "Vertical Integration", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 44121}, {"Name": "Application Specific Integrated Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 47370}], "Author": [{"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "David", "MiddleName": "C.", "LastName": "Ku", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1576668}, {"FirstName": "Frederic", "MiddleName": "", "LastName": "Mailhot", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2044568}, {"FirstName": "Thomas", "MiddleName": "K.", "LastName": "Truong", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 54731940}], "Abstract": "A description is given of the Olympus synthesis system for digital design, a vertically integrated set of tools for multilevel synthesis, technology mapping, and simulation. The system includes behavioral, structural, and logic synthesis tools, and provides technology mapping and simulation. Since it is targeted for semicustom implementations, its output is in terms of gate netlists. Instead of supporting placement and", "Title": "The Olympus Synthesis System", "CitationCount": 65, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=60605", "http://doi.ieeecomputersociety.org/10.1109/54.60605", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=60605", "http://www.informatik.uni-trier.de/~ley/db/journals/dt/dt7.html#MicheliKMT90"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 6, "Type": 1, "ID": 930550, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE D&ToC", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Design & Test of Computers", "PublicationCount": 0, "HomepageURL": null, "ID": 847}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "EURODAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "European Design and Test Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 952, "CFP": null}, "DOI": "10.1145/949970.950018", "Keyword": [{"Name": "Boolean Operation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3842}, {"Name": "Technology Mapping", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41520}], "Author": [{"FirstName": "Fr\u00e9d\u00e9ric", "MiddleName": "", "LastName": "Mailhot", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2044568}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "We describe a new approach to technology mapping where matchings are recognized by means of Boolean operations. The matching algorithm uses tautology checking based on Shannon decompositions. We show how to use the symmetry and unateness properties to speed-up the Boolean matching algorithm. We examine how don't care information can be used during Boolean matching. The algorithms have been implemented", "Title": "Technology mapping using boolean matching and don't care sets", "CitationCount": 64, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=949970.950018", "http://portal.acm.org/citation.cfm?id=950018", "http://www.informatik.uni-trier.de/~ley/db/conf/eurodac/euro-dac1990.html#MailhotM90", "http://doi.acm.org/10.1145/949970.950018"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 23, "Type": 1, "ID": 904046, "Journal": null}, {"Conference": null, "DOI": "10.1109/54.329451", "Keyword": [{"Name": "Low Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23588}, {"Name": "Power Dissipation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32154}, {"Name": "Sequential Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37150}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Polly", "MiddleName": "", "LastName": "Siegel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 47642947}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Portable devices demand low power consumption to prolong battery life. Gating the clock is one strategy for saving power. The authors' technique identifies self-loops in an FSM and uses the function described by the self-loops to gate the clock. Applying these techniques to standard benchmarks achieved an average 25% less power dissipation at a cost of only 5% more area.", "Title": "Saving Power by Synthesizing Gated Clocks for Sequential Circuits", "CitationCount": 63, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/journals/dt/dt11.html#BeniniSM94", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=329451", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00329451", "http://doi.ieeecomputersociety.org/10.1109/54.329451", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=329451"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1994, "ReferenceCount": 8, "Type": 1, "ID": 930609, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE D&ToC", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Design & Test of Computers", "PublicationCount": 0, "HomepageURL": null, "ID": 847}}, {"Conference": null, "DOI": "10.1109/MDT.2005.108", "Keyword": [{"Name": "Design Environment", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9562}, {"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Design Process", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9603}, {"Name": "Difference Set", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9849}, {"Name": "Energy Dissipation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12353}, {"Name": "Fault Tolerant", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13816}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Low Latency", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23571}, {"Name": "Parallel Computer", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30010}, {"Name": "Simulation Methods", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37821}, {"Name": "Test Access Mechanism", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41675}, {"Name": "Vlsi Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 44508}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "Transaction Level", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 71509}], "Author": [{"FirstName": "Partha", "MiddleName": "Pratim", "LastName": "Pande", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2844355}, {"FirstName": "Cristian", "MiddleName": "", "LastName": "Grecu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3454443}, {"FirstName": "Andr\u00e9", "MiddleName": "", "LastName": "Ivanov", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 743754}, {"FirstName": "Resve", "MiddleName": "A.", "LastName": "Saleh", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 10568427}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "abstraction levels, ranging from electrical to transaction levels, designers can port current simulation methods and tools to networked SoCs NoC libraries, including switches, routers, links, and interfaces, give designers flexible components to complement processor and stor age cores Nevertheless, the usefulness of such libraries will depend heavily on the maturity of the correspond ing synthesis and optimization tools and flows", "Title": "Design, Synthesis, and Test of Networks on Chips", "CitationCount": 62, "FullVersionURL": ["http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=1511972", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1511972", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01511972", "http://doi.ieeecomputersociety.org/10.1109/MDT.2005.108", "http://www.informatik.uni-trier.de/~ley/db/journals/dt/dt22.html#PandeGISM05", "http://www.eecs.wsu.edu/~pande/Journal_Papers/partha_dt.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2005, "ReferenceCount": 12, "Type": 1, "ID": 1436259, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE D&ToC", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Design & Test of Computers", "PublicationCount": 0, "HomepageURL": null, "ID": 847}}, {"Conference": null, "DOI": "10.1016/j.sysarc.2003.07.005", "Keyword": [{"Name": "Chip Multiprocessor", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 5569}, {"Name": "Design Method", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9584}, {"Name": "Energy Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12346}, {"Name": "Mesh Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 24945}, {"Name": "Multiprocessor Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 26770}, {"Name": "Network Architecture", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27358}, {"Name": "Network Delay", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27371}, {"Name": "Parallel Computer", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30010}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Look Ahead", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 59362}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "Processing Element", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 65317}, {"Name": "System Area Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 68428}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Terry", "MiddleName": "Tao", "LastName": "Ye", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 23351753}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Some current and most future systems-on-chips use and will use network architectures/protocols to implement on- chip communication. On-chip networks borrow features and design methods from those used in parallel computing clusters and computer system area networks. They differ from traditional networks because of larger on-chip wiring resources and flexibility, as well as constraints on area and energy consumption (in addition", "Title": "Packetization and routing analysis of on-chip multiprocessor networks", "CitationCount": 62, "FullVersionURL": ["http://dx.doi.org/10.1016/j.sysarc.2003.07.005", "http://www.sciencedirect.com/science/article/pii/S1383762103001425", "http://si2.epfl.ch/%7Edemichel/publications/archive/2004/jsa.pdf", "http://www.informatik.uni-trier.de/~ley/db/journals/jsa/jsa50.html#YeBM04", "http://si2.epfl.ch/%7Edemichel/publications/archive/2003/JSA-070-03.pdf", "http://linkinghub.elsevier.com/retrieve/pii/S1383762103001425"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2004, "ReferenceCount": 40, "Type": 1, "ID": 927835, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "JSA", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "Journal of Systems Architecture", "PublicationCount": 0, "HomepageURL": null, "ID": 398}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISLPED", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Symposium on Low Power Electronics and Design", "PublicationCount": 0, "HomepageURL": null, "ID": 89, "CFP": null}, "DOI": "10.1145/263272.263277", "Keyword": [{"Name": "Digital Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10068}, {"Name": "Embedded Processor", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12105}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "Power Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32190}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "Enrico", "MiddleName": "", "LastName": "Macii", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1765695}, {"FirstName": "Massimo", "MiddleName": "", "LastName": "Poncino", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 413801}, {"FirstName": "Stefano", "MiddleName": "", "LastName": "Quer", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 895257}], "Abstract": "This paper describes a new approach to low-power bus encoding, called \"The Beach Solution\", which is thought for power optimiza- tion of digital systems containing an embedded processor or a mi- crocontroller executing a special-purpose software routine. The main difference between the proposed method and existing bus en- coding techniques is that it is strongly application-dependent, in the sense that", "Title": "System-level power optimization of special purpose applications: the beach solution", "CitationCount": 62, "FullVersionURL": ["http://portal.acm.org/ft_gateway.cfm?id=263277&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=263277", "http://doi.acm.org/10.1145/263272.263277", "http://www.informatik.uni-trier.de/~ley/db/conf/islped/islped1997.html#BeniniMMPQ97", "http://portal.acm.org/citation.cfm?id=263272.263277"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1997, "ReferenceCount": 16, "Type": 1, "ID": 692514, "Journal": null}, {"Conference": null, "DOI": "10.1109/92.238441", "Keyword": [{"Name": "Behavior Modeling", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3141}, {"Name": "Complex System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6880}, {"Name": "Concurrent Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7277}, {"Name": "High Level Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18091}, {"Name": "Time Constraint", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42092}, {"Name": "Control Data Flow Graph", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 49345}], "Author": [{"FirstName": "David", "MiddleName": "", "LastName": "Filo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 22923133}, {"FirstName": "David", "MiddleName": "C.", "LastName": "Ku", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1576668}, {"FirstName": "Claudionor", "MiddleName": "Jos\u00e9 Nunes Coelho", "LastName": "Jr.", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 8095834}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": " The scope of most high-level synthesis efforts todate has been at the level of a single behavioral model representedas a control/data-flow graph. The communicationbetween concurrently executing processes and its requirementsin terms of timing and resources have largely beenneglected. This restriction limits the applicability of mostexisting approaches for complex system designs. This paperdescribes a methodology for the synthesis of interfaces inconcurrent", "Title": "Interface optimization for concurrent systems under timing constraints", "CitationCount": 62, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/92.238441", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00238441", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=238441", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=238441", "http://www.informatik.uni-trier.de/~ley/db/journals/tvlsi/tvlsi1.html#FiloKCM93"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1993, "ReferenceCount": 19, "Type": 1, "ID": 1281443, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "VLSI", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Very Large Scale Integration Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 694}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "CODES", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Hardware Software Codesign", "PublicationCount": 0, "HomepageURL": null, "ID": 1651, "CFP": null}, "DOI": "10.1145/334012.334020", "Keyword": [{"Name": "Device Simulation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9698}, {"Name": "Interactive System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20433}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}, {"Name": "Scheduling Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36356}, {"Name": "State Transition", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39761}, {"Name": "Task Scheduling", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41402}, {"Name": "Time Constraint", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42092}], "Author": [{"FirstName": "Yung-Hsiang", "MiddleName": "", "LastName": "Lu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 799092}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Power management saves power by shutting down idle devices. These devices often serve requests from concurrently running tasks. Ordering task execution can adjust the lengths of idle periods and exploit better opportunities for power management. This paper presents an on-line low-power scheduling algorithm for multiple devices. Simulations show that it can save up to 33% power and reduce 40% state-transition", "Title": "Low-power task scheduling for multiple devices", "CitationCount": 61, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/conf/codes/codes2000.html#LuBM00", "http://portal.acm.org/ft_gateway.cfm?id=334020&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=334020", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=843704", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00843704", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/2000/codes00/pdffiles/02_4.pdf", "http://reference.kfupm.edu.sa/content/l/o/low_power_task_scheduling_for_multiple_d_957003.pdf", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2000/codes00/pdffiles/02_4.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2000, "ReferenceCount": 16, "Type": 1, "ID": 161153, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "10.1145/307418.307527", "Keyword": [{"Name": "Design Flow", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9565}, {"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Expressive Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13430}, {"Name": "Hardware Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17422}, {"Name": "Programming Language", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32942}, {"Name": "Semantic Gap", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36886}, {"Name": "Support System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 40828}], "Author": [{"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Software programming languages, such as C/C++, have been used as means for specifying hardware for quite a while. Different design methodologies have exploited the advantages of flexibility and fast simulation of models de- scribed with programming languages. At the same time, the mismatch (of software languages) in expressing power (for hardware systems) has caused several difficulties. In the recent past,", "Title": "Hardware synthesis from C/C++ models", "CitationCount": 59, "FullVersionURL": ["http://www.cecs.uci.edu/~papers/compendium94-03/papers/1999/date99/pdffiles/06a_1.pdf", "http://portal.acm.org/ft_gateway.cfm?id=307527&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=307527", "http://www.informatik.uni-trier.de/~ley/db/conf/date/date1999.html#Micheli99", "http://portal.acm.org/citation.cfm?id=307418.307527", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/1999/date99/pdffiles/06a_1.pdf", "http://si2.epfl.ch/~demichel/publications/archive/1999/DATEconf99pg382.pdf", "http://csdl.computer.org/comp/proceedings/date/1999/0078/00/00780382abs.htm", "http://reference.kfupm.edu.sa/content/h/a/hardware_synthesis_from_c_c___models__13394.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 9, "Type": 1, "ID": 501922, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Computer Aided Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7053}, {"Name": "Digital Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10068}, {"Name": "hardware-software co-design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17424}], "Author": [{"FirstName": "G.", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "M.", "MiddleName": "", "LastName": "Sami", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1074537}], "Abstract": "Abstract: This paper introduces the reader to various aspects of co-design.We highlight the commonalities and point out the differences invarious co-design problems in some application areas. Co-designissues and their relationship to classical system implementationtasks are discussed to help the reader develop a perspective onmodern digital system design that relies on computer-aided design(CAD) tools and methods", "Title": "Hardware/software co-design", "CitationCount": 59, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 62, "Type": 1, "ID": 1341939, "Journal": null}, {"Conference": null, "DOI": "10.1109/40.296153", "Keyword": [{"Name": "Computer Aided Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7053}, {"Name": "Digital Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10068}, {"Name": "hardware-software codesign", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17425}], "Author": [{"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Most digital systems consist of a hardware component and software programs that execute on the hardware platform. Obviously, a system can deliver higher performance when we tune the hardware to its software applications and vice versa. Today's novel architectures and the possible use of computer-aided design tools have created new opportunities to find solutions to codesign problems. This survey addresses", "Title": "Computer-aided hardware-software codesign", "CitationCount": 59, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00296153", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=296153", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=296153"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1994, "ReferenceCount": 45, "Type": 1, "ID": 930689, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "MICRO", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Micro", "PublicationCount": 0, "HomepageURL": null, "ID": 401}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ASP-DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Asia and South Pacific Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 312, "CFP": null}, "DOI": "10.1145/1118299.1118344", "Keyword": [{"Name": "Cost Effectiveness", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8253}, {"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Design Process", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9603}, {"Name": "Power Saving", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32198}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Use Case", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 43685}, {"Name": "Voltage Scaling", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 44569}, {"Name": "Best Effort", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 47992}, {"Name": "Dynamic Voltage and Frequency Scaling", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 52517}, {"Name": "Guaranteed Throughput", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 56123}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Srinivasan", "MiddleName": "", "LastName": "Murali", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 323740}, {"FirstName": "Martijn", "MiddleName": "", "LastName": "Coenen", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3516796}, {"FirstName": "Andrei", "MiddleName": "", "LastName": "Radulescu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 36127}, {"FirstName": "Kees", "MiddleName": "", "LastName": "Goossens", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 28840}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "To provide a scalable communication infrastructure for Sys- tems on Chips (SoCs), Networks on Chips (NoCs), a communi- cation centric design paradigm is needed. To be cost effective, SoCs are often programmable and integrate several different applications or use-cases on to the same chip. For the SoC platform to support the different use-cases, the NoC architec- ture should satisfy the", "Title": "Mapping and configuration methods for multi-use-case networks on chips", "CitationCount": 58, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=1118344", "http://portal.acm.org/ft_gateway.cfm?id=1118344&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.informatik.uni-trier.de/~ley/db/conf/aspdac/aspdac2006.html#MuraliCRGM06", "http://doi.acm.org/10.1145/1118299.1118344"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2006, "ReferenceCount": 25, "Type": 1, "ID": 1847772, "Journal": null}, {"Conference": null, "DOI": "10.1109/92.994989", "Keyword": [{"Name": "Indexing Terms", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19482}, {"Name": "Interactive System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20433}, {"Name": "Kernel Estimate", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 21511}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "Operating System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29137}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}, {"Name": "Power Reduction", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32197}, {"Name": "Power Saving", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32198}, {"Name": "Hard Disk Drive", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 56466}], "Author": [{"FirstName": "Yung-hsiang", "MiddleName": "", "LastName": "Lu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 799092}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Many portable systems deploy operating systems (OS) to support versatile functionality and to manage resources, including power. This paper presents a new approach for using OS to reduce the power consumption of IO devices in interactive sys- tems. Low-power OS observes the relationship between hardware devices and processes. The OS kernel estimates the utilization of a device from each process.", "Title": "Power-aware operating systems for interactive systems", "CitationCount": 58, "FullVersionURL": ["http://si2.epfl.ch/%7Edemichel/publications/archive/2002/VLSISvol2iss2Apr02.pdf", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00994989", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=994989", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=994989"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 41, "Type": 1, "ID": 78373, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "VLSI", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Very Large Scale Integration Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 694}}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "hardware-software co-design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17424}], "Author": [{"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "Rolf", "MiddleName": "", "LastName": "Ernst", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 163421}, {"FirstName": "Wayne", "MiddleName": "", "LastName": "Wolf", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2455301}], "Abstract": "", "Title": "Readings in hardware / software co-design", "CitationCount": 58, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 0, "Type": 1, "ID": 2379458, "Journal": null}, {"Conference": null, "DOI": "10.1145/264995.264996", "Keyword": [{"Name": "Boolean Algebra", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3833}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "When binding a logic network to a set of cells, a fundamental problem is recognizing whether a cell can implement a portion of the network. Boolean matching means solving this task using a formalism based on Boolean algebra. In its simplest form, Boolean matching can be posed as a tautology check. We review several approaches to Boolean matching as well", "Title": "A survey of Boolean matching techniques for library binding", "CitationCount": 58, "FullVersionURL": ["http://portal.acm.org/citation.cfm?doid=264995.264996", "http://portal.acm.org/ft_gateway.cfm?id=264996&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=264996", "http://www.informatik.uni-trier.de/~ley/db/journals/todaes/todaes2.html#BeniniM97", "http://portal.acm.org/citation.cfm?id=264995.264996", "http://si2.epfl.ch/%7Edemichel/publications/archive/1997/TODAESvol2iss3Jul97pg193.pdf", "http://doi.acm.org/10.1145/264995.264996"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1997, "ReferenceCount": 40, "Type": 1, "ID": 856563, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "TODAES", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "ACM Transactions on Design Automation of Electronic Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 223}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISSS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Symposium on Systems Synthesis", "PublicationCount": 0, "HomepageURL": null, "ID": 1242, "CFP": null}, "DOI": "", "Keyword": [{"Name": "Energy Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12346}, {"Name": "Heuristic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17963}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}], "Author": [{"FirstName": "T.", "MiddleName": "", "LastName": "Simunic", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4358837}, {"FirstName": "L.", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "G.", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Abstract: Energy consumption of electronic devices has becomea serious concern in recent years. Power management (PM) algorithmsaim at reducing energy consumption at the system-level byselectively placing components into low-power states. Formerly,two classes of heuristic algorithms have been proposed for PM:timeout and predictive. Later, a category of algorithms based onstochastic control was proposed for PM. These algorithms guaranteeoptimal results as long", "Title": "Event-driven power management", "CitationCount": 57, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 35, "Type": 1, "ID": 1290097, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISSS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Symposium on Systems Synthesis", "PublicationCount": 0, "HomepageURL": null, "ID": 1242, "CFP": null}, "DOI": "10.1109/ISSS.2001.156528", "Keyword": [{"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Energy Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12346}, {"Name": "Low Energy", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23563}, {"Name": "Quality of Service", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 33667}, {"Name": "System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41199}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "We consider systems on chips that can be designed and produced in five to ten years from today, with gate lengths in the range 50-100 nm. We address the distinguishing features of a design methodology that aims at achieving reliable designs under the limitations of the interconnect technology. Specifically, we consider energy consumption reduction, under guaranteed quality of service, as", "Title": "Powering networks on chips", "CitationCount": 56, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=957909", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00957909"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2001, "ReferenceCount": 19, "Type": 1, "ID": 553480, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "10.1109/DATE.2005.50", "Keyword": [{"Name": "Case Study", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4931}, {"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Multiprocessor System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 26768}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Srinivasan", "MiddleName": "", "LastName": "Murali", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 323740}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "As the communication requirements of current and future Multiprocessor Systems on Chips (MPSoCs) continue to increase, scalable communication architectures are needed to support the heavy communication demands of the system. This is reflected in the recent trend that many of the standard bus products such as STbus, have now introduced the capability of designing a crossbar with multiple buses operating", "Title": "An Application-Specific Design Methodology for STbus Crossbar Generation", "CitationCount": 55, "FullVersionURL": ["http://www.date-conference.com/archive/conference/proceedings/PAPERS/2005/DATE05/PDFFILES/09f_1.pdf", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1395753", "http://portal.acm.org/citation.cfm?id=1049295", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01395753", "http://portal.acm.org/ft_gateway.cfm?id=1049295&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://infoscience.epfl.ch/record/53051/files/Murali_An%20application_05.pdf", "http://doi.ieeecomputersociety.org/10.1109/DATE.2005.50", "http://www.informatik.uni-trier.de/~ley/db/conf/date/date2005.html#MuraliM05", "http://portal.acm.org/citation.cfm?id=1048925.1049295"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2005, "ReferenceCount": 24, "Type": 1, "ID": 1235337, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/277044.277048", "Keyword": [{"Name": "Automated Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 2582}], "Author": [{"FirstName": "James", "MiddleName": "", "LastName": "Smith", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 6148520}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "In order to automate design reuse, methods for composing system components must be developed. The goal of this research is to automate the process of generating interfaces between hardware subsystems. The algorithms presented here can be used to generate a cycle-accurate, synchronous interface between two hardware subsystems given an HDL model of each subsystem. These algorithms have been implemented in", "Title": "Automated composition of hardware components", "CitationCount": 55, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac98.html#SmithM98", "http://portal.acm.org/ft_gateway.cfm?id=277048&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=277048", "http://si2.epfl.ch/%7Edemichel/publications/archive/1998/DACconf98pg14.pdf", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/1998/dac98/pdffiles/01_3.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 11, "Type": 1, "ID": 187293, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1109/DAC.1988.14803", "Keyword": [{"Name": "High Level Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18091}, {"Name": "Phase Behavior", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30890}, {"Name": "Problem Behavior", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32693}], "Author": [{"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "David", "MiddleName": "C.", "LastName": "Ku", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1576668}], "Abstract": "This paper presents an approach to high-level synthesis of VLSI processors and systems. Synthesis consists of two phases: behavioral synthesis, which involves implementation-independent representations, and structural synthesis, that relates to the transformation of a behavior into an implementation. We describe HERCULES, a system for high-level synthesis developed at Stanford University. In particular, we address the hardware description problem, behavioral synthesis", "Title": "HERCULES\u2014a system for high-level synthesis", "CitationCount": 55, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=285808", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=14803", "http://portal.acm.org/citation.cfm?id=285730.285808", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac88.html#MicheliK88"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1988, "ReferenceCount": 14, "Type": 1, "ID": 451483, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "IWLS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Workshop on Logic & Synthesis", "PublicationCount": 0, "HomepageURL": null, "ID": 1270, "CFP": null}, "DOI": "", "Keyword": [{"Name": "Automatic Generation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 2620}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 51439}, {"Name": "Pass Transistor Logic", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 66516}], "Author": [{"FirstName": "V.", "MiddleName": "", "LastName": "Bertacco", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 517239}, {"FirstName": "S.", "MiddleName": "", "LastName": "Minato", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 517210}, {"FirstName": "Verplaetse", "MiddleName": "L.", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 9175692}, {"FirstName": "G.", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Since the relative importance of interconnections in- creases as feature size decreases, standard-cell based syn - thesis becomes less effective when deep-submicron tech- nologies become available. Intra-cell connectivity can be decreased by the use of macro-cells. In this work we present methods for the automatic generation of macro-cells us- ing pass transistors and domino logic. The synthesis of these cells", "Title": "Decision Diagrams and Pass Transistor Logic Synthesis", "CitationCount": 53, "FullVersionURL": ["http://www.eecs.umich.edu/~valeria/research/publications/IWLS97peter.pdf", "http://reference.kfupm.edu.sa/content/d/e/decision_diagrams_and_pass_transistor_lo_360316.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1997, "ReferenceCount": 11, "Type": 1, "ID": 1302067, "Journal": null}, {"Conference": null, "DOI": "10.1109/TCAD.1986.1270230", "Keyword": [{"Name": "Programmable Logic Array", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32922}, {"Name": "Sequential Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37150}, {"Name": "Symbolic Representation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41076}, {"Name": "Sum of Products", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69921}], "Author": [{"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "This paper presents a method for the optimal synthesis of combinational and sequential circuits implemented by two-level logic macros, such as programmable logic arrays. Optimization consists of finding representations of switching functions corresponding to minimal-area implementations. The design of optimization is based on two steps: symbolic minimization and constrained encoding. Symbolic minimization yields an encoding-independent sum of products representation of", "Title": "Symbolic Design of Combinational and Sequential Logic Circuits Implemented by Two-Level Logic Macros", "CitationCount": 53, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad5.html#Micheli86", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1270230", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=28438&arnumber=1270230&count=22&index=14"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1986, "ReferenceCount": 0, "Type": 1, "ID": 1286901, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ASP-DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Asia and South Pacific Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 312, "CFP": null}, "DOI": "10.1145/1120725.1120737", "Keyword": [{"Name": "Delay Jitter", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9367}, {"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Integrated Approach", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20225}, {"Name": "Quality of Service", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 33667}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Topology Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42364}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "Real Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 68078}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Srinivasan", "MiddleName": "", "LastName": "Murali", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 323740}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Networks on Chips (NoCs) have evolved as the communication design paradigm of future Systems on Chips (SoCs). In this work we target the NoC design of complex SoCs with heterogeneous processor/memory cores, providing Quality- of-Service (QoS) for the application. We present an integrated approach to mapping of cores onto NoC topologies and physical planning of NoCs, where the position and", "Title": "Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees", "CitationCount": 52, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=1120737", "http://portal.acm.org/ft_gateway.cfm?id=1120737&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.informatik.uni-trier.de/~ley/db/conf/aspdac/aspdac2005.html#MuraliBM05", "http://doi.acm.org/10.1145/1120725.1120737"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2005, "ReferenceCount": 25, "Type": 1, "ID": 2193210, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ASAP", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Application-Specific Systems, Architectures, and Processors", "PublicationCount": 0, "HomepageURL": null, "ID": 1800, "CFP": null}, "DOI": "10.1109/ASAP.2003.1212834", "Keyword": [{"Name": "Automatic Group", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 2622}, {"Name": "Code Generation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6179}, {"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Embedded Processor", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12105}, {"Name": "Instruction Set Extension", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20132}, {"Name": "system on a chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69855}], "Author": [{"FirstName": "Armita", "MiddleName": "", "LastName": "Peymandoust", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3219595}, {"FirstName": "Laura", "MiddleName": "", "LastName": "Pozzi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2193472}, {"FirstName": "Paolo", "MiddleName": "", "LastName": "Ienne", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 824133}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "There is a growing demand for application-specific embedded processors in system-on-a-chip designs. Current tools and design methodologies often require designers to manually specialize the processor based on an application. Moreover, the use of the new complex instructions added to the processor is often left to designers' ingenuity. In this paper, we present a solution that automatically groups dataflow operations in", "Title": "Automatic Instruction Set Extension and Utilization for Embedded Processors", "CitationCount": 51, "FullVersionURL": ["http://csdl.computer.org/comp/proceedings/asap/2003/1992/00/19920108abs.htm", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1212834", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01212834", "http://lap.epfl.ch/webdav/site/lap/shared/publications/PeymandoustJun03_AutomaticInstructionSetExtensionAndUtilizationForEmbeddedProcessors_ASAP03.pdf", "http://www.ricam.oeaw.ac.at/Groebner-Bases-Bibliography/gbbib_files/publication_429.pdf", "http://si2.epfl.ch/%7Edemichel/publications/archive/2003/ASSAP103.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/asap/asap2003.html#PeymandoustPIM03"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2003, "ReferenceCount": 11, "Type": 1, "ID": 1262470, "Journal": null}, {"Conference": null, "DOI": "10.1109/92.736127", "Keyword": [{"Name": "Digital Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10068}, {"Name": "Indexing Terms", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19482}, {"Name": "Integrated Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20231}, {"Name": "Intellectual Property", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20283}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "Power Dissipation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32154}, {"Name": "Power Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32190}, {"Name": "Encoding Decoding", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 52886}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "Enrico", "MiddleName": "", "LastName": "Macii", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1765695}, {"FirstName": "Massimo", "MiddleName": "", "LastName": "Poncino", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 413801}, {"FirstName": "Stefano", "MiddleName": "", "LastName": "Quer", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 895257}], "Abstract": "This paper presents a solution to the problem of reducing the power dissipated by a digital system containing an intellectual proprietary core processor which repeatedly executes a special-purpose program. The proposed method relies on a novel, application-dependent low-power address bus encoding scheme. The analysis of the execution traces of a given program allows an accurate computation of the correlations that", "Title": "Power optimization of core-based systems by address bus encoding", "CitationCount": 51, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=736127", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00736127", "http://doi.ieeecomputersociety.org/10.1109/92.736127", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=736127", "http://www.informatik.uni-trier.de/~ley/db/journals/tvlsi/tvlsi6.html#BeniniMMPQ98", "http://si2.epfl.ch/%7Edemichel/publications/archive/1998/VLSISvol4iss4Dec98pg554.pdf", "http://www.cs.ucr.edu/~dalton/busencode/benini2.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 21, "Type": 1, "ID": 1684974, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "VLSI", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Very Large Scale Integration Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 694}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISSS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Symposium on Systems Synthesis", "PublicationCount": 0, "HomepageURL": null, "ID": 1242, "CFP": null}, "DOI": "10.1109/ISSS.1999.814255", "Keyword": [{"Name": "Constrained Optimization Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7561}, {"Name": "Continuous Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7806}, {"Name": "Discrete Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10352}, {"Name": "Dynamic Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11241}, {"Name": "Geometric Distribution", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 16346}, {"Name": "Optimization Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29413}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}, {"Name": "Semi Markov Decision Process", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36950}, {"Name": "State Transition", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39761}, {"Name": "Stochastic Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 40085}, {"Name": "Markov Decision Process", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 61196}], "Author": [{"FirstName": "Tajana", "MiddleName": "", "LastName": "Simunic", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4358837}, {"FirstName": "Giovanni", "MiddleName": "de", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}], "Abstract": "The policy optimization problem for dynamic power management has received considerable attention in the recent past. We formulate policy optimization as a constrained optimization problem on continuous-time Semi-Markov decision processes (SMDP). SMDPs generalize the stochastic optimization approach based on discrete-time Markov decision processes (DTMDP) presented in the earlier work by relaxing two limiting assumptions. In SMDPs, decisions are made at", "Title": "Event-Driven Power Management of Portable Systems", "CitationCount": 49, "FullVersionURL": ["http://www.cecs.uci.edu/~papers/compendium94-03/papers/1999/isss99/pdffiles/05_1.pdf", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00814255", "http://portal.acm.org/citation.cfm?id=857957", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=814255", "http://portal.acm.org/ft_gateway.cfm?id=857957&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://si2.epfl.ch/~demichel/publications/archive/1999/ISSSconf99pg18.pdf", "http://computer.org/proceedings/isss/0356/03560018abs.htm"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 36, "Type": 1, "ID": 248594, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "", "Keyword": [{"Name": "Behavioral Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3168}, {"Name": "Lookup Table", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23488}, {"Name": "Modeling Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25810}, {"Name": "Power Dissipation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32154}], "Author": [{"FirstName": "G.", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "B.", "MiddleName": "", "LastName": "Ricco", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3314488}, {"FirstName": "L.", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "A.", "MiddleName": "", "LastName": "Bogliolo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1886765}, {"FirstName": "M.", "MiddleName": "", "LastName": "Barocci", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1882468}], "Abstract": "In this work we study the problem of estimating the power dissipation of the atomic components (macros) used to implement basic operations in behavioral synthesis. We first precisely define the key requisites for behavioral power macro-models and we briefly evaluate the suitability of several approaches proposed in the past. We then focus on a specific macro-modeling methodology that appears to", "Title": "Lookup Table Power Macro-models for Behavioral Library Components", "CitationCount": 49, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=750418", "http://si2.epfl.ch/%7Edemichel/publications/archive/1999/99volta173-181.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 13, "Type": 1, "ID": 1280567, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DATE", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design, Automation, and Test in Europe", "PublicationCount": 0, "HomepageURL": null, "ID": 618, "CFP": null}, "DOI": "10.1109/DATE.2003.1253632", "Keyword": [{"Name": "Cache Memory", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4448}, {"Name": "Community Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6669}, {"Name": "Interconnection Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20466}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Power Modeling", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32187}, {"Name": "Quantitative Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 33697}, {"Name": "shared-memory multi-processor", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37499}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Terry", "MiddleName": "Tao", "LastName": "Ye", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 23351753}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Interconnect networks play a critical role in shared memory multi-processor systems-on-chip (MPSoC) designs. MPSoC performance and power consumption are greatly affected by the packet dataflows that are transported on the network. In this paper, by introducing a packetized on-chip communication power model, we discuss the packetization impact on MPSoC performance and power consumption. Particularly, we propose a quantitative analysis method", "Title": "Packetized On-Chip Interconnect Communication Analysis for MPSoC", "CitationCount": 48, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/conf/date/date2003.html#YeBM03", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1253632", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01253632", "http://portal.acm.org/citation.cfm?id=1022750", "http://portal.acm.org/ft_gateway.cfm?id=1022750&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.cs.berkeley.edu/~vwen/backgrnd_papers/01253632.pdf", "http://www.scarpaz.com/2100-papers/systemonchip/04f_1_339.pdf", "http://www.ra.informatik.uni-stuttgart.de/~pricopin/noc03/paper46.pdf", "http://dynacomp.cs.berkeley.edu/backgrnd_papers/01253632.pdf", "http://csdl.computer.org/comp/proceedings/date/2003/1870/01/187010344abs.htm", "http://si2.epfl.ch/~demichel/publications/archive/2003/DATE344.pdf", "http://portal.acm.org/citation.cfm?id=789083.1022750", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2003/date03/pdffiles/04f_1.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2003, "ReferenceCount": 16, "Type": 1, "ID": 501887, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISLPED", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Symposium on Low Power Electronics and Design", "PublicationCount": 0, "HomepageURL": null, "ID": 89, "CFP": null}, "DOI": "10.1109/LPE.1999.145046", "Keyword": [{"Name": "Compiler Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6797}, {"Name": "Embedded System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12111}, {"Name": "Energy Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12346}, {"Name": "Energy Efficient Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12365}, {"Name": "Energy Saving", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12412}, {"Name": "Power Dissipation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32154}, {"Name": "Source Code", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38885}], "Author": [{"FirstName": "T.", "MiddleName": "", "LastName": "Simunic", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4358837}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "G.", "MiddleName": "de", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Energy-efficient design of battery-powered embedded systems demands optimizations in both hardware and software. In this work we leverage cycle-accurate energy consumption models to explore compiler and source code optimizations aimed at reducing energy consumption. In addition, we extend cycle-accurate architectural power simulation with battery models that provide battery lifetime estimates. The enhanced simulator and software optimizations are used to study", "Title": "Energy-efficient design of battery-powered embedded systems", "CitationCount": 48, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00799441", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=799441"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 6, "Type": 1, "ID": 50161024, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISLPED", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Symposium on Low Power Electronics and Design", "PublicationCount": 0, "HomepageURL": null, "ID": 89, "CFP": null}, "DOI": "10.1145/252493.252616", "Keyword": [{"Name": "Clock Skew", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 5996}], "Author": [{"FirstName": "Patrick", "MiddleName": "", "LastName": "Vuillod", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 48476}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Alessandro", "MiddleName": "", "LastName": "Bogliolo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1886765}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "", "Title": "Clock skew optimization for peak current reduction", "CitationCount": 48, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=252616", "http://doi.acm.org/10.1145/252493.252616", "http://www.informatik.uni-trier.de/~ley/db/conf/islped/islped1996.html#VuillodBBM96", "http://portal.acm.org/citation.cfm?id=252493.252616"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 21, "Type": 1, "ID": 692398, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.184841", "Keyword": [{"Name": "Design Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9622}, {"Name": "Digital Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9976}, {"Name": "High Performance", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18101}, {"Name": "Input Output", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 58281}], "Author": [{"FirstName": "Derek", "MiddleName": "C.", "LastName": "Wong", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 48424682}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "Michael", "MiddleName": "J.", "LastName": "Flynn", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 936066}], "Abstract": "Algorithms to automatically realize delays in combinational logic circuits to achieve wave pipelining are presented. The algorithms adjust gate speeds and insert a minimal number of active delay elements to balance input-output path lengths in a circuit. For both normal and wave-pipelined circuits, the algorithms also optimally minimize power under delay constraints. The authors analyze the algorithms and comment on", "Title": "Designing high-performance digital circuits using wave pipelining: algorithms and practical experiences", "CitationCount": 48, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=184841", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00184841", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad12.html#WongMF93", "http://doi.ieeecomputersociety.org/10.1109/43.184841"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1993, "ReferenceCount": 7, "Type": 1, "ID": 4410180, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISLPED", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Symposium on Low Power Electronics and Design", "PublicationCount": 0, "HomepageURL": null, "ID": 89, "CFP": null}, "DOI": "10.1145/344166.344197", "Keyword": [{"Name": "Energy Efficient Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12365}, {"Name": "Energy Saving", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12412}, {"Name": "High Performance", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18101}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}, {"Name": "Power Saving", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32198}, {"Name": "Wireless Links", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 45349}, {"Name": "Wireless Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 45379}, {"Name": "Bit Error Rate", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 48037}, {"Name": "Power Control", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 65019}], "Author": [{"FirstName": "Tajana", "MiddleName": "", "LastName": "Simunic", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4358837}, {"FirstName": "Haris", "MiddleName": "", "LastName": "Vikalo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3322856}, {"FirstName": "Peter", "MiddleName": "W.", "LastName": "Glynn", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 679106}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Portable wireless systems require long battery lifetime while still delivering high performance. The major contribution of this work is combining new it power management(PM) and it power control (PC) algorithms to trade off performance for power consumption at the system level in portable devices. First we present the formulation for the solution of the PM policy optimization based on renewaltheory.", "Title": "Energy efficient design of portable wireless systems", "CitationCount": 47, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=344197"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2000, "ReferenceCount": 20, "Type": 1, "ID": 233332, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "CODES", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Hardware Software Codesign", "PublicationCount": 0, "HomepageURL": null, "ID": 1651, "CFP": null}, "DOI": "10.1145/301177.301518", "Keyword": [{"Name": "Dynamic Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11241}, {"Name": "Personal Computer", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30798}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Power Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32180}, {"Name": "Software Architecture", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38523}, {"Name": "System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41199}], "Author": [{"FirstName": "Yung-Hsiang", "MiddleName": "", "LastName": "Lu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 799092}, {"FirstName": "Tajana", "MiddleName": "", "LastName": "\u0160imuni\u0107", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4358837}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Reducing power consumption is critical in many sys- tem designs. Dynamic power management is an effec- tive approach to decrease power without significantly degrading performance. Power management decisions can be implemented in either hardware or software. A recent trend on personal computers is to use software to change hardware power states. This paper presents a software architecture that allows system", "Title": "Software controlled power management", "CitationCount": 47, "FullVersionURL": ["http://doi.acm.org/10.1145/301177.301518", "http://portal.acm.org/ft_gateway.cfm?id=301518&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=301518", "http://reference.kfupm.edu.sa/content/s/o/software_controlled_power_management__135084.pdf", "http://portal.acm.org/citation.cfm?id=301177.301518", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/1999/codes99/pdffiles/6_4.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/codes/codes1999.html#LuSM99"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 15, "Type": 1, "ID": 227458, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/127601.127671", "Keyword": [{"Name": "Technology Mapping", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41520}], "Author": [{"FirstName": "Silvia", "MiddleName": "", "LastName": "Ercolani", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 399592}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "We describe a new approach for technology mapping of electri- cally programmable gate arrays (EPGAs). These are arrays of uncommitted modules, where the personalization is achieved by fuse/antifuse technology and can be modeled by stuck-at and/or bridging inputs. We present a matching algorithm that determines whether a portion of a combinational logic circuit can be imple- mented by personalizing a", "Title": "Technology mapping for electrically programmable gate arrays", "CitationCount": 46, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=127601.127671", "http://portal.acm.org/citation.cfm?id=127671", "http://portal.acm.org/ft_gateway.cfm?id=127671&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00979720", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=979720", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac91.html#ErcolaniM91", "http://doi.acm.org/10.1145/127601.127671"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 16, "Type": 1, "ID": 451622, "Journal": null}, {"Conference": null, "DOI": "10.1109/92.974889", "Keyword": [{"Name": "Case Study", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4931}, {"Name": "Complex Data", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6844}, {"Name": "Computer Architecture", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7077}, {"Name": "Data Structure", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9084}, {"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Dynamic Memory Allocation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11217}, {"Name": "Indexing Terms", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19482}, {"Name": "Memory Allocation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 24865}, {"Name": "Memory Architecture", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 24866}, {"Name": "Memory Management", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 24879}, {"Name": "Multimedia Application", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 26538}, {"Name": "Software Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38622}], "Author": [{"FirstName": "Luc", "MiddleName": "", "LastName": "S\u00e9m\u00e9ria", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1815459}, {"FirstName": "Koichi", "MiddleName": "", "LastName": "Sato", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 34107324}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "One of the greatest challenges in a C/C -based design methodology is efficiently mapping C/C models into hardware. Many networking and multimedia applications imple- mented in hardware or mixed hardware/software systems now use complex data structures stored in multiple memories, so many C/C features that were originally designed for software appli- cations are now making their way into hardware. Such", "Title": "Synthesis of hardware models in C with pointers and complex data structures", "CitationCount": 45, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/92.974889", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00974889", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=974889", "http://www.informatik.uni-trier.de/~ley/db/journals/tvlsi/tvlsi9.html#SemeriaSM01", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=974889", "http://si2.epfl.ch/%7Edemichel/publications/archive/2001/VLSISvol9iss6Dec01pg743.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2001, "ReferenceCount": 37, "Type": 1, "ID": 929339, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "VLSI", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Very Large Scale Integration Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 694}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISSS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Symposium on Systems Synthesis", "PublicationCount": 0, "HomepageURL": null, "ID": 1242, "CFP": null}, "DOI": "10.1145/500001.500009", "Keyword": [{"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Energy Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12346}, {"Name": "Energy Efficient", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12364}, {"Name": "Low Energy", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23563}, {"Name": "Networked Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27471}, {"Name": "Quality of Service", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 33667}, {"Name": "System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41199}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "We consider systems on chips (SoCs) that will be designed and produced in five to ten years from today, with gate lengths in the range 50-100nm. We address the distinguishing features of a design methodology that aims at achieving reliable designs under the limitations of the interconnect technology. Specifically, we consider energy consumption reduction, under guaranteed quality of service (QoS),", "Title": "Powering networks on chips: energy-efficient and reliable interconnect design for SoCs", "CitationCount": 44, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=500009"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2001, "ReferenceCount": 21, "Type": 1, "ID": 69663, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "CODES+ISSS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Hardware Software Codesign", "PublicationCount": 0, "HomepageURL": null, "ID": 2516, "CFP": null}, "DOI": "10.1145/1289816.1289845", "Keyword": [{"Name": "Convex Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7973}, {"Name": "Frequency Assignment", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 15192}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Process Capability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32727}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41199}, {"Name": "System Performance", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41225}, {"Name": "Temperature Profile", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41563}, {"Name": "Multi Processor System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 62089}], "Author": [{"FirstName": "Srinivasan", "MiddleName": "", "LastName": "Murali", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 323740}, {"FirstName": "Almir", "MiddleName": "", "LastName": "Mutapcic", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2019876}, {"FirstName": "David", "MiddleName": "", "LastName": "Atienza", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2082883}, {"FirstName": "Rajesh", "MiddleName": "", "LastName": "Gupta", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1735679}, {"FirstName": "Stephen", "MiddleName": "", "LastName": "Boyd", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 283387}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "The increasing processing capability of Multi-Processor Systems- on-Chips (MPSoCs) is leading to an increase in chip power dissi- pation, which in turn leads to significant increase in chip temper- ature. An important challenge facing the MPSoC designers is to achieve the highest performance system operation that satisfies the temperature and power consumption constraints. The frequency of operation of the different", "Title": "Temperature-aware processor frequency assignment for MPSoCs using convex optimization", "CitationCount": 42, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5753822", "http://portal.acm.org/ft_gateway.cfm?id=1289845&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=05753822", "http://portal.acm.org/citation.cfm?id=1289845", "http://doi.acm.org/10.1145/1289816.1289845", "http://infoscience.epfl.ch/record/114556/files/CODESISSS07p111.pdf", "http://www.stanford.edu/~boyd/papers/pdf/temp_aware_freq_assign.pdf", "http://www.cs.york.ac.uk/rts/docs/CODES-EMSOFT-CASES-2007/codes/p111.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/codes/codes2007.html#MuraliMAGBM07", "http://dl.acm.org/citation.cfm?id=1289845"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2007, "ReferenceCount": 32, "Type": 1, "ID": 4244559, "Journal": null}, {"Conference": null, "DOI": "10.1109/TVLSI.2004.834241", "Keyword": [{"Name": "Data Integrity", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9019}, {"Name": "Dynamic Scaling", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11262}, {"Name": "Embedded System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12111}, {"Name": "Energy Saving", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12412}, {"Name": "Environmental Variation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12655}, {"Name": "Indexing Terms", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19482}, {"Name": "Large Scale", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22113}, {"Name": "Low Energy", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23563}, {"Name": "Low Power", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23587}, {"Name": "Physical Properties", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31150}, {"Name": "Signal To Noise Ratio", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37680}, {"Name": "Vlsi Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 44508}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Frederic", "MiddleName": "", "LastName": "Worm", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 465923}, {"FirstName": "Paolo", "MiddleName": "", "LastName": "Ienne", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 824133}, {"FirstName": "Patrick", "MiddleName": "", "LastName": "Thiran", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2062008}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Systems-on-Chip (SoC) design involves several chal- lenges, stemming from the extreme miniaturization of the physical features and from the large number of devices and wires on a chip. Since most SoCs are used within embedded systems, spe- cific concerns are increasingly related to correct, reliable, and robust operation. We believe that in the future most SoCs will be assembled by", "Title": "A robust self-calibrating transmission scheme for on-chip networks", "CitationCount": 42, "FullVersionURL": ["http://lap.epfl.ch/webdav/site/lap/shared/publications/WormJan05_ARobustSelfCalibratingTransmissionSchemeForOnChipNetworks_IEEETVLSI.pdf", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1386270", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01386270", "http://www.informatik.uni-trier.de/~ley/db/journals/tvlsi/tvlsi13.html#WormITM05", "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.834241", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=1386270"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2005, "ReferenceCount": 49, "Type": 1, "ID": 1685348, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "VLSI", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Very Large Scale Integration Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 694}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "EURODAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "European Design and Test Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 952, "CFP": null}, "DOI": "10.1109/EDAC.1991.206465", "Keyword": [{"Name": "Field Programmable Gate Array", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14095}, {"Name": "Heuristic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17963}, {"Name": "Technology Mapping", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41520}], "Author": [{"FirstName": "David", "MiddleName": "", "LastName": "Filo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 22923133}, {"FirstName": "Jerry", "MiddleName": "Chih-Yuan", "LastName": "Yang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2051370}, {"FirstName": "Fr\u00e9d\u00e9ric", "MiddleName": "", "LastName": "Mailhot", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2044568}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "We present a new approach for performing technology mapping onto Field Programmable Gate Arrays (FPGAs). We consider one class of FPGAs, based on two-output five-input RAM-based cells, that are used to implement combinational logic functions. We describe a heuristic algorithm for technology mapping that performs a decomposition of the circuit in the FPGA primitives, driven by the information on logic", "Title": "Technology mapping for a two-output RAM-based field programmable gate array", "CitationCount": 42, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=951630", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00206465", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=206465"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 10, "Type": 1, "ID": 344085, "Journal": null}, {"Conference": null, "DOI": "10.1109/TCAD.2002.804087", "Keyword": [{"Name": "Buffer Insertion", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4258}, {"Name": "Energy Saving", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12412}, {"Name": "Frequency Assignment", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 15192}, {"Name": "Indexing Terms", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19482}, {"Name": "Interactive System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20433}, {"Name": "Multimedia Application", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 26538}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Power Reduction", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32197}, {"Name": "Voltage Scaling", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 44569}, {"Name": "Dynamic Frequency Scaling", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 51643}], "Author": [{"FirstName": "Yung-hsiang", "MiddleName": "", "LastName": "Lu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 799092}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "This paper presents a method to reduce the energy of interactive systems for mixed workloads: multimedia applications that require constant output rates and sporadic jobs that need prompt responses. The authors' method divides multimedia programs into stages and inserts data buffers between them. Data buffering has three purposes: 1) to support constant output rates; 2) to allow frequency scaling for", "Title": "Dynamic frequency scaling with buffer insertion for mixed workloads", "CitationCount": 41, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad21.html#LuBM02", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1047048", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01047048", "http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804087", "http://si2.epfl.ch/%7Edemichel/publications/archive/2002/CADICS1284-1305.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 37, "Type": 1, "ID": 1423192, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "10.1109/43.700720", "Keyword": [{"Name": "Circuit Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 5765}, {"Name": "Design Automation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9556}, {"Name": "High-speed Integrated Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18188}, {"Name": "Indexing Terms", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19482}, {"Name": "Logic Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23364}, {"Name": "Performance Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30657}, {"Name": "Vlsi Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 44508}], "Author": [{"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Enrico", "MiddleName": "", "LastName": "Macii", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1765695}, {"FirstName": "Massimo", "MiddleName": "", "LastName": "Poncino", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 413801}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "In thi, work, we propole a technique Jor the automatic gen- eration oj variaOle-latencJl unit. that enaOlel UI to pulh the performance limit be1fond the level. achievable with traditional IJlnthelil approachel. The tranlJormation can be Uled in con- junction with traditional duign techniquel, Iud.. pipelining, to improve the overall performance oj lpeed-critical IJllteml. Eqerimental ~Iult., obtained on a la~e let", "Title": "Telescopic units: a new paradigm for performance optimization of VLSI designs", "CitationCount": 41, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.700720", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=700720", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00700720", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad17.html#BeniniMPM98", "http://si2.epfl.ch/%7Edemichel/publications/archive/1997/97IWLS(telescopic).pdf", "http://si2.epfl.ch/%7Edemichel/publications/archive/1998/CADICSvol17iss3Mar98pg220.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 21, "Type": 1, "ID": 1422203, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Hardware Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17418}], "Author": [{"FirstName": "D.", "MiddleName": "", "LastName": "Ku", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1576668}, {"FirstName": "G.", "MiddleName": "D.", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "", "Title": "Hardwarec - a language for hardware design (version 2", "CitationCount": 40, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 0, "Type": 1, "ID": 1323891, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "R.", "MiddleName": "", "LastName": "Camposano", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 879616}, {"FirstName": "G.", "MiddleName": "D.", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "R.", "MiddleName": "", "LastName": "Otten", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 391285}, {"FirstName": "J.", "MiddleName": "Van", "LastName": "Eijndhoven", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 899520}], "Abstract": "", "Title": "The yorktown silicon compiler system", "CitationCount": 40, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1988, "ReferenceCount": 0, "Type": 1, "ID": 1917177, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ECCB", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "European Conference on Computational Biology", "PublicationCount": 0, "HomepageURL": null, "ID": 906, "CFP": null}, "DOI": "10.1093/bioinformatics/bti1116", "Keyword": [{"Name": "Biological Process", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3497}, {"Name": "Computational Method", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7021}, {"Name": "Gene Ontology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 15911}, {"Name": "Gene Regulation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 15919}, {"Name": "Gene Regulatory Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 15922}, {"Name": "microrna", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25223}, {"Name": "Prostate Cancer", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 33080}, {"Name": "Reverse Engineering", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 35567}, {"Name": "Rna Interference", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 35819}], "Author": [{"FirstName": "Sungroh", "MiddleName": "", "LastName": "Yoon", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3472464}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Motivation: MicroRNAs (miRNAs) are small endogenous RNAs that can play important regulatory roles via the RNA-interference pathway by targeting mRNAs for cleavage or translational repression. We pro- pose a computational method to predict miRNA regulatory modules (MRMs) or groups of miRNAs and target genes that are believed to participate cooperatively in post-transcriptional gene regulation. Results: We tested our method with", "Title": "Prediction of regulatory modules comprising microRNAs and target genes", "CitationCount": 37, "FullVersionURL": ["http://dx.doi.org/10.1093/bioinformatics/bti1116", "http://bioinformatics.oxfordjournals.org/cgi/reprint/21/suppl_2/ii93.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/eccb/eccb2005.html#YoonM05"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2005, "ReferenceCount": 33, "Type": 1, "ID": 2167503, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISSS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Symposium on Systems Synthesis", "PublicationCount": 0, "HomepageURL": null, "ID": 1242, "CFP": null}, "DOI": "10.1145/501790.501796", "Keyword": [{"Name": "Power Reduction", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32197}], "Author": [{"FirstName": "Yung-Hsiang", "MiddleName": "", "LastName": "Lu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 799092}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "Typically, power reduction is conducted by hardware techniques, such as varying clock frequencies and/or supply voltages. However, hardware devices consume power to serve the requests from software programs. Consequently, it is essential to consider software for power reduction. This paper proposes \"requester-aware\" power reduction through the collaboration with programs. Experimental results show that this approach can save nearly 70% power", "Title": "Requester-aware power reduction", "CitationCount": 37, "FullVersionURL": ["http://csdl.computer.org/comp/proceedings/isss/2000/0765/00/07650018abs.htm", "http://portal.acm.org/ft_gateway.cfm?id=501796&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=501796", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/2000/isss00/pdffiles/02_1.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2000, "ReferenceCount": 8, "Type": 1, "ID": 77186, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/288548.289115", "Keyword": [{"Name": "Component Reuse", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6907}, {"Name": "Integrated Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20231}, {"Name": "Levels of Abstraction", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22641}, {"Name": "Polynomial Method", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31818}], "Author": [{"FirstName": "James", "MiddleName": "", "LastName": "Smith", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 6148520}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "1. Abstract Component reuse requires designers to determine whether or not an existing component implements desired functionality. If a common structure is used to represent components that are described at multiple levels of abstraction, comparisons between circuit specifications and a library of potential implementations can be performed quickly. A mechanism is presented for compactly specifying circuit functionality as polynomials at", "Title": "Polynomial methods for component matching and verification", "CitationCount": 37, "FullVersionURL": ["http://portal.acm.org/ft_gateway.cfm?id=289115&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=289115", "http://doi.acm.org/10.1145/288548.289115", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1998.html#SmithM98", "http://portal.acm.org/citation.cfm?id=288548.289115"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 8, "Type": 1, "ID": 604792, "Journal": null}, {"Conference": null, "DOI": "10.1109/92.645074", "Keyword": [{"Name": "Cmos Integrated Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6111}, {"Name": "Design Tool", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9626}, {"Name": "Indexing Terms", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19482}, {"Name": "Internet Use", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20718}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "User Interface", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 43710}, {"Name": "Complementary Metal Oxide Semiconductor", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 50140}, {"Name": "Time Domain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 71126}], "Author": [{"FirstName": "A.", "MiddleName": "", "LastName": "Boliolo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 425961}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benini", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 4329}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "B.", "MiddleName": "", "LastName": "Ricco", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3314488}], "Abstract": "In this paper, we present a new gate-level approach to power and current simulation. We propose a symbolic model of complementary metal-oxide-semiconductor (CMOS) gates to capture the dependence of power consumption and current flows on input patterns and fan-in/fan-out conditions. Library elements are characterized and their models are used during event-driven logic simulation to provide power information and construct time-domain", "Title": "Gate-level power and current simulation of CMOS integrated circuits", "CitationCount": 37, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00645074", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=645074", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=645074"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1997, "ReferenceCount": 27, "Type": 1, "ID": 1684950, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "VLSI", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Very Large Scale Integration Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 694}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "FPL", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Field-Programmable Logic and Applications", "PublicationCount": 0, "HomepageURL": null, "ID": 713, "CFP": null}, "DOI": "10.1007/BFb0055234", "Keyword": [{"Name": "Design Tool", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9626}, {"Name": "reconfigurable hardware", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 34693}, {"Name": "Satis Ability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36244}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}], "Author": [{"FirstName": "Marco", "MiddleName": "", "LastName": "Platzner", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 573000}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "We present dierent architectures to solve Boolean satisa- bility problems in instance-specic hardware. A simulation of these ar- chitectures shows that for examples from the DIMACS benchmark suite, high raw speed-ups over software can be achieved. We present a design tool flow and prototype implementation of an instance-specic satis- ability solver and discuss experimental results. We measure the overall speed-up", "Title": "Acceleration of Satisfiability Algorithms by Reconfigurable Hardware", "CitationCount": 36, "FullVersionURL": ["http://springerlink.metapress.com/openurl.asp?genre=article&issn=0302-9743&volume=1482&spage=0069", "http://www.springerlink.com/content/f03qt2q4884766r1", "http://www.springerlink.com/index/f03qt2q4884766r1.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/fpl/fpl1998.html#PlatznerM98", "http://si2.epfl.ch/~demichel/publications/archive/1998/FPLp69-78.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 9, "Type": 1, "ID": 242715, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/288548.289051", "Keyword": [{"Name": "Behavioral Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3168}, {"Name": "Case Study", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4931}, {"Name": "Pointer Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31577}], "Author": [{"FirstName": "Luc", "MiddleName": "", "LastName": "S\u00e9m\u00e9ria", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1815459}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "k designers may model tied software-hardware systems using a subset of C or C++, we prtient SpC, a solution to synth=ize and optimize a C model with pointers. In hardware, a pointer is not ody the address of data in memory, but it may *O reference mtitiple variablw mapped to registers, ports or wire. Pointer anrdysis is used to fid", "Title": "SpC: synthesis of pointers in C: application of pointer analysis to the behavioral synthesis from C", "CitationCount": 36, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1998.html#SemeriaM98", "http://portal.acm.org/ft_gateway.cfm?id=289051&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=289051", "http://portal.acm.org/citation.cfm?id=288548.289051", "http://doi.acm.org/10.1145/288548.289051"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 21, "Type": 1, "ID": 604433, "Journal": null}, {"Conference": null, "DOI": "10.1109/TCAD.2003.816213", "Keyword": [{"Name": "Critical Path", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8498}, {"Name": "Data Flow", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9006}, {"Name": "Decomposition Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9238}, {"Name": "Design Reuse", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9610}, {"Name": "High Level Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18091}, {"Name": "Indexing Terms", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19482}, {"Name": "Multimedia Application", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 26538}, {"Name": "Symbolic Computation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41069}, {"Name": "Tree Height", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42893}], "Author": [{"FirstName": "Armita", "MiddleName": "", "LastName": "Peymandoust", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3219595}, {"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}], "Abstract": "The growing market of multimedia applications has required the development of complex application-specified inte- grated circuits with significant data-path portions. Unfortunately, most high-level synthesis tools and methods cannot automatically synthesize data paths such that complex arithmetic library blocks are intelligently used. Namely, most arithmetic-level optimizations are not supported and they are left to the designer's ingenuity. In this paper, we", "Title": "Application of symbolic computer algebra in high-level data-flow synthesis", "CitationCount": 35, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816213", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1225808", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01225808", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad22.html#PeymandoustM03", "http://si2.epfl.ch/%7Edemichel/publications/archive/2003/cadis1154.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2003, "ReferenceCount": 16, "Type": 1, "ID": 1423277, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}], "EndIdx": 99}, "Keyword": null, "Author": null, "Trend": null, "Journal": null, "Version": "1.1", "__type": "Response:http://research.microsoft.com", "Organization": null, "ResultCode": 0}}