# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do fpAdder_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/enasdFF.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enasdff
# -- Compiling architecture rtl of enasdff
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/srlatch.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity srLatch
# -- Compiling architecture rtl of srLatch
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitUpCounter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sevenBitUpCounter
# -- Compiling architecture rtl of sevenBitUpCounter
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sevenBitRegister
# -- Compiling architecture rtl of sevenBitRegister
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitDownCounter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sevenBitDownCounter
# -- Compiling architecture rtl of sevenBitDownCounter
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sevenBitComparator
# -- Compiling architecture rtl of sevenBitComparator
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sevenBitAdder
# -- Compiling architecture structural of sevenBitAdder
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBit2x1Mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sevenBit2x1Mux
# -- Compiling architecture struct of sevenBit2x1Mux
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/oneBitFullAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitFullAdder
# -- Compiling architecture struct of oneBitFullAdder
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/oneBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitComparator
# -- Compiling architecture rtl of oneBitComparator
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/nineBitShiftRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nineBitShiftRegister
# -- Compiling architecture rtl of nineBitShiftRegister
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/nineBitAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nineBitAdder
# -- Compiling architecture struct of nineBitAdder
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdderControl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fpAdderControl
# -- Compiling architecture rtl of fpAdderControl
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/enardFF_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitRegister
# -- Compiling architecture rtl of eightBitRegister
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitComplementer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitComplementer
# -- Compiling architecture rtl of eightBitComplementer
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitAdder
# -- Compiling architecture struct of eightBitAdder
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fpAdder
# -- Compiling architecture rtl of fpAdder
# 
vcom -reportprogress 300 -work work {X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fpAdder_tb
# -- Compiling architecture tb_arch of fpAdder_tb
vsim -voptargs=+acc work.fpadder_tb
# vsim -voptargs=+acc work.fpadder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fpadder_tb(tb_arch)
# Loading work.fpadder(rtl)
# Loading work.fpaddercontrol(rtl)
# Loading work.enasdff(rtl)
# Loading work.enardff_2(rtl)
# Loading work.sevenbitregister(rtl)
# Loading work.eightbitcomplementer(rtl)
# Loading work.eightbitadder(struct)
# Loading work.onebitfulladder(struct)
# Loading work.sevenbitdowncounter(rtl)
# Loading work.sevenbitadder(structural)
# Loading work.sevenbitcomparator(rtl)
# Loading work.onebitcomparator(rtl)
# Loading work.srlatch(rtl)
# Loading work.sevenbit2x1mux(struct)
# Loading work.sevenbitupcounter(rtl)
# Loading work.ninebitshiftregister(rtl)
# Loading work.ninebitadder(struct)
# Loading work.eightbitregister(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /fpadder_tb/dut/Overflow has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
add wave -position insertpoint sim:/fpadder_tb/*
run
# ** Error: Addition of 10.1 and 6.5 failed!
#    Time: 200 ns  Iteration: 0  Instance: /fpadder_tb
