# LCD(同步式設計)

```verilog
	module LCD(clk_sys, rst_n, rs, rw, en, data_in, lcd_on, BL, button);
	/*-----parameter-----*/
	parameter ins_function    = 3'd0;
	parameter ins_effect      = 3'd1;
	parameter ins_mode_setup  = 3'd2;
	parameter ins_clear       = 3'd3;
	parameter ins_up_row      = 3'd4;
	parameter ins_low_row     = 3'd5;
	parameter data_din        = 3'd6;
	parameter loop            = 3'd7;
	/*-----in/output-----*/
	input clk_sys, rst_n, button;
	output en, rs, rw, data_in, lcd_on, BL;
	reg rs;
	reg [7:0]data_in;
	assign rw = 1'b0, lcd_on = 1'b1, BL = 1'b1;
	/*-----variables-----*/
	wire[7:0]data_temp[39:0];
	reg [15:0]cnt_1khz;//~49999
	reg [25:0]cnt_1hz;//~49999999
	reg [5:0] index;//~39
	reg [2:0]fstate;
	reg tick_1khz, tick_1hz;
	wire rotate;// ------------------add to input------------------
	assign rotate = 1'b0;
	reg [7:0]A = 8'h41;
	reg tick_newdata;
	/*-----assign wire-----*/
	assign en = (rotate)?((&(fstate))?(tick_1hz):(tick_1khz)):((fstate<=data_din)?(tick_1khz):(1'b0));
	//assign clk_main = (&(fstate))?(clk_1hz):(clk_1khz);
	/*-----1khz counter-----*/
	always@(posedge clk_sys or negedge rst_n)begin
		if(!rst_n)cnt_1khz <= 16'd0;
		else begin
			if(cnt_1khz<16'd49999)cnt_1khz <= cnt_1khz + 16'd1;
			else                  cnt_1khz <= 16'd0;
		end
	end
	/*-----1hz counter-----*/
	always@(posedge clk_sys or negedge rst_n)begin
		if(!rst_n)cnt_1hz <= 26'd0;
		else begin
			if(cnt_1hz<26'd49999999)cnt_1hz <= cnt_1hz + 26'd1;
			else                    cnt_1hz <= 26'd0;
		end
	end
	/*-----make 1khz tick-----*/
	always@(posedge clk_sys or negedge rst_n)begin
		if(!rst_n)tick_1khz <= 1'b0;
		else begin
			if(cnt_1khz==16'd49998)tick_1khz <= 1'b1;
			else                   tick_1khz <= 1'b0;
		end
	end
	/*-----make 1hz tick-----*/
	always@(posedge clk_sys or negedge rst_n)begin
		if(!rst_n)tick_1hz <= 1'b0;
		else begin
			if(cnt_1hz==26'd49999998)tick_1hz <= 1'b1;
			else                     tick_1hz <= 1'b0;
		end
	end
	/*-----newdata tick-----*/
	always@(posedge clk_sys or negedge rst_n)begin
		if(!rst_n)tick_newdata <= 1'b0;
		else begin
			if(tick_1hz)tick_newdata <= 1'b1;
			else        tick_newdata <= 1'b0;
		end
	end
	/*-----A-----*/
	always@(posedge clk_sys or negedge rst_n)begin
		if(!rst_n)A <= 8'h42;
		else begin
			if(tick_1hz)A <= A + 8'h01;
			else        A <= A;
		end
	end
	/*-----lcd_data-----*/
	//always@(*)begin
		/*---(1~20)--*/
		assign data_temp[0] = A;
		assign data_temp[1] = 8'h42;
		assign data_temp[2] = 8'h43;
		assign data_temp[3] = 8'h44;
		assign data_temp[4] = 8'h45;
		assign data_temp[5] = 8'h46;
		assign data_temp[6] = 8'h47;
		assign data_temp[7] = 8'h48;
		assign data_temp[8] = 8'h49;
		assign data_temp[9] = 8'h4a;
		assign data_temp[10]= 8'h4b;
		assign data_temp[11]= 8'h4c;
		assign data_temp[12]= 8'h4d;
		assign data_temp[13]= 8'h4e;
		assign data_temp[14]= 8'h4f;
		assign data_temp[15]= A;//p 50
		assign data_temp[16]= 8'h51;
		assign data_temp[17]= 8'h52;
		assign data_temp[18]= 8'h53;
		assign data_temp[19]= 8'h54;//t
		/*---(21~40)--*/
		assign data_temp[20]= 8'h55;//u
		assign data_temp[21]= 8'h56;
		assign data_temp[22]= 8'h57;
		assign data_temp[23]= 8'h58;
		assign data_temp[24]= 8'h59;
		assign data_temp[25]= 8'h5a;
		assign data_temp[26]= 8'h61;
		assign data_temp[27]= 8'h62;
		assign data_temp[28]= 8'h63;
		assign data_temp[29]= 8'h64;
		assign data_temp[30]= 8'h65;
		assign data_temp[31]= 8'h66;
		assign data_temp[32]= 8'h67;
		assign data_temp[33]= 8'h68;
		assign data_temp[34]= 8'h69;
		assign data_temp[35]= 8'h6a;//j
		assign data_temp[36]= 8'h6b;
		assign data_temp[37]= 8'h6c;
		assign data_temp[38]= 8'h6d;
		assign data_temp[39]= 8'h6e;//n
	//end	
	/*------------------fstate-----------------*/
	/*-----state-----*/
	always@(posedge clk_sys or negedge rst_n)begin
		if(!rst_n)fstate <= ins_function;
		else begin
			case(fstate)
				ins_function:begin
					if(tick_1khz)fstate <= ins_effect;
					else         fstate <= ins_function;
				end 
				ins_effect:begin
					if(tick_1khz)fstate <= ins_mode_setup;
					else         fstate <= ins_effect;
				end	
				ins_mode_setup:begin
					if(tick_1khz)fstate <= ins_clear;
					else         fstate <= ins_mode_setup;
				end 
				ins_clear:begin
					if(tick_1khz)fstate <= ins_up_row;
					else         fstate <= ins_clear;
				end
				ins_up_row:begin
					if(tick_1khz)fstate <= data_din;
					else         fstate <= ins_up_row;
				end 
				data_din:begin
					if(index==6'd19&&tick_1khz)     fstate <= ins_low_row;
					else if(index==6'd39&&tick_1khz)fstate <= loop;
					else                            fstate <= data_din;
				end
				ins_low_row:begin
					if(tick_1khz)fstate <= data_din;
					else         fstate <= ins_low_row;
				end 
				loop:begin
					if(tick_newdata)fstate <= ins_up_row;
					else            fstate <= loop;
				end 
					
				default:fstate <= ins_function;
					
			endcase
		end
	end
	/*-----output-----*/
	always@(posedge clk_sys)begin
		if(tick_1khz)begin
			case(fstate)
				ins_function:begin
					rs      <= 1'b0;
					data_in <= 8'h38;
				end
					ins_effect:begin
					rs      <= 1'b0;
					data_in <= 8'h0c;
				end
				ins_mode_setup:begin
					rs      <= 1'b0;
					data_in <= 8'h06;
				end
				ins_clear:begin
					rs      <= 1'b0;
					data_in <= 8'h01;
				end
				ins_up_row:begin
					rs      <= 1'b0;
					data_in <= 8'h80;
				end
				data_din:begin
					rs      <= 1'b1;
					data_in <= data_temp[index];
					if(index==6'd39)index <= 6'd0;
					else            index <= index + 6'd1;
				end
				ins_low_row:begin
					rs      <= 1'b0;
					data_in <= 8'hc0;
				end
				loop:begin
					if(rotate)begin
						rs      <= 1'b0;
						data_in <= 8'h18;
					end
					else begin
						rs      <= rs;
						data_in <= data_in;
					end
				end
				default:begin
					rs      <= 1'b0;
					data_in <= 8'h01;
				end
			endcase
		end
		else begin
			rs      <= rs;
			data_in <= data_in;
		end
	end
	endmodule
```