<!doctype html>
<html lang="en">

<head>
	<meta charset="utf-8">
	<meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no">

	<title>reveal.js</title>

	<link rel="stylesheet" href="dist/reset.css">
	<link rel="stylesheet" href="dist/reveal.css">
	<link rel="stylesheet" href="dist/theme/black.css">

	<!-- Theme used for syntax highlighted code -->
	<link rel="stylesheet" href="plugin/highlight/monokai.css">
</head>

<body>
	<div class="reveal">
		<div class="slides">
			<section>
				<section>
					<h3>Basic Components of a Computer System</h3>
				</section>

				<section>
					<div style="margin-top: 60px; position: relative; width: 900px; height: 500px; margin: 0 auto;">

						<!-- CPU -->
						<div class="fragment fade-in"
							style="position: absolute; top: 40px; left: 100px; width: 150px; height: 70px; border: 2px solid #00bfff; background: rgba(0,191,255,0.2); display: flex; align-items: center; justify-content: center;">
							CPU
						</div>

						<!-- Memory -->
						<div class="fragment fade-in"
							style="position: absolute; top: 40px; right: 20px; width: 150px; height: 70px; border: 2px solid #ff9800; background: rgba(255,152,0,0.2); display: flex; align-items: center; justify-content: center;">
							Memory
						</div>

						<!-- I/O -->
						<div class="fragment fade-in"
							style="position: absolute; bottom: 00px; left: 370px; width: 160px; height: 70px; border: 2px solid #4caf50; background: rgba(76,175,80,0.2); display: flex; align-items: center; justify-content: center;">
							I/O
						</div>

						<!-- Interconnect (Bus System) -->
						<div class="fragment fade-in"
							style="position: absolute; top: 150px; left: 250px; width: 400px; height: 200px; border-radius: 50%; border: 2px solid #888; background: rgba(255,255,255,0.1); display: flex; align-items: center; justify-content: center;">
							<b>Interconnect</b><br><span style="font-size:0.8em;">(System Bus)</span>
						</div>

						<!-- Connecting Lines -->
						<svg class="fragment fade-in" width="900" height="500" style="position:absolute;top:0;left:0;">
							<!-- CPU to Interconnect -->
							<line x1="175" y1="75" x2="450" y2="250" stroke="white" stroke-width="2" />

							<!-- Memory to Interconnect -->
							<line x1="805" y1="75" x2="450" y2="250" stroke="white" stroke-width="2" />

							<!-- I/O to Interconnect -->
							<line x1="450" y1="465" x2="450" y2="250" stroke="white" stroke-width="2" />
						</svg>

					</div>

					<p class="fragment fade-up" style="margin-top: 50px; font-size: 0.9em;">
						A computer system consists of <b>CPU</b>, <b>Memory</b>, and <b>Input/Output</b> devices, all
						connected by an <b>Interconnect (System Bus)</b>.
					</p>
				</section>

				<!-- Explanation -->
				<section>
					<h3>Component Roles</h3>
					<ul>
						<li class="fragment fade-in"><b>CPU:</b> Executes instructions and controls operations.</li>
						<li class="fragment fade-in"><b>Memory:</b> Stores programs and data.</li>
						<li class="fragment fade-in"><b>Input/Output:</b> Communicates with external devices.</li>
						<li class="fragment fade-in"><b>Interconnect (Bus):</b> Transfers data and control signals
							between components.</li>
					</ul>
					<p class="fragment fade-up" style="color:#0dcaf0;margin-top:15px;">
						Together, these form the backbone of all computer operations.
					</p>
				</section>
			</section>

			<section>
				<section>
					<h3>Instruction Execution Cycle</h3>

					<div style="margin-top: 40px; position: relative; width: 900px; height: 180px; margin: 0 auto;">

						<!-- Timeline Arrow -->
						<div
							style="position: absolute; top: 110px; left: 0; width: 1020px; height: 2px; background: white;">
						</div>
						<div
							style="position: absolute; top: 104px; left: 1020px; width: 0; height: 0; border-top: 6px solid transparent; border-bottom: 6px solid transparent; border-left: 10px solid white;">
						</div>
						<div style="position: absolute; top: 125px; left: 500px; font-size: 0.9em;">time ‚Üí</div>

						<!-- Instruction Boxes (spaced properly) -->
						<div class="fragment"
							style="position: absolute; top: 30px; left: 0; width: 120px; height: 60px; border: 2px solid white; background: rgba(0,123,255,0.3); display: flex; align-items: center; justify-content: center;">
							Fetch</div>

						<div class="fragment"
							style="position: absolute; top: 30px; left: 140px; width: 140px; height: 60px; border: 2px solid white; background: rgba(255,165,0,0.3); display: flex; align-items: center; justify-content: center;">
							Decode</div>

						<div class="fragment"
							style="position: absolute; top: 30px; left: 300px; width: 150px; height: 60px; border: 2px solid white; background: rgba(50,205,50,0.3); display: flex; align-items: center; justify-content: center;">
							Execute</div>

						<div class="fragment"
							style="position: absolute; top: 30px; left: 470px; width: 120px; height: 60px; border: 2px solid white; background: rgba(0,123,255,0.3); display: flex; align-items: center; justify-content: center;">
							Fetch</div>

						<div class="fragment"
							style="position: absolute; top: 30px; left: 610px; width: 140px; height: 60px; border: 2px solid white; background: rgba(255,165,0,0.3); display: flex; align-items: center; justify-content: center;">
							Decode</div>

						<div class="fragment"
							style="position: absolute; top: 30px; left: 770px; width: 150px; height: 60px; border: 2px solid white; background: rgba(50,205,50,0.3); display: flex; align-items: center; justify-content: center;">
							Execute</div>

						<!-- Continuation Dots -->
						<div class="fragment fade-in"
							style="position: absolute; top: 10px; left: 950px; font-size: 2em;">
							...</div>
					</div>

					<p class="fragment fade-in" style="margin-top: 120px; font-size: 0.9em;">
						Each instruction passes through <b>Fetch ‚Üí Decode ‚Üí Execute</b> stages repeatedly.<br>
						This continuous process is known as the <b>Instruction Execution Cycle</b>.
					</p>
				</section>
				<!-- FETCH -->
				<section data-auto-animate>
					<h3>Fetch Phase</h3>
					<p class="fragment fade-in"><b>Goal:</b> Get the next instruction from memory</p>
					<ul style="font-size:0.95em;">
						<li class="fragment fade-in">Address placed on <b>Address Bus</b></li>
						<li class="fragment fade-in">Memory <b>Read</b> signal activated</li>
						<li class="fragment fade-in">Memory sends instruction via <b>Data Bus</b></li>
						<li class="fragment fade-in">CPU stores it in the <b>Instruction Register</b></li>
					</ul>
					<p class="fragment fade-up" style="color:#0dcaf0;">üïê Access Time ‚Üí Delay to fetch data</p>
				</section>

				<!-- DECODE -->
				<section data-auto-animate>
					<h3>Decode Phase</h3>
					<p class="fragment fade-in"><b>Goal:</b> Understand what to do</p>
					<ul style="font-size:0.95em;">
						<li class="fragment fade-in"><b>Control Unit</b> interprets the binary instruction</li>
						<li class="fragment fade-in">Extracts <b>Opcode</b> and <b>Operands</b></li>
						<li class="fragment fade-in">Prepares signals for the next step</li>
					</ul>
					<p class="fragment fade-up" style="color:#ffc107;">üîç Decode ‚Üí Identify operation + data</p>
				</section>

				<!-- EXECUTE -->
				<section data-auto-animate>
					<h3>Execute Phase</h3>
					<p class="fragment fade-in"><b>Goal:</b> Perform the operation</p>
					<ul style="font-size:0.95em;">
						<li class="fragment fade-in"><b>ALU</b> performs arithmetic or logic tasks</li>
						<li class="fragment fade-in"><b>Control Circuits</b> manage timing and signals</li>
						<li class="fragment fade-in">Result ‚Üí stored in <b>Register</b> or <b>Memory</b></li>
					</ul>
					<p class="fragment fade-up" style="color:#28a745;">‚öôÔ∏è Execute ‚Üí Action happens!</p>
				</section>

				<!-- CACHE -->
				<section data-auto-animate>
					<h3>Cache Memory</h3>
					<ul style="font-size:0.95em;">
						<li class="fragment fade-in"><b>Cache</b> = high-speed memory close to CPU</li>
						<li class="fragment fade-in">Stores recently used <b>instructions</b> & <b>data</b></li>
						<li class="fragment fade-in">Reduces access delay from main memory</li>
						<li class="fragment fade-in">Boosts <b>CPU performance</b></li>
					</ul>
					<p class="fragment fade-up" style="color:#20c997;">‚ö° Faster fetch ‚Üí faster execution</p>
				</section>

				<!-- SUMMARY -->
				<section>
					<h3>Cycle Recap</h3>
					<div style="display:flex; justify-content:center; align-items:center; gap:20px;">
						<div class="fragment fade-in"
							style="padding:15px 25px; border:2px solid #007bff; background:rgba(0,123,255,0.3); border-radius:10px;">
							Fetch</div>
						<div class="fragment fade-in"
							style="padding:15px 25px; border:2px solid #ffa500; background:rgba(255,165,0,0.3); border-radius:10px;">
							Decode</div>
						<div class="fragment fade-in"
							style="padding:15px 25px; border:2px solid #28a745; background:rgba(40,167,69,0.3); border-radius:10px;">
							Execute</div>
						<div class="fragment fade-in" style="font-size:2em;">‚Üí ...</div>
					</div>
					<p class="fragment fade-up" style="margin-top:30px; font-size:0.9em;">
						<b>Instruction Cycle:</b> Repeats endlessly ‚Äî Fetch, Decode, Execute.<br>
						<b>Cache</b> keeps it all running fast ‚ö°
					</p>
				</section>
			</section>
			<section>
				<!-- Introduction to Address Machines -->
				<section>
					<h3>Address Machines</h3>
					<p class="fragment fade-in" style="font-size:0.9em;">
						Computer architectures use different instruction formats based on the number of operands, known
						as <b>address machines</b>.
					</p>
					<ul style="font-size:0.95em;">
						<li class="fragment fade-in">Classified as 3-address, 2-address, 1-address, or 0-address
							machines.</li>
						<li class="fragment fade-in">Each type affects how instructions are written and executed in a
							CPU (e.g., Pentium).</li>
						<li class="fragment fade-in">We‚Äôll evaluate the expression <code>A * B - C + D/E + F</code> for
							each type.</li>
					</ul>
					<p class="fragment fade-up" style="color:#0dcaf0;margin-top:15px;">
						üõ†Ô∏è Understanding address machines helps in compiler design and assembly programming.
					</p>
				</section>

				<!-- 3-Address Machine Overview -->
				<section>
					<h3>3-Address Machine</h3>
					<p class="fragment fade-in" style="font-size:0.9em;">
						<b>Architecture Overview:</b> Instructions have three operands:
						<code>OP Dest, Src1, Src2</code>.
						Result is stored in a separate register.
					</p>
					<ul style="font-size:0.85em;">
						<li class="fragment fade-in">Common in RISC architectures (e.g., MIPS, emulated in Pentium).
						</li>
						<li class="fragment fade-in">Uses registers (e.g., EAX, EBX) for fast computation.</li>
						<li class="fragment fade-in">Memory variables (e.g., A, B) are loaded into registers first.</li>
					</ul>
				</section>

				<!-- 3-Address Machine Example -->
				<section data-auto-animate>
					<h3>3-Address Machine Example</h3>
					<pre class="fragment fade-in" style="font-size:0.7em;"><code class="language-asm">
MOV T1, A
MOV T2, B
MUL T3, T1, T2
MOV T1, C
SUB T2, T3, T1
MOV T3, D
MOV T1, E
DIV T4, T3, T1
ADD T3, T2, T4
MOV T1, F
ADD T2, T3, T1
    </code></pre>
					<p class="fragment fade-up" style="color:#007bff;">‚öôÔ∏è Result in T2. Uses 4 registers, explicit
						operands.</p>
				</section>

				<section>
					<h3>3-Address Machine Example</h3>
					<pre class="fragment fade-in" style="font-size:0.7em;"><code class="language-asm">
lw $t0, A    # Load A from memory into $t0
lw $t1, B    # Load B from memory into $t1
mul $t2, $t0, $t1  # Multiply $t0 and $t1, store result in $t2 (A * B)
lw $t0, C    # Load C from memory into $t0
sub $t3, $t2, $t0  # Subtract $t0 from $t2, store result in $t3 (A * B - C)
lw $t0, D    # Load D from memory into $t0
lw $t1, E    # Load E from memory into $t1
div $t4, $t0, $t1  # Divide $t0 by $t1, store quotient in $t4 (D / E)
add $t3, $t3, $t4  # Add $t4 to $t3, store result in $t3 (A * B - C + D/E)
lw $t0, F    # Load F from memory into $t0
add $t2, $t3, $t0  # Add $t0 to $t3, store result in $t2 (A * B - C + D/E + F)
sw $t2, result    # Store final result in memory location 'result'
</code></pre>
				</section>

				<!-- 2-Address Machine Overview -->
				<section>
					<h3>2-Address Machine</h3>
					<p class="fragment fade-in" style="font-size:0.9em;">
						<b>Architecture Overview:</b> Instructions have two operands: <code>OP Dest, Src</code>. Result
						overwrites the destination operand.
					</p>
					<ul style="font-size:0.85em;">
						<li class="fragment fade-in">Common in CISC architectures like Pentium (e.g., x86 MOV, ADD).
						</li>
						<li class="fragment fade-in">Requires initial load (MOV) to set up operands.</li>
						<li class="fragment fade-in">Fewer registers needed, but more instructions.</li>
					</ul>
				</section>

				<!-- 2-Address Machine Example -->
				<section data-auto-animate>
					<h3>2-Address Machine Example</h3>
					<pre class="fragment fade-in" style="font-size:0.7em;"><code class="language-asm">
MOV T1, A
MUL T1, B
SUB T1, C
MOV T2, D
DIV T2, E
ADD T1, T2
ADD T1, F
    </code></pre>
					<p class="fragment fade-up" style="color:#ffa500;">‚öôÔ∏è Result in T1. Reuses registers, overwrites
						operands.</p>
				</section>

				<!-- 1-Address Machine Overview -->
				<section>
					<h3>1-Address Machine</h3>
					<p class="fragment fade-in" style="font-size:0.9em;">
						<b>Architecture Overview:</b> Uses a single accumulator for operations: <code>OP Src</code>.
						Accumulator holds one operand and result.
					</p>
					<ul style="font-size:0.85em;">
						<li class="fragment fade-in">Seen in early computers, emulated in Pentium via EAX.</li>
						<li class="fragment fade-in">Operations like LOAD, STORE manage accumulator.</li>
						<li class="fragment fade-in">Simplifies hardware but increases instructions.</li>
					</ul>
				</section>

				<!-- 1-Address Machine Example -->
				<section data-auto-animate>
					<h3>1-Address Machine Example</h3>
					<pre class="fragment fade-in" style="font-size:0.7em;"><code class="language-asm">
LOAD A
MUL B
SUB C
STORE T1
LOAD D
DIV E
ADD T1
ADD F
STORE T2
    </code></pre>
					<p class="fragment fade-up" style="color:#28a745;">‚öôÔ∏è Result in T2. Accumulator-centric, minimal
						registers.</p>
				</section>

				<!-- 0-Address Machine Overview -->
				<section>
					<h3>0-Address Machine</h3>
					<p class="fragment fade-in" style="font-size:0.9em;">
						<b>Architecture Overview:</b> Stack-based, operations use top stack elements: <code>OP</code>.
						No explicit operands in instructions.
					</p>
					<ul style="font-size:0.85em;">
						<li class="fragment fade-in">Used in stack machines (e.g., Java VM, some FPU in Pentium).</li>
						<li class="fragment fade-in">PUSH loads data, POP stores results.</li>
						<li class="fragment fade-in">Operations pop operands, push results.</li>
					</ul>
				</section>

				<!-- 0-Address Machine Example -->
				<section data-auto-animate>
					<h3>0-Address Machine Example</h3>
					<pre class="fragment fade-in" style="font-size:0.7em;"><code class="language-asm">
PUSH A
PUSH B
MUL
PUSH C
SUB
PUSH D
PUSH E
DIV
ADD
PUSH F
ADD
POP T1
    </code></pre>
					<p class="fragment fade-up" style="color:#20c997;">‚öôÔ∏è Result in T1. Stack-based, no explicit
						operands.</p>
				</section>

				<!-- Summary -->
				<section>
					<h3>Address Machines Summary</h3>
					<div style="display:flex; justify-content:center; align-items:center; gap:20px; flex-wrap:wrap;">
						<div class="fragment fade-in"
							style="padding:10px 20px; border:2px solid #007bff; background:rgba(0,123,255,0.3); border-radius:10px;">
							3-Address: Explicit operands
						</div>
						<div class="fragment fade-in"
							style="padding:10px 20px; border:2px solid #ffa500; background:rgba(255,165,0,0.3); border-radius:10px;">
							2-Address: Overwrite operand
						</div>
						<div class="fragment fade-in"
							style="padding:10px 20px; border:2px solid #28a745; background:rgba(40,167,69,0.3); border-radius:10px;">
							1-Address: Accumulator
						</div>
						<div class="fragment fade-in"
							style="padding:10px 20px; border:2px solid #20c997; background:rgba(32,201,151,0.3); border-radius:10px;">
							0-Address: Stack-based
						</div>
					</div>
					<p class="fragment fade-up" style="margin-top:30px; font-size:0.9em;">
						Each machine type balances <b>instruction complexity</b> and <b>hardware simplicity</b>.<br>
						Pentium uses a mix, primarily 2-address with 3-address emulation.
					</p>
				</section>
			</section>

			<section>
				<section>
					<h2>Pentium Processor</h2>
					<p>The Intel Pentium is a fifth-generation x86 microprocessor architecture introduced in 1993.</p>
				</section>

				<section>
					<h3>Why Study the Pentium Processor?</h3>
					<ul>
						<li class="fragment">Introduced <strong>superscalar architecture</strong> ‚Äî two instructions per
							clock</li>
						<li class="fragment">Illustrates key concepts like <em>pipelining</em>, <em>branch
								prediction</em>, and <em>caching</em></li>
					</ul>
				</section>

				<section>
					<h3>Superscalar Processor (Pentium)</h3>

					<p class="fragment fade-in">
						A <strong>superscalar processor</strong> can perform <strong>more than one instruction</strong>
						in the same clock cycle.
					</p>

					<div class="fragment fade-in">
						<table style="margin:auto; border-collapse:collapse; border:2px solid #ccc;">
							<tr>
								<th style="padding:8px; border:2px solid #ccc;">Processor Type</th>
								<th style="padding:8px; border:2px solid #ccc;">Instructions per Clock</th>
							</tr>
							<tr>
								<td style="padding:8px; border:2px solid #ccc;">Scalar (e.g., 80486)</td>
								<td style="padding:8px; border:2px solid #ccc;">1 instruction</td>
							</tr>
							<tr>
								<td style="padding:8px; border:2px solid #ccc;">Superscalar (e.g., Pentium)</td>
								<td style="padding:8px; border:2px solid #ccc;">2 or more instructions</td>
							</tr>
						</table>

					</div>

					<p class="fragment fade-in">
						Pentium uses two pipelines ‚Äî <strong>U-pipe</strong> and <strong>V-pipe</strong> ‚Äî
						so it can execute <em>two independent instructions</em> in parallel.
					</p>

					<pre class="fragment"><code class="language-asm" data-trim>
; Example
MOV EAX, [A]    ; U-pipe
ADD EBX, [B]    ; V-pipe
  </code></pre>
				</section>

				<section>
					<h3>Superscalar Pipeline Flow</h3>
					<p class="fragment fade-in">Two pipelines (U-pipe & V-pipe) execute independent instructions in
						parallel.</p>

					<div style="display:flex; gap:30px; margin-top:20px;" class="fragment fade-in">

						<!-- Left: Code -->
						<div style="flex:1;">
							<pre style="font-family: monospace; font-size:16px;"><code>
1. MOV EAX, [A]
2. ADD EBX, [B]
3. SUB ECX, EDX
4. MUL EAX, ECX
5. MOV ESI, [X]
6. ADD EDI, [Y]
      </code></pre>
						</div>

						<!-- Right: Pipeline Flow -->
						<div style="flex:1; font-family: monospace;">
							<div
								style="display:grid; grid-template-columns: repeat(7, 80px); text-align:center; gap:5px;">
								<!-- Header -->
								<div style="font-weight:bold;">Clk</div>
								<div style="font-weight:bold;">1</div>
								<div style="font-weight:bold;">2</div>
								<div style="font-weight:bold;">3</div>
								<div style="font-weight:bold;">4</div>
								<div style="font-weight:bold;">5</div>
								<div style="font-weight:bold;">6</div>

								<!-- U-pipe -->
								<div style="font-weight:bold;">U</div>
								<div style="background:#00BFFF; color:white; padding:5px; border-radius:3px;">MOV</div>
								<div style="background:#00BFFF; color:white; padding:5px; border-radius:3px;">SUB</div>
								<div style="background:#00BFFF; color:white; padding:5px; border-radius:3px;">MOV</div>
								<div></div>
								<div></div>
								<div></div>

								<!-- V-pipe -->
								<div style="font-weight:bold;">V</div>
								<div style="background:#FF69B4; color:white; padding:5px; border-radius:3px;">ADD</div>
								<div></div>
								<div style="background:#FF69B4; color:white; padding:5px; border-radius:3px;">MUL</div>
								<div style="background:#FF69B4; color:white; padding:5px; border-radius:3px;">ADD</div>
								<div></div>
								<div></div>
							</div>
						</div>


					</div>

					<p class="fragment fade-in" style="margin-top:10px;">
						‚úÖ Two instructions per cycle in parallel (U + V).
						‚ö†Ô∏è Dependent instructions must wait for previous results.
					</p>
				</section>
			</section>
			<section>
				<section>
					<h2>Pentium / Pentium Pro Processor</h2>
					<p>The Pentium and Pentium Pro processor has three operating modes:</p>
				</section>

				<!-- Slide 2: Real-Address Mode -->
				<section>
					<h2>Real-Address Mode</h2>
					<ul>
						<li>Processor addresses "real" memory addresses (20-bit address, up to 1MB memory)</li>
						<li>Also called "unprotected mode" because OS and applications run in the same mode</li>
						<li>Processor starts in this mode on power-up or reset</li>
					</ul>
				</section>

				<!-- Slide 3: Protected Mode -->
				<section>
					<h2>Protected Mode</h2>
					<ul>
						<li>Preferred mode for modern operating systems</li>
						<li>Supports virtual memory addressing</li>
						<li>Allows multiple programming environments and protections</li>
					</ul>
				</section>

				<!-- Slide 4: System Management Mode -->
				<section>
					<h2>System Management Mode (SMM)</h2>
					<ul>
						<li>Designed for fast state snapshot and resumption</li>
						<li>Useful for power management</li>
					</ul>
				</section>
			</section>


			<section>
				<section>
					<h2>What is a Register?</h2>
					<ul style="font-size:1.2em; line-height:1.8;">
						<li>Small, fast storage inside the CPU</li>
						<li>Holds data, instructions, addresses, or intermediate results</li>
						<li>Much faster than RAM</li>
					</ul>
				</section>
				<section>
					<h3>Pentium Register Set</h3>
					<p>
						There are three types of registers: general-purpose data registers, segment registers,
						and status/control registers.
					</p>
				</section>

				<section>
					<h3>Pentium Register Set</h3>

					<div style="
      display:flex;
      justify-content:center;
      align-items:flex-start;
      gap:25px;
      margin-top:15px;
      flex-wrap:wrap;
      font-family:monospace;
      max-width:900px;
      margin-left:auto;
      margin-right:auto;
    ">

						<!-- General-purpose registers -->
						<div style="width:230px; text-align:center;">
							<h4 style="margin-bottom:4px;">General-purpose registers</h4>
							<div
								style="display:flex; justify-content:space-between; font-size:13px; margin-bottom:3px;">
								<span>31</span><span>0</span>
							</div>
							<div style="border:1.2px solid #000; border-radius:4px; overflow:hidden; font-size:15px;">
								<div style="border-bottom:1px solid #000; padding:3px;">EAX</div>
								<div style="border-bottom:1px solid #000; padding:3px;">EBX</div>
								<div style="border-bottom:1px solid #000; padding:3px;">ECX</div>
								<div style="border-bottom:1px solid #000; padding:3px;">EDX</div>
								<div style="border-bottom:1px solid #000; padding:3px;">ESI</div>
								<div style="border-bottom:1px solid #000; padding:3px;">EDI</div>
								<div style="border-bottom:1px solid #000; padding:3px;">EBP</div>
								<div style="padding:3px;">ESP</div>
							</div>
						</div>

						<!-- Segment registers -->
						<div style="width:200px; text-align:center;">
							<h4 style="margin-bottom:4px;">Segment registers</h4>
							<div
								style="display:flex; justify-content:space-between; font-size:13px; margin-bottom:3px;">
								<span>15</span><span>0</span>
							</div>
							<div style="border:1.2px solid #000; border-radius:4px; overflow:hidden; font-size:15px;">
								<div style="border-bottom:1px solid #000; padding:3px;">CS</div>
								<div style="border-bottom:1px solid #000; padding:3px;">DS</div>
								<div style="border-bottom:1px solid #000; padding:3px;">SS</div>
								<div style="border-bottom:1px solid #000; padding:3px;">ES</div>
								<div style="border-bottom:1px solid #000; padding:3px;">FS</div>
								<div style="padding:3px;">GS</div>
							</div>
						</div>

						<!-- Status and control registers -->
						<div style="width:220px; text-align:center;">
							<h4 style="margin-bottom:4px;">Status and control registers</h4>
							<div
								style="display:flex; justify-content:space-between; font-size:13px; margin-bottom:3px;">
								<span>31</span><span>0</span>
							</div>
							<div style="border:1.2px solid #000; border-radius:4px; overflow:hidden; font-size:15px;">
								<div style="border-bottom:1px solid #000; padding:3px;">EFLAGS</div>
								<div style="padding:3px;">EIP</div>
							</div>
						</div>
					</div>

					<p class="fragment fade-in" style="margin-top:18px; text-align:center;">
						These registers enable efficient data handling and instruction execution
						in the Pentium‚Äôs dual pipelines.
					</p>
				</section>






				<section>
					<h3>Understanding Pentium Registers</h3>
					<ul>
						<li class="fragment">General-purpose (EAX, EBX, ECX, EDX, ESI, EDI, EBP, ESP): Handle data and
							addresses; EAX for results, ESP/EBP for stack management in pipelines.</li>
						<li class="fragment">Segment (CS, DS, SS, ES, FS, GS): Define memory segments for protected
							mode, supporting parallel memory access.</li>
						<li class="fragment">Status/Control (EFLAGS, EIP): EFLAGS tracks operation status; EIP points to
							the next instruction, critical for pipeline flow.</li>
					</ul>
					<p class="fragment fade-in">Why different? Specialized registers optimize the Pentium‚Äôs superscalar
						design, reducing dependencies and enhancing parallel execution efficiency.</p>
				</section>

				<!-- Slide 1: General-purpose registers -->
				<section>
					<h3>General-Purpose Registers (31‚Äì0)</h3>

					<div style="
      display:flex;
      flex-direction:column;
      align-items:center;
      justify-content:center;
      font-family:monospace;
      margin-top:20px;
    ">
						<div
							style="border:1.5px solid #000; border-radius:4px; overflow:hidden; font-size:18px; width:260px; text-align:center;">
							<div style="border-bottom:1px solid #000; padding:6px;">EAX</div>
							<div style="border-bottom:1px solid #000; padding:6px;">EBX</div>
							<div style="border-bottom:1px solid #000; padding:6px;">ECX</div>
							<div style="border-bottom:1px solid #000; padding:6px;">EDX</div>
							<div style="border-bottom:1px solid #000; padding:6px;">ESI</div>
							<div style="border-bottom:1px solid #000; padding:6px;">EDI</div>
							<div style="border-bottom:1px solid #000; padding:6px;">EBP</div>
							<div style="padding:6px;">ESP</div>
						</div>
						<p class="fragment fade-in" style="margin-top:20px; text-align:center; font-size:18px;">
							These are 32-bit data registers used for arithmetic, logic, and data transfer operations.
						</p>
					</div>
				</section>

				<section>
					<h3>Example: General-Purpose Register Usage</h3>

					<div style="
      display:flex;
      justify-content:center;
      align-items:flex-start;
      gap:40px;
      margin-top:25px;
      flex-wrap:wrap;
      font-family:monospace;
    ">

						<!-- Left: Assembly Code -->
						<div style="flex:1; min-width:320px; max-width:400px;">
							<pre style="
          font-family:monospace;
          font-size:18px;
          border:1.5px solid #000;
          border-radius:6px;
          padding:12px;
          line-height:1.5em;
          background:transparent;
        "><code>
; Arithmetic operations
MOV  EAX, 10      ; Load 10 into EAX
MOV  EBX, 20      ; Load 20 into EBX
ADD  EAX, EBX     ; EAX = EAX + EBX ‚Üí 30
MOV  ECX, EAX     ; Copy result to ECX
SUB  ECX, 5       ; ECX = ECX - 5 ‚Üí 25
        </code></pre>
						</div>

						<!-- Right: Explanation -->
						<div style="flex:1; min-width:300px; max-width:380px; font-size:18px;">
							<ul style="list-style-type:none; padding-left:0;">
								<li><b>EAX</b> ‚Äì Accumulator for arithmetic results</li>
								<li><b>EBX</b> ‚Äì Holds second operand (20)</li>
								<li><b>ECX</b> ‚Äì Used here to hold the final result (25)</li>
								<li><b>EDX</b> ‚Äì Often used in multiplication/division (not used here)</li>
							</ul>
							<p class="fragment fade-in" style="margin-top:10px;">
								These 32-bit registers allow arithmetic, data movement, and loop control efficiently in
								Pentium processors.
							</p>
						</div>

					</div>
				</section>



				<!-- Slide 2: Segment registers -->
				<section>
					<h3>Segment Registers (15‚Äì0)</h3>

					<div style="
      display:flex;
      flex-direction:column;
      align-items:center;
      justify-content:center;
      font-family:monospace;
      margin-top:20px;
    ">
						<div
							style="border:1.5px solid #000; border-radius:4px; overflow:hidden; font-size:18px; width:220px; text-align:center;">
							<div style="border-bottom:1px solid #000; padding:6px;">CS</div>
							<div style="border-bottom:1px solid #000; padding:6px;">DS</div>
							<div style="border-bottom:1px solid #000; padding:6px;">SS</div>
							<div style="border-bottom:1px solid #000; padding:6px;">ES</div>
							<div style="border-bottom:1px solid #000; padding:6px;">FS</div>
							<div style="padding:6px;">GS</div>
						</div>
						<p class="fragment fade-in" style="margin-top:20px; text-align:center; font-size:18px;">
							These define segments in memory for code, data, and stack addressing in real and protected
							modes.
						</p>
					</div>
				</section>

				<section>
					<h3>Pentium Memory Segmentation</h3>

					<p style="text-align:center; font-size:18px;">
						The Pentium processor divides memory into logical segments to efficiently manage code,
						data, and stack in protected mode.
					</p>

					<div style="
      display:grid;
      grid-template-columns: repeat(auto-fit, minmax(260px, 1fr));
      gap:20px;
      margin-top:25px;
      font-size:17px;
      text-align:center;
    ">

						<div style="border:1.5px solid #000; border-radius:8px; padding:10px;">
							<b>Code Segment</b><br>
							Contains executable instructions. The processor fetches instructions from this segment
							using the <b>CS</b> register.
						</div>

						<div style="border:1.5px solid #000; border-radius:8px; padding:10px;">
							<b>Data Segment</b><br>
							Holds global and static variables used by programs. Accessed through <b>DS</b>.
						</div>

						<div style="border:1.5px solid #000; border-radius:8px; padding:10px;">
							<b>Stack Segment</b><br>
							Stores function parameters, local variables, and return addresses. Managed via <b>SS</b>.
						</div>

						<div style="border:1.5px solid #000; border-radius:8px; padding:10px;">
							<b>Extra Segment(s)</b><br>
							Additional data areas (e.g., <b>ES, FS, GS</b>) used for string, thread, or system-level
							operations.
						</div>

						<div style="border:1.5px solid #000; border-radius:8px; padding:10px;">
							<b>System Segments</b><br>
							Contain system-level structures such as the <b>Global Descriptor Table (GDT)</b>
							and <b>Local Descriptor Table (LDT)</b>.
						</div>

					</div>

					<p class="fragment fade-in" style="margin-top:20px; text-align:center; font-size:18px;">
						Each segment has a descriptor defining its base address, size, and access rights,
						allowing isolation and protection in Pentium‚Äôs protected mode.
					</p>
				</section>



				<!-- Slide 3: Status and control registers -->
				<section>
					<h3>Status and Control Registers</h3>

					<div style="
      display:flex;
      flex-direction:column;
      align-items:center;
      justify-content:center;
      font-family:monospace;
      margin-top:20px;
    ">
						<div
							style="border:1.5px solid #000; border-radius:4px; overflow:hidden; font-size:18px; width:240px; text-align:center;">
							<div style="border-bottom:1px solid #000; padding:6px;">EFLAGS</div>
							<div style="padding:6px;">EIP</div>
						</div>
						<p class="fragment fade-in" style="margin-top:20px; text-align:center; font-size:18px;">
							<b>EIP</b> holds the next instruction address, while <b>EFLAGS</b> stores condition and
							control bits for the processor.
						</p>
					</div>
				</section>


				<!-- Slide 1: Introduction -->
				<section>
					<h3>Pentium Segment Registers</h3>
					<p>Segment registers in Pentium are used to access different memory segments: CS, DS, SS, ES, FS,
						GS.</p>
				</section>

				<!-- Slide 2: Data Segment (DS) -->
				<section>
					<h3>Data Segment (DS)</h3>
					<div style="display:flex; justify-content:space-between;">
						<pre style="margin:0;">
MOV AX, 0x1000   ; Load segment value
MOV DS, AX       ; Set DS register
MOV AX, [VAR1]   ; Access variable in DS segment
    </pre>
						<pre style="margin:0;">
; DS points to data segment
; Allows access to variables like VAR1
; Essential for memory operations
    </pre>
					</div>
				</section>

				<!-- Slide 3: Extra Segment (ES) -->
				<section>
					<h3>Extra Segment (ES)</h3>
					<div style="display:flex; justify-content:space-between;">
						<pre style="margin:0;">
MOV AX, 0x2000
MOV ES, AX       ; Set ES register
MOV [ES:VAR2], AX ; Store AX into ES segment variable
    </pre>
						<pre style="margin:0;">
; ES is often used for string operations
; Example: MOVS, STOS instructions
; Allows memory access in another segment
    </pre>
					</div>
				</section>

				<!-- Slide 4: Stack Segment (SS) -->
				<section>
					<h3>Stack Segment (SS)</h3>
					<div style="display:flex; justify-content:space-between;">
						<pre style="margin:0;">
MOV AX, 0x3000
MOV SS, AX       ; Set stack segment
MOV SP, 0xFFFE   ; Initialize stack pointer
PUSH AX
POP BX
    </pre>
						<pre style="margin:0;">
; SS defines stack memory
; SP points to top of stack
; Push/Pop automatically use SS
    </pre>
					</div>
				</section>

				<!-- Slide 5: Code Segment (CS) -->
				<section>
					<h3>Code Segment (CS)</h3>
					<div style="display:flex; justify-content:space-between;">
						<pre style="margin:0;">
MOV AX, 0x4000
MOV CS, AX       ; Set code segment (restricted in real mode)
CALL PROC1       ; Jump to code in new segment
    </pre>
						<pre style="margin:0;">
; CS points to code segment
; Normally set at program start
; Used for instruction fetch
    </pre>
					</div>
				</section>

				<!-- Slide 6: FS and GS -->
				<section>
					<h3>FS & GS Registers</h3>
					<div style="display:flex; justify-content:space-between;">
						<pre style="margin:0;">
MOV AX, 0x5000
MOV FS, AX       ; User-defined segment
MOV AX, 0x6000
MOV GS, AX       ; Another user-defined segment
    </pre>
						<pre style="margin:0;">
; FS and GS can store thread-local or special data
; Useful in modern OS for segment-based addressing
    </pre>
					</div>
				</section>


			</section>





		</div>
	</div>



	<script src="dist/reveal.js"></script>
	<script src="plugin/notes/notes.js"></script>
	<script src="plugin/markdown/markdown.js"></script>
	<script src="plugin/highlight/highlight.js"></script>
	<script>
		Reveal.initialize({
			hash: true,
			plugins: [RevealMarkdown, RevealHighlight, RevealNotes]
		});
		// Custom script to show interconnect circle with fragment
		Reveal.addEventListener('fragmentshown', function (event) {
			if (event.fragment.classList.contains('interconnect')) {
				event.fragment.style.display = 'block';
			}
		});
	</script>
</body>

</html>