<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>PMIIDR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMIIDR, Performance Monitors Implementation Identification Register</h1><p>The PMIIDR characteristics are:</p><h2>Purpose</h2>
        <p>Provides discovery information about the Performance Monitor component.</p>
      <h2>Configuration</h2><p>This register is present only when (FEAT_PMUv3_EXT32 is implemented and an implementation implements PMIIDR) or FEAT_PMUv3_EXT64 is implemented. Otherwise, direct accesses to PMIIDR are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
        <p>PMIIDR is a:</p>

      
        <ul>
<li>64-bit register when FEAT_PMUv3_EXT64 is implemented
</li><li>32-bit register otherwise
</li></ul>
      <p>This  register is part of the <a href="pmu.html">PMU</a> block.</p><h2>Field descriptions</h2><h3>When FEAT_PMUv3_EXT64 is implemented:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_32">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="12"><a href="#fieldset_0-31_20">ProductID</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">Variant</a></td><td class="lr" colspan="4"><a href="#fieldset_0-15_12">Revision</a></td><td class="lr" colspan="4"><a href="#fieldset_0-11_8">Implementer[10:7]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_7">RES0</a></td><td class="lr" colspan="7"><a href="#fieldset_0-6_0">Implementer[6:0]</a></td></tr></tbody></table><h4 id="fieldset_0-63_32">Bits [63:32]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-31_20">ProductID, bits [31:20]</h4><div class="field"><p>Part number, bits [11:0]. The part number is selected by the designer of the component.</p>
<p>Matches the PMU.PMPIDR1.PART_1, PMU.PMPIDR0.PART_0 fields if present.</p>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-19_16">Variant, bits [19:16]</h4><div class="field"><p>Component major revision.</p>
<p>Defines either a variant of the component defined by PMIIDR.ProductID, or the major revision of the component.</p>
<p>When defining a major revision, PMIIDR.Variant and PMIIDR.Revision together form the revision number of the component, with this field being the most significant part.</p>
<p>When a component is changed, PMIIDR.Variant or PMIIDR.Revision is increased to ensure that software can differentiate between different revisions of the component. If this field is increased, PMIIDR.Revision should be set to <span class="binarynumber">0b0000</span>.</p>
<p>Matches the PMU.PMPIDR2.REVISION field, if present.</p>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_12">Revision, bits [15:12]</h4><div class="field"><p>Component minor revision.</p>
<p>PMIIDR.Variant and PMIIDR.Revision together form the revision number of the component, with this field being the least significant part.</p>
<p>When a component is changed, PMIIDR.Variant or PMIIDR.Revision is increased to ensure that software can differentiate between different revisions of the component. If PMIIDR.Variant field is increased, this field should be set to <span class="binarynumber">0b0000</span>, otherwise the value in this field should be increased.</p>
<p>Matches the PMU.PMPIDR3.REVAND field, if present.</p>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-11_8">Implementer, bits [11:8, 6:0]</h4><div class="field"><p>JEDEC-assigned JEP106 identifcation code of the designer of the component.</p>
<p>Bits [11:8] are the JEP106 bank identifier minus 1 and bits [6:0] are the JEP106 identification code for the designer of the component.</p>
<div class="note"><span class="note-header">Note</span><p>For Arm Limited, the JEP106 bank is 5 and the JEP106 identification code is <span class="hexnumber">0x3B</span>, meaning PMIIDR[11:0] has the value <span class="hexnumber">0x43B</span>.</p></div><p>Bits [11:8] match the PMU.PMPIDR4.DES_2 field, if present.</p>
<p>Bits[6:0] match the {PMPIDR2.DES1, PMPIDR1.DES_0} fields if present.</p><p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
<p>The Implementer field is split as follows:</p>
<ul>
<li>Implementer[10:7] is PMIIDR[11:8].
</li><li>Implementer[6:0] is PMIIDR[6:0].
</li></ul><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-7_7">Bit [7]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h3>Otherwise:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="12"><a href="#fieldset_1-31_20">ProductID</a></td><td class="lr" colspan="4"><a href="#fieldset_1-19_16">Variant</a></td><td class="lr" colspan="4"><a href="#fieldset_1-15_12">Revision</a></td><td class="lr" colspan="4"><a href="#fieldset_1-11_8">Implementer[10:7]</a></td><td class="lr" colspan="1"><a href="#fieldset_1-7_7">RES0</a></td><td class="lr" colspan="7"><a href="#fieldset_1-6_0">Implementer[6:0]</a></td></tr></tbody></table><h4 id="fieldset_1-31_20">ProductID, bits [31:20]</h4><div class="field"><p>Part number, bits [11:0]. The part number is selected by the designer of the component.</p>
<p>Matches the PMU.PMPIDR1.PART_1, PMU.PMPIDR0.PART_0 fields if present.</p>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_1-19_16">Variant, bits [19:16]</h4><div class="field"><p>Component major revision.</p>
<p>Defines either a variant of the component defined by PMIIDR.ProductID, or the major revision of the component.</p>
<p>When defining a major revision, PMIIDR.Variant and PMIIDR.Revision together form the revision number of the component, with this field being the most significant part.</p>
<p>When a component is changed, PMIIDR.Variant or PMIIDR.Revision is increased to ensure that software can differentiate between different revisions of the component. If this field is increased, PMIIDR.Revision should be set to <span class="binarynumber">0b0000</span>.</p>
<p>Matches the PMU.PMPIDR2.REVISION field, if present.</p>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_1-15_12">Revision, bits [15:12]</h4><div class="field"><p>Component minor revision.</p>
<p>PMIIDR.Variant and PMIIDR.Revision together form the revision number of the component, with this field being the least significant part.</p>
<p>When a component is changed, PMIIDR.Variant or PMIIDR.Revision is increased to ensure that software can differentiate between different revisions of the component. If PMIIDR.Variant field is increased, this field should be set to <span class="binarynumber">0b0000</span>, otherwise the value in this field should be increased.</p>
<p>Matches the PMU.PMPIDR3.REVAND field, if present.</p>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_1-11_8">Implementer, bits [11:8, 6:0]</h4><div class="field"><p>JEDEC-assigned JEP106 identifcation code of the designer of the component.</p>
<p>Bits [11:8] are the JEP106 bank identifier minus 1 and bits [6:0] are the JEP106 identification code for the designer of the component.</p>
<div class="note"><span class="note-header">Note</span><p>For Arm Limited, the JEP106 bank is 5 and the JEP106 identification code is <span class="hexnumber">0x3B</span>, meaning PMIIDR[11:0] has the value <span class="hexnumber">0x43B</span>.</p></div><p>Bits [11:8] match the PMU.PMPIDR4.DES_2 field, if present.</p>
<p>Bits[6:0] match the {PMPIDR2.DES1, PMPIDR1.DES_0} fields if present.</p><p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
<p>The Implementer field is split as follows:</p>
<ul>
<li>Implementer[10:7] is PMIIDR[11:8].
</li><li>Implementer[6:0] is PMIIDR[6:0].
</li></ul><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_1-7_7">Bit [7]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><div class="access_mechanisms"><h2>Accessing PMIIDR</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler"><span class="condition">
When FEAT_PMUv3_EXT64 is implemented
        </span><br/>Accessible at offset 0xE08 from PMU</h4><ul><li>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RO</span>.
          </li></ul><table class="access_instructions"><tr/><tr/></table></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
