[SETTINGS]
UUT_module%ClockGen%
TB_module%ClockGen_tb%
DSN_PATH%$DSN\src\TestBench%
OUTPUT_DIRECTORY%c:\My_Designs\design9\design9\src\TestBench%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%ClockGen_TB.v%
MACRO_FILE%ClockGen_TB_runtest.do%
UUT_module_FILE%%
LIBRARY_NAME%design9%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%

[GENERICS]

[PORTS]
CLK%out%reg%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]


