@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\lib\generic\acg5.v":121:7:121:10|Synthesizing module AND2 in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\lib\generic\acg5.v":489:7:489:12|Synthesizing module CLKINT in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.0\Designer\data\aPA5M\polarfire_syn_comps.v":5400:7:5400:9|Synthesizing module PLL in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\lib\generic\acg5.v":504:7:504:9|Synthesizing module VCC in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\lib\generic\acg5.v":500:7:500:9|Synthesizing module GND in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CCC\CCC_0\CCC_CCC_0_PF_CCC.v":5:7:5:22|Synthesizing module CCC_CCC_0_PF_CCC in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CCC\CCC.v":9:7:9:9|Synthesizing module CCC in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\Core_APB3\Core_APB3.v":9:7:9:15|Synthesizing module Core_APB3 in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":26:7:26:30|Synthesizing module CoreAHBtoAPB3_AhbToApbSM in library COREAHBTOAPB3_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":26:7:26:36|Synthesizing module CoreAHBtoAPB3_PenableScheduler in library COREAHBTOAPB3_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":27:7:27:31|Synthesizing module CoreAHBtoAPB3_ApbAddrData in library COREAHBTOAPB3_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Synthesizing module COREAHBTOAPB3 in library COREAHBTOAPB3_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHB_APB3\CoreAHB_APB3.v":9:7:9:18|Synthesizing module CoreAHB_APB3 in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_defaultslavesm.v":20:7:20:32|Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":20:7:20:30|Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":22:7:22:28|Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL1\CoreAHBL1_0\rtl\vlog\core\coreahblite.v":23:7:23:39|Synthesizing module CoreAHBL1_CoreAHBL1_0_CoreAHBLite in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL1\CoreAHBL1.v":9:7:9:15|Synthesizing module CoreAHBL1 in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL\CoreAHBL_0\rtl\vlog\core\coreahblite.v":23:7:23:37|Synthesizing module CoreAHBL_CoreAHBL_0_CoreAHBLite in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL\CoreAHBL.v":9:7:9:14|Synthesizing module CoreAHBL in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":23:7:23:38|Synthesizing module CoreGPIO_0_CoreGPIO_0_0_CoreGPIO in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreGPIO_0\CoreGPIO_0.v":9:7:9:16|Synthesizing module CoreGPIO_0 in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":24:7:24:15|Synthesizing module CoreTimer in library CORETIMER_LIB.
@N: CG179 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":273:37:273:41|Removing redundant assignment.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreTimer0\CoreTimer0.v":9:7:9:16|Synthesizing module CoreTimer0 in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreTimer1\CoreTimer1.v":9:7:9:16|Synthesizing module CoreTimer1 in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\Clock_gen.v":38:7:38:43|Synthesizing module CoreUART_apb_CoreUART_apb_0_Clock_gen in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\Tx_async.v":31:7:31:42|Synthesizing module CoreUART_apb_CoreUART_apb_0_Tx_async in library work.
@N: CG179 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\Tx_async.v":356:21:356:29|Removing redundant assignment.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\Rx_async.v":30:7:30:42|Synthesizing module CoreUART_apb_CoreUART_apb_0_Rx_async in library work.
@N: CG179 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\Rx_async.v":254:23:254:35|Removing redundant assignment.
@N: CG179 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\Rx_async.v":280:18:280:25|Removing redundant assignment.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\CoreUART.v":31:7:31:42|Synthesizing module CoreUART_apb_CoreUART_apb_0_COREUART in library work.
@N: CG179 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\CoreUART.v":390:22:390:33|Removing redundant assignment.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\CoreUARTapb.v":59:7:59:45|Synthesizing module CoreUART_apb_CoreUART_apb_0_CoreUARTapb in library work.
@N: CG179 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\CoreUARTapb.v":254:31:254:41|Removing redundant assignment.
@N: CG179 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\CoreUARTapb.v":275:31:275:41|Removing redundant assignment.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb.v":9:7:9:18|Synthesizing module CoreUART_apb in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\GPIO_OUT_0\GPIO_OUT_0_0\rtl\vlog\core\coregpio.v":23:7:23:38|Synthesizing module GPIO_OUT_0_GPIO_OUT_0_0_CoreGPIO in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\GPIO_OUT_0\GPIO_OUT_0.v":9:7:9:16|Synthesizing module GPIO_OUT_0 in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":23:7:23:19|Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\lib\generic\acg5.v":1442:7:1442:11|Synthesizing module UJTAG in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v":47:7:47:13|Synthesizing module uj_jtag in library COREJTAGDEBUG_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\JTAGDebug\JTAGDebug.v":9:7:9:15|Synthesizing module JTAGDebug in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\LSRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":29:7:29:53|Synthesizing module LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf in library work.
@N: CG179 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\LSRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":286:21:286:25|Removing redundant assignment.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\LSRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":29:7:29:53|Synthesizing module LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf in library work.
@N: CG179 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\LSRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":272:26:272:38|Removing redundant assignment.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\LSRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v":29:7:29:45|Synthesizing module LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\lib\generic\acg5.v":578:7:578:13|Synthesizing module RAM1K20 in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\lib\generic\acg5.v":199:7:199:9|Synthesizing module OR4 in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\lib\generic\acg5.v":223:7:223:9|Synthesizing module INV in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\LSRAM\PF_TPSRAM_AHB_AXI_0\LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v":5:7:5:41|Synthesizing module LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\LSRAM\LSRAM.v":9:7:9:11|Synthesizing module LSRAM in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XBAR in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":55:7:55:69|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":55:7:55:56|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":55:7:55:58|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":55:7:55:58|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_4 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":55:7:55:58|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_5 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":55:7:55:58|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_6 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":55:7:55:58|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_7 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v":55:7:55:58|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_8 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v":55:7:55:62|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget.v":55:7:55:66|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_splitter_system_bus.v":55:7:55:73|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_SPLITTER_SYSTEM_BUS in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v":55:7:55:74|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLFIFO_FIXER_SYSTEM_BUS in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":55:7:55:72|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":55:7:55:58|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_9 in library CORERISCVRV32IMA_LIB.
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Found RAM ram_address, depth=2, width=31
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10 in library CORERISCVRV32IMA_LIB.
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_2.v":55:7:55:62|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_3.v":55:7:55:62|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_3 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v":55:7:55:61|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_2 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":55:7:55:66|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":55:7:55:69|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA in library CORERISCVRV32IMA_LIB.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Register bit _T_119_0_lut[0] is always 0.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v":55:7:55:64|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v":55:7:55:69|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_MEMORY_BUS in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_4.v":55:7:55:62|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_4 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_filter.v":55:7:55:60|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FILTER in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v":55:7:55:64|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_13 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v":55:7:55:62|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC in library CORERISCVRV32IMA_LIB.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4311:2:4311:7|Register bit enables_0_0 is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4311:2:4311:7|Register bit pending_0 is always 0.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":55:7:55:83|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v":55:7:55:67|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":55:7:55:67|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":55:7:55:66|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec.v":55:7:55:70|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v":55:7:55:72|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v":55:7:55:81|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v":55:7:55:67|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v":55:7:55:69|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v":55:7:55:69|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":55:7:55:69|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v":55:7:55:69|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v":55:7:55:69|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v":55:7:55:69|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v":55:7:55:67|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v":55:7:55:84|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v":55:7:55:71|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v":55:7:55:87|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":55:7:55:81|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER in library CORERISCVRV32IMA_LIB.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved2 is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_datacount[0] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_datacount[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_datacount[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_datacount[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_datacount[4] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_progsize[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_progsize[1] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_progsize[2] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_progsize[3] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_progsize[4] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved0[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved0[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved0[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[4] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[5] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[6] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[7] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[8] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[9] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[10] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved3[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved3[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved3[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[0] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[1] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[6] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[15] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[16] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[17] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[18] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[19] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[25] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[26] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[30] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[31] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[0] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[1] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[4] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[7] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[8] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[9] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[10] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[11] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[12] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[13] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[14] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[15] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[16] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[17] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[18] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[19] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[21] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[22] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[23] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[24] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[25] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[26] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[27] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[28] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[29] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[30] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[31] is always 0.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":55:7:55:69|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":55:7:55:71|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_sink.v":55:7:55:73|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v":55:7:55:69|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v":55:7:55:73|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v":55:7:55:71|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v":55:7:55:87|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_debug.v":55:7:55:72|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v":55:7:55:67|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter.v":55:7:55:58|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":55:7:55:69|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY in library CORERISCVRV32IMA_LIB.
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|Found RAM data_arrays_0_3, depth=2048, width=8
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|Found RAM data_arrays_0_2, depth=2048, width=8
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|Found RAM data_arrays_0_1, depth=2048, width=8
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|Found RAM data_arrays_0_0, depth=2048, width=8
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter_1.v":55:7:55:60|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER_1 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v":55:7:55:62|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_PMP_CHECKER in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":55:7:55:54|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_amoalu.v":55:7:55:57|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_AMOALU in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":55:7:55:65|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE in library CORERISCVRV32IMA_LIB.
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Found RAM tag_array_0, depth=128, width=21
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit s2_waw_hazard is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit _T_965 is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit s2_meta_errors is always 0.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":55:7:55:65|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE in library CORERISCVRV32IMA_LIB.
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Found RAM data_arrays_0_0, depth=2048, width=32
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Found RAM tag_array_0, depth=128, width=20
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Register bit s3_slaveValid is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Register bit s1_slaveValid is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Register bit send_hint is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Register bit _T_365_0 is always 0.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v":55:7:55:56|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB_1 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":55:7:55:62|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v":55:7:55:68|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND in library CORERISCVRV32IMA_LIB.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v":470:2:470:7|Register bit s1_pc[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v":470:2:470:7|Register bit s1_pc[1] is always 0.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v":55:7:55:70|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v":55:7:55:61|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RR_ARBITER in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":55:7:55:54|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_PTW in library CORERISCVRV32IMA_LIB.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit _T_320_0[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit _T_320_0[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit _T_320_1[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit _T_320_1[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit _T_320_2[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit _T_320_2[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit _T_320_3[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit _T_320_3[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[22] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[23] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[24] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[25] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[26] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[27] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[28] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[29] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[30] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[31] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[32] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[33] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[34] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[35] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[36] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[37] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[38] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[39] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[40] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[41] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[42] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[43] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[44] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[45] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[46] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[47] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[48] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[49] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[50] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[51] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[52] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Register bit r_pte_ppn[53] is always 0.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rvc_expander.v":55:7:55:63|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RVC_EXPANDER in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v":55:7:55:56|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_I_BUF in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CSR_FILE in library CORERISCVRV32IMA_LIB.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_h is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_m is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_s is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_u is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_chain is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_h is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_m is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_s is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_u is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mideleg[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mideleg[7] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mideleg[11] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_maskmax[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_maskmax[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_maskmax[2] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_maskmax[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_maskmax[4] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_maskmax[5] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_reserved[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_reserved[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_reserved[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_reserved[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_reserved[4] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_reserved[5] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_reserved[6] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_reserved[7] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_ttype[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_ttype[1] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_ttype[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_ttype[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_zero[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_0_control_zero[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_maskmax[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_maskmax[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_maskmax[2] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_maskmax[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_maskmax[4] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_maskmax[5] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_reserved[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_reserved[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_reserved[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_reserved[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_reserved[4] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_reserved[5] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_reserved[6] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_reserved[7] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_ttype[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_ttype[1] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_ttype[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_ttype[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_zero[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_bp_1_control_zero[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_prv[0] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_prv[1] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_ebreakh is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_ebreaks is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_ebreaku is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_stopcycle is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_stoptime is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero2 is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_hie is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_hpie is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_mprv is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_mxr is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_sie is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_spie is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_spp is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_sum is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_tsr is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_tvm is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_tw is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_uie is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_upie is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_xdebugver[0] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_xdebugver[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero1[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero1[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero1[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero3[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero3[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero3[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero3[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero3[4] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero3[5] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero3[6] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero3[7] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero3[8] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero3[9] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero3[10] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero3[11] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero4[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_zero4[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_fs[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_fs[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_hpp[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_hpp[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_xs[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_xs[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero1[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero1[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero1[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero1[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero1[4] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero1[5] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero1[6] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero1[7] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[4] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[5] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[6] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[7] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[8] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[9] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[10] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[11] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[12] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[13] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[14] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[15] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[16] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[17] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[18] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[19] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[20] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[21] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[22] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[23] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[24] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[25] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_zero2[26] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_prv[0] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dcsr_prv[1] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_mpp[0] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mstatus_mpp[1] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dpc[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_dpc[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[4] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[5] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[6] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[8] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[9] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[10] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[12] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[13] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[14] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[15] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[16] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[17] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[18] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[19] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[20] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[21] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[22] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[23] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[24] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[25] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[26] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[27] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[28] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[29] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[30] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mie[31] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mepc[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[3] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[4] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[5] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[6] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[7] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[8] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[9] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[10] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[11] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[13] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[14] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[15] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[16] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[17] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[18] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[19] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[20] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[21] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[22] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[23] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[24] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[25] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[26] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[27] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[28] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[29] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[30] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_misa[31] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mtvec[1] is always 0.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":55:7:55:66|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_alu.v":55:7:55:54|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ALU in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v":55:7:55:58|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_MUL_DIV in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":55:7:55:57|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET in library CORERISCVRV32IMA_LIB.
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Found RAM _T_1189, depth=31, width=32
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Found RAM _T_1189, depth=31, width=32
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_sfence is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_ctrl_fp is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_ctrl_mem_cmd[4] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_ctrl_rocc is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_ctrl_wfd is always 0.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket_tile_rocket.v":55:7:55:69|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v":55:7:55:68|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v":55:7:55:64|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING_XING in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v":55:7:55:72|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_14 in library CORERISCVRV32IMA_LIB.
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_15 in library CORERISCVRV32IMA_LIB.
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|Found RAM ram_sink, depth=2, width=2
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_16 in library CORERISCVRV32IMA_LIB.
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v":211:2:211:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v":211:2:211:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v":211:2:211:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v":211:2:211:7|Found RAM ram_param, depth=2, width=2
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_17 in library CORERISCVRV32IMA_LIB.
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_18 in library CORERISCVRV32IMA_LIB.
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v":145:2:145:7|Found RAM ram_sink, depth=2, width=2
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_system_bus.v":55:7:55:71|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_1.v":55:7:55:61|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XBAR_1 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_2.v":55:7:55:61|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XBAR_2 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_19 in library CORERISCVRV32IMA_LIB.
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":55:7:55:70|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget_3.v":55:7:55:68|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET_3 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_20 in library CORERISCVRV32IMA_LIB.
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":55:7:55:60|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_21 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_22 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":55:7:55:65|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_23 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_24 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_25 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_26 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v":55:7:55:59|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_27 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v":55:7:55:66|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v":55:7:55:71|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v":55:7:55:73|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v":55:7:55:64|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v":55:7:55:70|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v":55:7:55:73|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_state_machine.v":55:7:55:69|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v":55:7:55:73|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v":55:7:55:72|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v":55:7:55:70|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v":55:7:55:68|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v":55:7:55:78|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v":55:7:55:69|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v":55:7:55:50|Synthesizing module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA.v":9:7:9:17|Synthesizing module MIV_RV32IMA in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.0\Designer\data\aPA5M\polarfire_syn_comps.v":3923:7:3923:18|Synthesizing module OSC_RC160MHZ in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\PF_OSC_0\PF_OSC_0_0\PF_OSC_0_PF_OSC_0_0_PF_OSC.v":5:7:5:32|Synthesizing module PF_OSC_0_PF_OSC_0_0_PF_OSC in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\PF_OSC_0\PF_OSC_0.v":9:7:9:14|Synthesizing module PF_OSC_0 in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\hdl\reset_synchronizer.v":1:7:1:24|Synthesizing module reset_synchronizer in library work.
@N: CG364 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\BaseDesign\BaseDesign.v":9:7:9:16|Synthesizing module BaseDesign in library work.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v":57:10:57:14|Input reset is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v":61:10:61:26|Input io_chainIn_update is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v":57:15:57:19|Input reset is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v":57:16:57:20|Input reset is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v":61:16:61:32|Input io_chainIn_update is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v":57:16:57:20|Input reset is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v":57:16:57:20|Input reset is unused.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Register bit _T_84_hsize[2] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Register bit _T_84_hsize[2] is always 0.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v":93:2:93:7|Found sequential shift _T_97 with address depth of 4 words and data bit width of 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_ctrl_rocc is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_ctrl_wfd is always 0.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":112:16:112:32|Input io_fpu_store_data is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":113:16:113:32|Input io_fpu_toint_data is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":114:16:114:30|Input io_fpu_nack_mem is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":115:16:115:29|Input io_fpu_dec_wen is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":116:16:116:30|Input io_fpu_dec_ren1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":117:16:117:30|Input io_fpu_dec_ren2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":118:16:118:30|Input io_fpu_dec_ren3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":119:16:119:32|Input io_rocc_cmd_ready is unused.
@N: CL201 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v":396:2:396:7|Trying to extract state machine for register state.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit reg_mepc[1] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Register bit _T_1791[0] is always 1.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":112:16:112:32|Input io_rocc_interrupt is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v":56:16:56:20|Input clock is unused.
@N: CL201 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Trying to extract state machine for register state.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v":470:2:470:7|Register bit s2_pc[0] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v":470:2:470:7|Register bit s2_pc[1] is always 0.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v":56:16:56:20|Input clock is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v":57:16:57:20|Input reset is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v":66:16:66:32|Input io_ptw_status_prv is unused.
@N: CL201 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Trying to extract state machine for register release_state.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":56:16:56:20|Input clock is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":57:16:57:20|Input reset is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":59:16:59:27|Input io_req_valid is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":74:16:74:32|Input io_ptw_resp_valid is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":75:16:75:33|Input io_ptw_status_dprv is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":76:16:76:32|Input io_ptw_status_mxr is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":77:16:77:32|Input io_ptw_status_sum is unused.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v":489:2:489:7|Register bit _T_1411[1] is always 1.
@N: CL201 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Trying to extract state machine for register ctrlStateReg.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":433:2:433:7|Register bit _T_1575 is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":433:2:433:7|Register bit _T_1588[1] is always 1.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":80:16:80:37|Input io_out_1_d_bits_opcode is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":81:16:81:36|Input io_out_1_d_bits_param is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":82:16:82:35|Input io_out_1_d_bits_size is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":84:16:84:35|Input io_out_1_d_bits_sink is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":97:16:97:37|Input io_out_0_d_bits_opcode is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":98:16:98:36|Input io_out_0_d_bits_param is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":99:16:99:35|Input io_out_0_d_bits_size is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":101:16:101:35|Input io_out_0_d_bits_sink is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v":56:16:56:20|Input clock is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v":57:16:57:20|Input reset is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v":65:16:65:34|Input io_in_0_a_bits_mask is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v":99:16:99:31|Input io_out_0_b_valid is unused.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":534:2:534:7|Register bit _T_1965[2] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Register bit _T_2700[1] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Register bit _T_2687[9] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Register bit _T_2878[3] is always 1.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Register bit _T_2687[8] is always 0.
@N: CL189 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Register bit _T_2687[7] is always 0.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":103:16:103:37|Input io_out_3_b_bits_opcode is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":108:16:108:35|Input io_out_3_b_bits_mask is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":109:16:109:35|Input io_out_3_b_bits_data is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":134:16:134:37|Input io_out_2_b_bits_opcode is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":139:16:139:35|Input io_out_2_b_bits_mask is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\MIV_RV32IMA\MIV_RV32IMA_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":140:16:140:35|Input io_out_2_b_bits_data is unused.
@N: CL201 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\LSRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":151:3:151:8|Trying to extract state machine for register sramcurr_state.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\LSRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":83:29:83:47|Input ahbsram_wdata_usram is unused.
@N: CL201 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\LSRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":191:3:191:8|Trying to extract state machine for register ahbcurr_state.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\LSRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":110:28:110:31|Input BUSY is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":94:16:94:24|Input UDRCAP_IN is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":95:16:95:23|Input UDRSH_IN is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":96:16:96:24|Input UDRUPD_IN is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":97:16:97:23|Input UIREG_IN is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":98:16:98:23|Input URSTB_IN is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":99:16:99:23|Input UDRCK_IN is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":100:16:100:22|Input UTDI_IN is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\GPIO_OUT_0\GPIO_OUT_0_0\rtl\vlog\core\coregpio.v":186:26:186:32|Input GPIO_IN is unused.
@N: CL201 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\Rx_async.v":286:0:286:5|Trying to extract state machine for register rx_state.
@N: CL201 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Trying to extract state machine for register xmit_state.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\Tx_async.v":44:11:44:21|Input tx_dout_reg is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\Tx_async.v":45:6:45:15|Input fifo_empty is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\Tx_async.v":46:6:46:14|Input fifo_full is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreUART_apb\CoreUART_apb_0\rtl\vlog\core\Clock_gen.v":51:15:51:31|Input BAUD_VAL_FRACTION is unused.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[0].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[1].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[2].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[3].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[4].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[5].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[6].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[7].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL\CoreAHBL_0\rtl\vlog\core\coreahblite.v":123:15:123:23|Input HBURST_M0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL\CoreAHBL_0\rtl\vlog\core\coreahblite.v":124:15:124:22|Input HPROT_M0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL\CoreAHBL_0\rtl\vlog\core\coreahblite.v":134:15:134:23|Input HBURST_M1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL\CoreAHBL_0\rtl\vlog\core\coreahblite.v":135:15:135:22|Input HPROT_M1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL\CoreAHBL_0\rtl\vlog\core\coreahblite.v":145:15:145:23|Input HBURST_M2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL\CoreAHBL_0\rtl\vlog\core\coreahblite.v":146:15:146:22|Input HPROT_M2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL\CoreAHBL_0\rtl\vlog\core\coreahblite.v":156:15:156:23|Input HBURST_M3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL\CoreAHBL_0\rtl\vlog\core\coreahblite.v":157:15:157:22|Input HPROT_M3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":51:18:51:26|Input HWDATA_M1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":60:18:60:26|Input HWDATA_M2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":69:18:69:26|Input HWDATA_M3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":73:18:73:26|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":74:13:74:24|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":75:13:75:20|Input HRESP_S0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":84:18:84:26|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":85:13:85:24|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":86:13:86:20|Input HRESP_S1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":95:18:95:26|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":96:13:96:24|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":97:13:97:20|Input HRESP_S2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":106:18:106:26|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":107:13:107:24|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":108:13:108:20|Input HRESP_S3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":117:18:117:26|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":118:13:118:24|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":119:13:119:20|Input HRESP_S4 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":128:18:128:26|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":129:13:129:24|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":130:13:130:20|Input HRESP_S5 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":139:18:139:26|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":140:13:140:24|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":141:13:141:20|Input HRESP_S6 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":161:18:161:26|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":162:13:162:24|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":163:13:163:20|Input HRESP_S8 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":172:18:172:26|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":173:13:173:24|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":174:13:174:20|Input HRESP_S9 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":183:18:183:27|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":184:13:184:25|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":185:13:185:21|Input HRESP_S10 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":194:18:194:27|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":195:13:195:25|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":196:13:196:21|Input HRESP_S11 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":205:18:205:27|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":206:13:206:25|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":207:13:207:21|Input HRESP_S12 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":216:18:216:27|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":217:13:217:25|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":218:13:218:21|Input HRESP_S13 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":227:18:227:27|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":228:13:228:25|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":229:13:229:21|Input HRESP_S14 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":238:18:238:27|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":239:13:239:25|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":240:13:240:21|Input HRESP_S15 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":249:18:249:27|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":250:13:250:25|Input HREADYOUT_S16 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":251:13:251:21|Input HRESP_S16 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":52:16:52:24|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":53:11:53:22|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":54:16:54:24|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":55:11:55:22|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":56:16:56:24|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":57:11:57:22|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":58:16:58:24|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":59:11:59:22|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":60:16:60:24|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":61:11:61:22|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":62:16:62:24|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":63:11:63:22|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":64:16:64:24|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":65:11:65:22|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":68:16:68:24|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":69:11:69:22|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":70:16:70:24|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":71:11:71:22|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":72:16:72:25|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":73:11:73:23|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":74:16:74:25|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":75:11:75:23|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":76:16:76:25|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":77:11:77:23|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":78:16:78:25|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":79:11:79:23|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":80:16:80:25|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":81:11:81:23|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":82:16:82:25|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":83:11:83:23|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":84:16:84:25|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":85:11:85:23|Input HREADYOUT_S16 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL1\CoreAHBL1_0\rtl\vlog\core\coreahblite.v":123:15:123:23|Input HBURST_M0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL1\CoreAHBL1_0\rtl\vlog\core\coreahblite.v":124:15:124:22|Input HPROT_M0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL1\CoreAHBL1_0\rtl\vlog\core\coreahblite.v":134:15:134:23|Input HBURST_M1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL1\CoreAHBL1_0\rtl\vlog\core\coreahblite.v":135:15:135:22|Input HPROT_M1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL1\CoreAHBL1_0\rtl\vlog\core\coreahblite.v":145:15:145:23|Input HBURST_M2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL1\CoreAHBL1_0\rtl\vlog\core\coreahblite.v":146:15:146:22|Input HPROT_M2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL1\CoreAHBL1_0\rtl\vlog\core\coreahblite.v":156:15:156:23|Input HBURST_M3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\work\CoreAHBL1\CoreAHBL1_0\rtl\vlog\core\coreahblite.v":157:15:157:22|Input HPROT_M3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":51:18:51:26|Input HWDATA_M1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":60:18:60:26|Input HWDATA_M2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":69:18:69:26|Input HWDATA_M3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":73:18:73:26|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":74:13:74:24|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":75:13:75:20|Input HRESP_S0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":84:18:84:26|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":85:13:85:24|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":86:13:86:20|Input HRESP_S1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":95:18:95:26|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":96:13:96:24|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":97:13:97:20|Input HRESP_S2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":106:18:106:26|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":107:13:107:24|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":108:13:108:20|Input HRESP_S3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":117:18:117:26|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":118:13:118:24|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":119:13:119:20|Input HRESP_S4 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":128:18:128:26|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":129:13:129:24|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":130:13:130:20|Input HRESP_S5 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":139:18:139:26|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":140:13:140:24|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":141:13:141:20|Input HRESP_S6 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":150:18:150:26|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":151:13:151:24|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":152:13:152:20|Input HRESP_S7 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":172:18:172:26|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":173:13:173:24|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":174:13:174:20|Input HRESP_S9 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":183:18:183:27|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":184:13:184:25|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":185:13:185:21|Input HRESP_S10 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":194:18:194:27|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":195:13:195:25|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":196:13:196:21|Input HRESP_S11 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":205:18:205:27|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":206:13:206:25|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":207:13:207:21|Input HRESP_S12 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":216:18:216:27|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":217:13:217:25|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":218:13:218:21|Input HRESP_S13 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":227:18:227:27|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":228:13:228:25|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":229:13:229:21|Input HRESP_S14 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":238:18:238:27|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":239:13:239:25|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":240:13:240:21|Input HRESP_S15 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":249:18:249:27|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":250:13:250:25|Input HREADYOUT_S16 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":251:13:251:21|Input HRESP_S16 is unused.
@N: CL201 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input SDATAREADY is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input SHRESP is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":52:16:52:24|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":53:11:53:22|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":54:16:54:24|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":55:11:55:22|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":56:16:56:24|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":57:11:57:22|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":58:16:58:24|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":59:11:59:22|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":60:16:60:24|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":61:11:61:22|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":62:16:62:24|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":63:11:63:22|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":64:16:64:24|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":65:11:65:22|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":66:16:66:24|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":67:11:67:22|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":68:16:68:24|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":69:11:69:22|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":70:16:70:24|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":71:11:71:22|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":72:16:72:25|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":73:11:73:23|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":74:16:74:25|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":75:11:75:23|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":76:16:76:25|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":77:11:77:23|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":78:16:78:25|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":79:11:79:23|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":80:16:80:25|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":81:11:81:23|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":82:16:82:25|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":83:11:83:23|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":84:16:84:25|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":85:11:85:23|Input HREADYOUT_S16 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":52:16:52:24|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":53:11:53:22|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":54:16:54:24|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":55:11:55:22|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":56:16:56:24|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":57:11:57:22|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":58:16:58:24|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":59:11:59:22|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":60:16:60:24|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":61:11:61:22|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":62:16:62:24|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":63:11:63:22|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":64:16:64:24|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":65:11:65:22|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":66:16:66:24|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":67:11:67:22|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":70:16:70:24|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":71:11:71:22|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":72:16:72:25|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":73:11:73:23|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":74:16:74:25|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":75:11:75:23|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":76:16:76:25|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":77:11:77:23|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":78:16:78:25|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":79:11:79:23|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":80:16:80:25|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":81:11:81:23|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":82:16:82:25|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":83:11:83:23|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":84:16:84:25|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":85:11:85:23|Input HREADYOUT_S16 is unused.
@N: CL201 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Trying to extract state machine for register penableSchedulerState.
@N: CL201 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Trying to extract state machine for register ahbToApbSMState.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":104:18:104:25|Input PRDATAS0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":121:13:121:20|Input PREADYS0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":138:13:138:21|Input PSLVERRS0 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused.
@N: CL159 :"C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused.
@N|Running in 64-bit mode

