

================================================================
== Vitis HLS Report for 'write_r'
================================================================
* Date:           Fri Nov  8 21:38:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pass
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_write_Pipeline_VITIS_LOOP_35_1_fu_73  |write_Pipeline_VITIS_LOOP_35_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      24|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      550|     121|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     531|    -|
|Register             |        -|     -|      165|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      715|     676|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_write_Pipeline_VITIS_LOOP_35_1_fu_73  |write_Pipeline_VITIS_LOOP_35_1  |        0|   0|  550|  121|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                                |        0|   0|  550|  121|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_block_state72    |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_83_p2  |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  24|          34|           3|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  331|         73|    1|         73|
    |ap_done            |    9|          2|    1|          2|
    |m_axi_p1_AWADDR    |   14|          3|   64|        192|
    |m_axi_p1_AWBURST   |    9|          2|    2|          4|
    |m_axi_p1_AWCACHE   |    9|          2|    4|          8|
    |m_axi_p1_AWID      |    9|          2|    1|          2|
    |m_axi_p1_AWLEN     |   14|          3|   32|         96|
    |m_axi_p1_AWLOCK    |    9|          2|    2|          4|
    |m_axi_p1_AWPROT    |    9|          2|    3|          6|
    |m_axi_p1_AWQOS     |    9|          2|    4|          8|
    |m_axi_p1_AWREGION  |    9|          2|    4|          8|
    |m_axi_p1_AWSIZE    |    9|          2|    3|          6|
    |m_axi_p1_AWUSER    |    9|          2|    1|          2|
    |m_axi_p1_AWVALID   |   14|          3|    1|          3|
    |m_axi_p1_BREADY    |   14|          3|    1|          3|
    |m_axi_p1_WVALID    |    9|          2|    1|          2|
    |numInputs_blk_n    |    9|          2|    1|          2|
    |outStream3_read    |    9|          2|    1|          2|
    |output_r_blk_n     |    9|          2|    1|          2|
    |p1_blk_n_AW        |    9|          2|    1|          2|
    |p1_blk_n_B         |    9|          2|    1|          2|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  531|        117|  130|        429|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |  72|   0|   72|          0|
    |ap_done_reg                                            |   1|   0|    1|          0|
    |grp_write_Pipeline_VITIS_LOOP_35_1_fu_73_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln35_reg_115                                      |   1|   0|    1|          0|
    |numInputs_read_reg_109                                 |  32|   0|   32|          0|
    |trunc_ln_reg_119                                       |  58|   0|   58|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 165|   0|  165|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|         write|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|         write|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|         write|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|         write|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|         write|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|         write|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|         write|  return value|
|outStream3_dout            |   in|  512|     ap_fifo|    outStream3|       pointer|
|outStream3_num_data_valid  |   in|    2|     ap_fifo|    outStream3|       pointer|
|outStream3_fifo_cap        |   in|    2|     ap_fifo|    outStream3|       pointer|
|outStream3_empty_n         |   in|    1|     ap_fifo|    outStream3|       pointer|
|outStream3_read            |  out|    1|     ap_fifo|    outStream3|       pointer|
|m_axi_p1_AWVALID           |  out|    1|       m_axi|            p1|       pointer|
|m_axi_p1_AWREADY           |   in|    1|       m_axi|            p1|       pointer|
|m_axi_p1_AWADDR            |  out|   64|       m_axi|            p1|       pointer|
|m_axi_p1_AWID              |  out|    1|       m_axi|            p1|       pointer|
|m_axi_p1_AWLEN             |  out|   32|       m_axi|            p1|       pointer|
|m_axi_p1_AWSIZE            |  out|    3|       m_axi|            p1|       pointer|
|m_axi_p1_AWBURST           |  out|    2|       m_axi|            p1|       pointer|
|m_axi_p1_AWLOCK            |  out|    2|       m_axi|            p1|       pointer|
|m_axi_p1_AWCACHE           |  out|    4|       m_axi|            p1|       pointer|
|m_axi_p1_AWPROT            |  out|    3|       m_axi|            p1|       pointer|
|m_axi_p1_AWQOS             |  out|    4|       m_axi|            p1|       pointer|
|m_axi_p1_AWREGION          |  out|    4|       m_axi|            p1|       pointer|
|m_axi_p1_AWUSER            |  out|    1|       m_axi|            p1|       pointer|
|m_axi_p1_WVALID            |  out|    1|       m_axi|            p1|       pointer|
|m_axi_p1_WREADY            |   in|    1|       m_axi|            p1|       pointer|
|m_axi_p1_WDATA             |  out|  512|       m_axi|            p1|       pointer|
|m_axi_p1_WSTRB             |  out|   64|       m_axi|            p1|       pointer|
|m_axi_p1_WLAST             |  out|    1|       m_axi|            p1|       pointer|
|m_axi_p1_WID               |  out|    1|       m_axi|            p1|       pointer|
|m_axi_p1_WUSER             |  out|    1|       m_axi|            p1|       pointer|
|m_axi_p1_ARVALID           |  out|    1|       m_axi|            p1|       pointer|
|m_axi_p1_ARREADY           |   in|    1|       m_axi|            p1|       pointer|
|m_axi_p1_ARADDR            |  out|   64|       m_axi|            p1|       pointer|
|m_axi_p1_ARID              |  out|    1|       m_axi|            p1|       pointer|
|m_axi_p1_ARLEN             |  out|   32|       m_axi|            p1|       pointer|
|m_axi_p1_ARSIZE            |  out|    3|       m_axi|            p1|       pointer|
|m_axi_p1_ARBURST           |  out|    2|       m_axi|            p1|       pointer|
|m_axi_p1_ARLOCK            |  out|    2|       m_axi|            p1|       pointer|
|m_axi_p1_ARCACHE           |  out|    4|       m_axi|            p1|       pointer|
|m_axi_p1_ARPROT            |  out|    3|       m_axi|            p1|       pointer|
|m_axi_p1_ARQOS             |  out|    4|       m_axi|            p1|       pointer|
|m_axi_p1_ARREGION          |  out|    4|       m_axi|            p1|       pointer|
|m_axi_p1_ARUSER            |  out|    1|       m_axi|            p1|       pointer|
|m_axi_p1_RVALID            |   in|    1|       m_axi|            p1|       pointer|
|m_axi_p1_RREADY            |  out|    1|       m_axi|            p1|       pointer|
|m_axi_p1_RDATA             |   in|  512|       m_axi|            p1|       pointer|
|m_axi_p1_RLAST             |   in|    1|       m_axi|            p1|       pointer|
|m_axi_p1_RID               |   in|    1|       m_axi|            p1|       pointer|
|m_axi_p1_RFIFONUM          |   in|    9|       m_axi|            p1|       pointer|
|m_axi_p1_RUSER             |   in|    1|       m_axi|            p1|       pointer|
|m_axi_p1_RRESP             |   in|    2|       m_axi|            p1|       pointer|
|m_axi_p1_BVALID            |   in|    1|       m_axi|            p1|       pointer|
|m_axi_p1_BREADY            |  out|    1|       m_axi|            p1|       pointer|
|m_axi_p1_BRESP             |   in|    2|       m_axi|            p1|       pointer|
|m_axi_p1_BID               |   in|    1|       m_axi|            p1|       pointer|
|m_axi_p1_BUSER             |   in|    1|       m_axi|            p1|       pointer|
|output_r_dout              |   in|   64|     ap_fifo|      output_r|       pointer|
|output_r_num_data_valid    |   in|    3|     ap_fifo|      output_r|       pointer|
|output_r_fifo_cap          |   in|    3|     ap_fifo|      output_r|       pointer|
|output_r_empty_n           |   in|    1|     ap_fifo|      output_r|       pointer|
|output_r_read              |  out|    1|     ap_fifo|      output_r|       pointer|
|numInputs_dout             |   in|   32|     ap_fifo|     numInputs|       pointer|
|numInputs_num_data_valid   |   in|    2|     ap_fifo|     numInputs|       pointer|
|numInputs_fifo_cap         |   in|    2|     ap_fifo|     numInputs|       pointer|
|numInputs_empty_n          |   in|    1|     ap_fifo|     numInputs|       pointer|
|numInputs_read             |  out|    1|     ap_fifo|     numInputs|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

