TRACE::2023-11-29.12:41:50::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:50::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:50::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:50::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:50::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-29.12:41:51::SCWPlatform::Opened new HwDB with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:51::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top_1",
	"platHandOff":	"C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-11-29.12:41:51::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top_1",
	"platHandOff":	"C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top_1",
	"systems":	[{
			"systemName":	"mb_ddr3_top_1",
			"systemDesc":	"mb_ddr3_top_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top_1"
		}]
}
TRACE::2023-11-29.12:41:51::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-11-29.12:41:51::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2023-11-29.12:41:51::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top_1",
	"platHandOff":	"C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top_1",
	"systems":	[{
			"systemName":	"mb_ddr3_top_1",
			"systemDesc":	"mb_ddr3_top_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top_1"
		}]
}
TRACE::2023-11-29.12:41:51::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top_1",
	"platHandOff":	"C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top_1",
	"systems":	[{
			"systemName":	"mb_ddr3_top_1",
			"systemDesc":	"mb_ddr3_top_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top_1"
		}]
}
TRACE::2023-11-29.12:41:51::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:51::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:51::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:51::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:51::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:51::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:51::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:51::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:51::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-29.12:41:51::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:51::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:51::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:51::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:51::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:51::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:51::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:51::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:51::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:51::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:51::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:51::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:51::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-29.12:41:51::SCWMssOS::No sw design opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:51::SCWMssOS::mss does not exists at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:51::SCWMssOS::Creating sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:51::SCWMssOS::Adding the swdes entry, created swdb C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:51::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:51::SCWMssOS::Writing mss at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:51::SCWMssOS::Completed writing the mss file at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-29.12:41:51::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-11-29.12:41:51::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-11-29.12:41:51::SCWMssOS::Completed writing the mss file at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-29.12:41:51::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-11-29.12:41:53::SCWMssOS::Saving the mss changes C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system_0
TRACE::2023-11-29.12:41:53::SCWMssOS::Writing the mss file completed C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::Commit changes completed.
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top_1",
	"platHandOff":	"C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top_1",
	"systems":	[{
			"systemName":	"mb_ddr3_top_1",
			"systemDesc":	"mb_ddr3_top_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top_1",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e8",
					"compatibleApp":	"dhrystone",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-29.12:41:53::SCWPlatform::Started generating the artifacts platform mb_ddr3_top_1
TRACE::2023-11-29.12:41:53::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-29.12:41:53::SCWPlatform::Started generating the artifacts for system configuration mb_ddr3_top_1
LOG::2023-11-29.12:41:53::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-29.12:41:53::SCWSystem::Not a boot domain 
LOG::2023-11-29.12:41:53::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-29.12:41:53::SCWDomain::Generating domain artifcats
TRACE::2023-11-29.12:41:53::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-29.12:41:53::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::Completed writing the mss file at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-29.12:41:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-29.12:41:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-29.12:41:53::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2023-11-29.12:41:53::SCWMssOS::skipping the bsp build ... 
TRACE::2023-11-29.12:41:53::SCWMssOS::Copying to export directory.
TRACE::2023-11-29.12:41:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-29.12:41:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-29.12:41:53::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-29.12:41:53::SCWSystem::Completed Processing the sysconfig mb_ddr3_top_1
LOG::2023-11-29.12:41:53::SCWPlatform::Completed generating the artifacts for system configuration mb_ddr3_top_1
TRACE::2023-11-29.12:41:53::SCWPlatform::Started preparing the platform 
TRACE::2023-11-29.12:41:53::SCWSystem::Writing the bif file for system config mb_ddr3_top_1
TRACE::2023-11-29.12:41:53::SCWSystem::dir created 
TRACE::2023-11-29.12:41:53::SCWSystem::Writing the bif 
TRACE::2023-11-29.12:41:53::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-29.12:41:53::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-29.12:41:53::SCWPlatform::Completed generating the platform
TRACE::2023-11-29.12:41:53::SCWMssOS::Saving the mss changes C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-29.12:41:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-29.12:41:53::SCWMssOS::Commit changes completed.
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top_1",
	"platHandOff":	"C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top_1",
	"systems":	[{
			"systemName":	"mb_ddr3_top_1",
			"systemDesc":	"mb_ddr3_top_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top_1",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e8",
					"compatibleApp":	"dhrystone",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-29.12:41:53::SCWPlatform::updated the xpfm file.
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::Saving the mss changes C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-29.12:41:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-29.12:41:53::SCWMssOS::Commit changes completed.
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top_1",
	"platHandOff":	"C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top_1",
	"systems":	[{
			"systemName":	"mb_ddr3_top_1",
			"systemDesc":	"mb_ddr3_top_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top_1",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e8",
					"compatibleApp":	"dhrystone",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::Saving the mss changes C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-29.12:41:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-29.12:41:53::SCWMssOS::Commit changes completed.
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top_1",
	"platHandOff":	"C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top_1",
	"systems":	[{
			"systemName":	"mb_ddr3_top_1",
			"systemDesc":	"mb_ddr3_top_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top_1",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e8",
					"compatibleApp":	"dhrystone",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-29.12:41:53::SCWPlatform::Started generating the artifacts platform mb_ddr3_top_1
TRACE::2023-11-29.12:41:53::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-29.12:41:53::SCWPlatform::Started generating the artifacts for system configuration mb_ddr3_top_1
LOG::2023-11-29.12:41:53::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-29.12:41:53::SCWDomain::Generating domain artifcats
TRACE::2023-11-29.12:41:53::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-29.12:41:53::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::Completed writing the mss file at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-29.12:41:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-29.12:41:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-29.12:41:53::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-11-29.12:41:53::SCWMssOS::skipping the bsp build ... 
TRACE::2023-11-29.12:41:53::SCWMssOS::Copying to export directory.
TRACE::2023-11-29.12:41:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-29.12:41:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-29.12:41:53::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-29.12:41:53::SCWSystem::Completed Processing the sysconfig mb_ddr3_top_1
LOG::2023-11-29.12:41:53::SCWPlatform::Completed generating the artifacts for system configuration mb_ddr3_top_1
TRACE::2023-11-29.12:41:53::SCWPlatform::Started preparing the platform 
TRACE::2023-11-29.12:41:53::SCWSystem::Writing the bif file for system config mb_ddr3_top_1
TRACE::2023-11-29.12:41:53::SCWSystem::dir created 
TRACE::2023-11-29.12:41:53::SCWSystem::Writing the bif 
TRACE::2023-11-29.12:41:53::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-29.12:41:53::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-29.12:41:53::SCWPlatform::Completed generating the platform
TRACE::2023-11-29.12:41:53::SCWMssOS::Saving the mss changes C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-29.12:41:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-29.12:41:53::SCWMssOS::Commit changes completed.
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:41:53::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:41:53::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Opened existing hwdb mb_ddr3_top_11
TRACE::2023-11-29.12:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:41:53::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:41:53::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top_1",
	"platHandOff":	"C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top_1",
	"systems":	[{
			"systemName":	"mb_ddr3_top_1",
			"systemDesc":	"mb_ddr3_top_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top_1",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e8",
					"compatibleApp":	"dhrystone",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-29.12:41:53::SCWPlatform::updated the xpfm file.
TRACE::2023-11-29.12:42:07::SCWPlatform::Clearing the existing platform
TRACE::2023-11-29.12:42:07::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-29.12:42:07::SCWMssOS::Removing the swdes entry for  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:07::SCWSystem::Clearing the domains completed.
TRACE::2023-11-29.12:42:07::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform:: Platform location is C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:42:07::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:42:07::SCWPlatform::Removing the HwDB with name C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:42:07::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:42:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-29.12:42:07::SCWPlatform::Opened new HwDB with name mb_ddr3_top_13
TRACE::2023-11-29.12:42:07::SCWReader::Active system found as  mb_ddr3_top_1
TRACE::2023-11-29.12:42:07::SCWReader::Handling sysconfig mb_ddr3_top_1
TRACE::2023-11-29.12:42:07::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-29.12:42:07::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:42:07::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:42:07::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_13
TRACE::2023-11-29.12:42:07::SCWPlatform::Opened existing hwdb mb_ddr3_top_13
TRACE::2023-11-29.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:42:07::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:42:07::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:42:07::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_13
TRACE::2023-11-29.12:42:07::SCWPlatform::Opened existing hwdb mb_ddr3_top_13
TRACE::2023-11-29.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:42:07::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:42:07::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:42:07::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_13
TRACE::2023-11-29.12:42:07::SCWPlatform::Opened existing hwdb mb_ddr3_top_13
TRACE::2023-11-29.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:42:07::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:42:07::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:42:07::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_13
TRACE::2023-11-29.12:42:07::SCWPlatform::Opened existing hwdb mb_ddr3_top_13
TRACE::2023-11-29.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:42:07::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-29.12:42:07::SCWMssOS::No sw design opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:07::SCWMssOS::mss exists loading the mss file  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:07::SCWMssOS::Opened the sw design from mss  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:07::SCWMssOS::Adding the swdes entry C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system_0
TRACE::2023-11-29.12:42:07::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-29.12:42:07::SCWMssOS::Opened the sw design.  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:07::SCWMssOS::Saving the mss changes C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-29.12:42:07::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-29.12:42:07::SCWMssOS::Commit changes completed.
TRACE::2023-11-29.12:42:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-29.12:42:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-29.12:42:07::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:42:07::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:42:07::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_13
TRACE::2023-11-29.12:42:07::SCWPlatform::Opened existing hwdb mb_ddr3_top_13
TRACE::2023-11-29.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:42:07::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:42:07::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:07::SCWReader::No isolation master present  
TRACE::2023-11-29.12:42:13::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:13::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:13::SCWPlatform:: Platform location is C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa
TRACE::2023-11-29.12:42:13::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:42:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:42:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-29.12:42:14::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:42:14::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:42:14::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_13
TRACE::2023-11-29.12:42:14::SCWPlatform::Opened existing hwdb mb_ddr3_top_13
TRACE::2023-11-29.12:42:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:42:14::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:42:14::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:42:14::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_13
TRACE::2023-11-29.12:42:14::SCWPlatform::Opened existing hwdb mb_ddr3_top_13
TRACE::2023-11-29.12:42:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:42:14::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:42:14::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:14::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa
TRACE::2023-11-29.12:42:14::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:42:14::SCWPlatform::update - Opened existing hwdb mb_ddr3_top_14
TRACE::2023-11-29.12:42:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:42:14::SCWMssOS::Saving the mss changes C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-29.12:42:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-29.12:42:14::SCWMssOS::Commit changes completed.
TRACE::2023-11-29.12:42:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-29.12:42:14::SCWMssOS::Removing the swdes entry for  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:14::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:42:14::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:42:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-29.12:42:14::SCWPlatform::Opened new HwDB with name mb_ddr3_top_15
TRACE::2023-11-29.12:42:14::SCWMssOS::Saving the mss changes C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system_0
TRACE::2023-11-29.12:42:14::SCWMssOS::Writing the mss file completed C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:14::SCWMssOS::Commit changes completed.
TRACE::2023-11-29.12:42:14::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:42:14::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:42:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:42:14::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_15
TRACE::2023-11-29.12:42:14::SCWPlatform::Opened existing hwdb mb_ddr3_top_15
TRACE::2023-11-29.12:42:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:42:14::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:42:14::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:42:14::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top_1",
	"platHandOff":	"C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top_1",
	"systems":	[{
			"systemName":	"mb_ddr3_top_1",
			"systemDesc":	"mb_ddr3_top_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top_1",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e81",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-29.12:42:49::SCWMssOS::cleaning the bsp 
TRACE::2023-11-29.12:42:49::SCWMssOS::System Command Ran  C: & cd  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-29.12:42:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-11-29.12:42:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2023-11-29.12:42:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-11-29.12:42:50::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-11-29.12:42:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-11-29.12:42:50::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-11-29.12:43:08::SCWPlatform::Started generating the artifacts platform mb_ddr3_top_1
TRACE::2023-11-29.12:43:08::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-29.12:43:08::SCWPlatform::Started generating the artifacts for system configuration mb_ddr3_top_1
LOG::2023-11-29.12:43:08::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-29.12:43:08::SCWSystem::Not a boot domain 
LOG::2023-11-29.12:43:08::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-29.12:43:08::SCWDomain::Generating domain artifcats
TRACE::2023-11-29.12:43:08::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-29.12:43:08::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-29.12:43:08::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:43:08::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:43:08::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:43:08::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:43:08::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:43:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:43:08::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_15
TRACE::2023-11-29.12:43:08::SCWPlatform::Opened existing hwdb mb_ddr3_top_15
TRACE::2023-11-29.12:43:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:43:08::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:43:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:43:08::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:43:08::SCWMssOS::Completed writing the mss file at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-29.12:43:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:43:08::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-29.12:43:10::SCWMssOS::doing bsp build ... 
TRACE::2023-11-29.12:43:10::SCWMssOS::System Command Ran  C: & cd  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-29.12:43:10::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-29.12:43:10::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-29.12:43:10::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2023-11-29.12:43:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-29.12:43:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-29.12:43:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2023-11-29.12:43:10::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2023-11-29.12:43:10::SCWMssOS::tterns"

TRACE::2023-11-29.12:43:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-11-29.12:43:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-29.12:43:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2023-11-29.12:43:11::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-29.12:43:11::SCWMssOS::atterns"

TRACE::2023-11-29.12:43:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-29.12:43:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-29.12:43:11::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multip
TRACE::2023-11-29.12:43:11::SCWMssOS::ly-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-29.12:43:11::SCWMssOS::ute-patterns"

TRACE::2023-11-29.12:43:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-29.12:43:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-29.12:43:11::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2023-11-29.12:43:11::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-29.12:43:11::SCWMssOS::patterns"

TRACE::2023-11-29.12:43:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-29.12:43:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-29.12:43:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2023-11-29.12:43:11::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-29.12:43:11::SCWMssOS::e-patterns"

TRACE::2023-11-29.12:43:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-29.12:43:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-29.12:43:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2023-11-29.12:43:11::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2023-11-29.12:43:11::SCWMssOS::rns"

TRACE::2023-11-29.12:43:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-11-29.12:43:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-29.12:43:11::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2023-11-29.12:43:11::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2023-11-29.12:43:11::SCWMssOS::erns"

TRACE::2023-11-29.12:43:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-29.12:43:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-29.12:43:11::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-
TRACE::2023-11-29.12:43:11::SCWMssOS::high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-29.12:43:11::SCWMssOS::-patterns"

TRACE::2023-11-29.12:43:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-29.12:43:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-29.12:43:11::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2023-11-29.12:43:11::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2023-11-29.12:43:11::SCWMssOS::terns"

TRACE::2023-11-29.12:43:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-29.12:43:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-29.12:43:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2023-11-29.12:43:12::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-29.12:43:12::SCWMssOS::atterns"

TRACE::2023-11-29.12:43:15::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-29.12:43:16::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-29.12:43:16::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-29.12:43:16::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-29.12:43:16::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-29.12:43:16::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-29.12:43:16::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-29.12:43:16::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-29.12:43:16::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-29.12:43:16::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-29.12:43:16::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-29.12:43:16::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-29.12:43:16::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-29.12:43:16::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-29.12:43:16::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-29.12:43:16::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o 
TRACE::2023-11-29.12:43:16::SCWMssOS::microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf
TRACE::2023-11-29.12:43:16::SCWMssOS::.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testm
TRACE::2023-11-29.12:43:16::SCWMssOS::em.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0
TRACE::2023-11-29.12:43:16::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze
TRACE::2023-11-29.12:43:16::SCWMssOS::_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr
TRACE::2023-11-29.12:43:16::SCWMssOS::_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xt
TRACE::2023-11-29.12:43:16::SCWMssOS::mrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xua
TRACE::2023-11-29.12:43:16::SCWMssOS::rtlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaz
TRACE::2023-11-29.12:43:16::SCWMssOS::e_0/lib/xuartlite_stats.o

TRACE::2023-11-29.12:43:16::SCWMssOS::'Finished building libraries'

TRACE::2023-11-29.12:43:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-29.12:43:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-29.12:43:16::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-29.12:43:16::SCWSystem::Completed Processing the sysconfig mb_ddr3_top_1
LOG::2023-11-29.12:43:16::SCWPlatform::Completed generating the artifacts for system configuration mb_ddr3_top_1
TRACE::2023-11-29.12:43:16::SCWPlatform::Started preparing the platform 
TRACE::2023-11-29.12:43:16::SCWSystem::Writing the bif file for system config mb_ddr3_top_1
TRACE::2023-11-29.12:43:16::SCWSystem::dir created 
TRACE::2023-11-29.12:43:16::SCWSystem::Writing the bif 
TRACE::2023-11-29.12:43:16::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-29.12:43:16::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-29.12:43:16::SCWPlatform::Completed generating the platform
TRACE::2023-11-29.12:43:16::SCWMssOS::Saving the mss changes C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:43:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system_0
TRACE::2023-11-29.12:43:16::SCWMssOS::Writing the mss file completed C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:43:16::SCWMssOS::Commit changes completed.
TRACE::2023-11-29.12:43:16::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:43:16::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:43:16::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:43:16::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:43:16::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:43:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:43:16::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_15
TRACE::2023-11-29.12:43:16::SCWPlatform::Opened existing hwdb mb_ddr3_top_15
TRACE::2023-11-29.12:43:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:43:16::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:43:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:43:16::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:43:16::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top_1",
	"platHandOff":	"C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top_1",
	"systems":	[{
			"systemName":	"mb_ddr3_top_1",
			"systemDesc":	"mb_ddr3_top_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top_1",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-29.12:43:16::SCWPlatform::updated the xpfm file.
TRACE::2023-11-29.12:43:16::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:43:16::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:43:16::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:43:16::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.12:43:16::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.12:43:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.12:43:16::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_15
TRACE::2023-11-29.12:43:16::SCWPlatform::Opened existing hwdb mb_ddr3_top_15
TRACE::2023-11-29.12:43:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.12:43:16::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.12:43:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||
C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2023-11-29.12:43:16::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:22::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:22::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:22::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:22::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:22::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-29.14:22:23::SCWPlatform::Opened new HwDB with name mb_ddr3_top
TRACE::2023-11-29.14:22:23::SCWReader::Active system found as  mb_ddr3_top_1
TRACE::2023-11-29.14:22:23::SCWReader::Handling sysconfig mb_ddr3_top_1
TRACE::2023-11-29.14:22:23::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-29.14:22:23::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:23::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:23::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top
TRACE::2023-11-29.14:22:23::SCWPlatform::Opened existing hwdb mb_ddr3_top
TRACE::2023-11-29.14:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:22:23::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:23::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:23::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top
TRACE::2023-11-29.14:22:23::SCWPlatform::Opened existing hwdb mb_ddr3_top
TRACE::2023-11-29.14:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:22:23::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:23::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:23::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top
TRACE::2023-11-29.14:22:23::SCWPlatform::Opened existing hwdb mb_ddr3_top
TRACE::2023-11-29.14:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:22:23::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:23::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:23::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top
TRACE::2023-11-29.14:22:23::SCWPlatform::Opened existing hwdb mb_ddr3_top
TRACE::2023-11-29.14:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:22:23::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-29.14:22:23::SCWMssOS::No sw design opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:23::SCWMssOS::mss exists loading the mss file  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:23::SCWMssOS::Opened the sw design from mss  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:23::SCWMssOS::Adding the swdes entry C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-29.14:22:23::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-29.14:22:23::SCWMssOS::Opened the sw design.  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:23::SCWMssOS::Saving the mss changes C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-29.14:22:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-29.14:22:23::SCWMssOS::Commit changes completed.
TRACE::2023-11-29.14:22:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-29.14:22:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-29.14:22:23::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:23::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:23::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top
TRACE::2023-11-29.14:22:23::SCWPlatform::Opened existing hwdb mb_ddr3_top
TRACE::2023-11-29.14:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:22:23::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-29.14:22:23::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:23::SCWReader::No isolation master present  
TRACE::2023-11-29.14:22:23::SCWMssOS::cleaning the bsp 
TRACE::2023-11-29.14:22:23::SCWMssOS::System Command Ran  C: & cd  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-29.14:22:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-11-29.14:22:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2023-11-29.14:22:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-11-29.14:22:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-11-29.14:22:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-11-29.14:22:24::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-11-29.14:22:30::SCWPlatform::Clearing the existing platform
TRACE::2023-11-29.14:22:30::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-29.14:22:30::SCWMssOS::Removing the swdes entry for  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:30::SCWSystem::Clearing the domains completed.
TRACE::2023-11-29.14:22:30::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform:: Platform location is C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:30::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:30::SCWPlatform::Removing the HwDB with name C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:30::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-29.14:22:30::SCWPlatform::Opened new HwDB with name mb_ddr3_top_0
TRACE::2023-11-29.14:22:30::SCWReader::Active system found as  mb_ddr3_top_1
TRACE::2023-11-29.14:22:30::SCWReader::Handling sysconfig mb_ddr3_top_1
TRACE::2023-11-29.14:22:30::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-29.14:22:30::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:30::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:30::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2023-11-29.14:22:30::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2023-11-29.14:22:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:22:30::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:30::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:30::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2023-11-29.14:22:30::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2023-11-29.14:22:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:22:30::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:30::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:30::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2023-11-29.14:22:30::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2023-11-29.14:22:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:22:30::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:30::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:30::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2023-11-29.14:22:30::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2023-11-29.14:22:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:22:30::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-29.14:22:30::SCWMssOS::No sw design opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:30::SCWMssOS::mss exists loading the mss file  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:30::SCWMssOS::Opened the sw design from mss  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:30::SCWMssOS::Adding the swdes entry C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-29.14:22:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-29.14:22:30::SCWMssOS::Opened the sw design.  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:30::SCWMssOS::Saving the mss changes C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-29.14:22:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-29.14:22:30::SCWMssOS::Commit changes completed.
TRACE::2023-11-29.14:22:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-29.14:22:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-29.14:22:30::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:30::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:30::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2023-11-29.14:22:30::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2023-11-29.14:22:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:22:30::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-29.14:22:30::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:30::SCWReader::No isolation master present  
TRACE::2023-11-29.14:22:33::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:33::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:33::SCWPlatform:: Platform location is C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa
TRACE::2023-11-29.14:22:33::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:22:34::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-29.14:22:34::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:34::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:34::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2023-11-29.14:22:34::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2023-11-29.14:22:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:22:34::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:34::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:34::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2023-11-29.14:22:34::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2023-11-29.14:22:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:22:34::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-29.14:22:34::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:34::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa
TRACE::2023-11-29.14:22:34::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/tempdsa/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:34::SCWPlatform::update - Opened existing hwdb mb_ddr3_top_1
TRACE::2023-11-29.14:22:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:22:34::SCWMssOS::Saving the mss changes C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-29.14:22:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-29.14:22:34::SCWMssOS::Commit changes completed.
TRACE::2023-11-29.14:22:34::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-29.14:22:34::SCWMssOS::Removing the swdes entry for  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:34::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:34::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-29.14:22:34::SCWPlatform::Opened new HwDB with name mb_ddr3_top_2
TRACE::2023-11-29.14:22:34::SCWMssOS::Saving the mss changes C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-29.14:22:34::SCWMssOS::Writing the mss file completed C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:34::SCWMssOS::Commit changes completed.
TRACE::2023-11-29.14:22:34::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:22:34::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:22:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:22:34::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_2
TRACE::2023-11-29.14:22:34::SCWPlatform::Opened existing hwdb mb_ddr3_top_2
TRACE::2023-11-29.14:22:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:22:34::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-29.14:22:34::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:22:34::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top_1",
	"platHandOff":	"C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top_1",
	"systems":	[{
			"systemName":	"mb_ddr3_top_1",
			"systemDesc":	"mb_ddr3_top_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top_1",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e81",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-29.14:23:17::SCWMssOS::cleaning the bsp 
TRACE::2023-11-29.14:23:17::SCWMssOS::System Command Ran  C: & cd  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-29.14:23:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-11-29.14:23:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2023-11-29.14:23:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-11-29.14:23:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-11-29.14:23:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-11-29.14:23:18::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-11-29.14:23:26::SCWPlatform::Started generating the artifacts platform mb_ddr3_top_1
TRACE::2023-11-29.14:23:26::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-29.14:23:26::SCWPlatform::Started generating the artifacts for system configuration mb_ddr3_top_1
LOG::2023-11-29.14:23:26::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-29.14:23:26::SCWSystem::Not a boot domain 
LOG::2023-11-29.14:23:26::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-29.14:23:26::SCWDomain::Generating domain artifcats
TRACE::2023-11-29.14:23:26::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-29.14:23:26::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-29.14:23:26::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:23:26::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:23:26::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:23:26::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:23:26::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:23:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:23:26::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_2
TRACE::2023-11-29.14:23:26::SCWPlatform::Opened existing hwdb mb_ddr3_top_2
TRACE::2023-11-29.14:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:23:26::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:23:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-29.14:23:26::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:23:26::SCWMssOS::Completed writing the mss file at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-29.14:23:26::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:23:26::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-29.14:23:29::SCWMssOS::doing bsp build ... 
TRACE::2023-11-29.14:23:29::SCWMssOS::System Command Ran  C: & cd  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-29.14:23:29::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-29.14:23:29::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-29.14:23:29::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2023-11-29.14:23:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-29.14:23:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-29.14:23:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2023-11-29.14:23:29::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2023-11-29.14:23:29::SCWMssOS::tterns"

TRACE::2023-11-29.14:23:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-11-29.14:23:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-29.14:23:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2023-11-29.14:23:29::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-29.14:23:29::SCWMssOS::atterns"

TRACE::2023-11-29.14:23:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-29.14:23:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-29.14:23:30::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multip
TRACE::2023-11-29.14:23:30::SCWMssOS::ly-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-29.14:23:30::SCWMssOS::ute-patterns"

TRACE::2023-11-29.14:23:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-29.14:23:30::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-29.14:23:30::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2023-11-29.14:23:30::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-29.14:23:30::SCWMssOS::patterns"

TRACE::2023-11-29.14:23:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-29.14:23:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-29.14:23:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2023-11-29.14:23:30::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-29.14:23:30::SCWMssOS::e-patterns"

TRACE::2023-11-29.14:23:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-29.14:23:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-29.14:23:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2023-11-29.14:23:31::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2023-11-29.14:23:31::SCWMssOS::rns"

TRACE::2023-11-29.14:23:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-11-29.14:23:31::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-29.14:23:31::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2023-11-29.14:23:31::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2023-11-29.14:23:31::SCWMssOS::erns"

TRACE::2023-11-29.14:23:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-29.14:23:31::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-29.14:23:31::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-
TRACE::2023-11-29.14:23:31::SCWMssOS::high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-29.14:23:31::SCWMssOS::-patterns"

TRACE::2023-11-29.14:23:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-29.14:23:31::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-29.14:23:31::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2023-11-29.14:23:31::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2023-11-29.14:23:31::SCWMssOS::terns"

TRACE::2023-11-29.14:23:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-29.14:23:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-29.14:23:31::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2023-11-29.14:23:31::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-29.14:23:31::SCWMssOS::atterns"

TRACE::2023-11-29.14:23:38::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-29.14:23:38::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-29.14:23:38::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-29.14:23:38::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-29.14:23:38::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-29.14:23:38::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-29.14:23:38::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-29.14:23:38::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-29.14:23:38::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-29.14:23:38::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-29.14:23:38::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-29.14:23:38::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-29.14:23:38::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-29.14:23:38::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-29.14:23:38::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-29.14:23:38::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o 
TRACE::2023-11-29.14:23:38::SCWMssOS::microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf
TRACE::2023-11-29.14:23:38::SCWMssOS::.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testm
TRACE::2023-11-29.14:23:38::SCWMssOS::em.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0
TRACE::2023-11-29.14:23:38::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze
TRACE::2023-11-29.14:23:38::SCWMssOS::_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr
TRACE::2023-11-29.14:23:38::SCWMssOS::_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xt
TRACE::2023-11-29.14:23:38::SCWMssOS::mrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xua
TRACE::2023-11-29.14:23:38::SCWMssOS::rtlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaz
TRACE::2023-11-29.14:23:38::SCWMssOS::e_0/lib/xuartlite_stats.o

TRACE::2023-11-29.14:23:39::SCWMssOS::'Finished building libraries'

TRACE::2023-11-29.14:23:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-29.14:23:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-29.14:23:39::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-29.14:23:39::SCWSystem::Completed Processing the sysconfig mb_ddr3_top_1
LOG::2023-11-29.14:23:39::SCWPlatform::Completed generating the artifacts for system configuration mb_ddr3_top_1
TRACE::2023-11-29.14:23:39::SCWPlatform::Started preparing the platform 
TRACE::2023-11-29.14:23:39::SCWSystem::Writing the bif file for system config mb_ddr3_top_1
TRACE::2023-11-29.14:23:39::SCWSystem::dir created 
TRACE::2023-11-29.14:23:39::SCWSystem::Writing the bif 
TRACE::2023-11-29.14:23:39::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-29.14:23:39::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-29.14:23:39::SCWPlatform::Completed generating the platform
TRACE::2023-11-29.14:23:39::SCWMssOS::Saving the mss changes C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:23:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-29.14:23:39::SCWMssOS::Writing the mss file completed C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:23:39::SCWMssOS::Commit changes completed.
TRACE::2023-11-29.14:23:39::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:23:39::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:23:39::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:23:39::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:23:39::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:23:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:23:39::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_2
TRACE::2023-11-29.14:23:39::SCWPlatform::Opened existing hwdb mb_ddr3_top_2
TRACE::2023-11-29.14:23:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:23:39::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:23:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-29.14:23:39::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:23:39::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top_1",
	"platHandOff":	"C:/Users/klok1/Documents/ECE385_DDR3/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top_1",
	"systems":	[{
			"systemName":	"mb_ddr3_top_1",
			"systemDesc":	"mb_ddr3_top_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top_1",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-29.14:23:39::SCWPlatform::updated the xpfm file.
TRACE::2023-11-29.14:23:39::SCWPlatform::Trying to open the hw design at C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:23:39::SCWPlatform::DSA given C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:23:39::SCWPlatform::DSA absoulate path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:23:39::SCWPlatform::DSA directory C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw
TRACE::2023-11-29.14:23:39::SCWPlatform:: Platform Path C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/hw/mb_ddr3_top.xsa
TRACE::2023-11-29.14:23:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-29.14:23:39::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_2
TRACE::2023-11-29.14:23:39::SCWPlatform::Opened existing hwdb mb_ddr3_top_2
TRACE::2023-11-29.14:23:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-29.14:23:39::SCWMssOS::Checking the sw design at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-29.14:23:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-29.14:23:39::SCWMssOS::Sw design exists and opened at  C:/Users/klok1/Documents/ECE385_DDR3/workspace/mb_ddr3_top_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
