Learning how to write verilog testbench and pattern
