// Seed: 239676896
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    input  id_2,
    output id_3
);
  type_0 id_4 (
      .id_0(1),
      .id_1(id_0),
      .id_2("")
  );
  assign id_3 = 1;
  logic id_5;
  logic id_6;
endmodule
