Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Mosenia, A., SUR-KOLAY, S., Raghunathan, A., Jha, N.","DISASTER: Dedicated Intelligent Security Attacks on Sensor-triggered Emergency Responses",2017,"IEEE Transactions on Multi-Scale Computing Systems",,,,"","",,,10.1109/TMSCS.2017.2720660,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023755815&doi=10.1109%2fTMSCS.2017.2720660&partnerID=40&md5=cebd5e8a22945f7251d5a60ea985c550",Article in Press,Scopus,2-s2.0-85023755815
"Venkataramani, S., Ranjan, A., Banerjee, S., Das, D., Avancha, S., Jagannathan, A., Durg, A., Nagaraj, D., Kaul, B., Dubey, P., Raghunathan, A.","Scaledeep: A scalable compute architecture for learning and evaluating deep networks",2017,"Proceedings - International Symposium on Computer Architecture","Part F128643",,,"13","26",,,10.1145/3079856.3080244,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025708035&doi=10.1145%2f3079856.3080244&partnerID=40&md5=b34ca384be7ddd0ef56283729ae7f438",Conference Paper,Scopus,2-s2.0-85025708035
"Panda, P., Venkataramani, S., Sengupta, A., Raghunathan, A., Roy, K.","Energy-Efficient Object Detection Using Semantic Decomposition",2017,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,,10.1109/TVLSI.2017.2707077,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023743181&doi=10.1109%2fTVLSI.2017.2707077&partnerID=40&md5=a087dbf60ed5af38ccbed077f67051f3",Article in Press,Scopus,2-s2.0-85023743181
"Wang, J.-P., Sapatnekar, S.S., Kim, C.H., Crowell, P., Koester, S., Datta, S., Roy, K., Raghunathan, A., Hu, X.S., Niemier, M., Naeemi, A., Chien, C.-L., Ross, C., Kawakami, R.","A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited",2017,"Proceedings - Design Automation Conference","Part 128280",, 16,"","",,,10.1145/3061639.3072942,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023639883&doi=10.1145%2f3061639.3072942&partnerID=40&md5=b4bc59a3c597f6aff0490c495428297b",Conference Paper,Scopus,2-s2.0-85023639883
"Sen, S., Venkataramani, S., Raghunathan, A.","Approximate computing for spiking neural networks",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7926981,"193","198",,,10.23919/DATE.2017.7926981,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020173935&doi=10.23919%2fDATE.2017.7926981&partnerID=40&md5=cbce574a9f3c692c6614855169778339",Conference Paper,Scopus,2-s2.0-85020173935
"Ranjan, A., Venkataramani, S., Pajouhi, Z., Venkatesan, R., Roy, K., Raghunathan, A.","STAxCache: An approximate, energy efficient STT-MRAM cache",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927016,"356","361",,,10.23919/DATE.2017.7927016,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020230851&doi=10.23919%2fDATE.2017.7927016&partnerID=40&md5=64ef3a3ec3abcd99ef09874a9653a152",Conference Paper,Scopus,2-s2.0-85020230851
"Mosenia, A., Sur-Kolay, S., Raghunathan, A., Jha, N.K.","CABA: Continuous Authentication Based on BioAura",2017,"IEEE Transactions on Computers","66","5", 7723816,"759","772",,1,10.1109/TC.2016.2622262,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018499378&doi=10.1109%2fTC.2016.2622262&partnerID=40&md5=9d8313fb2100e61ed2e3a95f75fe5ff8",Article,Scopus,2-s2.0-85018499378
"Gala, N., Venkataramani, S., Raghunathan, A., Kamakoti, V.","Approximate Error Detection With Stochastic Checkers",2017,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,,10.1109/TVLSI.2017.2684816,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85017092172&doi=10.1109%2fTVLSI.2017.2684816&partnerID=40&md5=ce6be2f04d4c9752cbb32a51d9880e0d",Article in Press,Scopus,2-s2.0-85017092172
"Mosenia, A., Sur-Kolay, S., Raghunathan, A., Jha, N.K.","Wearable Medical Sensor-Based System Design: A Survey",2017,"IEEE Transactions on Multi-Scale Computing Systems","3","2", 7870697,"124","138",,,10.1109/TMSCS.2017.2675888,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021288204&doi=10.1109%2fTMSCS.2017.2675888&partnerID=40&md5=58a9d5fb64741e25373ed621c33bc675",Article,Scopus,2-s2.0-85021288204
"Raha, A., Venkataramani, S., Raghunathan, V., Raghunathan, A.","Energy-Efficient Reduce-and-Rank Using Input-Adaptive Approximations",2017,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","25","2", 7536634,"462","475",,,10.1109/TVLSI.2016.2586379,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84981717487&doi=10.1109%2fTVLSI.2016.2586379&partnerID=40&md5=ddb18e24d97297f00d64883f6d0bad95",Article,Scopus,2-s2.0-84981717487
"Sabne, A., Wang, X., Kisner, S., Bouman, C., Raghunathan, A., Midkiff, S.","Model-based iterative CT image reconstruction on GPUs",2017,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP",,,,"207","220",,,10.1145/3018743.3018765,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85014427823&doi=10.1145%2f3018743.3018765&partnerID=40&md5=fa21772bafb55ef8e389531d275fc544",Conference Paper,Scopus,2-s2.0-85014427823
"Kim, Y., Raghunathan, V., Raghunathan, A.","Design and Management of Battery-Supercapacitor Hybrid Electrical Energy Storage Systems for Regulation Services",2017,"IEEE Transactions on Multi-Scale Computing Systems","3","1", 7740844,"12","24",,1,10.1109/TMSCS.2016.2627543,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016328813&doi=10.1109%2fTMSCS.2016.2627543&partnerID=40&md5=0609910a96fffa77eeb1fc1b02d9ff09",Conference Paper,Scopus,2-s2.0-85016328813
"Kozhikkottu, V.J., Venkatesan, R., Raghunathan, A., Dey, S.","Emulation-Based Analysis of System-on-Chip Performance under Variations",2016,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","24","12", 7462301,"3401","3414",,,10.1109/TVLSI.2016.2551243,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84999277978&doi=10.1109%2fTVLSI.2016.2551243&partnerID=40&md5=806f0bf2c7dd6eee3f10648c1a30f790",Article,Scopus,2-s2.0-84999277978
"Goud, A.A., Venkatesan, R., Raghunathan, A., Roy, K.","Asymmetric underlapped FinFETs for near- and super-threshold logic at sub-10nm technology nodes",2016,"ACM Journal on Emerging Technologies in Computing Systems","13","2", 23,"","",,,10.1145/2967615,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84997079668&doi=10.1145%2f2967615&partnerID=40&md5=8a9356aedc318cbffd10d7a8fecb4e4d",Article,Scopus,2-s2.0-84997079668
"Pajouhi, Z., Fong, X., Raghunathan, A., Roy, K.","Yield, area, and energy optimization in STT-MRAMs using failure-aware ECC",2016,"ACM Journal on Emerging Technologies in Computing Systems","13","2", 20,"","",,,10.1145/2934685,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84997503406&doi=10.1145%2f2934685&partnerID=40&md5=285151c36478c4e524f1ff2fcbafb578",Article,Scopus,2-s2.0-84997503406
"Liu, J., Venkataramani, S., Venkatakrishnan, S.V., Pan, Y., Bouman, C.A., Raghunathan, A.","EMBIRA: An Accelerator for Model-Based Iterative Reconstruction",2016,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","24","11", 7463037,"3243","3256",,,10.1109/TVLSI.2016.2551204,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84966283609&doi=10.1109%2fTVLSI.2016.2551204&partnerID=40&md5=cc5de41d8ad48be13eaf9696e2d0ffb5",Article,Scopus,2-s2.0-84966283609
"Fong, X., Kim, Y., Venkatesan, R., Choday, S.H., Raghunathan, A., Roy, K.","Spin-Transfer Torque Memories: Devices, Circuits, and Systems",2016,"Proceedings of the IEEE","104","7", 7448833,"1449","1488",,5,10.1109/JPROC.2016.2521712,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979492277&doi=10.1109%2fJPROC.2016.2521712&partnerID=40&md5=c91f7373239a8420d75212e38ecd08df",Review,Scopus,2-s2.0-84979492277
"Kim, Y., Venkataramani, S., Roy, K., Raghunathan, A.","Designing approximate circuits using clock overgating",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a15,"","",,2,10.1145/2897937.2898005,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977090582&doi=10.1145%2f2897937.2898005&partnerID=40&md5=568c5a36bd4de2308eba9b83b7363ee2",Conference Paper,Scopus,2-s2.0-84977090582
"Panda, P., Sengupta, A., Sarwar, S.S., Srinivasan, G., Venkataramani, S., Raghunathan, A., Roy, K.","Invited - Cross-layer approximations for neuromorphic computing: From devices to circuits and systems",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a98,"","",,,10.1145/2897937.2905009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977079250&doi=10.1145%2f2897937.2905009&partnerID=40&md5=ba1392c16479c062be61a10d5e76c875",Conference Paper,Scopus,2-s2.0-84977079250
"Roy, K., Jung, B., Peroulis, D., Raghunathan, A.","Integrated Systems in the More-Than-Moore Era: Designing Low-Cost Energy-Efficient Systems Using Heterogeneous Components",2016,"IEEE Design and Test","33","3", 5765911,"56","65",,2,10.1109/MDT.2011.49,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84968724585&doi=10.1109%2fMDT.2011.49&partnerID=40&md5=6bf85a0eb7f6c5623d4d0e74cbc0c478",Article,Scopus,2-s2.0-84968724585
"Jain, S., Venkataramani, S., Raghunathan, A.","Approximation through logic isolation for the design of quality configurable circuits",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459384,"612","617",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973641583&partnerID=40&md5=d6708da7143cfb14d4a44c77ef923c6a",Conference Paper,Scopus,2-s2.0-84973641583
"Sarwar, S.S., Venkataramani, S., Raghunathan, A., Roy, K.","Multiplier-less Artificial Neurons exploiting error resiliency for energy-efficient neural computing",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459295,"145","150",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973657640&partnerID=40&md5=b520fa99e73cc671badcb4b98de18429",Conference Paper,Scopus,2-s2.0-84973657640
"Venkatesan, R., Kozhikkottu, V.J., Sharad, M., Augustine, C., Raychowdhury, A., Roy, K., Raghunathan, A.","Cache Design with Domain Wall Memory",2016,"IEEE Transactions on Computers","65","4", 7349153,"1010","1024",,3,10.1109/TC.2015.2506581,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963500353&doi=10.1109%2fTC.2015.2506581&partnerID=40&md5=f9fc7179edb5b89d1de9dc730657a71c",Article,Scopus,2-s2.0-84963500353
"Sengupta, A., Panda, P., Raghunathan, A., Roy, K.","Neuromorphic Computing Enabled by Spin-Transfer Torque Devices",2016,"Proceedings of the IEEE International Conference on VLSI Design","2016-March",, 7434921,"32","37",,,10.1109/VLSID.2016.117,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964577510&doi=10.1109%2fVLSID.2016.117&partnerID=40&md5=1f855a5c21ee4747454f586748bdfdd0",Conference Paper,Scopus,2-s2.0-84964577510
"Venkataramani, S., Roy, K., Raghunathan, A.","Efficient embedded learning for IoT devices",2016,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","25-28-January-2016",, 7428029,"308","311",,1,10.1109/ASPDAC.2016.7428029,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84996956262&doi=10.1109%2fASPDAC.2016.7428029&partnerID=40&md5=7147861df1f662a353e6151ed9d10bcb",Conference Paper,Scopus,2-s2.0-84996956262
"Akkala, A.G., Venkatesan, R., Raghunathan, A., Roy, K.","Asymmetric Underlapped Sub-10-nm n-FinFETs for High-Speed and Low-Leakage 6T SRAMs",2016,"IEEE Transactions on Electron Devices","63","3", 7378931,"1034","1040",,3,10.1109/TED.2015.2512227,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954162451&doi=10.1109%2fTED.2015.2512227&partnerID=40&md5=ddf4f87e5b1ef1ddd858a037de364f41",Article,Scopus,2-s2.0-84954162451
"Fong, X., Venkatesan, R., Lee, D., Raghunathan, A., Roy, K.","Embedding read-only memory in spin-transfer torque MRAM-based on-chip caches",2016,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","24","3", 2439733,"992","1002",,1,10.1109/TVLSI.2015.2439733,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933567743&doi=10.1109%2fTVLSI.2015.2439733&partnerID=40&md5=2198c407595e4bf9155ffee041ec895f",Article,Scopus,2-s2.0-84933567743
"Wang, X., Sabne, A., Kisner, S., Raghunathan, A., Bouman, C., Midkiff, S.","High performance model based image reconstruction",2016,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP","12-16-March-2016",, 2,"","",,2,10.1145/2851141.2851163,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963769016&doi=10.1145%2f2851141.2851163&partnerID=40&md5=687529b5b487dfd78942f789560fb99f",Conference Paper,Scopus,2-s2.0-84963769016
"Mohsen Nia, A., Sur-Kolay, S., Raghunathan, A., Jha, N.K.","Physiological Information Leakage: A New Frontier in Health Information Security",2016,"IEEE Transactions on Emerging Topics in Computing","4","3", 7273876,"321","334",,2,10.1109/TETC.2015.2478003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84986557919&doi=10.1109%2fTETC.2015.2478003&partnerID=40&md5=7eb15e4e507291d606e871408af964e6",Review,Scopus,2-s2.0-84986557919
"Fong, X., Kim, Y., Yogendra, K., Fan, D., Sengupta, A., Raghunathan, A., Roy, K.","Spin-Transfer Torque Devices for Logic and Memory: Prospects and Perspectives",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","1", 7295574,"1","22",,15,10.1109/TCAD.2015.2481793,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961737548&doi=10.1109%2fTCAD.2015.2481793&partnerID=40&md5=a3ef0679152841b2074910f622cc9837",Article,Scopus,2-s2.0-84961737548
"Fan, D., Shim, Y., Raghunathan, A., Roy, K.","STT-SNN: A Spin-Transfer-Torque Based Soft-Limiting Non-Linear Neuron for Low-Power Artificial Neural Networks",2015,"IEEE Transactions on Nanotechnology","14","6", 7113894,"1013","1023",,8,10.1109/TNANO.2015.2437902,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942344133&doi=10.1109%2fTNANO.2015.2437902&partnerID=40&md5=9f9549d279891e3cde1a556e0acfa2d7",Article,Scopus,2-s2.0-84942344133
"Mozaffari-Kermani, M., Sur-Kolay, S., Raghunathan, A., Jha, N.K.","Systematic poisoning attacks on and defenses for machine learning in healthcare",2015,"IEEE Journal of Biomedical and Health Informatics","19","6", 6868201,"1893","1905",,3,10.1109/JBHI.2014.2344095,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959182554&doi=10.1109%2fJBHI.2014.2344095&partnerID=40&md5=85ee9188dd18277e4fbe652ddf9daac2",Article,Scopus,2-s2.0-84959182554
"Roy, K., Raghunathan, A.","Approximate computing: An energy-efficient computing technique for error resilient applications",2015,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","07-10-July-2015",, 7309615,"473","475",,3,10.1109/ISVLSI.2015.130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957035536&doi=10.1109%2fISVLSI.2015.130&partnerID=40&md5=10ddab7b46b7178554787329dc1a4808",Conference Paper,Scopus,2-s2.0-84957035536
"Kozhikkottu, V., Venkataramani, S., Raghunathan, A., Dey, S.","Variation tolerant design of a vector processor for recognition, mining and synthesis?",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-October",, 7298256,"239","244",,,10.1145/2627369.2627636,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953383789&doi=10.1145%2f2627369.2627636&partnerID=40&md5=b48b22b2cd633e7fccf05eec1d75133a",Conference Paper,Scopus,2-s2.0-84953383789
"Venkataramani, S., Ranjan, A., Roy, K., Raghunathan, A.","AxNN: Energy-efficient neuromorphic systems using approximate computing",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-October",, 7298218,"27","32",,6,10.1145/2627369.2627613,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953384046&doi=10.1145%2f2627369.2627613&partnerID=40&md5=e552bd33a9fe0ddb6cafc554fd61aaf9",Conference Paper,Scopus,2-s2.0-84953384046
"Chippa, V.K., Venkataramani, S., Roy, K., Raghunathan, A.","StoRM: A Stochastic Recognition and Mining processor",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-October",, 7298220,"39","44",,3,10.1145/2627369.2627645,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953375115&doi=10.1145%2f2627369.2627645&partnerID=40&md5=dc4836de1a4da83a78e23fab27b5da1e",Conference Paper,Scopus,2-s2.0-84953375115
"Ramasubramanian, S.G., Venkatesan, R., Sharad, M., Roy, K., Raghunathan, A.","SPINDLE: SPINtronic Deep Learning Engine for large-scale neuromorphic computing",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-October",, 7298216,"15","20",,3,10.1145/2627369.2627625,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953374123&doi=10.1145%2f2627369.2627625&partnerID=40&md5=d10f37c32ac0f82a996403d0075c003e",Conference Paper,Scopus,2-s2.0-84953374123
"Pajouhi, Z., Venkataramani, S., Yogendra, K., Raghunathan, A., Roy, K.","Exploring Spin-Transfer-Torque Devices for Logic Applications",2015,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","34","9", 7061414,"1441","1454",,3,10.1109/TCAD.2015.2413852,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84940052479&doi=10.1109%2fTCAD.2015.2413852&partnerID=40&md5=cd7400fcd34849877cbbf9c82ab5d7a5",Article,Scopus,2-s2.0-84940052479
"Venkataramani, S., Chakradhar, S.T., Roy, K., Raghunathan, A.","Approximate computing and the quest for computing efficiency",2015,"Proceedings - Design Automation Conference","2015-June",, a120,"","",,16,10.1145/2744769.2751163,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951732025&doi=10.1145%2f2744769.2751163&partnerID=40&md5=e06d1b2ed297e6cab5ec2b866950c808",Conference Paper,Scopus,2-s2.0-84951732025
"Venkataramani, S., Raghunathan, A., Liu, J., Shoaib, M.","Scalable-effort classifiers for energy-efficient machine learning",2015,"Proceedings - Design Automation Conference","2015-June",, a67,"","",,12,10.1145/2744769.2744904,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951863284&doi=10.1145%2f2744769.2744904&partnerID=40&md5=768d4e2ce624648dc19fc7257b2f5e7b",Conference Paper,Scopus,2-s2.0-84951863284
"Mirtar, A., Dey, S., Raghunathan, A.","Joint work and voltage/frequency scaling for quality-optimized dynamic thermal management",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","6", 6887324,"1017","1030",,,10.1109/TVLSI.2014.2333741,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84930504185&doi=10.1109%2fTVLSI.2014.2333741&partnerID=40&md5=807df4cbaf59b4425f8805b075a3c092",Article,Scopus,2-s2.0-84930504185
"Nia, A.M., Mozaffari-Kermani, M., Sur-Kolay, S., Raghunathan, A., Jha, N.K.","Energy-Efficient Long-term Continuous Personal Health Monitoring",2015,"IEEE Transactions on Multi-Scale Computing Systems","1","2", 7303932,"85","98",,9,10.1109/TMSCS.2015.2494021,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962198279&doi=10.1109%2fTMSCS.2015.2494021&partnerID=40&md5=de3bc8adbb1def96ca405fc66f29cc04",Article,Scopus,2-s2.0-84962198279
"Kim, Y., Lee, W., Raghunathan, A., Raghunathan, V., Jha, N.K.","Reliability and security of implantable and wearable medical devices",2015,"Implantable Biomedical Microsystems: Design Principles and Applications",,,,"167","199",,1,10.1016/B978-0-323-26208-8.00008-X,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84941955464&doi=10.1016%2fB978-0-323-26208-8.00008-X&partnerID=40&md5=9e3a196d46d3c7ba49f1d8cdbc24c143",Book Chapter,Scopus,2-s2.0-84941955464
"Mirtar, A., Dey, S., Raghunathan, A.","An application adaptation approach to mitigate the impact of dynamic thermal management on video encoding",2015,"ACM Transactions on Design Automation of Electronic Systems","20","4", A50,"","",,,10.1145/2753758,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942912647&doi=10.1145%2f2753758&partnerID=40&md5=572c7854caec2465ee4346808464be5b",Article,Scopus,2-s2.0-84942912647
"Raha, A., Venkataramani, S., Raghunathan, V., Raghunathan, A.","Quality configurable reduce-and-rank for energy efficient approximate computing",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092472,"665","670",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945918459&partnerID=40&md5=2c0daf55c47875b2f7ced63b03296db2",Conference Paper,Scopus,2-s2.0-84945918459
"Venkataramani, S., Chakradhar, S.T., Roy, K., Raghunathan, A.","Approximate computing and the quest for computing efficiency",2015,"Proceedings - Design Automation Conference","2015-July",, 7167251,"","",,5,10.1145/2744769.2744904,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944097146&doi=10.1145%2f2744769.2744904&partnerID=40&md5=0c675c8b921517676cae85fd2a6e2142",Conference Paper,Scopus,2-s2.0-84944097146
"Venkatesan, R., Sharad, M., Roy, K., Raghunathan, A.","Energy-efficient all-spin cache hierarchy using shift-based writes and multilevel storage",2015,"ACM Journal on Emerging Technologies in Computing Systems","12","1", 4,"","",,1,10.1145/2723165,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938675835&doi=10.1145%2f2723165&partnerID=40&md5=71368f9e4ec260d874e9fcf8c7b4e79a",Article,Scopus,2-s2.0-84938675835
"Kim, Y., Raghunathan, V., Raghunathan, A.","Design and management of hybrid electrical energy storage systems for regulation services",2015,"2014 International Green Computing Conference, IGCC 2014",,, 7039177,"","",,7,10.1109/IGCC.2014.7039177,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84924359604&doi=10.1109%2fIGCC.2014.7039177&partnerID=40&md5=e93ccc06b65d46701fc804f8a06fa2a2",Conference Paper,Scopus,2-s2.0-84924359604
"Goud, A.A., Venkatesan, R., Raghunathan, A., Roy, K.","Asymmetric underlapped FinFET based robust SRAM design at 7nm node",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092471,"659","664",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945965132&partnerID=40&md5=2908ea12cde9f00bf9e17869775ded2a",Conference Paper,Scopus,2-s2.0-84945965132
"Venkataramani, S., Chakradhar, S.T., Roy, K., Raghunathan, A.","Computing approximately, and efficiently",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092486,"748","751",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945963665&partnerID=40&md5=cab172261387db6072bda60fa228bace",Conference Paper,Scopus,2-s2.0-84945963665
"Ranjan, A., Venkataramani, S., Fong, X., Roy, K., Raghunathan, A.","Approximate storage for energy efficient spintronic memories",2015,"Proceedings - Design Automation Conference","2015-July",, 7167380,"","",,10,10.1145/2744769.2744799,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944088582&doi=10.1145%2f2744769.2744799&partnerID=40&md5=4598809baa8b344da53557c2f0c02e85",Conference Paper,Scopus,2-s2.0-84944088582
"Venkatesan, R., Venkataramani, S., Fong, X., Roy, K., Raghunathan, A.","Spintastic: Spin-based stochastic logic for energy-efficient computing",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092642,"1575","1578",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945953868&partnerID=40&md5=aeb7f4121b48fd6b457862b3c034045c",Conference Paper,Scopus,2-s2.0-84945953868
"Kim, Y., Lee, W.S., Raghunathan, V., Jha, N.K., Raghunathan, A.","Vibration-based secure side channel for medical devices",2015,"Proceedings - Design Automation Conference","2015-July",, 7167216,"","",,3,10.1145/2744769.2744928,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944111542&doi=10.1145%2f2744769.2744928&partnerID=40&md5=4ba71e511fdc83de216c40a85cee25a9",Conference Paper,Scopus,2-s2.0-84944111542
"Ranjan, A., Ramasubramanian, S.G., Venkatesan, R., Pai, V., Roy, K., Raghunathan, A.","DyReCTape: A dynamically reconfigurable cache using domain wall memory tapes",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092379,"181","186",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945920578&partnerID=40&md5=04f6b2f36128cc68cd79332ccb5de308",Conference Paper,Scopus,2-s2.0-84945920578
"Fong, X., Venkatesan, R., Raghunathan, A., Roy, K.","Non-Volatile Complementary Polarizer Spin-Transfer Torque On-Chip Caches: A Device/Circuit/Systems Perspective",2014,"IEEE Transactions on Magnetics","50","10", 6822626,"","",,8,10.1109/TMAG.2014.2326858,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84921781327&doi=10.1109%2fTMAG.2014.2326858&partnerID=40&md5=c8d53f419fbfb4dba79dc90c019526b4",Article,Scopus,2-s2.0-84921781327
"Venkatesan, R., Chippa, V.K., Augustine, C., Roy, K., Raghunathan, A.","Domain-Specific Many-core Computing using Spin-based Memory",2014,"IEEE Transactions on Nanotechnology","13","5", 6744659,"881","894",,6,10.1109/TNANO.2014.2306958,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937134608&doi=10.1109%2fTNANO.2014.2306958&partnerID=40&md5=10ec8aa64a297b0a6a7d434952ec674a",Article,Scopus,2-s2.0-84937134608
"Mirtar, A., Dey, S., Raghunathan, A.","Joint Work and Voltage/Frequency Scaling for Quality-Optimized Dynamic Thermal Management",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,,10.1109/TVLSI.2014.2333741,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906646839&doi=10.1109%2fTVLSI.2014.2333741&partnerID=40&md5=54eb75946a003d35a59253685b478a6e",Article in Press,Scopus,2-s2.0-84906646839
"Li, C., Zhang, M., Raghunathan, A., Jha, N.K.","Attacking and defending a diabetes therapy system",2014,"Security and Privacy for Implantable Medical Devices","9781461416746",,,"175","193",,4,10.1007/978-1-4614-1674-6_8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949177918&doi=10.1007%2f978-1-4614-1674-6_8&partnerID=40&md5=b941a4ddb1adf4e1706b01cc16e98fd9",Book Chapter,Scopus,2-s2.0-84949177918
"Venkataramani, S., Ranjan, A., Roy, K., Raghunathan, A.","AxNN: Energy-efficient neuromorphic systems using approximate computing",2014,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"27","32",,37,10.1145/262/369.2627613,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906812500&doi=10.1145%2f262%2f369.2627613&partnerID=40&md5=4aa73a827896fe80643addc88f6accac",Conference Paper,Scopus,2-s2.0-84906812500
"Venkataramani, S., Chakradhar, S.T., Roy, K., Raghunathan, A.","Approximate computing for efficient information processing",2014,"2014 IEEE 12th Symposium on Embedded Systems for Real-Time Multimedia, ESTIMedia 2014",,, 6962339,"9","10",,2,10.1109/ESTIMedia.2014.6962339,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919414439&doi=10.1109%2fESTIMedia.2014.6962339&partnerID=40&md5=2853c399325e9a5d78f030c254483d13",Conference Paper,Scopus,2-s2.0-84919414439
"Kozhikkottu, V., Venkataramani, S.A.H., Raghunathan, A., Dey, S.","Variation tolerant design of a vector processor for recognition, mining and synthesis",2014,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"239","244",,1,10.1145/2627369.2627636,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906807367&doi=10.1145%2f2627369.2627636&partnerID=40&md5=49531511ffa1b763f5fd544753ec1689",Conference Paper,Scopus,2-s2.0-84906807367
"Zhang, M., Raghunathan, A., Jha, N.K.","Trustworthiness of medical devices and body area networks",2014,"Proceedings of the IEEE","102","8", 6823677,"1174","1188",,17,10.1109/JPROC.2014.2322103,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904855433&doi=10.1109%2fJPROC.2014.2322103&partnerID=40&md5=f19b2792e4d5314be321aec1e0e6c6c7",Article,Scopus,2-s2.0-84904855433
"Zhang, M., Raghunathan, A., Jha, N.K.","A defense framework against malware and vulnerability exploits",2014,"International Journal of Information Security","13","5",,"439","452",,6,10.1007/s10207-014-0233-1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908103520&doi=10.1007%2fs10207-014-0233-1&partnerID=40&md5=0e9c1a6b9f54e4c6ba0bac2d2eab19d3",Article,Scopus,2-s2.0-84908103520
"Chippa, V.K., Venkataramani, S., Roy, K., Raghunathan, A.","Storm: A stochastic recognition and mining processor",2014,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"39","40",,11,10.1145/2627369.2627645,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906807372&doi=10.1145%2f2627369.2627645&partnerID=40&md5=e897dcf8299ae66c03b245c946d6be5c",Conference Paper,Scopus,2-s2.0-84906807372
"Venkatesan, R., Ramasubramanian, S.G., Venkataramani, S., Roy, K., Raghunathan, A.","STAG: Spintronic-tape architecture for GPGPU cache hierarchies",2014,"Proceedings - International Symposium on Computer Architecture",,, 6853233,"253","264",,29,10.1109/ISCA.2014.6853233,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905457958&doi=10.1109%2fISCA.2014.6853233&partnerID=40&md5=d6c95512d31abebf181c16d07c7997ed",Conference Paper,Scopus,2-s2.0-84905457958
"Kozhikkottu, V., Pan, A., Pai, V., Dey, S., Raghunathan, A.","Variation aware cache partitioning for multithreaded programs",2014,"Proceedings - Design Automation Conference",,, 2593240,"","",,5,10.1145/2593069.2593240,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903209395&doi=10.1145%2f2593069.2593240&partnerID=40&md5=8026d061abf1ef7ab97352f385ec64f9",Conference Paper,Scopus,2-s2.0-84903209395
"Ranjan, A., Raha, A., Venkataramani, S., Roy, K., Raghunathan, A.","ASLAN: Synthesis of approximate sequential circuits",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800578,"","",,30,10.7873/DATE2014.377,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903843071&doi=10.7873%2fDATE2014.377&partnerID=40&md5=ce67f9a1b8ef802274f816812b63814d",Conference Paper,Scopus,2-s2.0-84903843071
"Chippa, V.K., Mohapatra, D., Roy, K., Chakradhar, S.T., Raghunathan, A.","Scalable effort hardware design",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","9", 6754190,"2004","2016",,10,10.1109/TVLSI.2013.2276759,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906948188&doi=10.1109%2fTVLSI.2013.2276759&partnerID=40&md5=5f814d8dbdb3bf7b073e808d384280b9",Article,Scopus,2-s2.0-84906948188
"Ramasubramanian, S.G., Venkatesan, R., Sharad, M., Roy, K., Raghunathan, A.","SPINDLE: SPINtronic deep learning engine for large-scale neuromorphic computing",2014,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"15","20",,10,10.1145/2627369.2627625,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906812702&doi=10.1145%2f2627369.2627625&partnerID=40&md5=cf6f2ee48dfbc09c99ac11c634df5f68",Conference Paper,Scopus,2-s2.0-84906812702
"Sharad, M., Venkatesan, R., Raghunathan, A., Roy, K.","Domain-wall shift based multi-level MRAM for high-speed, high-density and energy-efficient caches",2013,"Device Research Conference - Conference Digest, DRC",,, 6633812,"99","100",,,10.1109/DRC.2013.6633812,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890098401&doi=10.1109%2fDRC.2013.6633812&partnerID=40&md5=0d61d3dc49324fad01684aeaa3222d15",Conference Paper,Scopus,2-s2.0-84890098401
"Sharad, M., Venkatesan, R., Raghunathan, A., Roy, K.","Multi-level magnetic RAM using domain wall shift for energy-efficient, high-density caches",2013,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 6629268,"64","69",,15,10.1109/ISLPED.2013.6629268,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889610679&doi=10.1109%2fISLPED.2013.6629268&partnerID=40&md5=e9a52f08d101ee4f558ee9d9c61e98b6",Conference Paper,Scopus,2-s2.0-84889610679
"Zhang, M., Raghunathan, A., Jha, N.K.","MedMon: Securing medical devices through wireless monitoring and anomaly detection",2013,"IEEE Transactions on Biomedical Circuits and Systems","7","6", 6507636,"","",,20,10.1109/TBCAS.2013.2245664,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893849701&doi=10.1109%2fTBCAS.2013.2245664&partnerID=40&md5=00c68b36e2a89042c6c03684f4f7c4b2",Article,Scopus,2-s2.0-84893849701
"Venkataramani, S., Chippa, V.K., Chakradhar, S.T., Roy, K., Raghunathan, A.","Quality programmable vector processors for approximate computing",2013,"MICRO 2013 - Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture",,,,"1","12",,78,10.1145/2540708.2540710,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892524324&doi=10.1145%2f2540708.2540710&partnerID=40&md5=d70166268214c7324ae5948f7314d010",Conference Paper,Scopus,2-s2.0-84892524324
"Chippa, V.K., Jayakumar, H., Mohapatra, D., Roy, K., Raghunathan, A.","Energy-efficient recognition and mining processor using scalable effort design",2013,"Proceedings of the Custom Integrated Circuits Conference",,, 6658433,"","",,6,10.1109/CICC.2013.6658433,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892644983&doi=10.1109%2fCICC.2013.6658433&partnerID=40&md5=bdac1223766af2f01f6fa7cd5b5abd80",Conference Paper,Scopus,2-s2.0-84892644983
"Sharad, M., Venkatesan, R., Fong, X., Raghunathan, A., Roy, K.","Reading spin-torque memory with spin-torque sensors",2013,"Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013",,, 6623040,"40","41",,,10.1109/NanoArch.2013.6623040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886787527&doi=10.1109%2fNanoArch.2013.6623040&partnerID=40&md5=51f61b9f2696b213f279a2c600de3ac5",Conference Paper,Scopus,2-s2.0-84886787527
"Venkataramani, S., Roy, K., Raghunathan, A.","Substitute-and-simplify: A unified design paradigm for approximate and quality configurable circuits",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513726,"1367","1372",,37,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885579525&partnerID=40&md5=248ccda9f45d4493ecac68e227bc0c99",Conference Paper,Scopus,2-s2.0-84885579525
"Venkatesan, R., Sharad, M., Roy, K., Raghunathan, A.","DWM-TAPESTRI - An energy efficient all-spin cache using Domain wall Shift based Writes",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513811,"1825","1830",,37,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885665745&partnerID=40&md5=1929f168be9f57e936ddd2063d9041fb",Conference Paper,Scopus,2-s2.0-84885665745
"Li, C., Raghunathan, A., Jha, N.K.","Improving the trustworthiness of medical device software with formal verification methods",2013,"IEEE Embedded Systems Letters","5","3", 6574212,"50","53",,14,10.1109/LES.2013.2276434,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883573451&doi=10.1109%2fLES.2013.2276434&partnerID=40&md5=2d589ee26d5df44f51c004c056ecdcc5",Article,Scopus,2-s2.0-84883573451
"Chuah, J.W., Raghunathan, A., Jha, N.K.","ROBESim: A retrofit-oriented building energy simulator based on EnergyPlus",2013,"Energy and Buildings","66",,,"88","103",,13,10.1016/j.enbuild.2013.07.020,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881532887&doi=10.1016%2fj.enbuild.2013.07.020&partnerID=40&md5=e90b831b54b67b3fdd6c59d14e29e781",Article,Scopus,2-s2.0-84881532887
"Chippa, V.K., Chakradhar, S.T., Roy, K., Raghunathan, A.","Analysis and characterization of inherent application resilience for approximate computing",2013,"Proceedings - Design Automation Conference",,, 113,"","",,83,10.1145/2463209.2488873,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879875579&doi=10.1145%2f2463209.2488873&partnerID=40&md5=2a7d7abc671594fc0c004c3c12819e08",Conference Paper,Scopus,2-s2.0-84879875579
"Ramasubramanian, S.G., Venkataramani, S., Parandhaman, A., Raghunathan, A.","Relax-and-retime: A methodology for energy-efficient recovery based design",2013,"Proceedings - Design Automation Conference",,, 111,"","",,17,10.1145/2463209.2488871,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879850365&doi=10.1145%2f2463209.2488871&partnerID=40&md5=d12a8ef5a3806a57aec918c493e1a7f6",Conference Paper,Scopus,2-s2.0-84879850365
"Zhang, M., Raghunathan, A., Jha, N.K.","Towards trustworthy medical devices and body area networks",2013,"Proceedings - Design Automation Conference",,, 14,"","",,11,10.1145/2463209.2488751,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879854202&doi=10.1145%2f2463209.2488751&partnerID=40&md5=ff61eb5c4e283e534a337becaab5d4a3",Conference Paper,Scopus,2-s2.0-84879854202
"Chippa, V.K., Roy, K., Chakradhar, S.T., Raghunathan, A.","Managing the quality vs. efficiency trade-off using dynamic effort scaling",2013,"Transactions on Embedded Computing Systems","12","2 SUPPL.", 90,"","",,2,10.1145/2465787.2465792,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891863188&doi=10.1145%2f2465787.2465792&partnerID=40&md5=bba026b69f8666cd0c78d96904da663d",Article,Scopus,2-s2.0-84891863188
"Kermani, M.M., Zhang, M., Raghunathan, A., Jha, N.K.","Emerging frontiers in embedded security",2013,"Proceedings of the IEEE International Conference on VLSI Design",,, 6472640,"203","208",,18,10.1109/VLSID.2013.222,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875599346&doi=10.1109%2fVLSID.2013.222&partnerID=40&md5=75eeb32e48e42be5ede5d9a5804ffcea",Conference Paper,Scopus,2-s2.0-84875599346
"Zhang, M., Kermani, M.M., Raghunathan, A., Jha, N.K.","Energy-efficient and secure sensor data transmission using encompression",2013,"Proceedings of the IEEE International Conference on VLSI Design",,, 6472609,"31","36",,12,10.1109/VLSID.2013.158,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875597231&doi=10.1109%2fVLSID.2013.158&partnerID=40&md5=95a186ce8ecf02889ddef1d94270fb87",Conference Paper,Scopus,2-s2.0-84875597231
"Chuah, J.W., Li, C., Jha, N.K., Raghunathan, A.","Localized heating for building energy efficiency",2013,"Proceedings of the IEEE International Conference on VLSI Design",,, 6472606,"13","18",,2,10.1109/VLSID.2013.155,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875602262&doi=10.1109%2fVLSID.2013.155&partnerID=40&md5=b79a4a5ce0b646b8904f7a3252501e46",Conference Paper,Scopus,2-s2.0-84875602262
"Gupta, V., Mohapatra, D., Raghunathan, A., Roy, K.","Low-power digital signal processing using approximate adders",2013,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","32","1", 6387646,"124","137",,122,10.1109/TCAD.2012.2217962,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871997982&doi=10.1109%2fTCAD.2012.2217962&partnerID=40&md5=978e157004ca5a4cf456c080519a3588",Article,Scopus,2-s2.0-84871997982
"Rabbah, R., Raghunathan, A.","Message from the program co-chairs",2013,"2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES 2013",,, 6662501,"","",,,10.1109/CASES.2013.6662501,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892644719&doi=10.1109%2fCASES.2013.6662501&partnerID=40&md5=21b9b56bd3f5013a2ac31c60d7c87701",Editorial,Scopus,2-s2.0-84892644719
"Chippa, V.K., Venkataramani, S., Chakradhar, S.T., Roy, K., Raghunathan, A.","Approximate computing: An integrated hardware approach",2013,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 6810241,"111","117",,13,10.1109/ACSSC.2013.6810241,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901259344&doi=10.1109%2fACSSC.2013.6810241&partnerID=40&md5=0a93cff8f6e06739e448b3e901eb22eb",Conference Paper,Scopus,2-s2.0-84901259344
"Sharad, M., Venkatesan, R., Fong, X., Raghunathan, A., Roy, K.","Energy-efficient MRAM access scheme using hybrid circuits based on spin-torque sensors",2013,"Proceedings of IEEE Sensors",,, 6688182,"","",,3,10.1109/ICSENS.2013.6688182,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893981024&doi=10.1109%2fICSENS.2013.6688182&partnerID=40&md5=f44b8082f7757f51b795317c92489bd1",Conference Paper,Scopus,2-s2.0-84893981024
"Li, C., Raghunathan, A., Jha, N.K.","A trusted virtual machine in an untrusted management environment",2012,"IEEE Transactions on Services Computing","5","4", 5928312,"472","483",,27,10.1109/TSC.2011.30,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870937861&doi=10.1109%2fTSC.2011.30&partnerID=40&md5=4e49d4f1fa925c0001445c62105c6938",Article,Scopus,2-s2.0-84870937861
"Farivar, R., Raghunathan, A., Chakradhar, S., Kharbanda, H., Campbell, R.H.","PIC: Partitioned iterative convergence for clusters",2012,"Proceedings - 2012 IEEE International Conference on Cluster Computing, CLUSTER 2012",,, 6337802,"391","401",,4,10.1109/CLUSTER.2012.84,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870720970&doi=10.1109%2fCLUSTER.2012.84&partnerID=40&md5=0dae3071b65f6e727ee7310e9e979759",Conference Paper,Scopus,2-s2.0-84870720970
"Dehbashi, M., Fey, G., Roy, K., Raghunathan, A.","On modeling and evaluation of logic circuits under timing variations",2012,"Proceedings - 15th Euromicro Conference on Digital System Design, DSD 2012",,, 6386923,"431","436",,7,10.1109/DSD.2012.91,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872965739&doi=10.1109%2fDSD.2012.91&partnerID=40&md5=bb5c37f471a1c8287c248e89ce0e748b",Conference Paper,Scopus,2-s2.0-84872965739
"Pienaar, J.A., Chakradhar, S., Raghunathan, A.","Automatic generation of software pipelines for heterogeneous parallel systems",2012,"International Conference for High Performance Computing, Networking, Storage and Analysis, SC",,, 6468488,"","",,3,10.1109/SC.2012.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84877689430&doi=10.1109%2fSC.2012.22&partnerID=40&md5=094d5f7669f71c5cc48b6e6acf5a9ea2",Conference Paper,Scopus,2-s2.0-84877689430
"Mirtar, A., Dey, S., Raghunathan, A.","Adaptation of video encoding to address dynamic thermal management effects",2012,"2012 International Green Computing Conference, IGCC 2012",,, 6322294,"","",,2,10.1109/IGCC.2012.6322294,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869405682&doi=10.1109%2fIGCC.2012.6322294&partnerID=40&md5=d5d325c6df329bddf5ee1fbe62198b43",Conference Paper,Scopus,2-s2.0-84869405682
"Agarwal, Y., Raghunathan, A.","Guest editors' introduction: Green buildings",2012,"IEEE Design and Test of Computers","29","4", 6327725,"5","7",,1,10.1109/MDT.2012.2202574,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867757624&doi=10.1109%2fMDT.2012.2202574&partnerID=40&md5=1f10b67139cfff223b1c5e9970003655",Editorial,Scopus,2-s2.0-84867757624
"Venkatesan, R., Kozhikkottu, V., Augustine, C., Raychowdhury, A., Roy, K., Raghunathan, A.","TapeCache: A high density, energy efficient cache based on domain wall memory",2012,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"185","190",,57,10.1145/2333660.2333707,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865546090&doi=10.1145%2f2333660.2333707&partnerID=40&md5=43c3a2f37273a38bb12a74c369f08ce7",Conference Paper,Scopus,2-s2.0-84865546090
"Arora, D., Aaraj, N., Raghunathan, A., Jha, N.K.","INVISIOS: A lightweight, minimally intrusive secure execution environment",2012,"Transactions on Embedded Computing Systems","11","3", 2345772,"","",,1,10.1145/2345770.2345772,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870214779&doi=10.1145%2f2345770.2345772&partnerID=40&md5=ab4de683e3dd487351011ed59a22a57f",Article,Scopus,2-s2.0-84870214779
"Dehbashi, M., Fey, G., Roy, K., Raghunathan, A.","Functional analysis of circuits under timing variations",2012,"Proceedings - 2012 17th IEEE European Test Symposium, ETS 2012",,, 6233031,"","",,1,10.1109/ETS.2012.6233031,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864643335&doi=10.1109%2fETS.2012.6233031&partnerID=40&md5=6b65eb0e5b3b36cc91f1659a3f84c81b",Conference Paper,Scopus,2-s2.0-84864643335
"Kozhikkottu, V., Dey, S., Raghunathan, A.","Recovery-based design for variation-tolerant SoCs",2012,"Proceedings - Design Automation Conference",,,,"826","833",,8,10.1145/2228360.2228510,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863549098&doi=10.1145%2f2228360.2228510&partnerID=40&md5=be04c4bcd29b893885bd187dea382b11",Conference Paper,Scopus,2-s2.0-84863549098
"Venkataramani, S., Sabne, A., Kozhikkottu, V., Roy, K., Raghunathan, A.","SALSA: Systematic logic synthesis of approximate circuits",2012,"Proceedings - Design Automation Conference",,,,"796","801",,104,10.1145/2228360.2228504,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863541914&doi=10.1145%2f2228360.2228504&partnerID=40&md5=cdf0eb6b6b329114c0ad6c8221b64e32",Conference Paper,Scopus,2-s2.0-84863541914
"Park, S.P., Gupta, S., Mojumder, N., Raghunathan, A., Roy, K.","Future cache design using STT MRAMs for improved energy efficiency: Devices, circuits and architecture",2012,"Proceedings - Design Automation Conference",,,,"492","497",,43,10.1145/2228360.2228447,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863554409&doi=10.1145%2f2228360.2228447&partnerID=40&md5=056b9434573db7ba5e2b0739e846183a",Conference Paper,Scopus,2-s2.0-84863554409
"Chandra, S., Raghunathan, A., Dey, S.","Variation-aware voltage level selection",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","5", 5942189,"925","936",,4,10.1109/TVLSI.2011.2126050,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859804267&doi=10.1109%2fTVLSI.2011.2126050&partnerID=40&md5=cdcac56420d680e75f3a0ae29a15435a",Article,Scopus,2-s2.0-84859804267
"Griffin, W.P., Raghunathan, A., Roy, K.","CLIP: Circuit level IC protection through direct injection of process variations",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","5", 5762649,"791","803",,13,10.1109/TVLSI.2011.2135868,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859792581&doi=10.1109%2fTVLSI.2011.2135868&partnerID=40&md5=94cf0682ea7f7f5c0f0399e555da0ce4",Article,Scopus,2-s2.0-84859792581
"Ahmad, F., Chakradhar, S.T., Raghunathan, A., Vijaykumar, T.N.","Tarazu: Optimizing MapReduce on heterogeneous clusters",2012,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"61","74",,99,10.1145/2150976.2150984,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858784772&doi=10.1145%2f2150976.2150984&partnerID=40&md5=eced25be223bcaa5e0f506882a7ef0f6",Conference Paper,Scopus,2-s2.0-84858784772
"Li, C., Jha, N.K., Raghunathan, A.","Secure reconfiguration of software-defined radio",2012,"Transactions on Embedded Computing Systems","11","1", 10,"","",,1,10.1145/2146417.2146427,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859455504&doi=10.1145%2f2146417.2146427&partnerID=40&md5=aa3642eed5ecb3038b3d4e5589f7dc58",Article,Scopus,2-s2.0-84859455504
"Venkatesan, R., Agarwal, A., Roy, K., Raghunathan, A.","MACACO: Modeling and analysis of circuits for approximate computing",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105401,"667","673",,67,10.1109/ICCAD.2011.6105401,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855774743&doi=10.1109%2fICCAD.2011.6105401&partnerID=40&md5=cc02132e4651e2d8fe290b6e068843e1",Conference Paper,Scopus,2-s2.0-84855774743
"Li, C., Raghunathan, A., Jha, N.K.","Hijacking an insulin pump: Security attacks and defenses for a diabetes therapy system",2011,"2011 IEEE 13th International Conference on e-Health Networking, Applications and Services, HEALTHCOM 2011",,, 6026732,"150","156",,75,10.1109/HEALTH.2011.6026732,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053973692&doi=10.1109%2fHEALTH.2011.6026732&partnerID=40&md5=b6fac5ca7822f0b36454d154c5172554",Conference Paper,Scopus,2-s2.0-80053973692
"Gupta, V., Mohapatra, D., Park, S.P., Raghunathan, A., Roy, K.","IMPACT: IMPrecise adders for low-power approximate computing",2011,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 5993675,"409","414",,126,10.1109/ISLPED.2011.5993675,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052700256&doi=10.1109%2fISLPED.2011.5993675&partnerID=40&md5=0f3197be58eff464c1bffb89dae22764",Conference Paper,Scopus,2-s2.0-80052700256
"Chippa, V., Raghunathan, A., Roy, K., Chakradhar, S.","Dynamic effort scaling: Managing the quality-efficiency tradeoff",2011,"Proceedings - Design Automation Conference",,, 5981982,"603","608",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052659613&partnerID=40&md5=2047551046ff0b4a44c26f01a846199d",Conference Paper,Scopus,2-s2.0-80052659613
"Venkatesan, R., Chippa, V.K., Augustine, C., Roy, K., Raghunathan, A.","Energy efficient many-core processor for recognition and mining using spin-based memory",2011,"Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011",,, 5941493,"122","128",,10,10.1109/NANOARCH.2011.5941493,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79961181353&doi=10.1109%2fNANOARCH.2011.5941493&partnerID=40&md5=0b2122508a1da96ace66aa52707fa65f",Conference Paper,Scopus,2-s2.0-79961181353
"Raghunathan, A., Murugesan, K.","Performance-enhanced caching scheme for web clusters for dynamic content",2011,"International Journal of Business Data Communications and Networking","7","3",,"16","36",,1,10.4018/jbdcn.2011070102,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052977817&doi=10.4018%2fjbdcn.2011070102&partnerID=40&md5=0361be735dbbc48ea44fd52fc32d7375",Article,Scopus,2-s2.0-80052977817
"Pienaar, J.A., Raghunathan, A., Chakradhar, S.","MDR: Performance model driven runtime for heterogeneous parallel platforms",2011,"Proceedings of the International Conference on Supercomputing",,,,"225","234",,17,10.1145/1995896.1995933,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959617900&doi=10.1145%2f1995896.1995933&partnerID=40&md5=f33d1d80415739629843832f29e2bac8",Conference Paper,Scopus,2-s2.0-79959617900
"Mohapatra, D., Chippa, V.K., Raghunathan, A., Roy, K.","Design of voltage-scalable meta-functions for approximate computing",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763154,"950","955",,36,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957536506&partnerID=40&md5=e02684b8b674562fdd53c4bf38df68ec",Conference Paper,Scopus,2-s2.0-79957536506
"Kozhikkottu, V.J., Venkatesan, R., Raghunathan, A., Dey, S.","VESPA: Variability emulation for system-on-chip performance analysis",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763007,"2","7",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957567002&partnerID=40&md5=34a298bb3e659a9162241153ea1a8dd6",Conference Paper,Scopus,2-s2.0-79957567002
"Aaraj, N., Raghunathan, A., Jha, N.K.","A framework for defending embedded systems against software attacks",2011,"Transactions on Embedded Computing Systems","10","3", 33,"","",,1,10.1145/1952522.1952526,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79956124827&doi=10.1145%2f1952522.1952526&partnerID=40&md5=0bd22cdaa2cd31b7cfc0bf2023624eb4",Article,Scopus,2-s2.0-79956124827
"Chandrachoodan, N., Karthik, S., Raghunathan, A.","Message from the program chairs",2011,"Proceedings of the IEEE International Conference on VLSI Design",,, 5718839,"xii","xiii",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952841190&partnerID=40&md5=1a121981d1f4b1b86e4c8e6c4e2a5b4f",Editorial,Scopus,2-s2.0-79952841190
"Chuah, J.W., Raghunathan, A., Jha, N.K.","An evaluation of energy-saving technologies for residential purposes",2010,"IEEE PES General Meeting, PES 2010",,, 5589388,"","",,12,10.1109/PES.2010.5589388,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649592389&doi=10.1109%2fPES.2010.5589388&partnerID=40&md5=7b1b37232144dff492f90f04ff2ecad8",Conference Paper,Scopus,2-s2.0-78649592389
"Li, C., Raghunathan, A., Jha, N.K.","A secure user interface for web applications running under an untrusted operating system",2010,"Proceedings - 10th IEEE International Conference on Computer and Information Technology, CIT-2010, 7th IEEE International Conference on Embedded Software and Systems, ICESS-2010, ScalCom-2010",,, 5578460,"865","870",,2,10.1109/CIT.2010.162,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78249232342&doi=10.1109%2fCIT.2010.162&partnerID=40&md5=6fab73450099b2c9fe3bf39e6002dadc",Conference Paper,Scopus,2-s2.0-78249232342
"Li, C., Raghunathan, A., Jha, N.K.","Secure virtual machine execution under an untrusted management OS",2010,"Proceedings - 2010 IEEE 3rd International Conference on Cloud Computing, CLOUD 2010",,, 5557995,"172","179",,42,10.1109/CLOUD.2010.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957959132&doi=10.1109%2fCLOUD.2010.29&partnerID=40&md5=b260eb548b722d793755ba98c342ffd1",Conference Paper,Scopus,2-s2.0-77957959132
"Chakradhar, S.T., Raghunathan, A.","Best-effort computing: Re-thinking parallel software and hardware",2010,"Proceedings - Design Automation Conference",,,,"865","870",,57,10.1145/1837274.1837492,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956201221&doi=10.1145%2f1837274.1837492&partnerID=40&md5=9e14af4f611810a06ca7a68b7d0cdd97",Conference Paper,Scopus,2-s2.0-77956201221
"Chippa, V.K., Mohapatra, D., Raghunathan, A., Roy, K., Chakradhar, S.T.","Scalable effort hardware design: Exploiting algorithmic resilience for energy efficiency",2010,"Proceedings - Design Automation Conference",,,,"555","560",,85,10.1145/1837274.1837411,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956193467&doi=10.1145%2f1837274.1837411&partnerID=40&md5=3c75cb5eb29f54542b122bdf0ebac92e",Conference Paper,Scopus,2-s2.0-77956193467
"Chandra, S., Lahiri, K., Raghunathan, A., Dey, S.","Variation-aware system-level power analysis",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","8", 5286250,"1173","1184",,4,10.1109/TVLSI.2009.2021478,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955173614&doi=10.1109%2fTVLSI.2009.2021478&partnerID=40&md5=4f8abb8a025d40140f5c2e8f18ed5138",Article,Scopus,2-s2.0-77955173614
"Meng, J., Raghunathan, A., Chakradhar, S., Byna, S.","Exploiting the forgiving nature of applications for scalable parallel execution",2010,"Proceedings of the 2010 IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2010",,, 5470469,"","",,21,10.1109/IPDPS.2010.5470469,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954013670&doi=10.1109%2fIPDPS.2010.5470469&partnerID=40&md5=2f29034a22227a6d213e91ca477de89c",Conference Paper,Scopus,2-s2.0-77954013670
"Byna, S., Meng, J., Raghunathan, A., Chakradhar, S., Cadambi, S.","Best-effort semantic document search on GPUs",2010,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"86","93",,13,10.1145/1735688.1735705,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952265942&doi=10.1145%2f1735688.1735705&partnerID=40&md5=6ab15c0c5ae8f1c7f396d860fe409774",Conference Paper,Scopus,2-s2.0-77952265942
"Roy, K., Jung, B., Raghunathan, A.","Integrated systems in the more-than-moore era: Designing low-cost energy-efficient systems using heterogeneous components",2010,"Proceedings of the IEEE International Conference on VLSI Design",,, 5401464,"464","469",,8,10.1109/VLSI.Design.2010.84,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949981338&doi=10.1109%2fVLSI.Design.2010.84&partnerID=40&md5=e2a2443ab57227bce5c9d729774cad29",Conference Paper,Scopus,2-s2.0-77949981338
"Meng, J., Chakradhar, S., Raghunathan, A.","Best-effort parallel execution framework for recognition and mining applications",2009,"IPDPS 2009 - Proceedings of the 2009 IEEE International Parallel and Distributed Processing Symposium",,, 5160991,"","",,42,10.1109/IPDPS.2009.5160991,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449885048&doi=10.1109%2fIPDPS.2009.5160991&partnerID=40&md5=ac70ee5439e8c813efae187fa187cb3e",Conference Paper,Scopus,2-s2.0-70449885048
"Sundaram, N., Raghunathan, A., Chakradhar, S.T.","A framework for efficient and scalable execution of domain-specific templates on GPUs",2009,"IPDPS 2009 - Proceedings of the 2009 IEEE International Parallel and Distributed Processing Symposium",,, 5161039,"","",,36,10.1109/IPDPS.2009.5161039,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450029523&doi=10.1109%2fIPDPS.2009.5161039&partnerID=40&md5=067b317236f9fc196dc03413574d2275",Conference Paper,Scopus,2-s2.0-70450029523
"Chunxiao, L., Raghunathan, A., Jha, N.K.","An architecture for secure software defined radio",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090707,"448","453",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350055213&partnerID=40&md5=3940b16578b71f2d3e9a0a935bfcad27",Conference Paper,Scopus,2-s2.0-70350055213
"Chandra, S., Lahiri, K., Raghunathan, A., Dey, S.","Variation-tolerant dynamic power management at the system-level",2009,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","17","9", 5169836,"1220","1232",,13,10.1109/TVLSI.2009.2019803,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69649102970&doi=10.1109%2fTVLSI.2009.2019803&partnerID=40&md5=23bd510bf3babeae7a98f5f15148a8ca",Article,Scopus,2-s2.0-69649102970
"Banerjee, N., Chandra, S., Ghosh, S., Dey, S., Raghunathan, A., Roy, K.","Coping with variations through system-level design",2009,"Proceedings: 22nd International Conference on VLSI Design - Held Jointly with 7th International Conference on Embedded Systems",,, 4749733,"581","586",,2,10.1109/VLSI.Design.2009.96,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62949122609&doi=10.1109%2fVLSI.Design.2009.96&partnerID=40&md5=8f8cf2da0f56a2e68a20b046b57afc18",Conference Paper,Scopus,2-s2.0-62949122609
"Aaraj, N., Raghunathan, A., Jha, N.K.","Analysis and design of a hardware/software trusted platform module for embedded systems",2008,"Transactions on Embedded Computing Systems","8","1", 8,"","",,25,10.1145/1457246.1457254,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67549101202&doi=10.1145%2f1457246.1457254&partnerID=40&md5=8ccea3423f0c646314d20d65abec1187",Article,Scopus,2-s2.0-67549101202
"Gizopoulos, D., Psarakis, M., Hatzimihail, M., Maniatakos, M., Paschalis, A., Raghunathan, A., Ravi, S.","Systematic software-based self-test for pipelined processors",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","11", 4636714,"1441","1453",,52,10.1109/TVLSI.2008.2000866,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54949095048&doi=10.1109%2fTVLSI.2008.2000866&partnerID=40&md5=9ddcbcd043778115094e080248298848",Conference Paper,Scopus,2-s2.0-54949095048
"Sekar, K., Lahiri, K., Raghunathan, A., Dey, S.","Dynamically configurable bus topologies for high-performance on-chip communication",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","10", 4629349,"1413","1426",,20,10.1109/TVLSI.2008.2000727,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52649154623&doi=10.1109%2fTVLSI.2008.2000727&partnerID=40&md5=bf5a4f888dc4c25686f06e01cf76684c",Conference Paper,Scopus,2-s2.0-52649154623
"Aaraj, N., Raghunathan, A., Jha, N.K.","Dynamic binary instrumentation-based framework for malware defense",2008,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5137 LNCS",,,"64","87",,12,10.1007/978-3-540-70542-0_4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49949108190&doi=10.1007%2f978-3-540-70542-0_4&partnerID=40&md5=2db61fd5b012336ecf32504323d2d88f",Conference Paper,Scopus,2-s2.0-49949108190
"Thoguluva, J., Raghunathan, A., Chakradhar, S.T.","Efficient software architecture for IPSec acceleration using a programmable security processor",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484833,"1148","1153",,2,10.1109/DATE.2008.4484833,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49849086016&doi=10.1109%2fDATE.2008.4484833&partnerID=40&md5=bf912cf42582b380ebd7ec8a8dda091c",Conference Paper,Scopus,2-s2.0-49849086016
"Srivastava, M.B., Bagchi, S., Corner, M., Jha, S.K., Krishnamachari, B., Martonosi, M., Poovendran, R., Raghunathan, A., Ramanathan, R., Santi, P., Rosing, T.Š., Snoeren, A.C., Trappe, W., Venkatasubramanian, N.","EIC Editorial",2008,"IEEE Transactions on Mobile Computing","7","5", 4475870,"529","532",,,10.1109/TMC.2008.45,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41449091524&doi=10.1109%2fTMC.2008.45&partnerID=40&md5=062cb609e6bea919e50c74f71a194677",Editorial,Scopus,2-s2.0-41449091524
"Bansal, N., Lahiri, K., Raghunathan, A.","Automatic power modeling of infrastructure IP for systemonchip power analysis",2007,"Proceedings of the IEEE International Conference on VLSI Design",,, 4092094,"513","520",,11,10.1109/VLSID.2007.46,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547253893&doi=10.1109%2fVLSID.2007.46&partnerID=40&md5=ee9e1c0fede00a68f0bc40ab08df3ff3",Conference Paper,Scopus,2-s2.0-34547253893
"Sun, F., Ravi, S., Raghunathan, A., Jha, N.K.","A framework for extensible processor based MPSoC design",2007,"Designing Embedded Processors: A Low Power Perspective",,,,"65","95",,2,10.1007/978-1-4020-5869-1_4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873976645&doi=10.1007%2f978-1-4020-5869-1_4&partnerID=40&md5=68330a307ad917aa75445d76b559fe71",Book Chapter,Scopus,2-s2.0-84873976645
"Fei, Y., Ravi, S., Raghunathan, A., Jha, N.K.","Energy-optimizing source code transformations for operating system-driven embedded software",2007,"Transactions on Embedded Computing Systems","7","1", 2,"","",,25,10.1145/1324969.1324971,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38349185043&doi=10.1145%2f1324969.1324971&partnerID=40&md5=1f19edb885bd7a21cd30b0f1cb9b5605",Article,Scopus,2-s2.0-38349185043
"Schaumont, P., Raghunathan, A.","Guest editors' introduction: Security and trust in embedded-systems design",2007,"IEEE Design and Test of Computers","24","6",,"518","520",,4,10.1109/MDT.2007.188,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37149050439&doi=10.1109%2fMDT.2007.188&partnerID=40&md5=9574ac08595cc76d40302dc6a8561abe",Editorial,Scopus,2-s2.0-37149050439
"Sun, F., Ravi, S., Raghunathan, A., Jha, N.K.","A Synthesis methodology for hybrid custom instruction and coprocessor generation for extensible processors",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","11", 4352011,"2035","2045",,12,10.1109/TCAD.2007.906457,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64149104654&doi=10.1109%2fTCAD.2007.906457&partnerID=40&md5=63583904ea732310ddde373fb39fffb8",Article,Scopus,2-s2.0-64149104654
"Huang, C., Ravi, S., Raghunathan, A., Jha, N.K.","Generation of heterogeneous distributed architectures for memory-intensive applications through high-level synthesis",2007,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","15","11",,"1191","1203",,16,10.1109/TVLSI.2007.904096,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35448990090&doi=10.1109%2fTVLSI.2007.904096&partnerID=40&md5=1e170ce1b5e995a4513df4cf2ca76220",Article,Scopus,2-s2.0-35448990090
"Muttreja, A., Raghunathan, A., Ravi, S., Jha, N.K.","Hybrid simulation for energy estimation of embedded software",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","10",,"1843","1854",,10,10.1109/TCAD.2007.895760,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748914147&doi=10.1109%2fTCAD.2007.895760&partnerID=40&md5=d0ce58888a1b116d40df29c70e3840aa",Article,Scopus,2-s2.0-34748914147
"Aaraj, N., Raghunathan, A., Ravi, S., Jha, N.K.","Energy and execution time analysis of a software-based trusted platform module",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4211956,"1128","1133",,11,10.1109/DATE.2007.364446,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548301407&doi=10.1109%2fDATE.2007.364446&partnerID=40&md5=7d4df9fd23e8c8ce1cd260f82bd5c028",Conference Paper,Scopus,2-s2.0-34548301407
"Chandra, S., Lahiri, K., Raghunathan, A., Dey, S.","System-on-chip power management considering leakage power variations",2007,"Proceedings - Design Automation Conference",,, 4261306,"877","882",,7,10.1109/DAC.2007.375287,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547365822&doi=10.1109%2fDAC.2007.375287&partnerID=40&md5=045c29e8ccf7a2dc68657a04281c9ccd",Conference Paper,Scopus,2-s2.0-34547365822
"Ghodrat, M.A., Lahiri, K., Raghunathan, A.","Accelerating system-on-chip power analysis using hybrid power estimation",2007,"Proceedings - Design Automation Conference",,, 4261307,"883","886",,13,10.1109/DAC.2007.375288,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547369733&doi=10.1109%2fDAC.2007.375288&partnerID=40&md5=6bfd8d6dc2d5204bedbe071707f187f0",Conference Paper,Scopus,2-s2.0-34547369733
"Arora, D., Raghunathan, A., Ravi, S., Sankaradass, M., Jha, N.K., Chakradhar, S.T.","Exploring software partitions for fast security processing on a multiprocessor mobile SoC",2007,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","15","6",,"699","710",,3,10.1109/TVLSI.2007.898740,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34250166167&doi=10.1109%2fTVLSI.2007.898740&partnerID=40&md5=ce2d6cc8a52474ac420a103c48261be5",Article,Scopus,2-s2.0-34250166167
"Arora, D., Ravi, S., Raghunathan, A., Jha, N.K.","Architectural support for run-time validation of program data properties",2007,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","15","5",,"546","559",,9,10.1109/TVLSI.2007.896913,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249779582&doi=10.1109%2fTVLSI.2007.896913&partnerID=40&md5=2cd0d7955f196ef56ff659de97f39023",Article,Scopus,2-s2.0-34249779582
"Potlapally, N.R., Ravi, S., Raghunathan, A., Lee, R.B., Jha, N.K.","Configuration and extension of embedded processors to optimize IPSec protocol execution",2007,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","15","5",,"605","609",,6,10.1109/TVLSI.2007.896912,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249820822&doi=10.1109%2fTVLSI.2007.896912&partnerID=40&md5=59610335fa64265638f55d8ecf3a7460",Article,Scopus,2-s2.0-34249820822
"Potlapally, N.R., Raghunathan, A., Ravi, S., Jha, N.K., Lee, R.B.","Aiding side-channel attacks on cryptographic software with satisfiability-based analysis",2007,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","15","4",,"465","470",,10,10.1109/TVLSI.2007.893665,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247563970&doi=10.1109%2fTVLSI.2007.893665&partnerID=40&md5=e209d4f9697ff171ed4bf6734ccf4a11",Article,Scopus,2-s2.0-34247563970
"Aaraj, N., Ravi, S., Raghunathan, A., Jha, N.K.","Hybrid architectures for efficient and secure face authentication in embedded systems",2007,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","15","3",,"296","308",,9,10.1109/TVLSI.2007.893608,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247128730&doi=10.1109%2fTVLSI.2007.893608&partnerID=40&md5=e73bc2a3ff3d317dca493216fcd3c7ef",Article,Scopus,2-s2.0-34247128730
"Muttreja, A., Raghunathan, A., Ravi, S., Jha, N.K.","Automated energy/performance macromodeling of embedded software",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","3",,"542","552",,14,10.1109/TCAD.2006.883914,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847700863&doi=10.1109%2fTCAD.2006.883914&partnerID=40&md5=96a750424beb871046a216d70776af89",Conference Paper,Scopus,2-s2.0-33847700863
"Aaraj, N., Ravi, S., Raghunathan, A., Jha, N.K.","Architectures for efficient face authentication in embedded systems",2006,"Proceedings -Design, Automation and Test in Europe, DATE","2",, 1657105,"","",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047139956&partnerID=40&md5=8cb8629bf80406142f0081185bacd385",Conference Paper,Scopus,2-s2.0-34047139956
"Arora, D., Ravi, S., Raghunathan, A., Jha, N.K.","Hardware-assisted run-time monitoring for secure program execution on embedded processors",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","12",,"1295","1308",,24,10.1109/TVLSI.2006.887799,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846644420&doi=10.1109%2fTVLSI.2006.887799&partnerID=40&md5=7454daba88cf7140238adec06090d902",Article,Scopus,2-s2.0-33846644420
"Sekar, K., Lahiri, K., Raghunathan, A., Dey, S.","Integrated data relocation and bus reconfiguration for adaptive system-on-chip platforms",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1656985,"","",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047141166&partnerID=40&md5=a612e7aa4f558b37d0bc304feb37f7a0",Conference Paper,Scopus,2-s2.0-34047141166
"Muttreja, A., Raghunathan, A., Ravi, S., Jha, N.K.","Active learning driven data acquisition for sensor networks",2006,"Proceedings - International Symposium on Computers and Communications",,, 1691142,"929","934",,7,10.1109/ISCC.2006.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547253827&doi=10.1109%2fISCC.2006.23&partnerID=40&md5=e904ec8bc9d88ee1550c7740cf9fcbde",Conference Paper,Scopus,2-s2.0-34547253827
"Stanley-Marbell, P., Lahiri, K., Raghunathan, A.","Adaptive data placement in an embedded multiprocessor thread library",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1656977,"","",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047103501&partnerID=40&md5=954b39041c1b274fcef3f8da162b8a3c",Conference Paper,Scopus,2-s2.0-34047103501
"Arora, D., Raghunathan, A., Ravi, S., Jha, N.K.","Architectural support for safe software execution on embedded processors",2006,"CODES+ISSS 2006: Proceedings of the 4th International Conference on Hardware Software Codesign and System Synthesis",,,,"106","111",,12,10.1145/1176254.1176281,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547144265&doi=10.1145%2f1176254.1176281&partnerID=40&md5=498e8e584f99818b030ea42e0b21d2ef",Conference Paper,Scopus,2-s2.0-34547144265
"Chandra, S., Lahiri, K., Raghunathan, A., Dey, S.","Considering process variations during system-level power analysis",2006,"Proceedings of the International Symposium on Low Power Electronics and Design","2006",,,"342","345",,23,10.1145/1165573.1165654,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247198334&doi=10.1145%2f1165573.1165654&partnerID=40&md5=d09aa5601a0f2d70bf230051b2c05da5",Conference Paper,Scopus,2-s2.0-34247198334
"Potlapally, N.R., Raghunathan, A., Ravi, S., Jha, N.K., Lee, R.B.","Satisfiability-based framework for enabling side-channel attacks on cryptographic software",2006,"Proceedings -Design, Automation and Test in Europe, DATE","2",, 1657108,"","",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047141132&partnerID=40&md5=90d91bd791752174969e52f7ad565ff1",Conference Paper,Scopus,2-s2.0-34047141132
"Psarakis, M., Gizopoulos, D., Hatzimihail, M., Paschalis, A., Raghunathan, A., Ravi, S.","Systematic software-based self-test for pipelined processors",2006,"Proceedings - Design Automation Conference",,,,"393","398",,32,10.1145/1146909.1147014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249786960&doi=10.1145%2f1146909.1147014&partnerID=40&md5=988a68d585d21d244473adc2bb8a7a2e",Conference Paper,Scopus,2-s2.0-34249786960
"Arora, D., Raghunathan, A., Ravi, S., Sankaradass, M., Jha, N.K., Chakradhar, S.T.","Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC",2006,"Proceedings - Design Automation Conference",,,,"496","501",,8,10.1145/1146909.1147040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547199653&doi=10.1145%2f1146909.1147040&partnerID=40&md5=12625d21916287cf21002b83dd5f5288",Conference Paper,Scopus,2-s2.0-34547199653
"Sun, F., Ravi, S., Raghunathan, A., Jha, N.K.","A scalable synthesis methodology for application-specific processors",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","11",,"1175","1187",,8,10.1109/TVLSI.2006.886410,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845529542&doi=10.1109%2fTVLSI.2006.886410&partnerID=40&md5=48286edbcccf1592c9b8d152ee04e008",Article,Scopus,2-s2.0-33845529542
"Zhong, L., Ravi, S., Raghunathan, A., Jha, N.K.","RTL-aware cycle-accurate functional power estimation",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","10", 1677694,"2103","2116",,8,10.1109/TCAD.2005.859504,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748325908&doi=10.1109%2fTCAD.2005.859504&partnerID=40&md5=c5606c5ada48f995a1192fda4f257851",Article,Scopus,2-s2.0-33748325908
"Huang, C., Ravi, S., Raghunathan, A., Jha, N.K.","Use of computation-unit integrated memories in high-level synthesis",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","10", 1677684,"1969","1988",,,10.1109/TCAD.2005.862749,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748300807&doi=10.1109%2fTCAD.2005.862749&partnerID=40&md5=2c9fbe07687d1e74bb64def634e8d53a",Article,Scopus,2-s2.0-33748300807
"Lingappan, L., Ravi, S., Raghunathan, A., Jha, N.K., Chakradhar, S.T.","Test-volume reduction in systems-on-a-chip using heterogeneous and multilevel compression techniques",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","10", 1677701,"2193","2205",,16,10.1109/TCAD.2005.862735,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748290195&doi=10.1109%2fTCAD.2005.862735&partnerID=40&md5=e16cd29303bda1f6c083ad55f944ce15",Article,Scopus,2-s2.0-33748290195
"Sun, F., Ravi, S., Raghunathan, A., Jha, N.K.","Hybrid custom instruction and co-processor synthesis methodology for extensible processors",2006,"Proceedings of the IEEE International Conference on VLSI Design","2006",, 1581496,"473","476",,2,10.1109/VLSID.2006.100,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748580392&doi=10.1109%2fVLSID.2006.100&partnerID=40&md5=ade11b2959154beb27c4b884d154cf35",Conference Paper,Scopus,2-s2.0-33748580392
"Sun, F., Ravi, S., Raghunathan, A., Jha, N.K.","Application-specific heterogeneous multiprocessor synthesis using extensible processors",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","9", 1673736,"1589","1602",,26,10.1109/TCAD.2005.858269,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748100384&doi=10.1109%2fTCAD.2005.858269&partnerID=40&md5=d580f828ad062bc7a16b5f4026aeac83",Article,Scopus,2-s2.0-33748100384
"Lahiri, K., Raghunathan, A., Lakshminarayana, G.","The LOTTERYBUS on-chip communication architecture",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","6", 1661600,"596","608",,35,10.1109/TVLSI.2006.878210,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746887787&doi=10.1109%2fTVLSI.2006.878210&partnerID=40&md5=0f830aa84d0f4a10f8a949c942f00c2d",Article,Scopus,2-s2.0-33746887787
"Potlapally, N.R., Ravi, S., Raghunathan, A., Jha, N.K.","A study of the energy consumption characteristics of cryptographic algorithms and security protocols",2006,"IEEE Transactions on Mobile Computing","5","2",,"128","143",,209,10.1109/TMC.2006.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646382089&doi=10.1109%2fTMC.2006.16&partnerID=40&md5=e02d2470b12994e03a5d37465d205763",Article,Scopus,2-s2.0-33646382089
"Coburn, J., Ravi, S., Raghunathan, A., Chakradhar, S.","SECA: Security-enhanced communication architecture",2005,"CASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"78","89",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29144464335&partnerID=40&md5=b6a56a18591fa89aa5d8f1cd7a03cb00",Conference Paper,Scopus,2-s2.0-29144464335
"Roy, K., Tiwari, V., Raghunathan, A., Stan, M.","Proceedings of the International Symposium on Low Power Electronics and Design: Foreword",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444442350&partnerID=40&md5=1b826bb669a5d1026bd4b3e944f946fd",Editorial,Scopus,2-s2.0-28444442350
"Sun, F., Ravi, S., Raghunathan, A., Jha, N.K.","Synthesis of application-specific heterogeneous multiprocessor architectures using extensible processors",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"551","556",,28,10.1109/ICVD.2005.155,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944502946&doi=10.1109%2fICVD.2005.155&partnerID=40&md5=5ba619be2de851e39e9fc69e30ba1f95",Conference Paper,Scopus,2-s2.0-27944502946
"Coburn, J., Ravi, S., Raghunathan, A.","Hardware accelerated power estimation",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","I",, 1395618,"528","529",,5,10.1109/DATE.2005.168,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646920102&doi=10.1109%2fDATE.2005.168&partnerID=40&md5=0126b852ea464dbf3aa8e08eb0249865",Conference Paper,Scopus,2-s2.0-33646920102
"Muttreja, A., Raghunathan, A., Ravi, S., Jha, N.K.","Hybrid simulation for embedded software energy estimation",2005,"Proceedings - Design Automation Conference",,, 3.3,"23","26",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944433815&partnerID=40&md5=a2278e2cc87fceef451e06896ec886cb",Conference Paper,Scopus,2-s2.0-27944433815
"Coburn, J., Ravi, S., Raghunathan, A.","Power emulation: A new paradigm for power estimation",2005,"Proceedings - Design Automation Conference",,, 43.1,"700","705",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944438165&partnerID=40&md5=15ef55329d9abf648c33c76e29aa2bab",Conference Paper,Scopus,2-s2.0-27944438165
"Gupta, P., Ravi, S., Raghunathan, A., Jha, N.K.","Efficient fingerprint-based user authentication for embedded systems",2005,"Proceedings - Design Automation Conference",,, 14.5,"244","247",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944460383&partnerID=40&md5=5271f485babb6e8fadb95cccd4716de6",Conference Paper,Scopus,2-s2.0-27944460383
"Arora, D., Ravi, S., Raghunathan, A., Jha, N.K.","Secure embedded processing through hardware-assisted run-time monitoring",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","I",, 1395552,"178","183",,82,10.1109/DATE.2005.266,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644598154&doi=10.1109%2fDATE.2005.266&partnerID=40&md5=82c8a8324006e00188346fef513b8f67",Conference Paper,Scopus,2-s2.0-27644598154
"Sekar, K., Lahiri, K., Raghunathan, A., Dey, S.","FLEXBUS: A high-performance system-on-chip communication architecture with a dynamically configurable topology",2005,"Proceedings - Design Automation Conference",,, 34.4,"571","574",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944431648&partnerID=40&md5=84b26ded26a27d30eba0222c23484d1f",Conference Paper,Scopus,2-s2.0-27944431648
"Lahiri, K., Dey, S., Raghunathan, A.","Design of Communication Architectures for High-Performance and Energy-Efficient Systems-on-Chips",2005,"Multiprocessor Systems-on-Chips",,,,"187","222",,5,10.1016/B978-012385251-9/50021-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748893795&doi=10.1016%2fB978-012385251-9%2f50021-9&partnerID=40&md5=6c3f2873bdef9267b7f742ff7dbb9874",Book Chapter,Scopus,2-s2.0-34748893795
"Park, C., Lahiri, K., Raghunathan, A.","Battery discharge characteristics of wireless sensor nodes: An experimental analysis",2005,"2005 Second Annual IEEE Communications Society Conference on Sensor and AdHoc Communications and Networks, SECON 2005","2005",, 1557096,"430","440",,45,10.1109/SAHCN.2005.1557096,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845483127&doi=10.1109%2fSAHCN.2005.1557096&partnerID=40&md5=5eca8541ae6582b555ccd9e3dc013289",Conference Paper,Scopus,2-s2.0-33845483127
"Huang, C., Ravi, S., Raghunathan, A., Jha, N.K.","Eliminating memory bottlenecks for a JPEG encoder through distributed logic-memory architecture and computation-unit integrated memory",2005,"Proceedings of the Custom Integrated Circuits Conference","2005",, 1568651,"236","239",,3,10.1109/CICC.2005.1568651,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847095113&doi=10.1109%2fCICC.2005.1568651&partnerID=40&md5=0a71b00f699baeb30e2b23198ead2401",Conference Paper,Scopus,2-s2.0-33847095113
"Bansal, N., Lahiri, K., Raghunathan, A., Chakradhar, S.T.","Power monitors: A framework for system-level power estimation using heterogeneous power models",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"579","585",,46,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944476896&partnerID=40&md5=626287620e2742f55dc3eb3420c3a253",Conference Paper,Scopus,2-s2.0-27944476896
"Lingappan, L., Ravi, S., Raghunathan, A., Jha, N.K., Chakradhar, S.T.","Heterogeneous and multi-level compression techniques for test volume reduction in systems-on-chip",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"65","70",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944443535&partnerID=40&md5=94c8b0dd8102d552f1e38de629854760",Conference Paper,Scopus,2-s2.0-27944443535
"Arora, D., Raghunathan, A., Ravi, S., Jha, N.K.","Enhancing security through hardware-assisted run-time validation of program data properties",2005,"CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis",,,,"190","195",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644563466&partnerID=40&md5=59c37e4c1193e4dbaa224810b4fe86ba",Conference Paper,Scopus,2-s2.0-27644563466
"Wang, W., Raghunathan, A., Lakshminarayana, G., Jha, N.K.","Input space-adaptive optimization for embedded-software synthesis",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","11",,"1677","1692",,,10.1109/TCAD.2005.852282,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27744509108&doi=10.1109%2fTCAD.2005.852282&partnerID=40&md5=e0cce1a146f017e034e45bd988577a97",Article,Scopus,2-s2.0-27744509108
"Huang, C., Ravi, S., Raghunathan, A., Jha, N.K.","Generation of distributed logic-memory architectures through high-level synthesis",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","11",,"1694","1710",,5,10.1109/TCAD.2005.852276,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27744551146&doi=10.1109%2fTCAD.2005.852276&partnerID=40&md5=21fb694fc8c7b44ad28a27f368e64d90",Article,Scopus,2-s2.0-27744551146
"Tan, T.K., Jha, N.K., Raghunathan, A.","Energy Macromodeling of Embedded Operating Systems",2005,"ACM Transactions on Embedded Computing Systems","4","1",,"231","254",,34,10.1145/1053271.1053281,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85011833865&doi=10.1145%2f1053271.1053281&partnerID=40&md5=26e792f7becc75c0ab962179c9c738f1",Article,Scopus,2-s2.0-85011833865
"Lahiri, K., Raghunathan, A.","Power analysis of system-level on-chip communication architectures",2004,"Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004",,,,"236","241",,48,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244376510&partnerID=40&md5=d9b38910bfcfa6a4608bc306cdbffae8",Conference Paper,Scopus,2-s2.0-16244376510
"Huang, C., Ravi, S., Raghunathan, A., Jha, N.K.","High-level synthesis using computation-unit integrated memories",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 10A.2,"783","790",,2,10.1109/ICCAD.2004.1382682,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244406821&doi=10.1109%2fICCAD.2004.1382682&partnerID=40&md5=d86c87454d36dc0d9384d3e6c01e8632",Conference Paper,Scopus,2-s2.0-16244406821
"Zhong, L., Ravi, S., Raghunathan, A., Jha, N.K.","Power estimation for cycle-accurate functional descriptions of hardware",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 8C.3,"668","675",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244410461&partnerID=40&md5=80690dfe343d11f7ae481db0c72207d4",Conference Paper,Scopus,2-s2.0-16244410461
"Muttreja, A., Raghunathan, A., Ravi, S., Jha, N.K.","Automated energy/performance macromodeling of embedded software",2004,"Proceedings - Design Automation Conference",,,,"99","102",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444306048&partnerID=40&md5=2d6d2a986941fa95a7de02f70c681cac",Conference Paper,Scopus,2-s2.0-4444306048
"Kocher, P., Lee, R., McGraw, G., Raghunathan, A., Ravi, S.","Security as a new dimension in embedded system design",2004,"Proceedings - Design Automation Conference",,,,"753","760",,185,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444331720&partnerID=40&md5=623665f5a050089afdc6c3cd734f5796",Conference Paper,Scopus,2-s2.0-4444331720
"Ravi, S., Raghunathan, A., Kocher, P., Hattangady, S.","Security in Embedded Systems: Design Challenges",2004,"ACM Transactions on Embedded Computing Systems","3","3",,"461","491",,269,10.1145/1015047.1015049,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85014332650&doi=10.1145%2f1015047.1015049&partnerID=40&md5=6e1a09e5ec34719b0c432a59e45efcd2",Article,Scopus,2-s2.0-85014332650
"Wang, W., Raghunathan, A., Jha, N.K., Dey, S.","Resource budgeting for multiprocess high-level synthesis",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","7",,"1010","1019",,3,10.1109/TCAD.2004.829806,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3142562695&doi=10.1109%2fTCAD.2004.829806&partnerID=40&md5=73ae8a531998d198e81df865586e84a8",Article,Scopus,2-s2.0-3142562695
"Wang, W., Raghunathan, A., Lakshminarayana, G., Jha, N.K.","Input space adaptive design: A high-level methodology for optimizing energy and performance",2004,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","12","6",,"590","602",,,10.1109/TVLSI.2004.827592,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042565117&doi=10.1109%2fTVLSI.2004.827592&partnerID=40&md5=70fb56b2989da39143b986ef5fe9759f",Article,Scopus,2-s2.0-3042565117
"Lahiri, K., Raghunathan, A., Dey, S.","Design space exploration for optimizing on-chip communication architectures",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","6",,"952","961",,89,10.1109/TCAD.2004.828127,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942604532&doi=10.1109%2fTCAD.2004.828127&partnerID=40&md5=0716dbc223a69fdbf77ab263f2d3b29d",Article,Scopus,2-s2.0-2942604532
"Lahiri, K., Raghunathan, A., Dey, S.","Efficient power profiling for battery-driven embedded system design",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","6",,"919","932",,20,10.1109/TCAD.2004.828137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942522797&doi=10.1109%2fTCAD.2004.828137&partnerID=40&md5=4fb70a30acce8bd422ac014e8df165ab",Article,Scopus,2-s2.0-2942522797
"Ravi, S., Raghunathan, A., Chakradhar, S.","Tamper resistance mechanisms for secure embedded systems",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"605","611",,71,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342652200&partnerID=40&md5=f404661ff37c49215c5e2a7a72b622a8",Conference Paper,Scopus,2-s2.0-2342652200
"Wang, W., Raghunathan, A., Jha, N.K.","Profiling driven computation reuse: An embedded software synthesis technique for energy and performance optimization",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"267","272",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342456385&partnerID=40&md5=c3ae1fe1bf3b85f9afe846651ca5d2b9",Conference Paper,Scopus,2-s2.0-2342456385
"Fei, Y., Ravi, S., Raghunathan, A., Jha, N.K.","Energy-optimizing source code transformations for OS-driven embedded software",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"261","266",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342594492&partnerID=40&md5=4b40110ff3e4cd1395281218cfa61148",Conference Paper,Scopus,2-s2.0-2342594492
"Lahiri, K., Raghunathan, A., Lakshminarayana, G., Dey, S.","Design of high-performance system-on-chips using communication architecture tuners",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","5",,"620","636",,24,10.1109/TCAD.2004.826585,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2542430318&doi=10.1109%2fTCAD.2004.826585&partnerID=40&md5=37c5d9be0bfc18abbcc223d7e8c5c57d",Article,Scopus,2-s2.0-2542430318
"Fei, Y., Ravi, S., Raghunathan, A., Jha, N.K.","A hybrid energy-estimation technique for extensible processors",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","5",,"652","664",,12,10.1109/TCAD.2004.826546,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2542479965&doi=10.1109%2fTCAD.2004.826546&partnerID=40&md5=9faae2baeaec2f616dcf41ffb3718717",Article,Scopus,2-s2.0-2542479965
"Sun, F., Ravi, S., Raghunathan, A., Jha, N.K.","Custom-instruction synthesis for extensible-processor platforms",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","2",,"216","228",,72,10.1109/TCAD.2003.822133,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1242286078&doi=10.1109%2fTCAD.2003.822133&partnerID=40&md5=3cf9adc0b1d7118dd79ce02059b8def2",Article,Scopus,2-s2.0-1242286078
"Lakshminarayana, G., Raghunathan, A., Khouri, K.S., Jha, N.K., Dey, S.","Common-Case Computation: A High-Level Energy and Performance Optimization Technique",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","1",,"33","49",,2,10.1109/TCAD.2003.819893,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346500605&doi=10.1109%2fTCAD.2003.819893&partnerID=40&md5=34171a8ffd564d7a251a4ef71b00681d",Article,Scopus,2-s2.0-0346500605
"Huang, C., Ravi, S., Raghunathan, A., Jha, N.K.","Synthesis of Heterogeneous Distributed Architectures for Memory-intensive Applications",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"46","53",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0347409243&partnerID=40&md5=c6359dbde08ff30837b6e34b1c7d43da",Conference Paper,Scopus,2-s2.0-0347409243
"Sun, F., Ravi, S., Raghunathan, A., Jha, N.K.","A Scalable Application-Specific Processor Synthesis Methodology",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"283","290",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0348040125&partnerID=40&md5=dd078e2c31f5e706c88a362773171f68",Conference Paper,Scopus,2-s2.0-0348040125
"Bertozzi, D., Raghunathan, A., Benini, L., Ravi, S.","Transport protocol optimization for energy efficient wireless embedded systems",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253690,"706","711",,20,10.1109/DATE.2003.1253690,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893758578&doi=10.1109%2fDATE.2003.1253690&partnerID=40&md5=d7a3c9f46a6473d75519afdc8fdc0f51",Conference Paper,Scopus,2-s2.0-84893758578
"Fei, Y., Ravi, S., Raghunathan, A., Jha, N.K.","Energy estimation for extensible processors",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253686,"682","687",,7,10.1109/DATE.2003.1253686,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544342566&doi=10.1109%2fDATE.2003.1253686&partnerID=40&md5=a6e2c6079e4383bb56122ff8037c8109",Conference Paper,Scopus,2-s2.0-4544342566
"Tan, T.K., Raghunathan, A., Jha, N.K.","Software architectural transformations: A new approach to low energy embedded software",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253742,"1046","1051",,30,10.1109/DATE.2003.1253742,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745147455&doi=10.1109%2fDATE.2003.1253742&partnerID=40&md5=9ffddfc4844d8aa9e36ad509ac6d2bd6",Conference Paper,Scopus,2-s2.0-33745147455
"Raghunathan, A., Ravi, S., Hattangady, S., Quisquater, J.-J.","Securing mobile appliances: New challenges for the system designer",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1186383,"176","181",,4,10.1109/DATE.2003.1186383,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893721283&doi=10.1109%2fDATE.2003.1186383&partnerID=40&md5=1da2d292478b54e970c619df228e513d",Conference Paper,Scopus,2-s2.0-84893721283
"Potlapally, N.R., Ravi, S., Raghunathan, A., Jha, N.K.","Analyzing the Energy Consumption of Security Protocols",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"30","35",,140,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542269608&partnerID=40&md5=6fc0cb290c2d670e0e371bc507dbfd35",Conference Paper,Scopus,2-s2.0-1542269608
"Raghunathan, A., Ravi, S., Hattangady, S., Quisquater, J.-J.","Securing mobile appliances: New challenges for the system designer",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253605,"176","181",,18,10.1109/DATE.2003.1253605,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10444228259&doi=10.1109%2fDATE.2003.1253605&partnerID=40&md5=24cb74727bd08e09ce1de5b5b0b8d11d",Conference Paper,Scopus,2-s2.0-10444228259
"Ganesh, G., Ravi, S., Raghunathan, A.","A provisioning algorithm for revenue maximization in optical networks",2003,"Proceedings of the IASTED International Conference on Wireless and Optical Communications","3",,,"80","85",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542642492&partnerID=40&md5=1f4c1738bfc492de2487c9ad6b7a7100",Conference Paper,Scopus,2-s2.0-1542642492
"Tan, T.K., Raghunathan, A., Jha, N.K.","A simulation framework for energy-consumption analysis of OS-driven embedded applications",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","9",,"1284","1294",,13,10.1109/TCAD.2003.816207,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141628922&doi=10.1109%2fTCAD.2003.816207&partnerID=40&md5=ccc4c7031e7cbcb9f79329153c6ebbf9",Article,Scopus,2-s2.0-0141628922
"Chen, L., Ravi, S., Raghunathan, A., Dey, S.","A scalable software-based self-test methodology for programmable processors",2003,"Proceedings - Design Automation Conference",,,,"548","553",,94,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042134725&partnerID=40&md5=bf893c361d86bc45e1fa74c0ce1ddfde",Conference Paper,Scopus,2-s2.0-0042134725
"Raghunathan, A., Dey, S., Jha, N.K.","High-Level Macro-Modeling and Estimation Techniques for Switching Activity and Power Consumption",2003,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","11","4",,"538","557",,19,10.1109/TVLSI.2003.812295,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141638632&doi=10.1109%2fTVLSI.2003.812295&partnerID=40&md5=71e1253cb10feee30f14d71d3b8cb382",Article,Scopus,2-s2.0-0141638632
"Wang, W., Tan, T.K., Luo, J., Fei, Y., Shang, L., Vallerio, K.S., Zhong, L., Raghunathan, A., Jha, N.K.","A comprehensive high-level synthesis system for control-flow intensive behaviors",2003,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"11","14",,9,10.1115/IMECE2003-41653,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038375817&doi=10.1115%2fIMECE2003-41653&partnerID=40&md5=bd162442d2e5b937ade6d49501a2b550",Conference Paper,Scopus,2-s2.0-0038375817
"Dick, R.P., Lakshminarayana, G., Raghunathan, A., Jha, N.K.","Analysis of power dissipation in embedded systems using real-time operating systems",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","5",,"615","627",,19,10.1109/TCAD.2003.810745,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037853119&doi=10.1109%2fTCAD.2003.810745&partnerID=40&md5=7bc643190bf2fb4f8885f5d4d7fec3ff",Article,Scopus,2-s2.0-0037853119
"Wang, W., Raghunathan, A., Jha, N.K., Dey, S.","High-level synthesis of multi-process behavioral descriptions",2003,"Proceedings of the IEEE International Conference on VLSI Design","2003-January",, 1183178,"467","473",,6,10.1109/ICVD.2003.1183178,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8744298018&doi=10.1109%2fICVD.2003.1183178&partnerID=40&md5=e8cb0664678a652462440bd45d67b9cc",Conference Paper,Scopus,2-s2.0-8744298018
"Ravi, S., Raghunathan, A., Chakradhar, S.","Efficient RTL power estimation for large designs",2003,"Proceedings of the IEEE International Conference on VLSI Design","2003-January",, 1183173,"431","439",,26,10.1109/ICVD.2003.1183173,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84941365252&doi=10.1109%2fICVD.2003.1183173&partnerID=40&md5=ddbff840111e223a784500a0273b4639",Conference Paper,Scopus,2-s2.0-84941365252
"Ravi, S., Raghunathan, A., Chakradhar, S.","Embedding security in wireless embedded systems",2003,"Proceedings of the IEEE International Conference on VLSI Design","2003-January",, 1183148,"269","270",,8,10.1109/ICVD.2003.1183148,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342603906&doi=10.1109%2fICVD.2003.1183148&partnerID=40&md5=529ef255b53309bfdf38f89f35f30047",Conference Paper,Scopus,2-s2.0-2342603906
"Huang, C., Ravi, S., Raghunathan, A., Jha, N.K.","High-level synthesis of distributed logic-memory architectures",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"564","571",,10,10.1145/774572.774655,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036907086&doi=10.1145%2f774572.774655&partnerID=40&md5=52eb4934c4ba4c87caffc7c0e55fa8e3",Conference Paper,Scopus,2-s2.0-0036907086
"Sun, F., Ravi, S., Raghunathan, A., Jha, N.K.","Synthesis of custom processors based on extensible platforms",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"641","648",,66,10.1145/774572.774667,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036907239&doi=10.1145%2f774572.774667&partnerID=40&md5=29ee9070739985f494eeadb01092e3e0",Conference Paper,Scopus,2-s2.0-0036907239
"Tan, T.K., Raghunathan, A., Lakshminarayana, G., Jha, N.K.","High-level energy macromodeling of embedded software",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","9",,"1037","1050",,11,10.1109/TCAD.2002.801094,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036734945&doi=10.1109%2fTCAD.2002.801094&partnerID=40&md5=2c90d6e53ccfe059b6060e3584e791f8",Article,Scopus,2-s2.0-0036734945
"Lahiri, K., Raghunathan, A., Dey, S.","Communication architecture based power management for battery efficient system design",2002,"Proceedings - Design Automation Conference",,,,"691","696",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036053352&partnerID=40&md5=890b4dcf9de180d6a54c92791aa4797a",Conference Paper,Scopus,2-s2.0-0036053352
"Lahiri, K., Raghunathan, A., Dey, S.","Communication-based power management",2002,"IEEE Design and Test of Computers","19","4",,"118","130",,13,10.1109/MDT.2002.1018140,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036645642&doi=10.1109%2fMDT.2002.1018140&partnerID=40&md5=99c5ccee1c00f339d23e15d75603cd6e",Article,Scopus,2-s2.0-0036645642
"Lajolo, M., Raghunathan, A., Dey, S., Lavagno, L.","Cosimulation-based power estimation for system-on-chip design",2002,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","10","3",,"253","265",,31,10.1109/TVLSI.2002.1043328,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036625242&doi=10.1109%2fTVLSI.2002.1043328&partnerID=40&md5=733f7a109792b225bbfcd21022191536",Article,Scopus,2-s2.0-0036625242
"Wang, W., Raghunathan, A., Lakshminarayana, G., Jha, N.K.","Input space adaptive embedded software synthesis",2002,"Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002",,, 995018,"711","718",,2,10.1109/ASPDAC.2002.995018,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962315066&doi=10.1109%2fASPDAC.2002.995018&partnerID=40&md5=925176e25e4b503eea97df4c5ed3858e",Conference Paper,Scopus,2-s2.0-84962315066
"Potlapally, N.R., Ravi, S., Raghunathan, A., Lakshminarayana, G.","Optimizing public-key encryption for wireless clients",2002,"IEEE International Conference on Communications","2",,,"1050","1056",,36,10.1109/ICC.2002.997014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036285946&doi=10.1109%2fICC.2002.997014&partnerID=40&md5=8a74258ca5de48fa5fb0e714fa1a5127",Article,Scopus,2-s2.0-0036285946
"Lahiri, K., Raghunathan, A., Dey, S.","Battery-efficient architecture for an 802.11 MAC processor",2002,"IEEE International Conference on Communications","2",,,"669","674",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036283079&partnerID=40&md5=42caebfd3e24706eb54e529f185b9585",Conference Paper,Scopus,2-s2.0-0036283079
"Lahiri, K., Raghunathan, A., Dey, S.","Fast system-level power profiling for battery-efficient system design",2002,"Hardware/Software Codesign - Proceedings of the International Workshop",,,,"157","162",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036045872&partnerID=40&md5=9710378286f4f537010133ba45d5c241",Conference Paper,Scopus,2-s2.0-0036045872
"Ravi, S., Raghunathan, A., Potlapally, N.","Securing wireless data: System architecture challenges",2002,"Proceedings of the International Symposium on System Synthesis",,, 35,"195","200",,57,10.1145/581199.581243,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036957308&doi=10.1145%2f581199.581243&partnerID=40&md5=0a0e54adf90aedf4da91b749955ca94e",Article,Scopus,2-s2.0-0036957308
"Raghunathan, V., Raghunathan, A., Srivastava, M.B., Ercegovac, M.D.","High-level synthesis with SIMD units",2002,"Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002",,, 994955,"407","413",,4,10.1109/ASPDAC.2002.994955,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84930461761&doi=10.1109%2fASPDAC.2002.994955&partnerID=40&md5=0453bc7d07110eb7067dd34547b796d9",Conference Paper,Scopus,2-s2.0-84930461761
"Tan, T.K., Raghunathan, A., Jha, N.K.","Embedded operating system energy analysis and macro-modeling",2002,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"515","522",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036395499&partnerID=40&md5=7a95e307eac399845762334ed536e5bf",Conference Paper,Scopus,2-s2.0-0036395499
"Tan, T.K., Raghunathan, A., Jha, N.K.","EMSIM: An energy simulation framework for an embedded operating system",2002,"Proceedings - IEEE International Symposium on Circuits and Systems","2",,,"II/464","II/467",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036294444&partnerID=40&md5=e10223a042a337d329b9a35b49071ae5",Conference Paper,Scopus,2-s2.0-0036294444
"Ravi, S., Raghunathan, A., Potlapally, N., Sankaradass, M.","System design methodologies for a wireless security processing platform",2002,"Proceedings-Design Automation Conference",,,,"777","782",,50,10.1109/DAC.2002.1012728,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036055207&doi=10.1109%2fDAC.2002.1012728&partnerID=40&md5=a89e337b836f303b90a7e63e3ee06861",Article,Scopus,2-s2.0-0036055207
"Chang, J., Ravi, S., Raghunathan, A.","FLEXBAR: A crossbar switching fabric with improved performance and utilization",2002,"Proceedings of the Custom Integrated Circuits Conference",,,,"405","408",,4,10.1109/CICC.2002.1012857,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036053421&doi=10.1109%2fCICC.2002.1012857&partnerID=40&md5=feab45a83f4d417c95d59e87e500ab07",Article,Scopus,2-s2.0-0036053421
"Lahiri, K., Raghunathan, A., Dey, S., Panigrahi, D.","Battery-driven system design: A new frontier in low power design",2002,"Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002",,, 994932,"261","267",,233,10.1109/ASPDAC.2002.994932,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962267980&doi=10.1109%2fASPDAC.2002.994932&partnerID=40&md5=2006c465de17f58bc13abe23724721db",Conference Paper,Scopus,2-s2.0-84962267980
"Panigrahi, D., Raghunathan, A., Lakshminarayana, G., Dey, S.","Energy modeling for wireless internet access",2001,"Proceedings - 2001 International Conference on Third Generation Wireless and Beyond",,,,"332","337",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-6344226676&partnerID=40&md5=642dff1835520315418a410420c439c0",Conference Paper,Scopus,2-s2.0-6344226676
"Lahiri, K., Raghunathan, A., Dey, S.","System-level performance analysis for designing on-chip communication architectures",2001,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","20","6",,"768","783",,130,10.1109/43.924830,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035368837&doi=10.1109%2f43.924830&partnerID=40&md5=c25c197f63ff8106f9b88693cb8da442",Article,Scopus,2-s2.0-0035368837
"Raghunathan, A., Dey, S.","Tutorial: Low-power mobile wireless communication system design: Protocols, architectures, and design methodologies",2001,"Proceedings of the IEEE International Conference on VLSI Design",,,,"9","10",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035011615&partnerID=40&md5=445240ee952f6a140f773d29d717a0d9",Conference Paper,Scopus,2-s2.0-0035011615
"Wang, W., Raghunathan, A., Lakshminarayana, G., Jha, N.K.","Input space adaptive design: A high-level methodology for energy and performance optimization",2001,"Proceedings - Design Automation Conference",,,,"738","743",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034848285&partnerID=40&md5=9a10ba610ce30ce74341d604b5241ede",Conference Paper,Scopus,2-s2.0-0034848285
"Tan, T.K., Raghunathan, A., Lakshminarayana, G., Jha, N.K.","High-level software energy macro-modeling",2001,"Proceedings - Design Automation Conference",,,,"605","610",,62,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034842272&partnerID=40&md5=250dfede2f3fb63e95d0ce7d9dba2aa1",Conference Paper,Scopus,2-s2.0-0034842272
"Lahiri, K., Raghunathan, A., Lakshminarayana, G.","LOTTERYBUS: A new high-performance communication architecture for system-on-chip designs",2001,"Proceedings - Design Automation Conference",,,,"15","20",,91,10.1109/DAC.2001.156100,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034853719&doi=10.1109%2fDAC.2001.156100&partnerID=40&md5=0dcde2ec1f2879e8f5a8e23dfe004586",Article,Scopus,2-s2.0-0034853719
"Lahiri, K., Raghunathan, A., Dey, S.","Evaluation of the traffic-performance characteristics of system-on-chip communication architectures",2001,"Proceedings of the IEEE International Conference on VLSI Design",,,,"29","35",,70,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034995968&partnerID=40&md5=f41111b76967eaa4e5dd6ab573b89e31",Conference Paper,Scopus,2-s2.0-0034995968
"Raghunathan, V., Ravi, S., Raghunathan, A., Lakshminarayana, G.","Transient power management through high level synthesis",2001,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,, 83,"545","552",,20,10.1109/ICCAD.2001.968703,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035208946&doi=10.1109%2fICCAD.2001.968703&partnerID=40&md5=b5b45701753bfdb0ea80fd0baaa6b67a",Article,Scopus,2-s2.0-0035208946
"Potlapally, N.R., Raghunathan, A., Lakshminarayana, G., Hsiao, M.S., Chakradhar, S.T.","Accurate power macro-modeling techniques for complex RTL circuits",2001,"Proceedings of the IEEE International Conference on VLSI Design",,,,"235","241",,20,10.1109/ICVD.2001.902666,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035005672&doi=10.1109%2fICVD.2001.902666&partnerID=40&md5=c24c244121596c63aa4a80e9424b3bbf",Article,Scopus,2-s2.0-0035005672
"Panigrahi, D., Chiasserini, C., Dey, S., Rao, R., Raghunathan, A., Lahiri, K.","Battery life estimation of mobile embedded systems",2001,"Proceedings of the IEEE International Conference on VLSI Design",,,,"57","63",,129,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035007991&partnerID=40&md5=443b77fedeef97cd8a1066cdeafbdf60",Conference Paper,Scopus,2-s2.0-0035007991
"Lajolo, M., Raghunathan, A., Dey, S., Lavagno, L.","Efficient power co-estimation techniques for system-on-chip design",2000,"Proceedings -Design, Automation and Test in Europe, DATE",,, 840011,"27","34",,40,10.1109/DATE.2000.840011,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893689640&doi=10.1109%2fDATE.2000.840011&partnerID=40&md5=ddd3ddc212f394adbf7f54fd7af0ed9a",Conference Paper,Scopus,2-s2.0-84893689640
"Lakshminarayana, G., Raghunathan, A., Jha, N.K.","Behavioral synthesis of fault secure controller/datapaths based on aliasing probability analysis",2000,"IEEE Transactions on Computers","49","9",,"865","885",,21,10.1109/12.869319,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034272560&doi=10.1109%2f12.869319&partnerID=40&md5=be1ac3ff80402bd7e427f78d0c8b39c5",Article,Scopus,2-s2.0-0034272560
"Lakshminarayana, G., Raghunathan, A., Jha, N.K.","Incorporating speculative execution into scheduling of control-flow-intensive designs",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","3",,"308","324",,27,10.1109/43.833200,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034157132&doi=10.1109%2f43.833200&partnerID=40&md5=2809897b0d8726b82863c3d2a088a878",Article,Scopus,2-s2.0-0034157132
"Lahiri, K., Raghunathan, A., Lakshminarayana, G., Dey, S.","Communication architecture tuners: A methodology for the design of high-performance communication architectures for system-on-chips",2000,"Proceedings-Design Automation Conference",,,,"513","518",,33,10.1109/DAC.2000.855364,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033685462&doi=10.1109%2fDAC.2000.855364&partnerID=40&md5=2338d0ade735ab3c09601555cfaeea3c",Article,Scopus,2-s2.0-0033685462
"Lahiri, K., Raghunathan, A., Dey, S.","Efficient exploration of the SoC communication architecture design space",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896509,"424","430",,67,10.1109/ICCAD.2000.896509,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034474790&doi=10.1109%2fICCAD.2000.896509&partnerID=40&md5=82a32693ea6afda112d22d2d5fcd155a",Conference Paper,Scopus,2-s2.0-0034474790
"Dick, Robert P., Lakshminarayana, Ganesh, Raghunathan, Anand, Jha, Niraj K.","Power analysis of embedded operating systems",2000,"Proceedings - Design Automation Conference",,,,"312","315",,59,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033698642&partnerID=40&md5=3ad35dbd90492de81999203ad0fc84e5",Conference Paper,Scopus,2-s2.0-0033698642
"Lahiri, Kanishka, Raghunathan, Anand, Dey, Sujit","Performance analysis of systems with multi-channel communication architectures",2000,"Proceedings of the IEEE International Conference on VLSI Design",,,,"530","537",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033886663&partnerID=40&md5=0d3d2df1392d91df3deb4b4e907f561d",Conference Paper,Scopus,2-s2.0-0033886663
"Lakshminarayana, G., Raghunathan, A., Jha, N.K., Dey, S.","Power management in high-level synthesis",1999,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","7","1",,"7","15",,20,10.1109/92.748195,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033097603&doi=10.1109%2f92.748195&partnerID=40&md5=38af633bd28bbbcedf7cba62711d5c63",Article,Scopus,2-s2.0-0033097603
"Lahiri, Kanishka, Raghunathan, Anand, Dey, Sujit","Fast performance analysis of bus-based system-on-chip communication architectures",1999,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"566","572",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033319378&partnerID=40&md5=b77e5d4c37c1f4d3ba0466b798ef330d",Conference Paper,Scopus,2-s2.0-0033319378
"Ghosh, I., Raghunathan, A., Jha, N.K.","Hierarchical test generation and design for testability methods for aspp's and ASIP's",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","2-3",,"357","370",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033089770&partnerID=40&md5=3bfadf9f00be1db194dc8de87bb53687",Article,Scopus,2-s2.0-0033089770
"Ashar, Pranav, Raghunathan, Anand, Gupta, Aarti, Bhattacharya, Subhrajit","Verification of scheduling in the presence of loops using uninterpreted symbolic simulation",1999,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"458","466",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033300558&partnerID=40&md5=19a2640dde9d99becf4861331d972607",Article,Scopus,2-s2.0-0033300558
"Management, P., Dey, S., Raghunathan, A., Jha, N.K., Wakabayashi, K.","Controller-based for control-flow intensive designs",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","10",,"1496","1508",,11,10.1109/43.790626,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033340044&doi=10.1109%2f43.790626&partnerID=40&md5=45d2df7fbab27a959e93167ceef83f19",Article,Scopus,2-s2.0-0033340044
"Raghunathan, A., Dey, S., Jha, N.K.","Register transfer level power optimization with emphasis on glitch analysis and reduction",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","8",,"1114","1131",,36,10.1109/43.775632,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032668489&doi=10.1109%2f43.775632&partnerID=40&md5=336ea050397055404ff9fa2600f9080f",Article,Scopus,2-s2.0-0032668489
"Lakshminarayana, Ganesh, Raghunathan, Anand, Khouri, Kamal S., Jha, Niraj K., Dey, Sujit","Common-case computation: A high-level technique for power and performance optimization",1999,"Proceedings - Design Automation Conference",,,,"56","61",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032681025&partnerID=40&md5=f7655822622bdd3a0670a7f70cd019cb",Article,Scopus,2-s2.0-0032681025
"Ashar, Pranav, Bhattacharya, Subhrajit, Raghunathan, Anand, Mukaiyama, Akira","Verification of RTL generated from scheduled behavior in a high-level synthesis flow",1998,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"517","524",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032318213&partnerID=40&md5=e7264f1d727b8f501b3e13cb202537d4",Conference Paper,Scopus,2-s2.0-0032318213
"Dey, Sujit, Raghunathan, Anand, Roy, Rabindra K.","Considering testability during high-level design",1998,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"205","210",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032218677&partnerID=40&md5=af1ca481d4346a62e94707ce4019f315",Article,Scopus,2-s2.0-0032218677
"Ghosh, I., Raghunathan, A., Jha, N.K.","A design-for-testability technique for register-transfer level circuits using control/data flow extraction",1998,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","17","8",,"706","723",,35,10.1109/43.712102,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032141638&doi=10.1109%2f43.712102&partnerID=40&md5=f4e54f27efd664882e509ed7daeb2627",Article,Scopus,2-s2.0-0032141638
"Dey, S., Raghunathan, A., Wagner, K.D.","Design for Testability Techniques at the Behavioral and Register-Transfer Levels",1998,"Journal of Electronic Testing: Theory and Applications (JETTA)","13","2",,"79","91",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032183199&partnerID=40&md5=ae4ee96a3c76680dcdce1c43a20fedc3",Article,Scopus,2-s2.0-0032183199
"Lakshminarayana, Ganesh, Raghunathan, Anand, Jha, Niraj K., Dey, Sujit","Transforming control-flow intensive designs to facilitate power management",1998,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"657","664",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032306494&partnerID=40&md5=a287dc17e2d447d1ea400f13793fcdb1",Conference Paper,Scopus,2-s2.0-0032306494
"Lakshminarayana, Ganesh, Raghunathan, Anand, Jha, Niraj K.","Incorporating speculative execution into scheduling of control-flow intensive behavioral descriptions",1998,"Proceedings - Design Automation Conference",,,,"108","113",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031641699&partnerID=40&md5=7709701a8a51f1c5842df1f443e03c1f",Conference Paper,Scopus,2-s2.0-0031641699
"Lakshminarayana, Ganesh, Raghunathan, Anand, Jha, Niraj K., Dey, Sujit","Power management methodology for high-level synthesis",1998,"Proceedings of the IEEE International Conference on VLSI Design",,,,"24","29",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031703213&partnerID=40&md5=037bf2c5fa83a2e367b58a2db39bd9c3",Conference Paper,Scopus,2-s2.0-0031703213
"Lajolo, Marcello, Raghunathan, Anand, Dey, Sujit, Lavagno, Luciano, Vincentelli, Alberto Sangiovanni","Case study on modeling shared memory access effects during performance analysis of HW/SW systems",1998,"Hardware/Software Codesign - Proceedings of the International Workshop",,,,"117","121",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031676394&partnerID=40&md5=20658140ce2cd3b3fc6e993f436b4160",Conference Paper,Scopus,2-s2.0-0031676394
"Chakradhar, S.T., Raghunathan, A.","Bottleneck removal algorithm for dynamic compaction in sequential circuits",1997,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","16","10",,"1157","1172",,10,10.1109/43.662677,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0001400513&doi=10.1109%2f43.662677&partnerID=40&md5=e2c3fdc8378ac644e3f0c56793a41733",Article,Scopus,2-s2.0-0001400513
"Raghunathan, A., Jha, N.K.","SCALP: An iterative-improvement-based low-power data path synthesis system",1997,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","16","11",,"1260","1277",,42,10.1109/43.663817,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031273490&doi=10.1109%2f43.663817&partnerID=40&md5=2cc3a04d75544c9558035a1aa2306ceb",Article,Scopus,2-s2.0-0031273490
"Ghosh, I., Raghunathan, A., Jha, N.K.","Design for hierarchical testability of RTL circuits obtained by behavioral synthesis",1997,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","16","9",,"1001","1014",,26,10.1109/43.658568,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031223007&doi=10.1109%2f43.658568&partnerID=40&md5=563a1c0fabfaf7d8306d998247ddcc46",Article,Scopus,2-s2.0-0031223007
"Raghunathan, Anand, Dey, Sujit, Jha, Niraj K., Wakabayashi, Kazutoshi","Power management techniques for control-flow intensive designs",1997,"Proceedings - Design Automation Conference",,,,"429","434",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030713556&partnerID=40&md5=953870e4b9b720b26bde989c905717d7",Conference Paper,Scopus,2-s2.0-0030713556
"Ghosh, Indradeep, Raghunathan, Anand, Jha, Niraj K.","Hierarchical test generation and design for testability of ASPPs and ASIPs",1997,"Proceedings - Design Automation Conference",,,,"534","539",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030709792&partnerID=40&md5=6a90c2a40423a665a3e3072c0c7ad213",Conference Paper,Scopus,2-s2.0-0030709792
"Raghunathan, Anand, Dey, Sujit, Jha, Niraj K., Wakabayashi, Kazutoshi","Controller re-specification to minimize switching activity in controller/data path circuits",1996,"IEEE Symposium on Low Power Electronics",,,,"301","304",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030382577&partnerID=40&md5=e6719a985556553166bb04d2b26d1c93",Conference Paper,Scopus,2-s2.0-0030382577
"Raghunathan, Anand, Dey, Sujit, Jha, Niraj K.","Register-transfer level estimation techniques for switching activity and power consumption",1996,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"158","165",,56,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030383438&partnerID=40&md5=613dcf31abd3faadc6f79f3d478d9c7d",Conference Paper,Scopus,2-s2.0-0030383438
"Ghosh, Indradeep, Raghunathan, Anand, Jha, Niraj K.","Design for testability technique for RTL circuits using control/data flow extraction",1996,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"329","336",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030386708&partnerID=40&md5=f0bc44d710f720c4d383eef802a07a57",Conference Paper,Scopus,2-s2.0-0030386708
"Raghunathan, Anand, Chakradhar, Srimat T.","Dynamic test sequence compaction for sequential circuits",1996,"Proceedings of the IEEE International Conference on VLSI Design",,,,"170","173",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029697591&partnerID=40&md5=9153d5ff0e22e72836de27973905ec50",Conference Paper,Scopus,2-s2.0-0029697591
"Lakshminarayana, Ganesh, Raghunathan, Anand, Jha, Niraj K.","Behavioral synthesis of fault secure controller/datapaths using aliasing probability analysis",1996,"Proceedings - Annual International Conference on Fault-Tolerant Computing",,,,"336","345",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029713527&partnerID=40&md5=911547867e76b76f948a3df2dfa87b72",Conference Paper,Scopus,2-s2.0-0029713527
"Raghunathan, Anand, Dey, Sujit, Jha, Niraj K., Wakabayashi, Kazutoshi","Controller re-specification to minimize switching activity in controller/data path circuits",1996,"International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"301","304",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029703785&partnerID=40&md5=8e737257d0ba4d44676af91c9254b12c",Conference Paper,Scopus,2-s2.0-0029703785
"Raghunathan, Anand, Dey, Sujit, Jha, Niraj K.","Glitch analysis and reduction in register transfer level power optimization",1996,"Proceedings - Design Automation Conference",,,,"331","336",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029707582&partnerID=40&md5=0ddc7911e612fce55140c773297251be",Conference Paper,Scopus,2-s2.0-0029707582
"Raghunathan, Anand, Jha, Niraj K.","Iterative improvement algorithm for low power data path synthesis",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"597","602",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029516527&partnerID=40&md5=084add73228617f0843df66fdf0e999a",Conference Paper,Scopus,2-s2.0-0029516527
"Raghunathan, Anand, Chakradhar, Srimat T.","Acceleration techniques for dynamic vector compaction",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"310","317",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029544860&partnerID=40&md5=00f8d9440b013a5ad467491d23f8ca77",Conference Paper,Scopus,2-s2.0-0029544860
"Chakradhar, Srimat T., Raghunathan, Anand","Bottleneck removal algorithm for dynamic compaction and test cycles reduction",1995,"European Design Automation Conference - Proceedings",,,,"98","104",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029506924&partnerID=40&md5=b29d97f0d6893a949093f57008c07c5c",Conference Paper,Scopus,2-s2.0-0029506924
"Ghosh, Indradeep, Raghunathan, Anand, Jha, Niraj K.","Design for hierarchical testability of RTL circuits obtained by behavioral synthesis",1995,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"173","179",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029506902&partnerID=40&md5=5d1591f6b8bbd9ffd49fe02f1c7deaee",Conference Paper,Scopus,2-s2.0-0029506902
"Raghunathan, A., Ashar, P.","Test Generation for Cyclic Combinational Circuits",1995,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","14","11",,"1408","1414",,3,10.1109/43.469666,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029403733&doi=10.1109%2f43.469666&partnerID=40&md5=3321d68dbc54d9fb711269d291c28818",Article,Scopus,2-s2.0-0029403733
"Raghunathan, Anand, Jha, Niraj K.","ILP formulation for low power based on minimizing switched capacitance during data path allocation",1995,"Proceedings - IEEE International Symposium on Circuits and Systems","2",,,"1069","1073",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029178575&partnerID=40&md5=48f310f6798d487d6130bfe3281ef534",Conference Paper,Scopus,2-s2.0-0029178575
"Raghunathan, Anand, Jha, Niraj K.","Behavioral synthesis for low power",1994,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"318","322",,56,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028735950&partnerID=40&md5=6738a8440213b08881430b3f5e0c9296",Conference Paper,Scopus,2-s2.0-0028735950
