## Generated SDC file "cycloneIII_embedded_evaluation_kit_picture_viewer.out.sdc"

## Copyright (C) 1991-2011 Altera Corporation
## Your use of Altera Corporation's design tools, logic functions 
## and other software and tools, and its AMPP partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Altera Program License 
## Subscription Agreement, Altera MegaCore Function License 
## Agreement, or other applicable license agreement, including, 
## without limitation, that your use is for the sole purpose of 
## programming logic devices manufactured by Altera and sold by 
## Altera or its authorized distributors.  Please refer to the 
## applicable agreement for further details.


## VENDOR  "Altera"
## PROGRAM "Quartus II"
## VERSION "Version 11.1 Build 173 11/01/2011 SJ Full Version"

## DATE    "Sat Nov 26 01:45:55 2011"

##
## DEVICE  "EP3C25F324C8"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}]
create_clock -name {osc_clk} -period 20.000 -waveform { 0.000 10.000 } [get_ports {osc_clk}]
create_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_capture} -period 7.518 -waveform { 0.000 3.759 } [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[*].dq[*].dqi|auto_generated|input_cell_*[0]|clk}] -add
create_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic} -period 7.518 -waveform { 0.000 3.759 } [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|input_cell_h[0]|clk}]
create_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_mem_clk_mimic_launch_clock} -period 7.518 -waveform { 0.000 3.759 } [get_ports {mem_clk}] -add
create_clock -name {tx_clk_to_the_tse_mac} -period 8.000 -waveform { 0.000 4.000 } [get_keepers {HC_TX_CLK}]
create_clock -name {rx_clk_to_the_tse_mac} -period 8.000 -waveform { 0.000 4.000 } [get_keepers {HC_RX_CLK}]


#**************************************************************
# Create Generated Clock
#**************************************************************

create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 2 -master_clock {osc_clk} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] 
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 2 -phase -75.000 -master_clock {osc_clk} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] 
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 6 -divide_by 5 -master_clock {osc_clk} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] 
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 4 -divide_by 5 -master_clock {osc_clk} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}] 
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 149 -divide_by 112 -master_clock {osc_clk} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] 
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 149 -divide_by 56 -master_clock {osc_clk} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] 
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 149 -divide_by 56 -phase -90.000 -master_clock {osc_clk} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] 
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 149 -divide_by 56 -master_clock {osc_clk} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] 
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 149 -divide_by 56 -master_clock {osc_clk} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] 
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDSS} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {mem_clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDQSS} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {mem_clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_rise} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {mem_clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {mem_clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDSS} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {mem_clk_n}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDQSS} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {mem_clk_n}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_rise} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {mem_clk_n}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {mem_clk_n}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_1} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_2} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_3} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_4} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_5} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_6} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_7} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_8} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_9} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_10} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_11} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_12} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_13} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_14} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_15} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_16} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_17} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_18} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_19} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_20} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_21} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_22} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_23} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_24} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_25} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_26} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_27} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_28} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_29} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_30} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_31} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_32} -source [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock} -source [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -divide_by 2 -master_clock {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]} [get_pins {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q}] 


#**************************************************************
# Set Clock Latency
#**************************************************************



#**************************************************************
# Set Clock Uncertainty
#**************************************************************

set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {osc_clk}] -rise_to [get_clocks {osc_clk}]  0.080 
set_clock_uncertainty -rise_from [get_clocks {osc_clk}] -fall_to [get_clocks {osc_clk}]  0.080 
set_clock_uncertainty -fall_from [get_clocks {osc_clk}] -rise_to [get_clocks {osc_clk}]  0.080 
set_clock_uncertainty -fall_from [get_clocks {osc_clk}] -fall_to [get_clocks {osc_clk}]  0.080 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.140 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.140 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.140 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.140 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.140 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.140 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.140 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.140 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.140 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.140 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.150 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.140 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.150 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.140 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}] -setup 0.090 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}] -hold 0.060 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}] -setup 0.090 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}] -hold 0.060 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.140 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.140 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.150 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.140 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.150 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.140 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}] -setup 0.090 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}] -hold 0.060 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}] -setup 0.090 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}] -hold 0.060 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDQSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDQSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDQSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDQSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDQSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDQSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDQSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDQSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_capture}] -setup 0.090 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_capture}] -hold 0.060 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_capture}] -setup 0.090 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_capture}] -hold 0.060 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_1}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_1}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_2}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_2}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_3}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_3}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_4}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_4}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_5}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_5}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_6}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_6}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_11}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_11}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_7}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_7}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_8}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_8}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_9}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_9}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_10}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_10}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_12}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_12}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_13}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_13}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_14}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_14}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_15}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_15}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_16}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_16}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_17}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_17}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_18}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_18}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_19}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_19}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_20}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_20}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_21}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_21}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_22}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_22}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_23}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_23}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_24}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_24}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_25}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_25}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_26}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_26}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_27}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_27}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_28}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_28}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_29}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_29}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_30}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_30}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_31}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_31}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_32}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_32}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_capture}] -setup 0.090 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_capture}] -hold 0.060 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_capture}] -setup 0.090 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_capture}] -hold 0.060 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_1}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_1}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_2}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_2}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_3}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_3}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_4}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_4}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_5}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_5}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_6}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_6}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_11}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_11}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_7}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_7}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_8}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_8}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_9}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_9}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_10}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_10}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_12}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_12}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_13}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_13}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_14}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_14}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_15}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_15}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_16}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_16}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_17}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_17}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_18}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_18}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_19}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_19}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_20}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_20}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_21}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_21}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_22}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_22}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_23}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_23}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_24}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_24}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_25}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_25}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_26}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_26}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_27}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_27}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_28}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_28}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_29}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_29}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_30}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_30}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_31}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_31}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_32}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_32}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_1}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_1}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_1}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_1}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_2}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_2}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_2}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_2}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_3}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_3}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_3}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_3}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_4}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_4}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_4}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_4}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_5}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_5}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_5}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_5}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_6}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_6}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_6}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_6}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_11}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_11}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_11}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_11}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_7}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_7}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_7}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_7}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_8}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_8}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_8}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_8}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_9}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_9}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_9}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_9}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_10}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_10}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_10}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_10}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_12}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_12}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_12}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_12}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_13}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_13}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_13}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_13}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_14}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_14}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_14}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_14}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_15}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_15}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_15}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_15}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_16}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_16}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_16}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_16}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_17}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_17}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_17}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_17}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_18}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_18}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_18}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_18}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_19}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_19}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_19}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_19}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_20}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_20}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_20}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_20}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_21}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_21}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_21}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_21}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_22}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_22}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_22}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_22}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_23}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_23}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_23}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_23}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_24}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_24}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_24}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_24}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_25}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_25}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_25}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_25}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_26}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_26}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_26}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_26}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_27}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_27}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_27}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_27}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_28}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_28}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_28}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_28}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_29}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_29}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_29}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_29}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_30}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_30}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_30}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_30}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_31}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_31}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_31}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_31}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_32}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_32}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_32}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_32}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030 
set_clock_uncertainty -rise_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030 
set_clock_uncertainty -fall_from [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030 
set_clock_uncertainty -rise_from [get_clocks {tx_clk_to_the_tse_mac}] -rise_to [get_clocks {tx_clk_to_the_tse_mac}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {tx_clk_to_the_tse_mac}] -fall_to [get_clocks {tx_clk_to_the_tse_mac}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {tx_clk_to_the_tse_mac}] -rise_to [get_clocks {tx_clk_to_the_tse_mac}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {tx_clk_to_the_tse_mac}] -fall_to [get_clocks {tx_clk_to_the_tse_mac}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {rx_clk_to_the_tse_mac}] -rise_to [get_clocks {rx_clk_to_the_tse_mac}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {rx_clk_to_the_tse_mac}] -fall_to [get_clocks {rx_clk_to_the_tse_mac}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {rx_clk_to_the_tse_mac}] -rise_to [get_clocks {rx_clk_to_the_tse_mac}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {rx_clk_to_the_tse_mac}] -fall_to [get_clocks {rx_clk_to_the_tse_mac}]  0.020 


#**************************************************************
# Set Input Delay
#**************************************************************

set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[0]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[1]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[2]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[3]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[4]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[5]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[6]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[7]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[8]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[9]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[10]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[11]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[12]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[13]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[14]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[15]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[16]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[17]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[18]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[19]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[20]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[21]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[22]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[23]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[24]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[25]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[26]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[27]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[28]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[29]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[30]}]
set_input_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 4.100 [get_ports {flash_ssram_d[31]}]


#**************************************************************
# Set Output Delay
#**************************************************************

set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[0]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[1]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[2]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[3]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[4]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[5]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[6]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[7]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[8]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[9]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[10]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[11]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[12]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[13]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[14]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[15]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[16]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[17]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[18]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[19]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[20]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[21]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[22]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_a[23]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[0]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[1]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[2]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[3]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[4]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[5]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[6]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[7]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[8]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[9]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[10]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[11]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[12]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[13]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[14]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[15]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[16]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[17]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[18]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[19]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[20]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[21]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[22]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[23]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[24]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[25]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[26]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[27]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[28]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[29]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[30]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {flash_ssram_d[31]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_addr[0]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_addr[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_addr[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_addr[0]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_addr[1]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_addr[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_addr[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_addr[1]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_addr[2]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_addr[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_addr[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_addr[2]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_addr[3]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_addr[3]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_addr[3]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_addr[3]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_addr[4]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_addr[4]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_addr[4]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_addr[4]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_addr[5]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_addr[5]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_addr[5]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_addr[5]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_addr[6]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_addr[6]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_addr[6]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_addr[6]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_addr[7]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_addr[7]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_addr[7]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_addr[7]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_addr[8]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_addr[8]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_addr[8]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_addr[8]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_addr[9]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_addr[9]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_addr[9]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_addr[9]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_addr[10]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_addr[10]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_addr[10]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_addr[10]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_addr[11]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_addr[11]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_addr[11]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_addr[11]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_addr[12]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_addr[12]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_addr[12]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_addr[12]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_ba[0]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_ba[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_ba[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_ba[0]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_ba[1]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_ba[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_ba[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_ba[1]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_cas_n}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_cas_n}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_cas_n}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_cas_n}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_cke}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_cke}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_cke}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_cke}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_cs_n}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_cs_n}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_cs_n}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_cs_n}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDQSS}]  5.433 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDQSS}]  2.085 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDSS}]  1.524 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDSS}]  -1.524 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDSS}]  1.524 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDSS}]  -1.524 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDQSS}]  5.433 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDQSS}]  2.085 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDQSS}]  5.433 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDQSS}]  2.085 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDSS}]  1.524 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDSS}]  -1.524 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDSS}]  1.524 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDSS}]  -1.524 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDQSS}]  5.433 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDQSS}]  2.085 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_ras_n}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_ras_n}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_ras_n}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_ras_n}]
set_output_delay -add_delay -max -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  0.620 [get_ports {mem_we_n}]
set_output_delay -add_delay -min -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -0.620 [get_ports {mem_we_n}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  0.620 [get_ports {mem_we_n}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -0.620 [get_ports {mem_we_n}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {ssram_adsc_n}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {ssram_bw_n[0]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {ssram_bw_n[1]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {ssram_bw_n[2]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {ssram_bw_n[3]}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {ssram_bwe_n}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {ssram_ce_n}]
set_output_delay -add_delay  -clock [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -reference_pin [get_ports {ssram_clk}] 2.400 [get_ports {ssram_oe_n}]


#**************************************************************
# Set Clock Groups
#**************************************************************

set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -exclusive -group [get_clocks {rx_clk_to_the_tse_mac}] -group [get_clocks {tx_clk_to_the_tse_mac}] 
set_clock_groups -exclusive -group [get_clocks {tx_clk_to_the_tse_mac}] -group [get_clocks {rx_clk_to_the_tse_mac}] 


#**************************************************************
# Set False Path
#**************************************************************

set_false_path  -from  [get_clocks {osc_clk}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {osc_clk}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_capture}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDQSS}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_rise}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDSS}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDQSS}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_rise}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDSS}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -fall_from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDQSS}]
set_false_path  -fall_from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDQSS}]
set_false_path  -rise_from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDSS}]
set_false_path  -rise_from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDSS}]
set_false_path  -rise_from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]
set_false_path  -rise_from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]
set_false_path  -from  [get_clocks {osc_clk}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {osc_clk}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_capture}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDQSS}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_rise}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDSS}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDQSS}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_rise}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDSS}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ddr_mimic}]
set_false_path  -fall_from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDQSS}]
set_false_path  -fall_from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDQSS}]
set_false_path  -rise_from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_tDSS}]
set_false_path  -rise_from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_tDSS}]
set_false_path  -rise_from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_p_mem_clk_ac_fall}]
set_false_path  -rise_from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_ck_n_mem_clk_n_ac_fall}]
set_false_path  -from  [get_clocks {osc_clk}]  -to  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]
set_false_path  -from  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]  -to  [get_clocks {osc_clk}]
set_false_path  -from  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]  -to  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]
set_false_path  -from  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]
set_false_path  -from  [get_clocks {osc_clk}]  -to  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]
set_false_path  -from  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {osc_clk}]
set_false_path  -from  [get_clocks {osc_clk}]  -to  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}]
set_false_path  -from  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}]  -to  [get_clocks {osc_clk}]
set_false_path  -from  [get_clocks {tx_clk_to_the_tse_mac}]  -to  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]
set_false_path  -from  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {tx_clk_to_the_tse_mac}]
set_false_path  -from  [get_clocks {rx_clk_to_the_tse_mac}]  -to  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]
set_false_path  -from  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {rx_clk_to_the_tse_mac}]
set_false_path  -from  [get_clocks {tx_clk_to_the_tse_mac}]  -to  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]
set_false_path  -from  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]  -to  [get_clocks {tx_clk_to_the_tse_mac}]
set_false_path  -from  [get_clocks {rx_clk_to_the_tse_mac}]  -to  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]
set_false_path  -from  [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]  -to  [get_clocks {rx_clk_to_the_tse_mac}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]
set_false_path  -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}]
set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}]
set_false_path -to [get_pins -nocase -compatibility_mode {*altera_tse_reset_synchronizer_chain*|clrn}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_pd9:dffpipe11|dffe12a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_od9:dffpipe8|dffe9a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_ld9:dffpipe17|dffe18a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_kd9:dffpipe14|dffe15a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_jd9:dffpipe18|dffe19a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_nd9:dffpipe11|dffe12a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_md9:dffpipe8|dffe9a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_gd9:dffpipe18|dffe19a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a*}]
set_false_path -to [get_keepers {*fifo_ram*}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_1}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_2}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_3}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_4}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_5}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_6}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_7}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_8}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_9}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_10}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_11}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_12}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_13}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_14}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_15}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_16}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_17}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_18}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_19}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_20}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_21}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_22}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_23}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_24}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_25}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_26}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_27}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_28}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_29}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_30}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_31}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_32}]
set_false_path -from [get_keepers {{mem_dq[0]} {mem_dq[1]} {mem_dq[2]} {mem_dq[3]} {mem_dq[4]} {mem_dq[5]} {mem_dq[6]} {mem_dq[7]} {mem_dq[10]} {mem_dq[11]} {mem_dq[12]} {mem_dq[13]} {mem_dq[14]} {mem_dq[15]} {mem_dq[8]} {mem_dq[9]}}] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]
set_false_path -from [get_pins -compatibility_mode {*_alt_mem_phy_inst|*mmc|mimic_done_out*}] -to [get_keepers {*_alt_mem_phy_inst|*seq_wrapper|*seq_inst|*dgrb|*v_mmc_seq_done_1r*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}] 
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers *]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}] 
set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a*}]
set_false_path -to [get_ports {mem_clk}]
set_false_path -to [get_ports {mem_clk_n}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_1}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_2}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_3}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_4}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_5}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_6}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_7}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_8}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_9}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_10}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_11}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_12}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_13}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_14}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_15}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_16}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_17}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_18}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_19}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_20}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_21}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_22}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_23}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_24}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_25}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_26}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_27}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_28}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_29}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_30}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_31}]
set_false_path -from [get_ports *] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_dq_32}]
set_false_path -from [get_registers *] -to [get_ports {mem_dqs[0]}]
set_false_path -from [get_registers *] -to [get_ports {mem_dqs[1]}]
set_false_path -from [get_keepers {{mem_dq[0]} {mem_dq[1]} {mem_dq[2]} {mem_dq[3]} {mem_dq[4]} {mem_dq[5]} {mem_dq[6]} {mem_dq[7]} {mem_dq[10]} {mem_dq[11]} {mem_dq[12]} {mem_dq[13]} {mem_dq[14]} {mem_dq[15]} {mem_dq[8]} {mem_dq[9]}}] -to [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]
set_false_path -to [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[*].dq[*].dqi|auto_generated|input_*_*[0]|clrn}]
set_false_path -from [get_keepers {{mem_dq[0]} {mem_dq[1]} {mem_dq[2]} {mem_dq[3]} {mem_dq[4]} {mem_dq[5]} {mem_dq[6]} {mem_dq[7]} {mem_dq[10]} {mem_dq[11]} {mem_dq[12]} {mem_dq[13]} {mem_dq[14]} {mem_dq[15]} {mem_dq[8]} {mem_dq[9]}}] -to [get_registers *]
set_false_path -to [get_keepers {{mem_dq[0]} {mem_dq[1]} {mem_dq[2]} {mem_dq[3]} {mem_dq[4]} {mem_dq[5]} {mem_dq[6]} {mem_dq[7]} {mem_dq[10]} {mem_dq[11]} {mem_dq[12]} {mem_dq[13]} {mem_dq[14]} {mem_dq[15]} {mem_dq[8]} {mem_dq[9]} {mem_dm[0]} {mem_dm[1]}}]
set_false_path -from [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|*seq_wrapper|*seq_inst|*dgrb|?d_lat*|clk}] 
set_false_path -from [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|*seq_wrapper|*seq_inst|seq_mem_clk_disable*}] 
set_false_path -from [get_pins -compatibility_mode {*auk_*_hp_controller_inst|control_wlat_r*}] 
set_false_path -through [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|*pll|altpll_component|auto_generated|pll_lock_sync|clrn}] 
set_false_path -through [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|global_pre_clear|clrn}] 
set_false_path -through [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|reset_master_ams|clrn}] 
set_false_path -through [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[*]|clrn}] 
set_false_path -through [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|write_clk_pipe|ams_pipe[*]|clrn}] 
set_false_path -through [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[*]|clrn}] 
set_false_path -through [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[*]|clrn}] 
set_false_path -through [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n_r|clrn}] 
set_false_path -through [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n|clrn}] 
set_false_path -through [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n_r|clrn}] 
set_false_path -through [get_pins -compatibility_mode {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n|clrn}] 
set_false_path -from [get_pins -compatibility_mode {*_alt_mem_phy_inst|*seq_wrapper|*seq_inst|*|seq_mmc_start*|*}] -to [get_keepers {*alt_mem_phy_mimic:mmc|seq_mmc_start_metastable*}]
set_false_path -from [get_keepers {*_alt_mem_phy_inst|*seq_wrapper|*seq_inst|seq_ac_add_1t_ac_lat_internal*}] 
set_false_path -from [get_pins -compatibility_mode {*_alt_mem_phy_inst|*mmc|mimic_done_out*}] -to [get_keepers {*_alt_mem_phy_inst|*seq_wrapper|*seq_inst|*dgrb|*v_mmc_seq_done_1r}]
set_false_path -from [get_registers *] -to [get_keepers {mem_cke mem_cs_n {mem_addr[0]} {mem_addr[10]} {mem_addr[11]} {mem_addr[12]} {mem_addr[1]} {mem_addr[2]} {mem_addr[3]} {mem_addr[4]} {mem_addr[5]} {mem_addr[6]} {mem_addr[7]} {mem_addr[8]} {mem_addr[9]} {mem_ba[0]} {mem_ba[1]} mem_cas_n mem_ras_n mem_we_n}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[0]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[1]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[2]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[3]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[28]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[29]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[30]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[34]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[35]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[36]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[37]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[38]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[39]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[40]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[41]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[42]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[43]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[44]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[45]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[46]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[47]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[48]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[49]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[50]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[51]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[52]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[53]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[54]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[55]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[56]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[57]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[70]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[71]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[72]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[73]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[74]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[31]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[32]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[33]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[58]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[59]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[60]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[61]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[62]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[63]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[64]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[65]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[66]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[67]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[68]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[69]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[75]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[76]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[77]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[78]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[79]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[80]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[81]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[82]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[83]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[84]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[85]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[0]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[1]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[2]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[3]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[27]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[28]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[29]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[52]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[53]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[54]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[55]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[56]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[57]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[58]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[59]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[60]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[61]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[62]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[63]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[64]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[65]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[68]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[69]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[70]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[71]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[72]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[73]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[74]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[75]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[76]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[77]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[78]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[79]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[80]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[81]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[82]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[30]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[31]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[32]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[33]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[34]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[35]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[36]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[37]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[38]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[39]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[40]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[41]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[42]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[43]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[44]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[45]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[46]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[47]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[48]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[49]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[50]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[51]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[66]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[67]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[83]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a0~portb_address_reg0}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a31~portb_address_reg0}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|rdptr_g[1]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|rdptr_g[3]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|rdptr_g[0]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|rdptr_g[2]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|rdemp_eq_comp_lsb_aeb}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_peripheral_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|rdemp_eq_comp_msb_aeb}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|rdemp_eq_comp_lsb_aeb}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|rdemp_eq_comp_msb_aeb}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[1]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[0]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[0]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[1]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[2]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[3]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[2]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[3]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|rdptr_g[1]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|rdptr_g[2]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|rdptr_g[3]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_cpu_clk_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|rdptr_g[0]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_in_d1}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_lsb_aeb}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_msb_aeb}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[6]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[2]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[0]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[3]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[1]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[2]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[3]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[4]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[5]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[6]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[7]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[8]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[9]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[10]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[11]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[12]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[13]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[14]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[15]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[16]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[17]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[18]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[19]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[20]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[21]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[22]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[23]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[24]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[25]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[26]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[27]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[28]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[29]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[30]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[31]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[32]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[1]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[5]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[4]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_msb_aeb}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_lsb_aeb}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[6]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[5]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[4]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[2]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[0]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|rdptr_g[3]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|rdptr_g[4]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|rdptr_g[1]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[1]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[2]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[3]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[4]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[5]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[6]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[7]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[8]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[9]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[10]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[11]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[12]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[13]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[14]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[15]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[16]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[17]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[18]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[19]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[20]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[21]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[22]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[23]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[24]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[25]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[26]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[27]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[28]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[29]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[30]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[31]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[32]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[14]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[15]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[22]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[23]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[30]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[31]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[46]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[47]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[54]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[55]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[62]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[63]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[64]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[65]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[66]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[67]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[68]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[8]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[9]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[10]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[11]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[12]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[13]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[16]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[17]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[18]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[19]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[20]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[21]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[24]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[25]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[26]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[27]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[28]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[29]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[40]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[41]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[42]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[43]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[44]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[45]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[48]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[49]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[50]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[51]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[52]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[53]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[56]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[57]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[58]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[59]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[60]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|q_b[61]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[1]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[3]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|rdptr_g[2]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|rdptr_g[6]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|rdptr_g[0]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|rdptr_g[7]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|rdptr_g[5]}]
set_false_path -from [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma|csr_irq}] -to [get_keepers {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc:cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|lcd_sgdma_csr_irq_from_sa_clock_crossing_cpu_data_master_module:lcd_sgdma_csr_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1}]
set_false_path -from [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg*}] -to [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|*sr*}]
set_false_path -from [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|*resetlatch}] -to [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|*sr[33]}]
set_false_path -from [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready}] -to [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|*sr[0]}]
set_false_path -from [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error}] -to [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|*sr[34]}]
set_false_path -from [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|*MonDReg*}] -to [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|*sr*}]
set_false_path -from [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|*sr*}] -to [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|*jdo*}]
set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|ir*}]
set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go}]
set_false_path -from [get_keepers {*cpu:*|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg*}] -to [get_keepers {*cpu:*|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|*sr*}]
set_false_path -from [get_keepers {*cpu:*|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|*resetlatch}] -to [get_keepers {*cpu:*|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|*sr[33]}]
set_false_path -from [get_keepers {*cpu:*|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready}] -to [get_keepers {*cpu:*|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|*sr[0]}]
set_false_path -from [get_keepers {*cpu:*|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error}] -to [get_keepers {*cpu:*|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|*sr[34]}]
set_false_path -from [get_keepers {*cpu:*|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|*MonDReg*}] -to [get_keepers {*cpu:*|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|*sr*}]
set_false_path -from [get_keepers {*cpu:*|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|*sr*}] -to [get_keepers {*cpu:*|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|*jdo*}]
set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*cpu:*|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|ir*}]
set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*cpu:*|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go}]
set_false_path -from [get_pins -nocase -compatibility_mode {*the*clock*|slave_writedata_d1*|*}] -to [get_registers *]
set_false_path -from [get_pins -nocase -compatibility_mode {*the*clock*|slave_nativeaddress_d1*|*}] -to [get_registers *]
set_false_path -from [get_pins -nocase -compatibility_mode {*the*clock*|slave_readdata_p1*}] -to [get_registers *]
set_false_path -from [get_keepers -nocase {*the*clock*|slave_readdata_p1*}] -to [get_registers *]


#**************************************************************
# Set Multicycle Path
#**************************************************************

set_multicycle_path -setup -end -to [get_keepers {{mem_addr[0]} {mem_addr[10]} {mem_addr[11]} {mem_addr[12]} {mem_addr[1]} {mem_addr[2]} {mem_addr[3]} {mem_addr[4]} {mem_addr[5]} {mem_addr[6]} {mem_addr[7]} {mem_addr[8]} {mem_addr[9]} {mem_ba[0]} {mem_ba[1]} mem_cas_n mem_ras_n mem_we_n}] 2
set_multicycle_path -hold -end -to [get_keepers {{mem_addr[0]} {mem_addr[10]} {mem_addr[11]} {mem_addr[12]} {mem_addr[1]} {mem_addr[2]} {mem_addr[3]} {mem_addr[4]} {mem_addr[5]} {mem_addr[6]} {mem_addr[7]} {mem_addr[8]} {mem_addr[9]} {mem_ba[0]} {mem_ba[1]} mem_cas_n mem_ras_n mem_we_n}] 1
set_multicycle_path -setup -end -from [get_ports {flash_ssram_d*}] 2
set_multicycle_path -setup -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram*}] -to [get_keepers *] 4
set_multicycle_path -setup -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] -to [get_keepers *] 4
set_multicycle_path -setup -end -from [get_keepers *] -to [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] 4
set_multicycle_path -setup -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|half_duplex_ena_reg2}] -to [get_keepers *] 4
set_multicycle_path -hold -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram*}] -to [get_keepers *] 4
set_multicycle_path -hold -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] -to [get_keepers *] 4
set_multicycle_path -hold -end -from [get_keepers *] -to [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] 4
set_multicycle_path -hold -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|half_duplex_ena_reg2}] -to [get_keepers *] 4
set_multicycle_path -setup -end -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram*}] -to [get_registers *] 5
set_multicycle_path -setup -end -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] -to [get_registers *] 5
set_multicycle_path -setup -end -from [get_registers *] -to [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] 5
set_multicycle_path -hold -end -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram*}] -to [get_registers *] 5
set_multicycle_path -hold -end -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] -to [get_registers *] 5
set_multicycle_path -hold -end -from [get_registers *] -to [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] 5


#**************************************************************
# Set Maximum Delay
#**************************************************************

set_max_delay -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] 9.000
set_max_delay -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] 9.000
set_max_delay -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_mem_clk_mimic_launch_clock}]  -to  [get_clocks {*ddr_mimic}] 2.500
set_max_delay -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] 9.000
set_max_delay -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] 9.000
set_max_delay -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_mem_clk_mimic_launch_clock}]  -to  [get_clocks {*ddr_mimic}] 2.500
set_max_delay -from [get_keepers {{mem_dq[0]} {mem_dq[1]} {mem_dq[2]} {mem_dq[3]} {mem_dq[4]} {mem_dq[5]} {mem_dq[6]} {mem_dq[7]} {mem_dq[10]} {mem_dq[11]} {mem_dq[12]} {mem_dq[13]} {mem_dq[14]} {mem_dq[15]} {mem_dq[8]} {mem_dq[9]}}] -to [get_registers *] 2.620
set_max_delay -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft*}] -to [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] 7.000
set_max_delay -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft*}] -to [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] 7.000
set_max_delay -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg*}] -to [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] 7.000
set_max_delay -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft*}] -to [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] 7.000
set_max_delay -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft*}] -to [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] 7.000
set_max_delay -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg*}] -to [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] 7.000


#**************************************************************
# Set Minimum Delay
#**************************************************************

set_min_delay -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -9.000
set_min_delay -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -9.000
set_min_delay -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -9.000
set_min_delay -from  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {cycloneIII_embedded_evaluation_kit_picture_viewer_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|ddr_sdram_phy_inst|ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -9.000
set_min_delay -from [get_keepers {{mem_dq[0]} {mem_dq[1]} {mem_dq[2]} {mem_dq[3]} {mem_dq[4]} {mem_dq[5]} {mem_dq[6]} {mem_dq[7]} {mem_dq[10]} {mem_dq[11]} {mem_dq[12]} {mem_dq[13]} {mem_dq[14]} {mem_dq[15]} {mem_dq[8]} {mem_dq[9]}}] -to [get_registers *] 1.781


#**************************************************************
# Set Input Transition
#**************************************************************

