# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/Obsi/verilogg/gate_level_and_structural/adder_cum_subtractor/add_sub.mpf
# Loading project add_sub
# Compile of add_sub.v was successful.
# Compile of fa.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.add_sub_tb
# vsim -voptargs="+acc" work.add_sub_tb 
# Start time: 10:56:23 on Jan 19,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.add_sub_tb(fast)
# Loading work.add_sub_dut(fast)
# Loading work.full_adder_dut(fast)
add wave -position insertpoint sim:/add_sub_tb/*
run
# Compile of add_sub.v was successful.
# Compile of fa.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.add_sub_tb
# End time: 11:20:39 on Jan 19,2023, Elapsed time: 0:24:16
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.add_sub_tb 
# Start time: 11:20:39 on Jan 19,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.add_sub_tb(fast)
# Loading work.add_sub_dut(fast)
# Loading work.full_adder_dut(fast)
add wave -position insertpoint  \
sim:/add_sub_tb/a \
sim:/add_sub_tb/b \
sim:/add_sub_tb/sel \
sim:/add_sub_tb/c4 \
sim:/add_sub_tb/out
run
# End time: 11:23:37 on Jan 19,2023, Elapsed time: 0:02:58
# Errors: 0, Warnings: 0
# Closing project D:/Obsi/verilogg/gate_level_and_structural/adder_cum_subtractor/add_sub.mpf
# reading C:/questasim64_10.7c/win64/../modelsim.ini
vsim -voptargs="+acc" work.bit4_s_tb 
# Start time: 11:10:53 on Jan 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.bit4_s_tb(fast)
# Loading work.bit4_fs(fast)
# Loading work.full_sub(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Obsi/verilogg/gate_level_and_structural/subtractor/full_sub.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /bit4_s_tb/a1/sub1 File: D:/Obsi/verilogg/gate_level_and_structural/subtractor/full_sub.v Line: 21
add wave -position insertpoint  \
sim:/bit4_s_tb/d \
sim:/bit4_s_tb/b0 \
sim:/bit4_s_tb/a \
sim:/bit4_s_tb/b \
sim:/bit4_s_tb/bin
run
# Compile of full_sub.v was successful.
vsim -voptargs=+acc work.bit4_s_tb
# End time: 11:11:31 on Jan 19,2023, Elapsed time: 0:00:38
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.bit4_s_tb 
# Start time: 11:11:31 on Jan 19,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.bit4_s_tb(fast)
# Loading work.bit4_fs(fast)
# Loading work.full_sub(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Obsi/verilogg/gate_level_and_structural/subtractor/full_sub.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /bit4_s_tb/a1/sub1 File: D:/Obsi/verilogg/gate_level_and_structural/subtractor/full_sub.v Line: 21
add wave -position insertpoint  \
sim:/bit4_s_tb/d \
sim:/bit4_s_tb/b0 \
sim:/bit4_s_tb/a \
sim:/bit4_s_tb/b \
sim:/bit4_s_tb/bin
run
# Compile of full_sub.v failed with 1 errors.
# Compile of full_sub.v was successful.
vsim -voptargs=+acc work.bit4_s_tb
# End time: 11:13:59 on Jan 19,2023, Elapsed time: 0:02:28
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.bit4_s_tb 
# Start time: 11:13:59 on Jan 19,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.bit4_s_tb(fast)
# Loading work.bit4_fs(fast)
# Loading work.full_sub(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Obsi/verilogg/gate_level_and_structural/subtractor/full_sub.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /bit4_s_tb/a1/sub1 File: D:/Obsi/verilogg/gate_level_and_structural/subtractor/full_sub.v Line: 21
add wave -position insertpoint  \
sim:/bit4_s_tb/d \
sim:/bit4_s_tb/b0 \
sim:/bit4_s_tb/a \
sim:/bit4_s_tb/b \
sim:/bit4_s_tb/bin
run
# Compile of full_sub.v was successful.
vsim -voptargs=+acc work.bit4_s_tb
# End time: 11:14:57 on Jan 19,2023, Elapsed time: 0:00:58
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.bit4_s_tb 
# Start time: 11:14:57 on Jan 19,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.bit4_s_tb(fast)
# Loading work.bit4_fs(fast)
# Loading work.full_sub(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Obsi/verilogg/gate_level_and_structural/subtractor/full_sub.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /bit4_s_tb/a1/sub1 File: D:/Obsi/verilogg/gate_level_and_structural/subtractor/full_sub.v Line: 21
add wave -position insertpoint  \
sim:/bit4_s_tb/d \
sim:/bit4_s_tb/b0 \
sim:/bit4_s_tb/a \
sim:/bit4_s_tb/b \
sim:/bit4_s_tb/bin
run
# Compile of full_sub.v was successful.
vsim -voptargs=+acc work.bit4_s_tb
# End time: 11:18:14 on Jan 19,2023, Elapsed time: 0:03:17
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.bit4_s_tb 
# Start time: 11:18:14 on Jan 19,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.bit4_s_tb(fast)
# Loading work.bit4_fs(fast)
# Loading work.full_sub(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Obsi/verilogg/gate_level_and_structural/subtractor/full_sub.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /bit4_s_tb/a1/sub1 File: D:/Obsi/verilogg/gate_level_and_structural/subtractor/full_sub.v Line: 21
add wave -position insertpoint  \
sim:/bit4_s_tb/d \
sim:/bit4_s_tb/b0 \
sim:/bit4_s_tb/a \
sim:/bit4_s_tb/b \
sim:/bit4_s_tb/bin
run
# Compile of full_sub.v was successful.
vsim -voptargs=+acc work.bit4_s_tb
# End time: 11:21:09 on Jan 19,2023, Elapsed time: 0:02:55
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.bit4_s_tb 
# Start time: 11:21:09 on Jan 19,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.bit4_s_tb(fast)
# Loading work.bit4_fs(fast)
# Loading work.full_sub(fast)
add wave -position insertpoint  \
sim:/bit4_s_tb/d \
sim:/bit4_s_tb/b0 \
sim:/bit4_s_tb/a \
sim:/bit4_s_tb/b \
sim:/bit4_s_tb/bin
run
# End time: 11:23:22 on Jan 19,2023, Elapsed time: 0:02:13
# Errors: 0, Warnings: 0
