
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1074981798                       # Number of ticks simulated
final_tick                               400277123226                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146844                       # Simulator instruction rate (inst/s)
host_op_rate                                   197586                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  27701                       # Simulator tick rate (ticks/s)
host_mem_usage                               67348612                       # Number of bytes of host memory used
host_seconds                                 38806.29                       # Real time elapsed on the host
sim_insts                                  5698459987                       # Number of instructions simulated
sim_ops                                    7667567855                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        12032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        18688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        18944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        12672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        16000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        17664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        10880                       # Number of bytes read from this memory
system.physmem.bytes_read::total               146688                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           24192                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        51840                       # Number of bytes written to this memory
system.physmem.bytes_written::total             51840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           94                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          146                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          148                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           99                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          125                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          138                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           85                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1146                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             405                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  405                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2857723                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14526758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3214938                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11192748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3095866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17384480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3095866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17622624                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3214938                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11788107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2738651                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     14883973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2976795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16431906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1309790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10121102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               136456264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2857723                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3214938                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3095866                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3095866                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3214938                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2738651                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2976795                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1309790                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           22504567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48224072                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48224072                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48224072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2857723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14526758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3214938                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11192748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3095866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17384480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3095866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17622624                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3214938                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11788107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2738651                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     14883973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2976795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16431906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1309790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10121102                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              184680336                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2577895                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          209683                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       171750                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22405                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86150                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79723                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21229                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1037                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2010269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1197485                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             209683                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       100952                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262054                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          64113                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         58240                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125394                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        22112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2371902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.618004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.973829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2109848     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27883      1.18%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32916      1.39%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17713      0.75%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           19651      0.83%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11717      0.49%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7612      0.32%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20365      0.86%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124197      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2371902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081339                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464520                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1992760                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        76402                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259380                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2416                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         40940                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33995                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          399                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1460675                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2174                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         40940                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1996642                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          15958                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        50679                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           257929                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9750                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1458280                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2028                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4784                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2029264                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6788042                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6788042                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          326158                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          386                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          219                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            28052                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       139713                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75248                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1951                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15607                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1454209                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          388                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1366334                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1766                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       197567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       459616                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2371902                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576050                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.267072                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1796727     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       231015      9.74%     85.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124621      5.25%     90.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        85898      3.62%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75171      3.17%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38197      1.61%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9715      0.41%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6040      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4518      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2371902                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            343     11.67%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1252     42.59%     54.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1345     45.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144395     83.76%     83.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21254      1.56%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126032      9.22%     94.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74487      5.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1366334                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.530019                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2940                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002152                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5109275                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1652205                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1341565                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1369274                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3530                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        26832                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2182                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         40940                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          11067                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1219                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1454605                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       139713                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75248                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          220                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           862                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12238                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25313                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1344297                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118277                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        22036                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              192707                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187529                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74430                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521471                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1341652                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1341565                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798564                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2091424                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520411                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381828                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       227721                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22346                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2330962                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.526344                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344716                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1829751     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232577      9.98%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97361      4.18%     92.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58325      2.50%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40275      1.73%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26445      1.13%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13850      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10834      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21544      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2330962                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21544                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3764015                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2950181                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 205993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.577890                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.577890                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387914                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387914                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6062867                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1864514                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1362228                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2577895                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          213580                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       174835                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        22627                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        86687                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           81754                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           21525                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1041                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2050096                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1195122                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             213580                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       103279                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               248013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          62691                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         40441                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           126963                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        22479                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2378332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.964944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2130319     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11386      0.48%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           17929      0.75%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           24093      1.01%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           25580      1.08%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           21634      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           11458      0.48%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           18228      0.77%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          117705      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2378332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082851                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463604                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2029443                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        61531                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           247416                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          361                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         39574                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        34894                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1464672                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         39574                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2035374                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          12550                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        36005                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           241864                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12956                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1463423                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1593                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5775                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2042580                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6803791                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6803791                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1737901                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          304650                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            40704                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       137782                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        73435                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          823                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17864                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1460626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1377112                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          291                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       180179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       435738                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2378332                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579024                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.271253                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1796199     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       238965     10.05%     85.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       121317      5.10%     90.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        91749      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        71932      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        28775      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        18439      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         9619      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1337      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2378332                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            289     11.80%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           909     37.10%     48.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1252     51.10%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1158733     84.14%     84.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20430      1.48%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          171      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       124728      9.06%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        73050      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1377112                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534200                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2450                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001779                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5135291                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1641173                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1354321                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1379562                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2716                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        24750                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1501                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         39574                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           9820                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1142                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1460982                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       137782                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        73435                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          180                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           974                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12351                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13380                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        25731                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1356457                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       117241                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20649                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              190271                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          192248                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             73030                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526188                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1354403                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1354321                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           778249                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2097743                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525359                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370993                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1013284                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1246983                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       213996                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        22687                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2338758                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533182                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379870                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1826580     78.10%     78.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       254130     10.87%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        95948      4.10%     93.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        45384      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        38539      1.65%     96.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        22348      0.96%     97.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        19524      0.83%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8675      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        27630      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2338758                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1013284                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1246983                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                184966                       # Number of memory references committed
system.switch_cpus1.commit.loads               113032                       # Number of loads committed
system.switch_cpus1.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            179795                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1123559                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        25696                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        27630                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3772094                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2961553                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 199563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1013284                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1246983                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1013284                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.544099                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.544099                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.393066                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.393066                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6102706                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1888143                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1357260                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2577895                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          195119                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       175301                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        17111                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       132327                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          128487                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           10699                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          533                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2070092                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1111480                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             195119                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       139186                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               246922                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          56924                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         28127                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           126608                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        16575                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2384852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.519436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.759522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2137930     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           38309      1.61%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18430      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           37965      1.59%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           10717      0.45%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           35459      1.49%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            5106      0.21%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            8574      0.36%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           92362      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2384852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.075689                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.431158                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2028051                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        70952                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           246253                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          261                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         39332                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        17275                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1234047                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1662                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         39332                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2033022                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          44659                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        12895                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           242140                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12801                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1231361                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           948                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        11081                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1605332                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5566636                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5566636                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1264208                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          341104                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            25158                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       230953                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        33333                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          338                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         7419                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1223060                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1132511                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1140                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       246167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       521633                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2384852                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.474877                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.084864                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1888184     79.17%     79.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       153274      6.43%     85.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       169378      7.10%     92.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        98175      4.12%     96.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        48726      2.04%     98.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        12586      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        13886      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          338      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          305      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2384852                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           1907     57.93%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           769     23.36%     81.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          616     18.71%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       882522     77.93%     77.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         8181      0.72%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       208907     18.45%     97.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        32827      2.90%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1132511                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.439316                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3292                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002907                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4654306                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1469412                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1101024                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1135803                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads          889                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        51166                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1346                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         39332                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24554                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1589                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1223229                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          169                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       230953                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        33333                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           390                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10694                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7322                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        18016                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1117234                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       205588                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        15277                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              238394                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          170147                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             32806                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.433390                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1101428                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1101024                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           668389                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1423648                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.427102                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.469490                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       872800                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps       974636                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       248642                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        16819                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2345520                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.415531                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.286711                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1986715     84.70%     84.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       138140      5.89%     90.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        91490      3.90%     94.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        28019      1.19%     95.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        49182      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         8855      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         5779      0.25%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         4938      0.21%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        32402      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2345520                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       872800                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        974636                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                211769                       # Number of memory references committed
system.switch_cpus2.commit.loads               179782                       # Number of loads committed
system.switch_cpus2.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            150400                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           849064                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        32402                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3536383                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2485933                       # The number of ROB writes
system.switch_cpus2.timesIdled                  47717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 193043                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             872800                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               974636                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       872800                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.953592                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.953592                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.338571                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.338571                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5203920                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1427583                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1320938                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           154                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2577895                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          195264                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       175521                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        17068                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       132363                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          128672                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10602                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          504                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2070033                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1111844                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             195264                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       139274                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               246979                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          56791                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         28844                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           126583                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        16547                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2385477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.519421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.759498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2138498     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           38340      1.61%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18417      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           37966      1.59%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           10670      0.45%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           35481      1.49%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5200      0.22%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            8529      0.36%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           92376      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2385477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.075746                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.431299                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2030878                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        68764                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           246320                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          270                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         39242                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17252                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1234426                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1662                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         39242                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2035509                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          43251                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        12821                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           242404                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12247                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1231886                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           992                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        10453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1606266                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5568062                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5568062                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1264791                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          341449                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            24317                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       230981                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        33242                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          321                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         7419                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1223353                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1132901                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1132                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       246011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       520337                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2385477                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.474916                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.085041                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1888774     79.18%     79.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       152955      6.41%     85.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       169843      7.12%     92.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        98154      4.11%     96.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        48523      2.03%     98.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        12604      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        13980      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          346      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          298      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2385477                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           1915     57.82%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           780     23.55%     81.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          617     18.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       882988     77.94%     77.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         8183      0.72%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       208865     18.44%     97.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        32791      2.89%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1132901                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.439467                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3312                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002923                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4655723                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1469550                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1101490                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1136213                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          861                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        51048                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1255                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         39242                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          24583                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1501                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1223522                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          175                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       230981                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        33242                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10694                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7353                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        18047                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1117680                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       205661                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        15221                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              238430                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          170203                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             32769                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.433563                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1101830                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1101490                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           668807                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1424106                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.427283                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.469633                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       873293                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps       975129                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       248444                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        16776                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2346235                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.415614                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.286940                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1987239     84.70%     84.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       138287      5.89%     90.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        91484      3.90%     94.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        28021      1.19%     95.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        49213      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         8812      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5782      0.25%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4969      0.21%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        32428      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2346235                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       873293                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        975129                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                211917                       # Number of memory references committed
system.switch_cpus3.commit.loads               179930                       # Number of loads committed
system.switch_cpus3.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            150480                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           849477                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        32428                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3537367                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2486437                       # The number of ROB writes
system.switch_cpus3.timesIdled                  47748                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 192418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             873293                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               975129                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       873293                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.951924                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.951924                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.338762                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.338762                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5205893                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1428398                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1321354                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           154                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2577895                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          213354                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       174646                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22624                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        86646                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           81734                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21523                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1042                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2049454                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1193997                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             213354                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       103257                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               247846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          62656                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         41001                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           126913                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22470                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2378053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.964222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2130207     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11411      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           17939      0.75%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           24086      1.01%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           25568      1.08%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           21559      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           11466      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           18235      0.77%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          117582      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2378053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082763                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463167                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2028837                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        62055                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           247253                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          357                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39544                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34857                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1463385                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39544                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2034744                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          12885                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        36231                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           241719                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        12921                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1462153                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1594                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5760                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2040799                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6798076                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6798076                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1736701                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          304098                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            40603                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       137679                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        73390                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          830                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16383                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1459360                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1376050                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          288                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       179899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       434806                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2378053                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578646                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.271640                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1797440     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       237486      9.99%     85.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       120827      5.08%     90.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        92073      3.87%     94.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        72115      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        28720      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        18457      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         9591      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1344      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2378053                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            287     11.73%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           908     37.11%     48.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1252     51.16%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1157817     84.14%     84.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20413      1.48%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          171      0.01%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       124640      9.06%     94.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        73009      5.31%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1376050                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533788                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2447                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001778                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5132888                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1639626                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1353269                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1378497                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2714                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        24726                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1497                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39544                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          10114                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1140                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1459716                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       137679                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        73390                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          180                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           974                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12390                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13341                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        25731                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1355409                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       117166                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20641                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              190156                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          192071                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             72990                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525781                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1353351                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1353269                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           777643                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2096230                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524951                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.370972                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1012600                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1246139                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       213586                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22684                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2338509                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532878                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.381255                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1827633     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       253042     10.82%     88.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        95987      4.10%     93.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        45317      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        37949      1.62%     96.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        22284      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        19882      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8656      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        27759      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2338509                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1012600                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1246139                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                184846                       # Number of memory references committed
system.switch_cpus4.commit.loads               112953                       # Number of loads committed
system.switch_cpus4.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            179665                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1122811                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        25682                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        27759                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3770462                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2959000                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32887                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 199842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1012600                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1246139                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1012600                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.545818                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.545818                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392801                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392801                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6098076                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1886657                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1356043                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2577895                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          210337                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       172190                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        22229                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        86498                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           79875                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           21259                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1030                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2010045                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1201863                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             210337                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       101134                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               262685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          64052                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         59808                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           125329                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21927                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2373994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.619845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.976884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2111309     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           27878      1.17%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           32602      1.37%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           17775      0.75%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           19782      0.83%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           11777      0.50%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            7539      0.32%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           20801      0.88%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          124531      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2373994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081593                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.466219                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1992881                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        77619                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           260193                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2242                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         41055                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34219                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          401                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1466399                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2187                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         41055                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1996670                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          15893                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        52261                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           258680                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         9431                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1464055                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1918                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4672                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2036657                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6815341                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6815341                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1707150                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          329477                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          387                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          220                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            27408                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       140433                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        75655                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1824                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15848                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1459951                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          389                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1370342                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1935                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       200616                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       469046                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2373994                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.577231                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268326                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1797666     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       230952      9.73%     85.45% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       124912      5.26%     90.71% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        86374      3.64%     94.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        75311      3.17%     97.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        38551      1.62%     99.15% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6         9653      0.41%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         6073      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         4502      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2373994                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            345     11.47%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1314     43.68%     55.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1349     44.85%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1147361     83.73%     83.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        21394      1.56%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.30% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       126583      9.24%     94.54% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        74838      5.46%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1370342                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.531574                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3008                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002195                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5119619                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1661000                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1345751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1373350                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         3499                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        27293                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         2441                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         41055                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          11081                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1218                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1460347                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       140433                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        75655                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          221                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           854                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12033                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13071                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        25104                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1348723                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       118877                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        21617                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              193665                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          188101                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             74788                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.523188                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1345848                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1345751                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           801097                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2098165                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.522035                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.381808                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1002322                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1229753                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       230601                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22164                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2332939                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.527126                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.345490                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1830442     78.46%     78.46% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       233141      9.99%     88.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        97653      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        58824      2.52%     95.16% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        40075      1.72%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        26431      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        13856      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10893      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        21624      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2332939                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1002322                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1229753                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                186354                       # Number of memory references committed
system.switch_cpus5.commit.loads               113140                       # Number of loads committed
system.switch_cpus5.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            175975                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1108678                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25013                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        21624                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3771656                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2961787                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 203901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1002322                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1229753                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1002322                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.571923                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.571923                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.388814                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.388814                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6082202                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1869944                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1367256                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2577895                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          194826                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       175121                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        17172                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       132178                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          128320                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           10664                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          534                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2070755                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1110968                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             194826                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       138984                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               246840                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          56991                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         27783                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           126606                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        16630                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2385094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.519347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.759769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2138254     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           38450      1.61%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18285      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           37851      1.59%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           10728      0.45%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           35442      1.49%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            5127      0.21%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            8422      0.35%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8           92535      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2385094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.075576                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.430959                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2025800                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        73507                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           246177                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          270                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39337                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        17194                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1234061                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1666                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39337                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2031041                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          46234                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        13116                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           241958                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        13405                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1231382                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           930                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        11717                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1605051                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      5567431                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      5567431                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1264388                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          340659                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            25980                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       231101                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        33267                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          314                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         7417                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1223150                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1132666                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1052                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       246077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       521195                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2385094                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.474894                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.085016                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1888399     79.18%     79.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       153551      6.44%     85.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       168844      7.08%     92.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        98352      4.12%     96.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        48781      2.05%     98.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        12694      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        13831      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7          345      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8          297      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2385094                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           1857     57.28%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           766     23.63%     80.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          619     19.09%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       882979     77.96%     77.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult         8188      0.72%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       208639     18.42%     97.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        32786      2.89%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1132666                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.439376                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3242                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002862                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4654720                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1469413                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1101103                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1135908                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          864                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        51271                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1280                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39337                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          24576                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1704                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1223319                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          161                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       231101                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        33267                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           371                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        10670                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7409                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        18079                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1117238                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       205395                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        15428                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              238155                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          170059                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             32760                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.433392                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1101454                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1101103                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           668874                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1425608                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.427133                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.469185                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       872955                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps       974791                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       248582                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        16880                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2345757                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.415555                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.287098                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1987056     84.71%     84.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       138049      5.89%     90.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        91421      3.90%     94.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        28087      1.20%     95.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        49136      2.09%     97.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5         8801      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         5818      0.25%     98.41% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         4930      0.21%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        32459      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2345757                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       872955                       # Number of instructions committed
system.switch_cpus6.commit.committedOps        974791                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                211817                       # Number of memory references committed
system.switch_cpus6.commit.loads               179830                       # Number of loads committed
system.switch_cpus6.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            150423                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           849196                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        32459                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3536658                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2486117                       # The number of ROB writes
system.switch_cpus6.timesIdled                  47568                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 192801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             872955                       # Number of Instructions Simulated
system.switch_cpus6.committedOps               974791                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       872955                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.953067                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.953067                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.338631                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.338631                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5204085                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1427736                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1320259                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           154                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2577895                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          234105                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       195134                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        22975                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        89442                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           83784                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           24741                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1057                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2028072                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1283123                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             234105                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       108525                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               266628                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          64957                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         61748                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           127620                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21900                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2398250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.658102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.036835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2131622     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           16212      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20080      0.84%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           32663      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           13407      0.56%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           17824      0.74%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           20325      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9701      0.40%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          136416      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2398250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090812                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.497741                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2016184                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        75005                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           265277                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          162                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         41619                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        35312                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1567964                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         41619                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2018670                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           6192                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        62713                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           262920                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         6129                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1557551                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents           821                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4205                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2175951                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7238008                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7238008                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1785133                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          390816                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          362                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            22109                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       147056                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        75125                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17153                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1518545                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          363                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1445462                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1730                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       206102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       433137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2398250                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.602715                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.325504                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1787371     74.53%     74.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       277464     11.57%     86.10% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       114158      4.76%     90.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        64153      2.67%     93.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        86142      3.59%     97.12% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        27355      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        26503      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        13970      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1134      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2398250                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           9970     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1376     10.88%     89.73% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1298     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1218399     84.29%     84.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        19561      1.35%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          177      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       132517      9.17%     94.82% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        74808      5.18%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1445462                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.560714                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              12644                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5303546                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1725018                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1405167                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1458106                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          943                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        31067                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1375                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         41619                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           4701                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          638                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1518910                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       147056                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        75125                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12909                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13421                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        26330                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1418307                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       129863                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        27153                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              204651                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          199878                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             74788                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.550180                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1405182                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1405167                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           841797                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2262146                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.545083                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372123                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1038303                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1279519                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       239393                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        23001                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2356631                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.542944                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.362031                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1814209     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       275398     11.69%     88.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        99962      4.24%     92.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        49506      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        45064      1.91%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19151      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        19018      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9024      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        25299      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2356631                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1038303                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1279519                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                189735                       # Number of memory references committed
system.switch_cpus7.commit.loads               115989                       # Number of loads committed
system.switch_cpus7.commit.membars                178                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            185407                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1152059                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        26433                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        25299                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3850244                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3079450                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32697                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 179645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1038303                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1279519                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1038303                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.482796                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.482796                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.402772                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.402772                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6378854                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1966038                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1447545                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           356                       # number of misc regfile writes
system.l2.replacements                           1149                       # number of replacements
system.l2.tagsinuse                      32763.268040                       # Cycle average of tags in use
system.l2.total_refs                           556269                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33911                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.403792                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           783.159993                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     23.249757                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     69.442109                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.654155                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     44.046735                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     23.686239                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     82.641951                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     23.686929                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     82.483538                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     14.650278                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     46.974413                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     22.288198                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     70.670886                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     22.252518                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     79.267051                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     10.765280                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     41.121776                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3874.268631                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3177.699947                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4898.687423                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4960.820591                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3126.597832                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3875.017142                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4936.234761                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2458.899908                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.023900                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000710                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002119                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000447                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001344                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000723                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002522                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000723                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002517                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000447                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001434                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000680                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.002157                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000679                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.002419                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001255                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.118233                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.096976                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.149496                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.151392                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.095416                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.118256                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.150642                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.075040                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999856                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          454                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          304                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          420                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          415                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          299                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          451                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          424                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          281                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3055                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              908                       # number of Writeback hits
system.l2.Writeback_hits::total                   908                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    21                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          457                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          307                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          423                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          418                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          302                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          454                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          427                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          281                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3076                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          457                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          307                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          423                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          418                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          302                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          454                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          427                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          281                       # number of overall hits
system.l2.overall_hits::total                    3076                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          122                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           94                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          146                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          148                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data           99                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           23                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          124                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          138                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           85                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1145                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           94                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          146                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          148                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data           99                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          125                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          138                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           85                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1146                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          122                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           94                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          146                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          148                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data           99                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           23                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          125                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          138                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           85                       # number of overall misses
system.l2.overall_misses::total                  1146                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3753548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     18273299                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4143376                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     14014751                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3804334                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     22007461                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3955443                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     22416282                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4289676                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     14768596                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3434530                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     18642979                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      3712870                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     20778125                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      1592349                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     12798237                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       172385856                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data       139318                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        139318                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3753548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     18273299                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4143376                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     14014751                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3804334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     22007461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3955443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     22416282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4289676                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     14768596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3434530                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     18782297                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      3712870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     20778125                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      1592349                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     12798237                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        172525174                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3753548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     18273299                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4143376                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     14014751                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3804334                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     22007461                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3955443                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     22416282                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4289676                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     14768596                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3434530                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     18782297                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      3712870                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     20778125                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      1592349                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     12798237                       # number of overall miss cycles
system.l2.overall_miss_latency::total       172525174                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          576                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          566                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          563                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          575                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          562                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4200                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          908                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               908                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                22                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          579                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          569                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          566                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           24                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          579                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          565                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          366                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4222                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          579                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          569                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          566                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           24                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          579                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          565                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          366                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4222                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.211806                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.236181                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.257951                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.262877                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.248744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.958333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.215652                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.245552                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.232240                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.272619                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.045455                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.210708                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.234414                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.256591                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.261484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.246883                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.958333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.215889                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.244248                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.232240                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.271435                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.210708                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.234414                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.256591                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.261484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.246883                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.958333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.215889                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.244248                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.232240                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.271435                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 156397.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 149781.139344                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 153458.370370                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 149093.095745                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 146320.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150736.034247                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152132.423077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151461.364865                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 158876.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149177.737374                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149327.391304                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150346.604839                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 148514.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150566.123188                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst       144759                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150567.494118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150555.332751                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data       139318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       139318                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 156397.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 149781.139344                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 153458.370370                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 149093.095745                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 146320.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150736.034247                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152132.423077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151461.364865                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 158876.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149177.737374                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149327.391304                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150258.376000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 148514.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150566.123188                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst       144759                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150567.494118                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150545.527051                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 156397.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 149781.139344                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 153458.370370                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 149093.095745                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 146320.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150736.034247                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152132.423077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151461.364865                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 158876.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149177.737374                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149327.391304                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150258.376000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 148514.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150566.123188                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst       144759                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150567.494118                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150545.527051                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  405                       # number of writebacks
system.l2.writebacks::total                       405                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           94                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          146                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          148                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data           99                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          124                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          138                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           85                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1145                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1146                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1146                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2356531                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     11164443                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2571979                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      8541863                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2291130                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     13499952                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2440824                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     13799046                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2720556                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data      9002120                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2096376                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     11417694                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2260535                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     12744252                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst       952886                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      7851696                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    105711883                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data        81356                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        81356                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2356531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     11164443                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2571979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      8541863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2291130                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     13499952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2440824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     13799046                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2720556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data      9002120                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2096376                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     11499050                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2260535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     12744252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst       952886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      7851696                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    105793239                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2356531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     11164443                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2571979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      8541863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2291130                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     13499952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2440824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     13799046                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2720556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data      9002120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2096376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     11499050                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2260535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     12744252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst       952886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      7851696                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    105793239                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.211806                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.236181                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.257951                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.262877                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.248744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.215652                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.245552                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.232240                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.272619                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.045455                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.210708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.234414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.256591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.261484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.246883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.958333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.215889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.244248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.232240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.271435                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.210708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.234414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.256591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.261484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.246883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.958333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.215889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.244248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.232240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.271435                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98188.791667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91511.827869                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95258.481481                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90870.882979                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 88120.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92465.424658                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93877.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93236.797297                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 100761.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90930.505051                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91146.782609                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92078.177419                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 90421.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92349.652174                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst        86626                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92372.894118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92324.788646                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data        81356                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        81356                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 98188.791667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 91511.827869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 95258.481481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 90870.882979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 88120.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92465.424658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93877.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93236.797297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 100761.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 90930.505051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91146.782609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91992.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 90421.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92349.652174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst        86626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92372.894118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92315.217277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 98188.791667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 91511.827869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 95258.481481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 90870.882979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 88120.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92465.424658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93877.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93236.797297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 100761.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 90930.505051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91146.782609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91992.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 90421.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92349.652174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst        86626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92372.894118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92315.217277                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.211385                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133324                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.907298                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.211385                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038800                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811236                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125362                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125362                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125362                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125362                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125362                       # number of overall hits
system.cpu0.icache.overall_hits::total         125362                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           32                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           32                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           32                       # number of overall misses
system.cpu0.icache.overall_misses::total           32                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5015613                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5015613                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5015613                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5015613                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5015613                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5015613                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125394                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125394                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125394                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125394                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125394                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125394                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000255                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000255                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000255                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000255                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000255                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000255                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156737.906250                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156737.906250                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156737.906250                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156737.906250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156737.906250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156737.906250                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4101141                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4101141                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4101141                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4101141                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4101141                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4101141                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 164045.640000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 164045.640000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 164045.640000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 164045.640000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 164045.640000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 164045.640000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   579                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203106                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   835                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              141560.605988                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   182.962854                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    73.037146                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.714699                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.285301                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86379                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86379                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72632                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72632                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          178                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159011                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159011                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159011                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159011                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1947                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1947                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           64                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           64                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2011                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2011                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2011                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2011                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    214820784                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    214820784                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6072229                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6072229                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    220893013                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    220893013                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    220893013                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    220893013                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88326                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88326                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161022                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161022                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161022                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161022                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022043                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022043                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000880                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000880                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012489                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012489                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012489                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012489                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110334.249615                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110334.249615                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 94878.578125                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94878.578125                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109842.373446                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109842.373446                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109842.373446                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109842.373446                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu0.dcache.writebacks::total              238                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1371                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1371                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1432                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1432                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1432                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1432                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          576                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          576                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          579                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          579                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     49796668                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     49796668                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     49988968                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     49988968                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     49988968                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     49988968                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003596                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003596                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003596                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003596                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86452.548611                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86452.548611                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86336.732297                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86336.732297                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86336.732297                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86336.732297                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               489.729981                       # Cycle average of tags in use
system.cpu1.icache.total_refs               749560873                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1490180.662028                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.729981                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023606                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.784824                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       126930                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         126930                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       126930                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          126930                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       126930                       # number of overall hits
system.cpu1.icache.overall_hits::total         126930                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.cpu1.icache.overall_misses::total           33                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5281152                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5281152                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5281152                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5281152                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5281152                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5281152                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       126963                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       126963                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       126963                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       126963                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       126963                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       126963                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000260                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000260                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000260                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000260                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 160034.909091                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 160034.909091                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 160034.909091                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 160034.909091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 160034.909091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 160034.909091                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4604211                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4604211                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4604211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4604211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4604211                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4604211                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 164436.107143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 164436.107143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 164436.107143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 164436.107143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 164436.107143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 164436.107143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   401                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               113237604                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              172355.561644                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   139.133947                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   116.866053                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.543492                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.456508                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        86153                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          86153                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        71583                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         71583                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          173                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          172                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       157736                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          157736                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       157736                       # number of overall hits
system.cpu1.dcache.overall_hits::total         157736                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1265                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1265                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           16                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1281                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1281                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1281                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1281                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    135590805                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    135590805                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1264144                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1264144                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    136854949                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    136854949                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    136854949                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    136854949                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        87418                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        87418                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        71599                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        71599                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       159017                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       159017                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       159017                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       159017                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014471                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014471                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000223                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000223                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008056                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008056                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008056                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008056                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107186.407115                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107186.407115                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data        79009                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        79009                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 106834.464481                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106834.464481                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 106834.464481                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106834.464481                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu1.dcache.writebacks::total               88                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          867                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          867                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          880                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          880                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          880                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          880                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          398                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          401                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          401                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     35159413                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     35159413                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     35351713                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     35351713                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     35351713                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     35351713                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004553                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004553                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002522                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002522                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002522                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002522                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88340.233668                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88340.233668                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88158.885287                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88158.885287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88158.885287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88158.885287                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               549.685169                       # Cycle average of tags in use
system.cpu2.icache.total_refs               646510137                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1169096.088608                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.569548                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.115621                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.039374                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841531                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.880906                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       126576                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         126576                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       126576                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          126576                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       126576                       # number of overall hits
system.cpu2.icache.overall_hits::total         126576                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           32                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           32                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           32                       # number of overall misses
system.cpu2.icache.overall_misses::total           32                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4822460                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4822460                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4822460                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4822460                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4822460                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4822460                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       126608                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       126608                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       126608                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       126608                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       126608                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       126608                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000253                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000253                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 150701.875000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 150701.875000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 150701.875000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 150701.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 150701.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 150701.875000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4194231                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4194231                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4194231                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4194231                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4194231                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4194231                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155341.888889                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155341.888889                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155341.888889                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155341.888889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155341.888889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155341.888889                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   569                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               151270842                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   825                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              183358.596364                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   151.726192                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   104.273808                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.592680                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.407320                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       189258                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         189258                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        31813                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         31813                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           81                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           77                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       221071                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          221071                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       221071                       # number of overall hits
system.cpu2.dcache.overall_hits::total         221071                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1839                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1839                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           13                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1852                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1852                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1852                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1852                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    180152651                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    180152651                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1057466                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1057466                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    181210117                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    181210117                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    181210117                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    181210117                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       191097                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       191097                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       222923                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       222923                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       222923                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       222923                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009623                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009623                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000408                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000408                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008308                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008308                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008308                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008308                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97962.289831                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97962.289831                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81343.538462                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81343.538462                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97845.635529                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97845.635529                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97845.635529                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97845.635529                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           58                       # number of writebacks
system.cpu2.dcache.writebacks::total               58                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1273                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1273                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           10                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1283                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1283                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1283                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1283                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          566                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          566                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          569                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          569                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          569                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          569                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     51579648                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     51579648                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     51771948                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     51771948                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     51771948                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     51771948                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002962                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002962                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002552                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002552                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002552                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002552                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91130.120141                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91130.120141                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90987.606327                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90987.606327                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90987.606327                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90987.606327                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               549.685888                       # Cycle average of tags in use
system.cpu3.icache.total_refs               646510112                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1169096.043400                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    24.570337                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.115551                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.039376                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841531                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.880907                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       126551                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         126551                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       126551                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          126551                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       126551                       # number of overall hits
system.cpu3.icache.overall_hits::total         126551                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           32                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           32                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           32                       # number of overall misses
system.cpu3.icache.overall_misses::total           32                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4954699                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4954699                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4954699                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4954699                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4954699                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4954699                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       126583                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       126583                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       126583                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       126583                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       126583                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       126583                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000253                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000253                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 154834.343750                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 154834.343750                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 154834.343750                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 154834.343750                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 154834.343750                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 154834.343750                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4315390                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4315390                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4315390                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4315390                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4315390                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4315390                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 159829.259259                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 159829.259259                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 159829.259259                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 159829.259259                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 159829.259259                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 159829.259259                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   566                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               151270993                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   822                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              184027.972019                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   151.744734                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   104.255266                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.592753                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.407247                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       189411                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         189411                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        31811                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           81                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           77                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       221222                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          221222                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       221222                       # number of overall hits
system.cpu3.dcache.overall_hits::total         221222                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1847                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1847                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           15                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1862                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1862                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1862                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1862                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    182714936                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    182714936                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1259967                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1259967                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    183974903                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    183974903                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    183974903                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    183974903                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       191258                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       191258                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       223084                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       223084                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       223084                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       223084                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009657                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009657                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008347                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008347                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008347                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008347                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 98925.249594                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98925.249594                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 83997.800000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83997.800000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 98804.996241                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98804.996241                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 98804.996241                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98804.996241                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           59                       # number of writebacks
system.cpu3.dcache.writebacks::total               59                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1284                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1284                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1296                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1296                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1296                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1296                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          563                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          563                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          566                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          566                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          566                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          566                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     51715036                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     51715036                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       217519                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       217519                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     51932555                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     51932555                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     51932555                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     51932555                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002537                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002537                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002537                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002537                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91856.191829                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91856.191829                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 72506.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72506.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 91753.630742                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91753.630742                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 91753.630742                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91753.630742                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               489.725811                       # Cycle average of tags in use
system.cpu4.icache.total_refs               749560823                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1490180.562624                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    14.725811                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.023599                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.784817                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       126880                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         126880                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       126880                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          126880                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       126880                       # number of overall hits
system.cpu4.icache.overall_hits::total         126880                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.cpu4.icache.overall_misses::total           33                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5466911                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5466911                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5466911                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5466911                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5466911                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5466911                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       126913                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       126913                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       126913                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       126913                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       126913                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       126913                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000260                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000260                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000260                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000260                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 165663.969697                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 165663.969697                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 165663.969697                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 165663.969697                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 165663.969697                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 165663.969697                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4754207                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4754207                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4754207                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4754207                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4754207                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4754207                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 169793.107143                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 169793.107143                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 169793.107143                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 169793.107143                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 169793.107143                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 169793.107143                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   401                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               113237514                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              172355.424658                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   139.111364                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   116.888636                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.543404                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.456596                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        86104                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          86104                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        71542                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         71542                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          173                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          172                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       157646                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          157646                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       157646                       # number of overall hits
system.cpu4.dcache.overall_hits::total         157646                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1268                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           16                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1284                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1284                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1284                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1284                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    137839726                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    137839726                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1270392                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1270392                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    139110118                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    139110118                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    139110118                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    139110118                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        87372                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        87372                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        71558                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        71558                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       158930                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       158930                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       158930                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       158930                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014513                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014513                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000224                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000224                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008079                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008079                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008079                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008079                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 108706.408517                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 108706.408517                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 79399.500000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 79399.500000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 108341.213396                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 108341.213396                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 108341.213396                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 108341.213396                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu4.dcache.writebacks::total               88                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          870                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          870                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          883                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          883                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          883                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          883                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          398                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          401                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          401                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     35797627                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     35797627                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     35989927                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     35989927                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     35989927                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     35989927                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004555                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004555                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002523                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002523                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002523                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002523                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 89943.786432                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 89943.786432                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 89750.441397                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 89750.441397                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 89750.441397                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 89750.441397                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               505.249935                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750133260                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1482476.798419                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    23.249935                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.037260                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.809695                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       125298                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         125298                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       125298                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          125298                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       125298                       # number of overall hits
system.cpu5.icache.overall_hits::total         125298                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           31                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           31                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           31                       # number of overall misses
system.cpu5.icache.overall_misses::total           31                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      4613741                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      4613741                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      4613741                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      4613741                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      4613741                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      4613741                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       125329                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       125329                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       125329                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       125329                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       125329                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       125329                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000247                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000247                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000247                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000247                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000247                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000247                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 148830.354839                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 148830.354839                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 148830.354839                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 148830.354839                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 148830.354839                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 148830.354839                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           24                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           24                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           24                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      3752546                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      3752546                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      3752546                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      3752546                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      3752546                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      3752546                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000191                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000191                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000191                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000191                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 156356.083333                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 156356.083333                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 156356.083333                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 156356.083333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 156356.083333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 156356.083333                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   579                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               118203830                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   835                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              141561.473054                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   182.733847                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    73.266153                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.713804                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.286196                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        86954                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          86954                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        72783                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         72783                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          176                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          176                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          168                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       159737                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          159737                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       159737                       # number of overall hits
system.cpu5.dcache.overall_hits::total         159737                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1929                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1929                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           64                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           64                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1993                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1993                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1993                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1993                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    214316505                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    214316505                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      7564322                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      7564322                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    221880827                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    221880827                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    221880827                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    221880827                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        88883                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        88883                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        72847                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        72847                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       161730                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       161730                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       161730                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       161730                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021703                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021703                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000879                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000879                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012323                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012323                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012323                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012323                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 111102.387247                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 111102.387247                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 118192.531250                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 118192.531250                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 111330.068741                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 111330.068741                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 111330.068741                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 111330.068741                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu5.dcache.writebacks::total              238                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1354                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1354                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           60                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1414                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1414                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1414                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1414                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          575                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            4                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          579                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          579                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          579                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          579                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     49891198                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     49891198                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       339918                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       339918                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     50231116                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     50231116                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     50231116                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     50231116                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006469                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006469                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003580                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003580                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003580                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003580                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 86767.300870                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 86767.300870                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 84979.500000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 84979.500000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 86754.949914                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 86754.949914                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 86754.949914                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 86754.949914                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               548.251643                       # Cycle average of tags in use
system.cpu6.icache.total_refs               646510136                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1171214.014493                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    23.135930                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.115713                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.037077                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841532                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.878608                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       126575                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         126575                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       126575                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          126575                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       126575                       # number of overall hits
system.cpu6.icache.overall_hits::total         126575                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           31                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           31                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           31                       # number of overall misses
system.cpu6.icache.overall_misses::total           31                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      4616281                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      4616281                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      4616281                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      4616281                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      4616281                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      4616281                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       126606                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       126606                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       126606                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       126606                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       126606                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       126606                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000245                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000245                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000245                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000245                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000245                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000245                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 148912.290323                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 148912.290323                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 148912.290323                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 148912.290323                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 148912.290323                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 148912.290323                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           26                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           26                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           26                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4007702                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4007702                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4007702                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4007702                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4007702                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4007702                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 154142.384615                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 154142.384615                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 154142.384615                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 154142.384615                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 154142.384615                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 154142.384615                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   565                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               151270754                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   821                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              184251.831912                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   151.554893                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   104.445107                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.592011                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.407989                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       189172                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         189172                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        31811                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           81                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           77                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       220983                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          220983                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       220983                       # number of overall hits
system.cpu6.dcache.overall_hits::total         220983                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1807                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1807                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           15                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1822                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1822                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1822                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1822                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    174443492                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    174443492                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1417908                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1417908                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    175861400                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    175861400                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    175861400                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    175861400                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       190979                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       190979                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       222805                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       222805                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       222805                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       222805                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009462                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009462                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000471                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008178                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008178                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008178                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008178                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 96537.627006                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 96537.627006                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 94527.200000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 94527.200000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 96521.075741                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 96521.075741                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 96521.075741                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 96521.075741                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           62                       # number of writebacks
system.cpu6.dcache.writebacks::total               62                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1245                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1245                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1257                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1257                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1257                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1257                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          562                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          562                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          565                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          565                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          565                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          565                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     50435381                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     50435381                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       238063                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       238063                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     50673444                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     50673444                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     50673444                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     50673444                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002943                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002943                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002536                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002536                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002536                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002536                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89742.670819                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89742.670819                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 79354.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 79354.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89687.511504                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89687.511504                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89687.511504                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89687.511504                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               465.764685                       # Cycle average of tags in use
system.cpu7.icache.total_refs               753003858                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1615888.107296                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    10.764685                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.017251                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.746418                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       127606                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         127606                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       127606                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          127606                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       127606                       # number of overall hits
system.cpu7.icache.overall_hits::total         127606                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.cpu7.icache.overall_misses::total           14                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2081188                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2081188                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2081188                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2081188                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2081188                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2081188                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       127620                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       127620                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       127620                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       127620                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       127620                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       127620                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000110                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000110                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000110                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000110                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000110                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000110                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 148656.285714                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 148656.285714                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 148656.285714                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 148656.285714                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 148656.285714                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 148656.285714                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           11                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           11                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           11                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      1683649                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1683649                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      1683649                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1683649                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      1683649                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1683649                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       153059                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       153059                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       153059                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       153059                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       153059                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       153059                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   366                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               109335415                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   622                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              175780.409968                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   129.545870                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   126.454130                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.506039                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.493961                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        99782                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          99782                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        73391                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         73391                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          185                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          185                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          178                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          178                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       173173                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          173173                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       173173                       # number of overall hits
system.cpu7.dcache.overall_hits::total         173173                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          944                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          944                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          944                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           944                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          944                       # number of overall misses
system.cpu7.dcache.overall_misses::total          944                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data     92727662                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     92727662                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data     92727662                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     92727662                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data     92727662                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     92727662                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       100726                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       100726                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        73391                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        73391                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       174117                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       174117                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       174117                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       174117                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009372                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009372                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005422                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005422                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005422                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005422                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 98228.455508                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 98228.455508                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 98228.455508                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 98228.455508                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 98228.455508                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 98228.455508                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu7.dcache.writebacks::total               77                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          578                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          578                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          578                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          578                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          578                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          578                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          366                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          366                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          366                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     32099600                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     32099600                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     32099600                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     32099600                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     32099600                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     32099600                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003634                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003634                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002102                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002102                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002102                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002102                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 87703.825137                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 87703.825137                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 87703.825137                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 87703.825137                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 87703.825137                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 87703.825137                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
