Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov 12 20:39:54 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_clock_timing_summary_routed.rpt -pb top_stopwatch_clock_timing_summary_routed.pb -rpx top_stopwatch_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch_clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_button0_detector/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_button1_detector/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_button2_detector/r_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.801        0.000                      0                  240        0.200        0.000                      0                  240        4.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.801        0.000                      0                  240        0.200        0.000                      0                  240        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 1.087ns (26.129%)  route 3.073ns (73.871%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.618     5.139    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X63Y24         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.860     6.418    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[9]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.296     6.714 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.431     7.145    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_6__0_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.269 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.436     7.705    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_4__0_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.829 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.347     9.175    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_next
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.299 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     9.299    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_next[18]
    SLICE_X63Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.504    14.845    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X63Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[18]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.031    15.101    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 1.115ns (26.623%)  route 3.073ns (73.377%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.618     5.139    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X63Y24         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.860     6.418    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[9]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.296     6.714 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.431     7.145    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_6__0_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.269 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.436     7.705    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_4__0_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.829 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.347     9.175    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_next
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.152     9.327 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000     9.327    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_next[19]
    SLICE_X63Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.504    14.845    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X63Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[19]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.075    15.145    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 U_button2_detector/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button2_detector/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.072ns (26.591%)  route 2.959ns (73.409%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.551     5.072    U_button2_detector/CLK
    SLICE_X57Y24         FDCE                                         r  U_button2_detector/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDCE (Prop_fdce_C_Q)         0.419     5.491 r  U_button2_detector/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.414     6.906    U_button2_detector/r_counter_reg_n_0_[15]
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.327     7.233 f  U_button2_detector/r_counter[16]_i_3__1/O
                         net (fo=1, routed)           0.293     7.525    U_button2_detector/r_counter[16]_i_3__1_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I4_O)        0.326     7.851 r  U_button2_detector/r_counter[16]_i_2__1/O
                         net (fo=17, routed)          1.252     9.104    U_button2_detector/r_clk
    SLICE_X54Y24         FDCE                                         r  U_button2_detector/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.435    14.776    U_button2_detector/CLK
    SLICE_X54Y24         FDCE                                         r  U_button2_detector/r_clk_reg/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y24         FDCE (Setup_fdce_C_D)       -0.063    14.938    U_button2_detector/r_clk_reg
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.963ns (25.175%)  route 2.862ns (74.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.618     5.139    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X63Y24         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.860     6.418    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[9]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.296     6.714 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.431     7.145    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_6__0_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.269 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.436     7.705    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_4__0_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.136     8.965    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_next
    SLICE_X62Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.504    14.845    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X62Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDCE (Setup_fdce_C_D)       -0.103    14.967    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.087ns (27.602%)  route 2.851ns (72.398%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.618     5.139    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X63Y24         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.860     6.418    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[9]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.296     6.714 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.431     7.145    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_6__0_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.269 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.436     7.705    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_4__0_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.829 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.125     8.953    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_next
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.077 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.077    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_next[14]
    SLICE_X63Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.504    14.845    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X63Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[14]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.029    15.099    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 U_button2_detector/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button2_detector/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.196ns (30.116%)  route 2.775ns (69.884%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.551     5.072    U_button2_detector/CLK
    SLICE_X57Y24         FDCE                                         r  U_button2_detector/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDCE (Prop_fdce_C_Q)         0.419     5.491 f  U_button2_detector/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.414     6.906    U_button2_detector/r_counter_reg_n_0_[15]
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.327     7.233 r  U_button2_detector/r_counter[16]_i_3__1/O
                         net (fo=1, routed)           0.293     7.525    U_button2_detector/r_counter[16]_i_3__1_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I4_O)        0.326     7.851 f  U_button2_detector/r_counter[16]_i_2__1/O
                         net (fo=17, routed)          1.068     8.920    U_button2_detector/r_clk
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.044 r  U_button2_detector/r_counter[14]_i_1__1/O
                         net (fo=1, routed)           0.000     9.044    U_button2_detector/r_counter[14]
    SLICE_X57Y24         FDCE                                         r  U_button2_detector/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.436    14.777    U_button2_detector/CLK
    SLICE_X57Y24         FDCE                                         r  U_button2_detector/r_counter_reg[14]/C
                         clock pessimism              0.295    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X57Y24         FDCE (Setup_fdce_C_D)        0.031    15.068    U_button2_detector/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 U_button1_detector/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button1_detector/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.196ns (30.184%)  route 2.766ns (69.816%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.554     5.075    U_button1_detector/CLK
    SLICE_X55Y27         FDCE                                         r  U_button1_detector/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 f  U_button1_detector/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.447     6.941    U_button1_detector/r_counter_reg_n_0_[15]
    SLICE_X55Y24         LUT5 (Prop_lut5_I1_O)        0.327     7.268 r  U_button1_detector/r_counter[16]_i_3__0/O
                         net (fo=1, routed)           0.320     7.588    U_button1_detector/r_counter[16]_i_3__0_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I4_O)        0.326     7.914 f  U_button1_detector/r_counter[16]_i_2__0/O
                         net (fo=17, routed)          0.999     8.914    U_button1_detector/r_clk
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.038 r  U_button1_detector/r_counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.038    U_button1_detector/r_counter[13]
    SLICE_X55Y27         FDCE                                         r  U_button1_detector/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.438    14.779    U_button1_detector/CLK
    SLICE_X55Y27         FDCE                                         r  U_button1_detector/r_counter_reg[13]/C
                         clock pessimism              0.296    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X55Y27         FDCE (Setup_fdce_C_D)        0.029    15.069    U_button1_detector/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 2.124ns (53.379%)  route 1.855ns (46.621%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.629     5.150    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]_0
    SLICE_X62Y32         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.419     5.569 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.746     6.316    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[1]
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.128 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.128    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.245 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.245    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.362 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.362    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.479    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.698 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__3/O[0]
                         net (fo=1, routed)           1.109     8.806    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__3_n_7
    SLICE_X65Y34         LUT3 (Prop_lut3_I2_O)        0.323     9.129 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.129    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[17]
    SLICE_X65Y34         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.513    14.854    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]_0
    SLICE_X65Y34         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X65Y34         FDCE (Setup_fdce_C_D)        0.075    15.168    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 U_button2_detector/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button2_detector/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.224ns (30.605%)  route 2.775ns (69.395%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.551     5.072    U_button2_detector/CLK
    SLICE_X57Y24         FDCE                                         r  U_button2_detector/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDCE (Prop_fdce_C_Q)         0.419     5.491 f  U_button2_detector/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.414     6.906    U_button2_detector/r_counter_reg_n_0_[15]
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.327     7.233 r  U_button2_detector/r_counter[16]_i_3__1/O
                         net (fo=1, routed)           0.293     7.525    U_button2_detector/r_counter[16]_i_3__1_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I4_O)        0.326     7.851 f  U_button2_detector/r_counter[16]_i_2__1/O
                         net (fo=17, routed)          1.068     8.920    U_button2_detector/r_clk
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.152     9.072 r  U_button2_detector/r_counter[16]_i_1__1/O
                         net (fo=1, routed)           0.000     9.072    U_button2_detector/r_counter[16]
    SLICE_X57Y24         FDCE                                         r  U_button2_detector/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.436    14.777    U_button2_detector/CLK
    SLICE_X57Y24         FDCE                                         r  U_button2_detector/r_counter_reg[16]/C
                         clock pessimism              0.295    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X57Y24         FDCE (Setup_fdce_C_D)        0.075    15.112    U_button2_detector/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.113ns (28.076%)  route 2.851ns (71.924%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.618     5.139    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X63Y24         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.860     6.418    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[9]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.296     6.714 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.431     7.145    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_6__0_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.269 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.436     7.705    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_4__0_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.829 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.125     8.953    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_next
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.150     9.103 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.103    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_next[17]
    SLICE_X63Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.504    14.845    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X63Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[17]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.075    15.145    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  6.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.588     1.471    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]_0
    SLICE_X58Y32         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/Q
                         net (fo=6, routed)           0.131     1.743    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/Q[0]
    SLICE_X59Y32         LUT4 (Prop_lut4_I2_O)        0.048     1.791 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[2]_i_1__6/O
                         net (fo=1, routed)           0.000     1.791    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[2]_i_1__6_n_0
    SLICE_X59Y32         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.856     1.983    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]_0
    SLICE_X59Y32         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X59Y32         FDCE (Hold_fdce_C_D)         0.107     1.591    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.588     1.471    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]_0
    SLICE_X58Y32         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/Q
                         net (fo=6, routed)           0.131     1.743    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/Q[0]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.788 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[1]_i_1__6/O
                         net (fo=1, routed)           0.000     1.788    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_next[1]
    SLICE_X59Y32         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.856     1.983    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]_0
    SLICE_X59Y32         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X59Y32         FDCE (Hold_fdce_C_D)         0.091     1.575    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.588     1.471    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]_0
    SLICE_X58Y32         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/Q
                         net (fo=6, routed)           0.132     1.744    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/Q[0]
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.789 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.789    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[4]_i_2_n_0
    SLICE_X59Y32         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.856     1.983    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]_0
    SLICE_X59Y32         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X59Y32         FDCE (Hold_fdce_C_D)         0.092     1.576    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.341%)  route 0.122ns (39.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.468    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]_9
    SLICE_X59Y29         FDPE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.122     1.731    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg_n_0_[0]
    SLICE_X59Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.776    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[1]_i_1_n_0
    SLICE_X59Y29         FDCE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     1.980    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]_9
    SLICE_X59Y29         FDCE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDCE (Hold_fdce_C_D)         0.092     1.560    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.468    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]_9
    SLICE_X59Y29         FDPE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.123     1.732    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg_n_0_[0]
    SLICE_X59Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.777 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X59Y29         FDPE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     1.980    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]_9
    SLICE_X59Y29         FDPE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDPE (Hold_fdpe_C_D)         0.091     1.559    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.584     1.467    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_tick_reg_reg_0
    SLICE_X61Y27         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[4]/Q
                         net (fo=13, routed)          0.098     1.693    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg_n_0_[4]
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.099     1.792 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.792    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_next[5]
    SLICE_X61Y27         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.851     1.978    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_tick_reg_reg_0
    SLICE_X61Y27         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[5]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.092     1.559    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.203%)  route 0.187ns (49.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.468    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_tick_reg_reg_0
    SLICE_X62Y27         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.187     1.797    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[6]_0[0]
    SLICE_X61Y27         LUT5 (Prop_lut5_I2_O)        0.048     1.845 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.845    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_next[4]
    SLICE_X61Y27         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.851     1.978    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_tick_reg_reg_0
    SLICE_X61Y27         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[4]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.107     1.607    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.269%)  route 0.216ns (53.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.558     1.441    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_tick_reg_reg_0
    SLICE_X55Y30         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[1]/Q
                         net (fo=10, routed)          0.216     1.798    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[3]_0[1]
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.843 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.843    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next[5]
    SLICE_X56Y29         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.826     1.953    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_tick_reg_reg_0
    SLICE_X56Y29         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[5]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X56Y29         FDCE (Hold_fdce_C_D)         0.121     1.596    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.811%)  route 0.153ns (45.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.558     1.441    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_tick_reg_reg_1
    SLICE_X57Y27         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]/Q
                         net (fo=10, routed)          0.153     1.735    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[5]_1[3]
    SLICE_X57Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.780 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.780    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next[4]
    SLICE_X57Y27         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.824     1.951    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_tick_reg_reg_1
    SLICE_X57Y27         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[4]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X57Y27         FDCE (Hold_fdce_C_D)         0.092     1.533    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_clk_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.589     1.472    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]_0
    SLICE_X62Y32         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_clk_reg_reg/Q
                         net (fo=2, routed)           0.168     1.781    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/w_clk_100hz
    SLICE_X62Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.826 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_i_1__4/O
                         net (fo=1, routed)           0.000     1.826    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_i_1__4_n_0
    SLICE_X62Y33         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.859     1.986    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[6]_0
    SLICE_X62Y33         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X62Y33         FDCE (Hold_fdce_C_D)         0.091     1.578    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   U_button0_detector/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   U_button0_detector/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   U_button0_detector/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   U_button1_detector/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   U_button1_detector/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   U_button1_detector/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   U_button1_detector/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   U_button1_detector/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y27   U_button1_detector/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_clk_div/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_clk_div/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_clk_div/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_clk_div/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_clk_div/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_clk_div/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_clk_div/r_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_clk_div/r_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_clk_div/r_counter_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   U_button0_detector/edge_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   U_button0_detector/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   U_button0_detector/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   U_button0_detector/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   U_button1_detector/r_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   U_button1_detector/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y21   U_button2_detector/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   U_button2_detector/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   U_button2_detector/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   U_button2_detector/r_counter_reg[3]/C



