Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Oct 22 13:15:56 2022
| Host         : LAPTOP-CTGRF3O8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325tl-ffg676
| Speed File   : -2L  PRODUCTION 1.09 2013-11-03
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.696     -150.605                     39                 7000        0.066        0.000                      0                 7000        1.100        0.000                       0                  2946  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.214        0.000                       0                     3  
  clkout0           0.439        0.000                      0                   46        0.154        0.000                      0                   46        3.890        0.000                       0                   119  
  clkout2          33.036        0.000                      0                  298        0.066        0.000                      0                  298       19.095        0.000                       0                   162  
  clkout3          35.270        0.000                      0                 5094        0.150        0.000                      0                 5094       49.500        0.000                       0                  2661  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -1.898      -10.814                      7                  264        0.219        0.000                      0                  264  
clkout3       clkout0            -4.696     -139.791                     32                   32        1.405        0.000                      0                   32  
clkout0       clkout2             5.356        0.000                      0                   12        0.242        0.000                      0                   12  
clkout3       clkout2            11.267        0.000                      0                  135        2.747        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 42.811        0.000                      0                 1297        0.320        0.000                      0                 1297  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.786         5.000       3.214      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        4.217ns  (logic 1.227ns (29.094%)  route 2.990ns (70.906%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 8.885 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 4.027 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.123     4.027    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X2Y86          RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.087     5.114 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.647     5.760    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.070     5.830 r  vga/__9/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=10, routed)          1.977     7.807    vga/U12/MEMDATA[1]
    SLICE_X8Y76          LUT5 (Prop_lut5_I4_O)        0.070     7.877 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.367     8.244    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.906     8.885    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.024     8.909    
                         clock uncertainty           -0.066     8.843    
    SLICE_X10Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.684    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.811ns  (logic 1.227ns (32.193%)  route 2.584ns (67.807%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 8.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 4.027 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.123     4.027    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X2Y86          RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.087     5.114 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.647     5.760    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.070     5.830 r  vga/__9/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=10, routed)          1.477     7.307    vga/U12/MEMDATA[1]
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.070     7.377 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.461     7.838    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.975     8.954    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.024     8.978    
                         clock uncertainty           -0.066     8.912    
    SLICE_X6Y78          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.753    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.761ns  (logic 1.227ns (32.621%)  route 2.534ns (67.379%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 8.951 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 4.027 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.123     4.027    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X2Y86          RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.087     5.114 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.647     5.760    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.070     5.830 r  vga/__9/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=10, routed)          1.512     7.342    vga/U12/MEMDATA[1]
    SLICE_X5Y75          LUT5 (Prop_lut5_I4_O)        0.070     7.412 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.376     7.788    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X6Y76          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.972     8.951    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X6Y76          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.024     8.975    
                         clock uncertainty           -0.066     8.909    
    SLICE_X6Y76          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.750    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.603ns  (logic 1.346ns (37.358%)  route 2.257ns (62.642%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 8.885 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 4.026 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.122     4.026    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X2Y85          RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.073     5.099 r  vga/MEMBUF_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.397     5.496    vga/MEMBUF_reg_0_63_0_2_n_0
    SLICE_X3Y85          LUT3 (Prop_lut3_I2_O)        0.083     5.579 r  vga/__9/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=10, routed)          1.319     6.898    vga/U12/MEMDATA[0]
    SLICE_X1Y75          LUT5 (Prop_lut5_I4_O)        0.190     7.088 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.541     7.629    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.906     8.885    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.024     8.909    
                         clock uncertainty           -0.066     8.843    
    SLICE_X10Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     8.654    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.567ns  (logic 1.227ns (34.402%)  route 2.340ns (65.598%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 8.885 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 4.027 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.123     4.027    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X2Y86          RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.087     5.114 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.647     5.760    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.070     5.830 r  vga/__9/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=10, routed)          1.278     7.108    vga/U12/MEMDATA[1]
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.070     7.178 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.415     7.593    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.906     8.885    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.024     8.909    
                         clock uncertainty           -0.066     8.843    
    SLICE_X10Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.643    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.614ns  (logic 1.227ns (33.949%)  route 2.387ns (66.051%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 8.951 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 4.027 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.123     4.027    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X2Y86          RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.087     5.114 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.647     5.760    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.070     5.830 r  vga/__9/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=10, routed)          1.404     7.234    vga/U12/MEMDATA[1]
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.070     7.304 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.337     7.641    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X6Y76          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.972     8.951    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X6Y76          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.024     8.975    
                         clock uncertainty           -0.066     8.909    
    SLICE_X6Y76          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.709    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.522ns  (logic 1.346ns (38.213%)  route 2.176ns (61.787%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 8.885 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 4.026 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.122     4.026    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X2Y85          RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.073     5.099 r  vga/MEMBUF_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.397     5.496    vga/MEMBUF_reg_0_63_0_2_n_0
    SLICE_X3Y85          LUT3 (Prop_lut3_I2_O)        0.083     5.579 r  vga/__9/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=10, routed)          1.217     6.796    vga/U12/MEMDATA[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.190     6.986 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.562     7.548    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.906     8.885    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.024     8.909    
                         clock uncertainty           -0.066     8.843    
    SLICE_X10Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     8.705    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.443ns  (logic 1.217ns (35.344%)  route 2.226ns (64.656%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 8.885 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 4.026 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.122     4.026    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X2Y85          RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.077     5.103 r  vga/MEMBUF_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           0.523     5.625    vga/MEMBUF_reg_0_63_0_2_n_2
    SLICE_X3Y85          LUT3 (Prop_lut3_I2_O)        0.070     5.695 r  vga/__9/data_buf_reg_0_3_0_5_i_23/O
                         net (fo=10, routed)          1.178     6.873    vga/U12/MEMDATA[2]
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.070     6.943 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.526     7.469    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.906     8.885    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.024     8.909    
                         clock uncertainty           -0.066     8.843    
    SLICE_X10Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.684    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.533ns  (logic 1.346ns (38.095%)  route 2.187ns (61.905%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.045ns = ( 8.955 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 4.026 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.122     4.026    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X2Y85          RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.073     5.099 r  vga/MEMBUF_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.397     5.496    vga/MEMBUF_reg_0_63_0_2_n_0
    SLICE_X3Y85          LUT3 (Prop_lut3_I2_O)        0.083     5.579 r  vga/__9/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=10, routed)          1.563     7.141    vga/U12/MEMDATA[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.190     7.331 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.228     7.559    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.976     8.955    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.033     8.988    
                         clock uncertainty           -0.066     8.922    
    SLICE_X2Y77          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     8.784    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.479ns  (logic 1.346ns (38.689%)  route 2.133ns (61.311%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.045ns = ( 8.955 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 4.026 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.122     4.026    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X2Y85          RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.073     5.099 r  vga/MEMBUF_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.397     5.496    vga/MEMBUF_reg_0_63_0_2_n_0
    SLICE_X3Y85          LUT3 (Prop_lut3_I2_O)        0.083     5.579 r  vga/__9/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=10, routed)          1.391     6.970    vga/U12/MEMDATA[0]
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.190     7.160 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.345     7.505    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.976     8.955    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.033     8.988    
                         clock uncertainty           -0.066     8.922    
    SLICE_X2Y77          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     8.733    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  1.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.149ns (27.964%)  route 0.384ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X10Y94         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.149    -0.460 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.384    -0.076    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.469    -0.389    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.159    -0.230    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.149ns (27.360%)  route 0.396ns (72.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X10Y94         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.149    -0.460 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.396    -0.064    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.469    -0.389    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.159    -0.230    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.149ns (26.692%)  route 0.409ns (73.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X8Y94          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.149    -0.460 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.409    -0.051    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.469    -0.389    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.159    -0.230    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.149ns (25.512%)  route 0.435ns (74.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X8Y93          FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.149    -0.460 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.435    -0.025    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.469    -0.389    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.159    -0.230    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.149ns (25.455%)  route 0.436ns (74.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.894    -0.608    vga/CLK_OUT1
    SLICE_X10Y99         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.149    -0.459 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.436    -0.023    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.469    -0.389    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.159    -0.230    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.132ns (21.224%)  route 0.490ns (78.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.894    -0.608    vga/CLK_OUT1
    SLICE_X9Y99          FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.132    -0.476 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.490     0.014    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.469    -0.389    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.159    -0.230    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.132ns (18.208%)  route 0.593ns (81.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.894    -0.608    vga/CLK_OUT1
    SLICE_X11Y98         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.132    -0.476 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.593     0.117    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.469    -0.389    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.159    -0.230    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 vga/strdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.342ns (42.471%)  route 0.463ns (57.529%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.891    -0.611    vga/CLK_OUT1
    SLICE_X17Y93         FDRE                                         r  vga/strdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_fdre_C_Q)         0.132    -0.479 f  vga/strdata_reg[8]/Q
                         net (fo=1, routed)           0.099    -0.380    vga/U12/strdata__0[7]
    SLICE_X16Y93         LUT6 (Prop_lut6_I4_O)        0.035    -0.345 f  vga/U12/ascii_code[0]_inv_i_16/O
                         net (fo=1, routed)           0.000    -0.345    vga/U12/ascii_code[0]_inv_i_16_n_0
    SLICE_X16Y93         MUXF7 (Prop_muxf7_I0_O)      0.057    -0.288 f  vga/U12/ascii_code_reg[0]_inv_i_6/O
                         net (fo=1, routed)           0.305     0.017    vga/U12/ascii_code0__2[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.083     0.100 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.059     0.159    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.035     0.194 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.194    vga/U12_n_88
    SLICE_X8Y94          FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.174    -0.805    vga/CLK_OUT1
    SLICE_X8Y94          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.225    -0.580    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.130    -0.450    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 vga/strdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.346ns (37.813%)  route 0.569ns (62.187%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.892    -0.610    vga/CLK_OUT1
    SLICE_X17Y96         FDRE                                         r  vga/strdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y96         FDRE (Prop_fdre_C_Q)         0.132    -0.478 r  vga/strdata_reg[3]/Q
                         net (fo=1, routed)           0.126    -0.352    vga/U12/strdata__0[3]
    SLICE_X15Y96         LUT6 (Prop_lut6_I5_O)        0.035    -0.317 r  vga/U12/ascii_code[3]_i_10/O
                         net (fo=1, routed)           0.000    -0.317    vga/U12/ascii_code[3]_i_10_n_0
    SLICE_X15Y96         MUXF7 (Prop_muxf7_I0_O)      0.061    -0.256 r  vga/U12/ascii_code_reg[3]_i_4/O
                         net (fo=1, routed)           0.330     0.074    vga/U12/ascii_code0__2[3]
    SLICE_X11Y98         LUT5 (Prop_lut5_I1_O)        0.083     0.157 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.114     0.270    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X10Y99         LUT4 (Prop_lut4_I0_O)        0.035     0.305 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.305    vga/U12_n_85
    SLICE_X10Y99         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.175    -0.804    vga/CLK_OUT1
    SLICE_X10Y99         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.225    -0.579    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.131    -0.448    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 vga/strdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.359ns (37.631%)  route 0.595ns (62.369%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.892    -0.610    vga/CLK_OUT1
    SLICE_X16Y96         FDRE                                         r  vga/strdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y96         FDRE (Prop_fdre_C_Q)         0.149    -0.461 r  vga/strdata_reg[1]/Q
                         net (fo=1, routed)           0.226    -0.235    vga/U12/strdata__0[1]
    SLICE_X16Y95         LUT6 (Prop_lut6_I5_O)        0.035    -0.200 r  vga/U12/ascii_code[1]_i_10/O
                         net (fo=1, routed)           0.000    -0.200    vga/U12/ascii_code[1]_i_10_n_0
    SLICE_X16Y95         MUXF7 (Prop_muxf7_I0_O)      0.057    -0.143 r  vga/U12/ascii_code_reg[1]_i_4/O
                         net (fo=1, routed)           0.308     0.166    vga/U12/ascii_code0__2[1]
    SLICE_X10Y94         LUT5 (Prop_lut5_I1_O)        0.083     0.249 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.060     0.309    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X10Y94         LUT4 (Prop_lut4_I0_O)        0.035     0.344 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.344    vga/U12_n_87
    SLICE_X10Y94         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.174    -0.805    vga/CLK_OUT1
    SLICE_X10Y94         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.225    -0.580    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.130    -0.450    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.794    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.685         10.000      7.315      RAMB18_X0Y40     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.786         10.000      8.214      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y94      vga/ascii_code_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y94     vga/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y94     vga/ascii_code_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y99     vga/ascii_code_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y98     vga/ascii_code_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y99      vga/ascii_code_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y93      vga/ascii_code_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X10Y76     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X10Y76     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X10Y76     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X10Y76     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X10Y76     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X10Y76     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X10Y76     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X10Y76     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X10Y76     vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X10Y76     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X2Y85      vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X2Y85      vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X2Y85      vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X2Y85      vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X2Y84      vga/MEMBUF_reg_0_63_31_31/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X2Y84      vga/MEMBUF_reg_0_63_31_31/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X2Y84      vga/MEMBUF_reg_0_63_31_31/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X2Y84      vga/MEMBUF_reg_0_63_31_31/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X2Y86      vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X2Y86      vga/MEMBUF_reg_128_191_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       33.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.036ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 0.969ns (15.012%)  route 5.486ns (84.988%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X19Y99         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.892     0.196    vga/U12/h_count_reg_n_0_[1]
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.266 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.766    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.836 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          1.093     1.930    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X16Y101        LUT5 (Prop_lut5_I1_O)        0.077     2.007 r  vga/U12/R[3]_i_19/O
                         net (fo=1, routed)           0.463     2.469    vga/U12/R[3]_i_19_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I5_O)        0.191     2.660 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.500     3.160    vga/U12/p_33_in
    SLICE_X16Y101        LUT6 (Prop_lut6_I5_O)        0.070     3.230 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.465     3.696    vga/U12/R[3]_i_3_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.070     3.766 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.997     4.763    vga/U12/dout1__31
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.083     4.846 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.574     5.420    vga/U12/G[3]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X4Y100         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.058    38.706    
                         clock uncertainty           -0.081    38.624    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)       -0.168    38.456    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                 33.036    

Slack (MET) :             33.045ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 0.969ns (15.001%)  route 5.490ns (84.999%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X19Y99         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.892     0.196    vga/U12/h_count_reg_n_0_[1]
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.266 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.766    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.836 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          1.093     1.930    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X16Y101        LUT5 (Prop_lut5_I1_O)        0.077     2.007 r  vga/U12/R[3]_i_19/O
                         net (fo=1, routed)           0.463     2.469    vga/U12/R[3]_i_19_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I5_O)        0.191     2.660 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.500     3.160    vga/U12/p_33_in
    SLICE_X16Y101        LUT6 (Prop_lut6_I5_O)        0.070     3.230 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.465     3.696    vga/U12/R[3]_i_3_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.070     3.766 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.997     4.763    vga/U12/dout1__31
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.083     4.846 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.579     5.425    vga/U12/G[3]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X4Y100         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.058    38.706    
                         clock uncertainty           -0.081    38.624    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)       -0.154    38.470    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.045    

Slack (MET) :             33.239ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 0.956ns (14.894%)  route 5.463ns (85.106%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X19Y99         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.892     0.196    vga/U12/h_count_reg_n_0_[1]
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.266 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.766    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.836 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          1.093     1.930    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X16Y101        LUT5 (Prop_lut5_I1_O)        0.077     2.007 r  vga/U12/R[3]_i_19/O
                         net (fo=1, routed)           0.463     2.469    vga/U12/R[3]_i_19_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I5_O)        0.191     2.660 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.500     3.160    vga/U12/p_33_in
    SLICE_X16Y101        LUT6 (Prop_lut6_I5_O)        0.070     3.230 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.465     3.696    vga/U12/R[3]_i_3_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.070     3.766 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.997     4.763    vga/U12/dout1__31
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.070     4.833 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.551     5.384    vga/U12/B[2]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X6Y100         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.058    38.706    
                         clock uncertainty           -0.081    38.624    
    SLICE_X6Y100         FDRE (Setup_fdre_C_D)       -0.001    38.623    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                 33.239    

Slack (MET) :             33.617ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 0.965ns (16.352%)  route 4.936ns (83.648%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X19Y99         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.892     0.196    vga/U12/h_count_reg_n_0_[1]
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.266 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.766    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.836 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          1.093     1.930    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X16Y101        LUT5 (Prop_lut5_I1_O)        0.077     2.007 r  vga/U12/R[3]_i_19/O
                         net (fo=1, routed)           0.463     2.469    vga/U12/R[3]_i_19_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I5_O)        0.191     2.660 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.500     3.160    vga/U12/p_33_in
    SLICE_X16Y101        LUT6 (Prop_lut6_I5_O)        0.070     3.230 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.465     3.696    vga/U12/R[3]_i_3_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.070     3.766 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.684     4.450    vga/U12/dout1__31
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.079     4.529 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.338     4.867    vga/U12/R[3]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X4Y100         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.058    38.706    
                         clock uncertainty           -0.081    38.624    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)       -0.140    38.484    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 33.617    

Slack (MET) :             33.619ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 0.965ns (16.358%)  route 4.934ns (83.642%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X19Y99         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.892     0.196    vga/U12/h_count_reg_n_0_[1]
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.266 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.766    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.836 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          1.093     1.930    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X16Y101        LUT5 (Prop_lut5_I1_O)        0.077     2.007 r  vga/U12/R[3]_i_19/O
                         net (fo=1, routed)           0.463     2.469    vga/U12/R[3]_i_19_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I5_O)        0.191     2.660 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.500     3.160    vga/U12/p_33_in
    SLICE_X16Y101        LUT6 (Prop_lut6_I5_O)        0.070     3.230 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.465     3.696    vga/U12/R[3]_i_3_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.070     3.766 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.684     4.450    vga/U12/dout1__31
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.079     4.529 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.336     4.865    vga/U12/R[3]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X4Y100         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.058    38.706    
                         clock uncertainty           -0.081    38.624    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)       -0.140    38.484    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                 33.619    

Slack (MET) :             34.090ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 0.669ns (11.463%)  route 5.167ns (88.537%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.253ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.843    -1.253    vga/U12/CLK_OUT3
    SLICE_X14Y103        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.389    -0.864 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          1.173     0.309    vga/U12/PRow[2]
    SLICE_X14Y102        LUT6 (Prop_lut6_I2_O)        0.070     0.379 r  vga/U12/MEMBUF_reg_0_63_0_2_i_12/O
                         net (fo=6, routed)           0.592     0.971    vga/U12/MEMBUF_reg_0_63_0_2_i_12_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.070     1.041 r  vga/U12/MEMBUF_reg_0_63_0_2_i_11/O
                         net (fo=4, routed)           0.501     1.543    vga/U12/MEMBUF_reg_0_63_0_2_i_11_n_0
    SLICE_X14Y101        LUT4 (Prop_lut4_I3_O)        0.070     1.613 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=100, routed)         2.109     3.722    vga/U12/MEMBUF_reg_0_63_0_2_i_7_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I3_O)        0.070     3.792 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.792     4.584    vga/U12/G[1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.013    38.776    
                         clock uncertainty           -0.081    38.695    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.021    38.674    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                 34.090    

Slack (MET) :             34.196ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 0.669ns (11.708%)  route 5.045ns (88.292%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.253ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.843    -1.253    vga/U12/CLK_OUT3
    SLICE_X14Y103        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.389    -0.864 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          1.173     0.309    vga/U12/PRow[2]
    SLICE_X14Y102        LUT6 (Prop_lut6_I2_O)        0.070     0.379 r  vga/U12/MEMBUF_reg_0_63_0_2_i_12/O
                         net (fo=6, routed)           0.592     0.971    vga/U12/MEMBUF_reg_0_63_0_2_i_12_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.070     1.041 r  vga/U12/MEMBUF_reg_0_63_0_2_i_11/O
                         net (fo=4, routed)           0.501     1.543    vga/U12/MEMBUF_reg_0_63_0_2_i_11_n_0
    SLICE_X14Y101        LUT4 (Prop_lut4_I3_O)        0.070     1.613 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=100, routed)         1.969     3.582    vga/U12/MEMBUF_reg_0_63_0_2_i_7_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I2_O)        0.070     3.652 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.809     4.461    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.013    38.776    
                         clock uncertainty           -0.081    38.695    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.038    38.657    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 34.196    

Slack (MET) :             34.223ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 0.669ns (11.729%)  route 5.035ns (88.271%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.253ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.843    -1.253    vga/U12/CLK_OUT3
    SLICE_X14Y103        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.389    -0.864 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          1.173     0.309    vga/U12/PRow[2]
    SLICE_X14Y102        LUT6 (Prop_lut6_I2_O)        0.070     0.379 r  vga/U12/MEMBUF_reg_0_63_0_2_i_12/O
                         net (fo=6, routed)           0.592     0.971    vga/U12/MEMBUF_reg_0_63_0_2_i_12_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.070     1.041 r  vga/U12/MEMBUF_reg_0_63_0_2_i_11/O
                         net (fo=4, routed)           0.501     1.543    vga/U12/MEMBUF_reg_0_63_0_2_i_11_n_0
    SLICE_X14Y101        LUT4 (Prop_lut4_I3_O)        0.070     1.613 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=100, routed)         2.109     3.722    vga/U12/MEMBUF_reg_0_63_0_2_i_7_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I3_O)        0.070     3.792 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.659     4.451    vga/U12/G[1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.013    38.776    
                         clock uncertainty           -0.081    38.695    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.021    38.674    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                 34.223    

Slack (MET) :             34.337ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.681ns (12.436%)  route 4.795ns (87.564%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.253ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.843    -1.253    vga/U12/CLK_OUT3
    SLICE_X14Y103        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.389    -0.864 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          1.173     0.309    vga/U12/PRow[2]
    SLICE_X14Y102        LUT6 (Prop_lut6_I2_O)        0.070     0.379 r  vga/U12/MEMBUF_reg_0_63_0_2_i_12/O
                         net (fo=6, routed)           0.592     0.971    vga/U12/MEMBUF_reg_0_63_0_2_i_12_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.070     1.041 r  vga/U12/MEMBUF_reg_0_63_0_2_i_11/O
                         net (fo=4, routed)           0.501     1.543    vga/U12/MEMBUF_reg_0_63_0_2_i_11_n_0
    SLICE_X14Y101        LUT4 (Prop_lut4_I3_O)        0.070     1.613 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=100, routed)         1.969     3.582    vga/U12/MEMBUF_reg_0_63_0_2_i_7_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I3_O)        0.082     3.664 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.559     4.223    vga/U12/B[3]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X6Y100         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.013    38.776    
                         clock uncertainty           -0.081    38.695    
    SLICE_X6Y100         FDRE (Setup_fdre_C_D)       -0.134    38.561    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                 34.337    

Slack (MET) :             34.342ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.669ns (11.986%)  route 4.913ns (88.014%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.253ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.843    -1.253    vga/U12/CLK_OUT3
    SLICE_X14Y103        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.389    -0.864 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          1.173     0.309    vga/U12/PRow[2]
    SLICE_X14Y102        LUT6 (Prop_lut6_I2_O)        0.070     0.379 r  vga/U12/MEMBUF_reg_0_63_0_2_i_12/O
                         net (fo=6, routed)           0.592     0.971    vga/U12/MEMBUF_reg_0_63_0_2_i_12_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.070     1.041 r  vga/U12/MEMBUF_reg_0_63_0_2_i_11/O
                         net (fo=4, routed)           0.501     1.543    vga/U12/MEMBUF_reg_0_63_0_2_i_11_n_0
    SLICE_X14Y101        LUT4 (Prop_lut4_I3_O)        0.070     1.613 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=100, routed)         1.969     3.582    vga/U12/MEMBUF_reg_0_63_0_2_i_7_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I2_O)        0.070     3.652 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.677     4.329    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.013    38.776    
                         clock uncertainty           -0.081    38.695    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.024    38.671    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.671    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 34.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.116ns (51.232%)  route 0.110ns (48.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.933    -0.569    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y91          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.116    -0.453 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.110    -0.343    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y92          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y92          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.552    
    SLICE_X2Y92          SRL16E (Hold_srl16e_CLK_D)
                                                      0.143    -0.409    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.192ns (36.025%)  route 0.341ns (63.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.848    -0.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y100         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.116    -0.538 r  DISPLAY/P2S_LED/data_count_reg[3]/Q
                         net (fo=3, routed)           0.102    -0.436    DISPLAY/P2S_LED/data_count[3]
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.076    -0.360 r  DISPLAY/P2S_LED/FSM_onehot_state[3]_i_1/O
                         net (fo=2, routed)           0.239    -0.121    DISPLAY/P2S_LED/FSM_onehot_state[3]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.214    -0.765    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y99          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.469    -0.296    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.050    -0.246    DISPLAY/P2S_LED/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.116ns (39.865%)  route 0.175ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.934    -0.568    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y92          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDSE (Prop_fdse_C_Q)         0.116    -0.452 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.175    -0.277    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y92          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y92          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.211    -0.555    
    SLICE_X2Y92          SRL16E (Hold_srl16e_CLK_D)
                                                      0.148    -0.407    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.116ns (41.041%)  route 0.167ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.933    -0.569    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y91          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.116    -0.453 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.167    -0.286    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.553    
    SLICE_X2Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.136    -0.417    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.184ns (29.394%)  route 0.442ns (70.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.848    -0.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y100         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.149    -0.505 r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/Q
                         net (fo=18, routed)          0.442    -0.063    DISPLAY/P2S_LED/FSM_onehot_state_reg_n_0_[2]
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.035    -0.028 r  DISPLAY/P2S_LED/buff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    DISPLAY/P2S_LED/buff[1]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
                         clock pessimism              0.469    -0.298    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.131    -0.167    DISPLAY/P2S_LED/buff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.132ns (37.646%)  route 0.219ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.933    -0.569    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y91          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.132    -0.437 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.219    -0.218    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.553    
    SLICE_X2Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.185    -0.368    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.116ns (30.021%)  route 0.270ns (69.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.933    -0.569    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y91          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.116    -0.453 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.270    -0.183    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.553    
    SLICE_X2Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.217    -0.336    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.184ns (30.017%)  route 0.429ns (69.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.848    -0.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y100         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.149    -0.505 r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/Q
                         net (fo=18, routed)          0.429    -0.076    DISPLAY/P2S_LED/FSM_onehot_state_reg_n_0_[2]
    SLICE_X7Y98          LUT6 (Prop_lut6_I3_O)        0.035    -0.041 r  DISPLAY/P2S_LED/buff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.041    DISPLAY/P2S_LED/buff[3]_i_1_n_0
    SLICE_X7Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C
                         clock pessimism              0.469    -0.298    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.102    -0.196    DISPLAY/P2S_LED/buff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.184ns (66.599%)  route 0.092ns (33.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.933    -0.569    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.149    -0.420 r  DISPLAY/P2S_LED/buff_reg[1]/Q
                         net (fo=1, routed)           0.092    -0.328    DISPLAY/P2S_LED/buff[1]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.035    -0.293 r  DISPLAY/P2S_LED/buff[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    DISPLAY/P2S_LED/buff[2]_i_1_n_0
    SLICE_X7Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C
                         clock pessimism              0.211    -0.556    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.102    -0.454    DISPLAY/P2S_LED/buff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.184ns (62.532%)  route 0.110ns (37.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.933    -0.569    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.149    -0.420 r  DISPLAY/P2S_SEG/buff_reg[29]/Q
                         net (fo=1, routed)           0.110    -0.310    DISPLAY/P2S_SEG/buff__0[29]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.035    -0.275 r  DISPLAY/P2S_SEG/buff[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    DISPLAY/P2S_SEG/buff[30]_i_1_n_0
    SLICE_X1Y91          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y91          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism              0.214    -0.553    
    SLICE_X1Y91          FDSE (Hold_fdse_C_D)         0.102    -0.451    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         40.000      38.214     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y98     BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y98     BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y98     BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y98     BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y98     BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y100     vga/U12/B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y100     vga/U12/B_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y100     vga/U12/B_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       35.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.270ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[60][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.700ns  (logic 0.548ns (3.728%)  route 14.152ns (96.272%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 51.432 - 50.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.042     1.803    core/reg_EXE_MEM/debug_clk
    SLICE_X19Y71         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDRE (Prop_fdre_C_Q)         0.338     2.141 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=345, routed)         5.939     8.080    core/data_ram/ALUO_MEM[6]
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.070     8.150 r  core/data_ram/i___67_i_2/O
                         net (fo=92, routed)          5.718    13.868    core/data_ram/i___67_i_2_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I5_O)        0.070    13.938 f  core/data_ram/data[60][7]_i_3/O
                         net (fo=2, routed)           2.495    16.433    core/data_ram/data[60][7]_i_3_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I2_O)        0.070    16.503 r  core/data_ram/data[60][7]_i_1/O
                         net (fo=1, routed)           0.000    16.503    core/data_ram/data[60][7]_i_1_n_0
    SLICE_X22Y75         FDRE                                         r  core/data_ram/data_reg[60][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.902    51.432    core/data_ram/debug_clk
    SLICE_X22Y75         FDRE                                         r  core/data_ram/data_reg[60][7]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.762    
                         clock uncertainty           -0.095    51.668    
    SLICE_X22Y75         FDRE (Setup_fdre_C_D)        0.106    51.774    core/data_ram/data_reg[60][7]
  -------------------------------------------------------------------
                         required time                         51.774    
                         arrival time                         -16.503    
  -------------------------------------------------------------------
                         slack                                 35.270    

Slack (MET) :             35.463ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[56][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.459ns  (logic 0.548ns (3.790%)  route 13.911ns (96.210%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 51.428 - 50.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.042     1.803    core/reg_EXE_MEM/debug_clk
    SLICE_X19Y71         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDRE (Prop_fdre_C_Q)         0.338     2.141 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=345, routed)         5.939     8.080    core/data_ram/ALUO_MEM[6]
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.070     8.150 r  core/data_ram/i___67_i_2/O
                         net (fo=92, routed)          6.302    14.452    core/data_ram/i___67_i_2_n_0
    SLICE_X31Y75         LUT5 (Prop_lut5_I4_O)        0.070    14.522 r  core/data_ram/data[56][7]_i_3/O
                         net (fo=1, routed)           1.670    16.192    core/data_ram/data[56][7]_i_3_n_0
    SLICE_X25Y75         LUT6 (Prop_lut6_I3_O)        0.070    16.262 r  core/data_ram/data[56][7]_i_1/O
                         net (fo=1, routed)           0.000    16.262    core/data_ram/data[56][7]_i_1_n_0
    SLICE_X25Y75         FDRE                                         r  core/data_ram/data_reg[56][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.898    51.428    core/data_ram/debug_clk
    SLICE_X25Y75         FDRE                                         r  core/data_ram/data_reg[56][7]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.758    
                         clock uncertainty           -0.095    51.664    
    SLICE_X25Y75         FDRE (Setup_fdre_C_D)        0.062    51.726    core/data_ram/data_reg[56][7]
  -------------------------------------------------------------------
                         required time                         51.726    
                         arrival time                         -16.262    
  -------------------------------------------------------------------
                         slack                                 35.463    

Slack (MET) :             36.165ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[59][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.766ns  (logic 0.548ns (3.981%)  route 13.218ns (96.019%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 51.436 - 50.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.042     1.803    core/reg_EXE_MEM/debug_clk
    SLICE_X19Y71         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDRE (Prop_fdre_C_Q)         0.338     2.141 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=345, routed)         5.939     8.080    core/data_ram/ALUO_MEM[6]
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.070     8.150 r  core/data_ram/i___67_i_2/O
                         net (fo=92, routed)          5.898    14.048    core/data_ram/i___67_i_2_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I2_O)        0.070    14.118 r  core/data_ram/data[59][7]_i_2/O
                         net (fo=1, routed)           1.381    15.499    core/data_ram/data[59][7]_i_2_n_0
    SLICE_X21Y77         LUT6 (Prop_lut6_I1_O)        0.070    15.569 r  core/data_ram/data[59][7]_i_1/O
                         net (fo=1, routed)           0.000    15.569    core/data_ram/data[59][7]_i_1_n_0
    SLICE_X21Y77         FDRE                                         r  core/data_ram/data_reg[59][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.906    51.436    core/data_ram/debug_clk
    SLICE_X21Y77         FDRE                                         r  core/data_ram/data_reg[59][7]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.766    
                         clock uncertainty           -0.095    51.672    
    SLICE_X21Y77         FDRE (Setup_fdre_C_D)        0.062    51.734    core/data_ram/data_reg[59][7]
  -------------------------------------------------------------------
                         required time                         51.734    
                         arrival time                         -15.569    
  -------------------------------------------------------------------
                         slack                                 36.165    

Slack (MET) :             36.293ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[60][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.644ns  (logic 0.548ns (4.016%)  route 13.096ns (95.984%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 51.443 - 50.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.042     1.803    core/reg_EXE_MEM/debug_clk
    SLICE_X19Y71         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDRE (Prop_fdre_C_Q)         0.338     2.141 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=345, routed)         5.939     8.080    core/data_ram/ALUO_MEM[6]
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.070     8.150 r  core/data_ram/i___67_i_2/O
                         net (fo=92, routed)          5.718    13.868    core/data_ram/i___67_i_2_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I5_O)        0.070    13.938 f  core/data_ram/data[60][7]_i_3/O
                         net (fo=2, routed)           1.440    15.378    core/data_ram/data[60][7]_i_3_n_0
    SLICE_X24Y61         LUT6 (Prop_lut6_I4_O)        0.070    15.448 r  core/data_ram/data[60][2]_i_1/O
                         net (fo=1, routed)           0.000    15.448    core/data_ram/data[60][2]_i_1_n_0
    SLICE_X24Y61         FDRE                                         r  core/data_ram/data_reg[60][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.913    51.443    core/data_ram/debug_clk
    SLICE_X24Y61         FDRE                                         r  core/data_ram/data_reg[60][2]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.773    
                         clock uncertainty           -0.095    51.679    
    SLICE_X24Y61         FDRE (Setup_fdre_C_D)        0.062    51.741    core/data_ram/data_reg[60][2]
  -------------------------------------------------------------------
                         required time                         51.741    
                         arrival time                         -15.448    
  -------------------------------------------------------------------
                         slack                                 36.293    

Slack (MET) :             36.636ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[61][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.288ns  (logic 0.548ns (4.124%)  route 12.740ns (95.876%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 51.430 - 50.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.042     1.803    core/reg_EXE_MEM/debug_clk
    SLICE_X19Y71         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDRE (Prop_fdre_C_Q)         0.338     2.141 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=345, routed)         5.939     8.080    core/data_ram/ALUO_MEM[6]
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.070     8.150 r  core/data_ram/i___67_i_2/O
                         net (fo=92, routed)          5.846    13.996    core/data_ram/i___67_i_2_n_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.070    14.066 f  core/data_ram/data[61][4]_i_3/O
                         net (fo=1, routed)           0.956    15.022    core/data_ram/data[61][4]_i_3_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I3_O)        0.070    15.092 r  core/data_ram/data[61][4]_i_1/O
                         net (fo=1, routed)           0.000    15.092    core/data_ram/data[61][4]_i_1_n_0
    SLICE_X29Y72         FDRE                                         r  core/data_ram/data_reg[61][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.900    51.430    core/data_ram/debug_clk
    SLICE_X29Y72         FDRE                                         r  core/data_ram/data_reg[61][4]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.760    
                         clock uncertainty           -0.095    51.666    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)        0.062    51.728    core/data_ram/data_reg[61][4]
  -------------------------------------------------------------------
                         required time                         51.728    
                         arrival time                         -15.092    
  -------------------------------------------------------------------
                         slack                                 36.636    

Slack (MET) :             36.690ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[29][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.219ns  (logic 1.987ns (15.032%)  route 11.232ns (84.968%))
  Logic Levels:           15  (CARRY4=2 LUT3=3 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 101.439 - 100.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 51.823 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.062    51.823    core/data_ram/debug_clk
    SLICE_X14Y55         FDRE                                         r  core/data_ram/data_reg[29][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.393    52.216 r  core/data_ram/data_reg[29][5]/Q
                         net (fo=5, routed)           0.968    53.184    core/data_ram/data_reg[29]__0[5]
    SLICE_X24Y55         LUT3 (Prop_lut3_I2_O)        0.070    53.254 r  core/data_ram/MDR_WB[13]_i_51/O
                         net (fo=1, routed)           1.142    54.396    core/data_ram/MDR_WB[13]_i_51_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.070    54.466 f  core/data_ram/MDR_WB[13]_i_22/O
                         net (fo=1, routed)           0.356    54.823    core/data_ram/MDR_WB[13]_i_22_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.070    54.893 r  core/data_ram/MDR_WB[13]_i_10/O
                         net (fo=1, routed)           0.449    55.341    core/data_ram/MDR_WB[13]_i_10_n_0
    SLICE_X24Y71         LUT6 (Prop_lut6_I1_O)        0.070    55.411 r  core/data_ram/MDR_WB[13]_i_5/O
                         net (fo=1, routed)           0.801    56.212    core/data_ram/MDR_WB[13]_i_5_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I3_O)        0.070    56.282 r  core/data_ram/MDR_WB[13]_i_2/O
                         net (fo=1, routed)           0.225    56.507    core/mux_csrout/RAMout_MEM[8]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.070    56.577 r  core/mux_csrout/MDR_WB[13]_i_1/O
                         net (fo=5, routed)           0.712    57.289    core/hazard_unit/Datain_MEM[11]
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.070    57.359 r  core/hazard_unit/B_EX[13]_i_2/O
                         net (fo=1, routed)           0.208    57.567    core/hazard_unit/B_EX[13]_i_2_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.070    57.637 r  core/hazard_unit/B_EX[13]_i_1/O
                         net (fo=4, routed)           0.774    58.411    core/reg_EXE_MEM/IR_ID_reg[28]_i_29[1]
    SLICE_X10Y70         LUT6 (Prop_lut6_I4_O)        0.070    58.481 r  core/reg_EXE_MEM/IR_ID[28]_i_61/O
                         net (fo=1, routed)           0.000    58.481    core/cmp_ID/IR_ID_reg[28]_i_33_0[0]
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    58.871 r  core/cmp_ID/IR_ID_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    58.871    core/cmp_ID/IR_ID_reg[28]_i_44_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171    59.042 f  core/cmp_ID/IR_ID_reg[28]_i_33/CO[2]
                         net (fo=2, routed)           0.607    59.649    core/hazard_unit/CO[0]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.193    59.842 r  core/hazard_unit/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.485    60.327    core/ctrl/data_buf_reg_0_3_0_5_i_86_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.070    60.397 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          3.676    64.073    core/mux_IF/Branch_ctrl
    SLICE_X29Y76         LUT3 (Prop_lut3_I2_O)        0.070    64.143 r  core/mux_IF/Q[4]_i_2/O
                         net (fo=1, routed)           0.829    64.972    core/redirectPC/next_PC_IF[4]
    SLICE_X27Y83         LUT5 (Prop_lut5_I3_O)        0.070    65.042 r  core/redirectPC/Q[4]_i_1/O
                         net (fo=1, routed)           0.000    65.042    core/REG_PC/D[4]
    SLICE_X27Y83         FDCE                                         r  core/REG_PC/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.909   101.439    core/REG_PC/debug_clk
    SLICE_X27Y83         FDCE                                         r  core/REG_PC/Q_reg[4]/C
                         clock pessimism              0.330   101.769    
                         clock uncertainty           -0.095   101.675    
    SLICE_X27Y83         FDCE (Setup_fdce_C_D)        0.057   101.732    core/REG_PC/Q_reg[4]
  -------------------------------------------------------------------
                         required time                        101.732    
                         arrival time                         -65.042    
  -------------------------------------------------------------------
                         slack                                 36.690    

Slack (MET) :             36.696ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[29][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.960ns  (logic 1.987ns (15.332%)  route 10.973ns (84.669%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 101.451 - 100.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 51.823 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.062    51.823    core/data_ram/debug_clk
    SLICE_X14Y55         FDRE                                         r  core/data_ram/data_reg[29][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.393    52.216 r  core/data_ram/data_reg[29][5]/Q
                         net (fo=5, routed)           0.968    53.184    core/data_ram/data_reg[29]__0[5]
    SLICE_X24Y55         LUT3 (Prop_lut3_I2_O)        0.070    53.254 r  core/data_ram/MDR_WB[13]_i_51/O
                         net (fo=1, routed)           1.142    54.396    core/data_ram/MDR_WB[13]_i_51_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.070    54.466 f  core/data_ram/MDR_WB[13]_i_22/O
                         net (fo=1, routed)           0.356    54.823    core/data_ram/MDR_WB[13]_i_22_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.070    54.893 r  core/data_ram/MDR_WB[13]_i_10/O
                         net (fo=1, routed)           0.449    55.341    core/data_ram/MDR_WB[13]_i_10_n_0
    SLICE_X24Y71         LUT6 (Prop_lut6_I1_O)        0.070    55.411 r  core/data_ram/MDR_WB[13]_i_5/O
                         net (fo=1, routed)           0.801    56.212    core/data_ram/MDR_WB[13]_i_5_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I3_O)        0.070    56.282 r  core/data_ram/MDR_WB[13]_i_2/O
                         net (fo=1, routed)           0.225    56.507    core/mux_csrout/RAMout_MEM[8]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.070    56.577 r  core/mux_csrout/MDR_WB[13]_i_1/O
                         net (fo=5, routed)           0.712    57.289    core/hazard_unit/Datain_MEM[11]
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.070    57.359 r  core/hazard_unit/B_EX[13]_i_2/O
                         net (fo=1, routed)           0.208    57.567    core/hazard_unit/B_EX[13]_i_2_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.070    57.637 r  core/hazard_unit/B_EX[13]_i_1/O
                         net (fo=4, routed)           0.774    58.411    core/reg_EXE_MEM/IR_ID_reg[28]_i_29[1]
    SLICE_X10Y70         LUT6 (Prop_lut6_I4_O)        0.070    58.481 r  core/reg_EXE_MEM/IR_ID[28]_i_61/O
                         net (fo=1, routed)           0.000    58.481    core/cmp_ID/IR_ID_reg[28]_i_33_0[0]
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    58.871 r  core/cmp_ID/IR_ID_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    58.871    core/cmp_ID/IR_ID_reg[28]_i_44_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171    59.042 r  core/cmp_ID/IR_ID_reg[28]_i_33/CO[2]
                         net (fo=2, routed)           0.607    59.649    core/hazard_unit/CO[0]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.193    59.842 f  core/hazard_unit/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.485    60.327    core/ctrl/data_buf_reg_0_3_0_5_i_86_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.070    60.397 f  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          1.385    61.782    core/reg_IF_ID/Branch_ctrl
    SLICE_X11Y88         LUT2 (Prop_lut2_I0_O)        0.070    61.852 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.724    62.576    core/reg_IF_ID/flush02_out
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.070    62.646 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.138    64.784    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X20Y91         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.921   101.451    core/reg_IF_ID/debug_clk
    SLICE_X20Y91         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/C
                         clock pessimism              0.330   101.781    
                         clock uncertainty           -0.095   101.687    
    SLICE_X20Y91         FDCE (Setup_fdce_C_CE)      -0.207   101.480    core/reg_IF_ID/PCurrent_ID_reg[24]
  -------------------------------------------------------------------
                         required time                        101.480    
                         arrival time                         -64.784    
  -------------------------------------------------------------------
                         slack                                 36.696    

Slack (MET) :             36.696ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[29][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.960ns  (logic 1.987ns (15.332%)  route 10.973ns (84.669%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 101.451 - 100.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 51.823 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.062    51.823    core/data_ram/debug_clk
    SLICE_X14Y55         FDRE                                         r  core/data_ram/data_reg[29][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.393    52.216 r  core/data_ram/data_reg[29][5]/Q
                         net (fo=5, routed)           0.968    53.184    core/data_ram/data_reg[29]__0[5]
    SLICE_X24Y55         LUT3 (Prop_lut3_I2_O)        0.070    53.254 r  core/data_ram/MDR_WB[13]_i_51/O
                         net (fo=1, routed)           1.142    54.396    core/data_ram/MDR_WB[13]_i_51_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.070    54.466 f  core/data_ram/MDR_WB[13]_i_22/O
                         net (fo=1, routed)           0.356    54.823    core/data_ram/MDR_WB[13]_i_22_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.070    54.893 r  core/data_ram/MDR_WB[13]_i_10/O
                         net (fo=1, routed)           0.449    55.341    core/data_ram/MDR_WB[13]_i_10_n_0
    SLICE_X24Y71         LUT6 (Prop_lut6_I1_O)        0.070    55.411 r  core/data_ram/MDR_WB[13]_i_5/O
                         net (fo=1, routed)           0.801    56.212    core/data_ram/MDR_WB[13]_i_5_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I3_O)        0.070    56.282 r  core/data_ram/MDR_WB[13]_i_2/O
                         net (fo=1, routed)           0.225    56.507    core/mux_csrout/RAMout_MEM[8]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.070    56.577 r  core/mux_csrout/MDR_WB[13]_i_1/O
                         net (fo=5, routed)           0.712    57.289    core/hazard_unit/Datain_MEM[11]
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.070    57.359 r  core/hazard_unit/B_EX[13]_i_2/O
                         net (fo=1, routed)           0.208    57.567    core/hazard_unit/B_EX[13]_i_2_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.070    57.637 r  core/hazard_unit/B_EX[13]_i_1/O
                         net (fo=4, routed)           0.774    58.411    core/reg_EXE_MEM/IR_ID_reg[28]_i_29[1]
    SLICE_X10Y70         LUT6 (Prop_lut6_I4_O)        0.070    58.481 r  core/reg_EXE_MEM/IR_ID[28]_i_61/O
                         net (fo=1, routed)           0.000    58.481    core/cmp_ID/IR_ID_reg[28]_i_33_0[0]
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    58.871 r  core/cmp_ID/IR_ID_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    58.871    core/cmp_ID/IR_ID_reg[28]_i_44_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171    59.042 r  core/cmp_ID/IR_ID_reg[28]_i_33/CO[2]
                         net (fo=2, routed)           0.607    59.649    core/hazard_unit/CO[0]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.193    59.842 f  core/hazard_unit/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.485    60.327    core/ctrl/data_buf_reg_0_3_0_5_i_86_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.070    60.397 f  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          1.385    61.782    core/reg_IF_ID/Branch_ctrl
    SLICE_X11Y88         LUT2 (Prop_lut2_I0_O)        0.070    61.852 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.724    62.576    core/reg_IF_ID/flush02_out
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.070    62.646 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.138    64.784    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X20Y91         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.921   101.451    core/reg_IF_ID/debug_clk
    SLICE_X20Y91         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
                         clock pessimism              0.330   101.781    
                         clock uncertainty           -0.095   101.687    
    SLICE_X20Y91         FDCE (Setup_fdce_C_CE)      -0.207   101.480    core/reg_IF_ID/PCurrent_ID_reg[26]
  -------------------------------------------------------------------
                         required time                        101.480    
                         arrival time                         -64.784    
  -------------------------------------------------------------------
                         slack                                 36.696    

Slack (MET) :             36.730ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[29][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.175ns  (logic 2.114ns (16.045%)  route 11.061ns (83.955%))
  Logic Levels:           15  (CARRY4=2 LUT3=3 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 101.436 - 100.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 51.823 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.062    51.823    core/data_ram/debug_clk
    SLICE_X14Y55         FDRE                                         r  core/data_ram/data_reg[29][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.393    52.216 r  core/data_ram/data_reg[29][5]/Q
                         net (fo=5, routed)           0.968    53.184    core/data_ram/data_reg[29]__0[5]
    SLICE_X24Y55         LUT3 (Prop_lut3_I2_O)        0.070    53.254 r  core/data_ram/MDR_WB[13]_i_51/O
                         net (fo=1, routed)           1.142    54.396    core/data_ram/MDR_WB[13]_i_51_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.070    54.466 f  core/data_ram/MDR_WB[13]_i_22/O
                         net (fo=1, routed)           0.356    54.823    core/data_ram/MDR_WB[13]_i_22_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.070    54.893 r  core/data_ram/MDR_WB[13]_i_10/O
                         net (fo=1, routed)           0.449    55.341    core/data_ram/MDR_WB[13]_i_10_n_0
    SLICE_X24Y71         LUT6 (Prop_lut6_I1_O)        0.070    55.411 r  core/data_ram/MDR_WB[13]_i_5/O
                         net (fo=1, routed)           0.801    56.212    core/data_ram/MDR_WB[13]_i_5_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I3_O)        0.070    56.282 r  core/data_ram/MDR_WB[13]_i_2/O
                         net (fo=1, routed)           0.225    56.507    core/mux_csrout/RAMout_MEM[8]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.070    56.577 r  core/mux_csrout/MDR_WB[13]_i_1/O
                         net (fo=5, routed)           0.712    57.289    core/hazard_unit/Datain_MEM[11]
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.070    57.359 r  core/hazard_unit/B_EX[13]_i_2/O
                         net (fo=1, routed)           0.208    57.567    core/hazard_unit/B_EX[13]_i_2_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.070    57.637 r  core/hazard_unit/B_EX[13]_i_1/O
                         net (fo=4, routed)           0.774    58.411    core/reg_EXE_MEM/IR_ID_reg[28]_i_29[1]
    SLICE_X10Y70         LUT6 (Prop_lut6_I4_O)        0.070    58.481 r  core/reg_EXE_MEM/IR_ID[28]_i_61/O
                         net (fo=1, routed)           0.000    58.481    core/cmp_ID/IR_ID_reg[28]_i_33_0[0]
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    58.871 r  core/cmp_ID/IR_ID_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    58.871    core/cmp_ID/IR_ID_reg[28]_i_44_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171    59.042 f  core/cmp_ID/IR_ID_reg[28]_i_33/CO[2]
                         net (fo=2, routed)           0.607    59.649    core/hazard_unit/CO[0]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.193    59.842 r  core/hazard_unit/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.485    60.327    core/ctrl/data_buf_reg_0_3_0_5_i_86_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.070    60.397 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          3.676    64.073    core/mux_IF/Branch_ctrl
    SLICE_X29Y76         LUT3 (Prop_lut3_I2_O)        0.081    64.154 r  core/mux_IF/Q[5]_i_2/O
                         net (fo=1, routed)           0.658    64.813    core/redirectPC/next_PC_IF[5]
    SLICE_X30Y81         LUT5 (Prop_lut5_I3_O)        0.186    64.999 r  core/redirectPC/Q[5]_i_1/O
                         net (fo=1, routed)           0.000    64.999    core/REG_PC/D[5]
    SLICE_X30Y81         FDCE                                         r  core/REG_PC/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.906   101.436    core/REG_PC/debug_clk
    SLICE_X30Y81         FDCE                                         r  core/REG_PC/Q_reg[5]/C
                         clock pessimism              0.330   101.766    
                         clock uncertainty           -0.095   101.672    
    SLICE_X30Y81         FDCE (Setup_fdce_C_D)        0.057   101.729    core/REG_PC/Q_reg[5]
  -------------------------------------------------------------------
                         required time                        101.729    
                         arrival time                         -64.999    
  -------------------------------------------------------------------
                         slack                                 36.730    

Slack (MET) :             36.848ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[29][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.804ns  (logic 1.987ns (15.519%)  route 10.817ns (84.482%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 101.447 - 100.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 51.823 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.062    51.823    core/data_ram/debug_clk
    SLICE_X14Y55         FDRE                                         r  core/data_ram/data_reg[29][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.393    52.216 r  core/data_ram/data_reg[29][5]/Q
                         net (fo=5, routed)           0.968    53.184    core/data_ram/data_reg[29]__0[5]
    SLICE_X24Y55         LUT3 (Prop_lut3_I2_O)        0.070    53.254 r  core/data_ram/MDR_WB[13]_i_51/O
                         net (fo=1, routed)           1.142    54.396    core/data_ram/MDR_WB[13]_i_51_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.070    54.466 f  core/data_ram/MDR_WB[13]_i_22/O
                         net (fo=1, routed)           0.356    54.823    core/data_ram/MDR_WB[13]_i_22_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.070    54.893 r  core/data_ram/MDR_WB[13]_i_10/O
                         net (fo=1, routed)           0.449    55.341    core/data_ram/MDR_WB[13]_i_10_n_0
    SLICE_X24Y71         LUT6 (Prop_lut6_I1_O)        0.070    55.411 r  core/data_ram/MDR_WB[13]_i_5/O
                         net (fo=1, routed)           0.801    56.212    core/data_ram/MDR_WB[13]_i_5_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I3_O)        0.070    56.282 r  core/data_ram/MDR_WB[13]_i_2/O
                         net (fo=1, routed)           0.225    56.507    core/mux_csrout/RAMout_MEM[8]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.070    56.577 r  core/mux_csrout/MDR_WB[13]_i_1/O
                         net (fo=5, routed)           0.712    57.289    core/hazard_unit/Datain_MEM[11]
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.070    57.359 r  core/hazard_unit/B_EX[13]_i_2/O
                         net (fo=1, routed)           0.208    57.567    core/hazard_unit/B_EX[13]_i_2_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.070    57.637 r  core/hazard_unit/B_EX[13]_i_1/O
                         net (fo=4, routed)           0.774    58.411    core/reg_EXE_MEM/IR_ID_reg[28]_i_29[1]
    SLICE_X10Y70         LUT6 (Prop_lut6_I4_O)        0.070    58.481 r  core/reg_EXE_MEM/IR_ID[28]_i_61/O
                         net (fo=1, routed)           0.000    58.481    core/cmp_ID/IR_ID_reg[28]_i_33_0[0]
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    58.871 r  core/cmp_ID/IR_ID_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    58.871    core/cmp_ID/IR_ID_reg[28]_i_44_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171    59.042 r  core/cmp_ID/IR_ID_reg[28]_i_33/CO[2]
                         net (fo=2, routed)           0.607    59.649    core/hazard_unit/CO[0]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.193    59.842 f  core/hazard_unit/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.485    60.327    core/ctrl/data_buf_reg_0_3_0_5_i_86_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.070    60.397 f  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          1.385    61.782    core/reg_IF_ID/Branch_ctrl
    SLICE_X11Y88         LUT2 (Prop_lut2_I0_O)        0.070    61.852 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.724    62.576    core/reg_IF_ID/flush02_out
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.070    62.646 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.981    64.627    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X22Y86         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.917   101.447    core/reg_IF_ID/debug_clk
    SLICE_X22Y86         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/C
                         clock pessimism              0.330   101.777    
                         clock uncertainty           -0.095   101.683    
    SLICE_X22Y86         FDCE (Setup_fdce_C_CE)      -0.207   101.476    core/reg_IF_ID/PCurrent_ID_reg[27]
  -------------------------------------------------------------------
                         required time                        101.476    
                         arrival time                         -64.627    
  -------------------------------------------------------------------
                         slack                                 36.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 core/exp_unit/csr/CSR_reg[9][31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.167ns (53.810%)  route 0.143ns (46.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.886     0.648    core/exp_unit/csr/debug_clk
    SLICE_X23Y87         FDCE                                         r  core/exp_unit/csr/CSR_reg[9][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y87         FDCE (Prop_fdce_C_Q)         0.132     0.780 r  core/exp_unit/csr/CSR_reg[9][31]/Q
                         net (fo=2, routed)           0.143     0.924    core/redirectPC/Q[31]
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.035     0.959 r  core/redirectPC/Q[31]_i_1/O
                         net (fo=1, routed)           0.000     0.959    core/REG_PC/D[31]
    SLICE_X20Y88         FDCE                                         r  core/REG_PC/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.168     0.824    core/REG_PC/debug_clk
    SLICE_X20Y88         FDCE                                         r  core/REG_PC/Q_reg[31]/C
                         clock pessimism             -0.145     0.678    
    SLICE_X20Y88         FDCE (Hold_fdce_C_D)         0.130     0.808    core/REG_PC/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/DatatoReg_MEM_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/DatatoReg_WB_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.132ns (54.310%)  route 0.111ns (45.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.927     0.689    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y83          FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.132     0.821 r  core/reg_EXE_MEM/DatatoReg_MEM_reg/Q
                         net (fo=1, routed)           0.111     0.932    core/reg_MEM_WB/DatatoReg_MEM
    SLICE_X7Y82          FDRE                                         r  core/reg_MEM_WB/DatatoReg_WB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.203     0.859    core/reg_MEM_WB/debug_clk
    SLICE_X7Y82          FDRE                                         r  core/reg_MEM_WB/DatatoReg_WB_reg/C
                         clock pessimism             -0.156     0.702    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.070     0.772    core/reg_MEM_WB/DatatoReg_WB_reg
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/DatatoReg_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/DatatoReg_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.132ns (53.867%)  route 0.113ns (46.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.927     0.689    core/reg_ID_EX/debug_clk
    SLICE_X5Y83          FDRE                                         r  core/reg_ID_EX/DatatoReg_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.132     0.821 r  core/reg_ID_EX/DatatoReg_EX_reg/Q
                         net (fo=1, routed)           0.113     0.934    core/reg_EXE_MEM/DatatoReg_EX
    SLICE_X7Y83          FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.204     0.860    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y83          FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/C
                         clock pessimism             -0.156     0.703    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.070     0.773    core/reg_EXE_MEM/DatatoReg_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/B_EX_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.166ns (53.120%)  route 0.146ns (46.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.926     0.688    core/reg_ID_EX/debug_clk
    SLICE_X3Y69          FDRE                                         r  core/reg_ID_EX/B_EX_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.132     0.820 r  core/reg_ID_EX/B_EX_reg[13]/Q
                         net (fo=5, routed)           0.146     0.967    core/mux_forward_EXE/Datao_MEM_reg[31][13]
    SLICE_X2Y69          LUT3 (Prop_lut3_I1_O)        0.034     1.001 r  core/mux_forward_EXE/Datao_MEM[13]_i_1/O
                         net (fo=1, routed)           0.000     1.001    core/reg_EXE_MEM/Datao_MEM_reg[31]_1[13]
    SLICE_X2Y69          FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.203     0.859    core/reg_EXE_MEM/debug_clk
    SLICE_X2Y69          FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[13]/C
                         clock pessimism             -0.157     0.701    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.134     0.835    core/reg_EXE_MEM/Datao_MEM_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.193ns (71.670%)  route 0.076ns (28.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.932     0.694    core/reg_ID_EX/debug_clk
    SLICE_X0Y88          FDCE                                         r  core/reg_ID_EX/IR_EX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.116     0.810 r  core/reg_ID_EX/IR_EX_reg[0]/Q
                         net (fo=2, routed)           0.076     0.887    core/reg_ID_EX/inst_EXE[0]
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.077     0.964 r  core/reg_ID_EX/IR_MEM[0]_i_1/O
                         net (fo=1, routed)           0.000     0.964    core/reg_EXE_MEM/p_0_in_1[0]
    SLICE_X0Y88          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.211     0.867    core/reg_EXE_MEM/debug_clk
    SLICE_X0Y88          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[0]/C
                         clock pessimism             -0.172     0.694    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.102     0.796    core/reg_EXE_MEM/IR_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 rst_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.132ns (49.834%)  route 0.133ns (50.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.016    -0.486    clk_cpu
    SLICE_X0Y36          FDRE                                         r  rst_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.132    -0.354 r  rst_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.221    rst_count[11]
    SLICE_X1Y36          FDRE                                         r  rst_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    -0.680    clk_cpu
    SLICE_X1Y36          FDRE                                         r  rst_count_reg[12]/C
                         clock pessimism              0.208    -0.473    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.075    -0.398    rst_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/WR_EX_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/WR_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.212ns (68.447%)  route 0.098ns (31.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.891     0.653    core/reg_ID_EX/debug_clk
    SLICE_X8Y89          FDCE                                         r  core/reg_ID_EX/WR_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.136     0.789 r  core/reg_ID_EX/WR_EX_reg/Q
                         net (fo=1, routed)           0.098     0.887    core/reg_ID_EX/mem_w_EXE
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.076     0.963 r  core/reg_ID_EX/WR_MEM_i_1/O
                         net (fo=1, routed)           0.000     0.963    core/reg_EXE_MEM/WR_MEM_reg_0
    SLICE_X8Y89          FDCE                                         r  core/reg_EXE_MEM/WR_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.172     0.828    core/reg_EXE_MEM/debug_clk
    SLICE_X8Y89          FDCE                                         r  core/reg_EXE_MEM/WR_MEM_reg/C
                         clock pessimism             -0.174     0.653    
    SLICE_X8Y89          FDCE (Hold_fdce_C_D)         0.131     0.784    core/reg_EXE_MEM/WR_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 core/exp_unit/csr/CSR_reg[9][3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.167ns (55.439%)  route 0.134ns (44.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.872     0.634    core/exp_unit/csr/debug_clk
    SLICE_X34Y82         FDCE                                         r  core/exp_unit/csr/CSR_reg[9][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.132     0.766 r  core/exp_unit/csr/CSR_reg[9][3]/Q
                         net (fo=2, routed)           0.134     0.900    core/redirectPC/Q[3]
    SLICE_X32Y81         LUT5 (Prop_lut5_I0_O)        0.035     0.935 r  core/redirectPC/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.935    core/REG_PC/D[3]
    SLICE_X32Y81         FDCE                                         r  core/REG_PC/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.150     0.806    core/REG_PC/debug_clk
    SLICE_X32Y81         FDCE                                         r  core/REG_PC/Q_reg[3]/C
                         clock pessimism             -0.158     0.647    
    SLICE_X32Y81         FDCE (Hold_fdce_C_D)         0.102     0.749    core/REG_PC/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rst_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.132ns (50.331%)  route 0.130ns (49.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.017    -0.485    clk_cpu
    SLICE_X3Y37          FDRE                                         r  rst_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.132    -0.353 r  rst_count_reg[5]/Q
                         net (fo=2, routed)           0.130    -0.222    rst_count[5]
    SLICE_X2Y37          FDRE                                         r  rst_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.300    -0.679    clk_cpu
    SLICE_X2Y37          FDRE                                         r  rst_count_reg[6]/C
                         clock pessimism              0.208    -0.472    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.057    -0.415    rst_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/u_b_h_w_EX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.149ns (53.495%)  route 0.130ns (46.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.881     0.643    core/reg_ID_EX/debug_clk
    SLICE_X16Y72         FDRE                                         r  core/reg_ID_EX/u_b_h_w_EX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.149     0.792 r  core/reg_ID_EX/u_b_h_w_EX_reg[1]/Q
                         net (fo=1, routed)           0.130     0.922    core/reg_EXE_MEM/u_b_h_w_EX[1]
    SLICE_X14Y71         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.161     0.817    core/reg_EXE_MEM/debug_clk
    SLICE_X14Y71         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                         clock pessimism             -0.145     0.671    
    SLICE_X14Y71         FDRE (Hold_fdre_C_D)         0.057     0.728    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y72     core/data_ram/data_reg[39][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y49     core/data_ram/data_reg[39][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X13Y57     core/data_ram/data_reg[39][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y64     core/data_ram/data_reg[39][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y74     core/data_ram/data_reg[39][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X22Y65     core/data_ram/data_reg[39][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X27Y51     core/data_ram/data_reg[39][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y72     core/data_ram/data_reg[39][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y49     core/data_ram/data_reg[39][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y57     core/data_ram/data_reg[39][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y57     core/data_ram/data_reg[39][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y64     core/data_ram/data_reg[39][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y64     core/data_ram/data_reg[39][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y74     core/data_ram/data_reg[39][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y51     core/data_ram/data_reg[39][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y66     core/data_ram/data_reg[3][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y64     core/data_ram/data_reg[3][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y85     core/exp_unit/csr/CSR_reg[15][8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y85     core/exp_unit/csr/CSR_reg[1][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X24Y90     core/exp_unit/csr/CSR_reg[1][12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y83     core/exp_unit/csr/CSR_reg[1][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y83     core/exp_unit/csr/CSR_reg[1][14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y85     core/exp_unit/csr/CSR_reg[1][15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y85     core/exp_unit/csr/CSR_reg[1][17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y75     core/exp_unit/csr/CSR_reg[1][18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y73      core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y85     core/reg_EXE_MEM/ALUO_MEM_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -1.898ns,  Total Violation      -10.814ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.898ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.513ns  (logic 2.707ns (23.513%)  route 8.806ns (76.487%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X19Y99         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.892     0.196    vga/U12/h_count_reg_n_0_[1]
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.266 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.766    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.836 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.648     1.485    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X18Y98         LUT5 (Prop_lut5_I1_O)        0.081     1.566 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.322     1.887    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X18Y98         LUT3 (Prop_lut3_I1_O)        0.191     2.078 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.336     2.414    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X17Y98         LUT2 (Prop_lut2_I1_O)        0.070     2.484 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.484    vga/U12_n_99
    SLICE_X17Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.973 r  vga/char_page_carry__0/O[3]
                         net (fo=4, routed)           0.627     3.601    vga/U12/strdata_reg[53][1]
    SLICE_X16Y99         LUT6 (Prop_lut6_I4_O)        0.176     3.777 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.418     4.195    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X16Y98         LUT6 (Prop_lut6_I5_O)        0.070     4.265 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.453     4.718    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X16Y97         LUT6 (Prop_lut6_I0_O)        0.070     4.788 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.818     6.606    vga/data_buf_reg_0_3_6_11/ADDRC1
    SLICE_X2Y77          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.076     6.682 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.048     7.730    vga/U12/number0[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.189     7.919 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     7.919    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X9Y85          MUXF7 (Prop_muxf7_I0_O)      0.171     8.090 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.625     8.715    vga/U12/number__27[2]
    SLICE_X9Y92          LUT3 (Prop_lut3_I1_O)        0.189     8.904 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.447     9.351    vga/U12/num2str1__5
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.197     9.548 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.326     9.874    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X8Y94          LUT5 (Prop_lut5_I2_O)        0.190    10.064 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.345    10.408    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X10Y94         LUT4 (Prop_lut4_I0_O)        0.070    10.478 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    10.478    vga/U12_n_86
    SLICE_X10Y94         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X10Y94         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)        0.101     8.580    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 -1.898    

Slack (VIOLATED) :        -1.738ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.309ns  (logic 2.449ns (21.656%)  route 8.860ns (78.344%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.095ns = ( 8.905 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X19Y99         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.892     0.196    vga/U12/h_count_reg_n_0_[1]
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.266 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.766    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.836 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.648     1.485    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X18Y98         LUT5 (Prop_lut5_I1_O)        0.081     1.566 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.322     1.887    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X18Y98         LUT3 (Prop_lut3_I1_O)        0.191     2.078 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.336     2.414    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X17Y98         LUT2 (Prop_lut2_I1_O)        0.070     2.484 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.484    vga/U12_n_99
    SLICE_X17Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.973 r  vga/char_page_carry__0/O[3]
                         net (fo=4, routed)           0.627     3.601    vga/U12/strdata_reg[53][1]
    SLICE_X16Y99         LUT6 (Prop_lut6_I4_O)        0.176     3.777 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.418     4.195    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X16Y98         LUT6 (Prop_lut6_I5_O)        0.070     4.265 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.453     4.718    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X16Y97         LUT6 (Prop_lut6_I0_O)        0.070     4.788 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.808     6.596    vga/data_buf_reg_0_3_6_11/ADDRB1
    SLICE_X2Y77          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.083     6.679 f  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.188     7.868    vga/U12/number0[8]
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.200     8.068 f  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     8.068    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X8Y93          MUXF7 (Prop_muxf7_I0_O)      0.156     8.224 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.789     9.012    vga/U12/number__27[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.175     9.187 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.261     9.448    vga/U12/num2str0__9[6]
    SLICE_X10Y92         LUT2 (Prop_lut2_I1_O)        0.070     9.518 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.134     9.652    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I2_O)        0.070     9.722 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.483    10.204    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X9Y99          LUT4 (Prop_lut4_I0_O)        0.070    10.274 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    10.274    vga/U12_n_83
    SLICE_X9Y99          FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.926     8.905    vga/CLK_OUT1
    SLICE_X9Y99          FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.223     8.682    
                         clock uncertainty           -0.201     8.480    
    SLICE_X9Y99          FDRE (Setup_fdre_C_D)        0.056     8.536    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                 -1.738    

Slack (VIOLATED) :        -1.650ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.220ns  (logic 2.449ns (21.828%)  route 8.771ns (78.172%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X19Y99         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.892     0.196    vga/U12/h_count_reg_n_0_[1]
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.266 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.766    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.836 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.648     1.485    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X18Y98         LUT5 (Prop_lut5_I1_O)        0.081     1.566 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.322     1.887    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X18Y98         LUT3 (Prop_lut3_I1_O)        0.191     2.078 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.336     2.414    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X17Y98         LUT2 (Prop_lut2_I1_O)        0.070     2.484 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.484    vga/U12_n_99
    SLICE_X17Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.973 r  vga/char_page_carry__0/O[3]
                         net (fo=4, routed)           0.627     3.601    vga/U12/strdata_reg[53][1]
    SLICE_X16Y99         LUT6 (Prop_lut6_I4_O)        0.176     3.777 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.418     4.195    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X16Y98         LUT6 (Prop_lut6_I5_O)        0.070     4.265 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.453     4.718    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X16Y97         LUT6 (Prop_lut6_I0_O)        0.070     4.788 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.808     6.596    vga/data_buf_reg_0_3_6_11/ADDRB1
    SLICE_X2Y77          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.083     6.679 f  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.188     7.868    vga/U12/number0[8]
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.200     8.068 f  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     8.068    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X8Y93          MUXF7 (Prop_muxf7_I0_O)      0.156     8.224 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.789     9.012    vga/U12/number__27[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.175     9.187 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.261     9.448    vga/U12/num2str0__9[6]
    SLICE_X10Y92         LUT2 (Prop_lut2_I1_O)        0.070     9.518 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.146     9.664    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I3_O)        0.070     9.734 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.382    10.115    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X11Y98         LUT4 (Prop_lut4_I0_O)        0.070    10.185 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    10.185    vga/U12_n_84
    SLICE_X11Y98         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X11Y98         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X11Y98         FDRE (Setup_fdre_C_D)        0.056     8.535    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                 -1.650    

Slack (VIOLATED) :        -1.583ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.199ns  (logic 2.580ns (23.037%)  route 8.619ns (76.963%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X19Y99         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.892     0.196    vga/U12/h_count_reg_n_0_[1]
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.266 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.766    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.836 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.648     1.485    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X18Y98         LUT5 (Prop_lut5_I1_O)        0.081     1.566 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.322     1.887    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X18Y98         LUT3 (Prop_lut3_I1_O)        0.191     2.078 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.336     2.414    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X17Y98         LUT2 (Prop_lut2_I1_O)        0.070     2.484 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.484    vga/U12_n_99
    SLICE_X17Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.973 r  vga/char_page_carry__0/O[3]
                         net (fo=4, routed)           0.627     3.601    vga/U12/strdata_reg[53][1]
    SLICE_X16Y99         LUT6 (Prop_lut6_I4_O)        0.176     3.777 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.418     4.195    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X16Y98         LUT6 (Prop_lut6_I5_O)        0.070     4.265 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.453     4.718    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X16Y97         LUT6 (Prop_lut6_I0_O)        0.070     4.788 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.818     6.606    vga/data_buf_reg_0_3_6_11/ADDRC1
    SLICE_X2Y77          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.076     6.682 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.048     7.730    vga/U12/number0[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.189     7.919 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     7.919    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X9Y85          MUXF7 (Prop_muxf7_I0_O)      0.171     8.090 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.625     8.715    vga/U12/number__27[2]
    SLICE_X9Y92          LUT3 (Prop_lut3_I1_O)        0.189     8.904 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.447     9.351    vga/U12/num2str1__5
    SLICE_X9Y94          LUT4 (Prop_lut4_I3_O)        0.190     9.541 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.358     9.900    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X10Y94         LUT5 (Prop_lut5_I2_O)        0.070     9.970 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.125    10.095    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X10Y94         LUT4 (Prop_lut4_I0_O)        0.070    10.165 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    10.165    vga/U12_n_87
    SLICE_X10Y94         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X10Y94         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)        0.102     8.581    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                 -1.583    

Slack (VIOLATED) :        -1.569ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.184ns  (logic 2.580ns (23.068%)  route 8.604ns (76.932%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.095ns = ( 8.905 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X19Y99         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.892     0.196    vga/U12/h_count_reg_n_0_[1]
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.266 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.766    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.836 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.648     1.485    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X18Y98         LUT5 (Prop_lut5_I1_O)        0.081     1.566 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.322     1.887    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X18Y98         LUT3 (Prop_lut3_I1_O)        0.191     2.078 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.336     2.414    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X17Y98         LUT2 (Prop_lut2_I1_O)        0.070     2.484 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.484    vga/U12_n_99
    SLICE_X17Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.973 r  vga/char_page_carry__0/O[3]
                         net (fo=4, routed)           0.627     3.601    vga/U12/strdata_reg[53][1]
    SLICE_X16Y99         LUT6 (Prop_lut6_I4_O)        0.176     3.777 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.418     4.195    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X16Y98         LUT6 (Prop_lut6_I5_O)        0.070     4.265 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.453     4.718    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X16Y97         LUT6 (Prop_lut6_I0_O)        0.070     4.788 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.818     6.606    vga/data_buf_reg_0_3_6_11/ADDRC1
    SLICE_X2Y77          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.076     6.682 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.048     7.730    vga/U12/number0[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.189     7.919 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     7.919    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X9Y85          MUXF7 (Prop_muxf7_I0_O)      0.171     8.090 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.625     8.715    vga/U12/number__27[2]
    SLICE_X9Y92          LUT3 (Prop_lut3_I1_O)        0.189     8.904 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.295     9.199    vga/U12/num2str1__5
    SLICE_X11Y93         LUT6 (Prop_lut6_I5_O)        0.190     9.389 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.385     9.775    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X11Y98         LUT5 (Prop_lut5_I2_O)        0.070     9.845 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.236    10.080    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X10Y99         LUT4 (Prop_lut4_I0_O)        0.070    10.150 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    10.150    vga/U12_n_85
    SLICE_X10Y99         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.926     8.905    vga/CLK_OUT1
    SLICE_X10Y99         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.223     8.682    
                         clock uncertainty           -0.201     8.480    
    SLICE_X10Y99         FDRE (Setup_fdre_C_D)        0.101     8.581    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                 -1.569    

Slack (VIOLATED) :        -1.392ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.008ns  (logic 2.379ns (21.611%)  route 8.629ns (78.389%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 8.903 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X19Y99         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.892     0.196    vga/U12/h_count_reg_n_0_[1]
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.266 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.766    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.836 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.648     1.485    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X18Y98         LUT5 (Prop_lut5_I1_O)        0.081     1.566 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.322     1.887    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X18Y98         LUT3 (Prop_lut3_I1_O)        0.191     2.078 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.336     2.414    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X17Y98         LUT2 (Prop_lut2_I1_O)        0.070     2.484 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.484    vga/U12_n_99
    SLICE_X17Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.973 r  vga/char_page_carry__0/O[3]
                         net (fo=4, routed)           0.627     3.601    vga/U12/strdata_reg[53][1]
    SLICE_X16Y99         LUT6 (Prop_lut6_I4_O)        0.176     3.777 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.418     4.195    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X16Y98         LUT6 (Prop_lut6_I5_O)        0.070     4.265 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.453     4.718    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X16Y97         LUT6 (Prop_lut6_I0_O)        0.070     4.788 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.808     6.596    vga/data_buf_reg_0_3_6_11/ADDRB1
    SLICE_X2Y77          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.083     6.679 r  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           1.188     7.868    vga/U12/number0[8]
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.200     8.068 r  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     8.068    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X8Y93          MUXF7 (Prop_muxf7_I0_O)      0.156     8.224 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.789     9.012    vga/U12/number__27[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.175     9.187 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.321     9.508    vga/U12/num2str0__9[6]
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.070     9.578 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.326     9.904    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.070     9.974 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     9.974    vga/U12_n_82
    SLICE_X8Y93          FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.924     8.903    vga/CLK_OUT1
    SLICE_X8Y93          FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.223     8.680    
                         clock uncertainty           -0.201     8.478    
    SLICE_X8Y93          FDRE (Setup_fdre_C_D)        0.103     8.581    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                 -1.392    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.600ns  (logic 2.510ns (23.679%)  route 8.090ns (76.321%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X19Y99         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.892     0.196    vga/U12/h_count_reg_n_0_[1]
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.266 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.766    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.836 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.648     1.485    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X18Y98         LUT5 (Prop_lut5_I1_O)        0.081     1.566 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.322     1.887    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X18Y98         LUT3 (Prop_lut3_I1_O)        0.191     2.078 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.336     2.414    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X17Y98         LUT2 (Prop_lut2_I1_O)        0.070     2.484 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.484    vga/U12_n_99
    SLICE_X17Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.973 r  vga/char_page_carry__0/O[3]
                         net (fo=4, routed)           0.627     3.601    vga/U12/strdata_reg[53][1]
    SLICE_X16Y99         LUT6 (Prop_lut6_I4_O)        0.176     3.777 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.418     4.195    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X16Y98         LUT6 (Prop_lut6_I5_O)        0.070     4.265 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.453     4.718    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X16Y97         LUT6 (Prop_lut6_I0_O)        0.070     4.788 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.818     6.606    vga/data_buf_reg_0_3_6_11/ADDRC1
    SLICE_X2Y77          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.076     6.682 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.048     7.730    vga/U12/number0[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.189     7.919 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     7.919    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X9Y85          MUXF7 (Prop_muxf7_I0_O)      0.171     8.090 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.625     8.715    vga/U12/number__27[2]
    SLICE_X9Y92          LUT3 (Prop_lut3_I1_O)        0.189     8.904 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.270     9.175    vga/U12/num2str1__5
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.190     9.365 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.131     9.496    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.070     9.566 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     9.566    vga/U12_n_88
    SLICE_X8Y94          FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X8Y94          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X8Y94          FDRE (Setup_fdre_C_D)        0.103     8.582    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 0.879ns (10.159%)  route 7.773ns (89.841%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 8.885 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.253ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.843    -1.253    vga/U12/CLK_OUT3
    SLICE_X14Y103        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.389    -0.864 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          1.173     0.309    vga/U12/PRow[2]
    SLICE_X14Y102        LUT6 (Prop_lut6_I2_O)        0.070     0.379 r  vga/U12/MEMBUF_reg_0_63_0_2_i_12/O
                         net (fo=6, routed)           0.592     0.971    vga/U12/MEMBUF_reg_0_63_0_2_i_12_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.070     1.041 r  vga/U12/MEMBUF_reg_0_63_0_2_i_11/O
                         net (fo=4, routed)           0.501     1.543    vga/U12/MEMBUF_reg_0_63_0_2_i_11_n_0
    SLICE_X14Y101        LUT4 (Prop_lut4_I3_O)        0.070     1.613 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=100, routed)         1.561     3.173    vga/U12/MEMBUF_reg_0_63_0_2_i_7_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.070     3.243 r  vga/U12/MEMBUF_reg_0_63_0_2_i_3/O
                         net (fo=8, routed)           0.956     4.199    vga/MEMBUF_reg_128_191_0_2/ADDRB5
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.070     4.269 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.647     4.916    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.070     4.986 r  vga/__9/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=10, routed)          1.977     6.963    vga/U12/MEMDATA[1]
    SLICE_X8Y76          LUT5 (Prop_lut5_I4_O)        0.070     7.033 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.367     7.399    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.906     8.885    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.223     8.662    
                         clock uncertainty           -0.201     8.460    
    SLICE_X10Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.301    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          8.301    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 1.978ns (23.583%)  route 6.409ns (76.417%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.098ns = ( 8.902 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X19Y99         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.892     0.196    vga/U12/h_count_reg_n_0_[1]
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.266 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.766    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.836 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.648     1.485    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X18Y98         LUT5 (Prop_lut5_I1_O)        0.081     1.566 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.322     1.887    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X18Y98         LUT3 (Prop_lut3_I1_O)        0.191     2.078 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.336     2.414    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X17Y98         LUT2 (Prop_lut2_I1_O)        0.070     2.484 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.484    vga/U12_n_99
    SLICE_X17Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.973 r  vga/char_page_carry__0/O[3]
                         net (fo=4, routed)           0.627     3.601    vga/U12/strdata_reg[53][1]
    SLICE_X16Y99         LUT6 (Prop_lut6_I4_O)        0.176     3.777 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.418     4.195    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X16Y98         LUT6 (Prop_lut6_I5_O)        0.070     4.265 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.453     4.718    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X16Y97         LUT6 (Prop_lut6_I0_O)        0.070     4.788 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.109     5.897    vga/number[1]
    SLICE_X18Y93         LUT5 (Prop_lut5_I0_O)        0.083     5.980 r  vga/strdata[8]_i_3/O
                         net (fo=1, routed)           0.505     6.485    vga/U12/strdata_reg[8]
    SLICE_X17Y93         LUT6 (Prop_lut6_I5_O)        0.200     6.685 r  vga/U12/strdata[8]_i_2/O
                         net (fo=1, routed)           0.598     7.283    vga/U12/strdata[8]_i_2_n_0
    SLICE_X17Y93         LUT6 (Prop_lut6_I5_O)        0.070     7.353 r  vga/U12/strdata[8]_i_1/O
                         net (fo=1, routed)           0.000     7.353    vga/U12_n_72
    SLICE_X17Y93         FDRE                                         r  vga/strdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.923     8.902    vga/CLK_OUT1
    SLICE_X17Y93         FDRE                                         r  vga/strdata_reg[8]/C
                         clock pessimism             -0.223     8.679    
                         clock uncertainty           -0.201     8.477    
    SLICE_X17Y93         FDRE (Setup_fdre_C_D)        0.056     8.533    vga/strdata_reg[8]
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 2.098ns (24.914%)  route 6.323ns (75.086%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 8.903 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X19Y99         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.892     0.196    vga/U12/h_count_reg_n_0_[1]
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.266 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.500     0.766    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y99         LUT4 (Prop_lut4_I1_O)        0.070     0.836 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.648     1.485    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X18Y98         LUT5 (Prop_lut5_I1_O)        0.081     1.566 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.322     1.887    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X18Y98         LUT3 (Prop_lut3_I1_O)        0.191     2.078 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.336     2.414    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X17Y98         LUT2 (Prop_lut2_I1_O)        0.070     2.484 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.484    vga/U12_n_99
    SLICE_X17Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.489     2.973 r  vga/char_page_carry__0/O[3]
                         net (fo=4, routed)           0.627     3.601    vga/U12/strdata_reg[53][1]
    SLICE_X16Y99         LUT6 (Prop_lut6_I4_O)        0.176     3.777 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.418     4.195    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X16Y98         LUT6 (Prop_lut6_I5_O)        0.070     4.265 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.453     4.718    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X16Y97         LUT6 (Prop_lut6_I0_O)        0.070     4.788 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.181     5.970    vga/number[1]
    SLICE_X18Y94         LUT5 (Prop_lut5_I1_O)        0.078     6.048 r  vga/strdata[9]_i_4/O
                         net (fo=1, routed)           0.473     6.520    vga/U12/strdata_reg[9]
    SLICE_X18Y95         LUT4 (Prop_lut4_I0_O)        0.204     6.724 r  vga/U12/strdata[9]_i_2/O
                         net (fo=1, routed)           0.471     7.196    vga/U12/strdata[9]_i_2_n_0
    SLICE_X18Y95         LUT6 (Prop_lut6_I0_O)        0.191     7.387 r  vga/U12/strdata[9]_i_1/O
                         net (fo=1, routed)           0.000     7.387    vga/U12_n_50
    SLICE_X18Y95         FDRE                                         r  vga/strdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.924     8.903    vga/CLK_OUT1
    SLICE_X18Y95         FDRE                                         r  vga/strdata_reg[9]/C
                         clock pessimism             -0.223     8.680    
                         clock uncertainty           -0.201     8.478    
    SLICE_X18Y95         FDRE (Setup_fdre_C_D)        0.103     8.581    vga/strdata_reg[9]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  1.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.149ns (13.661%)  route 0.942ns (86.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.892    -0.610    vga/U12/CLK_OUT3
    SLICE_X18Y98         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_fdre_C_Q)         0.149    -0.461 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.942     0.481    vga/data_buf_reg_0_3_0_5/ADDRD0
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.159    -0.820    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.547    -0.274    
                         clock uncertainty            0.201    -0.072    
    SLICE_X10Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.334     0.262    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.149ns (13.661%)  route 0.942ns (86.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.892    -0.610    vga/U12/CLK_OUT3
    SLICE_X18Y98         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_fdre_C_Q)         0.149    -0.461 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.942     0.481    vga/data_buf_reg_0_3_0_5/ADDRD0
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.159    -0.820    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.547    -0.274    
                         clock uncertainty            0.201    -0.072    
    SLICE_X10Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.334     0.262    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.149ns (13.661%)  route 0.942ns (86.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.892    -0.610    vga/U12/CLK_OUT3
    SLICE_X18Y98         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_fdre_C_Q)         0.149    -0.461 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.942     0.481    vga/data_buf_reg_0_3_0_5/ADDRD0
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.159    -0.820    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.547    -0.274    
                         clock uncertainty            0.201    -0.072    
    SLICE_X10Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.334     0.262    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.149ns (13.661%)  route 0.942ns (86.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.892    -0.610    vga/U12/CLK_OUT3
    SLICE_X18Y98         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_fdre_C_Q)         0.149    -0.461 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.942     0.481    vga/data_buf_reg_0_3_0_5/ADDRD0
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.159    -0.820    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.547    -0.274    
                         clock uncertainty            0.201    -0.072    
    SLICE_X10Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.334     0.262    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.149ns (13.661%)  route 0.942ns (86.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.892    -0.610    vga/U12/CLK_OUT3
    SLICE_X18Y98         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_fdre_C_Q)         0.149    -0.461 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.942     0.481    vga/data_buf_reg_0_3_0_5/ADDRD0
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.159    -0.820    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.547    -0.274    
                         clock uncertainty            0.201    -0.072    
    SLICE_X10Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.334     0.262    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.149ns (13.661%)  route 0.942ns (86.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.892    -0.610    vga/U12/CLK_OUT3
    SLICE_X18Y98         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_fdre_C_Q)         0.149    -0.461 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.942     0.481    vga/data_buf_reg_0_3_0_5/ADDRD0
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.159    -0.820    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.547    -0.274    
                         clock uncertainty            0.201    -0.072    
    SLICE_X10Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.334     0.262    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.149ns (13.661%)  route 0.942ns (86.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.892    -0.610    vga/U12/CLK_OUT3
    SLICE_X18Y98         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_fdre_C_Q)         0.149    -0.461 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.942     0.481    vga/data_buf_reg_0_3_0_5/ADDRD0
    SLICE_X10Y76         RAMS32                                       r  vga/data_buf_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.159    -0.820    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMS32                                       r  vga/data_buf_reg_0_3_0_5/RAMD/CLK
                         clock pessimism              0.547    -0.274    
                         clock uncertainty            0.201    -0.072    
    SLICE_X10Y76         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.334     0.262    vga/data_buf_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.149ns (13.661%)  route 0.942ns (86.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.892    -0.610    vga/U12/CLK_OUT3
    SLICE_X18Y98         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_fdre_C_Q)         0.149    -0.461 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.942     0.481    vga/data_buf_reg_0_3_0_5/ADDRD0
    SLICE_X10Y76         RAMS32                                       r  vga/data_buf_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.159    -0.820    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMS32                                       r  vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism              0.547    -0.274    
                         clock uncertainty            0.201    -0.072    
    SLICE_X10Y76         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.334     0.262    vga/data_buf_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.170ns (16.926%)  route 0.834ns (83.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.807    -0.695    vga/U12/CLK_OUT3
    SLICE_X15Y103        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.132    -0.563 f  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.361    -0.202    vga/U12/PRow[0]
    SLICE_X13Y102        LUT1 (Prop_lut1_I0_O)        0.038    -0.164 r  vga/U12/BRAM_PC_VGA_0_i_4/O
                         net (fo=1, routed)           0.474     0.309    vga/FONT_8X16/ADDR[3]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.312    
                         clock uncertainty            0.201    -0.110    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.111     0.001    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.247ns (21.730%)  route 0.890ns (78.270%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.806    -0.696    vga/U12/CLK_OUT3
    SLICE_X16Y102        FDRE                                         r  vga/U12/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y102        FDRE (Prop_fdre_C_Q)         0.136    -0.560 r  vga/U12/v_count_reg[8]/Q
                         net (fo=12, routed)          0.377    -0.183    vga/U12/PRow[8]
    SLICE_X14Y102        LUT6 (Prop_lut6_I1_O)        0.076    -0.107 f  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=95, routed)          0.512     0.406    vga/U12/v_count_reg[8]_14
    SLICE_X16Y99         LUT2 (Prop_lut2_I0_O)        0.035     0.441 r  vga/U12/strdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.441    vga/U12_n_63
    SLICE_X16Y99         FDRE                                         r  vga/strdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.173    -0.806    vga/CLK_OUT1
    SLICE_X16Y99         FDRE                                         r  vga/strdata_reg[17]/C
                         clock pessimism              0.547    -0.260    
                         clock uncertainty            0.201    -0.058    
    SLICE_X16Y99         FDRE (Hold_fdre_C_D)         0.130     0.072    vga/strdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           32  Failing Endpoints,  Worst Slack       -4.696ns,  Total Violation     -139.791ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.696ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 2.241ns (20.104%)  route 8.906ns (79.896%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 8.885 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.046     1.807    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y68         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_fdre_C_Q)         0.338     2.145 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=439, routed)         0.916     3.062    core/data_ram/ALUO_MEM[4]
    SLICE_X23Y68         LUT4 (Prop_lut4_I0_O)        0.070     3.132 f  core/data_ram/i___56_i_7/O
                         net (fo=10, routed)          1.091     4.223    core/data_ram/i___56_i_7_n_0
    SLICE_X23Y52         LUT6 (Prop_lut6_I0_O)        0.070     4.293 r  core/data_ram/MDR_WB[9]_i_34/O
                         net (fo=1, routed)           0.396     4.688    core/data_ram/MDR_WB[9]_i_34_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I2_O)        0.070     4.758 f  core/data_ram/MDR_WB[9]_i_12/O
                         net (fo=1, routed)           0.510     5.269    core/data_ram/MDR_WB[9]_i_12_n_0
    SLICE_X18Y58         LUT6 (Prop_lut6_I5_O)        0.070     5.339 r  core/data_ram/MDR_WB[9]_i_4/O
                         net (fo=1, routed)           0.928     6.266    core/data_ram/MDR_WB[9]_i_4_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.070     6.336 r  core/data_ram/MDR_WB[9]_i_2/O
                         net (fo=1, routed)           0.491     6.828    core/mux_csrout/RAMout_MEM[4]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.070     6.898 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.412     7.309    core/hazard_unit/Datain_MEM[8]
    SLICE_X9Y67          LUT4 (Prop_lut4_I2_O)        0.070     7.379 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.551     7.931    core/hazard_unit/B_EX[9]_i_2_n_0
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.070     8.001 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.708     8.709    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.070     8.779 r  core/hazard_unit/IR_ID[28]_i_71/O
                         net (fo=1, routed)           0.000     8.779    core/cmp_ID/S[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.279     9.058 r  core/cmp_ID/IR_ID_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.058    core/cmp_ID/IR_ID_reg[28]_i_57_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.130 r  core/cmp_ID/IR_ID_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.130    core/cmp_ID/IR_ID_reg[28]_i_44_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     9.301 f  core/cmp_ID/IR_ID_reg[28]_i_33/CO[2]
                         net (fo=2, routed)           0.607     9.908    core/hazard_unit/CO[0]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.193    10.101 r  core/hazard_unit/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.485    10.586    core/ctrl/data_buf_reg_0_3_0_5_i_86_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.070    10.656 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.692    11.348    core/U1_3/Branch_ctrl
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.070    11.418 r  core/U1_3/data_buf_reg_0_3_0_5_i_102/O
                         net (fo=1, routed)           0.000    11.418    core/U1_3/data_buf_reg_0_3_0_5_i_102_n_0
    SLICE_X0Y72          MUXF7 (Prop_muxf7_I0_O)      0.171    11.589 r  core/U1_3/data_buf_reg_0_3_0_5_i_49/O
                         net (fo=1, routed)           0.333    11.922    core/U1_3/data_buf_reg_0_3_0_5_i_49_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I5_O)        0.177    12.099 r  core/U1_3/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=1, routed)           0.244    12.343    vga/U12/Test_signal[3]
    SLICE_X1Y75          LUT5 (Prop_lut5_I0_O)        0.070    12.413 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.541    12.954    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.906     8.885    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.223     8.662    
                         clock uncertainty           -0.215     8.447    
    SLICE_X10Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     8.258    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                         -12.954    
  -------------------------------------------------------------------
                         slack                                 -4.696    

Slack (VIOLATED) :        -4.650ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.163ns  (logic 2.033ns (18.211%)  route 9.130ns (81.789%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -3.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 8.958 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.046     1.807    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y68         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_fdre_C_Q)         0.338     2.145 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=439, routed)         0.916     3.062    core/data_ram/ALUO_MEM[4]
    SLICE_X23Y68         LUT4 (Prop_lut4_I0_O)        0.070     3.132 f  core/data_ram/i___56_i_7/O
                         net (fo=10, routed)          1.091     4.223    core/data_ram/i___56_i_7_n_0
    SLICE_X23Y52         LUT6 (Prop_lut6_I0_O)        0.070     4.293 r  core/data_ram/MDR_WB[9]_i_34/O
                         net (fo=1, routed)           0.396     4.688    core/data_ram/MDR_WB[9]_i_34_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I2_O)        0.070     4.758 f  core/data_ram/MDR_WB[9]_i_12/O
                         net (fo=1, routed)           0.510     5.269    core/data_ram/MDR_WB[9]_i_12_n_0
    SLICE_X18Y58         LUT6 (Prop_lut6_I5_O)        0.070     5.339 r  core/data_ram/MDR_WB[9]_i_4/O
                         net (fo=1, routed)           0.928     6.266    core/data_ram/MDR_WB[9]_i_4_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.070     6.336 r  core/data_ram/MDR_WB[9]_i_2/O
                         net (fo=1, routed)           0.491     6.828    core/mux_csrout/RAMout_MEM[4]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.070     6.898 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.412     7.309    core/hazard_unit/Datain_MEM[8]
    SLICE_X9Y67          LUT4 (Prop_lut4_I2_O)        0.070     7.379 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.551     7.931    core/hazard_unit/B_EX[9]_i_2_n_0
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.070     8.001 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.708     8.709    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.070     8.779 r  core/hazard_unit/IR_ID[28]_i_71/O
                         net (fo=1, routed)           0.000     8.779    core/cmp_ID/S[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.279     9.058 r  core/cmp_ID/IR_ID_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.058    core/cmp_ID/IR_ID_reg[28]_i_57_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.130 r  core/cmp_ID/IR_ID_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.130    core/cmp_ID/IR_ID_reg[28]_i_44_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     9.301 f  core/cmp_ID/IR_ID_reg[28]_i_33/CO[2]
                         net (fo=2, routed)           0.607     9.908    core/hazard_unit/CO[0]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.193    10.101 r  core/hazard_unit/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.485    10.586    core/ctrl/data_buf_reg_0_3_0_5_i_86_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.070    10.656 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.788    11.444    core/U1_3/Branch_ctrl
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.070    11.514 r  core/U1_3/data_buf_reg_0_3_30_31_i_17/O
                         net (fo=1, routed)           0.226    11.740    core/U1_3/data_buf_reg_0_3_30_31_i_17_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I5_O)        0.070    11.810 r  core/U1_3/data_buf_reg_0_3_30_31_i_7/O
                         net (fo=1, routed)           0.208    12.018    vga/U12/data_buf_reg_0_3_30_31_i_1_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.070    12.088 f  vga/U12/data_buf_reg_0_3_30_31_i_3/O
                         net (fo=1, routed)           0.271    12.359    vga/U12/data_buf_reg_0_3_30_31_i_3_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.070    12.429 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=1, routed)           0.542    12.971    vga/data_buf_reg_0_3_30_31/DIA1
    SLICE_X6Y80          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.979     8.958    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X6Y80          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism             -0.223     8.735    
                         clock uncertainty           -0.215     8.520    
    SLICE_X6Y80          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.320    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                 -4.650    

Slack (VIOLATED) :        -4.636ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.137ns  (logic 2.033ns (18.255%)  route 9.104ns (81.745%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 8.951 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.046     1.807    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y68         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_fdre_C_Q)         0.338     2.145 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=439, routed)         0.916     3.062    core/data_ram/ALUO_MEM[4]
    SLICE_X23Y68         LUT4 (Prop_lut4_I0_O)        0.070     3.132 f  core/data_ram/i___56_i_7/O
                         net (fo=10, routed)          1.091     4.223    core/data_ram/i___56_i_7_n_0
    SLICE_X23Y52         LUT6 (Prop_lut6_I0_O)        0.070     4.293 r  core/data_ram/MDR_WB[9]_i_34/O
                         net (fo=1, routed)           0.396     4.688    core/data_ram/MDR_WB[9]_i_34_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I2_O)        0.070     4.758 f  core/data_ram/MDR_WB[9]_i_12/O
                         net (fo=1, routed)           0.510     5.269    core/data_ram/MDR_WB[9]_i_12_n_0
    SLICE_X18Y58         LUT6 (Prop_lut6_I5_O)        0.070     5.339 r  core/data_ram/MDR_WB[9]_i_4/O
                         net (fo=1, routed)           0.928     6.266    core/data_ram/MDR_WB[9]_i_4_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.070     6.336 r  core/data_ram/MDR_WB[9]_i_2/O
                         net (fo=1, routed)           0.491     6.828    core/mux_csrout/RAMout_MEM[4]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.070     6.898 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.412     7.309    core/hazard_unit/Datain_MEM[8]
    SLICE_X9Y67          LUT4 (Prop_lut4_I2_O)        0.070     7.379 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.551     7.931    core/hazard_unit/B_EX[9]_i_2_n_0
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.070     8.001 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.708     8.709    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.070     8.779 r  core/hazard_unit/IR_ID[28]_i_71/O
                         net (fo=1, routed)           0.000     8.779    core/cmp_ID/S[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.279     9.058 r  core/cmp_ID/IR_ID_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.058    core/cmp_ID/IR_ID_reg[28]_i_57_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.130 r  core/cmp_ID/IR_ID_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.130    core/cmp_ID/IR_ID_reg[28]_i_44_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     9.301 f  core/cmp_ID/IR_ID_reg[28]_i_33/CO[2]
                         net (fo=2, routed)           0.607     9.908    core/hazard_unit/CO[0]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.193    10.101 r  core/hazard_unit/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.485    10.586    core/ctrl/data_buf_reg_0_3_0_5_i_86_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.070    10.656 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.597    11.253    core/U1_3/Branch_ctrl
    SLICE_X3Y73          LUT5 (Prop_lut5_I2_O)        0.070    11.323 r  core/U1_3/data_buf_reg_0_3_12_17_i_100/O
                         net (fo=1, routed)           0.355    11.678    core/U1_3/data_buf_reg_0_3_12_17_i_100_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I2_O)        0.070    11.748 r  core/U1_3/data_buf_reg_0_3_12_17_i_46/O
                         net (fo=1, routed)           0.481    12.229    core/U1_3/data_buf_reg_0_3_12_17_i_46_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.070    12.299 r  core/U1_3/data_buf_reg_0_3_12_17_i_15/O
                         net (fo=1, routed)           0.136    12.436    vga/U12/Test_signal[17]
    SLICE_X4Y77          LUT5 (Prop_lut5_I0_O)        0.070    12.506 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.438    12.944    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X6Y76          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.972     8.951    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X6Y76          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism             -0.223     8.728    
                         clock uncertainty           -0.215     8.513    
    SLICE_X6Y76          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     8.308    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.308    
                         arrival time                         -12.944    
  -------------------------------------------------------------------
                         slack                                 -4.636    

Slack (VIOLATED) :        -4.552ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.054ns  (logic 2.033ns (18.391%)  route 9.021ns (81.609%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 8.885 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.046     1.807    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y68         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_fdre_C_Q)         0.338     2.145 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=439, routed)         0.916     3.062    core/data_ram/ALUO_MEM[4]
    SLICE_X23Y68         LUT4 (Prop_lut4_I0_O)        0.070     3.132 f  core/data_ram/i___56_i_7/O
                         net (fo=10, routed)          1.091     4.223    core/data_ram/i___56_i_7_n_0
    SLICE_X23Y52         LUT6 (Prop_lut6_I0_O)        0.070     4.293 r  core/data_ram/MDR_WB[9]_i_34/O
                         net (fo=1, routed)           0.396     4.688    core/data_ram/MDR_WB[9]_i_34_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I2_O)        0.070     4.758 f  core/data_ram/MDR_WB[9]_i_12/O
                         net (fo=1, routed)           0.510     5.269    core/data_ram/MDR_WB[9]_i_12_n_0
    SLICE_X18Y58         LUT6 (Prop_lut6_I5_O)        0.070     5.339 r  core/data_ram/MDR_WB[9]_i_4/O
                         net (fo=1, routed)           0.928     6.266    core/data_ram/MDR_WB[9]_i_4_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.070     6.336 r  core/data_ram/MDR_WB[9]_i_2/O
                         net (fo=1, routed)           0.491     6.828    core/mux_csrout/RAMout_MEM[4]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.070     6.898 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.412     7.309    core/hazard_unit/Datain_MEM[8]
    SLICE_X9Y67          LUT4 (Prop_lut4_I2_O)        0.070     7.379 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.551     7.931    core/hazard_unit/B_EX[9]_i_2_n_0
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.070     8.001 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.708     8.709    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.070     8.779 r  core/hazard_unit/IR_ID[28]_i_71/O
                         net (fo=1, routed)           0.000     8.779    core/cmp_ID/S[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.279     9.058 r  core/cmp_ID/IR_ID_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.058    core/cmp_ID/IR_ID_reg[28]_i_57_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.130 r  core/cmp_ID/IR_ID_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.130    core/cmp_ID/IR_ID_reg[28]_i_44_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     9.301 f  core/cmp_ID/IR_ID_reg[28]_i_33/CO[2]
                         net (fo=2, routed)           0.607     9.908    core/hazard_unit/CO[0]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.193    10.101 r  core/hazard_unit/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.485    10.586    core/ctrl/data_buf_reg_0_3_0_5_i_86_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.070    10.656 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.535    11.191    core/U1_3/Branch_ctrl
    SLICE_X1Y74          LUT5 (Prop_lut5_I2_O)        0.070    11.261 r  core/U1_3/data_buf_reg_0_3_0_5_i_92/O
                         net (fo=1, routed)           0.249    11.510    core/U1_3/data_buf_reg_0_3_0_5_i_92_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I2_O)        0.070    11.580 r  core/U1_3/data_buf_reg_0_3_0_5_i_43/O
                         net (fo=1, routed)           0.238    11.818    core/U1_3/data_buf_reg_0_3_0_5_i_43_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.070    11.888 r  core/U1_3/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=1, routed)           0.341    12.229    vga/U12/Test_signal[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.070    12.299 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.562    12.861    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.906     8.885    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.223     8.662    
                         clock uncertainty           -0.215     8.447    
    SLICE_X10Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     8.309    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.309    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                 -4.552    

Slack (VIOLATED) :        -4.545ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.055ns  (logic 2.241ns (20.272%)  route 8.814ns (79.728%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 8.960 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.046     1.807    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y68         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_fdre_C_Q)         0.338     2.145 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=439, routed)         0.916     3.062    core/data_ram/ALUO_MEM[4]
    SLICE_X23Y68         LUT4 (Prop_lut4_I0_O)        0.070     3.132 f  core/data_ram/i___56_i_7/O
                         net (fo=10, routed)          1.091     4.223    core/data_ram/i___56_i_7_n_0
    SLICE_X23Y52         LUT6 (Prop_lut6_I0_O)        0.070     4.293 r  core/data_ram/MDR_WB[9]_i_34/O
                         net (fo=1, routed)           0.396     4.688    core/data_ram/MDR_WB[9]_i_34_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I2_O)        0.070     4.758 f  core/data_ram/MDR_WB[9]_i_12/O
                         net (fo=1, routed)           0.510     5.269    core/data_ram/MDR_WB[9]_i_12_n_0
    SLICE_X18Y58         LUT6 (Prop_lut6_I5_O)        0.070     5.339 r  core/data_ram/MDR_WB[9]_i_4/O
                         net (fo=1, routed)           0.928     6.266    core/data_ram/MDR_WB[9]_i_4_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.070     6.336 r  core/data_ram/MDR_WB[9]_i_2/O
                         net (fo=1, routed)           0.491     6.828    core/mux_csrout/RAMout_MEM[4]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.070     6.898 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.412     7.309    core/hazard_unit/Datain_MEM[8]
    SLICE_X9Y67          LUT4 (Prop_lut4_I2_O)        0.070     7.379 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.551     7.931    core/hazard_unit/B_EX[9]_i_2_n_0
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.070     8.001 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.708     8.709    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.070     8.779 r  core/hazard_unit/IR_ID[28]_i_71/O
                         net (fo=1, routed)           0.000     8.779    core/cmp_ID/S[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.279     9.058 r  core/cmp_ID/IR_ID_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.058    core/cmp_ID/IR_ID_reg[28]_i_57_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.130 r  core/cmp_ID/IR_ID_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.130    core/cmp_ID/IR_ID_reg[28]_i_44_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     9.301 f  core/cmp_ID/IR_ID_reg[28]_i_33/CO[2]
                         net (fo=2, routed)           0.607     9.908    core/hazard_unit/CO[0]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.193    10.101 r  core/hazard_unit/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.485    10.586    core/ctrl/data_buf_reg_0_3_0_5_i_86_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.070    10.656 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.812    11.468    core/U1_3/Branch_ctrl
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.070    11.538 r  core/U1_3/data_buf_reg_0_3_24_29_i_99/O
                         net (fo=1, routed)           0.000    11.538    core/U1_3/data_buf_reg_0_3_24_29_i_99_n_0
    SLICE_X3Y81          MUXF7 (Prop_muxf7_I0_O)      0.171    11.709 r  core/U1_3/data_buf_reg_0_3_24_29_i_46/O
                         net (fo=1, routed)           0.342    12.051    core/U1_3/data_buf_reg_0_3_24_29_i_46_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I5_O)        0.177    12.228 r  core/U1_3/data_buf_reg_0_3_24_29_i_15/O
                         net (fo=1, routed)           0.128    12.356    vga/U12/Test_signal[29]
    SLICE_X1Y81          LUT5 (Prop_lut5_I0_O)        0.070    12.426 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.436    12.862    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X2Y80          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.981     8.960    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X2Y80          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.223     8.737    
                         clock uncertainty           -0.215     8.522    
    SLICE_X2Y80          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     8.317    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                 -4.545    

Slack (VIOLATED) :        -4.526ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.030ns  (logic 2.224ns (20.164%)  route 8.806ns (79.836%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 8.954 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.046     1.807    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y68         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_fdre_C_Q)         0.338     2.145 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=439, routed)         0.916     3.062    core/data_ram/ALUO_MEM[4]
    SLICE_X23Y68         LUT4 (Prop_lut4_I0_O)        0.070     3.132 f  core/data_ram/i___56_i_7/O
                         net (fo=10, routed)          1.091     4.223    core/data_ram/i___56_i_7_n_0
    SLICE_X23Y52         LUT6 (Prop_lut6_I0_O)        0.070     4.293 r  core/data_ram/MDR_WB[9]_i_34/O
                         net (fo=1, routed)           0.396     4.688    core/data_ram/MDR_WB[9]_i_34_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I2_O)        0.070     4.758 f  core/data_ram/MDR_WB[9]_i_12/O
                         net (fo=1, routed)           0.510     5.269    core/data_ram/MDR_WB[9]_i_12_n_0
    SLICE_X18Y58         LUT6 (Prop_lut6_I5_O)        0.070     5.339 r  core/data_ram/MDR_WB[9]_i_4/O
                         net (fo=1, routed)           0.928     6.266    core/data_ram/MDR_WB[9]_i_4_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.070     6.336 r  core/data_ram/MDR_WB[9]_i_2/O
                         net (fo=1, routed)           0.491     6.828    core/mux_csrout/RAMout_MEM[4]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.070     6.898 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.412     7.309    core/hazard_unit/Datain_MEM[8]
    SLICE_X9Y67          LUT4 (Prop_lut4_I2_O)        0.070     7.379 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.551     7.931    core/hazard_unit/B_EX[9]_i_2_n_0
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.070     8.001 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.708     8.709    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.070     8.779 r  core/hazard_unit/IR_ID[28]_i_71/O
                         net (fo=1, routed)           0.000     8.779    core/cmp_ID/S[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.279     9.058 r  core/cmp_ID/IR_ID_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.058    core/cmp_ID/IR_ID_reg[28]_i_57_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.130 r  core/cmp_ID/IR_ID_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.130    core/cmp_ID/IR_ID_reg[28]_i_44_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     9.301 f  core/cmp_ID/IR_ID_reg[28]_i_33/CO[2]
                         net (fo=2, routed)           0.607     9.908    core/hazard_unit/CO[0]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.193    10.101 r  core/hazard_unit/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.485    10.586    core/ctrl/data_buf_reg_0_3_0_5_i_86_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.070    10.656 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.757    11.413    core/U1_3/Branch_ctrl
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.070    11.483 r  core/U1_3/data_buf_reg_0_3_18_23_i_100/O
                         net (fo=1, routed)           0.000    11.483    core/U1_3/data_buf_reg_0_3_18_23_i_100_n_0
    SLICE_X8Y81          MUXF7 (Prop_muxf7_I0_O)      0.156    11.639 r  core/U1_3/data_buf_reg_0_3_18_23_i_46/O
                         net (fo=1, routed)           0.227    11.866    core/U1_3/data_buf_reg_0_3_18_23_i_46_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.175    12.041 r  core/U1_3/data_buf_reg_0_3_18_23_i_15/O
                         net (fo=1, routed)           0.376    12.417    vga/U12/Test_signal[23]
    SLICE_X7Y82          LUT5 (Prop_lut5_I0_O)        0.070    12.487 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.350    12.837    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.975     8.954    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.223     8.731    
                         clock uncertainty           -0.215     8.516    
    SLICE_X6Y78          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     8.311    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                 -4.526    

Slack (VIOLATED) :        -4.515ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.996ns  (logic 2.241ns (20.381%)  route 8.755ns (79.619%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 8.885 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.046     1.807    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y68         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_fdre_C_Q)         0.338     2.145 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=439, routed)         0.916     3.062    core/data_ram/ALUO_MEM[4]
    SLICE_X23Y68         LUT4 (Prop_lut4_I0_O)        0.070     3.132 f  core/data_ram/i___56_i_7/O
                         net (fo=10, routed)          1.091     4.223    core/data_ram/i___56_i_7_n_0
    SLICE_X23Y52         LUT6 (Prop_lut6_I0_O)        0.070     4.293 r  core/data_ram/MDR_WB[9]_i_34/O
                         net (fo=1, routed)           0.396     4.688    core/data_ram/MDR_WB[9]_i_34_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I2_O)        0.070     4.758 f  core/data_ram/MDR_WB[9]_i_12/O
                         net (fo=1, routed)           0.510     5.269    core/data_ram/MDR_WB[9]_i_12_n_0
    SLICE_X18Y58         LUT6 (Prop_lut6_I5_O)        0.070     5.339 r  core/data_ram/MDR_WB[9]_i_4/O
                         net (fo=1, routed)           0.928     6.266    core/data_ram/MDR_WB[9]_i_4_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.070     6.336 r  core/data_ram/MDR_WB[9]_i_2/O
                         net (fo=1, routed)           0.491     6.828    core/mux_csrout/RAMout_MEM[4]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.070     6.898 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.412     7.309    core/hazard_unit/Datain_MEM[8]
    SLICE_X9Y67          LUT4 (Prop_lut4_I2_O)        0.070     7.379 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.551     7.931    core/hazard_unit/B_EX[9]_i_2_n_0
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.070     8.001 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.708     8.709    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.070     8.779 r  core/hazard_unit/IR_ID[28]_i_71/O
                         net (fo=1, routed)           0.000     8.779    core/cmp_ID/S[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.279     9.058 r  core/cmp_ID/IR_ID_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.058    core/cmp_ID/IR_ID_reg[28]_i_57_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.130 r  core/cmp_ID/IR_ID_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.130    core/cmp_ID/IR_ID_reg[28]_i_44_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     9.301 f  core/cmp_ID/IR_ID_reg[28]_i_33/CO[2]
                         net (fo=2, routed)           0.607     9.908    core/hazard_unit/CO[0]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.193    10.101 r  core/hazard_unit/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.485    10.586    core/ctrl/data_buf_reg_0_3_0_5_i_86_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.070    10.656 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.603    11.259    core/U1_3/Branch_ctrl
    SLICE_X0Y75          LUT6 (Prop_lut6_I1_O)        0.070    11.329 r  core/U1_3/data_buf_reg_0_3_0_5_i_113/O
                         net (fo=1, routed)           0.000    11.329    core/U1_3/data_buf_reg_0_3_0_5_i_113_n_0
    SLICE_X0Y75          MUXF7 (Prop_muxf7_I0_O)      0.171    11.500 r  core/U1_3/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=1, routed)           0.305    11.805    core/U1_3/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I5_O)        0.177    11.982 r  core/U1_3/data_buf_reg_0_3_0_5_i_21/O
                         net (fo=1, routed)           0.226    12.207    vga/U12/Test_signal[2]
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.070    12.277 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.526    12.803    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.906     8.885    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.223     8.662    
                         clock uncertainty           -0.215     8.447    
    SLICE_X10Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.288    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.288    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                 -4.515    

Slack (VIOLATED) :        -4.455ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.011ns  (logic 2.224ns (20.198%)  route 8.787ns (79.802%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 8.960 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.046     1.807    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y68         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_fdre_C_Q)         0.338     2.145 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=439, routed)         0.916     3.062    core/data_ram/ALUO_MEM[4]
    SLICE_X23Y68         LUT4 (Prop_lut4_I0_O)        0.070     3.132 f  core/data_ram/i___56_i_7/O
                         net (fo=10, routed)          1.091     4.223    core/data_ram/i___56_i_7_n_0
    SLICE_X23Y52         LUT6 (Prop_lut6_I0_O)        0.070     4.293 r  core/data_ram/MDR_WB[9]_i_34/O
                         net (fo=1, routed)           0.396     4.688    core/data_ram/MDR_WB[9]_i_34_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I2_O)        0.070     4.758 f  core/data_ram/MDR_WB[9]_i_12/O
                         net (fo=1, routed)           0.510     5.269    core/data_ram/MDR_WB[9]_i_12_n_0
    SLICE_X18Y58         LUT6 (Prop_lut6_I5_O)        0.070     5.339 r  core/data_ram/MDR_WB[9]_i_4/O
                         net (fo=1, routed)           0.928     6.266    core/data_ram/MDR_WB[9]_i_4_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.070     6.336 r  core/data_ram/MDR_WB[9]_i_2/O
                         net (fo=1, routed)           0.491     6.828    core/mux_csrout/RAMout_MEM[4]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.070     6.898 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.412     7.309    core/hazard_unit/Datain_MEM[8]
    SLICE_X9Y67          LUT4 (Prop_lut4_I2_O)        0.070     7.379 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.551     7.931    core/hazard_unit/B_EX[9]_i_2_n_0
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.070     8.001 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.708     8.709    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.070     8.779 r  core/hazard_unit/IR_ID[28]_i_71/O
                         net (fo=1, routed)           0.000     8.779    core/cmp_ID/S[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.279     9.058 r  core/cmp_ID/IR_ID_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.058    core/cmp_ID/IR_ID_reg[28]_i_57_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.130 r  core/cmp_ID/IR_ID_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.130    core/cmp_ID/IR_ID_reg[28]_i_44_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     9.301 f  core/cmp_ID/IR_ID_reg[28]_i_33/CO[2]
                         net (fo=2, routed)           0.607     9.908    core/hazard_unit/CO[0]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.193    10.101 r  core/hazard_unit/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.485    10.586    core/ctrl/data_buf_reg_0_3_0_5_i_86_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.070    10.656 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.716    11.372    core/U1_3/Branch_ctrl
    SLICE_X6Y84          LUT6 (Prop_lut6_I1_O)        0.070    11.442 r  core/U1_3/data_buf_reg_0_3_24_29_i_109/O
                         net (fo=1, routed)           0.000    11.442    core/U1_3/data_buf_reg_0_3_24_29_i_109_n_0
    SLICE_X6Y84          MUXF7 (Prop_muxf7_I0_O)      0.156    11.598 r  core/U1_3/data_buf_reg_0_3_24_29_i_52/O
                         net (fo=1, routed)           0.237    11.835    core/U1_3/data_buf_reg_0_3_24_29_i_52_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.175    12.010 r  core/U1_3/data_buf_reg_0_3_24_29_i_17/O
                         net (fo=1, routed)           0.229    12.238    vga/U12/Test_signal[28]
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.070    12.308 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.510    12.818    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X2Y80          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.981     8.960    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X2Y80          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.223     8.737    
                         clock uncertainty           -0.215     8.522    
    SLICE_X2Y80          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.363    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                         -12.818    
  -------------------------------------------------------------------
                         slack                                 -4.455    

Slack (VIOLATED) :        -4.425ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.865ns  (logic 2.241ns (20.625%)  route 8.624ns (79.375%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 8.885 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.046     1.807    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y68         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_fdre_C_Q)         0.338     2.145 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=439, routed)         0.916     3.062    core/data_ram/ALUO_MEM[4]
    SLICE_X23Y68         LUT4 (Prop_lut4_I0_O)        0.070     3.132 f  core/data_ram/i___56_i_7/O
                         net (fo=10, routed)          1.091     4.223    core/data_ram/i___56_i_7_n_0
    SLICE_X23Y52         LUT6 (Prop_lut6_I0_O)        0.070     4.293 r  core/data_ram/MDR_WB[9]_i_34/O
                         net (fo=1, routed)           0.396     4.688    core/data_ram/MDR_WB[9]_i_34_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I2_O)        0.070     4.758 f  core/data_ram/MDR_WB[9]_i_12/O
                         net (fo=1, routed)           0.510     5.269    core/data_ram/MDR_WB[9]_i_12_n_0
    SLICE_X18Y58         LUT6 (Prop_lut6_I5_O)        0.070     5.339 r  core/data_ram/MDR_WB[9]_i_4/O
                         net (fo=1, routed)           0.928     6.266    core/data_ram/MDR_WB[9]_i_4_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.070     6.336 r  core/data_ram/MDR_WB[9]_i_2/O
                         net (fo=1, routed)           0.491     6.828    core/mux_csrout/RAMout_MEM[4]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.070     6.898 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.412     7.309    core/hazard_unit/Datain_MEM[8]
    SLICE_X9Y67          LUT4 (Prop_lut4_I2_O)        0.070     7.379 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.551     7.931    core/hazard_unit/B_EX[9]_i_2_n_0
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.070     8.001 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.708     8.709    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.070     8.779 r  core/hazard_unit/IR_ID[28]_i_71/O
                         net (fo=1, routed)           0.000     8.779    core/cmp_ID/S[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.279     9.058 r  core/cmp_ID/IR_ID_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.058    core/cmp_ID/IR_ID_reg[28]_i_57_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.130 r  core/cmp_ID/IR_ID_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.130    core/cmp_ID/IR_ID_reg[28]_i_44_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     9.301 f  core/cmp_ID/IR_ID_reg[28]_i_33/CO[2]
                         net (fo=2, routed)           0.607     9.908    core/hazard_unit/CO[0]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.193    10.101 r  core/hazard_unit/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.485    10.586    core/ctrl/data_buf_reg_0_3_0_5_i_86_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.070    10.656 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.727    11.383    core/U1_3/Branch_ctrl
    SLICE_X7Y74          LUT6 (Prop_lut6_I1_O)        0.070    11.453 r  core/U1_3/data_buf_reg_0_3_0_5_i_79/O
                         net (fo=1, routed)           0.000    11.453    core/U1_3/data_buf_reg_0_3_0_5_i_79_n_0
    SLICE_X7Y74          MUXF7 (Prop_muxf7_I0_O)      0.171    11.624 r  core/U1_3/data_buf_reg_0_3_0_5_i_36/O
                         net (fo=1, routed)           0.247    11.871    core/U1_3/data_buf_reg_0_3_0_5_i_36_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I5_O)        0.177    12.048 r  core/U1_3/data_buf_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.139    12.187    vga/U12/Test_signal[1]
    SLICE_X6Y75          LUT5 (Prop_lut5_I0_O)        0.070    12.257 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.415    12.673    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.906     8.885    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.223     8.662    
                         clock uncertainty           -0.215     8.447    
    SLICE_X10Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.247    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                         -12.673    
  -------------------------------------------------------------------
                         slack                                 -4.425    

Slack (VIOLATED) :        -4.421ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.941ns  (logic 2.241ns (20.482%)  route 8.700ns (79.518%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.045ns = ( 8.955 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.046     1.807    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y68         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_fdre_C_Q)         0.338     2.145 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=439, routed)         0.916     3.062    core/data_ram/ALUO_MEM[4]
    SLICE_X23Y68         LUT4 (Prop_lut4_I0_O)        0.070     3.132 f  core/data_ram/i___56_i_7/O
                         net (fo=10, routed)          1.091     4.223    core/data_ram/i___56_i_7_n_0
    SLICE_X23Y52         LUT6 (Prop_lut6_I0_O)        0.070     4.293 r  core/data_ram/MDR_WB[9]_i_34/O
                         net (fo=1, routed)           0.396     4.688    core/data_ram/MDR_WB[9]_i_34_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I2_O)        0.070     4.758 f  core/data_ram/MDR_WB[9]_i_12/O
                         net (fo=1, routed)           0.510     5.269    core/data_ram/MDR_WB[9]_i_12_n_0
    SLICE_X18Y58         LUT6 (Prop_lut6_I5_O)        0.070     5.339 r  core/data_ram/MDR_WB[9]_i_4/O
                         net (fo=1, routed)           0.928     6.266    core/data_ram/MDR_WB[9]_i_4_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.070     6.336 r  core/data_ram/MDR_WB[9]_i_2/O
                         net (fo=1, routed)           0.491     6.828    core/mux_csrout/RAMout_MEM[4]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.070     6.898 r  core/mux_csrout/MDR_WB[9]_i_1/O
                         net (fo=5, routed)           0.412     7.309    core/hazard_unit/Datain_MEM[8]
    SLICE_X9Y67          LUT4 (Prop_lut4_I2_O)        0.070     7.379 r  core/hazard_unit/B_EX[9]_i_2/O
                         net (fo=1, routed)           0.551     7.931    core/hazard_unit/B_EX[9]_i_2_n_0
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.070     8.001 r  core/hazard_unit/B_EX[9]_i_1/O
                         net (fo=4, routed)           0.708     8.709    core/hazard_unit/ALUO_MEM_reg[30]_0[8]
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.070     8.779 r  core/hazard_unit/IR_ID[28]_i_71/O
                         net (fo=1, routed)           0.000     8.779    core/cmp_ID/S[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.279     9.058 r  core/cmp_ID/IR_ID_reg[28]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.058    core/cmp_ID/IR_ID_reg[28]_i_57_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.130 r  core/cmp_ID/IR_ID_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.130    core/cmp_ID/IR_ID_reg[28]_i_44_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     9.301 f  core/cmp_ID/IR_ID_reg[28]_i_33/CO[2]
                         net (fo=2, routed)           0.607     9.908    core/hazard_unit/CO[0]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.193    10.101 r  core/hazard_unit/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.485    10.586    core/ctrl/data_buf_reg_0_3_0_5_i_86_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.070    10.656 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.532    11.188    core/U1_3/Branch_ctrl
    SLICE_X4Y75          LUT6 (Prop_lut6_I1_O)        0.070    11.258 r  core/U1_3/data_buf_reg_0_3_6_11_i_76/O
                         net (fo=1, routed)           0.000    11.258    core/U1_3/data_buf_reg_0_3_6_11_i_76_n_0
    SLICE_X4Y75          MUXF7 (Prop_muxf7_I0_O)      0.171    11.429 r  core/U1_3/data_buf_reg_0_3_6_11_i_34/O
                         net (fo=1, routed)           0.355    11.784    core/U1_3/data_buf_reg_0_3_6_11_i_34_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.177    11.961 r  core/U1_3/data_buf_reg_0_3_6_11_i_11/O
                         net (fo=1, routed)           0.373    12.334    vga/U12/Test_signal[9]
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.070    12.404 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.345    12.749    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.976     8.955    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.223     8.732    
                         clock uncertainty           -0.215     8.517    
    SLICE_X2Y77          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     8.328    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                         -12.749    
  -------------------------------------------------------------------
                         slack                                 -4.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.405ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.237ns (27.183%)  route 0.635ns (72.817%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.920     0.682    core/reg_IF_ID/debug_clk
    SLICE_X7Y76          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.132     0.814 r  core/reg_IF_ID/PCurrent_ID_reg[20]/Q
                         net (fo=4, routed)           0.214     1.028    core/U1_3/data_buf_reg_0_3_30_31_i_9_0[20]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.035     1.063 r  core/U1_3/data_buf_reg_0_3_18_23_i_38/O
                         net (fo=1, routed)           0.201     1.264    core/U1_3/data_buf_reg_0_3_18_23_i_38_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I1_O)        0.035     1.299 r  core/U1_3/data_buf_reg_0_3_18_23_i_13/O
                         net (fo=1, routed)           0.109     1.408    vga/U12/Test_signal[20]
    SLICE_X7Y78          LUT5 (Prop_lut5_I0_O)        0.035     1.443 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.111     1.554    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.199    -0.780    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.547    -0.234    
                         clock uncertainty            0.215    -0.019    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.149    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.254ns (29.360%)  route 0.611ns (70.640%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.919     0.681    core/reg_EXE_MEM/debug_clk
    SLICE_X6Y74          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.149     0.830 r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/Q
                         net (fo=2, routed)           0.130     0.960    core/U1_3/PC_MEM[1]
    SLICE_X4Y74          LUT6 (Prop_lut6_I0_O)        0.035     0.995 r  core/U1_3/data_buf_reg_0_3_0_5_i_33/O
                         net (fo=1, routed)           0.189     1.184    core/U1_3/data_buf_reg_0_3_0_5_i_33_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I0_O)        0.035     1.219 r  core/U1_3/data_buf_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.057     1.276    vga/U12/Test_signal[1]
    SLICE_X6Y75          LUT5 (Prop_lut5_I0_O)        0.035     1.311 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.235     1.546    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.159    -0.820    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X10Y76         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.547    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X10Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.085    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.237ns (25.364%)  route 0.697ns (74.636%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.923     0.685    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y79          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.132     0.817 r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/Q
                         net (fo=2, routed)           0.210     1.027    core/U1_3/PC_MEM[22]
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.035     1.062 r  core/U1_3/data_buf_reg_0_3_18_23_i_49/O
                         net (fo=1, routed)           0.146     1.207    core/U1_3/data_buf_reg_0_3_18_23_i_49_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.035     1.242 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=1, routed)           0.057     1.300    vga/U12/Test_signal[22]
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.035     1.335 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.285     1.620    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.199    -0.780    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.547    -0.234    
                         clock uncertainty            0.215    -0.019    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167     0.148    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.544ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.254ns (24.744%)  route 0.773ns (75.256%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.884     0.646    core/reg_EXE_MEM/debug_clk
    SLICE_X8Y79          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.149     0.795 r  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/Q
                         net (fo=2, routed)           0.186     0.981    core/U1_3/PC_MEM[21]
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.035     1.016 r  core/U1_3/data_buf_reg_0_3_18_23_i_31/O
                         net (fo=1, routed)           0.255     1.272    core/U1_3/data_buf_reg_0_3_18_23_i_31_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.035     1.307 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=1, routed)           0.111     1.417    vga/U12/Test_signal[21]
    SLICE_X6Y79          LUT5 (Prop_lut5_I0_O)        0.035     1.452 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.220     1.673    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.199    -0.780    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism              0.547    -0.234    
                         clock uncertainty            0.215    -0.019    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.148     0.129    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.237ns (23.248%)  route 0.782ns (76.752%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.881     0.643    core/reg_EXE_MEM/debug_clk
    SLICE_X9Y76          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.132     0.775 r  core/reg_EXE_MEM/PCurrent_MEM_reg[17]/Q
                         net (fo=2, routed)           0.340     1.115    core/U1_3/PC_MEM[17]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.035     1.150 r  core/U1_3/data_buf_reg_0_3_12_17_i_43/O
                         net (fo=1, routed)           0.157     1.307    core/U1_3/data_buf_reg_0_3_12_17_i_43_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.035     1.342 r  core/U1_3/data_buf_reg_0_3_12_17_i_15/O
                         net (fo=1, routed)           0.065     1.407    vga/U12/Test_signal[17]
    SLICE_X4Y77          LUT5 (Prop_lut5_I0_O)        0.035     1.442 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.220     1.663    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X6Y76          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.196    -0.783    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X6Y76          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism              0.547    -0.237    
                         clock uncertainty            0.215    -0.022    
    SLICE_X6Y76          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140     0.118    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.570ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.237ns (22.810%)  route 0.802ns (77.190%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.919     0.681    core/reg_EXE_MEM/debug_clk
    SLICE_X5Y74          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.132     0.813 r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/Q
                         net (fo=2, routed)           0.340     1.153    core/U1_3/PC_MEM[6]
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.035     1.188 r  core/U1_3/data_buf_reg_0_3_6_11_i_25/O
                         net (fo=1, routed)           0.230     1.418    core/U1_3/data_buf_reg_0_3_6_11_i_25_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.035     1.453 r  core/U1_3/data_buf_reg_0_3_6_11_i_9/O
                         net (fo=1, routed)           0.121     1.575    vga/U12/Test_signal[6]
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.035     1.610 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.111     1.720    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.200    -0.779    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.547    -0.233    
                         clock uncertainty            0.215    -0.018    
    SLICE_X2Y77          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.150    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.358ns (34.254%)  route 0.687ns (65.746%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.921     0.683    core/reg_EXE_MEM/debug_clk
    SLICE_X2Y74          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.149     0.832 r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/Q
                         net (fo=2, routed)           0.254     1.086    core/U1_3/PC_MEM[16]
    SLICE_X2Y74          LUT6 (Prop_lut6_I5_O)        0.035     1.121 r  core/U1_3/data_buf_reg_0_3_12_17_i_107/O
                         net (fo=1, routed)           0.000     1.121    core/U1_3/data_buf_reg_0_3_12_17_i_107_n_0
    SLICE_X2Y74          MUXF7 (Prop_muxf7_I1_O)      0.056     1.177 r  core/U1_3/data_buf_reg_0_3_12_17_i_49/O
                         net (fo=1, routed)           0.130     1.307    core/U1_3/data_buf_reg_0_3_12_17_i_49_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.083     1.390 r  core/U1_3/data_buf_reg_0_3_12_17_i_17/O
                         net (fo=1, routed)           0.127     1.517    vga/U12/Test_signal[16]
    SLICE_X5Y75          LUT5 (Prop_lut5_I0_O)        0.035     1.552 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.177     1.728    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X6Y76          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.196    -0.783    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X6Y76          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.547    -0.237    
                         clock uncertainty            0.215    -0.022    
    SLICE_X6Y76          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167     0.145    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.596ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.364ns (34.321%)  route 0.697ns (65.679%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.924     0.686    core/reg_EXE_MEM/debug_clk
    SLICE_X2Y78          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.149     0.835 r  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/Q
                         net (fo=2, routed)           0.219     1.054    core/U1_3/PC_MEM[30]
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.035     1.089 r  core/U1_3/data_buf_reg_0_3_30_31_i_29/O
                         net (fo=1, routed)           0.000     1.089    core/U1_3/data_buf_reg_0_3_30_31_i_29_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I1_O)      0.062     1.151 r  core/U1_3/data_buf_reg_0_3_30_31_i_14/O
                         net (fo=1, routed)           0.150     1.301    vga/U12/data_buf_reg_0_3_30_31_i_2_2
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.083     1.384 f  vga/U12/data_buf_reg_0_3_30_31_i_5/O
                         net (fo=1, routed)           0.165     1.549    vga/U12/data_buf_reg_0_3_30_31_i_5_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.035     1.584 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.163     1.747    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X6Y80          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.201    -0.778    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X6Y80          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.547    -0.232    
                         clock uncertainty            0.215    -0.017    
    SLICE_X6Y80          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.151    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.364ns (33.634%)  route 0.718ns (66.366%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.919     0.681    core/reg_EXE_MEM/debug_clk
    SLICE_X6Y75          FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.149     0.830 r  core/reg_EXE_MEM/ALUO_MEM_reg[14]/Q
                         net (fo=5, routed)           0.296     1.126    core/reg_ID_EX/ALUO_MEM[10]
    SLICE_X4Y78          LUT6 (Prop_lut6_I4_O)        0.035     1.161 r  core/reg_ID_EX/data_buf_reg_0_3_12_17_i_90/O
                         net (fo=1, routed)           0.000     1.161    core/U1_3/data_buf_reg_0_3_12_17_i_13_0
    SLICE_X4Y78          MUXF7 (Prop_muxf7_I1_O)      0.062     1.223 r  core/U1_3/data_buf_reg_0_3_12_17_i_40/O
                         net (fo=1, routed)           0.110     1.333    core/U1_3/data_buf_reg_0_3_12_17_i_40_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.083     1.416 r  core/U1_3/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=1, routed)           0.144     1.559    vga/U12/Test_signal[14]
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.035     1.594 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.169     1.763    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X6Y76          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.196    -0.783    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X6Y76          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism              0.547    -0.237    
                         clock uncertainty            0.215    -0.022    
    SLICE_X6Y76          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.146    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.621ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.254ns (23.940%)  route 0.807ns (76.060%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.924     0.686    core/reg_EXE_MEM/debug_clk
    SLICE_X2Y71          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.149     0.835 r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/Q
                         net (fo=2, routed)           0.297     1.133    core/U1_3/PC_MEM[7]
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.035     1.168 r  core/U1_3/data_buf_reg_0_3_6_11_i_19/O
                         net (fo=1, routed)           0.198     1.365    core/U1_3/data_buf_reg_0_3_6_11_i_19_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.035     1.400 r  core/U1_3/data_buf_reg_0_3_6_11_i_7/O
                         net (fo=1, routed)           0.134     1.535    vga/U12/Test_signal[7]
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.035     1.570 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.177     1.747    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.200    -0.779    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.547    -0.233    
                         clock uncertainty            0.215    -0.018    
    SLICE_X2Y77          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.126    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  1.621    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.178ns  (logic 2.503ns (59.914%)  route 1.675ns (40.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.883    32.100    vga/U12/DO[0]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.070    32.170 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.792    32.961    vga/U12/G[1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.540    
                         clock uncertainty           -0.201    38.339    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.021    38.318    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                         -32.961    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.045ns  (logic 2.503ns (61.876%)  route 1.542ns (38.124%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.883    32.100    vga/U12/DO[0]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.070    32.170 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.659    32.829    vga/U12/G[1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.223    38.540    
                         clock uncertainty           -0.201    38.339    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.021    38.318    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                         -32.829    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.027ns  (logic 2.503ns (62.162%)  route 1.524ns (37.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.714    31.931    vga/U12/DO[0]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.070    32.001 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.809    32.810    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.540    
                         clock uncertainty           -0.201    38.339    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.038    38.301    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                         -32.810    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.800ns  (logic 2.516ns (66.204%)  route 1.284ns (33.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.710    31.927    vga/U12/DO[0]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.083    32.010 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.574    32.584    vga/U12/G[3]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X4Y100         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.540    
                         clock uncertainty           -0.201    38.339    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)       -0.168    38.171    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.171    
                         arrival time                         -32.584    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.805ns  (logic 2.516ns (66.120%)  route 1.289ns (33.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.710    31.927    vga/U12/DO[0]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.083    32.010 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.579    32.589    vga/U12/G[3]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X4Y100         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.223    38.540    
                         clock uncertainty           -0.201    38.339    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)       -0.154    38.185    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                         -32.589    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.894ns  (logic 2.503ns (64.277%)  route 1.391ns (35.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.714    31.931    vga/U12/DO[0]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.070    32.001 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.677    32.678    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.223    38.540    
                         clock uncertainty           -0.201    38.339    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.024    38.315    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.315    
                         arrival time                         -32.678    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.783ns  (logic 2.509ns (66.329%)  route 1.274ns (33.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.714    31.931    vga/U12/DO[0]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.076    32.007 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.559    32.566    vga/U12/B[3]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X6Y100         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.223    38.540    
                         clock uncertainty           -0.201    38.339    
    SLICE_X6Y100         FDRE (Setup_fdre_C_D)       -0.134    38.205    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.205    
                         arrival time                         -32.566    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.733ns  (logic 2.512ns (67.286%)  route 1.221ns (32.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.883    32.100    vga/U12/DO[0]
    SLICE_X6Y100         LUT2 (Prop_lut2_I1_O)        0.079    32.179 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.338    32.517    vga/U12/R[3]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X4Y100         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.540    
                         clock uncertainty           -0.201    38.339    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)       -0.140    38.199    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.199    
                         arrival time                         -32.517    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.731ns  (logic 2.512ns (67.326%)  route 1.219ns (32.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.883    32.100    vga/U12/DO[0]
    SLICE_X6Y100         LUT2 (Prop_lut2_I1_O)        0.079    32.179 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.336    32.515    vga/U12/R[3]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X4Y100         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.223    38.540    
                         clock uncertainty           -0.201    38.339    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)       -0.140    38.199    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         38.199    
                         arrival time                         -32.515    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.764ns  (logic 2.503ns (66.492%)  route 1.261ns (33.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.710    31.927    vga/U12/DO[0]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.070    31.997 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.551    32.548    vga/U12/B[2]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.784    38.763    vga/U12/CLK_OUT3
    SLICE_X6Y100         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.223    38.540    
                         clock uncertainty           -0.201    38.339    
    SLICE_X6Y100         FDRE (Setup_fdre_C_D)       -0.001    38.338    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                         -32.548    
  -------------------------------------------------------------------
                         slack                                  5.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.167ns (18.907%)  route 0.716ns (81.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.808    -0.694    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.132    -0.562 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.386    -0.176    vga/U12/flag
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.035    -0.141 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.330     0.189    vga/U12/B[2]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.122    -0.858    vga/U12/CLK_OUT3
    SLICE_X6Y100         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.547    -0.311    
                         clock uncertainty            0.201    -0.110    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.057    -0.053    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.167ns (17.525%)  route 0.786ns (82.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.808    -0.694    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.132    -0.562 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.401    -0.161    vga/U12/flag
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.035    -0.126 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.385     0.259    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.122    -0.858    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.547    -0.311    
                         clock uncertainty            0.201    -0.110    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.075    -0.035    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.170ns (18.741%)  route 0.737ns (81.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.808    -0.694    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.132    -0.562 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.386    -0.176    vga/U12/flag
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.038    -0.138 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.351     0.213    vga/U12/G[3]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.122    -0.858    vga/U12/CLK_OUT3
    SLICE_X4Y100         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.547    -0.311    
                         clock uncertainty            0.201    -0.110    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.022    -0.088    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.170ns (18.840%)  route 0.732ns (81.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.808    -0.694    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.132    -0.562 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.386    -0.176    vga/U12/flag
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.038    -0.138 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.346     0.208    vga/U12/G[3]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.122    -0.858    vga/U12/CLK_OUT3
    SLICE_X4Y100         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.547    -0.311    
                         clock uncertainty            0.201    -0.110    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.017    -0.093    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.167ns (17.063%)  route 0.812ns (82.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.808    -0.694    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.132    -0.562 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.426    -0.137    vga/U12/flag
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.035    -0.102 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.386     0.285    vga/U12/G[1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.122    -0.858    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.547    -0.311    
                         clock uncertainty            0.201    -0.110    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.076    -0.034    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.167ns (18.403%)  route 0.740ns (81.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.808    -0.694    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.132    -0.562 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.401    -0.161    vga/U12/flag
    SLICE_X6Y100         LUT4 (Prop_lut4_I2_O)        0.035    -0.126 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.339     0.213    vga/U12/B[3]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.122    -0.858    vga/U12/CLK_OUT3
    SLICE_X6Y100         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.547    -0.311    
                         clock uncertainty            0.201    -0.110    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.003    -0.107    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.167ns (16.480%)  route 0.846ns (83.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.808    -0.694    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.132    -0.562 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.401    -0.161    vga/U12/flag
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.035    -0.126 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.445     0.319    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.122    -0.858    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.311    
                         clock uncertainty            0.201    -0.110    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.070    -0.040    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.167ns (16.070%)  route 0.872ns (83.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.808    -0.694    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.132    -0.562 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.426    -0.137    vga/U12/flag
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.035    -0.102 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.447     0.345    vga/U12/G[1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.122    -0.858    vga/U12/CLK_OUT3
    SLICE_X5Y100         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.311    
                         clock uncertainty            0.201    -0.110    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.077    -0.033    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.746ns (68.814%)  route 0.338ns (31.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.845    -0.657    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746     0.089 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.338     0.427    vga/U12/DO[0]
    SLICE_X6Y100         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.122    -0.858    vga/U12/CLK_OUT3
    SLICE_X6Y100         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.547    -0.311    
                         clock uncertainty            0.201    -0.110    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.062    -0.048    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.746ns (68.814%)  route 0.338ns (31.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.845    -0.657    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746     0.089 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.338     0.427    vga/U12/DO[0]
    SLICE_X6Y100         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.122    -0.858    vga/U12/CLK_OUT3
    SLICE_X6Y100         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.311    
                         clock uncertainty            0.201    -0.110    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.062    -0.048    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.475    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       11.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.267ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.538ns  (logic 0.459ns (6.089%)  route 7.079ns (93.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.029ns = ( 118.971 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.751ns = ( 99.249 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    99.249    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    99.638 f  rst_all_reg/Q
                         net (fo=1367, routed)        6.491   106.129    DISPLAY/P2S_LED/rst_all
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.070   106.199 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.589   106.787    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X7Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.992   118.971    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.223   118.748    
                         clock uncertainty           -0.215   118.533    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.479   118.054    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        118.054    
                         arrival time                        -106.787    
  -------------------------------------------------------------------
                         slack                                 11.267    

Slack (MET) :             11.267ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.538ns  (logic 0.459ns (6.089%)  route 7.079ns (93.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.029ns = ( 118.971 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.751ns = ( 99.249 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    99.249    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    99.638 f  rst_all_reg/Q
                         net (fo=1367, routed)        6.491   106.129    DISPLAY/P2S_LED/rst_all
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.070   106.199 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.589   106.787    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X7Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.992   118.971    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.223   118.748    
                         clock uncertainty           -0.215   118.533    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.479   118.054    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        118.054    
                         arrival time                        -106.787    
  -------------------------------------------------------------------
                         slack                                 11.267    

Slack (MET) :             11.267ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.538ns  (logic 0.459ns (6.089%)  route 7.079ns (93.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.029ns = ( 118.971 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.751ns = ( 99.249 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    99.249    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    99.638 f  rst_all_reg/Q
                         net (fo=1367, routed)        6.491   106.129    DISPLAY/P2S_LED/rst_all
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.070   106.199 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.589   106.787    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X7Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.992   118.971    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
                         clock pessimism             -0.223   118.748    
                         clock uncertainty           -0.215   118.533    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.479   118.054    DISPLAY/P2S_LED/buff_reg[12]
  -------------------------------------------------------------------
                         required time                        118.054    
                         arrival time                        -106.787    
  -------------------------------------------------------------------
                         slack                                 11.267    

Slack (MET) :             11.297ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.538ns  (logic 0.459ns (6.089%)  route 7.079ns (93.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.029ns = ( 118.971 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.751ns = ( 99.249 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    99.249    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    99.638 f  rst_all_reg/Q
                         net (fo=1367, routed)        6.491   106.129    DISPLAY/P2S_LED/rst_all
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.070   106.199 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.589   106.787    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.992   118.971    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.223   118.748    
                         clock uncertainty           -0.215   118.533    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.449   118.084    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        118.084    
                         arrival time                        -106.787    
  -------------------------------------------------------------------
                         slack                                 11.297    

Slack (MET) :             11.297ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.538ns  (logic 0.459ns (6.089%)  route 7.079ns (93.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.029ns = ( 118.971 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.751ns = ( 99.249 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    99.249    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    99.638 f  rst_all_reg/Q
                         net (fo=1367, routed)        6.491   106.129    DISPLAY/P2S_LED/rst_all
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.070   106.199 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.589   106.787    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.992   118.971    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism             -0.223   118.748    
                         clock uncertainty           -0.215   118.533    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.449   118.084    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        118.084    
                         arrival time                        -106.787    
  -------------------------------------------------------------------
                         slack                                 11.297    

Slack (MET) :             11.297ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.538ns  (logic 0.459ns (6.089%)  route 7.079ns (93.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.029ns = ( 118.971 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.751ns = ( 99.249 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    99.249    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    99.638 f  rst_all_reg/Q
                         net (fo=1367, routed)        6.491   106.129    DISPLAY/P2S_LED/rst_all
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.070   106.199 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.589   106.787    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.992   118.971    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism             -0.223   118.748    
                         clock uncertainty           -0.215   118.533    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.449   118.084    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                        118.084    
                         arrival time                        -106.787    
  -------------------------------------------------------------------
                         slack                                 11.297    

Slack (MET) :             11.297ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.538ns  (logic 0.459ns (6.089%)  route 7.079ns (93.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.029ns = ( 118.971 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.751ns = ( 99.249 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    99.249    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    99.638 f  rst_all_reg/Q
                         net (fo=1367, routed)        6.491   106.129    DISPLAY/P2S_LED/rst_all
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.070   106.199 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.589   106.787    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.992   118.971    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
                         clock pessimism             -0.223   118.748    
                         clock uncertainty           -0.215   118.533    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.449   118.084    DISPLAY/P2S_LED/buff_reg[9]
  -------------------------------------------------------------------
                         required time                        118.084    
                         arrival time                        -106.787    
  -------------------------------------------------------------------
                         slack                                 11.297    

Slack (MET) :             11.493ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.105ns  (logic 0.389ns (5.475%)  route 6.716ns (94.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 118.764 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.751ns = ( 99.249 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    99.249    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    99.638 r  rst_all_reg/Q
                         net (fo=1367, routed)        6.716   106.354    DISPLAY/rst_all
    SLICE_X1Y100         FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.785   118.764    DISPLAY/CLK_OUT3
    SLICE_X1Y100         FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                         clock pessimism             -0.223   118.541    
                         clock uncertainty           -0.215   118.326    
    SLICE_X1Y100         FDRE (Setup_fdre_C_R)       -0.479   117.847    DISPLAY/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                        117.847    
                         arrival time                        -106.354    
  -------------------------------------------------------------------
                         slack                                 11.493    

Slack (MET) :             11.493ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.105ns  (logic 0.389ns (5.475%)  route 6.716ns (94.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 118.764 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.751ns = ( 99.249 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    99.249    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    99.638 r  rst_all_reg/Q
                         net (fo=1367, routed)        6.716   106.354    DISPLAY/rst_all
    SLICE_X1Y100         FDRE                                         r  DISPLAY/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.785   118.764    DISPLAY/CLK_OUT3
    SLICE_X1Y100         FDRE                                         r  DISPLAY/clk_count_reg[21]/C
                         clock pessimism             -0.223   118.541    
                         clock uncertainty           -0.215   118.326    
    SLICE_X1Y100         FDRE (Setup_fdre_C_R)       -0.479   117.847    DISPLAY/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                        117.847    
                         arrival time                        -106.354    
  -------------------------------------------------------------------
                         slack                                 11.493    

Slack (MET) :             11.620ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.391ns  (logic 0.459ns (6.210%)  route 6.932ns (93.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.095ns = ( 118.905 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.751ns = ( 99.249 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    99.249    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    99.638 f  rst_all_reg/Q
                         net (fo=1367, routed)        6.493   106.131    DISPLAY/P2S_LED/rst_all
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.070   106.201 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.440   106.641    DISPLAY/P2S_LED/buff_0
    SLICE_X8Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.926   118.905    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y99          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism             -0.223   118.682    
                         clock uncertainty           -0.215   118.467    
    SLICE_X8Y99          FDRE (Setup_fdre_C_CE)      -0.207   118.260    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        118.260    
                         arrival time                        -106.641    
  -------------------------------------------------------------------
                         slack                                 11.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.747ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.184ns (5.530%)  route 3.143ns (94.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 f  rst_all_reg/Q
                         net (fo=1367, routed)        3.143     2.810    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.035     2.845 r  DISPLAY/P2S_SEG/s_clk_i_1/O
                         net (fo=1, routed)           0.000     2.845    DISPLAY/P2S_SEG/s_clk_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y92          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.102     0.097    DISPLAY/P2S_SEG/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.748ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.184ns (5.528%)  route 3.144ns (94.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 r  rst_all_reg/Q
                         net (fo=1367, routed)        3.144     2.811    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y92          LUT6 (Prop_lut6_I4_O)        0.035     2.846 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     2.846    DISPLAY/P2S_SEG/buff[6]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y92          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.102     0.097    DISPLAY/P2S_SEG/buff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.808ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.149ns (4.527%)  route 3.142ns (95.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 r  rst_all_reg/Q
                         net (fo=1367, routed)        3.142     2.808    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y93          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y93          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X2Y93          FDRE (Hold_fdre_C_R)         0.005     0.000    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.149ns (4.527%)  route 3.142ns (95.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 r  rst_all_reg/Q
                         net (fo=1367, routed)        3.142     2.808    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y93          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y93          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X2Y93          FDRE (Hold_fdre_C_R)         0.005     0.000    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.833ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.149ns (4.527%)  route 3.142ns (95.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 r  rst_all_reg/Q
                         net (fo=1367, routed)        3.142     2.808    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y93          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y93          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X3Y93          FDRE (Hold_fdre_C_R)        -0.020    -0.025    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.833ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.149ns (4.527%)  route 3.142ns (95.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 r  rst_all_reg/Q
                         net (fo=1367, routed)        3.142     2.808    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y93          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y93          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X3Y93          FDRE (Hold_fdre_C_R)        -0.020    -0.025    DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.863ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.149ns (4.453%)  route 3.197ns (95.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 r  rst_all_reg/Q
                         net (fo=1367, routed)        3.197     2.863    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X2Y94          FDRE (Hold_fdre_C_R)         0.005     0.000    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.863ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.149ns (4.453%)  route 3.197ns (95.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 r  rst_all_reg/Q
                         net (fo=1367, routed)        3.197     2.863    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X2Y94          FDRE (Hold_fdre_C_R)         0.005     0.000    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.863ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.149ns (4.453%)  route 3.197ns (95.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 r  rst_all_reg/Q
                         net (fo=1367, routed)        3.197     2.863    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X2Y94          FDRE (Hold_fdre_C_R)         0.005     0.000    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.863ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.149ns (4.453%)  route 3.197ns (95.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 r  rst_all_reg/Q
                         net (fo=1367, routed)        3.197     2.863    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X2Y94          FDRE (Hold_fdre_C_R)         0.005     0.000    DISPLAY/P2S_SEG/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  2.863    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       42.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.811ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 0.389ns (4.363%)  route 8.527ns (95.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 51.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    -0.751    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    -0.362 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.527     8.165    core/register/rst_all
    SLICE_X20Y82         FDCE                                         f  core/register/register_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.913    51.443    core/register/debug_clk
    SLICE_X20Y82         FDCE                                         r  core/register/register_reg[6][10]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.368    
                         clock uncertainty           -0.095    51.273    
    SLICE_X20Y82         FDCE (Recov_fdce_C_CLR)     -0.297    50.976    core/register/register_reg[6][10]
  -------------------------------------------------------------------
                         required time                         50.976    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                 42.811    

Slack (MET) :             42.811ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 0.389ns (4.363%)  route 8.527ns (95.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 51.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    -0.751    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    -0.362 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.527     8.165    core/register/rst_all
    SLICE_X20Y82         FDCE                                         f  core/register/register_reg[6][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.913    51.443    core/register/debug_clk
    SLICE_X20Y82         FDCE                                         r  core/register/register_reg[6][12]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.368    
                         clock uncertainty           -0.095    51.273    
    SLICE_X20Y82         FDCE (Recov_fdce_C_CLR)     -0.297    50.976    core/register/register_reg[6][12]
  -------------------------------------------------------------------
                         required time                         50.976    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                 42.811    

Slack (MET) :             42.811ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 0.389ns (4.363%)  route 8.527ns (95.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 51.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    -0.751    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    -0.362 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.527     8.165    core/register/rst_all
    SLICE_X20Y82         FDCE                                         f  core/register/register_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.913    51.443    core/register/debug_clk
    SLICE_X20Y82         FDCE                                         r  core/register/register_reg[6][4]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.368    
                         clock uncertainty           -0.095    51.273    
    SLICE_X20Y82         FDCE (Recov_fdce_C_CLR)     -0.297    50.976    core/register/register_reg[6][4]
  -------------------------------------------------------------------
                         required time                         50.976    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                 42.811    

Slack (MET) :             43.233ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[27][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 0.389ns (4.579%)  route 8.107ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        2.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 51.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    -0.751    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    -0.362 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.107     7.745    core/register/rst_all
    SLICE_X20Y84         FDCE                                         f  core/register/register_reg[27][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.915    51.445    core/register/debug_clk
    SLICE_X20Y84         FDCE                                         r  core/register/register_reg[27][16]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.370    
                         clock uncertainty           -0.095    51.275    
    SLICE_X20Y84         FDCE (Recov_fdce_C_CLR)     -0.297    50.978    core/register/register_reg[27][16]
  -------------------------------------------------------------------
                         required time                         50.978    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                 43.233    

Slack (MET) :             43.233ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[27][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 0.389ns (4.579%)  route 8.107ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        2.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 51.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    -0.751    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    -0.362 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.107     7.745    core/register/rst_all
    SLICE_X20Y84         FDCE                                         f  core/register/register_reg[27][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.915    51.445    core/register/debug_clk
    SLICE_X20Y84         FDCE                                         r  core/register/register_reg[27][28]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.370    
                         clock uncertainty           -0.095    51.275    
    SLICE_X20Y84         FDCE (Recov_fdce_C_CLR)     -0.297    50.978    core/register/register_reg[27][28]
  -------------------------------------------------------------------
                         required time                         50.978    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                 43.233    

Slack (MET) :             43.286ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.389ns (4.622%)  route 8.028ns (95.378%))
  Logic Levels:           0  
  Clock Path Skew:        2.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 51.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    -0.751    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    -0.362 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.028     7.666    core/register/rst_all
    SLICE_X17Y84         FDCE                                         f  core/register/register_reg[24][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.916    51.446    core/register/debug_clk
    SLICE_X17Y84         FDCE                                         r  core/register/register_reg[24][17]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.371    
                         clock uncertainty           -0.095    51.276    
    SLICE_X17Y84         FDCE (Recov_fdce_C_CLR)     -0.324    50.952    core/register/register_reg[24][17]
  -------------------------------------------------------------------
                         required time                         50.952    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                 43.286    

Slack (MET) :             43.286ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.389ns (4.622%)  route 8.028ns (95.378%))
  Logic Levels:           0  
  Clock Path Skew:        2.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 51.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    -0.751    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    -0.362 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.028     7.666    core/register/rst_all
    SLICE_X17Y84         FDCE                                         f  core/register/register_reg[24][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.916    51.446    core/register/debug_clk
    SLICE_X17Y84         FDCE                                         r  core/register/register_reg[24][28]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.371    
                         clock uncertainty           -0.095    51.276    
    SLICE_X17Y84         FDCE (Recov_fdce_C_CLR)     -0.324    50.952    core/register/register_reg[24][28]
  -------------------------------------------------------------------
                         required time                         50.952    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                 43.286    

Slack (MET) :             43.313ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.389ns (4.622%)  route 8.028ns (95.378%))
  Logic Levels:           0  
  Clock Path Skew:        2.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 51.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    -0.751    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    -0.362 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.028     7.666    core/register/rst_all
    SLICE_X16Y84         FDCE                                         f  core/register/register_reg[6][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.916    51.446    core/register/debug_clk
    SLICE_X16Y84         FDCE                                         r  core/register/register_reg[6][17]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.371    
                         clock uncertainty           -0.095    51.276    
    SLICE_X16Y84         FDCE (Recov_fdce_C_CLR)     -0.297    50.979    core/register/register_reg[6][17]
  -------------------------------------------------------------------
                         required time                         50.979    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                 43.313    

Slack (MET) :             43.313ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.389ns (4.622%)  route 8.028ns (95.378%))
  Logic Levels:           0  
  Clock Path Skew:        2.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 51.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    -0.751    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    -0.362 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.028     7.666    core/register/rst_all
    SLICE_X16Y84         FDCE                                         f  core/register/register_reg[6][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.916    51.446    core/register/debug_clk
    SLICE_X16Y84         FDCE                                         r  core/register/register_reg[6][22]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.371    
                         clock uncertainty           -0.095    51.276    
    SLICE_X16Y84         FDCE (Recov_fdce_C_CLR)     -0.297    50.979    core/register/register_reg[6][22]
  -------------------------------------------------------------------
                         required time                         50.979    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                 43.313    

Slack (MET) :             43.313ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][24]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.389ns (4.622%)  route 8.028ns (95.378%))
  Logic Levels:           0  
  Clock Path Skew:        2.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 51.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.345    -0.751    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.389    -0.362 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.028     7.666    core/register/rst_all
    SLICE_X16Y84         FDCE                                         f  core/register/register_reg[6][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.916    51.446    core/register/debug_clk
    SLICE_X16Y84         FDCE                                         r  core/register/register_reg[6][24]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.371    
                         clock uncertainty           -0.095    51.276    
    SLICE_X16Y84         FDCE (Recov_fdce_C_CLR)     -0.297    50.979    core/register/register_reg[6][24]
  -------------------------------------------------------------------
                         required time                         50.979    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                 43.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.149ns (7.226%)  route 1.913ns (92.774%))
  Logic Levels:           0  
  Clock Path Skew:        1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 f  rst_all_reg/Q
                         net (fo=1367, routed)        1.913     1.579    core/reg_ID_EX/rst_all
    SLICE_X7Y57          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.211     0.867    core/reg_ID_EX/debug_clk
    SLICE_X7Y57          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[25]/C
                         clock pessimism              0.477     1.344    
    SLICE_X7Y57          FDCE (Remov_fdce_C_CLR)     -0.085     1.259    core/reg_ID_EX/PCurrent_EX_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.149ns (7.226%)  route 1.913ns (92.774%))
  Logic Levels:           0  
  Clock Path Skew:        1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 f  rst_all_reg/Q
                         net (fo=1367, routed)        1.913     1.579    core/reg_ID_EX/rst_all
    SLICE_X7Y57          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.211     0.867    core/reg_ID_EX/debug_clk
    SLICE_X7Y57          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[27]/C
                         clock pessimism              0.477     1.344    
    SLICE_X7Y57          FDCE (Remov_fdce_C_CLR)     -0.085     1.259    core/reg_ID_EX/PCurrent_EX_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[31]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.149ns (7.292%)  route 1.894ns (92.708%))
  Logic Levels:           0  
  Clock Path Skew:        1.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 f  rst_all_reg/Q
                         net (fo=1367, routed)        1.894     1.561    core/reg_ID_EX/rst_all
    SLICE_X9Y56          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.174     0.830    core/reg_ID_EX/debug_clk
    SLICE_X9Y56          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[31]/C
                         clock pessimism              0.477     1.307    
    SLICE_X9Y56          FDCE (Remov_fdce_C_CLR)     -0.085     1.222    core/reg_ID_EX/PCurrent_EX_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.149ns (6.712%)  route 2.071ns (93.288%))
  Logic Levels:           0  
  Clock Path Skew:        1.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 f  rst_all_reg/Q
                         net (fo=1367, routed)        2.071     1.737    core/reg_ID_EX/rst_all
    SLICE_X6Y62          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.207     0.863    core/reg_ID_EX/debug_clk
    SLICE_X6Y62          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[26]/C
                         clock pessimism              0.477     1.340    
    SLICE_X6Y62          FDCE (Remov_fdce_C_CLR)     -0.065     1.275    core/reg_ID_EX/PCurrent_EX_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.149ns (6.709%)  route 2.072ns (93.291%))
  Logic Levels:           0  
  Clock Path Skew:        1.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 f  rst_all_reg/Q
                         net (fo=1367, routed)        2.072     1.738    core/reg_ID_EX/rst_all
    SLICE_X6Y64          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.206     0.862    core/reg_ID_EX/debug_clk
    SLICE_X6Y64          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[22]/C
                         clock pessimism              0.477     1.339    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.065     1.274    core/reg_ID_EX/PCurrent_EX_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.149ns (6.712%)  route 2.071ns (93.288%))
  Logic Levels:           0  
  Clock Path Skew:        1.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 f  rst_all_reg/Q
                         net (fo=1367, routed)        2.071     1.737    core/reg_ID_EX/rst_all
    SLICE_X7Y62          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.207     0.863    core/reg_ID_EX/debug_clk
    SLICE_X7Y62          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[16]/C
                         clock pessimism              0.477     1.340    
    SLICE_X7Y62          FDCE (Remov_fdce_C_CLR)     -0.085     1.255    core/reg_ID_EX/PCurrent_EX_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.149ns (6.712%)  route 2.071ns (93.288%))
  Logic Levels:           0  
  Clock Path Skew:        1.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 f  rst_all_reg/Q
                         net (fo=1367, routed)        2.071     1.737    core/reg_ID_EX/rst_all
    SLICE_X7Y62          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.207     0.863    core/reg_ID_EX/debug_clk
    SLICE_X7Y62          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[24]/C
                         clock pessimism              0.477     1.340    
    SLICE_X7Y62          FDCE (Remov_fdce_C_CLR)     -0.085     1.255    core/reg_ID_EX/PCurrent_EX_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.149ns (6.709%)  route 2.072ns (93.291%))
  Logic Levels:           0  
  Clock Path Skew:        1.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 f  rst_all_reg/Q
                         net (fo=1367, routed)        2.072     1.738    core/reg_ID_EX/rst_all
    SLICE_X7Y64          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.206     0.862    core/reg_ID_EX/debug_clk
    SLICE_X7Y64          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[18]/C
                         clock pessimism              0.477     1.339    
    SLICE_X7Y64          FDCE (Remov_fdce_C_CLR)     -0.085     1.254    core/reg_ID_EX/PCurrent_EX_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[19]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.149ns (6.709%)  route 2.072ns (93.291%))
  Logic Levels:           0  
  Clock Path Skew:        1.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 f  rst_all_reg/Q
                         net (fo=1367, routed)        2.072     1.738    core/reg_ID_EX/rst_all
    SLICE_X7Y64          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.206     0.862    core/reg_ID_EX/debug_clk
    SLICE_X7Y64          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[19]/C
                         clock pessimism              0.477     1.339    
    SLICE_X7Y64          FDCE (Remov_fdce_C_CLR)     -0.085     1.254    core/reg_ID_EX/PCurrent_EX_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.149ns (6.252%)  route 2.234ns (93.748%))
  Logic Levels:           0  
  Clock Path Skew:        1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.019    -0.483    clk_cpu
    SLICE_X2Y40          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.149    -0.334 f  rst_all_reg/Q
                         net (fo=1367, routed)        2.234     1.900    core/reg_ID_EX/rst_all
    SLICE_X6Y61          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.209     0.865    core/reg_ID_EX/debug_clk
    SLICE_X6Y61          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[21]/C
                         clock pessimism              0.477     1.342    
    SLICE_X6Y61          FDCE (Remov_fdce_C_CLR)     -0.065     1.277    core/reg_ID_EX/PCurrent_EX_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.623    





