# DCE12MISP/multicycle

The implementation for a multicycle MIPS processor
in Verilog, including testbench.

Compile:

    $ make

Testbench options is decided on `testbench.v`.

Requirement: `icarus`, `gtkwave`
