<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>An example about Doxygen Document Generation.: CMSIS/SMM_MPS2.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">An example about Doxygen Document Generation.
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">SMM_MPS2.h</div></div>
</div><!--header-->
<div class="contents">
<a href="SMM__MPS2_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">* copyright (c) 2006-2016 ARM Limited</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">* SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">* All rights reserved.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">*</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">* Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">* modification, are permitted provided that the following conditions are met:</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">*</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">* 1. Redistributions of source code must retain the above copyright notice,</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">* this list of conditions and the following disclaimer.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">*</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">* 2. Redistributions in binary form must reproduce the above copyright notice,</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">* this list of conditions and the following disclaimer in the documentation</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">* and/or other materials provided with the distribution.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">*</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">* 3. Neither the name of the copyright holder nor the names of its contributors</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">* may be used to endorse or promote products derived from this software without</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">* specific prior written permission.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">*</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">*******************************************************************************</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">* File:     smm_mps2.h</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">* Release:  Version 1.1</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">*******************************************************************************/</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#ifndef __SMM_MPS2_H</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#define __SMM_MPS2_H</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#include &quot;<a class="code" href="CMSDK__CM3_8h.html">CMSDK_CM3.h</a>&quot;</span>                         <span class="comment">/* device specific header file    */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#if defined ( __CC_ARM   )</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#pragma anon_unions</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/*                          FPGA System Register declaration                  */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structMPS2__FPGAIO__TypeDef.html">   49</a></span><span class="keyword">typedef</span> <span class="keyword">struct                  </span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>{</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structMPS2__FPGAIO__TypeDef.html#ab86f35f8161869cb3c5145430c47369e">   51</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__FPGAIO__TypeDef.html#ab86f35f8161869cb3c5145430c47369e">LED</a>;             <span class="comment">// Offset: 0x000 (R/W)  LED connections</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>                                 <span class="comment">//                         [31:2] : Reserved</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>                                 <span class="comment">//                          [1:0] : LEDs</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structMPS2__FPGAIO__TypeDef.html#a949a38a2d11ea1e4bf7a1a5dcd7bb475">   54</a></span>       uint32_t RESERVED1[1];</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structMPS2__FPGAIO__TypeDef.html#aa2f02e37efb6297c66a143f424dda93f">   55</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__FPGAIO__TypeDef.html#aa2f02e37efb6297c66a143f424dda93f">BUTTON</a>;          <span class="comment">// Offset: 0x008 (R/W)  Buttons</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>                                 <span class="comment">//                         [31:2] : Reserved</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>                                 <span class="comment">//                          [1:0] : Buttons</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structMPS2__FPGAIO__TypeDef.html#a4e10929ca54c64e3a229ef9d5448c2c8">   58</a></span>       uint32_t RESERVED2[1];</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structMPS2__FPGAIO__TypeDef.html#a95b484bcc38c81b1cb309a9d7a9f1e28">   59</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__FPGAIO__TypeDef.html#a95b484bcc38c81b1cb309a9d7a9f1e28">CLK1HZ</a>;          <span class="comment">// Offset: 0x010 (R/W)  1Hz up counter</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structMPS2__FPGAIO__TypeDef.html#acc642f92d2284ec82d36ff33fd4a4802">   60</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__FPGAIO__TypeDef.html#acc642f92d2284ec82d36ff33fd4a4802">CLK100HZ</a>;        <span class="comment">// Offset: 0x014 (R/W)  100Hz up counter</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structMPS2__FPGAIO__TypeDef.html#a246b34af29172b21d4d7095cfe79956b">   61</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__FPGAIO__TypeDef.html#a246b34af29172b21d4d7095cfe79956b">COUNTER</a>;         <span class="comment">// Offset: 0x018 (R/W)  Cycle Up Counter</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>                                 <span class="comment">//                         Increments when 32-bit prescale counter reach zero</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structMPS2__FPGAIO__TypeDef.html#a141761be864e9294d62ed1f1f4ec6d16">   63</a></span>       uint32_t RESERVED3[1];</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structMPS2__FPGAIO__TypeDef.html#af72da065a3dcae18e2e6ec2036af6534">   64</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__FPGAIO__TypeDef.html#af72da065a3dcae18e2e6ec2036af6534">PRESCALE</a>;        <span class="comment">// Offset: 0x020 (R/W)  Prescaler</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>                                 <span class="comment">//                         Bit[31:0] : reload value for prescale counter</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structMPS2__FPGAIO__TypeDef.html#a26d8e74b4a31e3c8ab6a82075ef77af1">   66</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__FPGAIO__TypeDef.html#a26d8e74b4a31e3c8ab6a82075ef77af1">PSCNTR</a>;          <span class="comment">// Offset: 0x024 (R/W)  32-bit Prescale counter</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>                                 <span class="comment">//                         current value of the pre-scaler counter</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>                                 <span class="comment">//                         The Cycle Up Counter increment when the prescale down counter reach 0</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>                                 <span class="comment">//                         The pre-scaler counter is reloaded with PRESCALE after reaching 0.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structMPS2__FPGAIO__TypeDef.html#a5652344ca459892c89cc97f0bfdf6603">   70</a></span>       uint32_t RESERVED4[9];</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structMPS2__FPGAIO__TypeDef.html#a1d60e6da2e00a99d55818ae56e6c39c2">   71</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__FPGAIO__TypeDef.html#a1d60e6da2e00a99d55818ae56e6c39c2">MISC</a>;            <span class="comment">// Offset: 0x04C (R/W)  Misc control */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>                                 <span class="comment">//                         [31:10] : Reserved</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>                                 <span class="comment">//                            [9] : SHIELD_1_SPI_nCS</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>                                 <span class="comment">//                            [8] : SHIELD_0_SPI_nCS</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>                                 <span class="comment">//                            [7] : ADC_SPI_nCS</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>                                 <span class="comment">//                            [6] : CLCD_BL_CTRL</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>                                 <span class="comment">//                            [5] : CLCD_RD</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>                                 <span class="comment">//                            [4] : CLCD_RS</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>                                 <span class="comment">//                            [3] : CLCD_RESET</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>                                 <span class="comment">//                            [2] : RESERVED</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>                                 <span class="comment">//                            [1] : SPI_nSS</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>                                 <span class="comment">//                            [0] : CLCD_CS</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>} <a class="code hl_struct" href="structMPS2__FPGAIO__TypeDef.html">MPS2_FPGAIO_TypeDef</a>;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">// MISC register bit definitions</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ad6ac6bff489029101d7a797b371a14d8">   87</a></span><span class="preprocessor">#define CLCD_CS_Pos        0</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#abe70cdbf19399ef1dde54bc37cab0f70">   88</a></span><span class="preprocessor">#define CLCD_CS_Msk        (1UL&lt;&lt;CLCD_CS_Pos)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a87528797b391229ebf5a071d66e51bf7">   89</a></span><span class="preprocessor">#define SPI_nSS_Pos        1</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aa0563e6d725bbabec80699d017fbfcf7">   90</a></span><span class="preprocessor">#define SPI_nSS_Msk        (1UL&lt;&lt;SPI_nSS_Pos)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a6bac232f84d1327915a6297d7ba2ddd8">   91</a></span><span class="preprocessor">#define CLCD_RESET_Pos     3</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a332da92bc0feea2ef5bba9fe702056bc">   92</a></span><span class="preprocessor">#define CLCD_RESET_Msk     (1UL&lt;&lt;CLCD_RESET_Pos)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a65200d4fe8b766d72df1b22bcf201189">   93</a></span><span class="preprocessor">#define CLCD_RS_Pos        4</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a20a62f47f04b92d7f9ddcb3fb2264af8">   94</a></span><span class="preprocessor">#define CLCD_RS_Msk        (1UL&lt;&lt;CLCD_RS_Pos)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ae5e1a50a12373ba43ce5ff7c33ea7186">   95</a></span><span class="preprocessor">#define CLCD_RD_Pos        5</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ae2be601783f55bfbc752fdfddb633829">   96</a></span><span class="preprocessor">#define CLCD_RD_Msk        (1UL&lt;&lt;CLCD_RD_Pos)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a829a3fd5673d346343155c2fd2aea578">   97</a></span><span class="preprocessor">#define CLCD_BL_Pos        6</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a282eed9c028d15e92f3c2ab812a17b38">   98</a></span><span class="preprocessor">#define CLCD_BL_Msk        (1UL&lt;&lt;CLCD_BL_Pos)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a0166c5a2662ea697459f2885548ef4c1">   99</a></span><span class="preprocessor">#define ADC_nCS_Pos        7</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a45f03c6a376aaff2b80839e5f07e52d9">  100</a></span><span class="preprocessor">#define ADC_nCS_Msk        (1UL&lt;&lt;ADC_nCS_Pos)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a88ae9be2984d199ee3362150aef50df0">  101</a></span><span class="preprocessor">#define SHIELD_0_nCS_Pos        8</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a972a75d6cd29dea7b3db495a42e596ac">  102</a></span><span class="preprocessor">#define SHIELD_0_nCS_Msk        (1UL&lt;&lt;SHIELD_0_nCS_Pos)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a98cced7c6af71d50945605a400c83796">  103</a></span><span class="preprocessor">#define SHIELD_1_nCS_Pos        9</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ac85c1b5c93b0675a5060de9612829db3">  104</a></span><span class="preprocessor">#define SHIELD_1_nCS_Msk        (1UL&lt;&lt;SHIELD_1_nCS_Pos)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/*                        SCC Register declaration                            */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html">  110</a></span><span class="keyword">typedef</span> <span class="keyword">struct                   </span><span class="comment">//</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>{</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html#a166075fa5acbf292feb3400d99681d7d">  112</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__SCC__TypeDef.html#a166075fa5acbf292feb3400d99681d7d">CFG_REG0</a>;        <span class="comment">// Offset: 0x000 (R/W)  Remaps block RAM to ZBT</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>                                 <span class="comment">//                         [31:1] : Reserved</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>                                 <span class="comment">//                            [0] 1 : REMAP BlockRam to ZBT</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html#aaae7639e934c4eac31304a60a27e4cfd">  115</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__SCC__TypeDef.html#aaae7639e934c4eac31304a60a27e4cfd">LEDS</a>;            <span class="comment">// Offset: 0x004 (R/W)  Controls the MCC user LEDs</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>                                 <span class="comment">//                         [31:8] : Reserved</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>                                 <span class="comment">//                          [7:0] : MCC LEDs</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html#a979227d6a30615fffc9fa97106504fc4">  118</a></span>       uint32_t RESERVED0[1];</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html#abb6a005b07b366c924e99a26ff26ef77">  119</a></span>  <a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="structMPS2__SCC__TypeDef.html#abb6a005b07b366c924e99a26ff26ef77">SWITCHES</a>;        <span class="comment">// Offset: 0x00C (R/ )  Denotes the state of the MCC user switches</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>                                 <span class="comment">//                         [31:8] : Reserved</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>                                 <span class="comment">//                          [7:0] : These bits indicate state of the MCC switches</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html#a0e5bbf939c49d0aa6d229526589a43f9">  122</a></span>  <a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="structMPS2__SCC__TypeDef.html#a0e5bbf939c49d0aa6d229526589a43f9">CFG_REG4</a>;        <span class="comment">// Offset: 0x010 (R/ )  Denotes the board revision</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>                                 <span class="comment">//                         [31:4] : Reserved</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>                                 <span class="comment">//                          [3:0] : Used by the MCC to pass PCB revision. 0 = A 1 = B</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html#a563db52de50f02900fe70e86571ea8c8">  125</a></span>       uint32_t RESERVED1[35];</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html#af29d262af217ba26e286603f8061ac22">  126</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__SCC__TypeDef.html#af29d262af217ba26e286603f8061ac22">SYS_CFGDATA_RTN</a>; <span class="comment">// Offset: 0x0A0 (R/W)  User data register</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>                                 <span class="comment">//                         [31:0] : Data</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html#a1148cb55f4d5b2e17c2c21b955f1392e">  128</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__SCC__TypeDef.html#a1148cb55f4d5b2e17c2c21b955f1392e">SYS_CFGDATA_OUT</a>; <span class="comment">// Offset: 0x0A4 (R/W)  User data register</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>                                 <span class="comment">//                         [31:0] : Data</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html#a771b2609bfa2ab1a68d785aeae06e2d0">  130</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__SCC__TypeDef.html#a771b2609bfa2ab1a68d785aeae06e2d0">SYS_CFGCTRL</a>;     <span class="comment">// Offset: 0x0A8 (R/W)  Control register</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>                                 <span class="comment">//                           [31] : Start (generates interrupt on write to this bit)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>                                 <span class="comment">//                           [30] : R/W access</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>                                 <span class="comment">//                        [29:26] : Reserved</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>                                 <span class="comment">//                        [25:20] : Function value</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>                                 <span class="comment">//                        [19:12] : Reserved</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>                                 <span class="comment">//                         [11:0] : Device (value of 0/1/2 for supported clocks)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html#a811eb7de6e8f2d54019a23465289da64">  137</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__SCC__TypeDef.html#a811eb7de6e8f2d54019a23465289da64">SYS_CFGSTAT</a>;     <span class="comment">// Offset: 0x0AC (R/W)  Contains status information</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>                                 <span class="comment">//                         [31:2] : Reserved</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>                                 <span class="comment">//                            [1] : Error</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>                                 <span class="comment">//                            [0] : Complete</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html#ae6a1fa58f8293ac5ba0c2b60d8c16730">  141</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED2[20];</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html#a6841906d1841463b003a2ce3f78ed3a8">  142</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__SCC__TypeDef.html#a6841906d1841463b003a2ce3f78ed3a8">SCC_DLL</a>;         <span class="comment">// Offset: 0x100 (R/W)  DLL Lock Register</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>                                 <span class="comment">//                        [31:24] : DLL LOCK MASK[7:0] - Indicate if the DLL locked is masked</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                                 <span class="comment">//                        [23:16] : DLL LOCK MASK[7:0] - Indicate if the DLLs are locked or unlocked</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                                 <span class="comment">//                         [15:1] : Reserved</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>                                 <span class="comment">//                            [0] : This bit indicates if all enabled DLLs are locked</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html#a74011604a65bdb1e646169cb8472fd3f">  147</a></span>       uint32_t RESERVED3[957];</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html#a9b7ead35d252915a357100ce9e5bc4e9">  148</a></span>  <a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="structMPS2__SCC__TypeDef.html#a9b7ead35d252915a357100ce9e5bc4e9">SCC_AID</a>;         <span class="comment">// Offset: 0xFF8 (R/ )  SCC AID Register</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>                                 <span class="comment">//                        [31:24] : FPGA build number</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>                                 <span class="comment">//                        [23:20] : V2M-MPS2 target board revision (A = 0, B = 1)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>                                 <span class="comment">//                        [19:11] : Reserved</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>                                 <span class="comment">//                           [10] : if “1” SCC_SW register has been implemented</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>                                 <span class="comment">//                            [9] : if “1” SCC_LED register has been implemented</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>                                 <span class="comment">//                            [8] : if “1” DLL lock register has been implemented</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>                                 <span class="comment">//                          [7:0] : number of SCC configuration register</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="structMPS2__SCC__TypeDef.html#a2a3530dd0deeea5158349533f2a8866d">  156</a></span>  <a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="structMPS2__SCC__TypeDef.html#a2a3530dd0deeea5158349533f2a8866d">SCC_ID</a>;          <span class="comment">// Offset: 0xFFC (R/ )  Contains information about the FPGA image</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>                                 <span class="comment">//                        [31:24] : Implementer ID: 0x41 = ARM</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>                                 <span class="comment">//                        [23:20] : Application note IP variant number</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>                                 <span class="comment">//                        [19:16] : IP Architecture: 0x4 =AHB</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                                 <span class="comment">//                         [15:4] : Primary part number: 386 = AN386</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>                                 <span class="comment">//                          [3:0] : Application note IP revision number</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>} <a class="code hl_struct" href="structMPS2__SCC__TypeDef.html">MPS2_SCC_TypeDef</a>;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/*                        SSP Peripheral declaration                          */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="structMPS2__SSP__TypeDef.html">  169</a></span><span class="keyword">typedef</span> <span class="keyword">struct                   </span><span class="comment">// Document DDI0194G_ssp_pl022_r1p3_trm.pdf</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>{</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="structMPS2__SSP__TypeDef.html#a35805c0adcd2535b7f66570a361dab17">  171</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__SSP__TypeDef.html#a35805c0adcd2535b7f66570a361dab17">CR0</a>;             <span class="comment">// Offset: 0x000 (R/W)  Control register 0</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>                                 <span class="comment">//                        [31:16] : Reserved</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>                                 <span class="comment">//                         [15:8] : Serial clock rate</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>                                 <span class="comment">//                            [7] : SSPCLKOUT phase,    applicable to Motorola SPI frame format only</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>                                 <span class="comment">//                            [6] : SSPCLKOUT polarity, applicable to Motorola SPI frame format only</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>                                 <span class="comment">//                          [5:4] : Frame format</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>                                 <span class="comment">//                          [3:0] : Data Size Select</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="structMPS2__SSP__TypeDef.html#afb4a86578a4774ccc12fc27d969fba6e">  178</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__SSP__TypeDef.html#afb4a86578a4774ccc12fc27d969fba6e">CR1</a>;             <span class="comment">// Offset: 0x004 (R/W)  Control register 1</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>                                 <span class="comment">//                         [31:4] : Reserved</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>                                 <span class="comment">//                            [3] : Slave-mode output disable</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>                                 <span class="comment">//                            [2] : Master or slave mode select</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>                                 <span class="comment">//                            [1] : Synchronous serial port enable</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>                                 <span class="comment">//                            [0] : Loop back mode</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="structMPS2__SSP__TypeDef.html#a8720858c1de6fd1a605af8d060301e60">  184</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__SSP__TypeDef.html#a8720858c1de6fd1a605af8d060301e60">DR</a>;              <span class="comment">// Offset: 0x008 (R/W)  Data register</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>                                 <span class="comment">//                        [31:16] : Reserved</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>                                 <span class="comment">//                         [15:0] : Transmit/Receive FIFO</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="structMPS2__SSP__TypeDef.html#ac49662e2c3f47ea452111b5230838479">  187</a></span>  <a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="structMPS2__SSP__TypeDef.html#ac49662e2c3f47ea452111b5230838479">SR</a>;              <span class="comment">// Offset: 0x00C (R/ )  Status register</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>                                 <span class="comment">//                         [31:5] : Reserved</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>                                 <span class="comment">//                            [4] : PrimeCell SSP busy flag</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                                 <span class="comment">//                            [3] : Receive FIFO full</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>                                 <span class="comment">//                            [2] : Receive FIFO not empty</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>                                 <span class="comment">//                            [1] : Transmit FIFO not full</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>                                 <span class="comment">//                            [0] : Transmit FIFO empty</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="structMPS2__SSP__TypeDef.html#af5a376529feb91ef808bf5c3c8e64187">  194</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__SSP__TypeDef.html#af5a376529feb91ef808bf5c3c8e64187">CPSR</a>;            <span class="comment">// Offset: 0x010 (R/W)  Clock prescale register</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>                                 <span class="comment">//                         [31:8] : Reserved</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>                                 <span class="comment">//                          [8:0] : Clock prescale divisor</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="structMPS2__SSP__TypeDef.html#ad19c95562641418394b2d98254ee8f5b">  197</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__SSP__TypeDef.html#ad19c95562641418394b2d98254ee8f5b">IMSC</a>;            <span class="comment">// Offset: 0x014 (R/W)  Interrupt mask set or clear register</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>                                 <span class="comment">//                         [31:4] : Reserved</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>                                 <span class="comment">//                            [3] : Transmit FIFO interrupt mask</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>                                 <span class="comment">//                            [2] : Receive FIFO interrupt mask</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>                                 <span class="comment">//                            [1] : Receive timeout interrupt mask</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                                 <span class="comment">//                            [0] : Receive overrun interrupt mask</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="structMPS2__SSP__TypeDef.html#ab8f6d8970e808ccbe651a0ffaee33b01">  203</a></span>  <a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="structMPS2__SSP__TypeDef.html#ab8f6d8970e808ccbe651a0ffaee33b01">RIS</a>;             <span class="comment">// Offset: 0x018 (R/ )  Raw interrupt status register</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>                                 <span class="comment">//                         [31:4] : Reserved</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>                                 <span class="comment">//                            [3] : raw interrupt state, prior to masking, of the SSPTXINTR interrupt</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>                                 <span class="comment">//                            [2] : raw interrupt state, prior to masking, of the SSPRXINTR interrupt</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>                                 <span class="comment">//                            [1] : raw interrupt state, prior to masking, of the SSPRTINTR interrupt</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>                                 <span class="comment">//                            [0] : raw interrupt state, prior to masking, of the SSPRORINTR interrupt</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="structMPS2__SSP__TypeDef.html#a44f2384b1d66872549bbbfa180103207">  209</a></span>  <a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="structMPS2__SSP__TypeDef.html#a44f2384b1d66872549bbbfa180103207">MIS</a>;             <span class="comment">// Offset: 0x01C (R/ )  Masked interrupt status register</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>                                 <span class="comment">//                         [31:4] : Reserved</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>                                 <span class="comment">//                            [3] : transmit FIFO masked interrupt state, after masking, of the SSPTXINTR interrupt</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>                                 <span class="comment">//                            [2] : receive FIFO masked interrupt state, after masking, of the SSPRXINTR interrupt</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>                                 <span class="comment">//                            [1] : receive timeout masked interrupt state, after masking, of the SSPRTINTR interrupt</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>                                 <span class="comment">//                            [0] : receive over run masked interrupt status, after masking, of the SSPRORINTR interrupt</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="structMPS2__SSP__TypeDef.html#a51a372f776d51082908b8021aa2a6cbf">  215</a></span>  <a class="code hl_define" href="core__cm3_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="structMPS2__SSP__TypeDef.html#a51a372f776d51082908b8021aa2a6cbf">ICR</a>;             <span class="comment">// Offset: 0x020 ( /W)  Interrupt clear register</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>                                 <span class="comment">//                         [31:2] : Reserved</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>                                 <span class="comment">//                            [1] : Clears the SSPRTINTR interrupt</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>                                 <span class="comment">//                            [0] : Clears the SSPRORINTR interrupt</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="structMPS2__SSP__TypeDef.html#a54b0ccbf5bb7bf2305d4a73a9fd2141a">  219</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__SSP__TypeDef.html#a54b0ccbf5bb7bf2305d4a73a9fd2141a">DMACR</a>;           <span class="comment">// Offset: 0x024 (R/W)  DMA control register</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>                                 <span class="comment">//                         [31:2] : Reserved</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>                                 <span class="comment">//                            [1] : Transmit DMA Enable</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>                                 <span class="comment">//                            [0] : Receive DMA Enable</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>} <a class="code hl_struct" href="structMPS2__SSP__TypeDef.html">MPS2_SSP_TypeDef</a>;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">// SSP_CR0 Control register 0</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a42c79cf16ef5b5ef1613f7a6c2acb966">  227</a></span><span class="preprocessor">#define SSP_CR0_DSS_Pos         0           </span><span class="comment">// Data Size Select</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a82c555392970c6534199bda148d2c776">  228</a></span><span class="preprocessor">#define SSP_CR0_DSS_Msk         (0xF&lt;&lt;SSP_CR0_DSS_Pos)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a50d44fe05ea5db16336f212c7d1e5993">  229</a></span><span class="preprocessor">#define SSP_CR0_FRF_Pos         4           </span><span class="comment">// Frame Format Select</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#adaca7fceda793f3f09ace866e5196765">  230</a></span><span class="preprocessor">#define SSP_CR0_FRF_Msk         (3UL&lt;&lt;SSP_CR0_FRM_Pos)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a4c7b06d231e426d6cdf396ac81faea4e">  231</a></span><span class="preprocessor">#define SSP_CR0_SPO_Pos         6           </span><span class="comment">// SSPCLKOUT polarity</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a622dd4de58ee269843e8e22ecd906c7b">  232</a></span><span class="preprocessor">#define SSP_CR0_SPO_Msk         (1UL&lt;&lt;SSP_CR0_SPO_Pos)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a85d38f047f01e7df8738272049d166cf">  233</a></span><span class="preprocessor">#define SSP_CR0_SPH_Pos         7           </span><span class="comment">// SSPCLKOUT phase</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a138c28007d98049fac28ff9d196595f6">  234</a></span><span class="preprocessor">#define SSP_CR0_SPH_Msk         (1UL&lt;&lt;SSP_CR0_SPH_Pos)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#af0536dc4eaa3609d8713b56b20c35f7a">  235</a></span><span class="preprocessor">#define SSP_CR0_SCR_Pos         8           </span><span class="comment">// Serial Clock Rate (divide)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ac1cc76833f548029349ef6599a8a8c81">  236</a></span><span class="preprocessor">#define SSP_CR0_SCR_Msk         (0xFF&lt;&lt;SSP_CR0_SCR_Pos)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a311d29fe8c6ca0947600cfd0b2e96db8">  238</a></span><span class="preprocessor">#define SSP_CR0_SCR_DFLT        0x0300      </span><span class="comment">// Serial Clock Rate (divide), default set at 3</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a66f5c60c0695bc7cd1f387afb0531c1e">  239</a></span><span class="preprocessor">#define SSP_CR0_FRF_MOT         0x0000      </span><span class="comment">// Frame format, Motorola</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a19305c7291e96fa5a140a5d88f4cac9e">  240</a></span><span class="preprocessor">#define SSP_CR0_DSS_8           0x0007      </span><span class="comment">// Data packet size, 8bits</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aa36112e5af41c14f79b9ffcbc7aba163">  241</a></span><span class="preprocessor">#define SSP_CR0_DSS_16          0x000F      </span><span class="comment">// Data packet size, 16bits</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">// SSP_CR1 Control register 1</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a11758a1c0e81e3b9a033cde0ca9315e2">  244</a></span><span class="preprocessor">#define SSP_CR1_LBM_Pos         0           </span><span class="comment">// Loop Back Mode</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a59180f7e2cc7d5bac9508fdbdfa56f2e">  245</a></span><span class="preprocessor">#define SSP_CR1_LBM_Msk         (1UL&lt;&lt;SSP_CR1_LBM_Pos)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a11fba5b671cf767216156b2a9761d4a3">  246</a></span><span class="preprocessor">#define SSP_CR1_SSE_Pos         1           </span><span class="comment">// Serial port enable</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a1c8e07b848e5249804ffc4b611c869d8">  247</a></span><span class="preprocessor">#define SSP_CR1_SSE_Msk         (1UL&lt;&lt;SSP_CR1_SSE_Pos)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a7b1cf6478ac45bee50d5e9fe81c8801a">  248</a></span><span class="preprocessor">#define SSP_CR1_MS_Pos          2           </span><span class="comment">// Master or Slave mode</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a99494b55d0a407c05e22f2140d9def49">  249</a></span><span class="preprocessor">#define SSP_CR1_MS_Msk          (1UL&lt;&lt;SSP_CR1_MS_Pos)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a81ea1ef4427b17f9dba2bdb30bb07f4f">  250</a></span><span class="preprocessor">#define SSP_CR1_SOD_Pos         3           </span><span class="comment">// Slave Output mode Disable</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a919029115a59a98a14007c4d1f79dee1">  251</a></span><span class="preprocessor">#define SSP_CR1_SOD_Msk         (1UL&lt;&lt;SSP_CR1_SOD_Pos)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">// SSP_SR Status register</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#af241bb68d460c070dac4bdc4fa93b049">  254</a></span><span class="preprocessor">#define SSP_SR_TFE_Pos          0           </span><span class="comment">// Transmit FIFO empty</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a15b63ce088daad24b7b717a39cf25ce2">  255</a></span><span class="preprocessor">#define SSP_SR_TFE_Msk          (1UL&lt;&lt;SSP_SR_TFE_Pos)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aaff9688f93755cf890a1d2cda748e0f1">  256</a></span><span class="preprocessor">#define SSP_SR_TNF_Pos          1           </span><span class="comment">// Transmit FIFO not full</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a7d34d907ce63d2efaf37d85ad13be5f8">  257</a></span><span class="preprocessor">#define SSP_SR_TNF_Msk          (1UL&lt;&lt;SSP_SR_TNF_Pos)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ad05bc165c53d885e5fe39382f66649f4">  258</a></span><span class="preprocessor">#define SSP_SR_RNE_Pos          2           </span><span class="comment">// Receive  FIFO not empty</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a07ec99fc15257e97d3a177ae0a553a43">  259</a></span><span class="preprocessor">#define SSP_SR_RNE_Msk          (1UL&lt;&lt;SSP_SR_RNE_Pos)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a57b58a87e340bd2d9966f03294b8ec5f">  260</a></span><span class="preprocessor">#define SSP_SR_RFF_Pos          3           </span><span class="comment">// Receive  FIFO full</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a1feab65505ede3bdb2d0f1952528246e">  261</a></span><span class="preprocessor">#define SSP_SR_RFF_Msk          (1UL&lt;&lt;SSP_SR_RFF_Pos)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a2f80b14dbe320ef7ecce279c0173427a">  262</a></span><span class="preprocessor">#define SSP_SR_BSY_Pos          4           </span><span class="comment">// Busy</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a8c79334bd2d475fa884fb827de2134e1">  263</a></span><span class="preprocessor">#define SSP_SR_BSY_Msk          (1UL&lt;&lt;SSP_SR_BSY_Pos)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">// SSP_CPSR Clock prescale register</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a0da36509fd30367c5a8b877f21538690">  266</a></span><span class="preprocessor">#define SSP_CPSR_CPD_Pos        0           </span><span class="comment">// Clock prescale divisor</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a9aaab9165cecb53603756fe988698eec">  267</a></span><span class="preprocessor">#define SSP_CPSR_CPD_Msk        (0xFF&lt;&lt;SSP_CPSR_CDP_Pos)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ae79cc177a24b152afac6859726789d40">  269</a></span><span class="preprocessor">#define SSP_CPSR_DFLT        0x0008      </span><span class="comment">// Clock prescale (use with SCR), default set at 8</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">// SSPIMSC Interrupt mask set and clear register</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a2e1cfe3a928b2e1f851e9d4db4a9641d">  272</a></span><span class="preprocessor">#define SSP_IMSC_RORIM_Pos         0           </span><span class="comment">// Receive overrun not Masked</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a976c36b0d97a5cc9eca38f834f0c51b9">  273</a></span><span class="preprocessor">#define SSP_IMSC_RORIM_Msk         (1UL&lt;&lt;SSP_IMSC_RORIM_Pos)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a840f84541fcde624cd2d30f46a7c318f">  274</a></span><span class="preprocessor">#define SSP_IMSC_RTIM_Pos          1           </span><span class="comment">// Receive timeout not Masked</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ab1cf4cab7da8e7b75880a44193bd267f">  275</a></span><span class="preprocessor">#define SSP_IMSC_RTIM_Msk          (1UL&lt;&lt;SSP_IMSC_RTIM_Pos)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a93a662f921795931692a25d9856d3af4">  276</a></span><span class="preprocessor">#define SSP_IMSC_RXIM_Pos          2           </span><span class="comment">// Receive  FIFO not Masked</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aad980ff10f7ad99e8cb7b765393e64c2">  277</a></span><span class="preprocessor">#define SSP_IMSC_RXIM_Msk          (1UL&lt;&lt;SSP_IMSC_RXIM_Pos)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a4c29bdf055a50c675da24d687fdca17a">  278</a></span><span class="preprocessor">#define SSP_IMSC_TXIM_Pos          3           </span><span class="comment">// Transmit FIFO not Masked</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a1cc65a7394e73eb454362930ab32308a">  279</a></span><span class="preprocessor">#define SSP_IMSC_TXIM_Msk          (1UL&lt;&lt;SSP_IMSC_TXIM_Pos)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">// SSPRIS Raw interrupt status register</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a402e2b6a0fb0fca25925672a3ef57b67">  282</a></span><span class="preprocessor">#define SSP_RIS_RORRIS_Pos         0           </span><span class="comment">// Raw Overrun  interrupt flag</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a62cfeb87d61d772fdd8091dc8897bc4c">  283</a></span><span class="preprocessor">#define SSP_RIS_RORRIS_Msk         (1UL&lt;&lt;SSP_RIS_RORRIS_Pos)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a8f7ae84e8599b29e5288468f3c2cef09">  284</a></span><span class="preprocessor">#define SSP_RIS_RTRIS_Pos          1           </span><span class="comment">// Raw Timemout interrupt flag</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a3eba9a0c91f85458bb0e81f11798fcb2">  285</a></span><span class="preprocessor">#define SSP_RIS_RTRIS_Msk          (1UL&lt;&lt;SSP_RIS_RTRIS_Pos)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aa83cc19f1ee9af1b3a931214f2d491ea">  286</a></span><span class="preprocessor">#define SSP_RIS_RXRIS_Pos          2           </span><span class="comment">// Raw Receive  interrupt flag</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a36c7dc7814bcce52e7000797f160d934">  287</a></span><span class="preprocessor">#define SSP_RIS_RXRIS_Msk          (1UL&lt;&lt;SSP_RIS_RXRIS_Pos)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#acec8e887b5273a49e17a5b8866a49590">  288</a></span><span class="preprocessor">#define SSP_RIS_TXRIS_Pos          3           </span><span class="comment">// Raw Transmit interrupt flag</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a72afa5ee957874f391f5a572dba0617b">  289</a></span><span class="preprocessor">#define SSP_RIS_TXRIS_Msk          (1UL&lt;&lt;SSP_RIS_TXRIS_Pos)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">// SSPMIS Masked interrupt status register</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a3386e760be623fad1b66ee8b1386e27e">  292</a></span><span class="preprocessor">#define SSP_MIS_RORMIS_Pos         0           </span><span class="comment">// Masked Overrun  interrupt flag</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a7bdf8f9d93e9a0ac4092df4562f60e1b">  293</a></span><span class="preprocessor">#define SSP_MIS_RORMIS_Msk         (1UL&lt;&lt;SSP_MIS_RORMIS_Pos)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aeb64a933230d3581f6392b3073204654">  294</a></span><span class="preprocessor">#define SSP_MIS_RTMIS_Pos          1           </span><span class="comment">// Masked Timemout interrupt flag</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aa18951aedababac1a5d570a58cfb6f17">  295</a></span><span class="preprocessor">#define SSP_MIS_RTMIS_Msk          (1UL&lt;&lt;SSP_MIS_RTMIS_Pos)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#acaeff1bdf6638aa2bd25b3f2b5d5bba8">  296</a></span><span class="preprocessor">#define SSP_MIS_RXMIS_Pos          2           </span><span class="comment">// Masked Receive  interrupt flag</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a0d8f6a1a903a6d44de7ce9bda94bfbe1">  297</a></span><span class="preprocessor">#define SSP_MIS_RXMIS_Msk          (1UL&lt;&lt;SSP_MIS_RXMIS_Pos)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aa470e037cf59c88a2ca673e2d98e02a0">  298</a></span><span class="preprocessor">#define SSP_MIS_TXMIS_Pos          3           </span><span class="comment">// Masked Transmit interrupt flag</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#adb181495def61da6888eab95723e2ab3">  299</a></span><span class="preprocessor">#define SSP_MIS_TXMIS_Msk          (1UL&lt;&lt;SSP_MIS_TXMIS_Pos)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">// SSPICR Interrupt clear register</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a73c9870da7f822adfb70e1ea05d71abc">  302</a></span><span class="preprocessor">#define SSP_ICR_RORIC_Pos           0           </span><span class="comment">// Clears Overrun  interrupt flag</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ae1eeb59bafc9a74be3bb548a41e71d45">  303</a></span><span class="preprocessor">#define SSP_ICR_RORIC_Msk           (1UL&lt;&lt;SSP_ICR_RORIC_Pos)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aca91bc50a753bfc080aaa1b6abc9e063">  304</a></span><span class="preprocessor">#define SSP_ICR_RTIC_Pos            1           </span><span class="comment">// Clears Timemout interrupt flag</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a8199fdb9f5544b09adcc39ab2326bd72">  305</a></span><span class="preprocessor">#define SSP_ICR_RTIC_Msk            (1UL&lt;&lt;SSP_ICR_RTIC_Pos)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">// SSPDMACR DMA control register</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a04680586f29a7489f705c60b161a3fc0">  308</a></span><span class="preprocessor">#define SSP_DMACR_RXDMAE_Pos        0           </span><span class="comment">// Enable Receive  FIFO DMA</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a3fc114b68e8ddb81c578191bdb03d269">  309</a></span><span class="preprocessor">#define SSP_DMACR_RXDMAE_Msk        (1UL&lt;&lt;SSP_DMACR_RXDMAE_Pos)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a7303bc419bc8948ebaccecc4ea96a448">  310</a></span><span class="preprocessor">#define SSP_DMACR_TXDMAE_Pos        1           </span><span class="comment">// Enable Transmit FIFO DMA</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ac4f15f0463e4a45f08426fdd07f13fe0">  311</a></span><span class="preprocessor">#define SSP_DMACR_TXDMAE_Msk        (1UL&lt;&lt;SSP_DMACR_TXDMAE_Pos)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">/*               Audio and Touch Screen (I2C) Peripheral declaration          */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="structMPS2__I2C__TypeDef.html">  317</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>{</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="structMPS2__I2C__TypeDef.html#adeb8ce8645d0028fb7525292e4741bb2">  320</a></span>  <a class="code hl_define" href="core__cm3_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>   uint32_t  <a class="code hl_variable" href="structMPS2__I2C__TypeDef.html#adeb8ce8645d0028fb7525292e4741bb2">CONTROLS</a>;     <span class="comment">// Offset: 0x000 CONTROL Set Register     ( /W)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="structMPS2__I2C__TypeDef.html#a67436fdd8025a12f81fd95c47abad072">  321</a></span>  <a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t  <a class="code hl_variable" href="structMPS2__I2C__TypeDef.html#a67436fdd8025a12f81fd95c47abad072">CONTROL</a>;      <span class="comment">// Offset: 0x000 CONTROL Status Register  (R/ )</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  };</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="structMPS2__I2C__TypeDef.html#ab59913e7bcca20e91f5b6b39d569583f">  323</a></span>  <a class="code hl_define" href="core__cm3_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>    uint32_t  <a class="code hl_variable" href="structMPS2__I2C__TypeDef.html#ab59913e7bcca20e91f5b6b39d569583f">CONTROLC</a>;     <span class="comment">// Offset: 0x004 CONTROL Clear Register    ( /W) </span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>} <a class="code hl_struct" href="structMPS2__I2C__TypeDef.html">MPS2_I2C_TypeDef</a>;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a6890442e1cc24a0d61597a13576b8727">  326</a></span><span class="preprocessor">#define SDA                1 &lt;&lt; 1</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ab5ffc4751921608954bb7a5687566b2d">  327</a></span><span class="preprocessor">#define SCL                1 &lt;&lt; 0</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">/*               Audio I2S Peripheral declaration                             */</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="structMPS2__I2S__TypeDef.html">  334</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>{</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="structMPS2__I2S__TypeDef.html#a595e2309df5c690d932d5f71fd115715">  337</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>   uint32_t  <a class="code hl_variable" href="structMPS2__I2S__TypeDef.html#a595e2309df5c690d932d5f71fd115715">CONTROL</a>; <span class="comment">// &lt;h&gt; CONTROL &lt;/h&gt;</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>                              <span class="comment">//   &lt;o.0&gt; TX Enable</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>                              <span class="comment">//     &lt;0=&gt; TX disabled</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>                              <span class="comment">//     &lt;1=&gt; TX enabled</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>                              <span class="comment">//   &lt;o.1&gt; TX IRQ Enable</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>                              <span class="comment">//     &lt;0=&gt; TX IRQ disabled</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>                              <span class="comment">//     &lt;1=&gt; TX IRQ enabled</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>                              <span class="comment">//   &lt;o.2&gt; RX Enable</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>                              <span class="comment">//     &lt;0=&gt; RX disabled</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>                              <span class="comment">//     &lt;1=&gt; RX enabled</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>                              <span class="comment">//   &lt;o.3&gt; RX IRQ Enable</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>                              <span class="comment">//     &lt;0=&gt; RX IRQ disabled</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                              <span class="comment">//     &lt;1=&gt; RX IRQ enabled</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>                              <span class="comment">//   &lt;o.10..8&gt; TX Buffer Water Level</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>                              <span class="comment">//     &lt;0=&gt; / IRQ triggers when any space available</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>                              <span class="comment">//     &lt;1=&gt; / IRQ triggers when more than 1 space available</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>                              <span class="comment">//     &lt;2=&gt; / IRQ triggers when more than 2 space available</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>                              <span class="comment">//     &lt;3=&gt; / IRQ triggers when more than 3 space available</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>                              <span class="comment">//     &lt;4=&gt; Undefined!</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>                              <span class="comment">//     &lt;5=&gt; Undefined!</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>                              <span class="comment">//     &lt;6=&gt; Undefined!</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>                              <span class="comment">//     &lt;7=&gt; Undefined! </span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>                              <span class="comment">//   &lt;o.14..12&gt; RX Buffer Water Level</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>                              <span class="comment">//     &lt;0=&gt; Undefined!</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>                              <span class="comment">//     &lt;1=&gt; / IRQ triggers when less than 1 space available</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>                              <span class="comment">//     &lt;2=&gt; / IRQ triggers when less than 2 space available</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>                              <span class="comment">//     &lt;3=&gt; / IRQ triggers when less than 3 space available</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>                              <span class="comment">//     &lt;4=&gt; / IRQ triggers when less than 4 space available</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>                              <span class="comment">//     &lt;5=&gt; Undefined!</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>                              <span class="comment">//     &lt;6=&gt; Undefined!</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>                              <span class="comment">//     &lt;7=&gt; Undefined! </span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>                              <span class="comment">//   &lt;o.16&gt; FIFO reset</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>                              <span class="comment">//     &lt;0=&gt; Normal operation</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>                              <span class="comment">//     &lt;1=&gt; FIFO reset</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>                              <span class="comment">//   &lt;o.17&gt; Audio Codec reset</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>                              <span class="comment">//     &lt;0=&gt; Normal operation</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>                              <span class="comment">//     &lt;1=&gt; Assert audio Codec reset</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="structMPS2__I2S__TypeDef.html#a62c6712abb292f14edb2830111bbea37">  375</a></span><span class="comment"></span>  <a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>    uint32_t  <a class="code hl_variable" href="structMPS2__I2S__TypeDef.html#a62c6712abb292f14edb2830111bbea37">STATUS</a>;  <span class="comment">// &lt;h&gt; STATUS &lt;/h&gt;</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>                              <span class="comment">//   &lt;o.0&gt; TX Buffer alert</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>                              <span class="comment">//     &lt;0=&gt; TX buffer don&#39;t need service yet</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>                              <span class="comment">//     &lt;1=&gt; TX buffer need service</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>                              <span class="comment">//   &lt;o.1&gt; RX Buffer alert</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>                              <span class="comment">//     &lt;0=&gt; RX buffer don&#39;t need service yet</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>                              <span class="comment">//     &lt;1=&gt; RX buffer need service</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>                              <span class="comment">//   &lt;o.2&gt; TX Buffer Empty</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>                              <span class="comment">//     &lt;0=&gt; TX buffer have data</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>                              <span class="comment">//     &lt;1=&gt; TX buffer empty</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>                              <span class="comment">//   &lt;o.3&gt; TX Buffer Full</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>                              <span class="comment">//     &lt;0=&gt; TX buffer not full</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>                              <span class="comment">//     &lt;1=&gt; TX buffer full</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>                              <span class="comment">//   &lt;o.4&gt; RX Buffer Empty</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>                              <span class="comment">//     &lt;0=&gt; RX buffer have data</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>                              <span class="comment">//     &lt;1=&gt; RX buffer empty</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>                              <span class="comment">//   &lt;o.5&gt; RX Buffer Full</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>                              <span class="comment">//     &lt;0=&gt; RX buffer not full</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>                              <span class="comment">//     &lt;1=&gt; RX buffer full</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="structMPS2__I2S__TypeDef.html#afac9d37580ac95391eb975752bab14b3">  396</a></span>    <a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>    uint32_t  <a class="code hl_variable" href="structMPS2__I2S__TypeDef.html#afac9d37580ac95391eb975752bab14b3">ERROR</a>;  <span class="comment">// &lt;h&gt; ERROR &lt;/h&gt;</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>                              <span class="comment">//   &lt;o.0&gt; TX error</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>                              <span class="comment">//     &lt;0=&gt; Okay</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>                              <span class="comment">//     &lt;1=&gt; TX overrun/underrun</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>                              <span class="comment">//   &lt;o.1&gt; RX error</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>                              <span class="comment">//     &lt;0=&gt; Okay</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>                              <span class="comment">//     &lt;1=&gt; RX overrun/underrun</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="structMPS2__I2S__TypeDef.html#aa371a83e5ff5f46f695d83f84126b974">  404</a></span><span class="comment"></span>    <a class="code hl_define" href="core__cm3_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>    uint32_t  <a class="code hl_variable" href="structMPS2__I2S__TypeDef.html#aa371a83e5ff5f46f695d83f84126b974">ERRORCLR</a>;  <span class="comment">// &lt;h&gt; ERRORCLR &lt;/h&gt;</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>                              <span class="comment">//   &lt;o.0&gt; TX error</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>                              <span class="comment">//     &lt;0=&gt; Okay</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>                              <span class="comment">//     &lt;1=&gt; Clear TX error</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>                              <span class="comment">//   &lt;o.1&gt; RX error</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>                              <span class="comment">//     &lt;0=&gt; Okay</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>                              <span class="comment">//     &lt;1=&gt; Clear RX error</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>    };</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="structMPS2__I2S__TypeDef.html#a4bd2a353f1aeee58d279992595d2db2e">  413</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>   uint32_t  <a class="code hl_variable" href="structMPS2__I2S__TypeDef.html#a4bd2a353f1aeee58d279992595d2db2e">DIVIDE</a>;  <span class="comment">// &lt;h&gt; Divide ratio for Left/Right clock &lt;/h&gt;</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>                              <span class="comment">//   &lt;o.9..0&gt; TX error (default 0x80)                 </span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="structMPS2__I2S__TypeDef.html#a235021634e568e5bf72f603f64102d6e">  416</a></span><span class="comment"></span>  <a class="code hl_define" href="core__cm3_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>    uint32_t  <a class="code hl_variable" href="structMPS2__I2S__TypeDef.html#a235021634e568e5bf72f603f64102d6e">TXBUF</a>;  <span class="comment">// &lt;h&gt; Transmit buffer &lt;/h&gt;</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>                              <span class="comment">//   &lt;o.15..0&gt; Right channel                 </span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>                              <span class="comment">//   &lt;o.31..16&gt; Left channel</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="structMPS2__I2S__TypeDef.html#a6f7cf2e5429e9802ca816fa9c5c2242c">  420</a></span><span class="comment"></span>  <a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>    uint32_t  <a class="code hl_variable" href="structMPS2__I2S__TypeDef.html#a6f7cf2e5429e9802ca816fa9c5c2242c">RXBUF</a>;  <span class="comment">// &lt;h&gt; Receive buffer &lt;/h&gt;</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>                              <span class="comment">//   &lt;o.15..0&gt; Right channel                 </span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>                              <span class="comment">//   &lt;o.31..16&gt; Left channel</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="structMPS2__I2S__TypeDef.html#ae35c5a38af19cca872eb2a816fe5e9ef">  423</a></span>         uint32_t  RESERVED1[186];</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="structMPS2__I2S__TypeDef.html#a695c6a36a8587ee4ee9efef63688e590">  424</a></span>  <a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structMPS2__I2S__TypeDef.html#a695c6a36a8587ee4ee9efef63688e590">ITCR</a>;         <span class="comment">// &lt;h&gt; Integration Test Control Register &lt;/h&gt;</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>                              <span class="comment">//   &lt;o.0&gt; ITEN</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>                              <span class="comment">//     &lt;0=&gt; Normal operation</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>                              <span class="comment">//     &lt;1=&gt; Integration Test mode enable</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="structMPS2__I2S__TypeDef.html#abaa9f93279598ac4a56a6d31c76734c2">  428</a></span>  <a class="code hl_define" href="core__cm3_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="structMPS2__I2S__TypeDef.html#abaa9f93279598ac4a56a6d31c76734c2">ITIP1</a>;        <span class="comment">// &lt;h&gt; Integration Test Input Register 1&lt;/h&gt;</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>                              <span class="comment">//   &lt;o.0&gt; SDIN</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="structMPS2__I2S__TypeDef.html#a2c30b40a1f15300c8f13861ba71e126d">  430</a></span>  <a class="code hl_define" href="core__cm3_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="structMPS2__I2S__TypeDef.html#a2c30b40a1f15300c8f13861ba71e126d">ITOP1</a>;        <span class="comment">// &lt;h&gt; Integration Test Output Register 1&lt;/h&gt;</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>                              <span class="comment">//   &lt;o.0&gt; SDOUT</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>                              <span class="comment">//   &lt;o.1&gt; SCLK</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>                              <span class="comment">//   &lt;o.2&gt; LRCK</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>                              <span class="comment">//   &lt;o.3&gt; IRQOUT</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>} <a class="code hl_struct" href="structMPS2__I2S__TypeDef.html">MPS2_I2S_TypeDef</a>;</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a4c651fad998c63db53b8b70e2b5fac64">  437</a></span><span class="preprocessor">#define I2S_CONTROL_TXEN_Pos        0</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#adb28d14f40c0be4cbbc955bae46f2793">  438</a></span><span class="preprocessor">#define I2S_CONTROL_TXEN_Msk        (1UL&lt;&lt;I2S_CONTROL_TXEN_Pos)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aba9bc2ae36d978631710f682ccea30a5">  440</a></span><span class="preprocessor">#define I2S_CONTROL_TXIRQEN_Pos     1</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a662125ca3199f15e43cbebf744b3be46">  441</a></span><span class="preprocessor">#define I2S_CONTROL_TXIRQEN_Msk     (1UL&lt;&lt;I2S_CONTROL_TXIRQEN_Pos)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aa44338b9b5e3dcbec20481fe48e29145">  443</a></span><span class="preprocessor">#define I2S_CONTROL_RXEN_Pos        2</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aa333a8f0e659e13065144bbe15458801">  444</a></span><span class="preprocessor">#define I2S_CONTROL_RXEN_Msk        (1UL&lt;&lt;I2S_CONTROL_RXEN_Pos)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#af548ef0e5c5bb20abd56c4ca666e0723">  446</a></span><span class="preprocessor">#define I2S_CONTROL_RXIRQEN_Pos     3</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a9782d40a1a135fb6322643edbefe6e2d">  447</a></span><span class="preprocessor">#define I2S_CONTROL_RXIRQEN_Msk     (1UL&lt;&lt;I2S_CONTROL_RXIRQEN_Pos)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a32fcfe94800656d237591d28d7fe886b">  449</a></span><span class="preprocessor">#define I2S_CONTROL_TXWLVL_Pos      8</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aa4c0f866740c30f0ea8851304c43cc05">  450</a></span><span class="preprocessor">#define I2S_CONTROL_TXWLVL_Msk      (7UL&lt;&lt;I2S_CONTROL_TXWLVL_Pos)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aeb502bd0d81868fb4f7b2c681b9a822c">  452</a></span><span class="preprocessor">#define I2S_CONTROL_RXWLVL_Pos      12</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a726aea32f3dd0bb86a1b97c8b1e705ec">  453</a></span><span class="preprocessor">#define I2S_CONTROL_RXWLVL_Msk      (7UL&lt;&lt;I2S_CONTROL_RXWLVL_Pos)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">/* FIFO reset*/</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a4f1d21daad262f5951741e90032c1483">  455</a></span><span class="preprocessor">#define I2S_CONTROL_FIFORST_Pos     16</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aa0716d1e72befc7ce9f3b2d7bbf2d509">  456</a></span><span class="preprocessor">#define I2S_CONTROL_FIFORST_Msk     (1UL&lt;&lt;I2S_CONTROL_FIFORST_Pos)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">/* Codec reset*/</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ab87152fbedf7e6faf0a4a6f73ae29d48">  458</a></span><span class="preprocessor">#define I2S_CONTROL_CODECRST_Pos    17</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a97a96a23994ace3803b5019b5a1c072f">  459</a></span><span class="preprocessor">#define I2S_CONTROL_CODECRST_Msk    (1UL&lt;&lt;I2S_CONTROL_CODECRST_Pos)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a806df8c9ada9c6b520b4183c7fd23206">  461</a></span><span class="preprocessor">#define I2S_STATUS_TXIRQ_Pos        0</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a958dd9ad3f67bdbc3673931739ecd303">  462</a></span><span class="preprocessor">#define I2S_STATUS_TXIRQ_Msk        (1UL&lt;&lt;I2S_STATUS_TXIRQ_Pos)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a6af4a8c55ae38af71258cf5be9aa5f4f">  464</a></span><span class="preprocessor">#define I2S_STATUS_RXIRQ_Pos        1</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ad4145546bf7e42a4d5c722e98c31c2bd">  465</a></span><span class="preprocessor">#define I2S_STATUS_RXIRQ_Msk        (1UL&lt;&lt;I2S_STATUS_RXIRQ_Pos)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ac924a02473d874c0cd4d91e6c7597e95">  467</a></span><span class="preprocessor">#define I2S_STATUS_TXEmpty_Pos      2</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#af59d2697995453d33100b373285470be">  468</a></span><span class="preprocessor">#define I2S_STATUS_TXEmpty_Msk      (1UL&lt;&lt;I2S_STATUS_TXEmpty_Pos)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aa504fc3babdb27926898dffbd320dd39">  470</a></span><span class="preprocessor">#define I2S_STATUS_TXFull_Pos       3</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a74cd59b4969a01350db3ea3498217bc1">  471</a></span><span class="preprocessor">#define I2S_STATUS_TXFull_Msk       (1UL&lt;&lt;I2S_STATUS_TXFull_Pos)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span> </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a848956dddc7143a5773790b31ef92b61">  473</a></span><span class="preprocessor">#define I2S_STATUS_RXEmpty_Pos      4</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aa89e521c7d1854d39d3f7016201ae41b">  474</a></span><span class="preprocessor">#define I2S_STATUS_RXEmpty_Msk      (1UL&lt;&lt;I2S_STATUS_RXEmpty_Pos)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span> </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a0b19ea173dd12a014076e0f7e6656a46">  476</a></span><span class="preprocessor">#define I2S_STATUS_RXFull_Pos       5</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a7d8b20d02ab4aa35c76f90815531b2cd">  477</a></span><span class="preprocessor">#define I2S_STATUS_RXFull_Msk       (1UL&lt;&lt;I2S_STATUS_RXFull_Pos)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a50cc7e43e998105c40501d3ca07511bb">  479</a></span><span class="preprocessor">#define I2S_ERROR_TXERR_Pos         0</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ace371fbb0715867c694391078629a3a7">  480</a></span><span class="preprocessor">#define I2S_ERROR_TXERR_Msk         (1UL&lt;&lt;I2S_ERROR_TXERR_Pos)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a57e032c297c1e5a23eabd2cafe3392c4">  482</a></span><span class="preprocessor">#define I2S_ERROR_RXERR_Pos         1</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#adc6e02cf529b864dc2cb90fe43fec157">  483</a></span><span class="preprocessor">#define I2S_ERROR_RXERR_Msk         (1UL&lt;&lt;I2S_ERROR_RXERR_Pos)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">/*                       SMSC9220 Register Definitions                        */</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html">  489</a></span><span class="keyword">typedef</span> <span class="keyword">struct                   </span><span class="comment">// SMSC LAN9220</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>{</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a31cc49027da34476558ad104f71feaf7">  491</a></span><a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a31cc49027da34476558ad104f71feaf7">RX_DATA_PORT</a>;          <span class="comment">//   Receive FIFO Ports (offset 0x0)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#ac56eaab2a555401b22d9e187eace525a">  492</a></span>      uint32_t  RESERVED1[0x7];</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a0815b8f9625523c30982b75778e2f40d">  493</a></span><a class="code hl_define" href="core__cm3_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>   uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a0815b8f9625523c30982b75778e2f40d">TX_DATA_PORT</a>;          <span class="comment">//   Transmit FIFO Ports (offset 0x20)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#ac640eacb726185458e8e53c7b4b14abc">  494</a></span>      uint32_t  RESERVED2[0x7];</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a3ebeb4baf669ef179e8a891e06c061ab">  496</a></span><a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a3ebeb4baf669ef179e8a891e06c061ab">RX_STAT_PORT</a>;          <span class="comment">//   Receive FIFO status port (offset 0x40)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a5be44acdd817ee255fbf77933c9457aa">  497</a></span><a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a5be44acdd817ee255fbf77933c9457aa">RX_STAT_PEEK</a>;          <span class="comment">//   Receive FIFO status peek (offset 0x44)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#af6dcd540ebfc78955d9f2be3c54a29f1">  498</a></span><a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#af6dcd540ebfc78955d9f2be3c54a29f1">TX_STAT_PORT</a>;          <span class="comment">//   Transmit FIFO status port (offset 0x48)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a36cfae4264f0c5570ce5d92a258b8957">  499</a></span><a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a36cfae4264f0c5570ce5d92a258b8957">TX_STAT_PEEK</a>;          <span class="comment">//   Transmit FIFO status peek (offset 0x4C)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a8d4ee10a19152f18737824a4f8c533e4">  501</a></span><a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a8d4ee10a19152f18737824a4f8c533e4">ID_REV</a>;                <span class="comment">//   Chip ID and Revision (offset 0x50)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a833b0e6767c3007a317526016e3f5ce8">  502</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a833b0e6767c3007a317526016e3f5ce8">IRQ_CFG</a>;               <span class="comment">//   Main Interrupt Configuration (offset 0x54)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a1379fe94835f778470f699cde13a4137">  503</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a1379fe94835f778470f699cde13a4137">INT_STS</a>;               <span class="comment">//   Interrupt Status (offset 0x58)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a647092dc30cc67e366f23dcd707261cf">  504</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a647092dc30cc67e366f23dcd707261cf">INT_EN</a>;                <span class="comment">//   Interrupt Enable Register (offset 0x5C)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a2f107c564ac2a77bed230746884071ef">  505</a></span>      uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a2f107c564ac2a77bed230746884071ef">RESERVED3</a>;             <span class="comment">//   Reserved for future use (offset 0x60)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a8d6689b21b25dd285cac5b421cac0f9d">  506</a></span><a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a8d6689b21b25dd285cac5b421cac0f9d">BYTE_TEST</a>;             <span class="comment">//   Read-only byte order testing register 87654321h (offset 0x64)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a341306cd43ac2d441345220157bb6e98">  507</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a341306cd43ac2d441345220157bb6e98">FIFO_INT</a>;              <span class="comment">//   FIFO Level Interrupts (offset 0x68)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a6061253b6eb323f5368df95678ae0f4b">  508</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a6061253b6eb323f5368df95678ae0f4b">RX_CFG</a>;                <span class="comment">//   Receive Configuration (offset 0x6C)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#af248c6ad98ac98f506e3963145f1a30c">  509</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#af248c6ad98ac98f506e3963145f1a30c">TX_CFG</a>;                <span class="comment">//   Transmit Configuration (offset 0x70)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a81893ee67e8d3263519c39e34f90cdec">  510</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a81893ee67e8d3263519c39e34f90cdec">HW_CFG</a>;                <span class="comment">//   Hardware Configuration (offset 0x74)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a1be18422928d16540ade2bb236e25556">  511</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a1be18422928d16540ade2bb236e25556">RX_DP_CTL</a>;             <span class="comment">//   RX Datapath Control (offset 0x78)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#aef5abea2a733cde95a332364a7fab1b9">  512</a></span><a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#aef5abea2a733cde95a332364a7fab1b9">RX_FIFO_INF</a>;           <span class="comment">//   Receive FIFO Information (offset 0x7C)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a9b6cf1fcb9ecc31b3b52764b2bd99ae1">  513</a></span><a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a9b6cf1fcb9ecc31b3b52764b2bd99ae1">TX_FIFO_INF</a>;           <span class="comment">//   Transmit FIFO Information (offset 0x80)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a464e76d2e785038a1de356908bb443f5">  514</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a464e76d2e785038a1de356908bb443f5">PMT_CTRL</a>;              <span class="comment">//   Power Management Control (offset 0x84)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a05a6ec1c05800fdbf635ab0d89b07790">  515</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a05a6ec1c05800fdbf635ab0d89b07790">GPIO_CFG</a>;              <span class="comment">//   General Purpose IO Configuration (offset 0x88)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#ac323a677325d0a6bb6cffb57647944e7">  516</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#ac323a677325d0a6bb6cffb57647944e7">GPT_CFG</a>;               <span class="comment">//   General Purpose Timer Configuration (offset 0x8C)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a0225466ebea279bb3927217d0857f93e">  517</a></span><a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a0225466ebea279bb3927217d0857f93e">GPT_CNT</a>;               <span class="comment">//   General Purpose Timer Count (offset 0x90)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a2f43a6c205b64a8b108d18f69de39c1f">  518</a></span>      uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a2f43a6c205b64a8b108d18f69de39c1f">RESERVED4</a>;             <span class="comment">//   Reserved for future use (offset 0x94)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#ae409b7a5fdcc1dc97f2c374581f2e345">  519</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#ae409b7a5fdcc1dc97f2c374581f2e345">ENDIAN</a>;                <span class="comment">//   WORD SWAP Register (offset 0x98)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a173e16d0dfadd1a8a7075044da2c5a85">  520</a></span><a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a173e16d0dfadd1a8a7075044da2c5a85">FREE_RUN</a>;              <span class="comment">//   Free Run Counter (offset 0x9C)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a1a521dfdeeb409dac34cc608371695d1">  521</a></span><a class="code hl_define" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a1a521dfdeeb409dac34cc608371695d1">RX_DROP</a>;               <span class="comment">//   RX Dropped Frames Counter (offset 0xA0)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a370394efdf3ef2ce4889eac694d28a2e">  522</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a370394efdf3ef2ce4889eac694d28a2e">MAC_CSR_CMD</a>;           <span class="comment">//   MAC CSR Synchronizer Command (offset 0xA4)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#afc217990fb7aa94e9847d11910d9a855">  523</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#afc217990fb7aa94e9847d11910d9a855">MAC_CSR_DATA</a>;          <span class="comment">//   MAC CSR Synchronizer Data (offset 0xA8)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#adb77dc1dbcbbf5cbf454fd51995feed4">  524</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#adb77dc1dbcbbf5cbf454fd51995feed4">AFC_CFG</a>;               <span class="comment">//   Automatic Flow Control Configuration (offset 0xAC)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a256f1c1ffb837e8ef541da70f1b4cbbd">  525</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a256f1c1ffb837e8ef541da70f1b4cbbd">E2P_CMD</a>;               <span class="comment">//   EEPROM Command (offset 0xB0)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="structSMSC9220__TypeDef.html#a90356142dec7e473311b2e8b48dbf2ed">  526</a></span><a class="code hl_define" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t  <a class="code hl_variable" href="structSMSC9220__TypeDef.html#a90356142dec7e473311b2e8b48dbf2ed">E2P_DATA</a>;              <span class="comment">//   EEPROM Data (offset 0xB4)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>} <a class="code hl_struct" href="structSMSC9220__TypeDef.html">SMSC9220_TypeDef</a>;</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">// SMSC9220 MAC Registers       Indices</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a4f9774dea94380f9702c94bf4c95bcec">  531</a></span><span class="preprocessor">#define SMSC9220_MAC_CR         0x1</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a7f8bc26a326b98c8bfcb1c52197451bb">  532</a></span><span class="preprocessor">#define SMSC9220_MAC_ADDRH      0x2</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a1fe83b9ec010c1d847dc00d3919861db">  533</a></span><span class="preprocessor">#define SMSC9220_MAC_ADDRL      0x3</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ab9b3ed3e39d4a18fc24dc353f51ec89f">  534</a></span><span class="preprocessor">#define SMSC9220_MAC_HASHH      0x4</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a85f181ff3e5fcff51b2a880865c60dd1">  535</a></span><span class="preprocessor">#define SMSC9220_MAC_HASHL      0x5</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aead56c4b0203cb36d4cb1fd23847028e">  536</a></span><span class="preprocessor">#define SMSC9220_MAC_MII_ACC    0x6</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a29bfd4d0396b0dc2cceb265307da264b">  537</a></span><span class="preprocessor">#define SMSC9220_MAC_MII_DATA   0x7</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a5391766807cb6dbda22b3644b9a54f9e">  538</a></span><span class="preprocessor">#define SMSC9220_MAC_FLOW       0x8</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ae1c56cd6d561a2a9620dcf00d8683668">  539</a></span><span class="preprocessor">#define SMSC9220_MAC_VLAN1      0x9</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a9d40867442b138834fd1aeffc17cac48">  540</a></span><span class="preprocessor">#define SMSC9220_MAC_VLAN2      0xA</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a8dd9314d1743a5bbc8af6d3d3d5a4b47">  541</a></span><span class="preprocessor">#define SMSC9220_MAC_WUFF       0xB</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a03ca5f49d3760dc49b87b0ba6622e2f6">  542</a></span><span class="preprocessor">#define SMSC9220_MAC_WUCSR      0xC</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">// SMSC9220 PHY Registers       Indices</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aa45e7c1b0b4b4df33384407dc0f88ddb">  545</a></span><span class="preprocessor">#define SMSC9220_PHY_BCONTROL   0x0</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a6b87c1dc9e24c33e08f748dcd09a62b4">  546</a></span><span class="preprocessor">#define SMSC9220_PHY_BSTATUS    0x1</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a95eb7596b3fc811e580d5f4efc66932a">  547</a></span><span class="preprocessor">#define SMSC9220_PHY_ID1        0x2</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a8daa1ffa328d8c623b72509ad7272c2c">  548</a></span><span class="preprocessor">#define SMSC9220_PHY_ID2        0x3</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a1ab31069c6d85f1d8b960c32381c8b15">  549</a></span><span class="preprocessor">#define SMSC9220_PHY_ANEG_ADV   0x4</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a37af305b2af299d3b76a013e53404d32">  550</a></span><span class="preprocessor">#define SMSC9220_PHY_ANEG_LPA   0x5</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a45522085b01b6b3cd8d2f8b4d1e3bfe8">  551</a></span><span class="preprocessor">#define SMSC9220_PHY_ANEG_EXP   0x6</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a2ddd10faffb008d8b12a80154ccda04f">  552</a></span><span class="preprocessor">#define SMSC9220_PHY_MCONTROL   0x17</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#adcdd169d366308a94a68765e12b4c0a6">  553</a></span><span class="preprocessor">#define SMSC9220_PHY_MSTATUS    0x18</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a9836554679b63e8e7e39a9d32df7efa7">  554</a></span><span class="preprocessor">#define SMSC9220_PHY_CSINDICATE 0x27</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a10c9bf6e6eb3737f8af6722880c61110">  555</a></span><span class="preprocessor">#define SMSC9220_PHY_INTSRC     0x29</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ade5fd43c38f33787703a62ad94ad5451">  556</a></span><span class="preprocessor">#define SMSC9220_PHY_INTMASK    0x30</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aa57327cb0e7f9380a834f9b7a76f3da9">  557</a></span><span class="preprocessor">#define SMSC9220_PHY_CS         0x31</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">/*                         Peripheral memory map                              */</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a2790561622ed83f087d2510cb32d93b7">  563</a></span><span class="preprocessor">#define MPS2_SSP1_BASE          (0x40020000ul)       </span><span class="comment">/* User SSP Base Address   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a7b4041d9c02cb58cd498c2cdd528084a">  564</a></span><span class="preprocessor">#define MPS2_SSP0_BASE          (0x40021000ul)       </span><span class="comment">/* CLCD SSP Base Address   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a4a8e6b59c66581eeb0587753b055469c">  565</a></span><span class="preprocessor">#define MPS2_TSC_I2C_BASE       (0x40022000ul)       </span><span class="comment">/* Touch Screen I2C Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a12a0b9e61f2ee1d4a610d19c7de65fa3">  566</a></span><span class="preprocessor">#define MPS2_AAIC_I2C_BASE      (0x40023000ul)       </span><span class="comment">/* Audio Interface I2C Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#afc433c05edbc1cbb02e4fa712d4ed7e0">  567</a></span><span class="preprocessor">#define MPS2_AAIC_I2S_BASE      (0x40024000ul)       </span><span class="comment">/* Audio Interface I2S Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ae71e6d118ee6eae1041c2fe32c892fa1">  568</a></span><span class="preprocessor">#define MPS2_SSP2_BASE          (0x40025000ul)       </span><span class="comment">/* adc SSP Base Address   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#af39501502c5f795d759bd6e1cc341f6e">  569</a></span><span class="preprocessor">#define MPS2_SSP3_BASE          (0x40026000ul)       </span><span class="comment">/* Shield 0 SSP Base Address   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a8b5400c600ca6431413811a232c00355">  570</a></span><span class="preprocessor">#define MPS2_SSP4_BASE          (0x40027000ul)       </span><span class="comment">/* Shield 1 SSP Base Address   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aee3463f8b1c367c9469d97d1203cc7bb">  571</a></span><span class="preprocessor">#define MPS2_FPGAIO_BASE        (0x40028000ul)       </span><span class="comment">/* FPGAIO Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a3ba2cf4b5a62372dc879a139446fb821">  572</a></span><span class="preprocessor">#define MPS2_SHIELD0_I2C_BASE   (0x40029000ul)       </span><span class="comment">/* Shield 0 I2C Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a2e8a0e0ab40d6b9d5467644180bfdac5">  573</a></span><span class="preprocessor">#define MPS2_SHIELD1_I2C_BASE   (0x4002A000ul)       </span><span class="comment">/* Shield 1 I2C Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a5ea5f682fedcee5d7a6710297bcf3900">  574</a></span><span class="preprocessor">#define MPS2_SCC_BASE           (0x4002F000ul)       </span><span class="comment">/* SCC Base Address    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">#ifdef CORTEX_M7</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">#define SMSC9220_BASE           (0xA0000000ul)       </span><span class="comment">/* Ethernet SMSC9220 Base Address   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a8606acd570e6228348c668b41a10ead8">  579</a></span><span class="preprocessor">#define SMSC9220_BASE           (0x40200000ul)       </span><span class="comment">/* Ethernet SMSC9220 Base Address   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a4c84f5807d7d9e0424f07660b36aead8">  582</a></span><span class="preprocessor">#define MPS2_VGA_TEXT_BUFFER    (0x41000000ul)       </span><span class="comment">/* VGA Text Buffer Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a7cb7d3b9f66ea21008b2dc4f066c283b">  583</a></span><span class="preprocessor">#define MPS2_VGA_BUFFER         (0x41100000ul)       </span><span class="comment">/* VGA Buffer Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">/*                         Peripheral declaration                             */</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a6935b42e31b446d10f92a19fa4befc9a">  589</a></span><span class="preprocessor">#define SMSC9220                ((SMSC9220_TypeDef      *) SMSC9220_BASE )</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#af238ee2a7392537e38b0aeeaad55f9d8">  590</a></span><span class="preprocessor">#define MPS2_TS_I2C             ((MPS2_I2C_TypeDef      *) MPS2_TSC_I2C_BASE )</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a1732ffb6b79f204940b167738f7a6ef1">  591</a></span><span class="preprocessor">#define MPS2_AAIC_I2C           ((MPS2_I2C_TypeDef      *) MPS2_AAIC_I2C_BASE )</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#afd6dd0c93bcf47accf3f43f19aa78528">  592</a></span><span class="preprocessor">#define MPS2_SHIELD0_I2C        ((MPS2_I2C_TypeDef      *) MPS2_SHIELD0_I2C_BASE )</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#aa9d2e9628cf46364d6baabbfcc6835a1">  593</a></span><span class="preprocessor">#define MPS2_SHIELD1_I2C        ((MPS2_I2C_TypeDef      *) MPS2_SHIELD1_I2C_BASE )</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ae17a2041bb1ad0006422d66104f38c08">  594</a></span><span class="preprocessor">#define MPS2_AAIC_I2S           ((MPS2_I2S_TypeDef      *) MPS2_AAIC_I2S_BASE )</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a03bb93524c44841cf22216feb8498ca3">  595</a></span><span class="preprocessor">#define MPS2_FPGAIO             ((MPS2_FPGAIO_TypeDef   *) MPS2_FPGAIO_BASE )</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a1ab8be845d467a200cf551969983bf49">  596</a></span><span class="preprocessor">#define MPS2_SCC                ((MPS2_SCC_TypeDef      *) MPS2_SCC_BASE )</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a52783f2bba96701fdffb4325c593c1a4">  597</a></span><span class="preprocessor">#define MPS2_SSP0               ((MPS2_SSP_TypeDef      *) MPS2_SSP0_BASE )</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a5c59c8e1da37d9dfbf5306c66121cafe">  598</a></span><span class="preprocessor">#define MPS2_SSP1               ((MPS2_SSP_TypeDef      *) MPS2_SSP1_BASE )</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#ab9fb4f48b73f6f6330307983732a6554">  599</a></span><span class="preprocessor">#define MPS2_SSP2               ((MPS2_SSP_TypeDef      *) MPS2_SSP2_BASE )    </span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a2a2d92ac55e3838e195c2e0fd7c867df">  600</a></span><span class="preprocessor">#define MPS2_SSP3               ((MPS2_SSP_TypeDef      *) MPS2_SSP3_BASE )    </span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="SMM__MPS2_8h.html#a047f3388c4a45c1ed10b1fd9b9d30214">  601</a></span><span class="preprocessor">#define MPS2_SSP4               ((MPS2_SSP_TypeDef      *) MPS2_SSP4_BASE )    </span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">/*                     General Function Definitions                           */</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">/*                     General MACRO Definitions                              */</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="preprocessor">#endif </span><span class="comment">/* __SMM_MPS2_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aCMSDK__CM3_8h_html"><div class="ttname"><a href="CMSDK__CM3_8h.html">CMSDK_CM3.h</a></div></div>
<div class="ttc" id="acore__cm3_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm3_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm3.h:174</div></div>
<div class="ttc" id="acore__cm3_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm3.h:175</div></div>
<div class="ttc" id="acore__cm3_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm3.h:172</div></div>
<div class="ttc" id="astructMPS2__FPGAIO__TypeDef_html"><div class="ttname"><a href="structMPS2__FPGAIO__TypeDef.html">MPS2_FPGAIO_TypeDef</a></div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:50</div></div>
<div class="ttc" id="astructMPS2__FPGAIO__TypeDef_html_a1d60e6da2e00a99d55818ae56e6c39c2"><div class="ttname"><a href="structMPS2__FPGAIO__TypeDef.html#a1d60e6da2e00a99d55818ae56e6c39c2">MPS2_FPGAIO_TypeDef::MISC</a></div><div class="ttdeci">__IO uint32_t MISC</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:71</div></div>
<div class="ttc" id="astructMPS2__FPGAIO__TypeDef_html_a246b34af29172b21d4d7095cfe79956b"><div class="ttname"><a href="structMPS2__FPGAIO__TypeDef.html#a246b34af29172b21d4d7095cfe79956b">MPS2_FPGAIO_TypeDef::COUNTER</a></div><div class="ttdeci">__IO uint32_t COUNTER</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:61</div></div>
<div class="ttc" id="astructMPS2__FPGAIO__TypeDef_html_a26d8e74b4a31e3c8ab6a82075ef77af1"><div class="ttname"><a href="structMPS2__FPGAIO__TypeDef.html#a26d8e74b4a31e3c8ab6a82075ef77af1">MPS2_FPGAIO_TypeDef::PSCNTR</a></div><div class="ttdeci">__IO uint32_t PSCNTR</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:66</div></div>
<div class="ttc" id="astructMPS2__FPGAIO__TypeDef_html_a95b484bcc38c81b1cb309a9d7a9f1e28"><div class="ttname"><a href="structMPS2__FPGAIO__TypeDef.html#a95b484bcc38c81b1cb309a9d7a9f1e28">MPS2_FPGAIO_TypeDef::CLK1HZ</a></div><div class="ttdeci">__IO uint32_t CLK1HZ</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:59</div></div>
<div class="ttc" id="astructMPS2__FPGAIO__TypeDef_html_aa2f02e37efb6297c66a143f424dda93f"><div class="ttname"><a href="structMPS2__FPGAIO__TypeDef.html#aa2f02e37efb6297c66a143f424dda93f">MPS2_FPGAIO_TypeDef::BUTTON</a></div><div class="ttdeci">__IO uint32_t BUTTON</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:55</div></div>
<div class="ttc" id="astructMPS2__FPGAIO__TypeDef_html_ab86f35f8161869cb3c5145430c47369e"><div class="ttname"><a href="structMPS2__FPGAIO__TypeDef.html#ab86f35f8161869cb3c5145430c47369e">MPS2_FPGAIO_TypeDef::LED</a></div><div class="ttdeci">__IO uint32_t LED</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:51</div></div>
<div class="ttc" id="astructMPS2__FPGAIO__TypeDef_html_acc642f92d2284ec82d36ff33fd4a4802"><div class="ttname"><a href="structMPS2__FPGAIO__TypeDef.html#acc642f92d2284ec82d36ff33fd4a4802">MPS2_FPGAIO_TypeDef::CLK100HZ</a></div><div class="ttdeci">__IO uint32_t CLK100HZ</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:60</div></div>
<div class="ttc" id="astructMPS2__FPGAIO__TypeDef_html_af72da065a3dcae18e2e6ec2036af6534"><div class="ttname"><a href="structMPS2__FPGAIO__TypeDef.html#af72da065a3dcae18e2e6ec2036af6534">MPS2_FPGAIO_TypeDef::PRESCALE</a></div><div class="ttdeci">__IO uint32_t PRESCALE</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:64</div></div>
<div class="ttc" id="astructMPS2__I2C__TypeDef_html"><div class="ttname"><a href="structMPS2__I2C__TypeDef.html">MPS2_I2C_TypeDef</a></div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:318</div></div>
<div class="ttc" id="astructMPS2__I2C__TypeDef_html_a67436fdd8025a12f81fd95c47abad072"><div class="ttname"><a href="structMPS2__I2C__TypeDef.html#a67436fdd8025a12f81fd95c47abad072">MPS2_I2C_TypeDef::CONTROL</a></div><div class="ttdeci">__I uint32_t CONTROL</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:321</div></div>
<div class="ttc" id="astructMPS2__I2C__TypeDef_html_ab59913e7bcca20e91f5b6b39d569583f"><div class="ttname"><a href="structMPS2__I2C__TypeDef.html#ab59913e7bcca20e91f5b6b39d569583f">MPS2_I2C_TypeDef::CONTROLC</a></div><div class="ttdeci">__O uint32_t CONTROLC</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:323</div></div>
<div class="ttc" id="astructMPS2__I2C__TypeDef_html_adeb8ce8645d0028fb7525292e4741bb2"><div class="ttname"><a href="structMPS2__I2C__TypeDef.html#adeb8ce8645d0028fb7525292e4741bb2">MPS2_I2C_TypeDef::CONTROLS</a></div><div class="ttdeci">__O uint32_t CONTROLS</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:320</div></div>
<div class="ttc" id="astructMPS2__I2S__TypeDef_html"><div class="ttname"><a href="structMPS2__I2S__TypeDef.html">MPS2_I2S_TypeDef</a></div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:335</div></div>
<div class="ttc" id="astructMPS2__I2S__TypeDef_html_a235021634e568e5bf72f603f64102d6e"><div class="ttname"><a href="structMPS2__I2S__TypeDef.html#a235021634e568e5bf72f603f64102d6e">MPS2_I2S_TypeDef::TXBUF</a></div><div class="ttdeci">__O uint32_t TXBUF</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:416</div></div>
<div class="ttc" id="astructMPS2__I2S__TypeDef_html_a2c30b40a1f15300c8f13861ba71e126d"><div class="ttname"><a href="structMPS2__I2S__TypeDef.html#a2c30b40a1f15300c8f13861ba71e126d">MPS2_I2S_TypeDef::ITOP1</a></div><div class="ttdeci">__O uint32_t ITOP1</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:430</div></div>
<div class="ttc" id="astructMPS2__I2S__TypeDef_html_a4bd2a353f1aeee58d279992595d2db2e"><div class="ttname"><a href="structMPS2__I2S__TypeDef.html#a4bd2a353f1aeee58d279992595d2db2e">MPS2_I2S_TypeDef::DIVIDE</a></div><div class="ttdeci">__IO uint32_t DIVIDE</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:413</div></div>
<div class="ttc" id="astructMPS2__I2S__TypeDef_html_a595e2309df5c690d932d5f71fd115715"><div class="ttname"><a href="structMPS2__I2S__TypeDef.html#a595e2309df5c690d932d5f71fd115715">MPS2_I2S_TypeDef::CONTROL</a></div><div class="ttdeci">__IO uint32_t CONTROL</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:337</div></div>
<div class="ttc" id="astructMPS2__I2S__TypeDef_html_a62c6712abb292f14edb2830111bbea37"><div class="ttname"><a href="structMPS2__I2S__TypeDef.html#a62c6712abb292f14edb2830111bbea37">MPS2_I2S_TypeDef::STATUS</a></div><div class="ttdeci">__I uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:375</div></div>
<div class="ttc" id="astructMPS2__I2S__TypeDef_html_a695c6a36a8587ee4ee9efef63688e590"><div class="ttname"><a href="structMPS2__I2S__TypeDef.html#a695c6a36a8587ee4ee9efef63688e590">MPS2_I2S_TypeDef::ITCR</a></div><div class="ttdeci">__IO uint32_t ITCR</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:424</div></div>
<div class="ttc" id="astructMPS2__I2S__TypeDef_html_a6f7cf2e5429e9802ca816fa9c5c2242c"><div class="ttname"><a href="structMPS2__I2S__TypeDef.html#a6f7cf2e5429e9802ca816fa9c5c2242c">MPS2_I2S_TypeDef::RXBUF</a></div><div class="ttdeci">__I uint32_t RXBUF</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:420</div></div>
<div class="ttc" id="astructMPS2__I2S__TypeDef_html_aa371a83e5ff5f46f695d83f84126b974"><div class="ttname"><a href="structMPS2__I2S__TypeDef.html#aa371a83e5ff5f46f695d83f84126b974">MPS2_I2S_TypeDef::ERRORCLR</a></div><div class="ttdeci">__O uint32_t ERRORCLR</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:404</div></div>
<div class="ttc" id="astructMPS2__I2S__TypeDef_html_abaa9f93279598ac4a56a6d31c76734c2"><div class="ttname"><a href="structMPS2__I2S__TypeDef.html#abaa9f93279598ac4a56a6d31c76734c2">MPS2_I2S_TypeDef::ITIP1</a></div><div class="ttdeci">__O uint32_t ITIP1</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:428</div></div>
<div class="ttc" id="astructMPS2__I2S__TypeDef_html_afac9d37580ac95391eb975752bab14b3"><div class="ttname"><a href="structMPS2__I2S__TypeDef.html#afac9d37580ac95391eb975752bab14b3">MPS2_I2S_TypeDef::ERROR</a></div><div class="ttdeci">__I uint32_t ERROR</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:396</div></div>
<div class="ttc" id="astructMPS2__SCC__TypeDef_html"><div class="ttname"><a href="structMPS2__SCC__TypeDef.html">MPS2_SCC_TypeDef</a></div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:111</div></div>
<div class="ttc" id="astructMPS2__SCC__TypeDef_html_a0e5bbf939c49d0aa6d229526589a43f9"><div class="ttname"><a href="structMPS2__SCC__TypeDef.html#a0e5bbf939c49d0aa6d229526589a43f9">MPS2_SCC_TypeDef::CFG_REG4</a></div><div class="ttdeci">__I uint32_t CFG_REG4</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:122</div></div>
<div class="ttc" id="astructMPS2__SCC__TypeDef_html_a1148cb55f4d5b2e17c2c21b955f1392e"><div class="ttname"><a href="structMPS2__SCC__TypeDef.html#a1148cb55f4d5b2e17c2c21b955f1392e">MPS2_SCC_TypeDef::SYS_CFGDATA_OUT</a></div><div class="ttdeci">__IO uint32_t SYS_CFGDATA_OUT</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:128</div></div>
<div class="ttc" id="astructMPS2__SCC__TypeDef_html_a166075fa5acbf292feb3400d99681d7d"><div class="ttname"><a href="structMPS2__SCC__TypeDef.html#a166075fa5acbf292feb3400d99681d7d">MPS2_SCC_TypeDef::CFG_REG0</a></div><div class="ttdeci">__IO uint32_t CFG_REG0</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:112</div></div>
<div class="ttc" id="astructMPS2__SCC__TypeDef_html_a2a3530dd0deeea5158349533f2a8866d"><div class="ttname"><a href="structMPS2__SCC__TypeDef.html#a2a3530dd0deeea5158349533f2a8866d">MPS2_SCC_TypeDef::SCC_ID</a></div><div class="ttdeci">__I uint32_t SCC_ID</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:156</div></div>
<div class="ttc" id="astructMPS2__SCC__TypeDef_html_a6841906d1841463b003a2ce3f78ed3a8"><div class="ttname"><a href="structMPS2__SCC__TypeDef.html#a6841906d1841463b003a2ce3f78ed3a8">MPS2_SCC_TypeDef::SCC_DLL</a></div><div class="ttdeci">__IO uint32_t SCC_DLL</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:142</div></div>
<div class="ttc" id="astructMPS2__SCC__TypeDef_html_a771b2609bfa2ab1a68d785aeae06e2d0"><div class="ttname"><a href="structMPS2__SCC__TypeDef.html#a771b2609bfa2ab1a68d785aeae06e2d0">MPS2_SCC_TypeDef::SYS_CFGCTRL</a></div><div class="ttdeci">__IO uint32_t SYS_CFGCTRL</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:130</div></div>
<div class="ttc" id="astructMPS2__SCC__TypeDef_html_a811eb7de6e8f2d54019a23465289da64"><div class="ttname"><a href="structMPS2__SCC__TypeDef.html#a811eb7de6e8f2d54019a23465289da64">MPS2_SCC_TypeDef::SYS_CFGSTAT</a></div><div class="ttdeci">__IO uint32_t SYS_CFGSTAT</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:137</div></div>
<div class="ttc" id="astructMPS2__SCC__TypeDef_html_a9b7ead35d252915a357100ce9e5bc4e9"><div class="ttname"><a href="structMPS2__SCC__TypeDef.html#a9b7ead35d252915a357100ce9e5bc4e9">MPS2_SCC_TypeDef::SCC_AID</a></div><div class="ttdeci">__I uint32_t SCC_AID</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:148</div></div>
<div class="ttc" id="astructMPS2__SCC__TypeDef_html_aaae7639e934c4eac31304a60a27e4cfd"><div class="ttname"><a href="structMPS2__SCC__TypeDef.html#aaae7639e934c4eac31304a60a27e4cfd">MPS2_SCC_TypeDef::LEDS</a></div><div class="ttdeci">__IO uint32_t LEDS</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:115</div></div>
<div class="ttc" id="astructMPS2__SCC__TypeDef_html_abb6a005b07b366c924e99a26ff26ef77"><div class="ttname"><a href="structMPS2__SCC__TypeDef.html#abb6a005b07b366c924e99a26ff26ef77">MPS2_SCC_TypeDef::SWITCHES</a></div><div class="ttdeci">__I uint32_t SWITCHES</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:119</div></div>
<div class="ttc" id="astructMPS2__SCC__TypeDef_html_af29d262af217ba26e286603f8061ac22"><div class="ttname"><a href="structMPS2__SCC__TypeDef.html#af29d262af217ba26e286603f8061ac22">MPS2_SCC_TypeDef::SYS_CFGDATA_RTN</a></div><div class="ttdeci">__IO uint32_t SYS_CFGDATA_RTN</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:126</div></div>
<div class="ttc" id="astructMPS2__SSP__TypeDef_html"><div class="ttname"><a href="structMPS2__SSP__TypeDef.html">MPS2_SSP_TypeDef</a></div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:170</div></div>
<div class="ttc" id="astructMPS2__SSP__TypeDef_html_a35805c0adcd2535b7f66570a361dab17"><div class="ttname"><a href="structMPS2__SSP__TypeDef.html#a35805c0adcd2535b7f66570a361dab17">MPS2_SSP_TypeDef::CR0</a></div><div class="ttdeci">__IO uint32_t CR0</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:171</div></div>
<div class="ttc" id="astructMPS2__SSP__TypeDef_html_a44f2384b1d66872549bbbfa180103207"><div class="ttname"><a href="structMPS2__SSP__TypeDef.html#a44f2384b1d66872549bbbfa180103207">MPS2_SSP_TypeDef::MIS</a></div><div class="ttdeci">__I uint32_t MIS</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:209</div></div>
<div class="ttc" id="astructMPS2__SSP__TypeDef_html_a51a372f776d51082908b8021aa2a6cbf"><div class="ttname"><a href="structMPS2__SSP__TypeDef.html#a51a372f776d51082908b8021aa2a6cbf">MPS2_SSP_TypeDef::ICR</a></div><div class="ttdeci">__O uint32_t ICR</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:215</div></div>
<div class="ttc" id="astructMPS2__SSP__TypeDef_html_a54b0ccbf5bb7bf2305d4a73a9fd2141a"><div class="ttname"><a href="structMPS2__SSP__TypeDef.html#a54b0ccbf5bb7bf2305d4a73a9fd2141a">MPS2_SSP_TypeDef::DMACR</a></div><div class="ttdeci">__IO uint32_t DMACR</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:219</div></div>
<div class="ttc" id="astructMPS2__SSP__TypeDef_html_a8720858c1de6fd1a605af8d060301e60"><div class="ttname"><a href="structMPS2__SSP__TypeDef.html#a8720858c1de6fd1a605af8d060301e60">MPS2_SSP_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:184</div></div>
<div class="ttc" id="astructMPS2__SSP__TypeDef_html_ab8f6d8970e808ccbe651a0ffaee33b01"><div class="ttname"><a href="structMPS2__SSP__TypeDef.html#ab8f6d8970e808ccbe651a0ffaee33b01">MPS2_SSP_TypeDef::RIS</a></div><div class="ttdeci">__I uint32_t RIS</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:203</div></div>
<div class="ttc" id="astructMPS2__SSP__TypeDef_html_ac49662e2c3f47ea452111b5230838479"><div class="ttname"><a href="structMPS2__SSP__TypeDef.html#ac49662e2c3f47ea452111b5230838479">MPS2_SSP_TypeDef::SR</a></div><div class="ttdeci">__I uint32_t SR</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:187</div></div>
<div class="ttc" id="astructMPS2__SSP__TypeDef_html_ad19c95562641418394b2d98254ee8f5b"><div class="ttname"><a href="structMPS2__SSP__TypeDef.html#ad19c95562641418394b2d98254ee8f5b">MPS2_SSP_TypeDef::IMSC</a></div><div class="ttdeci">__IO uint32_t IMSC</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:197</div></div>
<div class="ttc" id="astructMPS2__SSP__TypeDef_html_af5a376529feb91ef808bf5c3c8e64187"><div class="ttname"><a href="structMPS2__SSP__TypeDef.html#af5a376529feb91ef808bf5c3c8e64187">MPS2_SSP_TypeDef::CPSR</a></div><div class="ttdeci">__IO uint32_t CPSR</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:194</div></div>
<div class="ttc" id="astructMPS2__SSP__TypeDef_html_afb4a86578a4774ccc12fc27d969fba6e"><div class="ttname"><a href="structMPS2__SSP__TypeDef.html#afb4a86578a4774ccc12fc27d969fba6e">MPS2_SSP_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:178</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html"><div class="ttname"><a href="structSMSC9220__TypeDef.html">SMSC9220_TypeDef</a></div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:490</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a0225466ebea279bb3927217d0857f93e"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a0225466ebea279bb3927217d0857f93e">SMSC9220_TypeDef::GPT_CNT</a></div><div class="ttdeci">__I uint32_t GPT_CNT</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:517</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a05a6ec1c05800fdbf635ab0d89b07790"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a05a6ec1c05800fdbf635ab0d89b07790">SMSC9220_TypeDef::GPIO_CFG</a></div><div class="ttdeci">__IO uint32_t GPIO_CFG</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:515</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a0815b8f9625523c30982b75778e2f40d"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a0815b8f9625523c30982b75778e2f40d">SMSC9220_TypeDef::TX_DATA_PORT</a></div><div class="ttdeci">__O uint32_t TX_DATA_PORT</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:493</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a1379fe94835f778470f699cde13a4137"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a1379fe94835f778470f699cde13a4137">SMSC9220_TypeDef::INT_STS</a></div><div class="ttdeci">__IO uint32_t INT_STS</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:503</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a173e16d0dfadd1a8a7075044da2c5a85"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a173e16d0dfadd1a8a7075044da2c5a85">SMSC9220_TypeDef::FREE_RUN</a></div><div class="ttdeci">__I uint32_t FREE_RUN</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:520</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a1a521dfdeeb409dac34cc608371695d1"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a1a521dfdeeb409dac34cc608371695d1">SMSC9220_TypeDef::RX_DROP</a></div><div class="ttdeci">__I uint32_t RX_DROP</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:521</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a1be18422928d16540ade2bb236e25556"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a1be18422928d16540ade2bb236e25556">SMSC9220_TypeDef::RX_DP_CTL</a></div><div class="ttdeci">__IO uint32_t RX_DP_CTL</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:511</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a256f1c1ffb837e8ef541da70f1b4cbbd"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a256f1c1ffb837e8ef541da70f1b4cbbd">SMSC9220_TypeDef::E2P_CMD</a></div><div class="ttdeci">__IO uint32_t E2P_CMD</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:525</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a2f107c564ac2a77bed230746884071ef"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a2f107c564ac2a77bed230746884071ef">SMSC9220_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:505</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a2f43a6c205b64a8b108d18f69de39c1f"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a2f43a6c205b64a8b108d18f69de39c1f">SMSC9220_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:518</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a31cc49027da34476558ad104f71feaf7"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a31cc49027da34476558ad104f71feaf7">SMSC9220_TypeDef::RX_DATA_PORT</a></div><div class="ttdeci">__I uint32_t RX_DATA_PORT</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:491</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a341306cd43ac2d441345220157bb6e98"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a341306cd43ac2d441345220157bb6e98">SMSC9220_TypeDef::FIFO_INT</a></div><div class="ttdeci">__IO uint32_t FIFO_INT</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:507</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a36cfae4264f0c5570ce5d92a258b8957"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a36cfae4264f0c5570ce5d92a258b8957">SMSC9220_TypeDef::TX_STAT_PEEK</a></div><div class="ttdeci">__I uint32_t TX_STAT_PEEK</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:499</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a370394efdf3ef2ce4889eac694d28a2e"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a370394efdf3ef2ce4889eac694d28a2e">SMSC9220_TypeDef::MAC_CSR_CMD</a></div><div class="ttdeci">__IO uint32_t MAC_CSR_CMD</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:522</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a3ebeb4baf669ef179e8a891e06c061ab"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a3ebeb4baf669ef179e8a891e06c061ab">SMSC9220_TypeDef::RX_STAT_PORT</a></div><div class="ttdeci">__I uint32_t RX_STAT_PORT</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:496</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a464e76d2e785038a1de356908bb443f5"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a464e76d2e785038a1de356908bb443f5">SMSC9220_TypeDef::PMT_CTRL</a></div><div class="ttdeci">__IO uint32_t PMT_CTRL</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:514</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a5be44acdd817ee255fbf77933c9457aa"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a5be44acdd817ee255fbf77933c9457aa">SMSC9220_TypeDef::RX_STAT_PEEK</a></div><div class="ttdeci">__I uint32_t RX_STAT_PEEK</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:497</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a6061253b6eb323f5368df95678ae0f4b"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a6061253b6eb323f5368df95678ae0f4b">SMSC9220_TypeDef::RX_CFG</a></div><div class="ttdeci">__IO uint32_t RX_CFG</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:508</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a647092dc30cc67e366f23dcd707261cf"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a647092dc30cc67e366f23dcd707261cf">SMSC9220_TypeDef::INT_EN</a></div><div class="ttdeci">__IO uint32_t INT_EN</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:504</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a81893ee67e8d3263519c39e34f90cdec"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a81893ee67e8d3263519c39e34f90cdec">SMSC9220_TypeDef::HW_CFG</a></div><div class="ttdeci">__IO uint32_t HW_CFG</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:510</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a833b0e6767c3007a317526016e3f5ce8"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a833b0e6767c3007a317526016e3f5ce8">SMSC9220_TypeDef::IRQ_CFG</a></div><div class="ttdeci">__IO uint32_t IRQ_CFG</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:502</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a8d4ee10a19152f18737824a4f8c533e4"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a8d4ee10a19152f18737824a4f8c533e4">SMSC9220_TypeDef::ID_REV</a></div><div class="ttdeci">__I uint32_t ID_REV</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:501</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a8d6689b21b25dd285cac5b421cac0f9d"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a8d6689b21b25dd285cac5b421cac0f9d">SMSC9220_TypeDef::BYTE_TEST</a></div><div class="ttdeci">__I uint32_t BYTE_TEST</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:506</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a90356142dec7e473311b2e8b48dbf2ed"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a90356142dec7e473311b2e8b48dbf2ed">SMSC9220_TypeDef::E2P_DATA</a></div><div class="ttdeci">__IO uint32_t E2P_DATA</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:526</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_a9b6cf1fcb9ecc31b3b52764b2bd99ae1"><div class="ttname"><a href="structSMSC9220__TypeDef.html#a9b6cf1fcb9ecc31b3b52764b2bd99ae1">SMSC9220_TypeDef::TX_FIFO_INF</a></div><div class="ttdeci">__I uint32_t TX_FIFO_INF</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:513</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_ac323a677325d0a6bb6cffb57647944e7"><div class="ttname"><a href="structSMSC9220__TypeDef.html#ac323a677325d0a6bb6cffb57647944e7">SMSC9220_TypeDef::GPT_CFG</a></div><div class="ttdeci">__IO uint32_t GPT_CFG</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:516</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_adb77dc1dbcbbf5cbf454fd51995feed4"><div class="ttname"><a href="structSMSC9220__TypeDef.html#adb77dc1dbcbbf5cbf454fd51995feed4">SMSC9220_TypeDef::AFC_CFG</a></div><div class="ttdeci">__IO uint32_t AFC_CFG</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:524</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_ae409b7a5fdcc1dc97f2c374581f2e345"><div class="ttname"><a href="structSMSC9220__TypeDef.html#ae409b7a5fdcc1dc97f2c374581f2e345">SMSC9220_TypeDef::ENDIAN</a></div><div class="ttdeci">__IO uint32_t ENDIAN</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:519</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_aef5abea2a733cde95a332364a7fab1b9"><div class="ttname"><a href="structSMSC9220__TypeDef.html#aef5abea2a733cde95a332364a7fab1b9">SMSC9220_TypeDef::RX_FIFO_INF</a></div><div class="ttdeci">__I uint32_t RX_FIFO_INF</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:512</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_af248c6ad98ac98f506e3963145f1a30c"><div class="ttname"><a href="structSMSC9220__TypeDef.html#af248c6ad98ac98f506e3963145f1a30c">SMSC9220_TypeDef::TX_CFG</a></div><div class="ttdeci">__IO uint32_t TX_CFG</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:509</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_af6dcd540ebfc78955d9f2be3c54a29f1"><div class="ttname"><a href="structSMSC9220__TypeDef.html#af6dcd540ebfc78955d9f2be3c54a29f1">SMSC9220_TypeDef::TX_STAT_PORT</a></div><div class="ttdeci">__I uint32_t TX_STAT_PORT</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:498</div></div>
<div class="ttc" id="astructSMSC9220__TypeDef_html_afc217990fb7aa94e9847d11910d9a855"><div class="ttname"><a href="structSMSC9220__TypeDef.html#afc217990fb7aa94e9847d11910d9a855">SMSC9220_TypeDef::MAC_CSR_DATA</a></div><div class="ttdeci">__IO uint32_t MAC_CSR_DATA</div><div class="ttdef"><b>Definition:</b> SMM_MPS2.h:523</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
