
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v' to AST representation.
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Generating RTLIL representation for module `\usb1_core'.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:479: Warning: Identifier `\idma_re' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:480: Warning: Identifier `\idma_we' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:533: Warning: Identifier `\ep0_full' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:553: Warning: Identifier `\ep0_empty' is implicitly declared.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:566.1-577.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:606.1-617.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\usb1_crc16'.
Generating RTLIL representation for module `\usb1_crc5'.
Generating RTLIL representation for module `\usb1_ctrl'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1076.1-1089.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1091.1-1104.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1355.1-1538.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\usb1_fifo2'.
Generating RTLIL representation for module `\usb1_idma'.
Generating RTLIL representation for module `\usb1_pa'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2293.1-2299.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2301.1-2307.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2311.1-2313.35 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2315.1-2317.34 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2319.1-2323.40 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2388.1-2459.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\usb1_pd'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2784.1-2856.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\usb1_pe'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3256.1-3262.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3465.1-3691.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\usb1_pl'.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4096: Warning: Identifier `\int_upid_set' is implicitly declared.
Generating RTLIL representation for module `\usb1_rom1'.
Generating RTLIL representation for module `\usb1_utmi_if'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: usb1_utmi_if        
root of   0 design levels: usb1_rom1           
root of   2 design levels: usb1_pl             
root of   0 design levels: usb1_pe             
root of   1 design levels: usb1_pd             
root of   1 design levels: usb1_pa             
root of   1 design levels: usb1_idma           
root of   0 design levels: usb1_fifo2          
root of   0 design levels: usb1_ctrl           
root of   0 design levels: usb1_crc5           
root of   0 design levels: usb1_crc16          
root of   3 design levels: usb1_core           
Automatically selected usb1_core as design top module.

2.2. Analyzing design hierarchy..
Top module:  \usb1_core
Used module:     \usb1_rom1
Used module:     \usb1_ctrl
Used module:     \usb1_pl
Used module:         \usb1_pe
Used module:         \usb1_idma
Used module:             \usb1_fifo2
Used module:         \usb1_pa
Used module:             \usb1_crc16
Used module:         \usb1_pd
Used module:             \usb1_crc5
Used module:     \usb1_utmi_if

2.3. Analyzing design hierarchy..
Top module:  \usb1_core
Used module:     \usb1_rom1
Used module:     \usb1_ctrl
Used module:     \usb1_pl
Used module:         \usb1_pe
Used module:         \usb1_idma
Used module:             \usb1_fifo2
Used module:         \usb1_pa
Used module:             \usb1_crc16
Used module:         \usb1_pd
Used module:             \usb1_crc5
Used module:     \usb1_utmi_if
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4486$789 in module usb1_utmi_if.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4468$783 in module usb1_utmi_if.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4464$781 in module usb1_utmi_if.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4460$779 in module usb1_utmi_if.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3948$769 in module usb1_pl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3940$767 in module usb1_pl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3931$764 in module usb1_pl.
Marked 17 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3465$724 in module usb1_pe.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3459$722 in module usb1_pe.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3447$720 in module usb1_pe.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3403$689 in module usb1_pe.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3386$685 in module usb1_pe.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3339$671 in module usb1_pe.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3332$668 in module usb1_pe.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3325$665 in module usb1_pe.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3163$644 in module usb1_pe.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3158$640 in module usb1_pe.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3153$636 in module usb1_pe.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3148$632 in module usb1_pe.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3143$628 in module usb1_pe.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3138$624 in module usb1_pe.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3133$620 in module usb1_pe.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3128$616 in module usb1_pe.
Marked 13 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2784$569 in module usb1_pd.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2780$567 in module usb1_pd.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2761$564 in module usb1_pd.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2732$555 in module usb1_pd.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2725$553 in module usb1_pd.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2649$516 in module usb1_pd.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2636$508 in module usb1_pd.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2388$502 in module usb1_pa.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2384$500 in module usb1_pa.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2349$483 in module usb1_pa.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2319$461 in module usb1_pa.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2315$460 in module usb1_pa.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2311$458 in module usb1_pa.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2301$457 in module usb1_pa.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2293$456 in module usb1_pa.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2285$454 in module usb1_pa.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2272$450 in module usb1_pa.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2089$423 in module usb1_idma.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2082$420 in module usb1_idma.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2052$406 in module usb1_idma.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2039$404 in module usb1_idma.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2032$401 in module usb1_idma.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1741$380 in module usb1_fifo2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1730$376 in module usb1_fifo2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1723$373 in module usb1_fifo2.
Marked 30 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1355$360 in module usb1_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1351$358 in module usb1_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1341$355 in module usb1_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1336$353 in module usb1_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1329$349 in module usb1_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1204$245 in module usb1_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1145$224 in module usb1_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1118$202 in module usb1_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1111$195 in module usb1_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1054$188 in module usb1_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1049$186 in module usb1_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1044$184 in module usb1_ctrl.
Removed a total of 2 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 11 redundant assignments.
Promoted 122 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4486$789'.
Found async reset \rst in `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4468$783'.
Found async reset \rst in `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4464$781'.
Found async reset \rst in `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4460$779'.
Found async reset \rst in `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3948$769'.
Found async reset \rst in `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3931$764'.
Found async reset \rst in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3459$722'.
Found async reset \rst in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3447$720'.
Found async reset \rst in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3339$671'.
Found async reset \rst in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3332$668'.
Found async reset \rst in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3325$665'.
Found async reset \rst in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3163$644'.
Found async reset \rst in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3158$640'.
Found async reset \rst in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3153$636'.
Found async reset \rst in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3148$632'.
Found async reset \rst in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3143$628'.
Found async reset \rst in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3138$624'.
Found async reset \rst in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3133$620'.
Found async reset \rst in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3128$616'.
Found async reset \rst in `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2780$567'.
Found async reset \rst in `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2732$555'.
Found async reset \rst in `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2725$553'.
Found async reset \rst in `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2649$516'.
Found async reset \rst in `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2636$508'.
Found async reset \rst in `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2384$500'.
Found async reset \rst in `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2285$454'.
Found async reset \rst in `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2272$450'.
Found async reset \rst in `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2089$423'.
Found async reset \rst in `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2082$420'.
Found async reset \rst in `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2052$406'.
Found async reset \rst in `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2039$404'.
Found async reset \rst in `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2032$401'.
Found async reset \rst in `\usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1730$376'.
Found async reset \rst in `\usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1723$373'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4486$789'.
     1/1: $0\TxValid[0:0]
Creating decoders for process `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4483$788'.
Creating decoders for process `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4480$786'.
     1/1: $0\DataOut[7:0]
Creating decoders for process `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4472$785'.
Creating decoders for process `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4468$783'.
     1/1: $0\rx_err[0:0]
Creating decoders for process `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4464$781'.
     1/1: $0\rx_active[0:0]
Creating decoders for process `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4460$779'.
     1/1: $0\rx_valid[0:0]
Creating decoders for process `\usb1_rom1.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4169$778'.
     1/1: $0\dout[7:0]
Creating decoders for process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3957$775'.
Creating decoders for process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3954$773'.
Creating decoders for process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3948$769'.
     1/1: $0\hms_cnt[4:0]
Creating decoders for process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3940$767'.
     1/1: $0\sof_time[11:0]
Creating decoders for process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3937$766'.
Creating decoders for process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3931$764'.
     1/1: $0\frame_no_r[10:0]
Creating decoders for process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3928$763'.
Creating decoders for process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3922$756'.
Creating decoders for process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3919$752'.
Creating decoders for process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3916$748'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3465$724'.
     1/46: $17\next_state[9:0]
     2/46: $16\next_state[9:0]
     3/46: $7\send_token_d[0:0]
     4/46: $7\token_pid_sel_d[1:0]
     5/46: $15\next_state[9:0]
     6/46: $6\send_token_d[0:0]
     7/46: $6\token_pid_sel_d[1:0]
     8/46: $14\next_state[9:0]
     9/46: $5\send_token_d[0:0]
    10/46: $5\token_pid_sel_d[1:0]
    11/46: $13\next_state[9:0]
    12/46: $5\int_seqerr_set_d[0:0]
    13/46: $12\next_state[9:0]
    14/46: $4\int_seqerr_set_d[0:0]
    15/46: $3\int_seqerr_set_d[0:0]
    16/46: $11\next_state[9:0]
    17/46: $10\next_state[9:0]
    18/46: $2\int_seqerr_set_d[0:0]
    19/46: $9\next_state[9:0]
    20/46: $8\next_state[9:0]
    21/46: $7\next_state[9:0]
    22/46: $6\next_state[9:0]
    23/46: $5\next_state[9:0]
    24/46: $4\rx_dma_en[0:0]
    25/46: $4\next_state[9:0]
    26/46: $4\send_token_d[0:0]
    27/46: $4\token_pid_sel_d[1:0]
    28/46: $4\tx_dma_en[0:0]
    29/46: $3\send_token_d[0:0]
    30/46: $3\token_pid_sel_d[1:0]
    31/46: $3\tx_dma_en[0:0]
    32/46: $3\next_state[9:0]
    33/46: $3\rx_dma_en[0:0]
    34/46: $2\send_token_d[0:0]
    35/46: $2\token_pid_sel_d[1:0]
    36/46: $2\rx_dma_en[0:0]
    37/46: $2\tx_dma_en[0:0]
    38/46: $2\next_state[9:0]
    39/46: $1\send_token_d[0:0]
    40/46: $1\token_pid_sel_d[1:0]
    41/46: $1\rx_dma_en[0:0]
    42/46: $1\tx_dma_en[0:0]
    43/46: $1\next_state[9:0]
    44/46: $1\uc_stat_set_d[0:0]
    45/46: $1\rx_ack_to_clr_d[0:0]
    46/46: $1\int_seqerr_set_d[0:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3459$722'.
     1/1: $0\state[9:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3447$720'.
     1/1: $0\send_stall_r[0:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3442$719'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3430$697'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3427$696'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3424$695'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3421$694'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3418$693'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3407$691'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3403$689'.
     1/1: $0\tx_data_to_cnt[7:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3390$687'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3386$685'.
     1/1: $0\rx_ack_to_cnt[7:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3383$683'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3369$679'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3365$678'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3339$671'.
     1/1: $0\setup_token[0:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3332$668'.
     1/1: $0\out_token[0:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3325$665'.
     1/1: $0\in_token[0:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3309$652'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3264$651'.
     1/1: $0\this_dpid[1:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3256$650'.
     1/1: $1\allow_pid[1:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3187$649'.
     1/1: $0\next_dpid[1:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3168$648'.
     1/1: $0\uc_dpd[1:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3163$644'.
     1/1: $0\ep7_dpid[1:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3158$640'.
     1/1: $0\ep6_dpid[1:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3153$636'.
     1/1: $0\ep5_dpid[1:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3148$632'.
     1/1: $0\ep4_dpid[1:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3143$628'.
     1/1: $0\ep3_dpid[1:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3138$624'.
     1/1: $0\ep2_dpid[1:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3133$620'.
     1/1: $0\ep1_dpid[1:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3128$616'.
     1/1: $0\ep0_dpid[1:0]
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3117$615'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3114$614'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3111$608'.
Creating decoders for process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3107$606'.
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2784$569'.
     1/35: $13\next_state[3:0]
     2/35: $12\next_state[3:0]
     3/35: $2\data_done[0:0]
     4/35: $5\data_valid_d[0:0]
     5/35: $11\next_state[3:0]
     6/35: $10\next_state[3:0]
     7/35: $7\seq_err[0:0]
     8/35: $9\next_state[3:0]
     9/35: $2\token_le_2[0:0]
    10/35: $6\seq_err[0:0]
    11/35: $8\next_state[3:0]
    12/35: $7\next_state[3:0]
    13/35: $5\seq_err[0:0]
    14/35: $6\next_state[3:0]
    15/35: $4\data_valid_d[0:0]
    16/35: $4\seq_err[0:0]
    17/35: $5\next_state[3:0]
    18/35: $3\token_le_1[0:0]
    19/35: $3\data_valid_d[0:0]
    20/35: $3\seq_err[0:0]
    21/35: $4\next_state[3:0]
    22/35: $3\next_state[3:0]
    23/35: $2\pid_ack[0:0]
    24/35: $2\data_valid_d[0:0]
    25/35: $2\token_le_1[0:0]
    26/35: $2\seq_err[0:0]
    27/35: $2\next_state[3:0]
    28/35: $1\next_state[3:0]
    29/35: $1\pid_le_sm[0:0]
    30/35: $1\pid_ack[0:0]
    31/35: $1\data_done[0:0]
    32/35: $1\data_valid_d[0:0]
    33/35: $1\token_le_2[0:0]
    34/35: $1\token_le_1[0:0]
    35/35: $1\seq_err[0:0]
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2780$567'.
     1/1: $0\state[3:0]
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2761$564'.
     1/1: $0\crc16_sum[15:0]
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2756$561'.
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2742$560'.
     1/3: $0\d2[7:0]
     2/3: $0\d1[7:0]
     3/3: $0\d0[7:0]
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2739$558'.
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2732$555'.
     1/1: $0\rxv2[0:0]
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2725$553'.
     1/1: $0\rxv1[0:0]
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2690$549'.
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2687$547'.
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2684$546'.
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2681$545'.
     1/1: $0\token1[7:0]
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2678$544'.
     1/1: $0\token0[7:0]
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2649$516'.
     1/1: $0\pid[7:0]
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2643$513'.
Creating decoders for process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2636$508'.
     1/1: $0\rx_busy_d[0:0]
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2388$502'.
     1/24: $6\next_state[3:0]
     2/24: $3\last[0:0]
     3/24: $5\next_state[3:0]
     4/24: $2\crc_sel2[0:0]
     5/24: $2\last[0:0]
     6/24: $3\crc_sel1[0:0]
     7/24: $4\tx_valid_d[0:0]
     8/24: $4\next_state[3:0]
     9/24: $2\crc_sel1[0:0]
    10/24: $4\dsel[0:0]
    11/24: $2\rd_next[0:0]
    12/24: $3\next_state[3:0]
    13/24: $3\dsel[0:0]
    14/24: $3\tx_valid_d[0:0]
    15/24: $2\next_state[3:0]
    16/24: $2\dsel[0:0]
    17/24: $2\tx_valid_d[0:0]
    18/24: $1\tx_valid_d[0:0]
    19/24: $1\dsel[0:0]
    20/24: $1\next_state[3:0]
    21/24: $1\crc_sel2[0:0]
    22/24: $1\crc_sel1[0:0]
    23/24: $1\last[0:0]
    24/24: $1\rd_next[0:0]
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2384$500'.
     1/1: $0\state[3:0]
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2349$483'.
     1/1: $0\crc16[15:0]
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2345$475'.
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2340$472'.
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2337$471'.
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2331$466'.
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2319$461'.
     1/2: $2\tx_spec_data[7:0]
     2/2: $1\tx_spec_data[7:0]
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2315$460'.
     1/1: $1\tx_data_data[7:0]
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2311$458'.
     1/1: $1\tx_data_d[7:0]
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2301$457'.
     1/1: $1\data_pid[7:0]
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2293$456'.
     1/1: $1\token_pid[7:0]
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2285$454'.
     1/1: $0\send_token_r[0:0]
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2282$453'.
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2279$452'.
Creating decoders for process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2272$450'.
     1/1: $0\zero_length_r[0:0]
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2106$448'.
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2103$447'.
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2089$423'.
     1/1: $0\send_data_r[0:0]
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2082$420'.
     1/1: $0\ep_empty_r[0:0]
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2073$417'.
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2063$414'.
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2052$406'.
     1/1: $0\sizd_c[8:0]
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2039$404'.
     1/1: $0\rx_cnt[7:0]
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2032$401'.
     1/1: $0\rx_cnt_r[7:0]
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2024$398'.
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2020$397'.
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2017$396'.
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2014$395'.
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2011$394'.
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2007$393'.
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2004$392'.
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1994$389'.
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1974$388'.
Creating decoders for process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1971$387'.
Creating decoders for process `\usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1741$380'.
     1/3: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1742$372_EN[7:0]$386
     2/3: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1742$372_DATA[7:0]$385
     3/3: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1742$372_ADDR[0:0]$384
Creating decoders for process `\usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1730$376'.
     1/1: $0\rp[0:0]
Creating decoders for process `\usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1723$373'.
     1/1: $0\wp[0:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1355$360'.
     1/44: $30\next_state[19:0]
     2/44: $29\next_state[19:0]
     3/44: $28\next_state[19:0]
     4/44: $27\next_state[19:0]
     5/44: $26\next_state[19:0]
     6/44: $6\fifo_we_d[0:0]
     7/44: $25\next_state[19:0]
     8/44: $5\fifo_we_d[0:0]
     9/44: $24\next_state[19:0]
    10/44: $4\fifo_we_d[0:0]
    11/44: $23\next_state[19:0]
    12/44: $2\rom_sel[0:0]
    13/44: $22\next_state[19:0]
    14/44: $21\next_state[19:0]
    15/44: $20\next_state[19:0]
    16/44: $3\fifo_we_d[0:0]
    17/44: $19\next_state[19:0]
    18/44: $18\next_state[19:0]
    19/44: $2\fifo_we_d[0:0]
    20/44: $2\data_sel[4:0]
    21/44: $17\next_state[19:0]
    22/44: $16\next_state[19:0]
    23/44: $15\next_state[19:0]
    24/44: $14\next_state[19:0]
    25/44: $13\next_state[19:0]
    26/44: $12\next_state[19:0]
    27/44: $11\next_state[19:0]
    28/44: $10\next_state[19:0]
    29/44: $9\next_state[19:0]
    30/44: $8\next_state[19:0]
    31/44: $7\next_state[19:0]
    32/44: $6\next_state[19:0]
    33/44: $5\next_state[19:0]
    34/44: $4\next_state[19:0]
    35/44: $3\next_state[19:0]
    36/44: $2\next_state[19:0]
    37/44: $1\next_state[19:0]
    38/44: $1\rom_sel[0:0]
    39/44: $1\in_size_2[0:0]
    40/44: $1\in_size_1[0:0]
    41/44: $1\in_size_0[0:0]
    42/44: $1\get_hdr[0:0]
    43/44: $1\data_sel[4:0]
    44/44: $1\fifo_we_d[0:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1351$358'.
     1/1: $0\state[19:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1341$355'.
     1/1: $0\funct_adr[6:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1336$353'.
     1/1: $0\funct_adr_tmp[6:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1329$349'.
     1/1: $0\set_adr_pending[0:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1321$348'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1314$332'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1309$327'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1305$322'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1301$317'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1297$312'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1293$307'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1289$302'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1285$297'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1281$292'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1277$287'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1273$282'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1269$277'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1265$272'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1261$267'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1257$262'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1253$261'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1218$254'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1214$246'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1204$245'.
     1/1: $0\ep0_size[7:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1201$243'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1192$238'.
     1/1: $0\ep0_dout[7:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1175$236'.
     1/1: $0\hdr7[7:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1172$235'.
     1/1: $0\hdr6[7:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1169$234'.
     1/1: $0\hdr5[7:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1166$233'.
     1/1: $0\hdr4[7:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1163$232'.
     1/1: $0\hdr3[7:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1160$231'.
     1/1: $0\hdr2[7:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1157$230'.
     1/1: $0\hdr1[7:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1154$229'.
     1/1: $0\hdr0[7:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1145$224'.
     1/1: $0\le[7:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1142$219'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1128$210'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1125$209'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1118$202'.
     1/1: $0\rom_size[6:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1111$195'.
     1/1: $0\rom_adr[6:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1108$194'.
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1091$191'.
     1/2: $2\rom_size_dd[6:0]
     2/2: $1\rom_size_dd[6:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1076$190'.
     1/2: $2\rom_start_d[7:0]
     2/2: $1\rom_start_d[7:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1054$188'.
     1/1: $0\halt[0:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1049$186'.
     1/1: $0\configured[0:0]
Creating decoders for process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1044$184'.
     1/1: $0\addressed[0:0]
Creating decoders for process `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:631$10'.
     1/1: $1\ep_bf_size[6:0]
Creating decoders for process `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:619$9'.
     1/1: $1\ep_bf_en[0:0]
Creating decoders for process `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:606$8'.
     1/1: $1\ep_full[0:0]
Creating decoders for process `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:593$7'.
     1/1: $0\ep_empty[0:0]
Creating decoders for process `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:580$6'.
     1/1: $0\tx_data_st[7:0]
Creating decoders for process `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:566$5'.
     1/1: $1\cfg[13:0]
Creating decoders for process `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:388$2'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\usb1_pe.\next_state' from process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3465$724'.
No latch inferred for signal `\usb1_pe.\tx_dma_en' from process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3465$724'.
No latch inferred for signal `\usb1_pe.\rx_dma_en' from process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3465$724'.
No latch inferred for signal `\usb1_pe.\token_pid_sel_d' from process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3465$724'.
No latch inferred for signal `\usb1_pe.\send_token_d' from process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3465$724'.
No latch inferred for signal `\usb1_pe.\int_seqerr_set_d' from process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3465$724'.
No latch inferred for signal `\usb1_pe.\rx_ack_to_clr_d' from process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3465$724'.
No latch inferred for signal `\usb1_pe.\uc_stat_set_d' from process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3465$724'.
No latch inferred for signal `\usb1_pe.\allow_pid' from process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3256$650'.
No latch inferred for signal `\usb1_pd.\next_state' from process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2784$569'.
No latch inferred for signal `\usb1_pd.\seq_err' from process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2784$569'.
No latch inferred for signal `\usb1_pd.\pid_le_sm' from process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2784$569'.
No latch inferred for signal `\usb1_pd.\token_le_1' from process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2784$569'.
No latch inferred for signal `\usb1_pd.\token_le_2' from process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2784$569'.
No latch inferred for signal `\usb1_pd.\data_valid_d' from process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2784$569'.
No latch inferred for signal `\usb1_pd.\data_done' from process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2784$569'.
No latch inferred for signal `\usb1_pd.\pid_ack' from process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2784$569'.
No latch inferred for signal `\usb1_pa.\next_state' from process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2388$502'.
No latch inferred for signal `\usb1_pa.\rd_next' from process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2388$502'.
No latch inferred for signal `\usb1_pa.\last' from process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2388$502'.
No latch inferred for signal `\usb1_pa.\dsel' from process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2388$502'.
No latch inferred for signal `\usb1_pa.\tx_valid_d' from process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2388$502'.
No latch inferred for signal `\usb1_pa.\crc_sel1' from process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2388$502'.
No latch inferred for signal `\usb1_pa.\crc_sel2' from process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2388$502'.
No latch inferred for signal `\usb1_pa.\tx_spec_data' from process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2319$461'.
No latch inferred for signal `\usb1_pa.\tx_data_data' from process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2315$460'.
No latch inferred for signal `\usb1_pa.\tx_data_d' from process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2311$458'.
No latch inferred for signal `\usb1_pa.\data_pid' from process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2301$457'.
No latch inferred for signal `\usb1_pa.\token_pid' from process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2293$456'.
No latch inferred for signal `\usb1_ctrl.\fifo_we_d' from process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1355$360'.
No latch inferred for signal `\usb1_ctrl.\data_sel' from process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1355$360'.
No latch inferred for signal `\usb1_ctrl.\next_state' from process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1355$360'.
No latch inferred for signal `\usb1_ctrl.\get_hdr' from process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1355$360'.
No latch inferred for signal `\usb1_ctrl.\in_size_0' from process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1355$360'.
No latch inferred for signal `\usb1_ctrl.\in_size_1' from process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1355$360'.
No latch inferred for signal `\usb1_ctrl.\in_size_2' from process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1355$360'.
No latch inferred for signal `\usb1_ctrl.\rom_sel' from process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1355$360'.
No latch inferred for signal `\usb1_ctrl.\rom_size_dd' from process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1091$191'.
No latch inferred for signal `\usb1_ctrl.\rom_start_d' from process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1076$190'.
No latch inferred for signal `\usb1_core.\ep_full' from process `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:606$8'.
No latch inferred for signal `\usb1_core.\cfg' from process `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:566$5'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\usb1_utmi_if.\TxValid' using process `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4486$789'.
  created $adff cell `$procdff$3284' with positive edge clock and negative level reset.
Creating register for signal `\usb1_utmi_if.\tx_ready' using process `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4483$788'.
  created $dff cell `$procdff$3285' with positive edge clock.
Creating register for signal `\usb1_utmi_if.\DataOut' using process `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4480$786'.
  created $dff cell `$procdff$3286' with positive edge clock.
Creating register for signal `\usb1_utmi_if.\rx_data' using process `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4472$785'.
  created $dff cell `$procdff$3287' with positive edge clock.
Creating register for signal `\usb1_utmi_if.\rx_err' using process `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4468$783'.
  created $adff cell `$procdff$3288' with positive edge clock and negative level reset.
Creating register for signal `\usb1_utmi_if.\rx_active' using process `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4464$781'.
  created $adff cell `$procdff$3289' with positive edge clock and negative level reset.
Creating register for signal `\usb1_utmi_if.\rx_valid' using process `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4460$779'.
  created $adff cell `$procdff$3290' with positive edge clock and negative level reset.
Creating register for signal `\usb1_rom1.\dout' using process `\usb1_rom1.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4169$778'.
  created $dff cell `$procdff$3291' with positive edge clock.
Creating register for signal `\usb1_pl.\rx_data_st' using process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3957$775'.
  created $dff cell `$procdff$3292' with positive edge clock.
Creating register for signal `\usb1_pl.\hms_clk' using process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3954$773'.
  created $dff cell `$procdff$3293' with positive edge clock.
Creating register for signal `\usb1_pl.\hms_cnt' using process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3948$769'.
  created $adff cell `$procdff$3294' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pl.\sof_time' using process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3940$767'.
  created $dff cell `$procdff$3295' with positive edge clock.
Creating register for signal `\usb1_pl.\clr_sof_time' using process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3937$766'.
  created $dff cell `$procdff$3296' with positive edge clock.
Creating register for signal `\usb1_pl.\frame_no_r' using process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3931$764'.
  created $adff cell `$procdff$3297' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pl.\frame_no_we_r' using process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3928$763'.
  created $dff cell `$procdff$3298' with positive edge clock.
Creating register for signal `\usb1_pl.\ctrl_out' using process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3922$756'.
  created $dff cell `$procdff$3299' with positive edge clock.
Creating register for signal `\usb1_pl.\ctrl_in' using process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3919$752'.
  created $dff cell `$procdff$3300' with positive edge clock.
Creating register for signal `\usb1_pl.\ctrl_setup' using process `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3916$748'.
  created $dff cell `$procdff$3301' with positive edge clock.
Creating register for signal `\usb1_pe.\state' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3459$722'.
  created $adff cell `$procdff$3302' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pe.\send_stall_r' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3447$720'.
  created $adff cell `$procdff$3303' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pe.\int_seqerr_set' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3442$719'.
  created $dff cell `$procdff$3304' with positive edge clock.
Creating register for signal `\usb1_pe.\int_upid_set' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3430$697'.
  created $dff cell `$procdff$3305' with positive edge clock.
Creating register for signal `\usb1_pe.\pid_SETUP_r' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3427$696'.
  created $dff cell `$procdff$3306' with positive edge clock.
Creating register for signal `\usb1_pe.\pid_PING_r' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3424$695'.
  created $dff cell `$procdff$3307' with positive edge clock.
Creating register for signal `\usb1_pe.\pid_IN_r' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3421$694'.
  created $dff cell `$procdff$3308' with positive edge clock.
Creating register for signal `\usb1_pe.\pid_OUT_r' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3418$693'.
  created $dff cell `$procdff$3309' with positive edge clock.
Creating register for signal `\usb1_pe.\tx_data_to' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3407$691'.
  created $dff cell `$procdff$3310' with positive edge clock.
Creating register for signal `\usb1_pe.\tx_data_to_cnt' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3403$689'.
  created $dff cell `$procdff$3311' with positive edge clock.
Creating register for signal `\usb1_pe.\rx_ack_to' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3390$687'.
  created $dff cell `$procdff$3312' with positive edge clock.
Creating register for signal `\usb1_pe.\rx_ack_to_cnt' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3386$685'.
  created $dff cell `$procdff$3313' with positive edge clock.
Creating register for signal `\usb1_pe.\rx_ack_to_clr' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3383$683'.
  created $dff cell `$procdff$3314' with positive edge clock.
Creating register for signal `\usb1_pe.\abort' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3369$679'.
  created $dff cell `$procdff$3315' with positive edge clock.
Creating register for signal `\usb1_pe.\uc_dpd_set' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3365$678'.
  created $dff cell `$procdff$3316' with positive edge clock.
Creating register for signal `\usb1_pe.\setup_token' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3339$671'.
  created $adff cell `$procdff$3317' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pe.\out_token' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3332$668'.
  created $adff cell `$procdff$3318' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pe.\in_token' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3325$665'.
  created $adff cell `$procdff$3319' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pe.\pid_seq_err' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3309$652'.
  created $dff cell `$procdff$3320' with positive edge clock.
Creating register for signal `\usb1_pe.\this_dpid' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3264$651'.
  created $dff cell `$procdff$3321' with positive edge clock.
Creating register for signal `\usb1_pe.\next_dpid' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3187$649'.
  created $dff cell `$procdff$3322' with positive edge clock.
Creating register for signal `\usb1_pe.\uc_dpd' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3168$648'.
  created $dff cell `$procdff$3323' with positive edge clock.
Creating register for signal `\usb1_pe.\ep7_dpid' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3163$644'.
  created $adff cell `$procdff$3324' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pe.\ep6_dpid' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3158$640'.
  created $adff cell `$procdff$3325' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pe.\ep5_dpid' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3153$636'.
  created $adff cell `$procdff$3326' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pe.\ep4_dpid' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3148$632'.
  created $adff cell `$procdff$3327' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pe.\ep3_dpid' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3143$628'.
  created $adff cell `$procdff$3328' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pe.\ep2_dpid' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3138$624'.
  created $adff cell `$procdff$3329' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pe.\ep1_dpid' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3133$620'.
  created $adff cell `$procdff$3330' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pe.\ep0_dpid' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3128$616'.
  created $adff cell `$procdff$3331' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pe.\token_pid_sel' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3117$615'.
  created $dff cell `$procdff$3332' with positive edge clock.
Creating register for signal `\usb1_pe.\send_token' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3114$614'.
  created $dff cell `$procdff$3333' with positive edge clock.
Creating register for signal `\usb1_pe.\nse_err' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3111$608'.
  created $dff cell `$procdff$3334' with positive edge clock.
Creating register for signal `\usb1_pe.\match_r' using process `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3107$606'.
  created $dff cell `$procdff$3335' with positive edge clock.
Creating register for signal `\usb1_pd.\state' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2780$567'.
  created $adff cell `$procdff$3336' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pd.\crc16_sum' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2761$564'.
  created $dff cell `$procdff$3337' with positive edge clock.
Creating register for signal `\usb1_pd.\rx_active_r' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2756$561'.
  created $dff cell `$procdff$3338' with positive edge clock.
Creating register for signal `\usb1_pd.\d0' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2742$560'.
  created $dff cell `$procdff$3339' with positive edge clock.
Creating register for signal `\usb1_pd.\d1' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2742$560'.
  created $dff cell `$procdff$3340' with positive edge clock.
Creating register for signal `\usb1_pd.\d2' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2742$560'.
  created $dff cell `$procdff$3341' with positive edge clock.
Creating register for signal `\usb1_pd.\data_valid0' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2739$558'.
  created $dff cell `$procdff$3342' with positive edge clock.
Creating register for signal `\usb1_pd.\rxv2' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2732$555'.
  created $adff cell `$procdff$3343' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pd.\rxv1' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2725$553'.
  created $adff cell `$procdff$3344' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pd.\token_valid_str2' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2690$549'.
  created $dff cell `$procdff$3345' with positive edge clock.
Creating register for signal `\usb1_pd.\token_valid_str1' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2687$547'.
  created $dff cell `$procdff$3346' with positive edge clock.
Creating register for signal `\usb1_pd.\token_valid_r1' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2684$546'.
  created $dff cell `$procdff$3347' with positive edge clock.
Creating register for signal `\usb1_pd.\token1' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2681$545'.
  created $dff cell `$procdff$3348' with positive edge clock.
Creating register for signal `\usb1_pd.\token0' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2678$544'.
  created $dff cell `$procdff$3349' with positive edge clock.
Creating register for signal `\usb1_pd.\pid' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2649$516'.
  created $adff cell `$procdff$3350' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pd.\rx_busy' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2643$513'.
  created $dff cell `$procdff$3351' with positive edge clock.
Creating register for signal `\usb1_pd.\rx_busy_d' using process `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2636$508'.
  created $adff cell `$procdff$3352' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pa.\state' using process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2384$500'.
  created $adff cell `$procdff$3353' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pa.\crc16' using process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2349$483'.
  created $dff cell `$procdff$3354' with positive edge clock.
Creating register for signal `\usb1_pa.\crc16_add' using process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2345$475'.
  created $dff cell `$procdff$3355' with positive edge clock.
Creating register for signal `\usb1_pa.\send_data_r2' using process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2340$472'.
  created $dff cell `$procdff$3356' with positive edge clock.
Creating register for signal `\usb1_pa.\send_data_r' using process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2337$471'.
  created $dff cell `$procdff$3357' with positive edge clock.
Creating register for signal `\usb1_pa.\tx_first_r' using process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2331$466'.
  created $dff cell `$procdff$3358' with positive edge clock.
Creating register for signal `\usb1_pa.\send_token_r' using process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2285$454'.
  created $adff cell `$procdff$3359' with positive edge clock and negative level reset.
Creating register for signal `\usb1_pa.\tx_valid_r' using process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2282$453'.
  created $dff cell `$procdff$3360' with positive edge clock.
Creating register for signal `\usb1_pa.\tx_valid_r1' using process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2279$452'.
  created $dff cell `$procdff$3361' with positive edge clock.
Creating register for signal `\usb1_pa.\zero_length_r' using process `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2272$450'.
  created $adff cell `$procdff$3362' with positive edge clock and negative level reset.
Creating register for signal `\usb1_idma.\ff_we' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2106$448'.
  created $dff cell `$procdff$3363' with positive edge clock.
Creating register for signal `\usb1_idma.\ff_we1' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2103$447'.
  created $dff cell `$procdff$3364' with positive edge clock.
Creating register for signal `\usb1_idma.\send_data_r' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2089$423'.
  created $adff cell `$procdff$3365' with positive edge clock and negative level reset.
Creating register for signal `\usb1_idma.\ep_empty_r' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2082$420'.
  created $adff cell `$procdff$3366' with positive edge clock and negative level reset.
Creating register for signal `\usb1_idma.\tx_valid_r' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2073$417'.
  created $dff cell `$procdff$3367' with positive edge clock.
Creating register for signal `\usb1_idma.\sizd_is_zero' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2063$414'.
  created $dff cell `$procdff$3368' with positive edge clock.
Creating register for signal `\usb1_idma.\sizd_c' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2052$406'.
  created $adff cell `$procdff$3369' with positive edge clock and negative level reset.
Creating register for signal `\usb1_idma.\rx_cnt' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2039$404'.
  created $adff cell `$procdff$3370' with positive edge clock and negative level reset.
Creating register for signal `\usb1_idma.\rx_cnt_r' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2032$401'.
  created $adff cell `$procdff$3371' with positive edge clock and negative level reset.
Creating register for signal `\usb1_idma.\idma_done' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2024$398'.
  created $dff cell `$procdff$3372' with positive edge clock.
Creating register for signal `\usb1_idma.\tx_dma_en_r3' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2020$397'.
  created $dff cell `$procdff$3373' with positive edge clock.
Creating register for signal `\usb1_idma.\tx_dma_en_r2' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2017$396'.
  created $dff cell `$procdff$3374' with positive edge clock.
Creating register for signal `\usb1_idma.\tx_dma_en_r1' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2014$395'.
  created $dff cell `$procdff$3375' with positive edge clock.
Creating register for signal `\usb1_idma.\tx_dma_en_r' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2011$394'.
  created $dff cell `$procdff$3376' with positive edge clock.
Creating register for signal `\usb1_idma.\rx_data_done_r' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2007$393'.
  created $dff cell `$procdff$3377' with positive edge clock.
Creating register for signal `\usb1_idma.\rx_data_valid_r' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2004$392'.
  created $dff cell `$procdff$3378' with positive edge clock.
Creating register for signal `\usb1_idma.\mwe_r' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1994$389'.
  created $dff cell `$procdff$3379' with positive edge clock.
Creating register for signal `\usb1_idma.\misaligned_frame' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1974$388'.
  created $dff cell `$procdff$3380' with positive edge clock.
Creating register for signal `\usb1_idma.\dropped_frame' using process `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1971$387'.
  created $dff cell `$procdff$3381' with positive edge clock.
Creating register for signal `\usb1_fifo2.$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1742$372_ADDR' using process `\usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1741$380'.
  created $dff cell `$procdff$3382' with positive edge clock.
Creating register for signal `\usb1_fifo2.$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1742$372_DATA' using process `\usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1741$380'.
  created $dff cell `$procdff$3383' with positive edge clock.
Creating register for signal `\usb1_fifo2.$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1742$372_EN' using process `\usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1741$380'.
  created $dff cell `$procdff$3384' with positive edge clock.
Creating register for signal `\usb1_fifo2.\rp' using process `\usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1730$376'.
  created $adff cell `$procdff$3385' with positive edge clock and negative level reset.
Creating register for signal `\usb1_fifo2.\wp' using process `\usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1723$373'.
  created $adff cell `$procdff$3386' with positive edge clock and negative level reset.
Creating register for signal `\usb1_ctrl.\state' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1351$358'.
  created $dff cell `$procdff$3387' with positive edge clock.
Creating register for signal `\usb1_ctrl.\funct_adr' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1341$355'.
  created $dff cell `$procdff$3388' with positive edge clock.
Creating register for signal `\usb1_ctrl.\funct_adr_tmp' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1336$353'.
  created $dff cell `$procdff$3389' with positive edge clock.
Creating register for signal `\usb1_ctrl.\set_adr_pending' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1329$349'.
  created $dff cell `$procdff$3390' with positive edge clock.
Creating register for signal `\usb1_ctrl.\send_stall' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1321$348'.
  created $dff cell `$procdff$3391' with positive edge clock.
Creating register for signal `\usb1_ctrl.\config_err' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1314$332'.
  created $dff cell `$procdff$3392' with positive edge clock.
Creating register for signal `\usb1_ctrl.\v_get_status' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1309$327'.
  created $dff cell `$procdff$3393' with positive edge clock.
Creating register for signal `\usb1_ctrl.\v_set_feature' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1305$322'.
  created $dff cell `$procdff$3394' with positive edge clock.
Creating register for signal `\usb1_ctrl.\v_set_int' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1301$317'.
  created $dff cell `$procdff$3395' with positive edge clock.
Creating register for signal `\usb1_ctrl.\synch_frame' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1297$312'.
  created $dff cell `$procdff$3396' with positive edge clock.
Creating register for signal `\usb1_ctrl.\set_interface' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1293$307'.
  created $dff cell `$procdff$3397' with positive edge clock.
Creating register for signal `\usb1_ctrl.\get_interface' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1289$302'.
  created $dff cell `$procdff$3398' with positive edge clock.
Creating register for signal `\usb1_ctrl.\set_config' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1285$297'.
  created $dff cell `$procdff$3399' with positive edge clock.
Creating register for signal `\usb1_ctrl.\get_config' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1281$292'.
  created $dff cell `$procdff$3400' with positive edge clock.
Creating register for signal `\usb1_ctrl.\set_descriptor' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1277$287'.
  created $dff cell `$procdff$3401' with positive edge clock.
Creating register for signal `\usb1_ctrl.\get_descriptor' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1273$282'.
  created $dff cell `$procdff$3402' with positive edge clock.
Creating register for signal `\usb1_ctrl.\set_address' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1269$277'.
  created $dff cell `$procdff$3403' with positive edge clock.
Creating register for signal `\usb1_ctrl.\set_feature' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1265$272'.
  created $dff cell `$procdff$3404' with positive edge clock.
Creating register for signal `\usb1_ctrl.\clear_feature' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1261$267'.
  created $dff cell `$procdff$3405' with positive edge clock.
Creating register for signal `\usb1_ctrl.\get_status' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1257$262'.
  created $dff cell `$procdff$3406' with positive edge clock.
Creating register for signal `\usb1_ctrl.\hdr_done_r' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1253$261'.
  created $dff cell `$procdff$3407' with positive edge clock.
Creating register for signal `\usb1_ctrl.\write_done' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1218$254'.
  created $dff cell `$procdff$3408' with positive edge clock.
Creating register for signal `\usb1_ctrl.\write_done_r' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1214$246'.
  created $dff cell `$procdff$3409' with positive edge clock.
Creating register for signal `\usb1_ctrl.\ep0_size' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1204$245'.
  created $dff cell `$procdff$3410' with positive edge clock.
Creating register for signal `\usb1_ctrl.\ep0_we' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1201$243'.
  created $dff cell `$procdff$3411' with positive edge clock.
Creating register for signal `\usb1_ctrl.\ep0_dout' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1192$238'.
  created $dff cell `$procdff$3412' with positive edge clock.
Creating register for signal `\usb1_ctrl.\hdr7' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1175$236'.
  created $dff cell `$procdff$3413' with positive edge clock.
Creating register for signal `\usb1_ctrl.\hdr6' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1172$235'.
  created $dff cell `$procdff$3414' with positive edge clock.
Creating register for signal `\usb1_ctrl.\hdr5' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1169$234'.
  created $dff cell `$procdff$3415' with positive edge clock.
Creating register for signal `\usb1_ctrl.\hdr4' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1166$233'.
  created $dff cell `$procdff$3416' with positive edge clock.
Creating register for signal `\usb1_ctrl.\hdr3' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1163$232'.
  created $dff cell `$procdff$3417' with positive edge clock.
Creating register for signal `\usb1_ctrl.\hdr2' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1160$231'.
  created $dff cell `$procdff$3418' with positive edge clock.
Creating register for signal `\usb1_ctrl.\hdr1' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1157$230'.
  created $dff cell `$procdff$3419' with positive edge clock.
Creating register for signal `\usb1_ctrl.\hdr0' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1154$229'.
  created $dff cell `$procdff$3420' with positive edge clock.
Creating register for signal `\usb1_ctrl.\le' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1145$224'.
  created $dff cell `$procdff$3421' with positive edge clock.
Creating register for signal `\usb1_ctrl.\adv' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1142$219'.
  created $dff cell `$procdff$3422' with positive edge clock.
Creating register for signal `\usb1_ctrl.\fifo_we_rom_r2' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1128$210'.
  created $dff cell `$procdff$3423' with positive edge clock.
Creating register for signal `\usb1_ctrl.\fifo_we_rom_r' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1125$209'.
  created $dff cell `$procdff$3424' with positive edge clock.
Creating register for signal `\usb1_ctrl.\rom_size' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1118$202'.
  created $dff cell `$procdff$3425' with positive edge clock.
Creating register for signal `\usb1_ctrl.\rom_adr' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1111$195'.
  created $dff cell `$procdff$3426' with positive edge clock.
Creating register for signal `\usb1_ctrl.\rom_sel_r' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1108$194'.
  created $dff cell `$procdff$3427' with positive edge clock.
Creating register for signal `\usb1_ctrl.\halt' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1054$188'.
  created $dff cell `$procdff$3428' with positive edge clock.
Creating register for signal `\usb1_ctrl.\configured' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1049$186'.
  created $dff cell `$procdff$3429' with positive edge clock.
Creating register for signal `\usb1_ctrl.\addressed' using process `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1044$184'.
  created $dff cell `$procdff$3430' with positive edge clock.
Creating register for signal `\usb1_core.\ep_bf_size' using process `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:631$10'.
  created $dff cell `$procdff$3431' with positive edge clock.
Creating register for signal `\usb1_core.\ep_bf_en' using process `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:619$9'.
  created $dff cell `$procdff$3432' with positive edge clock.
Creating register for signal `\usb1_core.\ep_empty' using process `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:593$7'.
  created $dff cell `$procdff$3433' with positive edge clock.
Creating register for signal `\usb1_core.\tx_data_st' using process `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:580$6'.
  created $dff cell `$procdff$3434' with positive edge clock.
Creating register for signal `\usb1_core.\rst_local' using process `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:388$2'.
  created $dff cell `$procdff$3435' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4486$789'.
Removing empty process `usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4483$788'.
Found and cleaned up 1 empty switch in `\usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4480$786'.
Removing empty process `usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4480$786'.
Removing empty process `usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4472$785'.
Removing empty process `usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4468$783'.
Removing empty process `usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4464$781'.
Removing empty process `usb1_utmi_if.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4460$779'.
Found and cleaned up 1 empty switch in `\usb1_rom1.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4169$778'.
Removing empty process `usb1_rom1.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:4169$778'.
Removing empty process `usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3957$775'.
Removing empty process `usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3954$773'.
Found and cleaned up 1 empty switch in `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3948$769'.
Removing empty process `usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3948$769'.
Found and cleaned up 2 empty switches in `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3940$767'.
Removing empty process `usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3940$767'.
Removing empty process `usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3937$766'.
Found and cleaned up 1 empty switch in `\usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3931$764'.
Removing empty process `usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3931$764'.
Removing empty process `usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3928$763'.
Removing empty process `usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3922$756'.
Removing empty process `usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3919$752'.
Removing empty process `usb1_pl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3916$748'.
Found and cleaned up 18 empty switches in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3465$724'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3465$724'.
Found and cleaned up 1 empty switch in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3459$722'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3459$722'.
Found and cleaned up 2 empty switches in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3447$720'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3447$720'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3442$719'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3430$697'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3427$696'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3424$695'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3421$694'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3418$693'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3407$691'.
Found and cleaned up 1 empty switch in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3403$689'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3403$689'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3390$687'.
Found and cleaned up 1 empty switch in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3386$685'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3386$685'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3383$683'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3369$679'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3365$678'.
Found and cleaned up 2 empty switches in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3339$671'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3339$671'.
Found and cleaned up 2 empty switches in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3332$668'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3332$668'.
Found and cleaned up 2 empty switches in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3325$665'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3325$665'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3309$652'.
Found and cleaned up 2 empty switches in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3264$651'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3264$651'.
Found and cleaned up 1 empty switch in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3256$650'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3256$650'.
Found and cleaned up 6 empty switches in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3187$649'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3187$649'.
Found and cleaned up 1 empty switch in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3168$648'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3168$648'.
Found and cleaned up 1 empty switch in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3163$644'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3163$644'.
Found and cleaned up 1 empty switch in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3158$640'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3158$640'.
Found and cleaned up 1 empty switch in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3153$636'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3153$636'.
Found and cleaned up 1 empty switch in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3148$632'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3148$632'.
Found and cleaned up 1 empty switch in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3143$628'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3143$628'.
Found and cleaned up 1 empty switch in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3138$624'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3138$624'.
Found and cleaned up 1 empty switch in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3133$620'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3133$620'.
Found and cleaned up 1 empty switch in `\usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3128$616'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3128$616'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3117$615'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3114$614'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3111$608'.
Removing empty process `usb1_pe.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3107$606'.
Found and cleaned up 14 empty switches in `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2784$569'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2784$569'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2780$567'.
Found and cleaned up 2 empty switches in `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2761$564'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2761$564'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2756$561'.
Found and cleaned up 3 empty switches in `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2742$560'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2742$560'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2739$558'.
Found and cleaned up 2 empty switches in `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2732$555'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2732$555'.
Found and cleaned up 2 empty switches in `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2725$553'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2725$553'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2690$549'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2687$547'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2684$546'.
Found and cleaned up 1 empty switch in `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2681$545'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2681$545'.
Found and cleaned up 1 empty switch in `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2678$544'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2678$544'.
Found and cleaned up 1 empty switch in `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2649$516'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2649$516'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2643$513'.
Found and cleaned up 2 empty switches in `\usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2636$508'.
Removing empty process `usb1_pd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2636$508'.
Found and cleaned up 7 empty switches in `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2388$502'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2388$502'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2384$500'.
Found and cleaned up 2 empty switches in `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2349$483'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2349$483'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2345$475'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2340$472'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2337$471'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2331$466'.
Found and cleaned up 2 empty switches in `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2319$461'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2319$461'.
Found and cleaned up 1 empty switch in `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2315$460'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2315$460'.
Found and cleaned up 1 empty switch in `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2311$458'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2311$458'.
Found and cleaned up 1 empty switch in `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2301$457'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2301$457'.
Found and cleaned up 1 empty switch in `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2293$456'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2293$456'.
Found and cleaned up 2 empty switches in `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2285$454'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2285$454'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2282$453'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2279$452'.
Found and cleaned up 2 empty switches in `\usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2272$450'.
Removing empty process `usb1_pa.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2272$450'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2106$448'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2103$447'.
Found and cleaned up 2 empty switches in `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2089$423'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2089$423'.
Found and cleaned up 2 empty switches in `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2082$420'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2082$420'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2073$417'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2063$414'.
Found and cleaned up 2 empty switches in `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2052$406'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2052$406'.
Found and cleaned up 1 empty switch in `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2039$404'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2039$404'.
Found and cleaned up 2 empty switches in `\usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2032$401'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2032$401'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2024$398'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2020$397'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2017$396'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2014$395'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2011$394'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2007$393'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:2004$392'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1994$389'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1974$388'.
Removing empty process `usb1_idma.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1971$387'.
Found and cleaned up 1 empty switch in `\usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1741$380'.
Removing empty process `usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1741$380'.
Found and cleaned up 2 empty switches in `\usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1730$376'.
Removing empty process `usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1730$376'.
Found and cleaned up 2 empty switches in `\usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1723$373'.
Removing empty process `usb1_fifo2.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1723$373'.
Found and cleaned up 31 empty switches in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1355$360'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1355$360'.
Found and cleaned up 1 empty switch in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1351$358'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1351$358'.
Found and cleaned up 2 empty switches in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1341$355'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1341$355'.
Found and cleaned up 2 empty switches in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1336$353'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1336$353'.
Found and cleaned up 3 empty switches in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1329$349'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1329$349'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1321$348'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1314$332'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1309$327'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1305$322'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1301$317'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1297$312'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1293$307'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1289$302'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1285$297'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1281$292'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1277$287'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1273$282'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1269$277'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1265$272'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1261$267'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1257$262'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1253$261'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1218$254'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1214$246'.
Found and cleaned up 4 empty switches in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1204$245'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1204$245'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1201$243'.
Found and cleaned up 1 empty switch in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1192$238'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1192$238'.
Found and cleaned up 1 empty switch in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1175$236'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1175$236'.
Found and cleaned up 1 empty switch in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1172$235'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1172$235'.
Found and cleaned up 1 empty switch in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1169$234'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1169$234'.
Found and cleaned up 1 empty switch in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1166$233'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1166$233'.
Found and cleaned up 1 empty switch in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1163$232'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1163$232'.
Found and cleaned up 1 empty switch in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1160$231'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1160$231'.
Found and cleaned up 1 empty switch in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1157$230'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1157$230'.
Found and cleaned up 1 empty switch in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1154$229'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1154$229'.
Found and cleaned up 4 empty switches in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1145$224'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1145$224'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1142$219'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1128$210'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1125$209'.
Found and cleaned up 3 empty switches in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1118$202'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1118$202'.
Found and cleaned up 3 empty switches in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1111$195'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1111$195'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1108$194'.
Found and cleaned up 2 empty switches in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1091$191'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1091$191'.
Found and cleaned up 2 empty switches in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1076$190'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1076$190'.
Found and cleaned up 3 empty switches in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1054$188'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1054$188'.
Found and cleaned up 2 empty switches in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1049$186'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1049$186'.
Found and cleaned up 2 empty switches in `\usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1044$184'.
Removing empty process `usb1_ctrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1044$184'.
Found and cleaned up 1 empty switch in `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:631$10'.
Removing empty process `usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:631$10'.
Found and cleaned up 1 empty switch in `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:619$9'.
Removing empty process `usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:619$9'.
Found and cleaned up 1 empty switch in `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:606$8'.
Removing empty process `usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:606$8'.
Found and cleaned up 1 empty switch in `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:593$7'.
Removing empty process `usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:593$7'.
Found and cleaned up 1 empty switch in `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:580$6'.
Removing empty process `usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:580$6'.
Found and cleaned up 1 empty switch in `\usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:566$5'.
Removing empty process `usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:566$5'.
Removing empty process `usb1_core.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:388$2'.
Cleaned up 193 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb1_utmi_if.
Optimizing module usb1_rom1.
<suppressed ~1 debug messages>
Optimizing module usb1_pl.
<suppressed ~3 debug messages>
Optimizing module usb1_pe.
<suppressed ~5 debug messages>
Optimizing module usb1_pd.
<suppressed ~5 debug messages>
Optimizing module usb1_pa.
<suppressed ~2 debug messages>
Optimizing module usb1_idma.
<suppressed ~2 debug messages>
Optimizing module usb1_fifo2.
Optimizing module usb1_ctrl.
<suppressed ~41 debug messages>
Optimizing module usb1_crc5.
Optimizing module usb1_crc16.
Optimizing module usb1_core.
<suppressed ~7 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb1_utmi_if.
Optimizing module usb1_rom1.
Optimizing module usb1_pl.
Optimizing module usb1_pe.
Optimizing module usb1_pd.
Optimizing module usb1_pa.
Optimizing module usb1_idma.
Optimizing module usb1_fifo2.
Optimizing module usb1_ctrl.
Optimizing module usb1_crc5.
Optimizing module usb1_crc16.
Optimizing module usb1_core.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb1_utmi_if'.
<suppressed ~9 debug messages>
Finding identical cells in module `\usb1_rom1'.
Finding identical cells in module `\usb1_pl'.
<suppressed ~15 debug messages>
Finding identical cells in module `\usb1_pe'.
<suppressed ~477 debug messages>
Finding identical cells in module `\usb1_pd'.
<suppressed ~234 debug messages>
Finding identical cells in module `\usb1_pa'.
<suppressed ~135 debug messages>
Finding identical cells in module `\usb1_idma'.
<suppressed ~42 debug messages>
Finding identical cells in module `\usb1_fifo2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\usb1_ctrl'.
<suppressed ~639 debug messages>
Finding identical cells in module `\usb1_crc5'.
<suppressed ~18 debug messages>
Finding identical cells in module `\usb1_crc16'.
<suppressed ~42 debug messages>
Finding identical cells in module `\usb1_core'.
<suppressed ~165 debug messages>
Removed a total of 593 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb1_utmi_if..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_rom1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_pl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1426.
    dead port 2/2 on $mux $procmux$1412.
    dead port 2/2 on $mux $procmux$1398.
    dead port 2/2 on $mux $procmux$1384.
    dead port 2/2 on $mux $procmux$1370.
    dead port 2/2 on $mux $procmux$1356.
    dead port 2/2 on $mux $procmux$1354.
    dead port 2/2 on $mux $procmux$1339.
    dead port 2/2 on $mux $procmux$1337.
    dead port 2/2 on $mux $procmux$1322.
    dead port 2/2 on $mux $procmux$1320.
    dead port 2/2 on $mux $procmux$1305.
    dead port 2/2 on $mux $procmux$1303.
    dead port 2/2 on $mux $procmux$1288.
    dead port 2/2 on $mux $procmux$1286.
    dead port 2/2 on $mux $procmux$1271.
    dead port 2/2 on $mux $procmux$1269.
    dead port 2/2 on $mux $procmux$1267.
    dead port 2/2 on $mux $procmux$1251.
    dead port 2/2 on $mux $procmux$1249.
    dead port 2/2 on $mux $procmux$1247.
    dead port 2/2 on $mux $procmux$1231.
    dead port 2/2 on $mux $procmux$1229.
    dead port 2/2 on $mux $procmux$1227.
    dead port 2/2 on $mux $procmux$1211.
    dead port 2/2 on $mux $procmux$1209.
    dead port 2/2 on $mux $procmux$1207.
    dead port 2/2 on $mux $procmux$1191.
    dead port 2/2 on $mux $procmux$1189.
    dead port 1/2 on $mux $procmux$1187.
    dead port 2/2 on $mux $procmux$1171.
    dead port 2/2 on $mux $procmux$1169.
    dead port 1/2 on $mux $procmux$1167.
    dead port 2/2 on $mux $procmux$1151.
    dead port 2/2 on $mux $procmux$1139.
    dead port 2/2 on $mux $procmux$1137.
    dead port 2/2 on $mux $procmux$1124.
    dead port 2/2 on $mux $procmux$1113.
    dead port 1/2 on $mux $procmux$1111.
    dead port 2/2 on $mux $procmux$1099.
    dead port 2/2 on $mux $procmux$1089.
    dead port 2/2 on $mux $procmux$1079.
    dead port 1/2 on $mux $procmux$1077.
    dead port 2/2 on $mux $procmux$1066.
    dead port 1/2 on $mux $procmux$1064.
    dead port 2/2 on $mux $procmux$1053.
    dead port 1/2 on $mux $procmux$1051.
    dead port 2/2 on $mux $procmux$1048.
    dead port 2/2 on $mux $procmux$1037.
    dead port 1/2 on $mux $procmux$1035.
    dead port 2/2 on $mux $procmux$1032.
    dead port 2/2 on $mux $procmux$1021.
    dead port 1/2 on $mux $procmux$1019.
    dead port 2/2 on $mux $procmux$1016.
    dead port 2/2 on $mux $procmux$1014.
    dead port 2/2 on $mux $procmux$1002.
    dead port 2/2 on $mux $procmux$993.
    dead port 2/2 on $mux $procmux$985.
    dead port 2/2 on $mux $procmux$977.
    dead port 2/2 on $mux $procmux$969.
    dead port 1/2 on $mux $procmux$967.
    dead port 2/2 on $mux $procmux$958.
    dead port 1/2 on $mux $procmux$956.
    dead port 2/2 on $mux $procmux$947.
    dead port 1/2 on $mux $procmux$945.
    dead port 2/2 on $mux $procmux$936.
    dead port 1/2 on $mux $procmux$934.
    dead port 1/2 on $mux $procmux$931.
    dead port 2/2 on $mux $procmux$922.
    dead port 1/2 on $mux $procmux$920.
    dead port 1/2 on $mux $procmux$917.
    dead port 2/2 on $mux $procmux$909.
    dead port 1/2 on $mux $procmux$907.
    dead port 1/2 on $mux $procmux$904.
    dead port 2/2 on $mux $procmux$895.
    dead port 1/2 on $mux $procmux$893.
    dead port 1/2 on $mux $procmux$890.
    dead port 1/2 on $mux $procmux$887.
Running muxtree optimizer on module \usb1_pd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1898.
    dead port 2/2 on $mux $procmux$1890.
    dead port 2/2 on $mux $procmux$1882.
    dead port 2/2 on $mux $procmux$1874.
    dead port 2/2 on $mux $procmux$1872.
    dead port 2/2 on $mux $procmux$1863.
    dead port 1/2 on $mux $procmux$1861.
    dead port 2/2 on $mux $procmux$1852.
    dead port 1/2 on $mux $procmux$1850.
    dead port 2/2 on $mux $procmux$1841.
    dead port 1/2 on $mux $procmux$1839.
    dead port 2/2 on $mux $procmux$1830.
    dead port 1/2 on $mux $procmux$1828.
    dead port 2/2 on $mux $procmux$1819.
    dead port 1/2 on $mux $procmux$1817.
    dead port 1/2 on $mux $procmux$1814.
    dead port 2/2 on $mux $procmux$1805.
    dead port 1/2 on $mux $procmux$1803.
    dead port 1/2 on $mux $procmux$1800.
    dead port 2/2 on $mux $procmux$1791.
    dead port 1/2 on $mux $procmux$1789.
    dead port 1/2 on $mux $procmux$1786.
    dead port 2/2 on $mux $procmux$1777.
    dead port 1/2 on $mux $procmux$1775.
    dead port 1/2 on $mux $procmux$1772.
    dead port 1/2 on $mux $procmux$1769.
    dead port 2/2 on $mux $procmux$1760.
    dead port 1/2 on $mux $procmux$1758.
    dead port 1/2 on $mux $procmux$1755.
    dead port 1/2 on $mux $procmux$1752.
    dead port 2/2 on $mux $procmux$1743.
    dead port 1/2 on $mux $procmux$1741.
    dead port 1/2 on $mux $procmux$1738.
    dead port 1/2 on $mux $procmux$1735.
    dead port 2/2 on $mux $procmux$1732.
    dead port 2/2 on $mux $procmux$1723.
    dead port 2/2 on $mux $procmux$1716.
    dead port 2/2 on $mux $procmux$1709.
    dead port 2/2 on $mux $procmux$1702.
    dead port 1/2 on $mux $procmux$1700.
    dead port 2/2 on $mux $procmux$1692.
    dead port 1/2 on $mux $procmux$1690.
    dead port 2/2 on $mux $procmux$1682.
    dead port 1/2 on $mux $procmux$1680.
    dead port 2/2 on $mux $procmux$1677.
    dead port 2/2 on $mux $procmux$1669.
    dead port 2/2 on $mux $procmux$1663.
    dead port 2/2 on $mux $procmux$1657.
    dead port 2/2 on $mux $procmux$1651.
    dead port 2/2 on $mux $procmux$1649.
    dead port 2/2 on $mux $procmux$1906.
    dead port 2/2 on $mux $procmux$1923.
    dead port 2/2 on $mux $procmux$1914.
Running muxtree optimizer on module \usb1_pa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2144.
    dead port 2/2 on $mux $procmux$2135.
    dead port 2/2 on $mux $procmux$2126.
    dead port 2/2 on $mux $procmux$2117.
    dead port 1/2 on $mux $procmux$2197.
    dead port 1/2 on $mux $procmux$2115.
    dead port 2/2 on $mux $procmux$2105.
    dead port 1/2 on $mux $procmux$2103.
    dead port 2/2 on $mux $procmux$2093.
    dead port 1/2 on $mux $procmux$2091.
    dead port 2/2 on $mux $procmux$2081.
    dead port 2/2 on $mux $procmux$2073.
    dead port 2/2 on $mux $procmux$2065.
    dead port 2/2 on $mux $procmux$2057.
    dead port 2/2 on $mux $procmux$2049.
    dead port 2/2 on $mux $procmux$2043.
    dead port 2/2 on $mux $procmux$2036.
    dead port 2/2 on $mux $procmux$2029.
    dead port 2/2 on $mux $procmux$2022.
    dead port 2/2 on $mux $procmux$2015.
    dead port 2/2 on $mux $procmux$2009.
Running muxtree optimizer on module \usb1_idma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_fifo2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2938.
    dead port 2/2 on $mux $procmux$2915.
    dead port 2/2 on $mux $procmux$2892.
    dead port 2/2 on $mux $procmux$2869.
    dead port 2/2 on $mux $procmux$2846.
    dead port 2/2 on $mux $procmux$2823.
    dead port 2/2 on $mux $procmux$2800.
    dead port 2/2 on $mux $procmux$2777.
    dead port 2/2 on $mux $procmux$2754.
    dead port 2/2 on $mux $procmux$2731.
    dead port 2/2 on $mux $procmux$2708.
    dead port 2/2 on $mux $procmux$2685.
    dead port 2/2 on $mux $procmux$2662.
    dead port 2/2 on $mux $procmux$2639.
    dead port 2/2 on $mux $procmux$2616.
    dead port 2/2 on $mux $procmux$2593.
    dead port 2/2 on $mux $procmux$2571.
    dead port 2/2 on $mux $procmux$2550.
    dead port 2/2 on $mux $procmux$2529.
    dead port 2/2 on $mux $procmux$2508.
    dead port 1/2 on $mux $procmux$2506.
    dead port 2/2 on $mux $procmux$2484.
    dead port 2/2 on $mux $procmux$2464.
    dead port 2/2 on $mux $procmux$2444.
    dead port 1/2 on $mux $procmux$2442.
    dead port 2/2 on $mux $procmux$2421.
    dead port 2/2 on $mux $procmux$2405.
    dead port 2/2 on $mux $procmux$2389.
    dead port 2/2 on $mux $procmux$2373.
    dead port 2/2 on $mux $procmux$2359.
    dead port 2/2 on $mux $procmux$2345.
    dead port 2/2 on $mux $procmux$2333.
    dead port 2/2 on $mux $procmux$2321.
    dead port 2/2 on $mux $procmux$2311.
    dead port 2/2 on $mux $procmux$2301.
    dead port 1/2 on $mux $procmux$2299.
    dead port 2/2 on $mux $procmux$2288.
    dead port 2/2 on $mux $procmux$2280.
    dead port 2/2 on $mux $procmux$2273.
    dead port 2/2 on $mux $procmux$3201.
    dead port 2/2 on $mux $procmux$3188.
Running muxtree optimizer on module \usb1_crc5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \usb1_crc16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \usb1_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 193 multiplexer ports.
<suppressed ~104 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb1_utmi_if.
  Optimizing cells in module \usb1_rom1.
    New ctrl vector for $pmux cell $procmux$798: { $procmux$861_CMP $auto$opt_reduce.cc:134:opt_mux$3456 $procmux$859_CMP $procmux$858_CMP $procmux$857_CMP $procmux$849_CMP $auto$opt_reduce.cc:134:opt_mux$3454 $auto$opt_reduce.cc:134:opt_mux$3452 $procmux$831_CMP $procmux$817_CMP $auto$opt_reduce.cc:134:opt_mux$3450 $auto$opt_reduce.cc:134:opt_mux$3448 $auto$opt_reduce.cc:134:opt_mux$3446 $auto$opt_reduce.cc:134:opt_mux$3444 $procmux$803_CMP $procmux$802_CMP $auto$opt_reduce.cc:134:opt_mux$3442 $auto$opt_reduce.cc:134:opt_mux$3440 $auto$opt_reduce.cc:134:opt_mux$3438 }
  Optimizing cells in module \usb1_rom1.
  Optimizing cells in module \usb1_pl.
  Optimizing cells in module \usb1_pe.
    New ctrl vector for $pmux cell $procmux$1484: { $auto$opt_reduce.cc:134:opt_mux$3458 $procmux$1507_CMP }
    New ctrl vector for $pmux cell $procmux$1473: { $procmux$1515_CMP $procmux$1513_CMP $procmux$1512_CMP $procmux$1511_CMP $procmux$1510_CMP $procmux$1509_CMP $procmux$1508_CMP $auto$opt_reduce.cc:134:opt_mux$3460 }
    New ctrl vector for $pmux cell $procmux$1462: { $procmux$1515_CMP $auto$opt_reduce.cc:134:opt_mux$3462 }
    New ctrl vector for $pmux cell $procmux$1451: { $procmux$1515_CMP $auto$opt_reduce.cc:134:opt_mux$3464 }
    New ctrl vector for $pmux cell $procmux$1440: { $procmux$1515_CMP $procmux$1509_CMP $auto$opt_reduce.cc:134:opt_mux$3466 }
    New ctrl vector for $pmux cell $procmux$1586: { $procmux$1614_CMP $procmux$1611_CMP $procmux$1606_CMP $procmux$1601_CMP $procmux$1596_CMP $auto$opt_reduce.cc:134:opt_mux$3470 $auto$opt_reduce.cc:134:opt_mux$3468 $procmux$1587_CMP }
    New ctrl vector for $pmux cell $procmux$1429: { $procmux$1515_CMP $procmux$1509_CMP $auto$opt_reduce.cc:134:opt_mux$3472 }
    New ctrl vector for $pmux cell $procmux$1495: { $auto$opt_reduce.cc:134:opt_mux$3476 $auto$opt_reduce.cc:134:opt_mux$3474 }
    New ctrl vector for $mux cell $procmux$953: { }
    New ctrl vector for $pmux cell $procmux$1553: { $procmux$1565_CMP $auto$opt_reduce.cc:134:opt_mux$3484 $auto$opt_reduce.cc:134:opt_mux$3482 $auto$opt_reduce.cc:134:opt_mux$3480 $auto$opt_reduce.cc:134:opt_mux$3478 $procmux$1587_CMP }
    New ctrl vector for $pmux cell $procmux$1580: { $procmux$1583_CMP $auto$opt_reduce.cc:134:opt_mux$3486 $procmux$1581_CMP }
    New ctrl vector for $pmux cell $procmux$1547: { $auto$opt_reduce.cc:134:opt_mux$3490 $auto$opt_reduce.cc:134:opt_mux$3488 }
    New ctrl vector for $pmux cell $procmux$1506: { $procmux$1511_CMP $auto$opt_reduce.cc:134:opt_mux$3492 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$3467: { $procmux$1618_CMP $procmux$1616_CMP $procmux$1613_CMP $procmux$1612_CMP $procmux$1590_CMP $procmux$1588_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$3469: { $procmux$1617_CMP $procmux$1615_CMP $procmux$1591_CMP $procmux$1589_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$3477: { $procmux$1617_CMP $procmux$1614_CMP $procmux$1590_CMP $procmux$1588_CMP $procmux$1562_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$3479: { $procmux$1618_CMP $procmux$1616_CMP $procmux$1613_CMP $procmux$1591_CMP $procmux$1589_CMP $procmux$1564_CMP }
  Optimizing cells in module \usb1_pe.
  Optimizing cells in module \usb1_pd.
    New ctrl vector for $pmux cell $procmux$1968: { $procmux$1971_CMP $procmux$1970_CMP $auto$opt_reduce.cc:134:opt_mux$3494 }
    New ctrl vector for $pmux cell $procmux$1956: { $procmux$1970_CMP $auto$opt_reduce.cc:134:opt_mux$3496 }
    New ctrl vector for $pmux cell $procmux$1962: { $procmux$1971_CMP $auto$opt_reduce.cc:134:opt_mux$3498 }
    New ctrl vector for $pmux cell $procmux$1950: { $procmux$1971_CMP $auto$opt_reduce.cc:134:opt_mux$3500 $procmux$1969_CMP }
    New ctrl vector for $pmux cell $procmux$1944: { $auto$opt_reduce.cc:134:opt_mux$3502 $procmux$1969_CMP }
    New ctrl vector for $pmux cell $procmux$1938: { $procmux$1971_CMP $auto$opt_reduce.cc:134:opt_mux$3504 }
    New ctrl vector for $pmux cell $procmux$1932: { $procmux$1972_CMP $auto$opt_reduce.cc:134:opt_mux$3506 }
  Optimizing cells in module \usb1_pd.
  Optimizing cells in module \usb1_pa.
    New ctrl vector for $pmux cell $procmux$2165: { $auto$opt_reduce.cc:134:opt_mux$3508 $procmux$2185_CMP $procmux$2184_CMP }
    New ctrl vector for $pmux cell $procmux$2153: { $procmux$2187_CMP $procmux$2186_CMP $auto$opt_reduce.cc:134:opt_mux$3510 }
    New ctrl vector for $pmux cell $procmux$2183: { $procmux$2186_CMP $auto$opt_reduce.cc:134:opt_mux$3512 }
    New ctrl vector for $pmux cell $procmux$2147: { $procmux$2187_CMP $auto$opt_reduce.cc:134:opt_mux$3514 $procmux$2184_CMP }
    New ctrl vector for $pmux cell $procmux$2177: { $auto$opt_reduce.cc:134:opt_mux$3516 $procmux$2185_CMP $procmux$2184_CMP }
    New ctrl vector for $pmux cell $procmux$2171: { $procmux$2186_CMP $procmux$2185_CMP $auto$opt_reduce.cc:134:opt_mux$3518 }
  Optimizing cells in module \usb1_pa.
  Optimizing cells in module \usb1_idma.
  Optimizing cells in module \usb1_fifo2.
    Consolidated identical input bits for $mux cell $procmux$2251:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$2251_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2251_Y [0]
      New connections: $procmux$2251_Y [7:1] = { $procmux$2251_Y [0] $procmux$2251_Y [0] $procmux$2251_Y [0] $procmux$2251_Y [0] $procmux$2251_Y [0] $procmux$2251_Y [0] $procmux$2251_Y [0] }
  Optimizing cells in module \usb1_fifo2.
  Optimizing cells in module \usb1_ctrl.
    New ctrl vector for $pmux cell $procmux$2941: { $procmux$3099_CMP $procmux$3098_CMP $procmux$3097_CMP $procmux$3096_CMP $procmux$3092_CMP $procmux$3091_CMP $procmux$3090_CMP $procmux$3088_CMP $procmux$3086_CMP $auto$opt_reduce.cc:134:opt_mux$3520 $procmux$3084_CMP $procmux$3083_CMP $procmux$3082_CMP }
    New ctrl vector for $pmux cell $procmux$2981: { $auto$opt_reduce.cc:134:opt_mux$3524 $auto$opt_reduce.cc:134:opt_mux$3522 }
    New ctrl vector for $pmux cell $procmux$3061: { $procmux$3097_CMP $procmux$3096_CMP $procmux$3090_CMP $procmux$3086_CMP $auto$opt_reduce.cc:134:opt_mux$3526 }
    New ctrl vector for $pmux cell $procmux$2961: { $procmux$3092_CMP $auto$opt_reduce.cc:134:opt_mux$3528 }
    New ctrl vector for $pmux cell $procmux$3041: { $procmux$3098_CMP $auto$opt_reduce.cc:134:opt_mux$3530 }
    New ctrl vector for $pmux cell $procmux$3081: { $procmux$3097_CMP $procmux$3096_CMP $procmux$3090_CMP $procmux$3088_CMP $procmux$3086_CMP $auto$opt_reduce.cc:134:opt_mux$3532 }
    New ctrl vector for $pmux cell $procmux$3021: { $procmux$3083_CMP $auto$opt_reduce.cc:134:opt_mux$3534 }
    New ctrl vector for $pmux cell $procmux$3184: $auto$opt_reduce.cc:134:opt_mux$3536
    New ctrl vector for $pmux cell $procmux$3001: { $auto$opt_reduce.cc:134:opt_mux$3540 $auto$opt_reduce.cc:134:opt_mux$3538 }
  Optimizing cells in module \usb1_ctrl.
  Optimizing cells in module \usb1_crc5.
  Optimizing cells in module \usb1_crc16.
  Optimizing cells in module \usb1_core.
Performed a total of 41 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb1_utmi_if'.
Finding identical cells in module `\usb1_rom1'.
Finding identical cells in module `\usb1_pl'.
Finding identical cells in module `\usb1_pe'.
<suppressed ~12 debug messages>
Finding identical cells in module `\usb1_pd'.
<suppressed ~18 debug messages>
Finding identical cells in module `\usb1_pa'.
<suppressed ~18 debug messages>
Finding identical cells in module `\usb1_idma'.
Finding identical cells in module `\usb1_fifo2'.
Finding identical cells in module `\usb1_ctrl'.
<suppressed ~27 debug messages>
Finding identical cells in module `\usb1_crc5'.
Finding identical cells in module `\usb1_crc16'.
Finding identical cells in module `\usb1_core'.
Removed a total of 25 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$3286 ($dff) from module usb1_utmi_if (D = \tx_data, Q = \DataOut).
Adding EN signal on $procdff$3291 ($dff) from module usb1_rom1 (D = $procmux$798_Y, Q = \dout).
Adding EN signal on $procdff$3297 ($adff) from module usb1_pl (D = \frame_no, Q = \frame_no_r).
Adding SRST signal on $procdff$3295 ($dff) from module usb1_pl (D = $procmux$873_Y, Q = \sof_time, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3546 ($sdff) from module usb1_pl (D = $add$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3943$768_Y, Q = \sof_time).
Adding EN signal on $procdff$3302 ($adff) from module usb1_pe (D = $procmux$1517_Y, Q = \state).
Adding SRST signal on $procdff$3311 ($dff) from module usb1_pe (D = $add$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3405$690_Y, Q = \tx_data_to_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$3313 ($dff) from module usb1_pe (D = $add$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:3388$686_Y, Q = \rx_ack_to_cnt, rval = 8'00000000).
Adding EN signal on $procdff$3303 ($adff) from module usb1_pe (D = $procmux$1522_Y, Q = \send_stall_r).
Adding EN signal on $procdff$3317 ($adff) from module usb1_pe (D = $procmux$1533_Y, Q = \setup_token).
Adding EN signal on $procdff$3318 ($adff) from module usb1_pe (D = $procmux$1538_Y, Q = \out_token).
Adding EN signal on $procdff$3319 ($adff) from module usb1_pe (D = $procmux$1543_Y, Q = \in_token).
Adding EN signal on $procdff$3321 ($dff) from module usb1_pe (D = $procmux$1553_Y, Q = \this_dpid).
Adding EN signal on $procdff$3322 ($dff) from module usb1_pe (D = $procmux$1586_Y, Q = \next_dpid).
Adding EN signal on $procdff$3323 ($dff) from module usb1_pe (D = $procmux$1619_Y, Q = \uc_dpd).
Adding EN signal on $procdff$3324 ($adff) from module usb1_pe (D = \next_dpid, Q = \ep7_dpid).
Adding EN signal on $procdff$3325 ($adff) from module usb1_pe (D = \next_dpid, Q = \ep6_dpid).
Adding EN signal on $procdff$3326 ($adff) from module usb1_pe (D = \next_dpid, Q = \ep5_dpid).
Adding EN signal on $procdff$3327 ($adff) from module usb1_pe (D = \next_dpid, Q = \ep4_dpid).
Adding EN signal on $procdff$3328 ($adff) from module usb1_pe (D = \next_dpid, Q = \ep3_dpid).
Adding EN signal on $procdff$3329 ($adff) from module usb1_pe (D = \next_dpid, Q = \ep2_dpid).
Adding EN signal on $procdff$3330 ($adff) from module usb1_pe (D = \next_dpid, Q = \ep1_dpid).
Adding EN signal on $procdff$3331 ($adff) from module usb1_pe (D = \next_dpid, Q = \ep0_dpid).
Adding EN signal on $procdff$3336 ($adff) from module usb1_pd (D = $procmux$1926_Y, Q = \state).
Adding SRST signal on $procdff$3337 ($dff) from module usb1_pd (D = $procmux$1973_Y, Q = \crc16_sum, rval = 16'1111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$3611 ($sdff) from module usb1_pd (D = \crc16_out, Q = \crc16_sum).
Adding EN signal on $procdff$3339 ($dff) from module usb1_pd (D = \rx_data, Q = \d0).
Adding EN signal on $procdff$3340 ($dff) from module usb1_pd (D = \d0, Q = \d1).
Adding EN signal on $procdff$3352 ($adff) from module usb1_pd (D = $procmux$2003_Y, Q = \rx_busy_d).
Adding EN signal on $procdff$3341 ($dff) from module usb1_pd (D = \d1, Q = \d2).
Adding EN signal on $procdff$3348 ($dff) from module usb1_pd (D = \rx_data, Q = \token1).
Adding EN signal on $procdff$3343 ($adff) from module usb1_pd (D = $procmux$1987_Y, Q = \rxv2).
Adding EN signal on $procdff$3349 ($dff) from module usb1_pd (D = \rx_data, Q = \token0).
Adding EN signal on $procdff$3344 ($adff) from module usb1_pd (D = $procmux$1992_Y, Q = \rxv1).
Adding EN signal on $procdff$3350 ($adff) from module usb1_pd (D = \rx_data, Q = \pid).
Adding EN signal on $procdff$3359 ($adff) from module usb1_pa (D = $procmux$2221_Y, Q = \send_token_r).
Adding EN signal on $procdff$3362 ($adff) from module usb1_pa (D = $procmux$2226_Y, Q = \zero_length_r).
Adding EN signal on $procdff$3353 ($adff) from module usb1_pa (D = $procmux$2159_Y, Q = \state).
Adding SRST signal on $procdff$3354 ($dff) from module usb1_pa (D = $procmux$2188_Y, Q = \crc16, rval = 16'1111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$3645 ($sdff) from module usb1_pa (D = \crc16_next, Q = \crc16).
Adding EN signal on $procdff$3370 ($adff) from module usb1_idma (D = \rx_cnt_r, Q = \rx_cnt).
Adding EN signal on $procdff$3371 ($adff) from module usb1_idma (D = $procmux$2248_Y, Q = \rx_cnt_r).
Adding EN signal on $procdff$3369 ($adff) from module usb1_idma (D = $procmux$2241_Y, Q = \sizd_c).
Setting constant 0-bit at position 0 on $procdff$3381 ($dff) from module usb1_idma.
Adding EN signal on $procdff$3365 ($adff) from module usb1_idma (D = $procmux$2231_Y, Q = \send_data_r).
Adding EN signal on $procdff$3366 ($adff) from module usb1_idma (D = $procmux$2236_Y, Q = \ep_empty_r).
Adding EN signal on $procdff$3385 ($adff) from module usb1_fifo2 (D = $procmux$2262_Y, Q = \rp).
Adding EN signal on $procdff$3386 ($adff) from module usb1_fifo2 (D = $procmux$2267_Y, Q = \wp).
Adding SRST signal on $procdff$3429 ($dff) from module usb1_ctrl (D = $procmux$3215_Y, Q = \configured, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3666 ($sdff) from module usb1_ctrl (D = 1'1, Q = \configured).
Adding SRST signal on $procdff$3425 ($dff) from module usb1_ctrl (D = $procmux$3169_Y, Q = \rom_size, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3668 ($sdff) from module usb1_ctrl (D = $procmux$3169_Y, Q = \rom_size).
Adding EN signal on $procdff$3414 ($dff) from module usb1_ctrl (D = \ep0_din, Q = \hdr6).
Adding SRST signal on $procdff$3426 ($dff) from module usb1_ctrl (D = $procmux$3177_Y, Q = \rom_adr, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3673 ($sdff) from module usb1_ctrl (D = $procmux$3177_Y, Q = \rom_adr).
Adding SRST signal on $procdff$3428 ($dff) from module usb1_ctrl (D = $procmux$3207_Y, Q = \halt, rval = 1'0).
Adding EN signal on $procdff$3415 ($dff) from module usb1_ctrl (D = \ep0_din, Q = \hdr5).
Adding EN signal on $procdff$3416 ($dff) from module usb1_ctrl (D = \ep0_din, Q = \hdr4).
Adding EN signal on $procdff$3417 ($dff) from module usb1_ctrl (D = \ep0_din, Q = \hdr3).
Adding SRST signal on $procdff$3430 ($dff) from module usb1_ctrl (D = $procmux$3220_Y, Q = \addressed, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3685 ($sdff) from module usb1_ctrl (D = 1'1, Q = \addressed).
Adding EN signal on $procdff$3418 ($dff) from module usb1_ctrl (D = \ep0_din, Q = \hdr2).
Adding EN signal on $procdff$3419 ($dff) from module usb1_ctrl (D = \ep0_din, Q = \hdr1).
Adding EN signal on $procdff$3420 ($dff) from module usb1_ctrl (D = \ep0_din, Q = \hdr0).
Adding SRST signal on $procdff$3421 ($dff) from module usb1_ctrl (D = $procmux$3155_Y [7:1], Q = \le [7:1], rval = 7'0000000).
Adding SRST signal on $procdff$3421 ($dff) from module usb1_ctrl (D = $procmux$3158_Y [0], Q = \le [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3693 ($sdff) from module usb1_ctrl (D = $procmux$3158_Y [0], Q = \le [0]).
Adding EN signal on $auto$ff.cc:262:slice$3690 ($sdff) from module usb1_ctrl (D = \le [6:0], Q = \le [7:1]).
Adding SRST signal on $procdff$3387 ($dff) from module usb1_ctrl (D = $procmux$2941_Y, Q = \state, rval = 20'00000000000000000001).
Adding EN signal on $auto$ff.cc:262:slice$3700 ($sdff) from module usb1_ctrl (D = $procmux$2941_Y, Q = \state).
Adding SRST signal on $procdff$3388 ($dff) from module usb1_ctrl (D = $procmux$3103_Y, Q = \funct_adr, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3716 ($sdff) from module usb1_ctrl (D = \funct_adr_tmp, Q = \funct_adr).
Adding SRST signal on $procdff$3389 ($dff) from module usb1_ctrl (D = $procmux$3108_Y, Q = \funct_adr_tmp, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3718 ($sdff) from module usb1_ctrl (D = \hdr2 [6:0], Q = \funct_adr_tmp).
Adding SRST signal on $procdff$3390 ($dff) from module usb1_ctrl (D = $procmux$3113_Y, Q = \set_adr_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3720 ($sdff) from module usb1_ctrl (D = 1'1, Q = \set_adr_pending).
Adding SRST signal on $procdff$3410 ($dff) from module usb1_ctrl (D = $procmux$3121_Y [7:2], Q = \ep0_size [7:2], rval = 6'000000).
Adding SRST signal on $procdff$3410 ($dff) from module usb1_ctrl (D = $procmux$3124_Y [1], Q = \ep0_size [1], rval = 1'0).
Adding SRST signal on $procdff$3410 ($dff) from module usb1_ctrl (D = $procmux$3127_Y [0], Q = \ep0_size [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3732 ($sdff) from module usb1_ctrl (D = $procmux$3127_Y [0], Q = \ep0_size [0]).
Adding EN signal on $auto$ff.cc:262:slice$3729 ($sdff) from module usb1_ctrl (D = $procmux$3124_Y [1], Q = \ep0_size [1]).
Adding EN signal on $auto$ff.cc:262:slice$3726 ($sdff) from module usb1_ctrl (D = { 1'0 $ternary$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/usb1_funct.v:1106$193_Y [6:2] }, Q = \ep0_size [7:2]).
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3739 ($sdffe) from module usb1_ctrl.
Adding EN signal on $procdff$3412 ($dff) from module usb1_ctrl (D = $procmux$3133_Y, Q = \ep0_dout).
Adding EN signal on $procdff$3413 ($dff) from module usb1_ctrl (D = \ep0_din, Q = \hdr7).
Adding EN signal on $procdff$3433 ($dff) from module usb1_core (D = $procmux$3255_Y, Q = \ep_empty).
Adding EN signal on $procdff$3434 ($dff) from module usb1_core (D = $procmux$3265_Y, Q = \tx_data_st).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb1_utmi_if..
Finding unused cells or wires in module \usb1_rom1..
Finding unused cells or wires in module \usb1_pl..
Finding unused cells or wires in module \usb1_pe..
Finding unused cells or wires in module \usb1_pd..
Finding unused cells or wires in module \usb1_pa..
Finding unused cells or wires in module \usb1_idma..
Finding unused cells or wires in module \usb1_fifo2..
Finding unused cells or wires in module \usb1_ctrl..
Finding unused cells or wires in module \usb1_crc5..
Finding unused cells or wires in module \usb1_crc16..
Finding unused cells or wires in module \usb1_core..
Removed 76 unused cells and 1689 unused wires.
<suppressed ~109 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb1_core.
<suppressed ~2 debug messages>
Optimizing module usb1_crc16.
Optimizing module usb1_crc5.
Optimizing module usb1_ctrl.
<suppressed ~5 debug messages>
Optimizing module usb1_fifo2.
<suppressed ~2 debug messages>
Optimizing module usb1_idma.
<suppressed ~3 debug messages>
Optimizing module usb1_pa.
<suppressed ~2 debug messages>
Optimizing module usb1_pd.
<suppressed ~3 debug messages>
Optimizing module usb1_pe.
<suppressed ~21 debug messages>
Optimizing module usb1_pl.
Optimizing module usb1_rom1.
<suppressed ~1 debug messages>
Optimizing module usb1_utmi_if.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb1_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_crc16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \usb1_crc5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \usb1_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_fifo2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_idma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_pa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_pd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 4/7 on $pmux $procmux$1553.
    dead port 5/7 on $pmux $procmux$1553.
    dead port 4/9 on $pmux $procmux$1586.
    dead port 5/9 on $pmux $procmux$1586.
    dead port 6/9 on $pmux $procmux$1586.
    dead port 7/9 on $pmux $procmux$1586.
    dead port 8/9 on $pmux $procmux$1586.
    dead port 1/3 on $pmux $procmux$1598.
    dead port 2/3 on $pmux $procmux$1598.
    dead port 3/3 on $pmux $procmux$1598.
    dead port 1/3 on $pmux $procmux$1603.
    dead port 2/3 on $pmux $procmux$1603.
    dead port 3/3 on $pmux $procmux$1603.
    dead port 1/3 on $pmux $procmux$1608.
    dead port 2/3 on $pmux $procmux$1608.
    dead port 3/3 on $pmux $procmux$1608.
Running muxtree optimizer on module \usb1_pl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_rom1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_utmi_if..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 16 multiplexer ports.
<suppressed ~76 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb1_core.
  Optimizing cells in module \usb1_crc16.
  Optimizing cells in module \usb1_crc5.
  Optimizing cells in module \usb1_ctrl.
    New ctrl vector for $pmux cell $procmux$2941: { $procmux$2617_CMP $procmux$2594_CMP $procmux$2390_CMP $procmux$2951_CMP $auto$opt_reduce.cc:134:opt_mux$3754 $auto$opt_reduce.cc:134:opt_mux$3752 $auto$opt_reduce.cc:134:opt_mux$3520 $procmux$2289_CMP $procmux$2281_CMP $procmux$2274_CMP }
    New ctrl vector for $pmux cell $procmux$3081: { $auto$opt_reduce.cc:134:opt_mux$3756 $auto$opt_reduce.cc:134:opt_mux$3532 }
  Optimizing cells in module \usb1_ctrl.
  Optimizing cells in module \usb1_fifo2.
  Optimizing cells in module \usb1_idma.
  Optimizing cells in module \usb1_pa.
  Optimizing cells in module \usb1_pd.
  Optimizing cells in module \usb1_pe.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$3479: { $procmux$1571_CMP $procmux$1558_CMP $procmux$1556_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$3477: { $procmux$1557_CMP $procmux$1555_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$3469: { $procmux$1558_CMP $procmux$1556_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$3467: { $procmux$1612_CMP $procmux$1571_CMP $procmux$1557_CMP $procmux$1555_CMP }
  Optimizing cells in module \usb1_pe.
  Optimizing cells in module \usb1_pl.
  Optimizing cells in module \usb1_rom1.
  Optimizing cells in module \usb1_utmi_if.
Performed a total of 6 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb1_core'.
<suppressed ~3 debug messages>
Finding identical cells in module `\usb1_crc16'.
Finding identical cells in module `\usb1_crc5'.
Finding identical cells in module `\usb1_ctrl'.
<suppressed ~12 debug messages>
Finding identical cells in module `\usb1_fifo2'.
Finding identical cells in module `\usb1_idma'.
Finding identical cells in module `\usb1_pa'.
Finding identical cells in module `\usb1_pd'.
<suppressed ~3 debug messages>
Finding identical cells in module `\usb1_pe'.
<suppressed ~6 debug messages>
Finding identical cells in module `\usb1_pl'.
Finding identical cells in module `\usb1_rom1'.
Finding identical cells in module `\usb1_utmi_if'.
Removed a total of 8 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$3701 ($sdffe) from module usb1_ctrl (D = \next_state, Q = \state).
Handling D = Q on $auto$ff.cc:262:slice$3677 ($sdff) from module usb1_ctrl (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3677 ($sdff) from module usb1_ctrl.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb1_core..
Finding unused cells or wires in module \usb1_crc16..
Finding unused cells or wires in module \usb1_crc5..
Finding unused cells or wires in module \usb1_ctrl..
Finding unused cells or wires in module \usb1_fifo2..
Finding unused cells or wires in module \usb1_idma..
Finding unused cells or wires in module \usb1_pa..
Finding unused cells or wires in module \usb1_pd..
Finding unused cells or wires in module \usb1_pe..
Finding unused cells or wires in module \usb1_pl..
Finding unused cells or wires in module \usb1_rom1..
Finding unused cells or wires in module \usb1_utmi_if..
Removed 1 unused cells and 26 unused wires.
<suppressed ~5 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb1_core.
Optimizing module usb1_crc16.
Optimizing module usb1_crc5.
Optimizing module usb1_ctrl.
Optimizing module usb1_fifo2.
Optimizing module usb1_idma.
Optimizing module usb1_pa.
Optimizing module usb1_pd.
Optimizing module usb1_pe.
<suppressed ~2 debug messages>
Optimizing module usb1_pl.
Optimizing module usb1_rom1.
Optimizing module usb1_utmi_if.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb1_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_crc16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \usb1_crc5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \usb1_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_fifo2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_idma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_pa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_pd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_pl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_rom1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_utmi_if..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb1_core.
  Optimizing cells in module \usb1_crc16.
  Optimizing cells in module \usb1_crc5.
  Optimizing cells in module \usb1_ctrl.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$3765: { $auto$opt_dff.cc:197:make_patterns_logic$3758 $auto$opt_dff.cc:197:make_patterns_logic$3760 $auto$opt_dff.cc:197:make_patterns_logic$3762 $auto$opt_dff.cc:197:make_patterns_logic$3712 $auto$opt_dff.cc:197:make_patterns_logic$3710 $auto$opt_dff.cc:197:make_patterns_logic$3708 $auto$opt_dff.cc:197:make_patterns_logic$3706 $auto$opt_dff.cc:197:make_patterns_logic$3704 $auto$opt_dff.cc:197:make_patterns_logic$3702 }
  Optimizing cells in module \usb1_ctrl.
  Optimizing cells in module \usb1_fifo2.
  Optimizing cells in module \usb1_idma.
  Optimizing cells in module \usb1_pa.
  Optimizing cells in module \usb1_pd.
  Optimizing cells in module \usb1_pe.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$3592: { $auto$opt_dff.cc:197:make_patterns_logic$3585 $auto$opt_dff.cc:197:make_patterns_logic$3583 }
  Optimizing cells in module \usb1_pe.
  Optimizing cells in module \usb1_pl.
  Optimizing cells in module \usb1_rom1.
  Optimizing cells in module \usb1_utmi_if.
Performed a total of 2 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb1_core'.
Finding identical cells in module `\usb1_crc16'.
Finding identical cells in module `\usb1_crc5'.
Finding identical cells in module `\usb1_ctrl'.
Finding identical cells in module `\usb1_fifo2'.
Finding identical cells in module `\usb1_idma'.
Finding identical cells in module `\usb1_pa'.
Finding identical cells in module `\usb1_pd'.
Finding identical cells in module `\usb1_pe'.
Finding identical cells in module `\usb1_pl'.
Finding identical cells in module `\usb1_rom1'.
Finding identical cells in module `\usb1_utmi_if'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb1_core..
Finding unused cells or wires in module \usb1_crc16..
Finding unused cells or wires in module \usb1_crc5..
Finding unused cells or wires in module \usb1_ctrl..
Finding unused cells or wires in module \usb1_fifo2..
Finding unused cells or wires in module \usb1_idma..
Finding unused cells or wires in module \usb1_pa..
Finding unused cells or wires in module \usb1_pd..
Finding unused cells or wires in module \usb1_pe..
Finding unused cells or wires in module \usb1_pl..
Finding unused cells or wires in module \usb1_rom1..
Finding unused cells or wires in module \usb1_utmi_if..
Removed 5 unused cells and 7 unused wires.
<suppressed ~7 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb1_core.
Optimizing module usb1_crc16.
Optimizing module usb1_crc5.
Optimizing module usb1_ctrl.
Optimizing module usb1_fifo2.
Optimizing module usb1_idma.
Optimizing module usb1_pa.
Optimizing module usb1_pd.
Optimizing module usb1_pe.
Optimizing module usb1_pl.
Optimizing module usb1_rom1.
Optimizing module usb1_utmi_if.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb1_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_crc16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \usb1_crc5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \usb1_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_fifo2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_idma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_pa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_pd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_pl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_rom1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \usb1_utmi_if..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb1_core.
  Optimizing cells in module \usb1_crc16.
  Optimizing cells in module \usb1_crc5.
  Optimizing cells in module \usb1_ctrl.
  Optimizing cells in module \usb1_fifo2.
  Optimizing cells in module \usb1_idma.
  Optimizing cells in module \usb1_pa.
  Optimizing cells in module \usb1_pd.
  Optimizing cells in module \usb1_pe.
  Optimizing cells in module \usb1_pl.
  Optimizing cells in module \usb1_rom1.
  Optimizing cells in module \usb1_utmi_if.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb1_core'.
Finding identical cells in module `\usb1_crc16'.
Finding identical cells in module `\usb1_crc5'.
Finding identical cells in module `\usb1_ctrl'.
Finding identical cells in module `\usb1_fifo2'.
Finding identical cells in module `\usb1_idma'.
Finding identical cells in module `\usb1_pa'.
Finding identical cells in module `\usb1_pd'.
Finding identical cells in module `\usb1_pe'.
Finding identical cells in module `\usb1_pl'.
Finding identical cells in module `\usb1_rom1'.
Finding identical cells in module `\usb1_utmi_if'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb1_core..
Finding unused cells or wires in module \usb1_crc16..
Finding unused cells or wires in module \usb1_crc5..
Finding unused cells or wires in module \usb1_ctrl..
Finding unused cells or wires in module \usb1_fifo2..
Finding unused cells or wires in module \usb1_idma..
Finding unused cells or wires in module \usb1_pa..
Finding unused cells or wires in module \usb1_pd..
Finding unused cells or wires in module \usb1_pe..
Finding unused cells or wires in module \usb1_pl..
Finding unused cells or wires in module \usb1_rom1..
Finding unused cells or wires in module \usb1_utmi_if..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb1_core.
Optimizing module usb1_crc16.
Optimizing module usb1_crc5.
Optimizing module usb1_ctrl.
Optimizing module usb1_fifo2.
Optimizing module usb1_idma.
Optimizing module usb1_pa.
Optimizing module usb1_pd.
Optimizing module usb1_pe.
Optimizing module usb1_pl.
Optimizing module usb1_rom1.
Optimizing module usb1_utmi_if.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== usb1_core ===

   Number of wires:                181
   Number of wire bits:            636
   Number of public wires:         138
   Number of public wire bits:     580
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 74
     $and                           31
     $dff                            3
     $dffe                           2
     $eq                             7
     $logic_not                     15
     $not                            1
     $or                             1
     $pmux                           6
     $reduce_bool                    1
     generic_fifo_sc_a               2
     usb1_ctrl                       1
     usb1_pl                         1
     usb1_rom1                       1
     usb1_utmi_if                    1
     usb_phy                         1

=== usb1_crc16 ===

   Number of wires:                 46
   Number of wire bits:             83
   Number of public wires:           3
   Number of public wire bits:      40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $xor                           54

=== usb1_crc5 ===

   Number of wires:                 37
   Number of wire bits:             55
   Number of public wires:           3
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $xor                           39

=== usb1_ctrl ===

   Number of wires:                272
   Number of wire bits:           1112
   Number of public wires:          81
   Number of public wire bits:     342
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                249
     $add                            1
     $and                           41
     $dff                           23
     $dffe                           8
     $eq                            44
     $gt                             1
     $logic_not                     12
     $mux                           42
     $ne                            10
     $not                            1
     $or                            18
     $pmux                          12
     $reduce_and                     3
     $reduce_bool                    4
     $reduce_or                     16
     $sdffe                         12
     $sub                            1

=== usb1_fifo2 ===

   Number of wires:                 20
   Number of wire bits:             48
   Number of public wires:           9
   Number of public wire bits:      23
   Number of memories:               1
   Number of memory bits:           16
   Number of processes:              0
   Number of cells:                 15
     $adffe                          2
     $memrd                          1
     $memwr_v2                       1
     $mux                            7
     $not                            2
     $reduce_bool                    2

=== usb1_idma ===

   Number of wires:                 79
   Number of wire bits:            177
   Number of public wires:          44
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $add                            1
     $adffe                          5
     $and                           10
     $dff                            9
     $eq                             1
     $logic_not                      7
     $mux                            8
     $ne                             1
     $or                            10
     $reduce_bool                    3
     $sub                            1
     usb1_fifo2                      1

=== usb1_pa ===

   Number of wires:                 97
   Number of wire bits:            221
   Number of public wires:          39
   Number of public wire bits:     141
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                100
     $adffe                          3
     $and                           10
     $dff                            6
     $eq                            10
     $logic_not                      9
     $mux                           19
     $ne                             4
     $not                           16
     $or                             4
     $pmux                           9
     $reduce_and                     1
     $reduce_bool                    2
     $reduce_or                      5
     $sdffe                          1
     usb1_crc16                      1

=== usb1_pd ===

   Number of wires:                138
   Number of wire bits:            288
   Number of public wires:          64
   Number of public wire bits:     187
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                123
     $adffe                          5
     $and                           18
     $dff                            5
     $dffe                           5
     $eq                            19
     $logic_not                      4
     $mux                           27
     $ne                             6
     $not                            2
     $or                            11
     $pmux                           8
     $reduce_and                     1
     $reduce_bool                    3
     $reduce_or                      6
     $sdffe                          1
     usb1_crc16                      1
     usb1_crc5                       1

=== usb1_pe ===

   Number of wires:                259
   Number of wire bits:            521
   Number of public wires:          85
   Number of public wire bits:     165
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                226
     $add                            2
     $adffe                         13
     $and                           31
     $dff                           16
     $dffe                           3
     $eq                            39
     $logic_not                     11
     $mux                           45
     $ne                             8
     $or                            20
     $pmux                          14
     $reduce_and                     3
     $reduce_bool                    6
     $reduce_or                     13
     $sdff                           2

=== usb1_pl ===

   Number of wires:                110
   Number of wire bits:            280
   Number of public wires:          88
   Number of public wire bits:     239
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $add                            2
     $adff                           1
     $adffe                          1
     $and                           11
     $dff                            6
     $eq                             2
     $logic_not                      3
     $mux                            1
     $or                             9
     $sdffe                          1
     usb1_idma                       1
     usb1_pa                         1
     usb1_pd                         1
     usb1_pe                         1

=== usb1_rom1 ===

   Number of wires:                 86
   Number of wire bits:            106
   Number of public wires:           3
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $dffe                           1
     $eq                            70
     $logic_not                      1
     $pmux                           1
     $reduce_bool                    1
     $reduce_or                     10

=== usb1_utmi_if ===

   Number of wires:                 23
   Number of wire bits:             51
   Number of public wires:          18
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $adff                           4
     $and                            1
     $dff                            2
     $dffe                           1
     $logic_not                      1
     $or                             3

=== design hierarchy ===

   usb1_core                         1
     usb1_ctrl                       1
     usb1_pl                         1
       usb1_idma                     1
         usb1_fifo2                  1
       usb1_pa                       1
         usb1_crc16                  1
       usb1_pd                       1
         usb1_crc16                  1
         usb1_crc5                   1
       usb1_pe                       1
     usb1_rom1                       1
     usb1_utmi_if                    1

   Number of wires:               1394
   Number of wire bits:           3661
   Number of public wires:         578
   Number of public wire bits:    1937
   Number of memories:               1
   Number of memory bits:           16
   Number of processes:              0
   Number of cells:               1116
     $add                            6
     $adff                           5
     $adffe                         29
     $and                          153
     $dff                           70
     $dffe                          20
     $eq                           192
     $gt                             1
     $logic_not                     63
     $memrd                          1
     $memwr_v2                       1
     $mux                          149
     $ne                            29
     $not                           22
     $or                            76
     $pmux                          50
     $reduce_and                     8
     $reduce_bool                   22
     $reduce_or                     50
     $sdff                           2
     $sdffe                         15
     $sub                            2
     $xor                          147
     generic_fifo_sc_a               2
     usb_phy                         1

Warnings: 8 unique messages, 8 total
End of script. Logfile hash: ff157e6fdf, CPU: user 0.88s system 0.01s, MEM: 25.91 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 30% 6x opt_expr (0 sec), 15% 5x opt_merge (0 sec), ...
