{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600779368933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600779368933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 14:56:08 2020 " "Processing started: Tue Sep 22 14:56:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600779368933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600779368933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assginment3 -c calculations " "Command: quartus_map --read_settings_files=on --write_settings_files=off assginment3 -c calculations" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600779368933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600779369689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600779369689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment-segment_implementation " "Found design unit 1: segment-segment_implementation" {  } { { "segment.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignment3/segment.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600779382825 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignment3/segment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600779382825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600779382825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculations-implementation " "Found design unit 1: calculations-implementation" {  } { { "calculations.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignment3/calculations.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600779382825 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculations " "Found entity 1: calculations" {  } { { "calculations.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignment3/calculations.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600779382825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600779382825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculations " "Elaborating entity \"calculations\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600779382872 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status_leds_not_using calculations.vhd(40) " "Verilog HDL or VHDL warning at calculations.vhd(40): object \"status_leds_not_using\" assigned a value but never read" {  } { { "calculations.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignment3/calculations.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600779382872 "|calculations"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "segment_on calculations.vhd(41) " "VHDL Signal Declaration warning at calculations.vhd(41): used explicit default value for signal \"segment_on\" because signal was never assigned a value" {  } { { "calculations.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignment3/calculations.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1600779382872 "|calculations"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:inputSegment1 " "Elaborating entity \"segment\" for hierarchy \"segment:inputSegment1\"" {  } { { "calculations.vhd" "inputSegment1" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignment3/calculations.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600779382910 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_segment_left\[6\] VCC " "Pin \"output_segment_left\[6\]\" is stuck at VCC" {  } { { "calculations.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignment3/calculations.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600779383458 "|calculations|output_segment_left[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_segment_left\[3\] VCC " "Pin \"output_segment_left\[3\]\" is stuck at VCC" {  } { { "calculations.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignment3/calculations.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600779383458 "|calculations|output_segment_left[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_segment_left\[2\] VCC " "Pin \"output_segment_left\[2\]\" is stuck at VCC" {  } { { "calculations.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignment3/calculations.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600779383458 "|calculations|output_segment_left[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_segment_left\[1\] VCC " "Pin \"output_segment_left\[1\]\" is stuck at VCC" {  } { { "calculations.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignment3/calculations.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600779383458 "|calculations|output_segment_left[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_segment_left\[0\] VCC " "Pin \"output_segment_left\[0\]\" is stuck at VCC" {  } { { "calculations.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignment3/calculations.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600779383458 "|calculations|output_segment_left[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1600779383458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1600779383559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600779383947 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600779383947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600779384044 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600779384044 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1600779384044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600779384044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600779384107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 22 14:56:24 2020 " "Processing ended: Tue Sep 22 14:56:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600779384107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600779384107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600779384107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600779384107 ""}
