// Seed: 3546844114
module module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wand id_5
    , id_9,
    input uwire id_6,
    output wand id_7
);
  logic id_10;
  ;
  notif1 primCall (id_5, id_6, id_9);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd12
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  module_0 modCall_1 ();
  logic [id_1  ==  -1 : 1 'b0] id_4;
endmodule
