Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jan  8 12:26:17 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/DSPIC_Final/project_2/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

data_in[0]
data_in[10]
data_in[11]
data_in[12]
data_in[13]
data_in[1]
data_in[2]
data_in[3]
data_in[4]
data_in[5]
data_in[6]
data_in[7]
data_in[8]
data_in[9]
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

data_out[0]
data_out[10]
data_out[11]
data_out[12]
data_out[13]
data_out[14]
data_out[15]
data_out[16]
data_out[17]
data_out[18]
data_out[19]
data_out[1]
data_out[2]
data_out[3]
data_out[4]
data_out[5]
data_out[6]
data_out[7]
data_out[8]
data_out[9]
r_ready
w_valid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.599        0.000                      0                 3328        0.137        0.000                      0                 3328        4.500        0.000                       0                  1739  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.599        0.000                      0                 3328        0.137        0.000                      0                 3328        4.500        0.000                       0                  1739  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 genblk1[5].booth_U/dout_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 4.987ns (53.826%)  route 4.278ns (46.174%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    genblk1[5].booth_U/CLK
                         FDCE                                         r  genblk1[5].booth_U/dout_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1[5].booth_U/dout_reg_reg[11]/Q
                         net (fo=2, unplaced)         0.752     3.686    genblk1[5].booth_U/mul_temp[5][11]
                                                                      r  genblk1[5].booth_U/add[15]_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     4.007 r  genblk1[5].booth_U/add[15]_i_46/O
                         net (fo=2, unplaced)         0.485     4.492    genblk1[5].booth_U/add[15]_i_46_n_0
                                                                      r  genblk1[5].booth_U/add[15]_i_50/I3
                         LUT4 (Prop_lut4_I3_O)        0.355     4.847 r  genblk1[5].booth_U/add[15]_i_50/O
                         net (fo=1, unplaced)         0.000     4.847    genblk1[5].booth_U/add[15]_i_50_n_0
                                                                      r  genblk1[5].booth_U/add_reg[15]_i_38/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.360 r  genblk1[5].booth_U/add_reg[15]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     5.360    genblk1[5].booth_U/add_reg[15]_i_38_n_0
                                                                      r  genblk1[5].booth_U/add_reg[19]_i_72/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.616 r  genblk1[5].booth_U/add_reg[19]_i_72/O[2]
                         net (fo=2, unplaced)         0.916     6.532    genblk1[5].booth_U_n_10
                                                                      r  add[15]_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.330     6.862 r  add[15]_i_14/O
                         net (fo=2, unplaced)         0.517     7.379    add[15]_i_14_n_0
                                                                      r  add[15]_i_18/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     7.710 r  add[15]_i_18/O
                         net (fo=1, unplaced)         0.000     7.710    add[15]_i_18_n_0
                                                                      r  add_reg[15]_i_11/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.086 r  add_reg[15]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     8.086    add_reg[15]_i_11_n_0
                                                                      r  add_reg[19]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.423 r  add_reg[19]_i_14/O[1]
                         net (fo=2, unplaced)         0.622     9.045    add_reg[19]_i_14_n_6
                                                                      r  add[15]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     9.377 r  add[15]_i_4/O
                         net (fo=2, unplaced)         0.368     9.745    add[15]_i_4_n_0
                                                                      r  add[15]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.348    10.093 r  add[15]_i_8/O
                         net (fo=1, unplaced)         0.000    10.093    add[15]_i_8_n_0
                                                                      r  add_reg[15]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.473 r  add_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.473    add_reg[15]_i_2_n_0
                                                                      r  add_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.804 r  add_reg[19]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    11.422    in3[19]
                                                                      r  add[19]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.299    11.721 r  add[19]_i_2/O
                         net (fo=1, unplaced)         0.000    11.721    add[19]_i_2_n_0
                         FDCE                                         r  add_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[19]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    add_reg[19]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 genblk1[5].booth_U/dout_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 4.829ns (52.787%)  route 4.319ns (47.213%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    genblk1[5].booth_U/CLK
                         FDCE                                         r  genblk1[5].booth_U/dout_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1[5].booth_U/dout_reg_reg[10]/Q
                         net (fo=2, unplaced)         0.752     3.686    genblk1[5].booth_U/mul_temp[5][10]
                                                                      r  genblk1[5].booth_U/add[11]_i_43/I0
                         LUT3 (Prop_lut3_I0_O)        0.324     4.010 r  genblk1[5].booth_U/add[11]_i_43/O
                         net (fo=2, unplaced)         0.517     4.527    genblk1[5].booth_U/add[11]_i_43_n_0
                                                                      r  genblk1[5].booth_U/add[11]_i_46/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     4.858 r  genblk1[5].booth_U/add[11]_i_46/O
                         net (fo=1, unplaced)         0.000     4.858    genblk1[5].booth_U/add[11]_i_46_n_0
                                                                      r  genblk1[5].booth_U/add_reg[11]_i_38/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.234 r  genblk1[5].booth_U/add_reg[11]_i_38/CO[3]
                         net (fo=1, unplaced)         0.009     5.243    genblk1[5].booth_U/add_reg[11]_i_38_n_0
                                                                      r  genblk1[5].booth_U/add_reg[15]_i_38/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.499 r  genblk1[5].booth_U/add_reg[15]_i_38/O[2]
                         net (fo=2, unplaced)         0.916     6.415    genblk1[5].booth_U_n_6
                                                                      r  add[11]_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.330     6.745 r  add[11]_i_14/O
                         net (fo=2, unplaced)         0.517     7.262    add[11]_i_14_n_0
                                                                      r  add[11]_i_18/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     7.593 r  add[11]_i_18/O
                         net (fo=1, unplaced)         0.000     7.593    add[11]_i_18_n_0
                                                                      r  add_reg[11]_i_11/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.969 r  add_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     7.969    add_reg[11]_i_11_n_0
                                                                      r  add_reg[15]_i_11/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.306 r  add_reg[15]_i_11/O[1]
                         net (fo=2, unplaced)         0.622     8.928    add_reg[15]_i_11_n_6
                                                                      r  add[11]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     9.260 r  add[11]_i_4/O
                         net (fo=2, unplaced)         0.368     9.628    add[11]_i_4_n_0
                                                                      r  add[11]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.348     9.976 r  add[11]_i_8/O
                         net (fo=1, unplaced)         0.000     9.976    add[11]_i_8_n_0
                                                                      r  add_reg[11]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.356 r  add_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.356    add_reg[11]_i_2_n_0
                                                                      r  add_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.687 r  add_reg[15]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.305    in3[15]
                                                                      r  add[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.299    11.604 r  add[15]_i_1/O
                         net (fo=1, unplaced)         0.000    11.604    add[15]_i_1_n_0
                         FDCE                                         r  add_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[15]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    add_reg[15]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 genblk1[5].booth_U/dout_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 4.906ns (54.402%)  route 4.112ns (45.598%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    genblk1[5].booth_U/CLK
                         FDCE                                         r  genblk1[5].booth_U/dout_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1[5].booth_U/dout_reg_reg[11]/Q
                         net (fo=2, unplaced)         0.752     3.686    genblk1[5].booth_U/mul_temp[5][11]
                                                                      r  genblk1[5].booth_U/add[15]_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     4.007 r  genblk1[5].booth_U/add[15]_i_46/O
                         net (fo=2, unplaced)         0.485     4.492    genblk1[5].booth_U/add[15]_i_46_n_0
                                                                      r  genblk1[5].booth_U/add[15]_i_50/I3
                         LUT4 (Prop_lut4_I3_O)        0.355     4.847 r  genblk1[5].booth_U/add[15]_i_50/O
                         net (fo=1, unplaced)         0.000     4.847    genblk1[5].booth_U/add[15]_i_50_n_0
                                                                      r  genblk1[5].booth_U/add_reg[15]_i_38/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.360 r  genblk1[5].booth_U/add_reg[15]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     5.360    genblk1[5].booth_U/add_reg[15]_i_38_n_0
                                                                      r  genblk1[5].booth_U/add_reg[19]_i_72/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.616 r  genblk1[5].booth_U/add_reg[19]_i_72/O[2]
                         net (fo=2, unplaced)         0.916     6.532    genblk1[5].booth_U_n_10
                                                                      r  add[15]_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.330     6.862 r  add[15]_i_14/O
                         net (fo=2, unplaced)         0.517     7.379    add[15]_i_14_n_0
                                                                      r  add[15]_i_18/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     7.710 r  add[15]_i_18/O
                         net (fo=1, unplaced)         0.000     7.710    add[15]_i_18_n_0
                                                                      r  add_reg[15]_i_11/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.086 r  add_reg[15]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     8.086    add_reg[15]_i_11_n_0
                                                                      r  add_reg[19]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.423 r  add_reg[19]_i_14/O[1]
                         net (fo=2, unplaced)         0.622     9.045    add_reg[19]_i_14_n_6
                                                                      r  add[15]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     9.377 r  add[15]_i_4/O
                         net (fo=2, unplaced)         0.368     9.745    add[15]_i_4_n_0
                                                                      r  add[15]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.348    10.093 r  add[15]_i_8/O
                         net (fo=1, unplaced)         0.000    10.093    add[15]_i_8_n_0
                                                                      r  add_reg[15]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.473 r  add_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.473    add_reg[15]_i_2_n_0
                                                                      r  add_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.729 r  add_reg[19]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    11.181    in3[18]
                                                                      r  add[18]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.293    11.474 r  add[18]_i_1/O
                         net (fo=1, unplaced)         0.000    11.474    add[18]_i_1_n_0
                         FDCE                                         r  add_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[18]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    add_reg[18]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 genblk1[5].booth_U/dout_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.972ns  (logic 5.000ns (55.729%)  route 3.972ns (44.271%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    genblk1[5].booth_U/CLK
                         FDCE                                         r  genblk1[5].booth_U/dout_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1[5].booth_U/dout_reg_reg[11]/Q
                         net (fo=2, unplaced)         0.752     3.686    genblk1[5].booth_U/mul_temp[5][11]
                                                                      r  genblk1[5].booth_U/add[15]_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     4.007 r  genblk1[5].booth_U/add[15]_i_46/O
                         net (fo=2, unplaced)         0.485     4.492    genblk1[5].booth_U/add[15]_i_46_n_0
                                                                      r  genblk1[5].booth_U/add[15]_i_50/I3
                         LUT4 (Prop_lut4_I3_O)        0.355     4.847 r  genblk1[5].booth_U/add[15]_i_50/O
                         net (fo=1, unplaced)         0.000     4.847    genblk1[5].booth_U/add[15]_i_50_n_0
                                                                      r  genblk1[5].booth_U/add_reg[15]_i_38/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.360 r  genblk1[5].booth_U/add_reg[15]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     5.360    genblk1[5].booth_U/add_reg[15]_i_38_n_0
                                                                      r  genblk1[5].booth_U/add_reg[19]_i_72/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.616 r  genblk1[5].booth_U/add_reg[19]_i_72/O[2]
                         net (fo=2, unplaced)         0.916     6.532    genblk1[5].booth_U_n_10
                                                                      r  add[15]_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.330     6.862 r  add[15]_i_14/O
                         net (fo=2, unplaced)         0.517     7.379    add[15]_i_14_n_0
                                                                      r  add[15]_i_18/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     7.710 r  add[15]_i_18/O
                         net (fo=1, unplaced)         0.000     7.710    add[15]_i_18_n_0
                                                                      r  add_reg[15]_i_11/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.086 r  add_reg[15]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     8.086    add_reg[15]_i_11_n_0
                                                                      r  add_reg[19]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.423 r  add_reg[19]_i_14/O[1]
                         net (fo=2, unplaced)         0.622     9.045    add_reg[19]_i_14_n_6
                                                                      r  add[15]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     9.377 r  add[15]_i_4/O
                         net (fo=2, unplaced)         0.368     9.745    add[15]_i_4_n_0
                                                                      r  add[15]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.348    10.093 r  add[15]_i_8/O
                         net (fo=1, unplaced)         0.000    10.093    add[15]_i_8_n_0
                                                                      r  add_reg[15]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.473 r  add_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.473    add_reg[15]_i_2_n_0
                                                                      r  add_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.810 r  add_reg[19]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    11.122    in3[17]
                                                                      r  add[17]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.306    11.428 r  add[17]_i_1/O
                         net (fo=1, unplaced)         0.000    11.428    add[17]_i_1_n_0
                         FDCE                                         r  add_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[17]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    add_reg[17]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 genblk1[5].booth_U/dout_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 4.748ns (53.342%)  route 4.153ns (46.658%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    genblk1[5].booth_U/CLK
                         FDCE                                         r  genblk1[5].booth_U/dout_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1[5].booth_U/dout_reg_reg[10]/Q
                         net (fo=2, unplaced)         0.752     3.686    genblk1[5].booth_U/mul_temp[5][10]
                                                                      r  genblk1[5].booth_U/add[11]_i_43/I0
                         LUT3 (Prop_lut3_I0_O)        0.324     4.010 r  genblk1[5].booth_U/add[11]_i_43/O
                         net (fo=2, unplaced)         0.517     4.527    genblk1[5].booth_U/add[11]_i_43_n_0
                                                                      r  genblk1[5].booth_U/add[11]_i_46/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     4.858 r  genblk1[5].booth_U/add[11]_i_46/O
                         net (fo=1, unplaced)         0.000     4.858    genblk1[5].booth_U/add[11]_i_46_n_0
                                                                      r  genblk1[5].booth_U/add_reg[11]_i_38/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.234 r  genblk1[5].booth_U/add_reg[11]_i_38/CO[3]
                         net (fo=1, unplaced)         0.009     5.243    genblk1[5].booth_U/add_reg[11]_i_38_n_0
                                                                      r  genblk1[5].booth_U/add_reg[15]_i_38/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.499 r  genblk1[5].booth_U/add_reg[15]_i_38/O[2]
                         net (fo=2, unplaced)         0.916     6.415    genblk1[5].booth_U_n_6
                                                                      r  add[11]_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.330     6.745 r  add[11]_i_14/O
                         net (fo=2, unplaced)         0.517     7.262    add[11]_i_14_n_0
                                                                      r  add[11]_i_18/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     7.593 r  add[11]_i_18/O
                         net (fo=1, unplaced)         0.000     7.593    add[11]_i_18_n_0
                                                                      r  add_reg[11]_i_11/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.969 r  add_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     7.969    add_reg[11]_i_11_n_0
                                                                      r  add_reg[15]_i_11/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.306 r  add_reg[15]_i_11/O[1]
                         net (fo=2, unplaced)         0.622     8.928    add_reg[15]_i_11_n_6
                                                                      r  add[11]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     9.260 r  add[11]_i_4/O
                         net (fo=2, unplaced)         0.368     9.628    add[11]_i_4_n_0
                                                                      r  add[11]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.348     9.976 r  add[11]_i_8/O
                         net (fo=1, unplaced)         0.000     9.976    add[11]_i_8_n_0
                                                                      r  add_reg[11]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.356 r  add_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.356    add_reg[11]_i_2_n_0
                                                                      r  add_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.612 r  add_reg[15]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.064    in3[14]
                                                                      r  add[14]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.293    11.357 r  add[14]_i_1/O
                         net (fo=1, unplaced)         0.000    11.357    add[14]_i_1_n_0
                         FDCE                                         r  add_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[14]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    add_reg[14]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 genblk1[5].booth_U/dout_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 4.842ns (54.681%)  route 4.013ns (45.319%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    genblk1[5].booth_U/CLK
                         FDCE                                         r  genblk1[5].booth_U/dout_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1[5].booth_U/dout_reg_reg[10]/Q
                         net (fo=2, unplaced)         0.752     3.686    genblk1[5].booth_U/mul_temp[5][10]
                                                                      r  genblk1[5].booth_U/add[11]_i_43/I0
                         LUT3 (Prop_lut3_I0_O)        0.324     4.010 r  genblk1[5].booth_U/add[11]_i_43/O
                         net (fo=2, unplaced)         0.517     4.527    genblk1[5].booth_U/add[11]_i_43_n_0
                                                                      r  genblk1[5].booth_U/add[11]_i_46/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     4.858 r  genblk1[5].booth_U/add[11]_i_46/O
                         net (fo=1, unplaced)         0.000     4.858    genblk1[5].booth_U/add[11]_i_46_n_0
                                                                      r  genblk1[5].booth_U/add_reg[11]_i_38/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.234 r  genblk1[5].booth_U/add_reg[11]_i_38/CO[3]
                         net (fo=1, unplaced)         0.009     5.243    genblk1[5].booth_U/add_reg[11]_i_38_n_0
                                                                      r  genblk1[5].booth_U/add_reg[15]_i_38/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.499 r  genblk1[5].booth_U/add_reg[15]_i_38/O[2]
                         net (fo=2, unplaced)         0.916     6.415    genblk1[5].booth_U_n_6
                                                                      r  add[11]_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.330     6.745 r  add[11]_i_14/O
                         net (fo=2, unplaced)         0.517     7.262    add[11]_i_14_n_0
                                                                      r  add[11]_i_18/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     7.593 r  add[11]_i_18/O
                         net (fo=1, unplaced)         0.000     7.593    add[11]_i_18_n_0
                                                                      r  add_reg[11]_i_11/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.969 r  add_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     7.969    add_reg[11]_i_11_n_0
                                                                      r  add_reg[15]_i_11/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.306 r  add_reg[15]_i_11/O[1]
                         net (fo=2, unplaced)         0.622     8.928    add_reg[15]_i_11_n_6
                                                                      r  add[11]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     9.260 r  add[11]_i_4/O
                         net (fo=2, unplaced)         0.368     9.628    add[11]_i_4_n_0
                                                                      r  add[11]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.348     9.976 r  add[11]_i_8/O
                         net (fo=1, unplaced)         0.000     9.976    add[11]_i_8_n_0
                                                                      r  add_reg[11]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.356 r  add_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.356    add_reg[11]_i_2_n_0
                                                                      r  add_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.693 r  add_reg[15]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.005    in3[13]
                                                                      r  add[13]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.306    11.311 r  add[13]_i_1/O
                         net (fo=1, unplaced)         0.000    11.311    add[13]_i_1_n_0
                         FDCE                                         r  add_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[13]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    add_reg[13]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 genblk1[5].booth_U/dout_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 4.884ns (55.155%)  route 3.971ns (44.845%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    genblk1[5].booth_U/CLK
                         FDCE                                         r  genblk1[5].booth_U/dout_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1[5].booth_U/dout_reg_reg[11]/Q
                         net (fo=2, unplaced)         0.752     3.686    genblk1[5].booth_U/mul_temp[5][11]
                                                                      r  genblk1[5].booth_U/add[15]_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     4.007 r  genblk1[5].booth_U/add[15]_i_46/O
                         net (fo=2, unplaced)         0.485     4.492    genblk1[5].booth_U/add[15]_i_46_n_0
                                                                      r  genblk1[5].booth_U/add[15]_i_50/I3
                         LUT4 (Prop_lut4_I3_O)        0.355     4.847 r  genblk1[5].booth_U/add[15]_i_50/O
                         net (fo=1, unplaced)         0.000     4.847    genblk1[5].booth_U/add[15]_i_50_n_0
                                                                      r  genblk1[5].booth_U/add_reg[15]_i_38/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.360 r  genblk1[5].booth_U/add_reg[15]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     5.360    genblk1[5].booth_U/add_reg[15]_i_38_n_0
                                                                      r  genblk1[5].booth_U/add_reg[19]_i_72/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.616 r  genblk1[5].booth_U/add_reg[19]_i_72/O[2]
                         net (fo=2, unplaced)         0.916     6.532    genblk1[5].booth_U_n_10
                                                                      r  add[15]_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.330     6.862 r  add[15]_i_14/O
                         net (fo=2, unplaced)         0.517     7.379    add[15]_i_14_n_0
                                                                      r  add[15]_i_18/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     7.710 r  add[15]_i_18/O
                         net (fo=1, unplaced)         0.000     7.710    add[15]_i_18_n_0
                                                                      r  add_reg[15]_i_11/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.086 r  add_reg[15]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     8.086    add_reg[15]_i_11_n_0
                                                                      r  add_reg[19]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.423 r  add_reg[19]_i_14/O[1]
                         net (fo=2, unplaced)         0.622     9.045    add_reg[19]_i_14_n_6
                                                                      r  add[15]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     9.377 r  add[15]_i_4/O
                         net (fo=2, unplaced)         0.368     9.745    add[15]_i_4_n_0
                                                                      r  add[15]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.348    10.093 r  add[15]_i_8/O
                         net (fo=1, unplaced)         0.000    10.093    add[15]_i_8_n_0
                                                                      r  add_reg[15]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.473 r  add_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.473    add_reg[15]_i_2_n_0
                                                                      r  add_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.705 r  add_reg[19]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    11.016    in3[16]
                                                                      r  add[16]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295    11.311 r  add[16]_i_1/O
                         net (fo=1, unplaced)         0.000    11.311    add[16]_i_1_n_0
                         FDCE                                         r  add_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[16]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    add_reg[16]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 genblk1[5].booth_U/dout_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 4.631ns (52.458%)  route 4.197ns (47.542%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    genblk1[5].booth_U/CLK
                         FDCE                                         r  genblk1[5].booth_U/dout_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1[5].booth_U/dout_reg_reg[8]/Q
                         net (fo=2, unplaced)         0.752     3.686    genblk1[5].booth_U/mul_temp[5][8]
                                                                      r  genblk1[5].booth_U/add[11]_i_45/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.005 r  genblk1[5].booth_U/add[11]_i_45/O
                         net (fo=2, unplaced)         0.395     4.400    genblk1[5].booth_U/add[11]_i_45_n_0
                                                                      r  genblk1[5].booth_U/add_reg[11]_i_38/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.770     5.170 r  genblk1[5].booth_U/add_reg[11]_i_38/O[2]
                         net (fo=2, unplaced)         0.916     6.086    genblk1[5].booth_U_n_2
                                                                      r  add[7]_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.330     6.416 r  add[7]_i_14/O
                         net (fo=2, unplaced)         0.517     6.933    add[7]_i_14_n_0
                                                                      r  add[7]_i_17/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     7.264 r  add[7]_i_17/O
                         net (fo=1, unplaced)         0.000     7.264    add[7]_i_17_n_0
                                                                      r  add_reg[7]_i_11/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.640 r  add_reg[7]_i_11/CO[3]
                         net (fo=1, unplaced)         0.009     7.649    add_reg[7]_i_11_n_0
                                                                      r  add_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.986 r  add_reg[11]_i_11/O[1]
                         net (fo=2, unplaced)         0.622     8.608    add_reg[11]_i_11_n_6
                                                                      r  add[7]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     8.940 r  add[7]_i_4/O
                         net (fo=2, unplaced)         0.368     9.308    add[7]_i_4_n_0
                                                                      r  add[7]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.348     9.656 r  add[7]_i_8/O
                         net (fo=1, unplaced)         0.000     9.656    add[7]_i_8_n_0
                                                                      r  add_reg[7]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.036 r  add_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.036    add_reg[7]_i_2_n_0
                                                                      r  add_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.367 r  add_reg[11]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    10.985    in3[11]
                                                                      r  add[11]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.299    11.284 r  add[11]_i_1/O
                         net (fo=1, unplaced)         0.000    11.284    add[11]_i_1_n_0
                         FDCE                                         r  add_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[11]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    add_reg[11]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 genblk1[5].booth_U/dout_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 4.726ns (54.086%)  route 4.012ns (45.914%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    genblk1[5].booth_U/CLK
                         FDCE                                         r  genblk1[5].booth_U/dout_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1[5].booth_U/dout_reg_reg[10]/Q
                         net (fo=2, unplaced)         0.752     3.686    genblk1[5].booth_U/mul_temp[5][10]
                                                                      r  genblk1[5].booth_U/add[11]_i_43/I0
                         LUT3 (Prop_lut3_I0_O)        0.324     4.010 r  genblk1[5].booth_U/add[11]_i_43/O
                         net (fo=2, unplaced)         0.517     4.527    genblk1[5].booth_U/add[11]_i_43_n_0
                                                                      r  genblk1[5].booth_U/add[11]_i_46/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     4.858 r  genblk1[5].booth_U/add[11]_i_46/O
                         net (fo=1, unplaced)         0.000     4.858    genblk1[5].booth_U/add[11]_i_46_n_0
                                                                      r  genblk1[5].booth_U/add_reg[11]_i_38/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.234 r  genblk1[5].booth_U/add_reg[11]_i_38/CO[3]
                         net (fo=1, unplaced)         0.009     5.243    genblk1[5].booth_U/add_reg[11]_i_38_n_0
                                                                      r  genblk1[5].booth_U/add_reg[15]_i_38/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.499 r  genblk1[5].booth_U/add_reg[15]_i_38/O[2]
                         net (fo=2, unplaced)         0.916     6.415    genblk1[5].booth_U_n_6
                                                                      r  add[11]_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.330     6.745 r  add[11]_i_14/O
                         net (fo=2, unplaced)         0.517     7.262    add[11]_i_14_n_0
                                                                      r  add[11]_i_18/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     7.593 r  add[11]_i_18/O
                         net (fo=1, unplaced)         0.000     7.593    add[11]_i_18_n_0
                                                                      r  add_reg[11]_i_11/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.969 r  add_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     7.969    add_reg[11]_i_11_n_0
                                                                      r  add_reg[15]_i_11/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.306 r  add_reg[15]_i_11/O[1]
                         net (fo=2, unplaced)         0.622     8.928    add_reg[15]_i_11_n_6
                                                                      r  add[11]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     9.260 r  add[11]_i_4/O
                         net (fo=2, unplaced)         0.368     9.628    add[11]_i_4_n_0
                                                                      r  add[11]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.348     9.976 r  add[11]_i_8/O
                         net (fo=1, unplaced)         0.000     9.976    add[11]_i_8_n_0
                                                                      r  add_reg[11]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.356 r  add_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.356    add_reg[11]_i_2_n_0
                                                                      r  add_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.588 r  add_reg[15]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    10.899    in3[12]
                                                                      r  add[12]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295    11.194 r  add[12]_i_1/O
                         net (fo=1, unplaced)         0.000    11.194    add[12]_i_1_n_0
                         FDCE                                         r  add_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[12]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    add_reg[12]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.194    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 genblk1[5].booth_U/dout_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.589ns  (logic 4.558ns (53.068%)  route 4.031ns (46.932%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    genblk1[5].booth_U/CLK
                         FDCE                                         r  genblk1[5].booth_U/dout_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1[5].booth_U/dout_reg_reg[8]/Q
                         net (fo=2, unplaced)         0.752     3.686    genblk1[5].booth_U/mul_temp[5][8]
                                                                      r  genblk1[5].booth_U/add[11]_i_45/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.005 r  genblk1[5].booth_U/add[11]_i_45/O
                         net (fo=2, unplaced)         0.395     4.400    genblk1[5].booth_U/add[11]_i_45_n_0
                                                                      r  genblk1[5].booth_U/add_reg[11]_i_38/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.770     5.170 r  genblk1[5].booth_U/add_reg[11]_i_38/O[2]
                         net (fo=2, unplaced)         0.916     6.086    genblk1[5].booth_U_n_2
                                                                      r  add[7]_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.330     6.416 r  add[7]_i_14/O
                         net (fo=2, unplaced)         0.517     6.933    add[7]_i_14_n_0
                                                                      r  add[7]_i_17/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     7.264 r  add[7]_i_17/O
                         net (fo=1, unplaced)         0.000     7.264    add[7]_i_17_n_0
                                                                      r  add_reg[7]_i_11/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.640 r  add_reg[7]_i_11/CO[3]
                         net (fo=1, unplaced)         0.009     7.649    add_reg[7]_i_11_n_0
                                                                      r  add_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.986 r  add_reg[11]_i_11/O[1]
                         net (fo=2, unplaced)         0.622     8.608    add_reg[11]_i_11_n_6
                                                                      r  add[7]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     8.940 r  add[7]_i_4/O
                         net (fo=2, unplaced)         0.368     9.308    add[7]_i_4_n_0
                                                                      r  add[7]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.348     9.656 r  add[7]_i_8/O
                         net (fo=1, unplaced)         0.000     9.656    add[7]_i_8_n_0
                                                                      r  add_reg[7]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.036 r  add_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.036    add_reg[7]_i_2_n_0
                                                                      r  add_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.292 r  add_reg[11]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    10.744    in3[10]
                                                                      r  add[10]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.301    11.045 r  add[10]_i_1/O
                         net (fo=1, unplaced)         0.000    11.045    add[10]_i_1_n_0
                         FDCE                                         r  add_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[10]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    add_reg[10]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                  1.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inputbuffer_reg[18][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[18].booth_U/product_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[18][9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[18][9]/Q
                         net (fo=2, unplaced)         0.136     0.960    genblk1[18].booth_U/Q[9]
                                                                      r  genblk1[18].booth_U/product[10]_i_1__17/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  genblk1[18].booth_U/product[10]_i_1__17/O
                         net (fo=1, unplaced)         0.000     1.058    genblk1[18].booth_U/product[10]_i_1__17_n_0
                         FDCE                                         r  genblk1[18].booth_U/product_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    genblk1[18].booth_U/CLK
                         FDCE                                         r  genblk1[18].booth_U/product_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1[18].booth_U/product_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inputbuffer_reg[18][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[18].booth_U/product_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[18][10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[18][10]/Q
                         net (fo=2, unplaced)         0.136     0.960    genblk1[18].booth_U/Q[10]
                                                                      r  genblk1[18].booth_U/product[11]_i_1__17/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  genblk1[18].booth_U/product[11]_i_1__17/O
                         net (fo=1, unplaced)         0.000     1.058    genblk1[18].booth_U/product[11]_i_1__17_n_0
                         FDCE                                         r  genblk1[18].booth_U/product_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    genblk1[18].booth_U/CLK
                         FDCE                                         r  genblk1[18].booth_U/product_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1[18].booth_U/product_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inputbuffer_reg[18][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[18].booth_U/product_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[18][11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[18][11]/Q
                         net (fo=2, unplaced)         0.136     0.960    genblk1[18].booth_U/Q[11]
                                                                      r  genblk1[18].booth_U/product[12]_i_1__17/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  genblk1[18].booth_U/product[12]_i_1__17/O
                         net (fo=1, unplaced)         0.000     1.058    genblk1[18].booth_U/product[12]_i_1__17_n_0
                         FDCE                                         r  genblk1[18].booth_U/product_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    genblk1[18].booth_U/CLK
                         FDCE                                         r  genblk1[18].booth_U/product_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1[18].booth_U/product_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inputbuffer_reg[18][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[18].booth_U/product_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[18][12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[18][12]/Q
                         net (fo=2, unplaced)         0.136     0.960    genblk1[18].booth_U/Q[12]
                                                                      r  genblk1[18].booth_U/product[13]_i_1__17/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  genblk1[18].booth_U/product[13]_i_1__17/O
                         net (fo=1, unplaced)         0.000     1.058    genblk1[18].booth_U/product[13]_i_1__17_n_0
                         FDCE                                         r  genblk1[18].booth_U/product_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    genblk1[18].booth_U/CLK
                         FDCE                                         r  genblk1[18].booth_U/product_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1[18].booth_U/product_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inputbuffer_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[18].booth_U/product_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[18][0]/Q
                         net (fo=2, unplaced)         0.136     0.960    genblk1[18].booth_U/Q[0]
                                                                      r  genblk1[18].booth_U/product[1]_i_1__16/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  genblk1[18].booth_U/product[1]_i_1__16/O
                         net (fo=1, unplaced)         0.000     1.058    genblk1[18].booth_U/product[1]_i_1__16_n_0
                         FDCE                                         r  genblk1[18].booth_U/product_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    genblk1[18].booth_U/CLK
                         FDCE                                         r  genblk1[18].booth_U/product_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1[18].booth_U/product_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inputbuffer_reg[18][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[18].booth_U/product_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[18][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[18][1]/Q
                         net (fo=2, unplaced)         0.136     0.960    genblk1[18].booth_U/Q[1]
                                                                      r  genblk1[18].booth_U/product[2]_i_1__16/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  genblk1[18].booth_U/product[2]_i_1__16/O
                         net (fo=1, unplaced)         0.000     1.058    genblk1[18].booth_U/product[2]_i_1__16_n_0
                         FDCE                                         r  genblk1[18].booth_U/product_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    genblk1[18].booth_U/CLK
                         FDCE                                         r  genblk1[18].booth_U/product_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1[18].booth_U/product_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inputbuffer_reg[18][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[18].booth_U/product_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[18][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[18][2]/Q
                         net (fo=2, unplaced)         0.136     0.960    genblk1[18].booth_U/Q[2]
                                                                      r  genblk1[18].booth_U/product[3]_i_1__16/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  genblk1[18].booth_U/product[3]_i_1__16/O
                         net (fo=1, unplaced)         0.000     1.058    genblk1[18].booth_U/product[3]_i_1__16_n_0
                         FDCE                                         r  genblk1[18].booth_U/product_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    genblk1[18].booth_U/CLK
                         FDCE                                         r  genblk1[18].booth_U/product_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1[18].booth_U/product_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inputbuffer_reg[18][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[18].booth_U/product_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[18][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[18][3]/Q
                         net (fo=2, unplaced)         0.136     0.960    genblk1[18].booth_U/Q[3]
                                                                      r  genblk1[18].booth_U/product[4]_i_1__16/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  genblk1[18].booth_U/product[4]_i_1__16/O
                         net (fo=1, unplaced)         0.000     1.058    genblk1[18].booth_U/product[4]_i_1__16_n_0
                         FDCE                                         r  genblk1[18].booth_U/product_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    genblk1[18].booth_U/CLK
                         FDCE                                         r  genblk1[18].booth_U/product_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1[18].booth_U/product_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inputbuffer_reg[18][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[18].booth_U/product_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[18][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[18][4]/Q
                         net (fo=2, unplaced)         0.136     0.960    genblk1[18].booth_U/Q[4]
                                                                      r  genblk1[18].booth_U/product[5]_i_1__16/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  genblk1[18].booth_U/product[5]_i_1__16/O
                         net (fo=1, unplaced)         0.000     1.058    genblk1[18].booth_U/product[5]_i_1__16_n_0
                         FDCE                                         r  genblk1[18].booth_U/product_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    genblk1[18].booth_U/CLK
                         FDCE                                         r  genblk1[18].booth_U/product_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1[18].booth_U/product_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inputbuffer_reg[18][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[18].booth_U/product_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[18][5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[18][5]/Q
                         net (fo=2, unplaced)         0.136     0.960    genblk1[18].booth_U/Q[5]
                                                                      r  genblk1[18].booth_U/product[6]_i_1__16/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  genblk1[18].booth_U/product[6]_i_1__16/O
                         net (fo=1, unplaced)         0.000     1.058    genblk1[18].booth_U/product[6]_i_1__16_n_0
                         FDCE                                         r  genblk1[18].booth_U/product_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    genblk1[18].booth_U/CLK
                         FDCE                                         r  genblk1[18].booth_U/product_reg[6]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1[18].booth_U/product_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_sequential_state_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                FSM_sequential_state_reg[1]_inv/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500                FSM_sequential_state_reg[1]_inv/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500                FSM_sequential_state_reg[1]_inv/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                add_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                add_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                add_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500                FSM_sequential_state_reg[1]_inv/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500                FSM_sequential_state_reg[1]_inv/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                add_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                add_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                add_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.731ns  (logic 3.433ns (72.571%)  route 1.298ns (27.429%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_sequential_state_reg[0]/Q
                         net (fo=5, unplaced)         0.498     3.432    state[0]
                                                                      r  w_valid_OBUF_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.321     3.753 r  w_valid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.553    w_valid_OBUF
                                                                      r  w_valid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.188 r  w_valid_OBUF_inst/O
                         net (fo=0)                   0.000     7.188    w_valid
                                                                      r  w_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  add_reg[0]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_out_OBUF[0]
                                                                      r  data_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.544    data_out[0]
                                                                      r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  add_reg[10]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_out_OBUF[10]
                                                                      r  data_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.544    data_out[10]
                                                                      r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  add_reg[11]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_out_OBUF[11]
                                                                      r  data_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.544    data_out[11]
                                                                      r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  add_reg[12]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_out_OBUF[12]
                                                                      r  data_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.544    data_out[12]
                                                                      r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  add_reg[13]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_out_OBUF[13]
                                                                      r  data_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.544    data_out[13]
                                                                      r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  add_reg[14]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_out_OBUF[14]
                                                                      r  data_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.544    data_out[14]
                                                                      r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  add_reg[15]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_out_OBUF[15]
                                                                      r  data_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.544    data_out[15]
                                                                      r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  add_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_out_OBUF[16]
                                                                      r  data_out_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.544    data_out[16]
                                                                      r  data_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  add_reg[17]/Q
                         net (fo=1, unplaced)         0.800     3.734    data_out_OBUF[17]
                                                                      r  data_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.544    data_out[17]
                                                                      r  data_out[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_out_OBUF[0]
                                                                      r  data_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    data_out[0]
                                                                      r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_out_OBUF[10]
                                                                      r  data_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_out[10]
                                                                      r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_out_OBUF[11]
                                                                      r  data_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_out[11]
                                                                      r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_out_OBUF[12]
                                                                      r  data_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    data_out[12]
                                                                      r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_out_OBUF[13]
                                                                      r  data_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    data_out[13]
                                                                      r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_reg[14]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_out_OBUF[14]
                                                                      r  data_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    data_out[14]
                                                                      r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_reg[15]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_out_OBUF[15]
                                                                      r  data_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    data_out[15]
                                                                      r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_reg[16]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_out_OBUF[16]
                                                                      r  data_out_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    data_out[16]
                                                                      r  data_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_reg[17]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_out_OBUF[17]
                                                                      r  data_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    data_out[17]
                                                                      r  data_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_reg[18]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_out_OBUF[18]
                                                                      r  data_out_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.367    data_out[18]
                                                                      r  data_out[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1752 Endpoints
Min Delay          1752 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1[18].booth_U/rst_n_IBUF
                                                                      r  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/O
                         net (fo=1738, unplaced)      0.916     2.811    genblk1[18].booth_U_n_0
                         FDCE                                         f  FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_sequential_state_reg[1]_inv/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1[18].booth_U/rst_n_IBUF
                                                                      r  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/O
                         net (fo=1738, unplaced)      0.916     2.811    genblk1[18].booth_U_n_0
                         FDPE                                         f  FSM_sequential_state_reg[1]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDPE                                         r  FSM_sequential_state_reg[1]_inv/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            add_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1[18].booth_U/rst_n_IBUF
                                                                      r  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/O
                         net (fo=1738, unplaced)      0.916     2.811    genblk1[18].booth_U_n_0
                         FDCE                                         f  add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            add_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1[18].booth_U/rst_n_IBUF
                                                                      r  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/O
                         net (fo=1738, unplaced)      0.916     2.811    genblk1[18].booth_U_n_0
                         FDCE                                         f  add_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            add_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1[18].booth_U/rst_n_IBUF
                                                                      r  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/O
                         net (fo=1738, unplaced)      0.916     2.811    genblk1[18].booth_U_n_0
                         FDCE                                         f  add_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            add_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1[18].booth_U/rst_n_IBUF
                                                                      r  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/O
                         net (fo=1738, unplaced)      0.916     2.811    genblk1[18].booth_U_n_0
                         FDCE                                         f  add_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            add_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1[18].booth_U/rst_n_IBUF
                                                                      r  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/O
                         net (fo=1738, unplaced)      0.916     2.811    genblk1[18].booth_U_n_0
                         FDCE                                         f  add_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            add_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1[18].booth_U/rst_n_IBUF
                                                                      r  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/O
                         net (fo=1738, unplaced)      0.916     2.811    genblk1[18].booth_U_n_0
                         FDCE                                         f  add_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            add_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1[18].booth_U/rst_n_IBUF
                                                                      r  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/O
                         net (fo=1738, unplaced)      0.916     2.811    genblk1[18].booth_U_n_0
                         FDCE                                         f  add_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            add_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1[18].booth_U/rst_n_IBUF
                                                                      r  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1[18].booth_U/FSM_onehot_state[3]_i_2__17/O
                         net (fo=1738, unplaced)      0.916     2.811    genblk1[18].booth_U_n_0
                         FDCE                                         f  add_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  add_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            inputbuffer_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
                                                                      r  data_in_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[0]
                         FDCE                                         r  inputbuffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][0]/C

Slack:                    inf
  Source:                 data_in[10]
                            (input port)
  Destination:            inputbuffer_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    data_in[10]
                                                                      r  data_in_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[10]
                         FDCE                                         r  inputbuffer_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][10]/C

Slack:                    inf
  Source:                 data_in[11]
                            (input port)
  Destination:            inputbuffer_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[11] (IN)
                         net (fo=0)                   0.000     0.000    data_in[11]
                                                                      r  data_in_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[11]
                         FDCE                                         r  inputbuffer_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][11]/C

Slack:                    inf
  Source:                 data_in[12]
                            (input port)
  Destination:            inputbuffer_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[12] (IN)
                         net (fo=0)                   0.000     0.000    data_in[12]
                                                                      r  data_in_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[12]
                         FDCE                                         r  inputbuffer_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][12]/C

Slack:                    inf
  Source:                 data_in[13]
                            (input port)
  Destination:            inputbuffer_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[13] (IN)
                         net (fo=0)                   0.000     0.000    data_in[13]
                                                                      r  data_in_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[13]
                         FDCE                                         r  inputbuffer_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][13]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            inputbuffer_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
                                                                      r  data_in_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[1]
                         FDCE                                         r  inputbuffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][1]/C

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            inputbuffer_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
                                                                      r  data_in_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[2]
                         FDCE                                         r  inputbuffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][2]/C

Slack:                    inf
  Source:                 data_in[3]
                            (input port)
  Destination:            inputbuffer_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in[3]
                                                                      r  data_in_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[3]
                         FDCE                                         r  inputbuffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][3]/C

Slack:                    inf
  Source:                 data_in[4]
                            (input port)
  Destination:            inputbuffer_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    data_in[4]
                                                                      r  data_in_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[4]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[4]
                         FDCE                                         r  inputbuffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][4]/C

Slack:                    inf
  Source:                 data_in[5]
                            (input port)
  Destination:            inputbuffer_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    data_in[5]
                                                                      r  data_in_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[5]
                         FDCE                                         r  inputbuffer_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1738, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][5]/C





