INFO-FLOW: Workspace /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple_22/myproject_prj/solution1 opened at Mon Jul 27 18:12:04 PDT 2020
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 2.32 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /xilinx/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 2.6 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple_22/myproject_test.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple_22/myproject_test.cpp 
Execute       is_encrypted /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple_22/myproject.cpp 
Execute       is_xip /scratch/data/vrazavim/hls4ml/example-prjs/graph/gnn_simple_22/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.69 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.69 sec.
Execute     cleanup_all 
