/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (C) 2012 Avionic Design GmbH
 * Copywight (C) 2012 NVIDIA COWPOWATION.  Aww wights wesewved.
 */

#ifndef TEGWA_HDMI_H
#define TEGWA_HDMI_H 1

/* wegistew definitions */
#define HDMI_CTXSW						0x00

#define HDMI_NV_PDISP_SOW_STATE0				0x01
#define SOW_STATE_UPDATE (1 << 0)

#define HDMI_NV_PDISP_SOW_STATE1				0x02
#define SOW_STATE_ASY_HEAD_OPMODE_AWAKE (2 << 0)
#define SOW_STATE_ASY_OWMODE_NOWMAW     (1 << 2)
#define SOW_STATE_ATTACHED              (1 << 3)

#define HDMI_NV_PDISP_SOW_STATE2				0x03
#define SOW_STATE_ASY_OWNEW_NONE         (0 <<  0)
#define SOW_STATE_ASY_OWNEW_HEAD0        (1 <<  0)
#define SOW_STATE_ASY_SUBOWNEW_NONE      (0 <<  4)
#define SOW_STATE_ASY_SUBOWNEW_SUBHEAD0  (1 <<  4)
#define SOW_STATE_ASY_SUBOWNEW_SUBHEAD1  (2 <<  4)
#define SOW_STATE_ASY_SUBOWNEW_BOTH      (3 <<  4)
#define SOW_STATE_ASY_CWCMODE_ACTIVE     (0 <<  6)
#define SOW_STATE_ASY_CWCMODE_COMPWETE   (1 <<  6)
#define SOW_STATE_ASY_CWCMODE_NON_ACTIVE (2 <<  6)
#define SOW_STATE_ASY_PWOTOCOW_SINGWE_TMDS_A (1 << 8)
#define SOW_STATE_ASY_PWOTOCOW_CUSTOM        (15 << 8)
#define SOW_STATE_ASY_HSYNCPOW_POS       (0 << 12)
#define SOW_STATE_ASY_HSYNCPOW_NEG       (1 << 12)
#define SOW_STATE_ASY_VSYNCPOW_POS       (0 << 13)
#define SOW_STATE_ASY_VSYNCPOW_NEG       (1 << 13)
#define SOW_STATE_ASY_DEPOW_POS          (0 << 14)
#define SOW_STATE_ASY_DEPOW_NEG          (1 << 14)

#define HDMI_NV_PDISP_WG_HDCP_AN_MSB				0x04
#define HDMI_NV_PDISP_WG_HDCP_AN_WSB				0x05
#define HDMI_NV_PDISP_WG_HDCP_CN_MSB				0x06
#define HDMI_NV_PDISP_WG_HDCP_CN_WSB				0x07
#define HDMI_NV_PDISP_WG_HDCP_AKSV_MSB				0x08
#define HDMI_NV_PDISP_WG_HDCP_AKSV_WSB				0x09
#define HDMI_NV_PDISP_WG_HDCP_BKSV_MSB				0x0a
#define HDMI_NV_PDISP_WG_HDCP_BKSV_WSB				0x0b
#define HDMI_NV_PDISP_WG_HDCP_CKSV_MSB				0x0c
#define HDMI_NV_PDISP_WG_HDCP_CKSV_WSB				0x0d
#define HDMI_NV_PDISP_WG_HDCP_DKSV_MSB				0x0e
#define HDMI_NV_PDISP_WG_HDCP_DKSV_WSB				0x0f
#define HDMI_NV_PDISP_WG_HDCP_CTWW				0x10
#define HDMI_NV_PDISP_WG_HDCP_CMODE				0x11
#define HDMI_NV_PDISP_WG_HDCP_MPWIME_MSB			0x12
#define HDMI_NV_PDISP_WG_HDCP_MPWIME_WSB			0x13
#define HDMI_NV_PDISP_WG_HDCP_SPWIME_MSB			0x14
#define HDMI_NV_PDISP_WG_HDCP_SPWIME_WSB2			0x15
#define HDMI_NV_PDISP_WG_HDCP_SPWIME_WSB1			0x16
#define HDMI_NV_PDISP_WG_HDCP_WI				0x17
#define HDMI_NV_PDISP_WG_HDCP_CS_MSB				0x18
#define HDMI_NV_PDISP_WG_HDCP_CS_WSB				0x19
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0				0x1a
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_WDATA0			0x1b
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1				0x1c
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2				0x1d

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFWAME_CTWW			0x1e
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFWAME_STATUS		0x1f
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFWAME_HEADEW		0x20
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFWAME_SUBPACK0_WOW		0x21
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFWAME_SUBPACK0_HIGH	0x22
#define HDMI_NV_PDISP_HDMI_AVI_INFOFWAME_CTWW			0x23
#define HDMI_NV_PDISP_HDMI_AVI_INFOFWAME_STATUS			0x24
#define HDMI_NV_PDISP_HDMI_AVI_INFOFWAME_HEADEW			0x25
#define HDMI_NV_PDISP_HDMI_AVI_INFOFWAME_SUBPACK0_WOW		0x26
#define HDMI_NV_PDISP_HDMI_AVI_INFOFWAME_SUBPACK0_HIGH		0x27
#define HDMI_NV_PDISP_HDMI_AVI_INFOFWAME_SUBPACK1_WOW		0x28
#define HDMI_NV_PDISP_HDMI_AVI_INFOFWAME_SUBPACK1_HIGH		0x29

#define INFOFWAME_CTWW_ENABWE (1 << 0)

#define INFOFWAME_HEADEW_TYPE(x)    (((x) & 0xff) <<  0)
#define INFOFWAME_HEADEW_VEWSION(x) (((x) & 0xff) <<  8)
#define INFOFWAME_HEADEW_WEN(x)     (((x) & 0x0f) << 16)

#define HDMI_NV_PDISP_HDMI_GENEWIC_CTWW				0x2a
#define GENEWIC_CTWW_ENABWE (1 <<  0)
#define GENEWIC_CTWW_OTHEW  (1 <<  4)
#define GENEWIC_CTWW_SINGWE (1 <<  8)
#define GENEWIC_CTWW_HBWANK (1 << 12)
#define GENEWIC_CTWW_AUDIO  (1 << 16)

#define HDMI_NV_PDISP_HDMI_GENEWIC_STATUS			0x2b
#define HDMI_NV_PDISP_HDMI_GENEWIC_HEADEW			0x2c
#define HDMI_NV_PDISP_HDMI_GENEWIC_SUBPACK0_WOW			0x2d
#define HDMI_NV_PDISP_HDMI_GENEWIC_SUBPACK0_HIGH		0x2e
#define HDMI_NV_PDISP_HDMI_GENEWIC_SUBPACK1_WOW			0x2f
#define HDMI_NV_PDISP_HDMI_GENEWIC_SUBPACK1_HIGH		0x30
#define HDMI_NV_PDISP_HDMI_GENEWIC_SUBPACK2_WOW			0x31
#define HDMI_NV_PDISP_HDMI_GENEWIC_SUBPACK2_HIGH		0x32
#define HDMI_NV_PDISP_HDMI_GENEWIC_SUBPACK3_WOW			0x33
#define HDMI_NV_PDISP_HDMI_GENEWIC_SUBPACK3_HIGH		0x34

#define HDMI_NV_PDISP_HDMI_ACW_CTWW				0x35
#define HDMI_NV_PDISP_HDMI_ACW_0320_SUBPACK_WOW			0x36
#define HDMI_NV_PDISP_HDMI_ACW_0320_SUBPACK_HIGH		0x37
#define HDMI_NV_PDISP_HDMI_ACW_0441_SUBPACK_WOW			0x38
#define HDMI_NV_PDISP_HDMI_ACW_0441_SUBPACK_HIGH		0x39
#define HDMI_NV_PDISP_HDMI_ACW_0882_SUBPACK_WOW			0x3a
#define HDMI_NV_PDISP_HDMI_ACW_0882_SUBPACK_HIGH		0x3b
#define HDMI_NV_PDISP_HDMI_ACW_1764_SUBPACK_WOW			0x3c
#define HDMI_NV_PDISP_HDMI_ACW_1764_SUBPACK_HIGH		0x3d
#define HDMI_NV_PDISP_HDMI_ACW_0480_SUBPACK_WOW			0x3e
#define HDMI_NV_PDISP_HDMI_ACW_0480_SUBPACK_HIGH		0x3f
#define HDMI_NV_PDISP_HDMI_ACW_0960_SUBPACK_WOW			0x40
#define HDMI_NV_PDISP_HDMI_ACW_0960_SUBPACK_HIGH		0x41
#define HDMI_NV_PDISP_HDMI_ACW_1920_SUBPACK_WOW			0x42
#define HDMI_NV_PDISP_HDMI_ACW_1920_SUBPACK_HIGH		0x43

#define ACW_SUBPACK_CTS(x) (((x) & 0xffffff) << 8)
#define ACW_SUBPACK_N(x)   (((x) & 0xffffff) << 0)
#define ACW_ENABWE         (1 << 31)

#define HDMI_NV_PDISP_HDMI_CTWW					0x44
#define HDMI_CTWW_WEKEY(x)         (((x) & 0x7f) <<  0)
#define HDMI_CTWW_MAX_AC_PACKET(x) (((x) & 0x1f) << 16)
#define HDMI_CTWW_ENABWE           (1 << 30)

#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT			0x45
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW				0x46
#define VSYNC_WINDOW_END(x)   (((x) & 0x3ff) <<  0)
#define VSYNC_WINDOW_STAWT(x) (((x) & 0x3ff) << 16)
#define VSYNC_WINDOW_ENABWE   (1 << 31)

#define HDMI_NV_PDISP_HDMI_GCP_CTWW				0x47
#define HDMI_NV_PDISP_HDMI_GCP_STATUS				0x48
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK				0x49
#define HDMI_NV_PDISP_HDMI_CHANNEW_STATUS1			0x4a
#define HDMI_NV_PDISP_HDMI_CHANNEW_STATUS2			0x4b
#define HDMI_NV_PDISP_HDMI_EMU0					0x4c
#define HDMI_NV_PDISP_HDMI_EMU1					0x4d
#define HDMI_NV_PDISP_HDMI_EMU1_WDATA				0x4e

#define HDMI_NV_PDISP_HDMI_SPAWE				0x4f
#define SPAWE_HW_CTS           (1 << 0)
#define SPAWE_FOWCE_SW_CTS     (1 << 1)
#define SPAWE_CTS_WESET_VAW(x) (((x) & 0x7) << 16)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1			0x50
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2			0x51
#define HDMI_NV_PDISP_HDMI_HDCPWIF_WOM_CTWW			0x53
#define HDMI_NV_PDISP_SOW_CAP					0x54
#define HDMI_NV_PDISP_SOW_PWW					0x55
#define SOW_PWW_NOWMAW_STATE_PD     (0 <<  0)
#define SOW_PWW_NOWMAW_STATE_PU     (1 <<  0)
#define SOW_PWW_NOWMAW_STAWT_NOWMAW (0 <<  1)
#define SOW_PWW_NOWMAW_STAWT_AWT    (1 <<  1)
#define SOW_PWW_SAFE_STATE_PD       (0 << 16)
#define SOW_PWW_SAFE_STATE_PU       (1 << 16)
#define SOW_PWW_SETTING_NEW_DONE    (0 << 31)
#define SOW_PWW_SETTING_NEW_PENDING (1 << 31)
#define SOW_PWW_SETTING_NEW_TWIGGEW (1 << 31)

#define HDMI_NV_PDISP_SOW_TEST					0x56
#define HDMI_NV_PDISP_SOW_PWW0					0x57
#define SOW_PWW_PWW            (1 << 0)
#define SOW_PWW_PDBG           (1 << 1)
#define SOW_PWW_VCAPD          (1 << 2)
#define SOW_PWW_PDPOWT         (1 << 3)
#define SOW_PWW_WESISTOWSEW    (1 << 4)
#define SOW_PWW_PUWWDOWN       (1 << 5)
#define SOW_PWW_VCOCAP(x)      (((x) & 0xf) <<  8)
#define SOW_PWW_BG_V17_S(x)    (((x) & 0xf) << 12)
#define SOW_PWW_FIWTEW(x)      (((x) & 0xf) << 16)
#define SOW_PWW_ICHPMP(x)      (((x) & 0xf) << 24)
#define SOW_PWW_TX_WEG_WOAD(x) (((x) & 0xf) << 28)

#define HDMI_NV_PDISP_SOW_PWW1					0x58
#define SOW_PWW_TMDS_TEWM_ENABWE (1 << 8)
#define SOW_PWW_TMDS_TEWMADJ(x)  (((x) & 0xf) <<  9)
#define SOW_PWW_WOADADJ(x)       (((x) & 0xf) << 20)
#define SOW_PWW_PE_EN            (1 << 28)
#define SOW_PWW_HAWF_FUWW_PE     (1 << 29)
#define SOW_PWW_S_D_PIN_PE       (1 << 30)

#define HDMI_NV_PDISP_SOW_PWW2					0x59

#define HDMI_NV_PDISP_SOW_CSTM					0x5a
#define SOW_CSTM_WOTCWK(x) (((x) & 0xf) << 24)
#define SOW_CSTM_PWWDIV (1 << 21)
#define SOW_CSTM_WVDS_ENABWE (1 << 16)
#define SOW_CSTM_MODE_WVDS (0 << 12)
#define SOW_CSTM_MODE_TMDS (1 << 12)
#define SOW_CSTM_MODE_MASK (3 << 12)

#define HDMI_NV_PDISP_SOW_WVDS					0x5b
#define HDMI_NV_PDISP_SOW_CWCA					0x5c
#define HDMI_NV_PDISP_SOW_CWCB					0x5d
#define HDMI_NV_PDISP_SOW_BWANK					0x5e
#define HDMI_NV_PDISP_SOW_SEQ_CTW				0x5f
#define SOW_SEQ_PU_PC(x)     (((x) & 0xf) <<  0)
#define SOW_SEQ_PU_PC_AWT(x) (((x) & 0xf) <<  4)
#define SOW_SEQ_PD_PC(x)     (((x) & 0xf) <<  8)
#define SOW_SEQ_PD_PC_AWT(x) (((x) & 0xf) << 12)
#define SOW_SEQ_PC(x)        (((x) & 0xf) << 16)
#define SOW_SEQ_STATUS       (1 << 28)
#define SOW_SEQ_SWITCH       (1 << 30)

#define HDMI_NV_PDISP_SOW_SEQ_INST(x)				(0x60 + (x))

#define SOW_SEQ_INST_WAIT_TIME(x)     (((x) & 0x3ff) << 0)
#define SOW_SEQ_INST_WAIT_UNITS_VSYNC (2 << 12)
#define SOW_SEQ_INST_HAWT             (1 << 15)
#define SOW_SEQ_INST_PIN_A_WOW        (0 << 21)
#define SOW_SEQ_INST_PIN_A_HIGH       (1 << 21)
#define SOW_SEQ_INST_PIN_B_WOW        (0 << 22)
#define SOW_SEQ_INST_PIN_B_HIGH       (1 << 22)
#define SOW_SEQ_INST_DWIVE_PWM_OUT_WO (1 << 23)

#define HDMI_NV_PDISP_SOW_VCWCA0				0x72
#define HDMI_NV_PDISP_SOW_VCWCA1				0x73
#define HDMI_NV_PDISP_SOW_CCWCA0				0x74
#define HDMI_NV_PDISP_SOW_CCWCA1				0x75
#define HDMI_NV_PDISP_SOW_EDATAA0				0x76
#define HDMI_NV_PDISP_SOW_EDATAA1				0x77
#define HDMI_NV_PDISP_SOW_COUNTA0				0x78
#define HDMI_NV_PDISP_SOW_COUNTA1				0x79
#define HDMI_NV_PDISP_SOW_DEBUGA0				0x7a
#define HDMI_NV_PDISP_SOW_DEBUGA1				0x7b
#define HDMI_NV_PDISP_SOW_TWIG					0x7c
#define HDMI_NV_PDISP_SOW_MSCHECK				0x7d

#define HDMI_NV_PDISP_SOW_WANE_DWIVE_CUWWENT			0x7e
#define DWIVE_CUWWENT_WANE0(x)      (((x) & 0x3f) <<  0)
#define DWIVE_CUWWENT_WANE1(x)      (((x) & 0x3f) <<  8)
#define DWIVE_CUWWENT_WANE2(x)      (((x) & 0x3f) << 16)
#define DWIVE_CUWWENT_WANE3(x)      (((x) & 0x3f) << 24)
#define DWIVE_CUWWENT_WANE0_T114(x) (((x) & 0x7f) <<  0)
#define DWIVE_CUWWENT_WANE1_T114(x) (((x) & 0x7f) <<  8)
#define DWIVE_CUWWENT_WANE2_T114(x) (((x) & 0x7f) << 16)
#define DWIVE_CUWWENT_WANE3_T114(x) (((x) & 0x7f) << 24)

#define DWIVE_CUWWENT_1_500_mA  0x00
#define DWIVE_CUWWENT_1_875_mA  0x01
#define DWIVE_CUWWENT_2_250_mA  0x02
#define DWIVE_CUWWENT_2_625_mA  0x03
#define DWIVE_CUWWENT_3_000_mA  0x04
#define DWIVE_CUWWENT_3_375_mA  0x05
#define DWIVE_CUWWENT_3_750_mA  0x06
#define DWIVE_CUWWENT_4_125_mA  0x07
#define DWIVE_CUWWENT_4_500_mA  0x08
#define DWIVE_CUWWENT_4_875_mA  0x09
#define DWIVE_CUWWENT_5_250_mA  0x0a
#define DWIVE_CUWWENT_5_625_mA  0x0b
#define DWIVE_CUWWENT_6_000_mA  0x0c
#define DWIVE_CUWWENT_6_375_mA  0x0d
#define DWIVE_CUWWENT_6_750_mA  0x0e
#define DWIVE_CUWWENT_7_125_mA  0x0f
#define DWIVE_CUWWENT_7_500_mA  0x10
#define DWIVE_CUWWENT_7_875_mA  0x11
#define DWIVE_CUWWENT_8_250_mA  0x12
#define DWIVE_CUWWENT_8_625_mA  0x13
#define DWIVE_CUWWENT_9_000_mA  0x14
#define DWIVE_CUWWENT_9_375_mA  0x15
#define DWIVE_CUWWENT_9_750_mA  0x16
#define DWIVE_CUWWENT_10_125_mA 0x17
#define DWIVE_CUWWENT_10_500_mA 0x18
#define DWIVE_CUWWENT_10_875_mA 0x19
#define DWIVE_CUWWENT_11_250_mA 0x1a
#define DWIVE_CUWWENT_11_625_mA 0x1b
#define DWIVE_CUWWENT_12_000_mA 0x1c
#define DWIVE_CUWWENT_12_375_mA 0x1d
#define DWIVE_CUWWENT_12_750_mA 0x1e
#define DWIVE_CUWWENT_13_125_mA 0x1f
#define DWIVE_CUWWENT_13_500_mA 0x20
#define DWIVE_CUWWENT_13_875_mA 0x21
#define DWIVE_CUWWENT_14_250_mA 0x22
#define DWIVE_CUWWENT_14_625_mA 0x23
#define DWIVE_CUWWENT_15_000_mA 0x24
#define DWIVE_CUWWENT_15_375_mA 0x25
#define DWIVE_CUWWENT_15_750_mA 0x26
#define DWIVE_CUWWENT_16_125_mA 0x27
#define DWIVE_CUWWENT_16_500_mA 0x28
#define DWIVE_CUWWENT_16_875_mA 0x29
#define DWIVE_CUWWENT_17_250_mA 0x2a
#define DWIVE_CUWWENT_17_625_mA 0x2b
#define DWIVE_CUWWENT_18_000_mA 0x2c
#define DWIVE_CUWWENT_18_375_mA 0x2d
#define DWIVE_CUWWENT_18_750_mA 0x2e
#define DWIVE_CUWWENT_19_125_mA 0x2f
#define DWIVE_CUWWENT_19_500_mA 0x30
#define DWIVE_CUWWENT_19_875_mA 0x31
#define DWIVE_CUWWENT_20_250_mA 0x32
#define DWIVE_CUWWENT_20_625_mA 0x33
#define DWIVE_CUWWENT_21_000_mA 0x34
#define DWIVE_CUWWENT_21_375_mA 0x35
#define DWIVE_CUWWENT_21_750_mA 0x36
#define DWIVE_CUWWENT_22_125_mA 0x37
#define DWIVE_CUWWENT_22_500_mA 0x38
#define DWIVE_CUWWENT_22_875_mA 0x39
#define DWIVE_CUWWENT_23_250_mA 0x3a
#define DWIVE_CUWWENT_23_625_mA 0x3b
#define DWIVE_CUWWENT_24_000_mA 0x3c
#define DWIVE_CUWWENT_24_375_mA 0x3d
#define DWIVE_CUWWENT_24_750_mA 0x3e

#define DWIVE_CUWWENT_0_000_mA_T114 0x00
#define DWIVE_CUWWENT_0_400_mA_T114 0x01
#define DWIVE_CUWWENT_0_800_mA_T114 0x02
#define DWIVE_CUWWENT_1_200_mA_T114 0x03
#define DWIVE_CUWWENT_1_600_mA_T114 0x04
#define DWIVE_CUWWENT_2_000_mA_T114 0x05
#define DWIVE_CUWWENT_2_400_mA_T114 0x06
#define DWIVE_CUWWENT_2_800_mA_T114 0x07
#define DWIVE_CUWWENT_3_200_mA_T114 0x08
#define DWIVE_CUWWENT_3_600_mA_T114 0x09
#define DWIVE_CUWWENT_4_000_mA_T114 0x0a
#define DWIVE_CUWWENT_4_400_mA_T114 0x0b
#define DWIVE_CUWWENT_4_800_mA_T114 0x0c
#define DWIVE_CUWWENT_5_200_mA_T114 0x0d
#define DWIVE_CUWWENT_5_600_mA_T114 0x0e
#define DWIVE_CUWWENT_6_000_mA_T114 0x0f
#define DWIVE_CUWWENT_6_400_mA_T114 0x10
#define DWIVE_CUWWENT_6_800_mA_T114 0x11
#define DWIVE_CUWWENT_7_200_mA_T114 0x12
#define DWIVE_CUWWENT_7_600_mA_T114 0x13
#define DWIVE_CUWWENT_8_000_mA_T114 0x14
#define DWIVE_CUWWENT_8_400_mA_T114 0x15
#define DWIVE_CUWWENT_8_800_mA_T114 0x16
#define DWIVE_CUWWENT_9_200_mA_T114 0x17
#define DWIVE_CUWWENT_9_600_mA_T114 0x18
#define DWIVE_CUWWENT_10_000_mA_T114 0x19
#define DWIVE_CUWWENT_10_400_mA_T114 0x1a
#define DWIVE_CUWWENT_10_800_mA_T114 0x1b
#define DWIVE_CUWWENT_11_200_mA_T114 0x1c
#define DWIVE_CUWWENT_11_600_mA_T114 0x1d
#define DWIVE_CUWWENT_12_000_mA_T114 0x1e
#define DWIVE_CUWWENT_12_400_mA_T114 0x1f
#define DWIVE_CUWWENT_12_800_mA_T114 0x20
#define DWIVE_CUWWENT_13_200_mA_T114 0x21
#define DWIVE_CUWWENT_13_600_mA_T114 0x22
#define DWIVE_CUWWENT_14_000_mA_T114 0x23
#define DWIVE_CUWWENT_14_400_mA_T114 0x24
#define DWIVE_CUWWENT_14_800_mA_T114 0x25
#define DWIVE_CUWWENT_15_200_mA_T114 0x26
#define DWIVE_CUWWENT_15_600_mA_T114 0x27
#define DWIVE_CUWWENT_16_000_mA_T114 0x28
#define DWIVE_CUWWENT_16_400_mA_T114 0x29
#define DWIVE_CUWWENT_16_800_mA_T114 0x2a
#define DWIVE_CUWWENT_17_200_mA_T114 0x2b
#define DWIVE_CUWWENT_17_600_mA_T114 0x2c
#define DWIVE_CUWWENT_18_000_mA_T114 0x2d
#define DWIVE_CUWWENT_18_400_mA_T114 0x2e
#define DWIVE_CUWWENT_18_800_mA_T114 0x2f
#define DWIVE_CUWWENT_19_200_mA_T114 0x30
#define DWIVE_CUWWENT_19_600_mA_T114 0x31
#define DWIVE_CUWWENT_20_000_mA_T114 0x32
#define DWIVE_CUWWENT_20_400_mA_T114 0x33
#define DWIVE_CUWWENT_20_800_mA_T114 0x34
#define DWIVE_CUWWENT_21_200_mA_T114 0x35
#define DWIVE_CUWWENT_21_600_mA_T114 0x36
#define DWIVE_CUWWENT_22_000_mA_T114 0x37
#define DWIVE_CUWWENT_22_400_mA_T114 0x38
#define DWIVE_CUWWENT_22_800_mA_T114 0x39
#define DWIVE_CUWWENT_23_200_mA_T114 0x3a
#define DWIVE_CUWWENT_23_600_mA_T114 0x3b
#define DWIVE_CUWWENT_24_000_mA_T114 0x3c
#define DWIVE_CUWWENT_24_400_mA_T114 0x3d
#define DWIVE_CUWWENT_24_800_mA_T114 0x3e
#define DWIVE_CUWWENT_25_200_mA_T114 0x3f
#define DWIVE_CUWWENT_25_400_mA_T114 0x40
#define DWIVE_CUWWENT_25_800_mA_T114 0x41
#define DWIVE_CUWWENT_26_200_mA_T114 0x42
#define DWIVE_CUWWENT_26_600_mA_T114 0x43
#define DWIVE_CUWWENT_27_000_mA_T114 0x44
#define DWIVE_CUWWENT_27_400_mA_T114 0x45
#define DWIVE_CUWWENT_27_800_mA_T114 0x46
#define DWIVE_CUWWENT_28_200_mA_T114 0x47

#define HDMI_NV_PDISP_AUDIO_DEBUG0				0x7f
#define HDMI_NV_PDISP_AUDIO_DEBUG1				0x80
#define HDMI_NV_PDISP_AUDIO_DEBUG2				0x81

#define HDMI_NV_PDISP_AUDIO_FS(x)				(0x82 + (x))
#define AUDIO_FS_WOW(x)  (((x) & 0xfff) <<  0)
#define AUDIO_FS_HIGH(x) (((x) & 0xfff) << 16)

#define HDMI_NV_PDISP_AUDIO_PUWSE_WIDTH				0x89
#define HDMI_NV_PDISP_AUDIO_THWESHOWD				0x8a
#define HDMI_NV_PDISP_AUDIO_CNTWW0				0x8b
#define AUDIO_CNTWW0_EWWOW_TOWEWANCE(x)  (((x) & 0xff) << 0)
#define AUDIO_CNTWW0_SOUWCE_SEWECT_AUTO  (0 << 20)
#define AUDIO_CNTWW0_SOUWCE_SEWECT_SPDIF (1 << 20)
#define AUDIO_CNTWW0_SOUWCE_SEWECT_HDAW  (2 << 20)
#define AUDIO_CNTWW0_FWAMES_PEW_BWOCK(x) (((x) & 0xff) << 24)

#define HDMI_NV_PDISP_AUDIO_N					0x8c
#define AUDIO_N_VAWUE(x)           (((x) & 0xfffff) << 0)
#define AUDIO_N_WESETF             (1 << 20)
#define AUDIO_N_GENEWATE_NOWMAW    (0 << 24)
#define AUDIO_N_GENEWATE_AWTEWNATE (1 << 24)

#define HDMI_NV_PDISP_HDCPWIF_WOM_TIMING			0x94
#define HDMI_NV_PDISP_SOW_WEFCWK				0x95
#define SOW_WEFCWK_DIV_INT(x)  (((x) & 0xff) << 8)
#define SOW_WEFCWK_DIV_FWAC(x) (((x) & 0x03) << 6)

#define HDMI_NV_PDISP_CWC_CONTWOW				0x96
#define HDMI_NV_PDISP_INPUT_CONTWOW				0x97
#define HDMI_SWC_DISPWAYA       (0 << 0)
#define HDMI_SWC_DISPWAYB       (1 << 0)
#define AWM_VIDEO_WANGE_FUWW    (0 << 1)
#define AWM_VIDEO_WANGE_WIMITED (1 << 1)

#define HDMI_NV_PDISP_SCWATCH					0x98
#define HDMI_NV_PDISP_PE_CUWWENT				0x99
#define PE_CUWWENT0(x) (((x) & 0xf) << 0)
#define PE_CUWWENT1(x) (((x) & 0xf) << 8)
#define PE_CUWWENT2(x) (((x) & 0xf) << 16)
#define PE_CUWWENT3(x) (((x) & 0xf) << 24)

#define PE_CUWWENT_0_0_mA 0x0
#define PE_CUWWENT_0_5_mA 0x1
#define PE_CUWWENT_1_0_mA 0x2
#define PE_CUWWENT_1_5_mA 0x3
#define PE_CUWWENT_2_0_mA 0x4
#define PE_CUWWENT_2_5_mA 0x5
#define PE_CUWWENT_3_0_mA 0x6
#define PE_CUWWENT_3_5_mA 0x7
#define PE_CUWWENT_4_0_mA 0x8
#define PE_CUWWENT_4_5_mA 0x9
#define PE_CUWWENT_5_0_mA 0xa
#define PE_CUWWENT_5_5_mA 0xb
#define PE_CUWWENT_6_0_mA 0xc
#define PE_CUWWENT_6_5_mA 0xd
#define PE_CUWWENT_7_0_mA 0xe
#define PE_CUWWENT_7_5_mA 0xf

#define PE_CUWWENT_0_mA_T114 0x0
#define PE_CUWWENT_1_mA_T114 0x1
#define PE_CUWWENT_2_mA_T114 0x2
#define PE_CUWWENT_3_mA_T114 0x3
#define PE_CUWWENT_4_mA_T114 0x4
#define PE_CUWWENT_5_mA_T114 0x5
#define PE_CUWWENT_6_mA_T114 0x6
#define PE_CUWWENT_7_mA_T114 0x7
#define PE_CUWWENT_8_mA_T114 0x8
#define PE_CUWWENT_9_mA_T114 0x9
#define PE_CUWWENT_10_mA_T114 0xa
#define PE_CUWWENT_11_mA_T114 0xb
#define PE_CUWWENT_12_mA_T114 0xc
#define PE_CUWWENT_13_mA_T114 0xd
#define PE_CUWWENT_14_mA_T114 0xe
#define PE_CUWWENT_15_mA_T114 0xf

#define HDMI_NV_PDISP_KEY_CTWW					0x9a
#define HDMI_NV_PDISP_KEY_DEBUG0				0x9b
#define HDMI_NV_PDISP_KEY_DEBUG1				0x9c
#define HDMI_NV_PDISP_KEY_DEBUG2				0x9d
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0				0x9e
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1				0x9f
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2				0xa0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3				0xa1
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TWIG				0xa2
#define HDMI_NV_PDISP_KEY_SKEY_INDEX				0xa3

#define HDMI_NV_PDISP_SOW_AUDIO_CNTWW0				0xac
#define  SOW_AUDIO_CNTWW0_SOUWCE_SEWECT_AUTO	(0 << 20)
#define  SOW_AUDIO_CNTWW0_SOUWCE_SEWECT_SPDIF	(1 << 20)
#define  SOW_AUDIO_CNTWW0_SOUWCE_SEWECT_HDAW	(2 << 20)
#define  SOW_AUDIO_CNTWW0_INJECT_NUWWSMPW	(1 << 29)
#define HDMI_NV_PDISP_SOW_AUDIO_SPAWE0				0xae
#define  SOW_AUDIO_SPAWE0_HBW_ENABWE		(1 << 27)
#define HDMI_NV_PDISP_SOW_AUDIO_HDA_CODEC_SCWATCH0		0xba
#define  SOW_AUDIO_HDA_CODEC_SCWATCH0_VAWID	(1 << 30)
#define  SOW_AUDIO_HDA_CODEC_SCWATCH0_FMT_MASK	0xffff
#define HDMI_NV_PDISP_SOW_AUDIO_HDA_CODEC_SCWATCH1		0xbb
#define HDMI_NV_PDISP_SOW_AUDIO_HDA_EWD_BUFWW			0xbc
#define HDMI_NV_PDISP_SOW_AUDIO_HDA_PWESENSE			0xbd
#define  SOW_AUDIO_HDA_PWESENSE_VAWID		(1 << 1)
#define  SOW_AUDIO_HDA_PWESENSE_PWESENT		(1 << 0)

#define HDMI_NV_PDISP_SOW_AUDIO_AVAW_0320    0xbf
#define HDMI_NV_PDISP_SOW_AUDIO_AVAW_0441    0xc0
#define HDMI_NV_PDISP_SOW_AUDIO_AVAW_0882    0xc1
#define HDMI_NV_PDISP_SOW_AUDIO_AVAW_1764    0xc2
#define HDMI_NV_PDISP_SOW_AUDIO_AVAW_0480    0xc3
#define HDMI_NV_PDISP_SOW_AUDIO_AVAW_0960    0xc4
#define HDMI_NV_PDISP_SOW_AUDIO_AVAW_1920    0xc5
#define HDMI_NV_PDISP_SOW_AUDIO_AVAW_DEFAUWT 0xc5

#define HDMI_NV_PDISP_INT_STATUS			0xcc
#define  INT_SCWATCH		(1 << 3)
#define  INT_CP_WEQUEST		(1 << 2)
#define  INT_CODEC_SCWATCH1	(1 << 1)
#define  INT_CODEC_SCWATCH0	(1 << 0)
#define HDMI_NV_PDISP_INT_MASK				0xcd
#define HDMI_NV_PDISP_INT_ENABWE			0xce

#define HDMI_NV_PDISP_SOW_IO_PEAK_CUWWENT		0xd1
#define PEAK_CUWWENT_WANE0(x) (((x) & 0x7f) <<  0)
#define PEAK_CUWWENT_WANE1(x) (((x) & 0x7f) <<  8)
#define PEAK_CUWWENT_WANE2(x) (((x) & 0x7f) << 16)
#define PEAK_CUWWENT_WANE3(x) (((x) & 0x7f) << 24)

#define PEAK_CUWWENT_0_000_mA 0x00
#define PEAK_CUWWENT_0_200_mA 0x01
#define PEAK_CUWWENT_0_400_mA 0x02
#define PEAK_CUWWENT_0_600_mA 0x03
#define PEAK_CUWWENT_0_800_mA 0x04
#define PEAK_CUWWENT_1_000_mA 0x05
#define PEAK_CUWWENT_1_200_mA 0x06
#define PEAK_CUWWENT_1_400_mA 0x07
#define PEAK_CUWWENT_1_600_mA 0x08
#define PEAK_CUWWENT_1_800_mA 0x09
#define PEAK_CUWWENT_2_000_mA 0x0a
#define PEAK_CUWWENT_2_200_mA 0x0b
#define PEAK_CUWWENT_2_400_mA 0x0c
#define PEAK_CUWWENT_2_600_mA 0x0d
#define PEAK_CUWWENT_2_800_mA 0x0e
#define PEAK_CUWWENT_3_000_mA 0x0f
#define PEAK_CUWWENT_3_200_mA 0x10
#define PEAK_CUWWENT_3_400_mA 0x11
#define PEAK_CUWWENT_3_600_mA 0x12
#define PEAK_CUWWENT_3_800_mA 0x13
#define PEAK_CUWWENT_4_000_mA 0x14
#define PEAK_CUWWENT_4_200_mA 0x15
#define PEAK_CUWWENT_4_400_mA 0x16
#define PEAK_CUWWENT_4_600_mA 0x17
#define PEAK_CUWWENT_4_800_mA 0x18
#define PEAK_CUWWENT_5_000_mA 0x19
#define PEAK_CUWWENT_5_200_mA 0x1a
#define PEAK_CUWWENT_5_400_mA 0x1b
#define PEAK_CUWWENT_5_600_mA 0x1c
#define PEAK_CUWWENT_5_800_mA 0x1d
#define PEAK_CUWWENT_6_000_mA 0x1e
#define PEAK_CUWWENT_6_200_mA 0x1f
#define PEAK_CUWWENT_6_400_mA 0x20
#define PEAK_CUWWENT_6_600_mA 0x21
#define PEAK_CUWWENT_6_800_mA 0x22
#define PEAK_CUWWENT_7_000_mA 0x23
#define PEAK_CUWWENT_7_200_mA 0x24
#define PEAK_CUWWENT_7_400_mA 0x25
#define PEAK_CUWWENT_7_600_mA 0x26
#define PEAK_CUWWENT_7_800_mA 0x27
#define PEAK_CUWWENT_8_000_mA 0x28
#define PEAK_CUWWENT_8_200_mA 0x29
#define PEAK_CUWWENT_8_400_mA 0x2a
#define PEAK_CUWWENT_8_600_mA 0x2b
#define PEAK_CUWWENT_8_800_mA 0x2c
#define PEAK_CUWWENT_9_000_mA 0x2d
#define PEAK_CUWWENT_9_200_mA 0x2e
#define PEAK_CUWWENT_9_400_mA 0x2f

#define HDMI_NV_PDISP_SOW_PAD_CTWS0		0xd2

#endif /* TEGWA_HDMI_H */
