Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jul 30 10:57:26 2023
| Host         : LAPTOP-UFGHG504 running 64-bit major release  (build 9200)
| Command      : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
| Design       : top
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Synthesized
------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 359
+-----------+----------+-------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                       | Violations |
+-----------+----------+-------------------------------------------------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached                                         | 1          |
| DPIP-1    | Warning  | Input pipelining                                                  | 164        |
| DPOP-1    | Warning  | PREG Output pipelining                                            | 9          |
| DPOP-2    | Warning  | MREG Output pipelining                                            | 11         |
| REQP-1723 | Warning  | DSP_Abus_sign_bit_restriction                                     | 144        |
| REQP-1840 | Warning  | RAMB18 async control check                                        | 20         |
| ZPS7-1    | Warning  | PS7 block required                                                | 1          |
| AVAL-4    | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 2          |
| REQP-165  | Advisory | writefirst                                                        | 7          |
+-----------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[0].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[0].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[100].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[100].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[101].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[101].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[102].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[102].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[103].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[103].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[104].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[104].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[105].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[105].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[106].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[106].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[107].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[107].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[108].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[108].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[109].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[109].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[10].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[10].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[110].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[110].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[111].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[111].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[112].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[112].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[114].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[114].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[116].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[116].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[117].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[117].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[118].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[118].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[119].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[119].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[11].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[11].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[120].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[120].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[122].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[122].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[123].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[123].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[124].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[124].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[125].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[125].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[126].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[126].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[127].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[127].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[128].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[128].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[129].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[129].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[12].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[12].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[130].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[130].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[131].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[131].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[132].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[132].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[134].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[134].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[135].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[135].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[136].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[136].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[137].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[137].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[138].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[138].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[139].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[139].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[13].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[13].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[140].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[140].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[141].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[141].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[142].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[142].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[143].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[143].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[14].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[14].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[15].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[15].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[16].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[16].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[17].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[17].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[18].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[18].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[19].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[19].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[1].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[1].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[20].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[20].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[21].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[21].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[22].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[22].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[23].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[23].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[24].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[24].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[25].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[25].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[26].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[26].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[27].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[27].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[28].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[28].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[29].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[29].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[2].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[2].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[31].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[31].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[32].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[32].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[33].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[33].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[34].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[34].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[35].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[35].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[36].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[36].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[37].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[37].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[38].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[38].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[39].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[39].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[3].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[3].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[40].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[40].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[41].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[41].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[43].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[43].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[44].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[44].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[46].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[46].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[47].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[47].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[48].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[48].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[4].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[4].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[50].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[50].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[51].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[51].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[52].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[52].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[53].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[53].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[54].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[54].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[55].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[55].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[57].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[57].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[58].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[58].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[59].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[59].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[5].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[5].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[60].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[60].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[61].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[61].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[62].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[62].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[63].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[63].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[64].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[64].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[65].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[65].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[66].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[66].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[67].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[67].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[68].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[68].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[69].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[69].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[6].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[6].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[70].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[70].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[71].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[71].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[72].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[72].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[73].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[73].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[74].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[74].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[75].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[75].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[76].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[76].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[77].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[77].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[78].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[78].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[79].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[79].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[7].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[7].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[80].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[80].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[81].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[81].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[82].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[82].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[83].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[83].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[84].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[84].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[85].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[85].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[86].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[86].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[87].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[87].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[88].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[88].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[89].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[89].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[90].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[90].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#135 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[91].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[91].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#136 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[92].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[92].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#137 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[93].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[93].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#138 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[94].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[94].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#139 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[95].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[95].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#140 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[96].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[96].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#141 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[97].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[97].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#142 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[98].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[98].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#143 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[99].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[99].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#144 Warning
Input pipelining  
DSP u_Mul_Add_Tree/DSP48E1_AaBaCmD[9].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_Mul_Add_Tree/DSP48E1_AaBaCmD[9].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#145 Warning
Input pipelining  
DSP u_add_quant/u_DSP48_AmBW1_MoP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_add_quant/u_DSP48_AmBW1_MoP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#146 Warning
Input pipelining  
DSP u_add_quant/u_DSP48_AmBW1_MoP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_add_quant/u_DSP48_AmBW1_MoP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#147 Warning
Input pipelining  
DSP u_matrix_multiplication/DSP48_AmBW1_MoP[0].u_DSP48_AmBW1_MoP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_matrix_multiplication/DSP48_AmBW1_MoP[0].u_DSP48_AmBW1_MoP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#148 Warning
Input pipelining  
DSP u_matrix_multiplication/DSP48_AmBW1_MoP[0].u_DSP48_AmBW1_MoP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input u_matrix_multiplication/DSP48_AmBW1_MoP[0].u_DSP48_AmBW1_MoP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#149 Warning
Input pipelining  
DSP u_window_t/Windows_t[0].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[0].u_window/pip_cnt_back_max0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#150 Warning
Input pipelining  
DSP u_window_t/Windows_t[0].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[0].u_window/pip_cnt_back_max0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#151 Warning
Input pipelining  
DSP u_window_t/Windows_t[1].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[1].u_window/pip_cnt_back_max0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#152 Warning
Input pipelining  
DSP u_window_t/Windows_t[1].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[1].u_window/pip_cnt_back_max0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#153 Warning
Input pipelining  
DSP u_window_t/Windows_t[2].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[2].u_window/pip_cnt_back_max0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#154 Warning
Input pipelining  
DSP u_window_t/Windows_t[2].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[2].u_window/pip_cnt_back_max0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#155 Warning
Input pipelining  
DSP u_window_t/Windows_t[3].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[3].u_window/pip_cnt_back_max0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#156 Warning
Input pipelining  
DSP u_window_t/Windows_t[3].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[3].u_window/pip_cnt_back_max0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#157 Warning
Input pipelining  
DSP u_window_t/Windows_t[4].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[4].u_window/pip_cnt_back_max0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#158 Warning
Input pipelining  
DSP u_window_t/Windows_t[4].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[4].u_window/pip_cnt_back_max0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#159 Warning
Input pipelining  
DSP u_window_t/Windows_t[5].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[5].u_window/pip_cnt_back_max0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#160 Warning
Input pipelining  
DSP u_window_t/Windows_t[5].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[5].u_window/pip_cnt_back_max0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#161 Warning
Input pipelining  
DSP u_window_t/Windows_t[6].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[6].u_window/pip_cnt_back_max0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#162 Warning
Input pipelining  
DSP u_window_t/Windows_t[6].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[6].u_window/pip_cnt_back_max0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#163 Warning
Input pipelining  
DSP u_window_t/Windows_t[7].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[7].u_window/pip_cnt_back_max0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#164 Warning
Input pipelining  
DSP u_window_t/Windows_t[7].u_window/pip_cnt_back_max0 input u_window_t/Windows_t[7].u_window/pip_cnt_back_max0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP u_ps_simulator/matrix_load_max0 output u_ps_simulator/matrix_load_max0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP u_window_t/Windows_t[0].u_window/pip_cnt_back_max0 output u_window_t/Windows_t[0].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP u_window_t/Windows_t[1].u_window/pip_cnt_back_max0 output u_window_t/Windows_t[1].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP u_window_t/Windows_t[2].u_window/pip_cnt_back_max0 output u_window_t/Windows_t[2].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP u_window_t/Windows_t[3].u_window/pip_cnt_back_max0 output u_window_t/Windows_t[3].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP u_window_t/Windows_t[4].u_window/pip_cnt_back_max0 output u_window_t/Windows_t[4].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP u_window_t/Windows_t[5].u_window/pip_cnt_back_max0 output u_window_t/Windows_t[5].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP u_window_t/Windows_t[6].u_window/pip_cnt_back_max0 output u_window_t/Windows_t[6].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP u_window_t/Windows_t[7].u_window/pip_cnt_back_max0 output u_window_t/Windows_t[7].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP u_add_quant/u_DSP48_AmBW1_MoP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage u_add_quant/u_DSP48_AmBW1_MoP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP u_matrix_multiplication/DSP48_AmBW1_MoP[0].u_DSP48_AmBW1_MoP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage u_matrix_multiplication/DSP48_AmBW1_MoP[0].u_DSP48_AmBW1_MoP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP u_ps_simulator/matrix_load_max0 multiplier stage u_ps_simulator/matrix_load_max0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP u_window_t/Windows_t[0].u_window/pip_cnt_back_max0 multiplier stage u_window_t/Windows_t[0].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP u_window_t/Windows_t[1].u_window/pip_cnt_back_max0 multiplier stage u_window_t/Windows_t[1].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP u_window_t/Windows_t[2].u_window/pip_cnt_back_max0 multiplier stage u_window_t/Windows_t[2].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP u_window_t/Windows_t[3].u_window/pip_cnt_back_max0 multiplier stage u_window_t/Windows_t[3].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP u_window_t/Windows_t[4].u_window/pip_cnt_back_max0 multiplier stage u_window_t/Windows_t[4].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP u_window_t/Windows_t[5].u_window/pip_cnt_back_max0 multiplier stage u_window_t/Windows_t[5].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP u_window_t/Windows_t[6].u_window/pip_cnt_back_max0 multiplier stage u_window_t/Windows_t[6].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP u_window_t/Windows_t[7].u_window/pip_cnt_back_max0 multiplier stage u_window_t/Windows_t[7].u_window/pip_cnt_back_max0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

REQP-1723#1 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[0].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#2 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[100].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#3 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[101].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#4 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[102].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#5 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[103].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#6 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[104].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#7 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[105].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#8 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[106].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#9 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[107].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#10 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[108].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#11 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[109].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#12 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[10].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#13 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[110].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#14 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[111].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#15 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[112].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#16 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#17 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[114].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#18 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#19 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[116].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#20 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[117].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#21 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[118].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#22 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[119].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#23 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[11].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#24 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[120].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#25 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#26 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[122].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#27 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[123].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#28 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[124].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#29 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[125].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#30 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[126].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#31 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[127].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#32 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[128].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#33 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[129].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#34 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[12].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#35 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[130].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#36 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[131].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#37 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[132].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#38 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#39 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[134].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#40 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[135].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#41 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[136].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#42 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[137].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#43 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[138].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#44 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[139].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#45 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[13].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#46 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[140].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#47 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[141].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#48 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[142].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#49 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[143].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#50 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[14].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#51 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[15].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#52 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[16].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#53 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[17].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#54 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[18].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#55 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[19].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#56 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[1].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#57 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[20].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#58 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[21].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#59 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[22].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#60 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[23].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#61 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[24].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#62 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[25].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#63 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[26].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#64 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[27].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#65 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[28].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#66 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[29].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#67 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[2].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#68 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#69 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[31].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#70 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[32].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#71 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[33].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#72 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[34].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#73 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[35].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#74 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[36].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#75 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[37].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#76 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[38].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#77 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[39].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#78 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[3].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#79 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[40].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#80 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[41].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#81 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#82 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[43].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#83 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[44].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#84 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#85 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[46].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#86 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[47].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#87 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[48].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#88 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#89 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[4].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#90 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[50].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#91 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[51].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#92 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[52].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#93 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[53].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#94 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[54].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#95 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[55].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#96 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#97 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[57].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#98 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[58].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#99 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[59].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#100 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[5].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#101 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[60].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#102 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[61].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#103 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[62].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#104 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[63].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#105 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[64].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#106 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[65].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#107 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[66].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#108 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[67].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#109 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[68].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#110 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[69].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#111 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[6].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#112 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[70].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#113 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[71].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#114 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[72].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#115 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[73].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#116 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[74].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#117 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[75].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#118 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[76].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#119 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[77].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#120 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[78].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#121 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[79].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#122 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[7].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#123 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[80].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#124 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[81].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#125 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[82].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#126 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[83].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#127 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[84].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#128 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[85].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#129 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[86].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#130 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[87].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#131 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[88].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#132 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[89].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#133 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#134 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[90].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#135 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[91].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#136 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[92].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#137 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[93].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#138 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[94].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#139 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[95].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#140 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[96].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#141 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[97].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#142 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[98].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#143 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[99].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#144 Warning
DSP_Abus_sign_bit_restriction  
u_Mul_Add_Tree/DSP48E1_AaBaCmD[9].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[6]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[13] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[8]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[6]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[7]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[13] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[8]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[3]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (u_add_quant/h_v_cnt_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
u_add_quant/u_DSP48_AmBW1_MoP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
u_matrix_multiplication/DSP48_AmBW1_MoP[0].u_DSP48_AmBW1_MoP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

REQP-165#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-165#2 Advisory
writefirst  
Synchronous clocking is detected for BRAM (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-165#3 Advisory
writefirst  
Synchronous clocking is detected for BRAM (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[2].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-165#4 Advisory
writefirst  
Synchronous clocking is detected for BRAM (FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-165#5 Advisory
writefirst  
Synchronous clocking is detected for BRAM (FIFO_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-165#6 Advisory
writefirst  
Synchronous clocking is detected for BRAM (FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-165#7 Advisory
writefirst  
Synchronous clocking is detected for BRAM (FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


