<?xml version="1.0" encoding="UTF-8"?>
<xd:addressMap xmlns:xd="http://www.xilinx.com/xd">
  <xd:addressRange xd:componentRef="ii_level0_wire" xd:addressSpace="ulp_m_axi_ctrl_user_02" xd:segment="SEG_axi_gpio_null_Reg" xd:slaveRef="slr1/axi_gpio_null" xd:slaveInterface="S_AXI" xd:slaveSegment="Reg" xd:baseAddr="0x1800000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="axi_vip_0" xd:addressSpace="Master_AXI" xd:segment="SEG_ddrmem_1_C0_DDR4_ADDRESS_BLOCK" xd:slaveRef="ddrmem_1" xd:slaveInterface="C0_DDR4_S_AXI" xd:slaveSegment="C0_DDR4_ADDRESS_BLOCK" xd:baseAddr="0x4000000000" xd:range="0x100000000"/>
  <xd:addressRange xd:componentRef="axi_vip_0_p" xd:addressSpace="Master_AXI" xd:segment="SEG_ddrmem_1_C0_DDR4_ADDRESS_BLOCK" xd:slaveRef="ddrmem_1" xd:slaveInterface="C0_DDR4_S_AXI" xd:slaveSegment="C0_DDR4_ADDRESS_BLOCK" xd:baseAddr="0x4000000000" xd:range="0x100000000"/>
  <xd:addressRange xd:componentRef="ii_level0_wire" xd:addressSpace="ulp_m_axi_data_h2c_00" xd:segment="SEG_ddrmem_1_C0_DDR4_ADDRESS_BLOCK" xd:slaveRef="ddrmem_1" xd:slaveInterface="C0_DDR4_S_AXI" xd:slaveSegment="C0_DDR4_ADDRESS_BLOCK" xd:baseAddr="0x4000000000" xd:range="0x100000000"/>
  <xd:addressRange xd:componentRef="ii_level0_wire" xd:addressSpace="ulp_m_axi_ctrl_user_00" xd:segment="SEG_ddrmem_1_C0_REG" xd:slaveRef="ddrmem_1" xd:slaveInterface="C0_DDR4_S_AXI_CTRL" xd:slaveSegment="C0_REG" xd:baseAddr="0x1000000" xd:range="0x100000"/>
  <xd:addressRange xd:componentRef="ii_level0_wire" xd:addressSpace="ulp_m_axi_ctrl_user_00" xd:segment="SEG_fpga_dna_module_0_reg0" xd:slaveRef="fpga_dna_module_0" xd:slaveInterface="s_axi_lite" xd:slaveSegment="reg0" xd:baseAddr="0x1100000" xd:range="0x1000"/>
  <xd:addressRange xd:componentRef="ii_level0_wire" xd:addressSpace="ulp_m_axi_ctrl_user_01" xd:segment="SEG_freq_counter_0_reg0" xd:slaveRef="slr1/freq_counter_0" xd:slaveInterface="axil" xd:slaveSegment="reg0" xd:baseAddr="0x0052000" xd:range="0x1000"/>
  <xd:addressRange xd:componentRef="BLP_S_AXI_DATA_H2C_00" xd:addressSpace="BLP_S_AXI_DATA_H2C_00" xd:segment="SEG_ii_level0_wire_DDR4_MEM_00" xd:slaveRef="ii_level0_wire" xd:slaveInterface="BLP_S_AXI_DATA_H2C_00" xd:slaveSegment="DDR4_MEM_00" xd:baseAddr="0x4000000000" xd:range="0x100000000"/>
  <xd:addressRange xd:componentRef="BLP_S_AXI_DATA_H2C_02" xd:addressSpace="BLP_S_AXI_DATA_H2C_02" xd:segment="SEG_ii_level0_wire_DDR4_MEM_00" xd:slaveRef="ii_level0_wire" xd:slaveInterface="BLP_S_AXI_DATA_H2C_02" xd:slaveSegment="DDR4_MEM_00" xd:baseAddr="0x000C0000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="BLP_S_AXI_DATA_H2C_03" xd:addressSpace="BLP_S_AXI_DATA_H2C_03" xd:segment="SEG_ii_level0_wire_PLRAM_MEM_00" xd:slaveRef="ii_level0_wire" xd:slaveInterface="BLP_S_AXI_DATA_H2C_03" xd:slaveSegment="PLRAM_MEM_00" xd:baseAddr="0x4100000000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="BLP_S_AXI_DATA_H2C_01" xd:addressSpace="BLP_S_AXI_DATA_H2C_01" xd:segment="SEG_ii_level0_wire_PROFILE_MEM_00" xd:slaveRef="ii_level0_wire" xd:slaveInterface="BLP_S_AXI_DATA_H2C_01" xd:slaveSegment="PROFILE_MEM_00" xd:baseAddr="0x8000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="BLP_S_AXI_CTRL_USER_00" xd:addressSpace="BLP_S_AXI_CTRL_USER_00" xd:segment="SEG_ii_level0_wire_UNKNOWN_SEGMENTS_00" xd:slaveRef="ii_level0_wire" xd:slaveInterface="BLP_S_AXI_CTRL_USER_00" xd:slaveSegment="UNKNOWN_SEGMENTS_00" xd:baseAddr="0x1000000" xd:range="0x800000"/>
  <xd:addressRange xd:componentRef="BLP_S_AXI_CTRL_USER_01" xd:addressSpace="BLP_S_AXI_CTRL_USER_01" xd:segment="SEG_ii_level0_wire_UNKNOWN_SEGMENTS_00" xd:slaveRef="ii_level0_wire" xd:slaveInterface="BLP_S_AXI_CTRL_USER_01" xd:slaveSegment="UNKNOWN_SEGMENTS_00" xd:baseAddr="0x0052000" xd:range="0x1000"/>
  <xd:addressRange xd:componentRef="BLP_S_AXI_CTRL_USER_02" xd:addressSpace="BLP_S_AXI_CTRL_USER_02" xd:segment="SEG_ii_level0_wire_UNKNOWN_SEGMENTS_00" xd:slaveRef="ii_level0_wire" xd:slaveInterface="BLP_S_AXI_CTRL_USER_02" xd:slaveSegment="UNKNOWN_SEGMENTS_00" xd:baseAddr="0x1800000" xd:range="0x400000"/>
  <xd:addressRange xd:componentRef="ii_level0_wire" xd:addressSpace="ulp_m_axi_data_h2c_02" xd:segment="SEG_user_debug_bridge_REG" xd:slaveRef="user_debug_bridge" xd:slaveInterface="S_AXI" xd:slaveSegment="REG" xd:baseAddr="0x000C0000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="axi_vip_0" xd:addressSpace="Master_AXI" xd:segment="SEG_axi_bram_ctrl_0_Mem0" xd:slaveRef="axi_bram_ctrl_0" xd:slaveInterface="S_AXI" xd:slaveSegment="Mem0" xd:baseAddr="0x4100000000" xd:range="0x8000"/>
  <xd:addressRange xd:componentRef="axi_vip_0_p" xd:addressSpace="Master_AXI" xd:segment="SEG_axi_bram_ctrl_0_Mem0" xd:slaveRef="axi_bram_ctrl_0" xd:slaveInterface="S_AXI" xd:slaveSegment="Mem0" xd:baseAddr="0x4100000000" xd:range="0x8000"/>
  <xd:addressRange xd:componentRef="ii_level0_wire" xd:addressSpace="ulp_m_axi_data_h2c_00" xd:segment="SEG_axi_bram_ctrl_0_Mem0" xd:slaveRef="axi_bram_ctrl_0" xd:slaveInterface="S_AXI" xd:slaveSegment="Mem0" xd:baseAddr="0x4100000000" xd:range="0x8000"/>
  <xd:addressRange xd:componentRef="ii_level0_wire" xd:addressSpace="ulp_m_axi_data_h2c_03" xd:segment="SEG_axi_bram_ctrl_0_Mem0" xd:slaveRef="axi_bram_ctrl_0" xd:slaveInterface="S_AXI" xd:slaveSegment="Mem0" xd:baseAddr="0x4100000000" xd:range="0x8000"/>
  <xd:addressRange xd:componentRef="krnl_ro_rtl_1" xd:addressSpace="m_axi_gmem" xd:segment="SEG_axi_bram_ctrl_0_Mem0" xd:slaveRef="axi_bram_ctrl_0" xd:slaveInterface="S_AXI" xd:slaveSegment="Mem0" xd:baseAddr="0x0000004100000000" xd:range="0x8000"/>
  <xd:addressRange xd:componentRef="krnl_ro_rtl_1" xd:addressSpace="m_axi_gmem" xd:segment="SEG_ddrmem_1_C0_DDR4_ADDRESS_BLOCK" xd:slaveRef="ddrmem_1" xd:slaveInterface="C0_DDR4_S_AXI" xd:slaveSegment="C0_DDR4_ADDRESS_BLOCK" xd:baseAddr="0x0000004000000000" xd:range="0x100000000"/>
  <xd:addressRange xd:componentRef="ii_level0_wire" xd:addressSpace="ulp_m_axi_ctrl_user_02" xd:segment="SEG_krnl_ro_rtl_1_reg0" xd:slaveRef="krnl_ro_rtl_1" xd:slaveInterface="s_axi_control" xd:slaveSegment="reg0" xd:baseAddr="0x1810000" xd:range="0x10000"/>
</xd:addressMap>
