Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec 16 12:42:55 2022
| Host         : E5-CSE-136-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Processor_timing_summary_routed.rpt -pb Processor_timing_summary_routed.pb -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7z010-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     277         
TIMING-20  Warning           Non-clocked latch               36          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (421)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (566)
5. checking no_input_delay (0)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (421)
--------------------------
 There are 277 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EXE_Pipe/ealu_op_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EXE_Pipe/ealu_op_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EXE_Pipe/ealu_op_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EXE_Pipe/ealu_op_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IF_ID_Pipe/insToDecode_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IF_ID_Pipe/insToDecode_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IF_ID_Pipe/insToDecode_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IF_ID_Pipe/insToDecode_reg[21]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (566)
--------------------------------------------------
 There are 566 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  598          inf        0.000                      0                  598           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           598 Endpoints
Min Delay           598 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IF_ID_Pipe/insToDecode_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ID_EXE_Pipe/eqa_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.724ns  (logic 0.806ns (21.642%)  route 2.918ns (78.358%))
  Logic Levels:           3  (FDRE=1 LUT5=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE                         0.000     0.000 r  IF_ID_Pipe/insToDecode_reg[21]/C
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  IF_ID_Pipe/insToDecode_reg[21]/Q
                         net (fo=39, routed)          1.957     2.318    insDecode/regFile/registers_reg_r2_0_31_24_29/ADDRC0
    SLICE_X38Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.206     2.524 r  insDecode/regFile/registers_reg_r2_0_31_24_29/RAMC/O
                         net (fo=1, routed)           0.962     3.485    EXE_MEM_Pipe/qa0[28]
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.239     3.724 r  EXE_MEM_Pipe/eqa[28]_i_1/O
                         net (fo=1, routed)           0.000     3.724    ID_EXE_Pipe/fwdqa[28]
    SLICE_X41Y18         FDRE                                         r  ID_EXE_Pipe/eqa_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_ID_Pipe/insToDecode_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ID_EXE_Pipe/eqa_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.719ns  (logic 0.659ns (17.719%)  route 3.060ns (82.281%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE                         0.000     0.000 r  IF_ID_Pipe/insToDecode_reg[19]/C
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  IF_ID_Pipe/insToDecode_reg[19]/Q
                         net (fo=71, routed)          1.456     1.817    EXE_MEM_Pipe/rt[2]
    SLICE_X39Y11         LUT6 (Prop_lut6_I1_O)        0.201     2.018 r  EXE_MEM_Pipe/eqa[31]_i_3/O
                         net (fo=32, routed)          1.604     3.622    EXE_MEM_Pipe/eqa[31]_i_3_n_1
    SLICE_X40Y19         LUT5 (Prop_lut5_I3_O)        0.097     3.719 r  EXE_MEM_Pipe/eqa[29]_i_1/O
                         net (fo=1, routed)           0.000     3.719    ID_EXE_Pipe/fwdqa[29]
    SLICE_X40Y19         FDRE                                         r  ID_EXE_Pipe/eqa_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_ID_Pipe/insToDecode_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ID_EXE_Pipe/eqa_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.666ns  (logic 0.659ns (17.978%)  route 3.007ns (82.022%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE                         0.000     0.000 r  IF_ID_Pipe/insToDecode_reg[19]/C
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  IF_ID_Pipe/insToDecode_reg[19]/Q
                         net (fo=71, routed)          1.456     1.817    EXE_MEM_Pipe/rt[2]
    SLICE_X39Y11         LUT6 (Prop_lut6_I1_O)        0.201     2.018 r  EXE_MEM_Pipe/eqa[31]_i_3/O
                         net (fo=32, routed)          1.551     3.569    EXE_MEM_Pipe/eqa[31]_i_3_n_1
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.097     3.666 r  EXE_MEM_Pipe/eqa[14]_i_1/O
                         net (fo=1, routed)           0.000     3.666    ID_EXE_Pipe/fwdqa[14]
    SLICE_X41Y13         FDRE                                         r  ID_EXE_Pipe/eqa_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_ID_Pipe/insToDecode_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ID_EXE_Pipe/eqa_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 0.659ns (18.002%)  route 3.002ns (81.998%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE                         0.000     0.000 r  IF_ID_Pipe/insToDecode_reg[19]/C
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  IF_ID_Pipe/insToDecode_reg[19]/Q
                         net (fo=71, routed)          1.456     1.817    EXE_MEM_Pipe/rt[2]
    SLICE_X39Y11         LUT6 (Prop_lut6_I1_O)        0.201     2.018 r  EXE_MEM_Pipe/eqa[31]_i_3/O
                         net (fo=32, routed)          1.546     3.564    EXE_MEM_Pipe/eqa[31]_i_3_n_1
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.097     3.661 r  EXE_MEM_Pipe/eqa[13]_i_1/O
                         net (fo=1, routed)           0.000     3.661    ID_EXE_Pipe/fwdqa[13]
    SLICE_X41Y13         FDRE                                         r  ID_EXE_Pipe/eqa_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_WB_Pipe/wb_alu_out_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_wb_data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.603ns  (logic 2.129ns (59.091%)  route 1.474ns (40.909%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE                         0.000     0.000 r  MEM_WB_Pipe/wb_alu_out_reg[31]_lopt_replica/C
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  MEM_WB_Pipe/wb_alu_out_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           1.474     1.867    lopt_24
    T16                  OBUF (Prop_obuf_I_O)         1.736     3.603 r  out_wb_data_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.603    out_wb_data[31]
    T16                                                               r  out_wb_data[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_ID_Pipe/insToDecode_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ID_EXE_Pipe/eqa_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.574ns  (logic 0.659ns (18.438%)  route 2.915ns (81.562%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE                         0.000     0.000 r  IF_ID_Pipe/insToDecode_reg[19]/C
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  IF_ID_Pipe/insToDecode_reg[19]/Q
                         net (fo=71, routed)          1.456     1.817    EXE_MEM_Pipe/rt[2]
    SLICE_X39Y11         LUT6 (Prop_lut6_I1_O)        0.201     2.018 r  EXE_MEM_Pipe/eqa[31]_i_3/O
                         net (fo=32, routed)          1.459     3.477    EXE_MEM_Pipe/eqa[31]_i_3_n_1
    SLICE_X40Y19         LUT5 (Prop_lut5_I3_O)        0.097     3.574 r  EXE_MEM_Pipe/eqa[27]_i_1/O
                         net (fo=1, routed)           0.000     3.574    ID_EXE_Pipe/fwdqa[27]
    SLICE_X40Y19         FDRE                                         r  ID_EXE_Pipe/eqa_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_WB_Pipe/wb_alu_out_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_wb_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.536ns  (logic 2.164ns (61.191%)  route 1.372ns (38.809%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE                         0.000     0.000 r  MEM_WB_Pipe/wb_alu_out_reg[28]_lopt_replica/C
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  MEM_WB_Pipe/wb_alu_out_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           1.372     1.765    lopt_20
    W15                  OBUF (Prop_obuf_I_O)         1.771     3.536 r  out_wb_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.536    out_wb_data[28]
    W15                                                               r  out_wb_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ID_EXE_Pipe/ealu_op_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute/alu/alu_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.536ns  (logic 1.468ns (41.516%)  route 2.068ns (58.484%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT3=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE                         0.000     0.000 r  ID_EXE_Pipe/ealu_op_reg[2]/C
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ID_EXE_Pipe/ealu_op_reg[2]/Q
                         net (fo=97, routed)          1.348     1.689    ID_EXE_Pipe/ealu_op_reg[2]_0[0]
    SLICE_X40Y15         LUT3 (Prop_lut3_I1_O)        0.097     1.786 r  ID_EXE_Pipe/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000     1.786    execute/alu/alu_out_reg[20]_i_2[1]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.198 r  execute/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.198    execute/alu/_inferred__0/i__carry__4_n_1
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.428 r  execute/alu/_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           0.720     3.148    ID_EXE_Pipe/data0[25]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.225     3.373 r  ID_EXE_Pipe/alu_out_reg[25]_i_2/O
                         net (fo=1, routed)           0.000     3.373    ID_EXE_Pipe/alu_out_reg[25]_i_2_n_1
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.163     3.536 r  ID_EXE_Pipe/alu_out_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     3.536    execute/alu/D[25]
    SLICE_X39Y18         LDCE                                         r  execute/alu/alu_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_ID_Pipe/insToDecode_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ID_EXE_Pipe/eqb_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.659ns (18.703%)  route 2.865ns (81.297%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE                         0.000     0.000 r  IF_ID_Pipe/insToDecode_reg[19]/C
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.361     0.361 f  IF_ID_Pipe/insToDecode_reg[19]/Q
                         net (fo=71, routed)          0.768     1.129    ID_EXE_Pipe/rt[2]
    SLICE_X39Y8          LUT6 (Prop_lut6_I5_O)        0.201     1.330 r  ID_EXE_Pipe/eqb[31]_i_2/O
                         net (fo=32, routed)          2.096     3.427    EXE_MEM_Pipe/eqb_reg[31]
    SLICE_X42Y19         LUT5 (Prop_lut5_I1_O)        0.097     3.524 r  EXE_MEM_Pipe/eqb[27]_i_1/O
                         net (fo=1, routed)           0.000     3.524    ID_EXE_Pipe/fwdqb[27]
    SLICE_X42Y19         FDRE                                         r  ID_EXE_Pipe/eqb_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_WB_Pipe/wb_alu_out_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_wb_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.500ns  (logic 2.126ns (60.751%)  route 1.374ns (39.249%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE                         0.000     0.000 r  MEM_WB_Pipe/wb_alu_out_reg[30]_lopt_replica/C
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  MEM_WB_Pipe/wb_alu_out_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           1.374     1.767    lopt_23
    U17                  OBUF (Prop_obuf_I_O)         1.733     3.500 r  out_wb_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.500    out_wb_data[30]
    U17                                                               r  out_wb_data[30] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_WB_Pipe/wb_alu_out_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insDecode/regFile/registers_reg_r2_0_31_18_23/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.360%)  route 0.068ns (34.640%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE                         0.000     0.000 r  MEM_WB_Pipe/wb_alu_out_reg[19]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MEM_WB_Pipe/wb_alu_out_reg[19]/Q
                         net (fo=2, routed)           0.068     0.196    insDecode/regFile/registers_reg_r2_0_31_18_23/DIA1
    SLICE_X42Y15         RAMD32                                       r  insDecode/regFile/registers_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_WB_Pipe/wb_alu_out_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insDecode/regFile/registers_reg_r2_0_31_30_31__0/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.360%)  route 0.068ns (34.640%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  MEM_WB_Pipe/wb_alu_out_reg[31]/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MEM_WB_Pipe/wb_alu_out_reg[31]/Q
                         net (fo=4, routed)           0.068     0.196    insDecode/regFile/registers_reg_r2_0_31_30_31__0/D
    SLICE_X38Y17         RAMD32                                       r  insDecode/regFile/registers_reg_r2_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_WB_Pipe/wb_alu_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insDecode/regFile/registers_reg_r2_0_31_6_11/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.360%)  route 0.068ns (34.640%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE                         0.000     0.000 r  MEM_WB_Pipe/wb_alu_out_reg[7]/C
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MEM_WB_Pipe/wb_alu_out_reg[7]/Q
                         net (fo=2, routed)           0.068     0.196    insDecode/regFile/registers_reg_r2_0_31_6_11/DIA1
    SLICE_X38Y10         RAMD32                                       r  insDecode/regFile/registers_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_WB_Pipe/wb_alu_out_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insDecode/regFile/registers_reg_r1_0_31_12_17/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.258%)  route 0.068ns (34.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE                         0.000     0.000 r  MEM_WB_Pipe/wb_alu_out_reg[16]/C
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MEM_WB_Pipe/wb_alu_out_reg[16]/Q
                         net (fo=2, routed)           0.068     0.196    insDecode/regFile/registers_reg_r1_0_31_12_17/DIC0
    SLICE_X38Y14         RAMD32                                       r  insDecode/regFile/registers_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_WB_Pipe/wb_alu_out_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insDecode/regFile/registers_reg_r1_0_31_30_31/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.128ns (61.348%)  route 0.081ns (38.652%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  MEM_WB_Pipe/wb_alu_out_reg[30]/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MEM_WB_Pipe/wb_alu_out_reg[30]/Q
                         net (fo=4, routed)           0.081     0.209    insDecode/regFile/registers_reg_r1_0_31_30_31/D
    SLICE_X38Y17         RAMD32                                       r  insDecode/regFile/registers_reg_r1_0_31_30_31/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_WB_Pipe/wb_alu_out_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insDecode/regFile/registers_reg_r1_0_31_24_29/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.308%)  route 0.112ns (46.692%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE                         0.000     0.000 r  MEM_WB_Pipe/wb_alu_out_reg[28]/C
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MEM_WB_Pipe/wb_alu_out_reg[28]/Q
                         net (fo=2, routed)           0.112     0.240    insDecode/regFile/registers_reg_r1_0_31_24_29/DIC0
    SLICE_X42Y18         RAMD32                                       r  insDecode/regFile/registers_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_WB_Pipe/wb_alu_out_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insDecode/regFile/registers_reg_r2_0_31_12_17/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.762%)  route 0.119ns (48.238%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE                         0.000     0.000 r  MEM_WB_Pipe/wb_alu_out_reg[16]/C
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MEM_WB_Pipe/wb_alu_out_reg[16]/Q
                         net (fo=2, routed)           0.119     0.247    insDecode/regFile/registers_reg_r2_0_31_12_17/DIC0
    SLICE_X38Y13         RAMD32                                       r  insDecode/regFile/registers_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_WB_Pipe/wb_alu_out_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insDecode/regFile/registers_reg_r2_0_31_18_23/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.903%)  route 0.107ns (43.097%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE                         0.000     0.000 r  MEM_WB_Pipe/wb_alu_out_reg[21]/C
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_WB_Pipe/wb_alu_out_reg[21]/Q
                         net (fo=2, routed)           0.107     0.248    insDecode/regFile/registers_reg_r2_0_31_18_23/DIB1
    SLICE_X42Y15         RAMD32                                       r  insDecode/regFile/registers_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_WB_Pipe/wb_alu_out_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insDecode/regFile/registers_reg_r2_0_31_18_23/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.456%)  route 0.109ns (43.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE                         0.000     0.000 r  MEM_WB_Pipe/wb_alu_out_reg[22]/C
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_WB_Pipe/wb_alu_out_reg[22]/Q
                         net (fo=2, routed)           0.109     0.250    insDecode/regFile/registers_reg_r2_0_31_18_23/DIC0
    SLICE_X42Y15         RAMD32                                       r  insDecode/regFile/registers_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_WB_Pipe/wb_alu_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insDecode/regFile/registers_reg_r1_0_31_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.876%)  route 0.111ns (44.124%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE                         0.000     0.000 r  MEM_WB_Pipe/wb_alu_out_reg[0]/C
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_WB_Pipe/wb_alu_out_reg[0]/Q
                         net (fo=2, routed)           0.111     0.252    insDecode/regFile/registers_reg_r1_0_31_0_5/DIA0
    SLICE_X42Y8          RAMD32                                       r  insDecode/regFile/registers_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------





