# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Bit2SSEG.vhd" \
"../../../../../final.vhd" \
"../../../../../final_fpga.vhd" \

# Do not sort compile order
nosort
