ARM GAS  /tmp/cczjd9qx.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_GPIO_Init:
  27              	.LFB235:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/cczjd9qx.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 88B0     		sub	sp, sp, #32
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 48
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 45 3 view .LVU1
  44              		.loc 1 45 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0394     		str	r4, [sp, #12]
  47 0008 0494     		str	r4, [sp, #16]
  48 000a 0594     		str	r4, [sp, #20]
  49 000c 0694     		str	r4, [sp, #24]
  50 000e 0794     		str	r4, [sp, #28]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  51              		.loc 1 48 3 is_stmt 1 view .LVU3
  52              	.LBB2:
  53              		.loc 1 48 3 view .LVU4
  54 0010 0094     		str	r4, [sp]
  55              		.loc 1 48 3 view .LVU5
  56 0012 294B     		ldr	r3, .L3
  57 0014 1A6B     		ldr	r2, [r3, #48]
  58 0016 42F00402 		orr	r2, r2, #4
  59 001a 1A63     		str	r2, [r3, #48]
  60              		.loc 1 48 3 view .LVU6
  61 001c 1A6B     		ldr	r2, [r3, #48]
  62 001e 02F00402 		and	r2, r2, #4
  63 0022 0092     		str	r2, [sp]
  64              		.loc 1 48 3 view .LVU7
  65 0024 009A     		ldr	r2, [sp]
  66              	.LBE2:
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /tmp/cczjd9qx.s 			page 3


  67              		.loc 1 49 3 view .LVU8
  68              	.LBB3:
  69              		.loc 1 49 3 view .LVU9
  70 0026 0194     		str	r4, [sp, #4]
  71              		.loc 1 49 3 view .LVU10
  72 0028 1A6B     		ldr	r2, [r3, #48]
  73 002a 42F00102 		orr	r2, r2, #1
  74 002e 1A63     		str	r2, [r3, #48]
  75              		.loc 1 49 3 view .LVU11
  76 0030 1A6B     		ldr	r2, [r3, #48]
  77 0032 02F00102 		and	r2, r2, #1
  78 0036 0192     		str	r2, [sp, #4]
  79              		.loc 1 49 3 view .LVU12
  80 0038 019A     		ldr	r2, [sp, #4]
  81              	.LBE3:
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  82              		.loc 1 50 3 view .LVU13
  83              	.LBB4:
  84              		.loc 1 50 3 view .LVU14
  85 003a 0294     		str	r4, [sp, #8]
  86              		.loc 1 50 3 view .LVU15
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00202 		orr	r2, r2, #2
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 50 3 view .LVU16
  91 0044 1B6B     		ldr	r3, [r3, #48]
  92 0046 03F00203 		and	r3, r3, #2
  93 004a 0293     		str	r3, [sp, #8]
  94              		.loc 1 50 3 view .LVU17
  95 004c 029B     		ldr	r3, [sp, #8]
  96              	.LBE4:
  51:Core/Src/gpio.c **** 
  52:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  53:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
  97              		.loc 1 53 3 view .LVU18
  98 004e 1B4D     		ldr	r5, .L3+4
  99 0050 2246     		mov	r2, r4
 100 0052 2021     		movs	r1, #32
 101 0054 2846     		mov	r0, r5
 102 0056 FFF7FEFF 		bl	HAL_GPIO_WritePin
 103              	.LVL0:
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  56:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = B1_Pin;
 104              		.loc 1 56 3 view .LVU19
 105              		.loc 1 56 23 is_stmt 0 view .LVU20
 106 005a 4FF40053 		mov	r3, #8192
 107 005e 0393     		str	r3, [sp, #12]
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 108              		.loc 1 57 3 is_stmt 1 view .LVU21
 109              		.loc 1 57 24 is_stmt 0 view .LVU22
 110 0060 4FF40413 		mov	r3, #2162688
 111 0064 0493     		str	r3, [sp, #16]
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 112              		.loc 1 58 3 is_stmt 1 view .LVU23
 113              		.loc 1 58 24 is_stmt 0 view .LVU24
 114 0066 0594     		str	r4, [sp, #20]
ARM GAS  /tmp/cczjd9qx.s 			page 4


  59:Core/Src/gpio.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 115              		.loc 1 59 3 is_stmt 1 view .LVU25
 116 0068 154E     		ldr	r6, .L3+8
 117 006a 03A9     		add	r1, sp, #12
 118 006c 3046     		mov	r0, r6
 119 006e FFF7FEFF 		bl	HAL_GPIO_Init
 120              	.LVL1:
  60:Core/Src/gpio.c **** 
  61:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = input_hall_C_Pin;
 121              		.loc 1 62 3 view .LVU26
 122              		.loc 1 62 23 is_stmt 0 view .LVU27
 123 0072 0223     		movs	r3, #2
 124 0074 0393     		str	r3, [sp, #12]
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 125              		.loc 1 63 3 is_stmt 1 view .LVU28
 126              		.loc 1 63 24 is_stmt 0 view .LVU29
 127 0076 0494     		str	r4, [sp, #16]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 128              		.loc 1 64 3 is_stmt 1 view .LVU30
 129              		.loc 1 64 24 is_stmt 0 view .LVU31
 130 0078 0594     		str	r4, [sp, #20]
  65:Core/Src/gpio.c ****   HAL_GPIO_Init(input_hall_C_GPIO_Port, &GPIO_InitStruct);
 131              		.loc 1 65 3 is_stmt 1 view .LVU32
 132 007a 03A9     		add	r1, sp, #12
 133 007c 3046     		mov	r0, r6
 134 007e FFF7FEFF 		bl	HAL_GPIO_Init
 135              	.LVL2:
  66:Core/Src/gpio.c **** 
  67:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = input_hall_A_Pin;
 136              		.loc 1 68 3 view .LVU33
 137              		.loc 1 68 23 is_stmt 0 view .LVU34
 138 0082 1023     		movs	r3, #16
 139 0084 0393     		str	r3, [sp, #12]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 140              		.loc 1 69 3 is_stmt 1 view .LVU35
 141              		.loc 1 69 24 is_stmt 0 view .LVU36
 142 0086 0494     		str	r4, [sp, #16]
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 143              		.loc 1 70 3 is_stmt 1 view .LVU37
 144              		.loc 1 70 24 is_stmt 0 view .LVU38
 145 0088 0594     		str	r4, [sp, #20]
  71:Core/Src/gpio.c ****   HAL_GPIO_Init(input_hall_A_GPIO_Port, &GPIO_InitStruct);
 146              		.loc 1 71 3 is_stmt 1 view .LVU39
 147 008a 03A9     		add	r1, sp, #12
 148 008c 2846     		mov	r0, r5
 149 008e FFF7FEFF 		bl	HAL_GPIO_Init
 150              	.LVL3:
  72:Core/Src/gpio.c **** 
  73:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  74:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 151              		.loc 1 74 3 view .LVU40
 152              		.loc 1 74 23 is_stmt 0 view .LVU41
 153 0092 2023     		movs	r3, #32
 154 0094 0393     		str	r3, [sp, #12]
  75:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  /tmp/cczjd9qx.s 			page 5


 155              		.loc 1 75 3 is_stmt 1 view .LVU42
 156              		.loc 1 75 24 is_stmt 0 view .LVU43
 157 0096 0126     		movs	r6, #1
 158 0098 0496     		str	r6, [sp, #16]
  76:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 159              		.loc 1 76 3 is_stmt 1 view .LVU44
 160              		.loc 1 76 24 is_stmt 0 view .LVU45
 161 009a 0594     		str	r4, [sp, #20]
  77:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 162              		.loc 1 77 3 is_stmt 1 view .LVU46
 163              		.loc 1 77 25 is_stmt 0 view .LVU47
 164 009c 0694     		str	r4, [sp, #24]
  78:Core/Src/gpio.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 165              		.loc 1 78 3 is_stmt 1 view .LVU48
 166 009e 03A9     		add	r1, sp, #12
 167 00a0 2846     		mov	r0, r5
 168 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 169              	.LVL4:
  79:Core/Src/gpio.c **** 
  80:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  81:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = input_hall_B_Pin;
 170              		.loc 1 81 3 view .LVU49
 171              		.loc 1 81 23 is_stmt 0 view .LVU50
 172 00a6 0396     		str	r6, [sp, #12]
  82:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 173              		.loc 1 82 3 is_stmt 1 view .LVU51
 174              		.loc 1 82 24 is_stmt 0 view .LVU52
 175 00a8 0494     		str	r4, [sp, #16]
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 176              		.loc 1 83 3 is_stmt 1 view .LVU53
 177              		.loc 1 83 24 is_stmt 0 view .LVU54
 178 00aa 0594     		str	r4, [sp, #20]
  84:Core/Src/gpio.c ****   HAL_GPIO_Init(input_hall_B_GPIO_Port, &GPIO_InitStruct);
 179              		.loc 1 84 3 is_stmt 1 view .LVU55
 180 00ac 03A9     		add	r1, sp, #12
 181 00ae 0548     		ldr	r0, .L3+12
 182 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 183              	.LVL5:
  85:Core/Src/gpio.c **** 
  86:Core/Src/gpio.c **** }
 184              		.loc 1 86 1 is_stmt 0 view .LVU56
 185 00b4 08B0     		add	sp, sp, #32
 186              	.LCFI2:
 187              		.cfi_def_cfa_offset 16
 188              		@ sp needed
 189 00b6 70BD     		pop	{r4, r5, r6, pc}
 190              	.L4:
 191              		.align	2
 192              	.L3:
 193 00b8 00380240 		.word	1073887232
 194 00bc 00000240 		.word	1073872896
 195 00c0 00080240 		.word	1073874944
 196 00c4 00040240 		.word	1073873920
 197              		.cfi_endproc
 198              	.LFE235:
 200              		.text
 201              	.Letext0:
ARM GAS  /tmp/cczjd9qx.s 			page 6


 202              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 203              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 204              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 205              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 206              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 207              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 208              		.file 8 "Core/Inc/main.h"
ARM GAS  /tmp/cczjd9qx.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/cczjd9qx.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cczjd9qx.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cczjd9qx.s:193    .text.MX_GPIO_Init:00000000000000b8 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
