/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* RPI_RX */
#define RPI_RX__0__INTTYPE CYREG_PICU12_INTTYPE6
#define RPI_RX__0__MASK 0x40u
#define RPI_RX__0__PC CYREG_PRT12_PC6
#define RPI_RX__0__PORT 12u
#define RPI_RX__0__SHIFT 6u
#define RPI_RX__AG CYREG_PRT12_AG
#define RPI_RX__BIE CYREG_PRT12_BIE
#define RPI_RX__BIT_MASK CYREG_PRT12_BIT_MASK
#define RPI_RX__BYP CYREG_PRT12_BYP
#define RPI_RX__DM0 CYREG_PRT12_DM0
#define RPI_RX__DM1 CYREG_PRT12_DM1
#define RPI_RX__DM2 CYREG_PRT12_DM2
#define RPI_RX__DR CYREG_PRT12_DR
#define RPI_RX__INP_DIS CYREG_PRT12_INP_DIS
#define RPI_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RPI_RX__MASK 0x40u
#define RPI_RX__PORT 12u
#define RPI_RX__PRT CYREG_PRT12_PRT
#define RPI_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RPI_RX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RPI_RX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RPI_RX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RPI_RX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RPI_RX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RPI_RX__PS CYREG_PRT12_PS
#define RPI_RX__SHIFT 6u
#define RPI_RX__SIO_CFG CYREG_PRT12_SIO_CFG
#define RPI_RX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RPI_RX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RPI_RX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RPI_RX__SLW CYREG_PRT12_SLW

/* RPI_TX */
#define RPI_TX__0__INTTYPE CYREG_PICU12_INTTYPE7
#define RPI_TX__0__MASK 0x80u
#define RPI_TX__0__PC CYREG_PRT12_PC7
#define RPI_TX__0__PORT 12u
#define RPI_TX__0__SHIFT 7u
#define RPI_TX__AG CYREG_PRT12_AG
#define RPI_TX__BIE CYREG_PRT12_BIE
#define RPI_TX__BIT_MASK CYREG_PRT12_BIT_MASK
#define RPI_TX__BYP CYREG_PRT12_BYP
#define RPI_TX__DM0 CYREG_PRT12_DM0
#define RPI_TX__DM1 CYREG_PRT12_DM1
#define RPI_TX__DM2 CYREG_PRT12_DM2
#define RPI_TX__DR CYREG_PRT12_DR
#define RPI_TX__INP_DIS CYREG_PRT12_INP_DIS
#define RPI_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RPI_TX__MASK 0x80u
#define RPI_TX__PORT 12u
#define RPI_TX__PRT CYREG_PRT12_PRT
#define RPI_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RPI_TX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RPI_TX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RPI_TX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RPI_TX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RPI_TX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RPI_TX__PS CYREG_PRT12_PS
#define RPI_TX__SHIFT 7u
#define RPI_TX__SIO_CFG CYREG_PRT12_SIO_CFG
#define RPI_TX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RPI_TX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RPI_TX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RPI_TX__SLW CYREG_PRT12_SLW

/* isr_rx */
#define isr_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_rx__INTC_MASK 0x10u
#define isr_rx__INTC_NUMBER 4u
#define isr_rx__INTC_PRIOR_NUM 7u
#define isr_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* RPI_UART */
#define RPI_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define RPI_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define RPI_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define RPI_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define RPI_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define RPI_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define RPI_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define RPI_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define RPI_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define RPI_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define RPI_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define RPI_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define RPI_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define RPI_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define RPI_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define RPI_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define RPI_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define RPI_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define RPI_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define RPI_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define RPI_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define RPI_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define RPI_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define RPI_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define RPI_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define RPI_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define RPI_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define RPI_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define RPI_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define RPI_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define RPI_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define RPI_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define RPI_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define RPI_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define RPI_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define RPI_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define RPI_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define RPI_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define RPI_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define RPI_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define RPI_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define RPI_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define RPI_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define RPI_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define RPI_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define RPI_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define RPI_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define RPI_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define RPI_UART_BUART_sRX_RxSts__3__POS 3
#define RPI_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define RPI_UART_BUART_sRX_RxSts__4__POS 4
#define RPI_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define RPI_UART_BUART_sRX_RxSts__5__POS 5
#define RPI_UART_BUART_sRX_RxSts__MASK 0x38u
#define RPI_UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define RPI_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define RPI_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define RPI_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define RPI_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define RPI_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define RPI_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define RPI_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define RPI_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define RPI_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define RPI_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define RPI_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define RPI_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define RPI_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define RPI_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define RPI_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define RPI_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define RPI_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define RPI_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define RPI_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define RPI_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define RPI_UART_BUART_sTX_TxSts__0__POS 0
#define RPI_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define RPI_UART_BUART_sTX_TxSts__1__POS 1
#define RPI_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define RPI_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define RPI_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define RPI_UART_BUART_sTX_TxSts__2__POS 2
#define RPI_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define RPI_UART_BUART_sTX_TxSts__3__POS 3
#define RPI_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define RPI_UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB10_MSK
#define RPI_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define RPI_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB10_ST
#define RPI_UART_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define RPI_UART_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define RPI_UART_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define RPI_UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define RPI_UART_IntClock__INDEX 0x03u
#define RPI_UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define RPI_UART_IntClock__PM_ACT_MSK 0x08u
#define RPI_UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define RPI_UART_IntClock__PM_STBY_MSK 0x08u

/* Color_PWM */
#define Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Color_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Color_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Color_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Color_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Color_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Color_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define Color_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Color_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Color_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Color_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Color_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define Color_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Color_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define Color_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Color_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Color_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Color_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define Color_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Color_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define Color_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define Color_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define Color_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Color_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Color_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Color_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define Color_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define Color_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Color_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Color_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* Motor_PWM */
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Motor_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define Motor_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Motor_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define Motor_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Motor_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define Motor_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Motor_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define Motor_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Motor_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define Motor_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define Motor_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define Motor_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Motor_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB10_ST
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Motor_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL

/* PWM_Clock */
#define PWM_Clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define PWM_Clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define PWM_Clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define PWM_Clock__CFG2_SRC_SEL_MASK 0x07u
#define PWM_Clock__INDEX 0x04u
#define PWM_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_Clock__PM_ACT_MSK 0x10u
#define PWM_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_Clock__PM_STBY_MSK 0x10u

/* isr_Color */
#define isr_Color__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Color__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Color__INTC_MASK 0x04u
#define isr_Color__INTC_NUMBER 2u
#define isr_Color__INTC_PRIOR_NUM 7u
#define isr_Color__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_Color__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Color__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Weight_ADC */
#define Weight_ADC_ADC_SAR__CLK CYREG_SAR0_CLK
#define Weight_ADC_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define Weight_ADC_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define Weight_ADC_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define Weight_ADC_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define Weight_ADC_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define Weight_ADC_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define Weight_ADC_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define Weight_ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define Weight_ADC_ADC_SAR__PM_ACT_MSK 0x01u
#define Weight_ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define Weight_ADC_ADC_SAR__PM_STBY_MSK 0x01u
#define Weight_ADC_ADC_SAR__SW0 CYREG_SAR0_SW0
#define Weight_ADC_ADC_SAR__SW2 CYREG_SAR0_SW2
#define Weight_ADC_ADC_SAR__SW3 CYREG_SAR0_SW3
#define Weight_ADC_ADC_SAR__SW4 CYREG_SAR0_SW4
#define Weight_ADC_ADC_SAR__SW6 CYREG_SAR0_SW6
#define Weight_ADC_ADC_SAR__TR0 CYREG_SAR0_TR0
#define Weight_ADC_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define Weight_ADC_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define Weight_ADC_ExtVref__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Weight_ADC_ExtVref__0__MASK 0x10u
#define Weight_ADC_ExtVref__0__PC CYREG_PRT0_PC4
#define Weight_ADC_ExtVref__0__PORT 0u
#define Weight_ADC_ExtVref__0__SHIFT 4u
#define Weight_ADC_ExtVref__AG CYREG_PRT0_AG
#define Weight_ADC_ExtVref__AMUX CYREG_PRT0_AMUX
#define Weight_ADC_ExtVref__BIE CYREG_PRT0_BIE
#define Weight_ADC_ExtVref__BIT_MASK CYREG_PRT0_BIT_MASK
#define Weight_ADC_ExtVref__BYP CYREG_PRT0_BYP
#define Weight_ADC_ExtVref__CTL CYREG_PRT0_CTL
#define Weight_ADC_ExtVref__DM0 CYREG_PRT0_DM0
#define Weight_ADC_ExtVref__DM1 CYREG_PRT0_DM1
#define Weight_ADC_ExtVref__DM2 CYREG_PRT0_DM2
#define Weight_ADC_ExtVref__DR CYREG_PRT0_DR
#define Weight_ADC_ExtVref__INP_DIS CYREG_PRT0_INP_DIS
#define Weight_ADC_ExtVref__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Weight_ADC_ExtVref__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Weight_ADC_ExtVref__LCD_EN CYREG_PRT0_LCD_EN
#define Weight_ADC_ExtVref__MASK 0x10u
#define Weight_ADC_ExtVref__PORT 0u
#define Weight_ADC_ExtVref__PRT CYREG_PRT0_PRT
#define Weight_ADC_ExtVref__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Weight_ADC_ExtVref__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Weight_ADC_ExtVref__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Weight_ADC_ExtVref__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Weight_ADC_ExtVref__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Weight_ADC_ExtVref__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Weight_ADC_ExtVref__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Weight_ADC_ExtVref__PS CYREG_PRT0_PS
#define Weight_ADC_ExtVref__SHIFT 4u
#define Weight_ADC_ExtVref__SLW CYREG_PRT0_SLW
#define Weight_ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Weight_ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Weight_ADC_IRQ__INTC_MASK 0x01u
#define Weight_ADC_IRQ__INTC_NUMBER 0u
#define Weight_ADC_IRQ__INTC_PRIOR_NUM 7u
#define Weight_ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Weight_ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Weight_ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Weight_ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define Weight_ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define Weight_ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define Weight_ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define Weight_ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define Weight_ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define Weight_ADC_theACLK__INDEX 0x00u
#define Weight_ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define Weight_ADC_theACLK__PM_ACT_MSK 0x01u
#define Weight_ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define Weight_ADC_theACLK__PM_STBY_MSK 0x01u

/* Color_Reset */
#define Color_Reset_Sync_ctrl_reg__0__MASK 0x01u
#define Color_Reset_Sync_ctrl_reg__0__POS 0
#define Color_Reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Color_Reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Color_Reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Color_Reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Color_Reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Color_Reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Color_Reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Color_Reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Color_Reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Color_Reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Color_Reset_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define Color_Reset_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Color_Reset_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define Color_Reset_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Color_Reset_Sync_ctrl_reg__MASK 0x01u
#define Color_Reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Color_Reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Color_Reset_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK

/* isr_Measure */
#define isr_Measure__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Measure__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Measure__INTC_MASK 0x08u
#define isr_Measure__INTC_NUMBER 3u
#define isr_Measure__INTC_PRIOR_NUM 7u
#define isr_Measure__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_Measure__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Measure__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Actuator_Dir */
#define Actuator_Dir_Sync_ctrl_reg__0__MASK 0x01u
#define Actuator_Dir_Sync_ctrl_reg__0__POS 0
#define Actuator_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Actuator_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Actuator_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Actuator_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Actuator_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Actuator_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Actuator_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Actuator_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Actuator_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Actuator_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Actuator_Dir_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Actuator_Dir_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Actuator_Dir_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define Actuator_Dir_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Actuator_Dir_Sync_ctrl_reg__MASK 0x01u
#define Actuator_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Actuator_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Actuator_Dir_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* Actuator_PWM */
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Actuator_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define Actuator_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Actuator_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define Actuator_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Actuator_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Actuator_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Actuator_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define Actuator_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Actuator_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define Actuator_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define Actuator_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define Actuator_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Actuator_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Actuator_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Actuator_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define Actuator_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define Actuator_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB05_A0
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB05_A1
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB05_D0
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB05_D1
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB05_F0
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB05_F1
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Actuator_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* isr_Actuator */
#define isr_Actuator__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Actuator__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Actuator__INTC_MASK 0x02u
#define isr_Actuator__INTC_NUMBER 1u
#define isr_Actuator__INTC_PRIOR_NUM 7u
#define isr_Actuator__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_Actuator__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Actuator__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Color_Counter */
#define Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB00_A0
#define Color_Counter_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB00_A1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB00_D0
#define Color_Counter_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB00_D1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Color_Counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB00_F0
#define Color_Counter_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB00_F1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Color_Counter_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB01_A0
#define Color_Counter_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB01_A1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB01_D0
#define Color_Counter_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB01_D1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Color_Counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB01_F0
#define Color_Counter_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB01_F1
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define Color_Counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Color_Counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Color_Counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Color_Counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Color_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Color_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define Color_Counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Color_Counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Color_Counter_CounterUDB_sSTSReg_stsreg__4__MASK 0x10u
#define Color_Counter_CounterUDB_sSTSReg_stsreg__4__POS 4
#define Color_Counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Color_Counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Color_Counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Color_Counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Color_Counter_CounterUDB_sSTSReg_stsreg__MASK 0x77u
#define Color_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define Color_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Color_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB01_ST

/* Color_Pin_LED */
#define Color_Pin_LED__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Color_Pin_LED__0__MASK 0x20u
#define Color_Pin_LED__0__PC CYREG_PRT0_PC5
#define Color_Pin_LED__0__PORT 0u
#define Color_Pin_LED__0__SHIFT 5u
#define Color_Pin_LED__AG CYREG_PRT0_AG
#define Color_Pin_LED__AMUX CYREG_PRT0_AMUX
#define Color_Pin_LED__BIE CYREG_PRT0_BIE
#define Color_Pin_LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define Color_Pin_LED__BYP CYREG_PRT0_BYP
#define Color_Pin_LED__CTL CYREG_PRT0_CTL
#define Color_Pin_LED__DM0 CYREG_PRT0_DM0
#define Color_Pin_LED__DM1 CYREG_PRT0_DM1
#define Color_Pin_LED__DM2 CYREG_PRT0_DM2
#define Color_Pin_LED__DR CYREG_PRT0_DR
#define Color_Pin_LED__INP_DIS CYREG_PRT0_INP_DIS
#define Color_Pin_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Color_Pin_LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Color_Pin_LED__LCD_EN CYREG_PRT0_LCD_EN
#define Color_Pin_LED__MASK 0x20u
#define Color_Pin_LED__PORT 0u
#define Color_Pin_LED__PRT CYREG_PRT0_PRT
#define Color_Pin_LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Color_Pin_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Color_Pin_LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Color_Pin_LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Color_Pin_LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Color_Pin_LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Color_Pin_LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Color_Pin_LED__PS CYREG_PRT0_PS
#define Color_Pin_LED__SHIFT 5u
#define Color_Pin_LED__SLW CYREG_PRT0_SLW

/* Counter_Clock */
#define Counter_Clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Counter_Clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Counter_Clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Counter_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Counter_Clock__INDEX 0x02u
#define Counter_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Counter_Clock__PM_ACT_MSK 0x04u
#define Counter_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Counter_Clock__PM_STBY_MSK 0x04u

/* Motor_Pin_PWM */
#define Motor_Pin_PWM__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Motor_Pin_PWM__0__MASK 0x80u
#define Motor_Pin_PWM__0__PC CYREG_PRT2_PC7
#define Motor_Pin_PWM__0__PORT 2u
#define Motor_Pin_PWM__0__SHIFT 7u
#define Motor_Pin_PWM__AG CYREG_PRT2_AG
#define Motor_Pin_PWM__AMUX CYREG_PRT2_AMUX
#define Motor_Pin_PWM__BIE CYREG_PRT2_BIE
#define Motor_Pin_PWM__BIT_MASK CYREG_PRT2_BIT_MASK
#define Motor_Pin_PWM__BYP CYREG_PRT2_BYP
#define Motor_Pin_PWM__CTL CYREG_PRT2_CTL
#define Motor_Pin_PWM__DM0 CYREG_PRT2_DM0
#define Motor_Pin_PWM__DM1 CYREG_PRT2_DM1
#define Motor_Pin_PWM__DM2 CYREG_PRT2_DM2
#define Motor_Pin_PWM__DR CYREG_PRT2_DR
#define Motor_Pin_PWM__INP_DIS CYREG_PRT2_INP_DIS
#define Motor_Pin_PWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Motor_Pin_PWM__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Motor_Pin_PWM__LCD_EN CYREG_PRT2_LCD_EN
#define Motor_Pin_PWM__MASK 0x80u
#define Motor_Pin_PWM__PORT 2u
#define Motor_Pin_PWM__PRT CYREG_PRT2_PRT
#define Motor_Pin_PWM__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Motor_Pin_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Motor_Pin_PWM__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Motor_Pin_PWM__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Motor_Pin_PWM__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Motor_Pin_PWM__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Motor_Pin_PWM__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Motor_Pin_PWM__PS CYREG_PRT2_PS
#define Motor_Pin_PWM__SHIFT 7u
#define Motor_Pin_PWM__SLW CYREG_PRT2_SLW

/* Color_Pin_Freq */
#define Color_Pin_Freq__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Color_Pin_Freq__0__MASK 0x40u
#define Color_Pin_Freq__0__PC CYREG_PRT0_PC6
#define Color_Pin_Freq__0__PORT 0u
#define Color_Pin_Freq__0__SHIFT 6u
#define Color_Pin_Freq__AG CYREG_PRT0_AG
#define Color_Pin_Freq__AMUX CYREG_PRT0_AMUX
#define Color_Pin_Freq__BIE CYREG_PRT0_BIE
#define Color_Pin_Freq__BIT_MASK CYREG_PRT0_BIT_MASK
#define Color_Pin_Freq__BYP CYREG_PRT0_BYP
#define Color_Pin_Freq__CTL CYREG_PRT0_CTL
#define Color_Pin_Freq__DM0 CYREG_PRT0_DM0
#define Color_Pin_Freq__DM1 CYREG_PRT0_DM1
#define Color_Pin_Freq__DM2 CYREG_PRT0_DM2
#define Color_Pin_Freq__DR CYREG_PRT0_DR
#define Color_Pin_Freq__INP_DIS CYREG_PRT0_INP_DIS
#define Color_Pin_Freq__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Color_Pin_Freq__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Color_Pin_Freq__LCD_EN CYREG_PRT0_LCD_EN
#define Color_Pin_Freq__MASK 0x40u
#define Color_Pin_Freq__PORT 0u
#define Color_Pin_Freq__PRT CYREG_PRT0_PRT
#define Color_Pin_Freq__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Color_Pin_Freq__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Color_Pin_Freq__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Color_Pin_Freq__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Color_Pin_Freq__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Color_Pin_Freq__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Color_Pin_Freq__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Color_Pin_Freq__PS CYREG_PRT0_PS
#define Color_Pin_Freq__SHIFT 6u
#define Color_Pin_Freq__SLW CYREG_PRT0_SLW
#define Color_Pin_Freq_Select__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Color_Pin_Freq_Select__0__MASK 0x10u
#define Color_Pin_Freq_Select__0__PC CYREG_PRT2_PC4
#define Color_Pin_Freq_Select__0__PORT 2u
#define Color_Pin_Freq_Select__0__SHIFT 4u
#define Color_Pin_Freq_Select__1__INTTYPE CYREG_PICU2_INTTYPE5
#define Color_Pin_Freq_Select__1__MASK 0x20u
#define Color_Pin_Freq_Select__1__PC CYREG_PRT2_PC5
#define Color_Pin_Freq_Select__1__PORT 2u
#define Color_Pin_Freq_Select__1__SHIFT 5u
#define Color_Pin_Freq_Select__AG CYREG_PRT2_AG
#define Color_Pin_Freq_Select__AMUX CYREG_PRT2_AMUX
#define Color_Pin_Freq_Select__BIE CYREG_PRT2_BIE
#define Color_Pin_Freq_Select__BIT_MASK CYREG_PRT2_BIT_MASK
#define Color_Pin_Freq_Select__BYP CYREG_PRT2_BYP
#define Color_Pin_Freq_Select__CTL CYREG_PRT2_CTL
#define Color_Pin_Freq_Select__DM0 CYREG_PRT2_DM0
#define Color_Pin_Freq_Select__DM1 CYREG_PRT2_DM1
#define Color_Pin_Freq_Select__DM2 CYREG_PRT2_DM2
#define Color_Pin_Freq_Select__DR CYREG_PRT2_DR
#define Color_Pin_Freq_Select__INP_DIS CYREG_PRT2_INP_DIS
#define Color_Pin_Freq_Select__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Color_Pin_Freq_Select__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Color_Pin_Freq_Select__LCD_EN CYREG_PRT2_LCD_EN
#define Color_Pin_Freq_Select__MASK 0x30u
#define Color_Pin_Freq_Select__PORT 2u
#define Color_Pin_Freq_Select__PRT CYREG_PRT2_PRT
#define Color_Pin_Freq_Select__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Color_Pin_Freq_Select__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Color_Pin_Freq_Select__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Color_Pin_Freq_Select__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Color_Pin_Freq_Select__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Color_Pin_Freq_Select__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Color_Pin_Freq_Select__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Color_Pin_Freq_Select__PS CYREG_PRT2_PS
#define Color_Pin_Freq_Select__SHIFT 4u
#define Color_Pin_Freq_Select__SLW CYREG_PRT2_SLW

/* Weight_Ref_Pin */
#define Weight_Ref_Pin__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Weight_Ref_Pin__0__MASK 0x04u
#define Weight_Ref_Pin__0__PC CYREG_PRT0_PC2
#define Weight_Ref_Pin__0__PORT 0u
#define Weight_Ref_Pin__0__SHIFT 2u
#define Weight_Ref_Pin__AG CYREG_PRT0_AG
#define Weight_Ref_Pin__AMUX CYREG_PRT0_AMUX
#define Weight_Ref_Pin__BIE CYREG_PRT0_BIE
#define Weight_Ref_Pin__BIT_MASK CYREG_PRT0_BIT_MASK
#define Weight_Ref_Pin__BYP CYREG_PRT0_BYP
#define Weight_Ref_Pin__CTL CYREG_PRT0_CTL
#define Weight_Ref_Pin__DM0 CYREG_PRT0_DM0
#define Weight_Ref_Pin__DM1 CYREG_PRT0_DM1
#define Weight_Ref_Pin__DM2 CYREG_PRT0_DM2
#define Weight_Ref_Pin__DR CYREG_PRT0_DR
#define Weight_Ref_Pin__INP_DIS CYREG_PRT0_INP_DIS
#define Weight_Ref_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Weight_Ref_Pin__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Weight_Ref_Pin__LCD_EN CYREG_PRT0_LCD_EN
#define Weight_Ref_Pin__MASK 0x04u
#define Weight_Ref_Pin__PORT 0u
#define Weight_Ref_Pin__PRT CYREG_PRT0_PRT
#define Weight_Ref_Pin__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Weight_Ref_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Weight_Ref_Pin__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Weight_Ref_Pin__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Weight_Ref_Pin__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Weight_Ref_Pin__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Weight_Ref_Pin__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Weight_Ref_Pin__PS CYREG_PRT0_PS
#define Weight_Ref_Pin__SHIFT 2u
#define Weight_Ref_Pin__SLW CYREG_PRT0_SLW

/* Actuator_Pin_IN1 */
#define Actuator_Pin_IN1__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Actuator_Pin_IN1__0__MASK 0x04u
#define Actuator_Pin_IN1__0__PC CYREG_PRT12_PC2
#define Actuator_Pin_IN1__0__PORT 12u
#define Actuator_Pin_IN1__0__SHIFT 2u
#define Actuator_Pin_IN1__AG CYREG_PRT12_AG
#define Actuator_Pin_IN1__BIE CYREG_PRT12_BIE
#define Actuator_Pin_IN1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Actuator_Pin_IN1__BYP CYREG_PRT12_BYP
#define Actuator_Pin_IN1__DM0 CYREG_PRT12_DM0
#define Actuator_Pin_IN1__DM1 CYREG_PRT12_DM1
#define Actuator_Pin_IN1__DM2 CYREG_PRT12_DM2
#define Actuator_Pin_IN1__DR CYREG_PRT12_DR
#define Actuator_Pin_IN1__INP_DIS CYREG_PRT12_INP_DIS
#define Actuator_Pin_IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Actuator_Pin_IN1__MASK 0x04u
#define Actuator_Pin_IN1__PORT 12u
#define Actuator_Pin_IN1__PRT CYREG_PRT12_PRT
#define Actuator_Pin_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Actuator_Pin_IN1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Actuator_Pin_IN1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Actuator_Pin_IN1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Actuator_Pin_IN1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Actuator_Pin_IN1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Actuator_Pin_IN1__PS CYREG_PRT12_PS
#define Actuator_Pin_IN1__SHIFT 2u
#define Actuator_Pin_IN1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Actuator_Pin_IN1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Actuator_Pin_IN1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Actuator_Pin_IN1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Actuator_Pin_IN1__SLW CYREG_PRT12_SLW

/* Actuator_Pin_IN2 */
#define Actuator_Pin_IN2__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Actuator_Pin_IN2__0__MASK 0x08u
#define Actuator_Pin_IN2__0__PC CYREG_PRT12_PC3
#define Actuator_Pin_IN2__0__PORT 12u
#define Actuator_Pin_IN2__0__SHIFT 3u
#define Actuator_Pin_IN2__AG CYREG_PRT12_AG
#define Actuator_Pin_IN2__BIE CYREG_PRT12_BIE
#define Actuator_Pin_IN2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Actuator_Pin_IN2__BYP CYREG_PRT12_BYP
#define Actuator_Pin_IN2__DM0 CYREG_PRT12_DM0
#define Actuator_Pin_IN2__DM1 CYREG_PRT12_DM1
#define Actuator_Pin_IN2__DM2 CYREG_PRT12_DM2
#define Actuator_Pin_IN2__DR CYREG_PRT12_DR
#define Actuator_Pin_IN2__INP_DIS CYREG_PRT12_INP_DIS
#define Actuator_Pin_IN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Actuator_Pin_IN2__MASK 0x08u
#define Actuator_Pin_IN2__PORT 12u
#define Actuator_Pin_IN2__PRT CYREG_PRT12_PRT
#define Actuator_Pin_IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Actuator_Pin_IN2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Actuator_Pin_IN2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Actuator_Pin_IN2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Actuator_Pin_IN2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Actuator_Pin_IN2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Actuator_Pin_IN2__PS CYREG_PRT12_PS
#define Actuator_Pin_IN2__SHIFT 3u
#define Actuator_Pin_IN2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Actuator_Pin_IN2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Actuator_Pin_IN2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Actuator_Pin_IN2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Actuator_Pin_IN2__SLW CYREG_PRT12_SLW

/* Proximity_Pin_Measure */
#define Proximity_Pin_Measure__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Proximity_Pin_Measure__0__MASK 0x02u
#define Proximity_Pin_Measure__0__PC CYREG_PRT2_PC1
#define Proximity_Pin_Measure__0__PORT 2u
#define Proximity_Pin_Measure__0__SHIFT 1u
#define Proximity_Pin_Measure__AG CYREG_PRT2_AG
#define Proximity_Pin_Measure__AMUX CYREG_PRT2_AMUX
#define Proximity_Pin_Measure__BIE CYREG_PRT2_BIE
#define Proximity_Pin_Measure__BIT_MASK CYREG_PRT2_BIT_MASK
#define Proximity_Pin_Measure__BYP CYREG_PRT2_BYP
#define Proximity_Pin_Measure__CTL CYREG_PRT2_CTL
#define Proximity_Pin_Measure__DM0 CYREG_PRT2_DM0
#define Proximity_Pin_Measure__DM1 CYREG_PRT2_DM1
#define Proximity_Pin_Measure__DM2 CYREG_PRT2_DM2
#define Proximity_Pin_Measure__DR CYREG_PRT2_DR
#define Proximity_Pin_Measure__INP_DIS CYREG_PRT2_INP_DIS
#define Proximity_Pin_Measure__Interrupt__INTTYPE CYREG_PICU2_INTTYPE1
#define Proximity_Pin_Measure__Interrupt__MASK 0x02u
#define Proximity_Pin_Measure__Interrupt__PC CYREG_PRT2_PC1
#define Proximity_Pin_Measure__Interrupt__PORT 2u
#define Proximity_Pin_Measure__Interrupt__SHIFT 1u
#define Proximity_Pin_Measure__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Proximity_Pin_Measure__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Proximity_Pin_Measure__LCD_EN CYREG_PRT2_LCD_EN
#define Proximity_Pin_Measure__MASK 0x02u
#define Proximity_Pin_Measure__PORT 2u
#define Proximity_Pin_Measure__PRT CYREG_PRT2_PRT
#define Proximity_Pin_Measure__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Proximity_Pin_Measure__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Proximity_Pin_Measure__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Proximity_Pin_Measure__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Proximity_Pin_Measure__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Proximity_Pin_Measure__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Proximity_Pin_Measure__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Proximity_Pin_Measure__PS CYREG_PRT2_PS
#define Proximity_Pin_Measure__SHIFT 1u
#define Proximity_Pin_Measure__SLW CYREG_PRT2_SLW

/* Color_Pin_Color_Select */
#define Color_Pin_Color_Select__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Color_Pin_Color_Select__0__MASK 0x04u
#define Color_Pin_Color_Select__0__PC CYREG_PRT2_PC2
#define Color_Pin_Color_Select__0__PORT 2u
#define Color_Pin_Color_Select__0__SHIFT 2u
#define Color_Pin_Color_Select__1__INTTYPE CYREG_PICU2_INTTYPE3
#define Color_Pin_Color_Select__1__MASK 0x08u
#define Color_Pin_Color_Select__1__PC CYREG_PRT2_PC3
#define Color_Pin_Color_Select__1__PORT 2u
#define Color_Pin_Color_Select__1__SHIFT 3u
#define Color_Pin_Color_Select__AG CYREG_PRT2_AG
#define Color_Pin_Color_Select__AMUX CYREG_PRT2_AMUX
#define Color_Pin_Color_Select__BIE CYREG_PRT2_BIE
#define Color_Pin_Color_Select__BIT_MASK CYREG_PRT2_BIT_MASK
#define Color_Pin_Color_Select__BYP CYREG_PRT2_BYP
#define Color_Pin_Color_Select__CTL CYREG_PRT2_CTL
#define Color_Pin_Color_Select__DM0 CYREG_PRT2_DM0
#define Color_Pin_Color_Select__DM1 CYREG_PRT2_DM1
#define Color_Pin_Color_Select__DM2 CYREG_PRT2_DM2
#define Color_Pin_Color_Select__DR CYREG_PRT2_DR
#define Color_Pin_Color_Select__INP_DIS CYREG_PRT2_INP_DIS
#define Color_Pin_Color_Select__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Color_Pin_Color_Select__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Color_Pin_Color_Select__LCD_EN CYREG_PRT2_LCD_EN
#define Color_Pin_Color_Select__MASK 0x0Cu
#define Color_Pin_Color_Select__PORT 2u
#define Color_Pin_Color_Select__PRT CYREG_PRT2_PRT
#define Color_Pin_Color_Select__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Color_Pin_Color_Select__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Color_Pin_Color_Select__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Color_Pin_Color_Select__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Color_Pin_Color_Select__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Color_Pin_Color_Select__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Color_Pin_Color_Select__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Color_Pin_Color_Select__PS CYREG_PRT2_PS
#define Color_Pin_Color_Select__SHIFT 2u
#define Color_Pin_Color_Select__SLW CYREG_PRT2_SLW

/* Proximity_Pin_Actuator */
#define Proximity_Pin_Actuator__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Proximity_Pin_Actuator__0__MASK 0x01u
#define Proximity_Pin_Actuator__0__PC CYREG_PRT2_PC0
#define Proximity_Pin_Actuator__0__PORT 2u
#define Proximity_Pin_Actuator__0__SHIFT 0u
#define Proximity_Pin_Actuator__AG CYREG_PRT2_AG
#define Proximity_Pin_Actuator__AMUX CYREG_PRT2_AMUX
#define Proximity_Pin_Actuator__BIE CYREG_PRT2_BIE
#define Proximity_Pin_Actuator__BIT_MASK CYREG_PRT2_BIT_MASK
#define Proximity_Pin_Actuator__BYP CYREG_PRT2_BYP
#define Proximity_Pin_Actuator__CTL CYREG_PRT2_CTL
#define Proximity_Pin_Actuator__DM0 CYREG_PRT2_DM0
#define Proximity_Pin_Actuator__DM1 CYREG_PRT2_DM1
#define Proximity_Pin_Actuator__DM2 CYREG_PRT2_DM2
#define Proximity_Pin_Actuator__DR CYREG_PRT2_DR
#define Proximity_Pin_Actuator__INP_DIS CYREG_PRT2_INP_DIS
#define Proximity_Pin_Actuator__Interrupt__INTTYPE CYREG_PICU2_INTTYPE0
#define Proximity_Pin_Actuator__Interrupt__MASK 0x01u
#define Proximity_Pin_Actuator__Interrupt__PC CYREG_PRT2_PC0
#define Proximity_Pin_Actuator__Interrupt__PORT 2u
#define Proximity_Pin_Actuator__Interrupt__SHIFT 0u
#define Proximity_Pin_Actuator__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Proximity_Pin_Actuator__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Proximity_Pin_Actuator__LCD_EN CYREG_PRT2_LCD_EN
#define Proximity_Pin_Actuator__MASK 0x01u
#define Proximity_Pin_Actuator__PORT 2u
#define Proximity_Pin_Actuator__PRT CYREG_PRT2_PRT
#define Proximity_Pin_Actuator__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Proximity_Pin_Actuator__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Proximity_Pin_Actuator__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Proximity_Pin_Actuator__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Proximity_Pin_Actuator__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Proximity_Pin_Actuator__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Proximity_Pin_Actuator__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Proximity_Pin_Actuator__PS CYREG_PRT2_PS
#define Proximity_Pin_Actuator__SHIFT 0u
#define Proximity_Pin_Actuator__SLW CYREG_PRT2_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Sorting_Controller"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
