

================================================================
== Vitis HLS Report for 'ms_mergesort'
================================================================
* Date:           Wed May  7 15:15:09 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.265 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |      210|  69363735|  1.050 us|  0.347 sec|  211|  69363736|       no|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+-----------+-----------+-----+------+---------+
        |                   |         |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +-------------------+---------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_merge_1_fu_64  |merge_1  |       14|     6155|  70.000 ns|  30.775 us|   14|  6155|       no|
        +-------------------+---------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +---------------------+---------+----------+--------------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles)  |   Iteration  |  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |    max   |    Latency   |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+----------+--------------+-----------+-----------+----------+----------+
        |- mergesort_label1   |      209|  69363734|  19 ~ 6305794|          -|          -|        11|        no|
        | + mergesort_label2  |       17|   6305792|     17 ~ 6158|          -|          -|  1 ~ 1024|        no|
        +---------------------+---------+----------+--------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      189|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        4|     -|      609|      854|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       87|    -|
|Register             |        -|     -|      167|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|      776|     1130|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+----+-----+-----+-----+
    |      Instance     |  Module | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------+---------+---------+----+-----+-----+-----+
    |grp_merge_1_fu_64  |merge_1  |        4|   0|  609|  854|    0|
    +-------------------+---------+---------+----+-----+-----+-----+
    |Total              |         |        4|   0|  609|  854|    0|
    +-------------------+---------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_121_p2               |         +|   0|  0|  32|          32|          32|
    |i_fu_157_p2                      |         +|   0|  0|  39|          32|          32|
    |mid_fu_126_p2                    |         +|   0|  0|  32|          32|           2|
    |to_fu_132_p2                     |         +|   0|  0|  39|          32|          32|
    |icmp_ln41_fu_93_p2               |      icmp|   0|  0|  15|          21|           1|
    |icmp_ln43_fu_115_p2              |      icmp|   0|  0|  15|          21|           1|
    |icmp_ln48_fu_147_p2              |      icmp|   0|  0|  15|          21|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 189|         192|         102|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |a_ce0                   |   9|          2|    1|          2|
    |a_we0                   |   9|          2|    1|          2|
    |ap_NS_fsm               |  37|          7|    1|          7|
    |grp_merge_1_fu_64_stop  |  14|          3|   32|         96|
    |i_2_reg_52              |   9|          2|   32|         64|
    |m_fu_48                 |   9|          2|   32|         64|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  87|         18|   99|        235|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |grp_merge_1_fu_64_ap_start_reg  |   1|   0|    1|          0|
    |i_2_reg_52                      |  32|   0|   32|          0|
    |icmp_ln48_reg_194               |   1|   0|    1|          0|
    |m_2_reg_175                     |  31|   0|   32|          1|
    |m_fu_48                         |  32|   0|   32|          0|
    |mid_reg_184                     |  32|   0|   32|          0|
    |to_reg_189                      |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 167|   0|  168|          1|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|a_address0  |  out|   11|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_we0       |  out|    1|   ap_memory|             a|         array|
|a_d0        |  out|   32|   ap_memory|             a|         array|
|a_q0        |   in|   32|   ap_memory|             a|         array|
+------------+-----+-----+------------+--------------+--------------+

