-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Mon Dec 30 01:18:12 2019
-- Host        : shts-server running 64-bit Ubuntu 18.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_max_pooling2d_fix16 is
  port (
    grp_max_pooling2d_fix16_fu_525_input_r_ce1 : out STD_LOGIC;
    \select_ln29_1_reg_861_reg[9]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_235_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_235_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \add_ln43_1_reg_1324_pp1_iter3_reg_reg[0]\ : out STD_LOGIC;
    \add_ln43_1_reg_1324_pp1_iter3_reg_reg[1]\ : out STD_LOGIC;
    \add_ln43_1_reg_1324_pp1_iter3_reg_reg[2]\ : out STD_LOGIC;
    \add_ln43_1_reg_1324_pp1_iter3_reg_reg[3]\ : out STD_LOGIC;
    \add_ln43_1_reg_1324_pp1_iter3_reg_reg[4]\ : out STD_LOGIC;
    \add_ln43_1_reg_1324_pp1_iter3_reg_reg[5]\ : out STD_LOGIC;
    \add_ln43_1_reg_1324_pp1_iter3_reg_reg[6]\ : out STD_LOGIC;
    \add_ln43_1_reg_1324_pp1_iter3_reg_reg[7]\ : out STD_LOGIC;
    \add_ln43_1_reg_1324_pp1_iter3_reg_reg[8]\ : out STD_LOGIC;
    \add_ln43_1_reg_1324_pp1_iter3_reg_reg[9]\ : out STD_LOGIC;
    \select_ln29_2_reg_887_reg[10]_0\ : out STD_LOGIC;
    \select_ln29_2_reg_887_reg[11]_0\ : out STD_LOGIC;
    \select_ln29_2_reg_887_reg[12]_0\ : out STD_LOGIC;
    \select_ln29_2_reg_887_reg[13]_0\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter4_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln19_reg_727_pp0_iter3_reg_reg[0]_0\ : out STD_LOGIC;
    add_ln34_reg_882_reg_0 : out STD_LOGIC;
    add_ln34_reg_882_reg_1 : out STD_LOGIC;
    add_ln34_reg_882_reg_2 : out STD_LOGIC;
    add_ln34_reg_882_reg_3 : out STD_LOGIC;
    add_ln34_reg_882_reg_4 : out STD_LOGIC;
    add_ln34_reg_882_reg_5 : out STD_LOGIC;
    add_ln34_reg_882_reg_6 : out STD_LOGIC;
    add_ln34_reg_882_reg_7 : out STD_LOGIC;
    add_ln34_reg_882_reg_8 : out STD_LOGIC;
    add_ln34_reg_882_reg_9 : out STD_LOGIC;
    add_ln34_reg_882_reg_10 : out STD_LOGIC;
    add_ln34_reg_882_reg_11 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grp_max_pooling2d_fix16_fu_525_ap_start_reg : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln29_2_reg_887_reg[13]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MemBank_A_address01 : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    output_r_ce0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    MemBank_B_address011_out : in STD_LOGIC;
    grp_depthwise_conv2d_fix_fu_475_input_r_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    grp_depthwise_conv2d_fix_2_fu_427_input_r_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MemBank_B_address01 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0_6 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    input_r_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0_10 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \reg_235_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_max_pooling2d_fix16 : entity is "max_pooling2d_fix16";
end bd_0_hls_inst_0_max_pooling2d_fix16;

architecture STRUCTURE of bd_0_hls_inst_0_max_pooling2d_fix16 is
  signal B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln19_fu_519_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln19_reg_820 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln19_reg_8200 : STD_LOGIC;
  signal \add_ln19_reg_820_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[12]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln21_1_fu_557_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln26_1_fu_499_p2_i_16_n_7 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_16_n_8 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_17_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_17_n_6 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_17_n_7 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_17_n_8 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_18_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_18_n_6 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_18_n_7 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_18_n_8 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_19_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_19_n_6 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_19_n_7 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_19_n_8 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_20_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_20_n_6 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_20_n_7 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_20_n_8 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_21_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_21_n_6 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_21_n_7 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_21_n_8 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_22_n_10 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_22_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_22_n_6 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_22_n_7 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_22_n_8 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_22_n_9 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_24_n_7 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_24_n_8 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_25_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_26_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_27_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_28_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_29_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_2_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_33_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_34_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_34_n_6 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_34_n_7 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_34_n_8 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_35_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_36_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_37_n_10 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_37_n_11 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_37_n_12 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_37_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_37_n_7 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_37_n_8 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_38_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_39_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_3_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_40_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_41_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_42_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_43_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_44_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_45_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_46_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_47_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_48_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_49_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_4_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_50_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_51_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_52_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_53_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_54_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_55_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_56_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_57_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_58_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_59_n_10 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_59_n_11 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_59_n_12 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_59_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_59_n_7 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_59_n_8 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_5_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_60_n_10 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_60_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_60_n_6 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_60_n_7 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_60_n_8 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_60_n_9 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_61_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_62_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_63_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_64_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_65_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_66_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_67_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_68_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_69_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_6_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_70_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_71_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_72_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_73_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_74_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_75_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_76_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_77_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_78_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_79_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_7_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_80_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_81_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_8_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_i_9_n_5 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_n_100 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_n_101 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_n_102 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_n_103 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_n_104 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_n_105 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_n_106 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_n_107 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_n_108 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_n_109 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_n_110 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_n_97 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_n_98 : STD_LOGIC;
  signal add_ln26_1_fu_499_p2_n_99 : STD_LOGIC;
  signal add_ln26_1_reg_798 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln26_1_reg_7980 : STD_LOGIC;
  signal add_ln26_2_reg_808_reg_n_100 : STD_LOGIC;
  signal add_ln26_2_reg_808_reg_n_101 : STD_LOGIC;
  signal add_ln26_2_reg_808_reg_n_102 : STD_LOGIC;
  signal add_ln26_2_reg_808_reg_n_103 : STD_LOGIC;
  signal add_ln26_2_reg_808_reg_n_104 : STD_LOGIC;
  signal add_ln26_2_reg_808_reg_n_105 : STD_LOGIC;
  signal add_ln26_2_reg_808_reg_n_106 : STD_LOGIC;
  signal add_ln26_2_reg_808_reg_n_107 : STD_LOGIC;
  signal add_ln26_2_reg_808_reg_n_108 : STD_LOGIC;
  signal add_ln26_2_reg_808_reg_n_109 : STD_LOGIC;
  signal add_ln26_2_reg_808_reg_n_110 : STD_LOGIC;
  signal add_ln26_2_reg_808_reg_n_97 : STD_LOGIC;
  signal add_ln26_2_reg_808_reg_n_98 : STD_LOGIC;
  signal add_ln26_2_reg_808_reg_n_99 : STD_LOGIC;
  signal add_ln26_3_reg_814_pp0_iter1_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln26_3_reg_814_pp0_iter2_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln26_3_reg_814_reg_n_100 : STD_LOGIC;
  signal add_ln26_3_reg_814_reg_n_101 : STD_LOGIC;
  signal add_ln26_3_reg_814_reg_n_102 : STD_LOGIC;
  signal add_ln26_3_reg_814_reg_n_103 : STD_LOGIC;
  signal add_ln26_3_reg_814_reg_n_104 : STD_LOGIC;
  signal add_ln26_3_reg_814_reg_n_105 : STD_LOGIC;
  signal add_ln26_3_reg_814_reg_n_106 : STD_LOGIC;
  signal add_ln26_3_reg_814_reg_n_107 : STD_LOGIC;
  signal add_ln26_3_reg_814_reg_n_108 : STD_LOGIC;
  signal add_ln26_3_reg_814_reg_n_109 : STD_LOGIC;
  signal add_ln26_3_reg_814_reg_n_110 : STD_LOGIC;
  signal add_ln26_3_reg_814_reg_n_97 : STD_LOGIC;
  signal add_ln26_3_reg_814_reg_n_98 : STD_LOGIC;
  signal add_ln26_3_reg_814_reg_n_99 : STD_LOGIC;
  signal add_ln26_fu_479_p2_n_100 : STD_LOGIC;
  signal add_ln26_fu_479_p2_n_101 : STD_LOGIC;
  signal add_ln26_fu_479_p2_n_102 : STD_LOGIC;
  signal add_ln26_fu_479_p2_n_103 : STD_LOGIC;
  signal add_ln26_fu_479_p2_n_104 : STD_LOGIC;
  signal add_ln26_fu_479_p2_n_105 : STD_LOGIC;
  signal add_ln26_fu_479_p2_n_106 : STD_LOGIC;
  signal add_ln26_fu_479_p2_n_107 : STD_LOGIC;
  signal add_ln26_fu_479_p2_n_108 : STD_LOGIC;
  signal add_ln26_fu_479_p2_n_109 : STD_LOGIC;
  signal add_ln26_fu_479_p2_n_110 : STD_LOGIC;
  signal add_ln26_fu_479_p2_n_97 : STD_LOGIC;
  signal add_ln26_fu_479_p2_n_98 : STD_LOGIC;
  signal add_ln26_fu_479_p2_n_99 : STD_LOGIC;
  signal add_ln26_reg_788 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln34_reg_8820 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_11_n_6 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_11_n_7 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_11_n_8 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_12_n_8 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_13_n_6 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_13_n_7 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_13_n_8 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_14_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_14_n_6 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_14_n_7 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_14_n_8 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_15_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_15_n_6 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_15_n_7 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_15_n_8 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_16_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_16_n_6 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_16_n_7 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_16_n_8 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_17_n_10 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_17_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_17_n_6 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_17_n_7 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_17_n_8 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_17_n_9 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_18_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_19_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_20_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_21_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_22_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_23_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_24_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_25_n_8 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_26_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_26_n_6 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_26_n_7 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_26_n_8 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_27_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_28_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_29_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_30_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_31_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_32_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_33_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_34_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_35_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_36_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_37_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_38_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_39_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_40_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_41_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_42_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_43_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_44_n_11 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_44_n_12 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_44_n_6 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_44_n_8 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_45_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_46_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_47_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_48_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_49_n_10 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_49_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_49_n_6 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_49_n_7 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_49_n_8 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_49_n_9 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_50_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_51_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_52_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_53_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_54_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_55_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_56_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_57_n_11 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_57_n_12 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_57_n_6 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_57_n_8 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_58_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_59_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_60_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_61_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_62_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_63_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_64_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_65_n_5 : STD_LOGIC;
  signal add_ln34_reg_882_reg_i_66_n_5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_5\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_2_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_5 : STD_LOGIC;
  signal ap_phi_mux_out_h_0_phi_fu_215_p4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_max_pooling2d_fix16_fu_525_ap_done : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_ap_ready : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_input_r_address1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_max_pooling2d_fix16_fu_525_input_r_ce0 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_input_width : STD_LOGIC_VECTOR ( 4 to 4 );
  signal grp_max_pooling2d_fix16_fu_525_output_r_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln19_fu_340_p2 : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_14_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_15_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_9_n_5\ : STD_LOGIC;
  signal icmp_ln19_reg_727_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln19_reg_727_pp0_iter2_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln19_reg_727_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln19_reg_727_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln19_reg_727_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln19_reg_727_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \icmp_ln19_reg_727_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln21_reg_737 : STD_LOGIC;
  signal icmp_ln21_reg_7370 : STD_LOGIC;
  signal \icmp_ln21_reg_737[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln21_reg_737[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln21_reg_737[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln21_reg_737[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln21_reg_737[0]_i_7_n_5\ : STD_LOGIC;
  signal icmp_ln21_reg_737_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln21_reg_737_pp0_iter2_reg : STD_LOGIC;
  signal indvar_flatten39_reg_1750 : STD_LOGIC;
  signal \indvar_flatten39_reg_175[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[0]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[10]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[11]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[12]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[1]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[2]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[3]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[4]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[5]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[6]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[7]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[8]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[9]\ : STD_LOGIC;
  signal indvar_flatten_reg_199 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln26_1_fu_368_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln26_2_reg_7700 : STD_LOGIC;
  signal mul_ln26_fu_317_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln34_1_fu_612_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln34_fu_594_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln9_1_reg_717_reg_n_100 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_101 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_102 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_103 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_104 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_105 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_106 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_107 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_108 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_109 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_110 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_98 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_99 : STD_LOGIC;
  signal mul_ln9_reg_712 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \mul_ln9_reg_712[2]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln9_reg_712[5]_i_1_n_5\ : STD_LOGIC;
  signal \out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_d_0_reg_187 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_0_reg_187_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_0_reg_187_pp0_iter2_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_731 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_d_reg_731[2]_i_1_n_5\ : STD_LOGIC;
  signal \out_d_reg_731[3]_i_2_n_5\ : STD_LOGIC;
  signal \out_d_reg_731[4]_i_2_n_5\ : STD_LOGIC;
  signal \out_d_reg_731[4]_i_3_n_5\ : STD_LOGIC;
  signal \out_d_reg_731[4]_i_4_n_5\ : STD_LOGIC;
  signal \out_d_reg_731[4]_i_5_n_5\ : STD_LOGIC;
  signal out_d_reg_731_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_731_pp0_iter2_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_0_reg_211 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_0_reg_211_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_0_reg_211_pp0_iter2_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_fu_401_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_reg_758 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_reg_758_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_reg_758_pp0_iter2_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_0_reg_223 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_fu_552_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_reg_846 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_reg_8460 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal ram_reg_0_i_159_n_5 : STD_LOGIC;
  signal ram_reg_0_i_164_n_5 : STD_LOGIC;
  signal ram_reg_0_i_169_n_5 : STD_LOGIC;
  signal ram_reg_0_i_174_n_5 : STD_LOGIC;
  signal ram_reg_0_i_179_n_5 : STD_LOGIC;
  signal ram_reg_0_i_184_n_5 : STD_LOGIC;
  signal ram_reg_0_i_189_n_5 : STD_LOGIC;
  signal ram_reg_0_i_194_n_5 : STD_LOGIC;
  signal ram_reg_0_i_19_n_5 : STD_LOGIC;
  signal ram_reg_0_i_200_n_5 : STD_LOGIC;
  signal ram_reg_0_i_205_n_5 : STD_LOGIC;
  signal ram_reg_0_i_210_n_5 : STD_LOGIC;
  signal ram_reg_0_i_261_n_5 : STD_LOGIC;
  signal ram_reg_0_i_262_n_5 : STD_LOGIC;
  signal ram_reg_0_i_267_n_5 : STD_LOGIC;
  signal ram_reg_0_i_269_n_5 : STD_LOGIC;
  signal ram_reg_0_i_272_n_5 : STD_LOGIC;
  signal ram_reg_0_i_286_n_5 : STD_LOGIC;
  signal ram_reg_0_i_291_n_5 : STD_LOGIC;
  signal ram_reg_0_i_297_n_5 : STD_LOGIC;
  signal ram_reg_0_i_301_n_5 : STD_LOGIC;
  signal ram_reg_0_i_305_n_5 : STD_LOGIC;
  signal ram_reg_0_i_311_n_5 : STD_LOGIC;
  signal ram_reg_0_i_317_n_5 : STD_LOGIC;
  signal ram_reg_0_i_325_n_5 : STD_LOGIC;
  signal ram_reg_0_i_329_n_5 : STD_LOGIC;
  signal ram_reg_0_i_333_n_5 : STD_LOGIC;
  signal \reg_235[15]_i_1_n_5\ : STD_LOGIC;
  signal \^reg_235_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln19_fu_525_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln19_reg_825 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln20_1_fu_373_p3 : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal select_ln20_5_reg_751 : STD_LOGIC;
  signal \select_ln20_5_reg_751[0]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln20_5_reg_751[0]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln20_5_reg_751[0]_i_4_n_5\ : STD_LOGIC;
  signal select_ln20_5_reg_751_pp0_iter1_reg : STD_LOGIC;
  signal select_ln20_5_reg_751_pp0_iter2_reg : STD_LOGIC;
  signal select_ln20_reg_746 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \select_ln20_reg_746[0]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln20_reg_746[1]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln20_reg_746[2]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln20_reg_746[3]_i_1_n_5\ : STD_LOGIC;
  signal select_ln21_1_reg_851 : STD_LOGIC;
  signal \select_ln21_1_reg_851[7]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[2]\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[3]\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[4]\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[5]\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[6]\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[7]\ : STD_LOGIC;
  signal select_ln21_fu_531_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln21_reg_830 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln26_1_reg_764 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal select_ln26_2_reg_8720 : STD_LOGIC;
  signal select_ln26_reg_782 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \select_ln26_reg_782[3]_i_1_n_5\ : STD_LOGIC;
  signal select_ln26_reg_782_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln29_1_fu_580_p3 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal select_ln29_1_reg_861 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal select_ln29_1_reg_8610 : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_10_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_11_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_12_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_13_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_14_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_15_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_16_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_17_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_18_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_19_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_20_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861[13]_i_9_n_5\ : STD_LOGIC;
  signal select_ln29_1_reg_861_pp0_iter2_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \select_ln29_1_reg_861_reg[13]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861_reg[13]_i_3_n_6\ : STD_LOGIC;
  signal \select_ln29_1_reg_861_reg[13]_i_3_n_7\ : STD_LOGIC;
  signal \select_ln29_1_reg_861_reg[13]_i_3_n_8\ : STD_LOGIC;
  signal \select_ln29_1_reg_861_reg[13]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln29_1_reg_861_reg[13]_i_4_n_6\ : STD_LOGIC;
  signal \select_ln29_1_reg_861_reg[13]_i_4_n_7\ : STD_LOGIC;
  signal \select_ln29_1_reg_861_reg[13]_i_4_n_8\ : STD_LOGIC;
  signal select_ln29_2_fu_663_p3 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal select_ln29_2_reg_887 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal select_ln29_2_reg_8870 : STD_LOGIC;
  signal select_ln29_fu_542_p3 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal select_ln29_reg_835 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal select_ln29_reg_8350 : STD_LOGIC;
  signal tmp4_fu_603_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp4_mid1_fu_634_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_0_0_fu_334_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp_0_0_mid1_fu_419_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln26_7_fu_475_p1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \NLW_add_ln19_reg_820_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln26_1_fu_499_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_1_fu_499_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_1_fu_499_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_1_fu_499_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_1_fu_499_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_1_fu_499_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_1_fu_499_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln26_1_fu_499_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln26_1_fu_499_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln26_1_fu_499_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln26_1_fu_499_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln26_1_fu_499_p2_i_14_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln26_1_fu_499_p2_i_14_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln26_1_fu_499_p2_i_15_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln26_1_fu_499_p2_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln26_1_fu_499_p2_i_16_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln26_1_fu_499_p2_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln26_1_fu_499_p2_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln26_1_fu_499_p2_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln26_1_fu_499_p2_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln26_1_fu_499_p2_i_24_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln26_1_fu_499_p2_i_24_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln26_1_fu_499_p2_i_37_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_add_ln26_1_fu_499_p2_i_37_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln26_1_fu_499_p2_i_59_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_add_ln26_1_fu_499_p2_i_59_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln26_1_fu_499_p2_i_60_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln26_2_reg_808_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_2_reg_808_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_2_reg_808_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_2_reg_808_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_2_reg_808_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_2_reg_808_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_2_reg_808_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln26_2_reg_808_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln26_2_reg_808_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln26_2_reg_808_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln26_2_reg_808_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln26_3_reg_814_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_3_reg_814_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_3_reg_814_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_3_reg_814_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_3_reg_814_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_3_reg_814_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_3_reg_814_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln26_3_reg_814_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln26_3_reg_814_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln26_3_reg_814_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln26_3_reg_814_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln26_fu_479_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_fu_479_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_fu_479_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_fu_479_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_fu_479_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_fu_479_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln26_fu_479_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln26_fu_479_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln26_fu_479_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln26_fu_479_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln26_fu_479_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln34_reg_882_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln34_reg_882_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln34_reg_882_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln34_reg_882_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln34_reg_882_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln34_reg_882_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln34_reg_882_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln34_reg_882_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln34_reg_882_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln34_reg_882_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_add_ln34_reg_882_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln34_reg_882_reg_i_11_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln34_reg_882_reg_i_12_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln34_reg_882_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln34_reg_882_reg_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln34_reg_882_reg_i_25_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln34_reg_882_reg_i_25_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln34_reg_882_reg_i_44_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln34_reg_882_reg_i_44_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln34_reg_882_reg_i_57_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln34_reg_882_reg_i_57_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln19_reg_727_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln19_reg_727_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln19_reg_727_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln9_1_reg_717_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln9_1_reg_717_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln9_1_reg_717_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln9_1_reg_717_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln9_1_reg_717_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln9_1_reg_717_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln9_1_reg_717_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln9_1_reg_717_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln9_1_reg_717_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln9_1_reg_717_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_mul_ln9_1_reg_717_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_select_ln29_1_reg_861_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln29_1_reg_861_reg[13]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of add_ln26_1_fu_499_p2_i_56 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of add_ln26_1_fu_499_p2_i_57 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of add_ln26_1_fu_499_p2_i_81 : label is "soft_lutpair128";
  attribute HLUTNM : string;
  attribute HLUTNM of add_ln34_reg_882_reg_i_22 : label is "lutpair126";
  attribute HLUTNM of add_ln34_reg_882_reg_i_28 : label is "lutpair126";
  attribute HLUTNM of add_ln34_reg_882_reg_i_45 : label is "lutpair125";
  attribute HLUTNM of add_ln34_reg_882_reg_i_50 : label is "lutpair125";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__7\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__7\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__5\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair130";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_2 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of grp_max_pooling2d_fix16_fu_525_ap_start_reg_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \icmp_ln21_reg_737[0]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \icmp_ln21_reg_737[0]_i_5\ : label is "soft_lutpair127";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_ln9_1_reg_717_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mul_ln9_reg_712[2]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mul_ln9_reg_712[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \out_d_reg_731[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \out_d_reg_731[4]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \out_w_reg_846[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \out_w_reg_846[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \out_w_reg_846[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \out_w_reg_846[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of ram_reg_0_i_261 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of ram_reg_0_i_262 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \select_ln19_reg_825[1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \select_ln19_reg_825[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \select_ln19_reg_825[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \select_ln19_reg_825[4]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \select_ln20_reg_746[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \select_ln21_1_reg_851[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \select_ln21_1_reg_851[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \select_ln21_1_reg_851[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \select_ln21_1_reg_851[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \select_ln21_1_reg_851[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \select_ln21_1_reg_851[6]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \select_ln21_1_reg_851[7]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \select_ln21_reg_830[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \select_ln21_reg_830[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \select_ln21_reg_830[2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \select_ln21_reg_830[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \select_ln29_1_reg_861[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \select_ln29_1_reg_861[10]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \select_ln29_1_reg_861[11]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \select_ln29_1_reg_861[12]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \select_ln29_1_reg_861[13]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \select_ln29_1_reg_861[1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \select_ln29_1_reg_861[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \select_ln29_1_reg_861[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \select_ln29_1_reg_861[4]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \select_ln29_1_reg_861[5]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \select_ln29_1_reg_861[6]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \select_ln29_1_reg_861[7]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \select_ln29_1_reg_861[8]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \select_ln29_1_reg_861[9]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \select_ln29_2_reg_887[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \select_ln29_2_reg_887[10]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \select_ln29_2_reg_887[11]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \select_ln29_2_reg_887[12]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \select_ln29_2_reg_887[13]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \select_ln29_2_reg_887[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \select_ln29_2_reg_887[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \select_ln29_2_reg_887[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \select_ln29_2_reg_887[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \select_ln29_2_reg_887[5]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \select_ln29_2_reg_887[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \select_ln29_2_reg_887[7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \select_ln29_2_reg_887[8]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \select_ln29_2_reg_887[9]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \select_ln29_reg_835[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \select_ln29_reg_835[10]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \select_ln29_reg_835[11]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \select_ln29_reg_835[12]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \select_ln29_reg_835[13]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \select_ln29_reg_835[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \select_ln29_reg_835[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \select_ln29_reg_835[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \select_ln29_reg_835[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \select_ln29_reg_835[5]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \select_ln29_reg_835[6]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \select_ln29_reg_835[7]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \select_ln29_reg_835[8]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \select_ln29_reg_835[9]_i_1\ : label is "soft_lutpair151";
begin
  \reg_235_reg[15]_0\(15 downto 0) <= \^reg_235_reg[15]_0\(15 downto 0);
\add_ln19_reg_820[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten39_reg_175_reg_n_5_[0]\,
      O => add_ln19_fu_519_p2(0)
    );
\add_ln19_reg_820[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage3,
      O => add_ln19_reg_8200
    );
\add_ln19_reg_820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(0),
      Q => add_ln19_reg_820(0),
      R => '0'
    );
\add_ln19_reg_820_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(10),
      Q => add_ln19_reg_820(10),
      R => '0'
    );
\add_ln19_reg_820_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(11),
      Q => add_ln19_reg_820(11),
      R => '0'
    );
\add_ln19_reg_820_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(12),
      Q => add_ln19_reg_820(12),
      R => '0'
    );
\add_ln19_reg_820_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln19_reg_820_reg[8]_i_1_n_5\,
      CO(3) => \NLW_add_ln19_reg_820_reg[12]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln19_reg_820_reg[12]_i_2_n_6\,
      CO(1) => \add_ln19_reg_820_reg[12]_i_2_n_7\,
      CO(0) => \add_ln19_reg_820_reg[12]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln19_fu_519_p2(12 downto 9),
      S(3) => \indvar_flatten39_reg_175_reg_n_5_[12]\,
      S(2) => \indvar_flatten39_reg_175_reg_n_5_[11]\,
      S(1) => \indvar_flatten39_reg_175_reg_n_5_[10]\,
      S(0) => \indvar_flatten39_reg_175_reg_n_5_[9]\
    );
\add_ln19_reg_820_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(1),
      Q => add_ln19_reg_820(1),
      R => '0'
    );
\add_ln19_reg_820_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(2),
      Q => add_ln19_reg_820(2),
      R => '0'
    );
\add_ln19_reg_820_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(3),
      Q => add_ln19_reg_820(3),
      R => '0'
    );
\add_ln19_reg_820_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(4),
      Q => add_ln19_reg_820(4),
      R => '0'
    );
\add_ln19_reg_820_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln19_reg_820_reg[4]_i_1_n_5\,
      CO(2) => \add_ln19_reg_820_reg[4]_i_1_n_6\,
      CO(1) => \add_ln19_reg_820_reg[4]_i_1_n_7\,
      CO(0) => \add_ln19_reg_820_reg[4]_i_1_n_8\,
      CYINIT => \indvar_flatten39_reg_175_reg_n_5_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln19_fu_519_p2(4 downto 1),
      S(3) => \indvar_flatten39_reg_175_reg_n_5_[4]\,
      S(2) => \indvar_flatten39_reg_175_reg_n_5_[3]\,
      S(1) => \indvar_flatten39_reg_175_reg_n_5_[2]\,
      S(0) => \indvar_flatten39_reg_175_reg_n_5_[1]\
    );
\add_ln19_reg_820_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(5),
      Q => add_ln19_reg_820(5),
      R => '0'
    );
\add_ln19_reg_820_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(6),
      Q => add_ln19_reg_820(6),
      R => '0'
    );
\add_ln19_reg_820_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(7),
      Q => add_ln19_reg_820(7),
      R => '0'
    );
\add_ln19_reg_820_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(8),
      Q => add_ln19_reg_820(8),
      R => '0'
    );
\add_ln19_reg_820_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln19_reg_820_reg[4]_i_1_n_5\,
      CO(3) => \add_ln19_reg_820_reg[8]_i_1_n_5\,
      CO(2) => \add_ln19_reg_820_reg[8]_i_1_n_6\,
      CO(1) => \add_ln19_reg_820_reg[8]_i_1_n_7\,
      CO(0) => \add_ln19_reg_820_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln19_fu_519_p2(8 downto 5),
      S(3) => \indvar_flatten39_reg_175_reg_n_5_[8]\,
      S(2) => \indvar_flatten39_reg_175_reg_n_5_[7]\,
      S(1) => \indvar_flatten39_reg_175_reg_n_5_[6]\,
      S(0) => \indvar_flatten39_reg_175_reg_n_5_[5]\
    );
\add_ln19_reg_820_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(9),
      Q => add_ln19_reg_820(9),
      R => '0'
    );
add_ln26_1_fu_499_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => add_ln26_1_fu_499_p2_i_2_n_5,
      A(7) => add_ln26_1_fu_499_p2_i_3_n_5,
      A(6) => add_ln26_1_fu_499_p2_i_4_n_5,
      A(5) => add_ln26_1_fu_499_p2_i_5_n_5,
      A(4) => add_ln26_1_fu_499_p2_i_6_n_5,
      A(3) => add_ln26_1_fu_499_p2_i_7_n_5,
      A(2) => add_ln26_1_fu_499_p2_i_8_n_5,
      A(1) => add_ln26_1_fu_499_p2_i_9_n_5,
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln26_1_fu_499_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => grp_max_pooling2d_fix16_fu_525_input_width(4),
      B(3 downto 2) => B"11",
      B(1) => Q(5),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln26_1_fu_499_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 1) => zext_ln26_7_fu_475_p1(4 downto 1),
      C(0) => '1',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln26_1_fu_499_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln26_1_fu_499_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => icmp_ln21_reg_7370,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => mul_ln26_2_reg_7700,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln26_1_fu_499_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln26_1_fu_499_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln26_1_fu_499_p2_P_UNCONNECTED(47 downto 14),
      P(13) => add_ln26_1_fu_499_p2_n_97,
      P(12) => add_ln26_1_fu_499_p2_n_98,
      P(11) => add_ln26_1_fu_499_p2_n_99,
      P(10) => add_ln26_1_fu_499_p2_n_100,
      P(9) => add_ln26_1_fu_499_p2_n_101,
      P(8) => add_ln26_1_fu_499_p2_n_102,
      P(7) => add_ln26_1_fu_499_p2_n_103,
      P(6) => add_ln26_1_fu_499_p2_n_104,
      P(5) => add_ln26_1_fu_499_p2_n_105,
      P(4) => add_ln26_1_fu_499_p2_n_106,
      P(3) => add_ln26_1_fu_499_p2_n_107,
      P(2) => add_ln26_1_fu_499_p2_n_108,
      P(1) => add_ln26_1_fu_499_p2_n_109,
      P(0) => add_ln26_1_fu_499_p2_n_110,
      PATTERNBDETECT => NLW_add_ln26_1_fu_499_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln26_1_fu_499_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln26_1_fu_499_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln26_1_fu_499_p2_UNDERFLOW_UNCONNECTED
    );
add_ln26_1_fu_499_p2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      O => mul_ln26_2_reg_7700
    );
add_ln26_1_fu_499_p2_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_223(3),
      I1 => select_ln20_5_reg_751,
      I2 => icmp_ln21_reg_737,
      O => zext_ln26_7_fu_475_p1(4)
    );
add_ln26_1_fu_499_p2_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_223(2),
      I1 => select_ln20_5_reg_751,
      I2 => icmp_ln21_reg_737,
      O => zext_ln26_7_fu_475_p1(3)
    );
add_ln26_1_fu_499_p2_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_223(1),
      I1 => select_ln20_5_reg_751,
      I2 => icmp_ln21_reg_737,
      O => zext_ln26_7_fu_475_p1(2)
    );
add_ln26_1_fu_499_p2_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_223(0),
      I1 => select_ln20_5_reg_751,
      I2 => icmp_ln21_reg_737,
      O => zext_ln26_7_fu_475_p1(1)
    );
add_ln26_1_fu_499_p2_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln26_1_fu_499_p2_i_17_n_5,
      CO(3 downto 0) => NLW_add_ln26_1_fu_499_p2_i_14_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_add_ln26_1_fu_499_p2_i_14_O_UNCONNECTED(3 downto 1),
      O(0) => tmp_0_0_mid1_fu_419_p2(8),
      S(3 downto 1) => B"000",
      S(0) => select_ln20_1_fu_373_p3(8)
    );
add_ln26_1_fu_499_p2_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln26_1_fu_499_p2_i_18_n_5,
      CO(3 downto 0) => NLW_add_ln26_1_fu_499_p2_i_15_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_add_ln26_1_fu_499_p2_i_15_O_UNCONNECTED(3 downto 1),
      O(0) => tmp_0_0_fu_334_p2(8),
      S(3 downto 1) => B"000",
      S(0) => mul_ln26_fu_317_p2(8)
    );
add_ln26_1_fu_499_p2_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln26_1_fu_499_p2_i_19_n_5,
      CO(3 downto 2) => NLW_add_ln26_1_fu_499_p2_i_16_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln26_1_fu_499_p2_i_16_n_7,
      CO(0) => add_ln26_1_fu_499_p2_i_16_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln26_1_fu_499_p2_i_25_n_5,
      DI(0) => add_ln26_1_fu_499_p2_i_26_n_5,
      O(3) => NLW_add_ln26_1_fu_499_p2_i_16_O_UNCONNECTED(3),
      O(2 downto 0) => mul_ln26_1_fu_368_p2(8 downto 6),
      S(3) => '0',
      S(2) => add_ln26_1_fu_499_p2_i_27_n_5,
      S(1) => add_ln26_1_fu_499_p2_i_28_n_5,
      S(0) => add_ln26_1_fu_499_p2_i_29_n_5
    );
add_ln26_1_fu_499_p2_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln26_1_fu_499_p2_i_20_n_5,
      CO(3) => add_ln26_1_fu_499_p2_i_17_n_5,
      CO(2) => add_ln26_1_fu_499_p2_i_17_n_6,
      CO(1) => add_ln26_1_fu_499_p2_i_17_n_7,
      CO(0) => add_ln26_1_fu_499_p2_i_17_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => out_h_fu_401_p2(3),
      O(3 downto 0) => tmp_0_0_mid1_fu_419_p2(7 downto 4),
      S(3 downto 1) => select_ln20_1_fu_373_p3(7 downto 5),
      S(0) => add_ln26_1_fu_499_p2_i_33_n_5
    );
add_ln26_1_fu_499_p2_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln26_1_fu_499_p2_i_21_n_5,
      CO(3) => add_ln26_1_fu_499_p2_i_18_n_5,
      CO(2) => add_ln26_1_fu_499_p2_i_18_n_6,
      CO(1) => add_ln26_1_fu_499_p2_i_18_n_7,
      CO(0) => add_ln26_1_fu_499_p2_i_18_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ap_phi_mux_out_h_0_phi_fu_215_p4(3),
      O(3 downto 0) => tmp_0_0_fu_334_p2(7 downto 4),
      S(3 downto 1) => mul_ln26_fu_317_p2(7 downto 5),
      S(0) => add_ln26_1_fu_499_p2_i_35_n_5
    );
add_ln26_1_fu_499_p2_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln26_1_fu_499_p2_i_19_n_5,
      CO(2) => add_ln26_1_fu_499_p2_i_19_n_6,
      CO(1) => add_ln26_1_fu_499_p2_i_19_n_7,
      CO(0) => add_ln26_1_fu_499_p2_i_19_n_8,
      CYINIT => '0',
      DI(3) => add_ln26_1_fu_499_p2_i_36_n_5,
      DI(2) => add_ln26_1_fu_499_p2_i_37_n_12,
      DI(1) => add_ln26_1_fu_499_p2_i_22_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln26_1_fu_368_p2(5 downto 2),
      S(3) => add_ln26_1_fu_499_p2_i_38_n_5,
      S(2) => add_ln26_1_fu_499_p2_i_39_n_5,
      S(1) => add_ln26_1_fu_499_p2_i_22_n_9,
      S(0) => add_ln26_1_fu_499_p2_i_22_n_10
    );
add_ln26_1_fu_499_p2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(8),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(8),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln26_1_fu_368_p2(8),
      O => add_ln26_1_fu_499_p2_i_2_n_5
    );
add_ln26_1_fu_499_p2_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln26_1_fu_499_p2_i_20_n_5,
      CO(2) => add_ln26_1_fu_499_p2_i_20_n_6,
      CO(1) => add_ln26_1_fu_499_p2_i_20_n_7,
      CO(0) => add_ln26_1_fu_499_p2_i_20_n_8,
      CYINIT => '0',
      DI(3 downto 1) => out_h_fu_401_p2(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => tmp_0_0_mid1_fu_419_p2(3 downto 1),
      O(0) => NLW_add_ln26_1_fu_499_p2_i_20_O_UNCONNECTED(0),
      S(3) => add_ln26_1_fu_499_p2_i_40_n_5,
      S(2) => add_ln26_1_fu_499_p2_i_41_n_5,
      S(1) => add_ln26_1_fu_499_p2_i_42_n_5,
      S(0) => '0'
    );
add_ln26_1_fu_499_p2_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln26_1_fu_499_p2_i_21_n_5,
      CO(2) => add_ln26_1_fu_499_p2_i_21_n_6,
      CO(1) => add_ln26_1_fu_499_p2_i_21_n_7,
      CO(0) => add_ln26_1_fu_499_p2_i_21_n_8,
      CYINIT => '0',
      DI(3 downto 1) => ap_phi_mux_out_h_0_phi_fu_215_p4(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => tmp_0_0_fu_334_p2(3 downto 1),
      O(0) => NLW_add_ln26_1_fu_499_p2_i_21_O_UNCONNECTED(0),
      S(3) => add_ln26_1_fu_499_p2_i_43_n_5,
      S(2) => add_ln26_1_fu_499_p2_i_44_n_5,
      S(1) => add_ln26_1_fu_499_p2_i_45_n_5,
      S(0) => '0'
    );
add_ln26_1_fu_499_p2_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln26_1_fu_499_p2_i_22_n_5,
      CO(2) => add_ln26_1_fu_499_p2_i_22_n_6,
      CO(1) => add_ln26_1_fu_499_p2_i_22_n_7,
      CO(0) => add_ln26_1_fu_499_p2_i_22_n_8,
      CYINIT => '0',
      DI(3) => add_ln26_1_fu_499_p2_i_46_n_5,
      DI(2) => B(0),
      DI(1) => add_ln26_1_fu_499_p2_i_47_n_5,
      DI(0) => '0',
      O(3) => add_ln26_1_fu_499_p2_i_22_n_9,
      O(2) => add_ln26_1_fu_499_p2_i_22_n_10,
      O(1) => mul_ln26_1_fu_368_p2(1),
      O(0) => NLW_add_ln26_1_fu_499_p2_i_22_O_UNCONNECTED(0),
      S(3) => add_ln26_1_fu_499_p2_i_48_n_5,
      S(2) => add_ln26_1_fu_499_p2_i_49_n_5,
      S(1) => add_ln26_1_fu_499_p2_i_50_n_5,
      S(0) => '0'
    );
add_ln26_1_fu_499_p2_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln26_fu_317_p2(8),
      I1 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I2 => mul_ln26_1_fu_368_p2(8),
      O => select_ln20_1_fu_373_p3(8)
    );
add_ln26_1_fu_499_p2_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln26_1_fu_499_p2_i_34_n_5,
      CO(3 downto 2) => NLW_add_ln26_1_fu_499_p2_i_24_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln26_1_fu_499_p2_i_24_n_7,
      CO(0) => add_ln26_1_fu_499_p2_i_24_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln26_1_fu_499_p2_i_51_n_5,
      DI(0) => add_ln26_1_fu_499_p2_i_52_n_5,
      O(3) => NLW_add_ln26_1_fu_499_p2_i_24_O_UNCONNECTED(3),
      O(2 downto 0) => mul_ln26_fu_317_p2(8 downto 6),
      S(3) => '0',
      S(2) => add_ln26_1_fu_499_p2_i_53_n_5,
      S(1) => add_ln26_1_fu_499_p2_i_54_n_5,
      S(0) => add_ln26_1_fu_499_p2_i_55_n_5
    );
add_ln26_1_fu_499_p2_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEFFF30008AAAA"
    )
        port map (
      I0 => add_ln26_1_fu_499_p2_i_37_n_10,
      I1 => \out_d_reg_731[4]_i_4_n_5\,
      I2 => B(0),
      I3 => \out_d_reg_731[4]_i_5_n_5\,
      I4 => \out_d_reg_731[4]_i_3_n_5\,
      I5 => \out_d_reg_731[4]_i_2_n_5\,
      O => add_ln26_1_fu_499_p2_i_25_n_5
    );
add_ln26_1_fu_499_p2_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => add_ln26_1_fu_499_p2_i_37_n_11,
      I1 => add_ln26_1_fu_499_p2_i_56_n_5,
      I2 => mul_ln9_reg_712(5),
      I3 => \out_d_reg_731[3]_i_2_n_5\,
      O => add_ln26_1_fu_499_p2_i_26_n_5
    );
add_ln26_1_fu_499_p2_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"510008A6AAA20008"
    )
        port map (
      I0 => add_ln26_1_fu_499_p2_i_37_n_5,
      I1 => \out_d_reg_731[4]_i_4_n_5\,
      I2 => add_ln26_1_fu_499_p2_i_57_n_5,
      I3 => \out_d_reg_731[4]_i_3_n_5\,
      I4 => \out_d_reg_731[4]_i_2_n_5\,
      I5 => mul_ln9_reg_712(2),
      O => add_ln26_1_fu_499_p2_i_27_n_5
    );
add_ln26_1_fu_499_p2_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"659A9A65"
    )
        port map (
      I0 => add_ln26_1_fu_499_p2_i_25_n_5,
      I1 => \out_d_reg_731[3]_i_2_n_5\,
      I2 => mul_ln9_reg_712(2),
      I3 => add_ln26_1_fu_499_p2_i_37_n_5,
      I4 => add_ln26_1_fu_499_p2_i_56_n_5,
      O => add_ln26_1_fu_499_p2_i_28_n_5
    );
add_ln26_1_fu_499_p2_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => add_ln26_1_fu_499_p2_i_26_n_5,
      I1 => add_ln26_1_fu_499_p2_i_37_n_10,
      I2 => B(4),
      I3 => \out_d_reg_731[3]_i_2_n_5\,
      O => add_ln26_1_fu_499_p2_i_29_n_5
    );
add_ln26_1_fu_499_p2_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(7),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(7),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln26_1_fu_368_p2(7),
      O => add_ln26_1_fu_499_p2_i_3_n_5
    );
add_ln26_1_fu_499_p2_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln26_fu_317_p2(7),
      I1 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I2 => mul_ln26_1_fu_368_p2(7),
      O => select_ln20_1_fu_373_p3(7)
    );
add_ln26_1_fu_499_p2_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln26_fu_317_p2(6),
      I1 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I2 => mul_ln26_1_fu_368_p2(6),
      O => select_ln20_1_fu_373_p3(6)
    );
add_ln26_1_fu_499_p2_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln26_fu_317_p2(5),
      I1 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I2 => mul_ln26_1_fu_368_p2(5),
      O => select_ln20_1_fu_373_p3(5)
    );
add_ln26_1_fu_499_p2_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_fu_401_p2(3),
      I1 => mul_ln26_1_fu_368_p2(4),
      I2 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I3 => mul_ln26_fu_317_p2(4),
      O => add_ln26_1_fu_499_p2_i_33_n_5
    );
add_ln26_1_fu_499_p2_i_34: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln26_1_fu_499_p2_i_34_n_5,
      CO(2) => add_ln26_1_fu_499_p2_i_34_n_6,
      CO(1) => add_ln26_1_fu_499_p2_i_34_n_7,
      CO(0) => add_ln26_1_fu_499_p2_i_34_n_8,
      CYINIT => '0',
      DI(3) => add_ln26_1_fu_499_p2_i_58_n_5,
      DI(2) => add_ln26_1_fu_499_p2_i_59_n_12,
      DI(1) => add_ln26_1_fu_499_p2_i_60_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln26_fu_317_p2(5 downto 2),
      S(3) => add_ln26_1_fu_499_p2_i_61_n_5,
      S(2) => add_ln26_1_fu_499_p2_i_62_n_5,
      S(1) => add_ln26_1_fu_499_p2_i_60_n_9,
      S(0) => add_ln26_1_fu_499_p2_i_60_n_10
    );
add_ln26_1_fu_499_p2_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7FFFBF0080"
    )
        port map (
      I0 => select_ln21_reg_830(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_h_0_reg_211(3),
      I5 => mul_ln26_fu_317_p2(4),
      O => add_ln26_1_fu_499_p2_i_35_n_5
    );
add_ln26_1_fu_499_p2_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => \out_d_reg_731[3]_i_2_n_5\,
      I1 => mul_ln9_reg_712(5),
      I2 => add_ln26_1_fu_499_p2_i_56_n_5,
      I3 => add_ln26_1_fu_499_p2_i_37_n_11,
      O => add_ln26_1_fu_499_p2_i_36_n_5
    );
add_ln26_1_fu_499_p2_i_37: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln26_1_fu_499_p2_i_22_n_5,
      CO(3) => add_ln26_1_fu_499_p2_i_37_n_5,
      CO(2) => NLW_add_ln26_1_fu_499_p2_i_37_CO_UNCONNECTED(2),
      CO(1) => add_ln26_1_fu_499_p2_i_37_n_7,
      CO(0) => add_ln26_1_fu_499_p2_i_37_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => add_ln26_1_fu_499_p2_i_63_n_5,
      DI(1) => add_ln26_1_fu_499_p2_i_64_n_5,
      DI(0) => add_ln26_1_fu_499_p2_i_65_n_5,
      O(3) => NLW_add_ln26_1_fu_499_p2_i_37_O_UNCONNECTED(3),
      O(2) => add_ln26_1_fu_499_p2_i_37_n_10,
      O(1) => add_ln26_1_fu_499_p2_i_37_n_11,
      O(0) => add_ln26_1_fu_499_p2_i_37_n_12,
      S(3) => '1',
      S(2) => add_ln26_1_fu_499_p2_i_66_n_5,
      S(1) => add_ln26_1_fu_499_p2_i_67_n_5,
      S(0) => add_ln26_1_fu_499_p2_i_68_n_5
    );
add_ln26_1_fu_499_p2_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A65"
    )
        port map (
      I0 => add_ln26_1_fu_499_p2_i_37_n_11,
      I1 => add_ln26_1_fu_499_p2_i_56_n_5,
      I2 => mul_ln9_reg_712(5),
      I3 => \out_d_reg_731[3]_i_2_n_5\,
      O => add_ln26_1_fu_499_p2_i_38_n_5
    );
add_ln26_1_fu_499_p2_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln26_1_fu_499_p2_i_37_n_12,
      I1 => \out_d_reg_731[3]_i_2_n_5\,
      I2 => mul_ln9_reg_712(5),
      O => add_ln26_1_fu_499_p2_i_39_n_5
    );
add_ln26_1_fu_499_p2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(6),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(6),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln26_1_fu_368_p2(6),
      O => add_ln26_1_fu_499_p2_i_4_n_5
    );
add_ln26_1_fu_499_p2_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95953FC06A6A3FC0"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_215_p4(2),
      I1 => \select_ln20_reg_746[0]_i_1_n_5\,
      I2 => ap_phi_mux_out_h_0_phi_fu_215_p4(1),
      I3 => mul_ln26_1_fu_368_p2(3),
      I4 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I5 => mul_ln26_fu_317_p2(3),
      O => add_ln26_1_fu_499_p2_i_40_n_5
    );
add_ln26_1_fu_499_p2_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_fu_401_p2(1),
      I1 => mul_ln26_1_fu_368_p2(2),
      I2 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I3 => mul_ln26_fu_317_p2(2),
      O => add_ln26_1_fu_499_p2_i_41_n_5
    );
add_ln26_1_fu_499_p2_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B800FF474700FF"
    )
        port map (
      I0 => out_h_0_reg_211(0),
      I1 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I2 => select_ln21_reg_830(0),
      I3 => mul_ln26_1_fu_368_p2(1),
      I4 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I5 => mul_ln26_fu_317_p2(1),
      O => add_ln26_1_fu_499_p2_i_42_n_5
    );
add_ln26_1_fu_499_p2_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7FFFBF0080"
    )
        port map (
      I0 => select_ln21_reg_830(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_h_0_reg_211(2),
      I5 => mul_ln26_fu_317_p2(3),
      O => add_ln26_1_fu_499_p2_i_43_n_5
    );
add_ln26_1_fu_499_p2_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7FFFBF0080"
    )
        port map (
      I0 => select_ln21_reg_830(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_h_0_reg_211(1),
      I5 => mul_ln26_fu_317_p2(2),
      O => add_ln26_1_fu_499_p2_i_44_n_5
    );
add_ln26_1_fu_499_p2_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7FFFBF0080"
    )
        port map (
      I0 => select_ln21_reg_830(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_h_0_reg_211(0),
      I5 => mul_ln26_fu_317_p2(1),
      O => add_ln26_1_fu_499_p2_i_45_n_5
    );
add_ln26_1_fu_499_p2_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80857F703F303F3"
    )
        port map (
      I0 => B(0),
      I1 => select_ln19_reg_825(1),
      I2 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I3 => out_d_0_reg_187(1),
      I4 => \out_d_reg_731[4]_i_4_n_5\,
      I5 => mul_ln9_reg_712(5),
      O => add_ln26_1_fu_499_p2_i_46_n_5
    );
add_ln26_1_fu_499_p2_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7F00000000"
    )
        port map (
      I0 => select_ln19_reg_825(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_d_0_reg_187(0),
      I5 => mul_ln9_reg_712(5),
      O => add_ln26_1_fu_499_p2_i_47_n_5
    );
add_ln26_1_fu_499_p2_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80857F703F303F3"
    )
        port map (
      I0 => B(0),
      I1 => select_ln19_reg_825(1),
      I2 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I3 => out_d_0_reg_187(1),
      I4 => \out_d_reg_731[4]_i_4_n_5\,
      I5 => mul_ln9_reg_712(5),
      O => add_ln26_1_fu_499_p2_i_48_n_5
    );
add_ln26_1_fu_499_p2_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => select_ln19_reg_825(1),
      I1 => out_d_0_reg_187(1),
      I2 => mul_ln9_reg_712(5),
      I3 => select_ln19_reg_825(0),
      I4 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I5 => out_d_0_reg_187(0),
      O => add_ln26_1_fu_499_p2_i_49_n_5
    );
add_ln26_1_fu_499_p2_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(5),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(5),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln26_1_fu_368_p2(5),
      O => add_ln26_1_fu_499_p2_i_5_n_5
    );
add_ln26_1_fu_499_p2_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7F00000000"
    )
        port map (
      I0 => select_ln19_reg_825(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_d_0_reg_187(0),
      I5 => mul_ln9_reg_712(5),
      O => add_ln26_1_fu_499_p2_i_50_n_5
    );
add_ln26_1_fu_499_p2_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2EEC0F322E200"
    )
        port map (
      I0 => select_ln19_reg_825(4),
      I1 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I2 => out_d_0_reg_187(4),
      I3 => add_ln26_1_fu_499_p2_i_59_n_10,
      I4 => select_ln19_reg_825(3),
      I5 => out_d_0_reg_187(3),
      O => add_ln26_1_fu_499_p2_i_51_n_5
    );
add_ln26_1_fu_499_p2_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2E200E200E200"
    )
        port map (
      I0 => select_ln19_reg_825(3),
      I1 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I2 => out_d_0_reg_187(3),
      I3 => add_ln26_1_fu_499_p2_i_59_n_11,
      I4 => mul_ln9_reg_712(5),
      I5 => \out_d_reg_731[4]_i_2_n_5\,
      O => add_ln26_1_fu_499_p2_i_52_n_5
    );
add_ln26_1_fu_499_p2_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4848482828284828"
    )
        port map (
      I0 => \out_d_reg_731[4]_i_2_n_5\,
      I1 => add_ln26_1_fu_499_p2_i_59_n_5,
      I2 => mul_ln9_reg_712(2),
      I3 => select_ln19_reg_825(3),
      I4 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I5 => out_d_0_reg_187(3),
      O => add_ln26_1_fu_499_p2_i_53_n_5
    );
add_ln26_1_fu_499_p2_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BED7412"
    )
        port map (
      I0 => add_ln26_1_fu_499_p2_i_59_n_10,
      I1 => \out_d_reg_731[4]_i_3_n_5\,
      I2 => mul_ln9_reg_712(2),
      I3 => \out_d_reg_731[4]_i_2_n_5\,
      I4 => add_ln26_1_fu_499_p2_i_59_n_5,
      O => add_ln26_1_fu_499_p2_i_54_n_5
    );
add_ln26_1_fu_499_p2_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => add_ln26_1_fu_499_p2_i_52_n_5,
      I1 => add_ln26_1_fu_499_p2_i_59_n_10,
      I2 => \out_d_reg_731[4]_i_2_n_5\,
      I3 => select_ln19_reg_825(3),
      I4 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I5 => out_d_0_reg_187(3),
      O => add_ln26_1_fu_499_p2_i_55_n_5
    );
add_ln26_1_fu_499_p2_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55565555"
    )
        port map (
      I0 => \out_d_reg_731[4]_i_2_n_5\,
      I1 => \out_d_reg_731[4]_i_3_n_5\,
      I2 => \out_d_reg_731[4]_i_5_n_5\,
      I3 => B(0),
      I4 => \out_d_reg_731[4]_i_4_n_5\,
      O => add_ln26_1_fu_499_p2_i_56_n_5
    );
add_ln26_1_fu_499_p2_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => select_ln19_reg_825(0),
      I1 => out_d_0_reg_187(0),
      I2 => select_ln19_reg_825(1),
      I3 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I4 => out_d_0_reg_187(1),
      O => add_ln26_1_fu_499_p2_i_57_n_5
    );
add_ln26_1_fu_499_p2_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B847474747B8B8B8"
    )
        port map (
      I0 => out_d_0_reg_187(3),
      I1 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I2 => select_ln19_reg_825(3),
      I3 => \out_d_reg_731[4]_i_2_n_5\,
      I4 => mul_ln9_reg_712(5),
      I5 => add_ln26_1_fu_499_p2_i_59_n_11,
      O => add_ln26_1_fu_499_p2_i_58_n_5
    );
add_ln26_1_fu_499_p2_i_59: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln26_1_fu_499_p2_i_60_n_5,
      CO(3) => add_ln26_1_fu_499_p2_i_59_n_5,
      CO(2) => NLW_add_ln26_1_fu_499_p2_i_59_CO_UNCONNECTED(2),
      CO(1) => add_ln26_1_fu_499_p2_i_59_n_7,
      CO(0) => add_ln26_1_fu_499_p2_i_59_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => add_ln26_1_fu_499_p2_i_69_n_5,
      DI(1) => add_ln26_1_fu_499_p2_i_70_n_5,
      DI(0) => add_ln26_1_fu_499_p2_i_71_n_5,
      O(3) => NLW_add_ln26_1_fu_499_p2_i_59_O_UNCONNECTED(3),
      O(2) => add_ln26_1_fu_499_p2_i_59_n_10,
      O(1) => add_ln26_1_fu_499_p2_i_59_n_11,
      O(0) => add_ln26_1_fu_499_p2_i_59_n_12,
      S(3) => '1',
      S(2) => add_ln26_1_fu_499_p2_i_72_n_5,
      S(1) => add_ln26_1_fu_499_p2_i_73_n_5,
      S(0) => add_ln26_1_fu_499_p2_i_74_n_5
    );
add_ln26_1_fu_499_p2_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(4),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(4),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln26_1_fu_368_p2(4),
      O => add_ln26_1_fu_499_p2_i_6_n_5
    );
add_ln26_1_fu_499_p2_i_60: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln26_1_fu_499_p2_i_60_n_5,
      CO(2) => add_ln26_1_fu_499_p2_i_60_n_6,
      CO(1) => add_ln26_1_fu_499_p2_i_60_n_7,
      CO(0) => add_ln26_1_fu_499_p2_i_60_n_8,
      CYINIT => '0',
      DI(3) => add_ln26_1_fu_499_p2_i_75_n_5,
      DI(2) => add_ln26_1_fu_499_p2_i_76_n_5,
      DI(1) => add_ln26_1_fu_499_p2_i_77_n_5,
      DI(0) => '0',
      O(3) => add_ln26_1_fu_499_p2_i_60_n_9,
      O(2) => add_ln26_1_fu_499_p2_i_60_n_10,
      O(1) => mul_ln26_fu_317_p2(1),
      O(0) => NLW_add_ln26_1_fu_499_p2_i_60_O_UNCONNECTED(0),
      S(3) => add_ln26_1_fu_499_p2_i_78_n_5,
      S(2) => add_ln26_1_fu_499_p2_i_79_n_5,
      S(1) => add_ln26_1_fu_499_p2_i_80_n_5,
      S(0) => '0'
    );
add_ln26_1_fu_499_p2_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B847474747B8B8B8"
    )
        port map (
      I0 => out_d_0_reg_187(3),
      I1 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I2 => select_ln19_reg_825(3),
      I3 => \out_d_reg_731[4]_i_2_n_5\,
      I4 => mul_ln9_reg_712(5),
      I5 => add_ln26_1_fu_499_p2_i_59_n_11,
      O => add_ln26_1_fu_499_p2_i_61_n_5
    );
add_ln26_1_fu_499_p2_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6AAAA"
    )
        port map (
      I0 => add_ln26_1_fu_499_p2_i_59_n_12,
      I1 => select_ln19_reg_825(3),
      I2 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I3 => out_d_0_reg_187(3),
      I4 => mul_ln9_reg_712(5),
      O => add_ln26_1_fu_499_p2_i_62_n_5
    );
add_ln26_1_fu_499_p2_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A808"
    )
        port map (
      I0 => mul_ln9_reg_712(2),
      I1 => select_ln19_reg_825(2),
      I2 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I3 => out_d_0_reg_187(2),
      I4 => add_ln26_1_fu_499_p2_i_81_n_5,
      O => add_ln26_1_fu_499_p2_i_63_n_5
    );
add_ln26_1_fu_499_p2_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA202A8A80202A"
    )
        port map (
      I0 => \out_d_reg_731[4]_i_4_n_5\,
      I1 => out_d_0_reg_187(1),
      I2 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I3 => select_ln19_reg_825(1),
      I4 => B(0),
      I5 => mul_ln9_reg_712(2),
      O => add_ln26_1_fu_499_p2_i_64_n_5
    );
add_ln26_1_fu_499_p2_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88808000888"
    )
        port map (
      I0 => \out_d_reg_731[4]_i_4_n_5\,
      I1 => mul_ln9_reg_712(5),
      I2 => out_d_0_reg_187(1),
      I3 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I4 => select_ln19_reg_825(1),
      I5 => B(0),
      O => add_ln26_1_fu_499_p2_i_65_n_5
    );
add_ln26_1_fu_499_p2_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800088820222000"
    )
        port map (
      I0 => mul_ln9_reg_712(2),
      I1 => \out_d_reg_731[4]_i_4_n_5\,
      I2 => out_d_0_reg_187(1),
      I3 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I4 => select_ln19_reg_825(1),
      I5 => B(0),
      O => add_ln26_1_fu_499_p2_i_66_n_5
    );
add_ln26_1_fu_499_p2_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"599AA665"
    )
        port map (
      I0 => add_ln26_1_fu_499_p2_i_64_n_5,
      I1 => mul_ln9_reg_712(2),
      I2 => \out_d_reg_731[4]_i_5_n_5\,
      I3 => B(0),
      I4 => \out_d_reg_731[4]_i_4_n_5\,
      O => add_ln26_1_fu_499_p2_i_67_n_5
    );
add_ln26_1_fu_499_p2_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6596A95"
    )
        port map (
      I0 => add_ln26_1_fu_499_p2_i_65_n_5,
      I1 => B(0),
      I2 => \out_d_reg_731[4]_i_5_n_5\,
      I3 => \out_d_reg_731[4]_i_4_n_5\,
      I4 => mul_ln9_reg_712(2),
      O => add_ln26_1_fu_499_p2_i_68_n_5
    );
add_ln26_1_fu_499_p2_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAA2A00000000"
    )
        port map (
      I0 => out_d_0_reg_187(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => select_ln19_reg_825(2),
      I5 => mul_ln9_reg_712(2),
      O => add_ln26_1_fu_499_p2_i_69_n_5
    );
add_ln26_1_fu_499_p2_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(3),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(3),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln26_1_fu_368_p2(3),
      O => add_ln26_1_fu_499_p2_i_7_n_5
    );
add_ln26_1_fu_499_p2_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E200FFE2E200"
    )
        port map (
      I0 => select_ln19_reg_825(1),
      I1 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I2 => out_d_0_reg_187(1),
      I3 => \out_d_reg_731[4]_i_4_n_5\,
      I4 => mul_ln9_reg_712(2),
      I5 => B(0),
      O => add_ln26_1_fu_499_p2_i_70_n_5
    );
add_ln26_1_fu_499_p2_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F0808088F08"
    )
        port map (
      I0 => \out_d_reg_731[4]_i_4_n_5\,
      I1 => mul_ln9_reg_712(5),
      I2 => B(0),
      I3 => select_ln19_reg_825(1),
      I4 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I5 => out_d_0_reg_187(1),
      O => add_ln26_1_fu_499_p2_i_71_n_5
    );
add_ln26_1_fu_499_p2_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030500000005000"
    )
        port map (
      I0 => select_ln19_reg_825(1),
      I1 => out_d_0_reg_187(1),
      I2 => mul_ln9_reg_712(2),
      I3 => select_ln19_reg_825(2),
      I4 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I5 => out_d_0_reg_187(2),
      O => add_ln26_1_fu_499_p2_i_72_n_5
    );
add_ln26_1_fu_499_p2_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCBBBCB88800080"
    )
        port map (
      I0 => B(0),
      I1 => mul_ln9_reg_712(2),
      I2 => select_ln19_reg_825(1),
      I3 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I4 => out_d_0_reg_187(1),
      I5 => \out_d_reg_731[4]_i_4_n_5\,
      O => add_ln26_1_fu_499_p2_i_73_n_5
    );
add_ln26_1_fu_499_p2_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => add_ln26_1_fu_499_p2_i_71_n_5,
      I1 => \out_d_reg_731[4]_i_4_n_5\,
      I2 => \out_d_reg_731[4]_i_5_n_5\,
      I3 => mul_ln9_reg_712(2),
      I4 => B(0),
      O => add_ln26_1_fu_499_p2_i_74_n_5
    );
add_ln26_1_fu_499_p2_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80857F7"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => select_ln19_reg_825(2),
      I2 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I3 => out_d_0_reg_187(2),
      I4 => add_ln26_1_fu_499_p2_i_81_n_5,
      O => add_ln26_1_fu_499_p2_i_75_n_5
    );
add_ln26_1_fu_499_p2_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln19_reg_825(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_d_0_reg_187(0),
      O => add_ln26_1_fu_499_p2_i_76_n_5
    );
add_ln26_1_fu_499_p2_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA00008000"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => select_ln19_reg_825(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => out_d_0_reg_187(0),
      O => add_ln26_1_fu_499_p2_i_77_n_5
    );
add_ln26_1_fu_499_p2_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80857F7"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => select_ln19_reg_825(2),
      I2 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I3 => out_d_0_reg_187(2),
      I4 => add_ln26_1_fu_499_p2_i_81_n_5,
      O => add_ln26_1_fu_499_p2_i_78_n_5
    );
add_ln26_1_fu_499_p2_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => out_d_0_reg_187(1),
      I1 => select_ln19_reg_825(1),
      I2 => mul_ln9_reg_712(5),
      I3 => select_ln19_reg_825(0),
      I4 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I5 => out_d_0_reg_187(0),
      O => add_ln26_1_fu_499_p2_i_79_n_5
    );
add_ln26_1_fu_499_p2_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(2),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(2),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln26_1_fu_368_p2(2),
      O => add_ln26_1_fu_499_p2_i_8_n_5
    );
add_ln26_1_fu_499_p2_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA00008000"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => select_ln19_reg_825(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => out_d_0_reg_187(0),
      O => add_ln26_1_fu_499_p2_i_80_n_5
    );
add_ln26_1_fu_499_p2_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => select_ln19_reg_825(0),
      I1 => out_d_0_reg_187(0),
      I2 => select_ln19_reg_825(1),
      I3 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I4 => out_d_0_reg_187(1),
      O => add_ln26_1_fu_499_p2_i_81_n_5
    );
add_ln26_1_fu_499_p2_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(1),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(1),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln26_1_fu_368_p2(1),
      O => add_ln26_1_fu_499_p2_i_9_n_5
    );
\add_ln26_1_reg_798_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_1_fu_499_p2_n_110,
      Q => add_ln26_1_reg_798(0),
      R => '0'
    );
\add_ln26_1_reg_798_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_1_fu_499_p2_n_100,
      Q => add_ln26_1_reg_798(10),
      R => '0'
    );
\add_ln26_1_reg_798_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_1_fu_499_p2_n_99,
      Q => add_ln26_1_reg_798(11),
      R => '0'
    );
\add_ln26_1_reg_798_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_1_fu_499_p2_n_98,
      Q => add_ln26_1_reg_798(12),
      R => '0'
    );
\add_ln26_1_reg_798_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_1_fu_499_p2_n_97,
      Q => add_ln26_1_reg_798(13),
      R => '0'
    );
\add_ln26_1_reg_798_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_1_fu_499_p2_n_109,
      Q => add_ln26_1_reg_798(1),
      R => '0'
    );
\add_ln26_1_reg_798_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_1_fu_499_p2_n_108,
      Q => add_ln26_1_reg_798(2),
      R => '0'
    );
\add_ln26_1_reg_798_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_1_fu_499_p2_n_107,
      Q => add_ln26_1_reg_798(3),
      R => '0'
    );
\add_ln26_1_reg_798_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_1_fu_499_p2_n_106,
      Q => add_ln26_1_reg_798(4),
      R => '0'
    );
\add_ln26_1_reg_798_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_1_fu_499_p2_n_105,
      Q => add_ln26_1_reg_798(5),
      R => '0'
    );
\add_ln26_1_reg_798_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_1_fu_499_p2_n_104,
      Q => add_ln26_1_reg_798(6),
      R => '0'
    );
\add_ln26_1_reg_798_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_1_fu_499_p2_n_103,
      Q => add_ln26_1_reg_798(7),
      R => '0'
    );
\add_ln26_1_reg_798_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_1_fu_499_p2_n_102,
      Q => add_ln26_1_reg_798(8),
      R => '0'
    );
\add_ln26_1_reg_798_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_1_fu_499_p2_n_101,
      Q => add_ln26_1_reg_798(9),
      R => '0'
    );
add_ln26_2_reg_808_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 1) => select_ln26_1_reg_764(8 downto 1),
      A(0) => '1',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln26_2_reg_808_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => grp_max_pooling2d_fix16_fu_525_input_width(4),
      B(3 downto 2) => B"11",
      B(1) => Q(5),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln26_2_reg_808_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 1) => zext_ln26_7_fu_475_p1(4 downto 1),
      C(0) => '0',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln26_2_reg_808_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln26_2_reg_808_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => mul_ln26_2_reg_7700,
      CEP => add_ln26_1_reg_7980,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln26_2_reg_808_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln26_2_reg_808_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln26_2_reg_808_reg_P_UNCONNECTED(47 downto 14),
      P(13) => add_ln26_2_reg_808_reg_n_97,
      P(12) => add_ln26_2_reg_808_reg_n_98,
      P(11) => add_ln26_2_reg_808_reg_n_99,
      P(10) => add_ln26_2_reg_808_reg_n_100,
      P(9) => add_ln26_2_reg_808_reg_n_101,
      P(8) => add_ln26_2_reg_808_reg_n_102,
      P(7) => add_ln26_2_reg_808_reg_n_103,
      P(6) => add_ln26_2_reg_808_reg_n_104,
      P(5) => add_ln26_2_reg_808_reg_n_105,
      P(4) => add_ln26_2_reg_808_reg_n_106,
      P(3) => add_ln26_2_reg_808_reg_n_107,
      P(2) => add_ln26_2_reg_808_reg_n_108,
      P(1) => add_ln26_2_reg_808_reg_n_109,
      P(0) => add_ln26_2_reg_808_reg_n_110,
      PATTERNBDETECT => NLW_add_ln26_2_reg_808_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln26_2_reg_808_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln26_2_reg_808_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln26_2_reg_808_reg_UNDERFLOW_UNCONNECTED
    );
\add_ln26_3_reg_814_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_reg_n_110,
      Q => add_ln26_3_reg_814_pp0_iter1_reg(0),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_reg_n_100,
      Q => add_ln26_3_reg_814_pp0_iter1_reg(10),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_reg_n_99,
      Q => add_ln26_3_reg_814_pp0_iter1_reg(11),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_reg_n_98,
      Q => add_ln26_3_reg_814_pp0_iter1_reg(12),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_reg_n_97,
      Q => add_ln26_3_reg_814_pp0_iter1_reg(13),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_reg_n_109,
      Q => add_ln26_3_reg_814_pp0_iter1_reg(1),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_reg_n_108,
      Q => add_ln26_3_reg_814_pp0_iter1_reg(2),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_reg_n_107,
      Q => add_ln26_3_reg_814_pp0_iter1_reg(3),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_reg_n_106,
      Q => add_ln26_3_reg_814_pp0_iter1_reg(4),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_reg_n_105,
      Q => add_ln26_3_reg_814_pp0_iter1_reg(5),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_reg_n_104,
      Q => add_ln26_3_reg_814_pp0_iter1_reg(6),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_reg_n_103,
      Q => add_ln26_3_reg_814_pp0_iter1_reg(7),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_reg_n_102,
      Q => add_ln26_3_reg_814_pp0_iter1_reg(8),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_reg_n_101,
      Q => add_ln26_3_reg_814_pp0_iter1_reg(9),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_pp0_iter1_reg(0),
      Q => add_ln26_3_reg_814_pp0_iter2_reg(0),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_pp0_iter1_reg(10),
      Q => add_ln26_3_reg_814_pp0_iter2_reg(10),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_pp0_iter1_reg(11),
      Q => add_ln26_3_reg_814_pp0_iter2_reg(11),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter2_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_pp0_iter1_reg(12),
      Q => add_ln26_3_reg_814_pp0_iter2_reg(12),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter2_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_pp0_iter1_reg(13),
      Q => add_ln26_3_reg_814_pp0_iter2_reg(13),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_pp0_iter1_reg(1),
      Q => add_ln26_3_reg_814_pp0_iter2_reg(1),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_pp0_iter1_reg(2),
      Q => add_ln26_3_reg_814_pp0_iter2_reg(2),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_pp0_iter1_reg(3),
      Q => add_ln26_3_reg_814_pp0_iter2_reg(3),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_pp0_iter1_reg(4),
      Q => add_ln26_3_reg_814_pp0_iter2_reg(4),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_pp0_iter1_reg(5),
      Q => add_ln26_3_reg_814_pp0_iter2_reg(5),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_pp0_iter1_reg(6),
      Q => add_ln26_3_reg_814_pp0_iter2_reg(6),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_pp0_iter1_reg(7),
      Q => add_ln26_3_reg_814_pp0_iter2_reg(7),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_pp0_iter1_reg(8),
      Q => add_ln26_3_reg_814_pp0_iter2_reg(8),
      R => '0'
    );
\add_ln26_3_reg_814_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln26_3_reg_814_pp0_iter1_reg(9),
      Q => add_ln26_3_reg_814_pp0_iter2_reg(9),
      R => '0'
    );
add_ln26_3_reg_814_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 1) => select_ln26_1_reg_764(8 downto 1),
      A(0) => '1',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln26_3_reg_814_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => grp_max_pooling2d_fix16_fu_525_input_width(4),
      B(3 downto 2) => B"11",
      B(1) => Q(5),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln26_3_reg_814_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 1) => zext_ln26_7_fu_475_p1(4 downto 1),
      C(0) => '1',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln26_3_reg_814_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln26_3_reg_814_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => mul_ln26_2_reg_7700,
      CEP => add_ln26_1_reg_7980,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln26_3_reg_814_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln26_3_reg_814_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln26_3_reg_814_reg_P_UNCONNECTED(47 downto 14),
      P(13) => add_ln26_3_reg_814_reg_n_97,
      P(12) => add_ln26_3_reg_814_reg_n_98,
      P(11) => add_ln26_3_reg_814_reg_n_99,
      P(10) => add_ln26_3_reg_814_reg_n_100,
      P(9) => add_ln26_3_reg_814_reg_n_101,
      P(8) => add_ln26_3_reg_814_reg_n_102,
      P(7) => add_ln26_3_reg_814_reg_n_103,
      P(6) => add_ln26_3_reg_814_reg_n_104,
      P(5) => add_ln26_3_reg_814_reg_n_105,
      P(4) => add_ln26_3_reg_814_reg_n_106,
      P(3) => add_ln26_3_reg_814_reg_n_107,
      P(2) => add_ln26_3_reg_814_reg_n_108,
      P(1) => add_ln26_3_reg_814_reg_n_109,
      P(0) => add_ln26_3_reg_814_reg_n_110,
      PATTERNBDETECT => NLW_add_ln26_3_reg_814_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln26_3_reg_814_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln26_3_reg_814_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln26_3_reg_814_reg_UNDERFLOW_UNCONNECTED
    );
add_ln26_fu_479_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => add_ln26_1_fu_499_p2_i_2_n_5,
      A(7) => add_ln26_1_fu_499_p2_i_3_n_5,
      A(6) => add_ln26_1_fu_499_p2_i_4_n_5,
      A(5) => add_ln26_1_fu_499_p2_i_5_n_5,
      A(4) => add_ln26_1_fu_499_p2_i_6_n_5,
      A(3) => add_ln26_1_fu_499_p2_i_7_n_5,
      A(2) => add_ln26_1_fu_499_p2_i_8_n_5,
      A(1) => add_ln26_1_fu_499_p2_i_9_n_5,
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln26_fu_479_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => grp_max_pooling2d_fix16_fu_525_input_width(4),
      B(3 downto 2) => B"11",
      B(1) => Q(5),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln26_fu_479_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 1) => zext_ln26_7_fu_475_p1(4 downto 1),
      C(0) => '0',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln26_fu_479_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln26_fu_479_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => icmp_ln21_reg_7370,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => mul_ln26_2_reg_7700,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln26_fu_479_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln26_fu_479_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln26_fu_479_p2_P_UNCONNECTED(47 downto 14),
      P(13) => add_ln26_fu_479_p2_n_97,
      P(12) => add_ln26_fu_479_p2_n_98,
      P(11) => add_ln26_fu_479_p2_n_99,
      P(10) => add_ln26_fu_479_p2_n_100,
      P(9) => add_ln26_fu_479_p2_n_101,
      P(8) => add_ln26_fu_479_p2_n_102,
      P(7) => add_ln26_fu_479_p2_n_103,
      P(6) => add_ln26_fu_479_p2_n_104,
      P(5) => add_ln26_fu_479_p2_n_105,
      P(4) => add_ln26_fu_479_p2_n_106,
      P(3) => add_ln26_fu_479_p2_n_107,
      P(2) => add_ln26_fu_479_p2_n_108,
      P(1) => add_ln26_fu_479_p2_n_109,
      P(0) => add_ln26_fu_479_p2_n_110,
      PATTERNBDETECT => NLW_add_ln26_fu_479_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln26_fu_479_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln26_fu_479_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln26_fu_479_p2_UNDERFLOW_UNCONNECTED
    );
\add_ln26_reg_788_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_fu_479_p2_n_110,
      Q => add_ln26_reg_788(0),
      R => '0'
    );
\add_ln26_reg_788_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_fu_479_p2_n_100,
      Q => add_ln26_reg_788(10),
      R => '0'
    );
\add_ln26_reg_788_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_fu_479_p2_n_99,
      Q => add_ln26_reg_788(11),
      R => '0'
    );
\add_ln26_reg_788_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_fu_479_p2_n_98,
      Q => add_ln26_reg_788(12),
      R => '0'
    );
\add_ln26_reg_788_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_fu_479_p2_n_97,
      Q => add_ln26_reg_788(13),
      R => '0'
    );
\add_ln26_reg_788_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_fu_479_p2_n_109,
      Q => add_ln26_reg_788(1),
      R => '0'
    );
\add_ln26_reg_788_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_fu_479_p2_n_108,
      Q => add_ln26_reg_788(2),
      R => '0'
    );
\add_ln26_reg_788_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_fu_479_p2_n_107,
      Q => add_ln26_reg_788(3),
      R => '0'
    );
\add_ln26_reg_788_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_fu_479_p2_n_106,
      Q => add_ln26_reg_788(4),
      R => '0'
    );
\add_ln26_reg_788_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_fu_479_p2_n_105,
      Q => add_ln26_reg_788(5),
      R => '0'
    );
\add_ln26_reg_788_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_fu_479_p2_n_104,
      Q => add_ln26_reg_788(6),
      R => '0'
    );
\add_ln26_reg_788_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_fu_479_p2_n_103,
      Q => add_ln26_reg_788(7),
      R => '0'
    );
\add_ln26_reg_788_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_fu_479_p2_n_102,
      Q => add_ln26_reg_788(8),
      R => '0'
    );
\add_ln26_reg_788_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => add_ln26_fu_479_p2_n_101,
      Q => add_ln26_reg_788(9),
      R => '0'
    );
add_ln34_reg_882_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \out\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln34_reg_882_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3) => grp_max_pooling2d_fix16_fu_525_input_width(4),
      B(2 downto 1) => B"11",
      B(0) => Q(5),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln34_reg_882_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => select_ln26_reg_782_pp0_iter1_reg(3 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln34_reg_882_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln34_reg_882_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => select_ln26_2_reg_8720,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => ap_CS_fsm_pp0_stage2,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => add_ln34_reg_8820,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln34_reg_882_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln34_reg_882_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_add_ln34_reg_882_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => grp_max_pooling2d_fix16_fu_525_output_r_address0(11 downto 0),
      PATTERNBDETECT => NLW_add_ln34_reg_882_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln34_reg_882_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln34_reg_882_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln34_reg_882_reg_UNDERFLOW_UNCONNECTED
    );
add_ln34_reg_882_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \icmp_ln19_reg_727_pp0_iter2_reg_reg_n_5_[0]\,
      O => select_ln26_2_reg_8720
    );
add_ln34_reg_882_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp4_mid1_fu_634_p2(0),
      I1 => select_ln20_5_reg_751_pp0_iter2_reg,
      I2 => mul_ln34_1_fu_612_p2(0),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp4_fu_603_p2(0),
      O => \out\(0)
    );
add_ln34_reg_882_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln34_reg_882_reg_i_15_n_5,
      CO(3) => NLW_add_ln34_reg_882_reg_i_11_CO_UNCONNECTED(3),
      CO(2) => add_ln34_reg_882_reg_i_11_n_6,
      CO(1) => add_ln34_reg_882_reg_i_11_n_7,
      CO(0) => add_ln34_reg_882_reg_i_11_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp4_mid1_fu_634_p2(7 downto 4),
      S(3) => add_ln34_reg_882_reg_i_18_n_5,
      S(2) => add_ln34_reg_882_reg_i_19_n_5,
      S(1) => add_ln34_reg_882_reg_i_20_n_5,
      S(0) => add_ln34_reg_882_reg_i_21_n_5
    );
add_ln34_reg_882_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln34_reg_882_reg_i_14_n_5,
      CO(3 downto 1) => NLW_add_ln34_reg_882_reg_i_12_CO_UNCONNECTED(3 downto 1),
      CO(0) => add_ln34_reg_882_reg_i_12_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add_ln34_reg_882_reg_i_22_n_5,
      O(3 downto 2) => NLW_add_ln34_reg_882_reg_i_12_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => mul_ln34_1_fu_612_p2(7 downto 6),
      S(3 downto 2) => B"00",
      S(1) => add_ln34_reg_882_reg_i_23_n_5,
      S(0) => add_ln34_reg_882_reg_i_24_n_5
    );
add_ln34_reg_882_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln34_reg_882_reg_i_16_n_5,
      CO(3) => NLW_add_ln34_reg_882_reg_i_13_CO_UNCONNECTED(3),
      CO(2) => add_ln34_reg_882_reg_i_13_n_6,
      CO(1) => add_ln34_reg_882_reg_i_13_n_7,
      CO(0) => add_ln34_reg_882_reg_i_13_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp4_fu_603_p2(7 downto 4),
      S(3 downto 0) => mul_ln34_fu_594_p2(7 downto 4)
    );
add_ln34_reg_882_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln34_reg_882_reg_i_14_n_5,
      CO(2) => add_ln34_reg_882_reg_i_14_n_6,
      CO(1) => add_ln34_reg_882_reg_i_14_n_7,
      CO(0) => add_ln34_reg_882_reg_i_14_n_8,
      CYINIT => '0',
      DI(3) => add_ln34_reg_882_reg_i_27_n_5,
      DI(2) => out_d_reg_731_pp0_iter2_reg(3),
      DI(1) => add_ln34_reg_882_reg_i_17_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln34_1_fu_612_p2(5 downto 2),
      S(3) => add_ln34_reg_882_reg_i_28_n_5,
      S(2) => add_ln34_reg_882_reg_i_29_n_5,
      S(1) => add_ln34_reg_882_reg_i_30_n_5,
      S(0) => add_ln34_reg_882_reg_i_17_n_10
    );
add_ln34_reg_882_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln34_reg_882_reg_i_15_n_5,
      CO(2) => add_ln34_reg_882_reg_i_15_n_6,
      CO(1) => add_ln34_reg_882_reg_i_15_n_7,
      CO(0) => add_ln34_reg_882_reg_i_15_n_8,
      CYINIT => '0',
      DI(3 downto 0) => out_h_reg_758_pp0_iter2_reg(3 downto 0),
      O(3 downto 0) => tmp4_mid1_fu_634_p2(3 downto 0),
      S(3) => add_ln34_reg_882_reg_i_31_n_5,
      S(2) => add_ln34_reg_882_reg_i_32_n_5,
      S(1) => add_ln34_reg_882_reg_i_33_n_5,
      S(0) => add_ln34_reg_882_reg_i_34_n_5
    );
add_ln34_reg_882_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln34_reg_882_reg_i_16_n_5,
      CO(2) => add_ln34_reg_882_reg_i_16_n_6,
      CO(1) => add_ln34_reg_882_reg_i_16_n_7,
      CO(0) => add_ln34_reg_882_reg_i_16_n_8,
      CYINIT => '0',
      DI(3 downto 0) => out_h_0_reg_211_pp0_iter2_reg(3 downto 0),
      O(3 downto 0) => tmp4_fu_603_p2(3 downto 0),
      S(3) => add_ln34_reg_882_reg_i_35_n_5,
      S(2) => add_ln34_reg_882_reg_i_36_n_5,
      S(1) => add_ln34_reg_882_reg_i_37_n_5,
      S(0) => add_ln34_reg_882_reg_i_38_n_5
    );
add_ln34_reg_882_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln34_reg_882_reg_i_17_n_5,
      CO(2) => add_ln34_reg_882_reg_i_17_n_6,
      CO(1) => add_ln34_reg_882_reg_i_17_n_7,
      CO(0) => add_ln34_reg_882_reg_i_17_n_8,
      CYINIT => '0',
      DI(3) => add_ln34_reg_882_reg_i_39_n_5,
      DI(2) => out_d_reg_731_pp0_iter2_reg(0),
      DI(1) => out_d_reg_731_pp0_iter2_reg(0),
      DI(0) => '0',
      O(3) => add_ln34_reg_882_reg_i_17_n_9,
      O(2) => add_ln34_reg_882_reg_i_17_n_10,
      O(1 downto 0) => mul_ln34_1_fu_612_p2(1 downto 0),
      S(3) => add_ln34_reg_882_reg_i_40_n_5,
      S(2) => add_ln34_reg_882_reg_i_41_n_5,
      S(1) => add_ln34_reg_882_reg_i_42_n_5,
      S(0) => add_ln34_reg_882_reg_i_43_n_5
    );
add_ln34_reg_882_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln34_1_fu_612_p2(7),
      I1 => icmp_ln21_reg_737_pp0_iter2_reg,
      I2 => mul_ln34_fu_594_p2(7),
      O => add_ln34_reg_882_reg_i_18_n_5
    );
add_ln34_reg_882_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln34_1_fu_612_p2(6),
      I1 => icmp_ln21_reg_737_pp0_iter2_reg,
      I2 => mul_ln34_fu_594_p2(6),
      O => add_ln34_reg_882_reg_i_19_n_5
    );
add_ln34_reg_882_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_5,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => \icmp_ln19_reg_727_pp0_iter2_reg_reg_n_5_[0]\,
      O => add_ln34_reg_8820
    );
add_ln34_reg_882_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln34_1_fu_612_p2(5),
      I1 => icmp_ln21_reg_737_pp0_iter2_reg,
      I2 => mul_ln34_fu_594_p2(5),
      O => add_ln34_reg_882_reg_i_20_n_5
    );
add_ln34_reg_882_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln34_1_fu_612_p2(4),
      I1 => icmp_ln21_reg_737_pp0_iter2_reg,
      I2 => mul_ln34_fu_594_p2(4),
      O => add_ln34_reg_882_reg_i_21_n_5
    );
add_ln34_reg_882_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(4),
      I1 => add_ln34_reg_882_reg_i_44_n_11,
      I2 => out_d_reg_731_pp0_iter2_reg(3),
      O => add_ln34_reg_882_reg_i_22_n_5
    );
add_ln34_reg_882_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3480"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(3),
      I1 => mul_ln9_reg_712(2),
      I2 => add_ln34_reg_882_reg_i_44_n_6,
      I3 => out_d_reg_731_pp0_iter2_reg(4),
      O => add_ln34_reg_882_reg_i_23_n_5
    );
add_ln34_reg_882_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => add_ln34_reg_882_reg_i_22_n_5,
      I1 => mul_ln9_reg_712(2),
      I2 => out_d_reg_731_pp0_iter2_reg(3),
      I3 => out_d_reg_731_pp0_iter2_reg(4),
      I4 => add_ln34_reg_882_reg_i_44_n_6,
      O => add_ln34_reg_882_reg_i_24_n_5
    );
add_ln34_reg_882_reg_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln34_reg_882_reg_i_26_n_5,
      CO(3 downto 1) => NLW_add_ln34_reg_882_reg_i_25_CO_UNCONNECTED(3 downto 1),
      CO(0) => add_ln34_reg_882_reg_i_25_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add_ln34_reg_882_reg_i_45_n_5,
      O(3 downto 2) => NLW_add_ln34_reg_882_reg_i_25_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => mul_ln34_fu_594_p2(7 downto 6),
      S(3 downto 2) => B"00",
      S(1) => add_ln34_reg_882_reg_i_46_n_5,
      S(0) => add_ln34_reg_882_reg_i_47_n_5
    );
add_ln34_reg_882_reg_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln34_reg_882_reg_i_26_n_5,
      CO(2) => add_ln34_reg_882_reg_i_26_n_6,
      CO(1) => add_ln34_reg_882_reg_i_26_n_7,
      CO(0) => add_ln34_reg_882_reg_i_26_n_8,
      CYINIT => '0',
      DI(3) => add_ln34_reg_882_reg_i_48_n_5,
      DI(2) => out_d_0_reg_187_pp0_iter2_reg(3),
      DI(1) => add_ln34_reg_882_reg_i_49_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln34_fu_594_p2(5 downto 2),
      S(3) => add_ln34_reg_882_reg_i_50_n_5,
      S(2) => add_ln34_reg_882_reg_i_51_n_5,
      S(1) => add_ln34_reg_882_reg_i_52_n_5,
      S(0) => add_ln34_reg_882_reg_i_49_n_10
    );
add_ln34_reg_882_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(3),
      I1 => out_d_reg_731_pp0_iter2_reg(4),
      I2 => add_ln34_reg_882_reg_i_44_n_11,
      O => add_ln34_reg_882_reg_i_27_n_5
    );
add_ln34_reg_882_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C969696"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(4),
      I1 => add_ln34_reg_882_reg_i_44_n_11,
      I2 => out_d_reg_731_pp0_iter2_reg(3),
      I3 => mul_ln9_reg_712(5),
      I4 => add_ln34_reg_882_reg_i_44_n_12,
      O => add_ln34_reg_882_reg_i_28_n_5
    );
add_ln34_reg_882_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => out_d_reg_731_pp0_iter2_reg(4),
      I2 => add_ln34_reg_882_reg_i_44_n_12,
      I3 => out_d_reg_731_pp0_iter2_reg(3),
      O => add_ln34_reg_882_reg_i_29_n_5
    );
add_ln34_reg_882_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp4_mid1_fu_634_p2(7),
      I1 => select_ln20_5_reg_751_pp0_iter2_reg,
      I2 => mul_ln34_1_fu_612_p2(7),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp4_fu_603_p2(7),
      O => \out\(7)
    );
add_ln34_reg_882_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_ln34_reg_882_reg_i_17_n_9,
      I1 => out_d_reg_731_pp0_iter2_reg(3),
      I2 => mul_ln9_reg_712(5),
      O => add_ln34_reg_882_reg_i_30_n_5
    );
add_ln34_reg_882_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_758_pp0_iter2_reg(3),
      I1 => mul_ln34_fu_594_p2(3),
      I2 => icmp_ln21_reg_737_pp0_iter2_reg,
      I3 => mul_ln34_1_fu_612_p2(3),
      O => add_ln34_reg_882_reg_i_31_n_5
    );
add_ln34_reg_882_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_758_pp0_iter2_reg(2),
      I1 => mul_ln34_fu_594_p2(2),
      I2 => icmp_ln21_reg_737_pp0_iter2_reg,
      I3 => mul_ln34_1_fu_612_p2(2),
      O => add_ln34_reg_882_reg_i_32_n_5
    );
add_ln34_reg_882_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_758_pp0_iter2_reg(1),
      I1 => mul_ln34_fu_594_p2(1),
      I2 => icmp_ln21_reg_737_pp0_iter2_reg,
      I3 => mul_ln34_1_fu_612_p2(1),
      O => add_ln34_reg_882_reg_i_33_n_5
    );
add_ln34_reg_882_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_758_pp0_iter2_reg(0),
      I1 => mul_ln34_fu_594_p2(0),
      I2 => icmp_ln21_reg_737_pp0_iter2_reg,
      I3 => mul_ln34_1_fu_612_p2(0),
      O => add_ln34_reg_882_reg_i_34_n_5
    );
add_ln34_reg_882_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_211_pp0_iter2_reg(3),
      I1 => mul_ln34_fu_594_p2(3),
      O => add_ln34_reg_882_reg_i_35_n_5
    );
add_ln34_reg_882_reg_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_211_pp0_iter2_reg(2),
      I1 => mul_ln34_fu_594_p2(2),
      O => add_ln34_reg_882_reg_i_36_n_5
    );
add_ln34_reg_882_reg_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_211_pp0_iter2_reg(1),
      I1 => mul_ln34_fu_594_p2(1),
      O => add_ln34_reg_882_reg_i_37_n_5
    );
add_ln34_reg_882_reg_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_211_pp0_iter2_reg(0),
      I1 => mul_ln34_fu_594_p2(0),
      O => add_ln34_reg_882_reg_i_38_n_5
    );
add_ln34_reg_882_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(0),
      I1 => mul_ln9_reg_712(2),
      I2 => out_d_reg_731_pp0_iter2_reg(2),
      I3 => out_d_reg_731_pp0_iter2_reg(1),
      O => add_ln34_reg_882_reg_i_39_n_5
    );
add_ln34_reg_882_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp4_mid1_fu_634_p2(6),
      I1 => select_ln20_5_reg_751_pp0_iter2_reg,
      I2 => mul_ln34_1_fu_612_p2(6),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp4_fu_603_p2(6),
      O => \out\(6)
    );
add_ln34_reg_882_reg_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78777788"
    )
        port map (
      I0 => mul_ln9_reg_712(2),
      I1 => out_d_reg_731_pp0_iter2_reg(0),
      I2 => mul_ln9_reg_712(5),
      I3 => out_d_reg_731_pp0_iter2_reg(1),
      I4 => out_d_reg_731_pp0_iter2_reg(2),
      O => add_ln34_reg_882_reg_i_40_n_5
    );
add_ln34_reg_882_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => out_d_reg_731_pp0_iter2_reg(2),
      I2 => out_d_reg_731_pp0_iter2_reg(1),
      I3 => out_d_reg_731_pp0_iter2_reg(0),
      O => add_ln34_reg_882_reg_i_41_n_5
    );
add_ln34_reg_882_reg_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(0),
      I1 => out_d_reg_731_pp0_iter2_reg(1),
      I2 => mul_ln9_reg_712(5),
      O => add_ln34_reg_882_reg_i_42_n_5
    );
add_ln34_reg_882_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => out_d_reg_731_pp0_iter2_reg(0),
      O => add_ln34_reg_882_reg_i_43_n_5
    );
add_ln34_reg_882_reg_i_44: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln34_reg_882_reg_i_17_n_5,
      CO(3) => NLW_add_ln34_reg_882_reg_i_44_CO_UNCONNECTED(3),
      CO(2) => add_ln34_reg_882_reg_i_44_n_6,
      CO(1) => NLW_add_ln34_reg_882_reg_i_44_CO_UNCONNECTED(1),
      CO(0) => add_ln34_reg_882_reg_i_44_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln34_reg_882_reg_i_53_n_5,
      DI(0) => add_ln34_reg_882_reg_i_54_n_5,
      O(3 downto 2) => NLW_add_ln34_reg_882_reg_i_44_O_UNCONNECTED(3 downto 2),
      O(1) => add_ln34_reg_882_reg_i_44_n_11,
      O(0) => add_ln34_reg_882_reg_i_44_n_12,
      S(3 downto 2) => B"01",
      S(1) => add_ln34_reg_882_reg_i_55_n_5,
      S(0) => add_ln34_reg_882_reg_i_56_n_5
    );
add_ln34_reg_882_reg_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(4),
      I1 => add_ln34_reg_882_reg_i_57_n_11,
      I2 => out_d_0_reg_187_pp0_iter2_reg(3),
      O => add_ln34_reg_882_reg_i_45_n_5
    );
add_ln34_reg_882_reg_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3480"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(3),
      I1 => mul_ln9_reg_712(2),
      I2 => add_ln34_reg_882_reg_i_57_n_6,
      I3 => out_d_0_reg_187_pp0_iter2_reg(4),
      O => add_ln34_reg_882_reg_i_46_n_5
    );
add_ln34_reg_882_reg_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => add_ln34_reg_882_reg_i_45_n_5,
      I1 => mul_ln9_reg_712(2),
      I2 => out_d_0_reg_187_pp0_iter2_reg(3),
      I3 => out_d_0_reg_187_pp0_iter2_reg(4),
      I4 => add_ln34_reg_882_reg_i_57_n_6,
      O => add_ln34_reg_882_reg_i_47_n_5
    );
add_ln34_reg_882_reg_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(3),
      I1 => out_d_0_reg_187_pp0_iter2_reg(4),
      I2 => add_ln34_reg_882_reg_i_57_n_11,
      O => add_ln34_reg_882_reg_i_48_n_5
    );
add_ln34_reg_882_reg_i_49: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln34_reg_882_reg_i_49_n_5,
      CO(2) => add_ln34_reg_882_reg_i_49_n_6,
      CO(1) => add_ln34_reg_882_reg_i_49_n_7,
      CO(0) => add_ln34_reg_882_reg_i_49_n_8,
      CYINIT => '0',
      DI(3) => add_ln34_reg_882_reg_i_58_n_5,
      DI(2) => out_d_0_reg_187_pp0_iter2_reg(0),
      DI(1) => out_d_0_reg_187_pp0_iter2_reg(0),
      DI(0) => '0',
      O(3) => add_ln34_reg_882_reg_i_49_n_9,
      O(2) => add_ln34_reg_882_reg_i_49_n_10,
      O(1 downto 0) => mul_ln34_fu_594_p2(1 downto 0),
      S(3) => add_ln34_reg_882_reg_i_59_n_5,
      S(2) => add_ln34_reg_882_reg_i_60_n_5,
      S(1) => add_ln34_reg_882_reg_i_61_n_5,
      S(0) => add_ln34_reg_882_reg_i_62_n_5
    );
add_ln34_reg_882_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp4_mid1_fu_634_p2(5),
      I1 => select_ln20_5_reg_751_pp0_iter2_reg,
      I2 => mul_ln34_1_fu_612_p2(5),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp4_fu_603_p2(5),
      O => \out\(5)
    );
add_ln34_reg_882_reg_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C969696"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(4),
      I1 => add_ln34_reg_882_reg_i_57_n_11,
      I2 => out_d_0_reg_187_pp0_iter2_reg(3),
      I3 => mul_ln9_reg_712(5),
      I4 => add_ln34_reg_882_reg_i_57_n_12,
      O => add_ln34_reg_882_reg_i_50_n_5
    );
add_ln34_reg_882_reg_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => out_d_0_reg_187_pp0_iter2_reg(4),
      I2 => add_ln34_reg_882_reg_i_57_n_12,
      I3 => out_d_0_reg_187_pp0_iter2_reg(3),
      O => add_ln34_reg_882_reg_i_51_n_5
    );
add_ln34_reg_882_reg_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_ln34_reg_882_reg_i_49_n_9,
      I1 => out_d_0_reg_187_pp0_iter2_reg(3),
      I2 => mul_ln9_reg_712(5),
      O => add_ln34_reg_882_reg_i_52_n_5
    );
add_ln34_reg_882_reg_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_ln9_reg_712(2),
      I1 => out_d_reg_731_pp0_iter2_reg(2),
      O => add_ln34_reg_882_reg_i_53_n_5
    );
add_ln34_reg_882_reg_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(1),
      I1 => out_d_reg_731_pp0_iter2_reg(2),
      I2 => mul_ln9_reg_712(2),
      I3 => out_d_reg_731_pp0_iter2_reg(0),
      O => add_ln34_reg_882_reg_i_54_n_5
    );
add_ln34_reg_882_reg_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(1),
      I1 => out_d_reg_731_pp0_iter2_reg(2),
      I2 => mul_ln9_reg_712(2),
      O => add_ln34_reg_882_reg_i_55_n_5
    );
add_ln34_reg_882_reg_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C740"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(0),
      I1 => mul_ln9_reg_712(2),
      I2 => out_d_reg_731_pp0_iter2_reg(1),
      I3 => out_d_reg_731_pp0_iter2_reg(2),
      O => add_ln34_reg_882_reg_i_56_n_5
    );
add_ln34_reg_882_reg_i_57: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln34_reg_882_reg_i_49_n_5,
      CO(3) => NLW_add_ln34_reg_882_reg_i_57_CO_UNCONNECTED(3),
      CO(2) => add_ln34_reg_882_reg_i_57_n_6,
      CO(1) => NLW_add_ln34_reg_882_reg_i_57_CO_UNCONNECTED(1),
      CO(0) => add_ln34_reg_882_reg_i_57_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln34_reg_882_reg_i_63_n_5,
      DI(0) => add_ln34_reg_882_reg_i_64_n_5,
      O(3 downto 2) => NLW_add_ln34_reg_882_reg_i_57_O_UNCONNECTED(3 downto 2),
      O(1) => add_ln34_reg_882_reg_i_57_n_11,
      O(0) => add_ln34_reg_882_reg_i_57_n_12,
      S(3 downto 2) => B"01",
      S(1) => add_ln34_reg_882_reg_i_65_n_5,
      S(0) => add_ln34_reg_882_reg_i_66_n_5
    );
add_ln34_reg_882_reg_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(0),
      I1 => mul_ln9_reg_712(2),
      I2 => out_d_0_reg_187_pp0_iter2_reg(2),
      I3 => out_d_0_reg_187_pp0_iter2_reg(1),
      O => add_ln34_reg_882_reg_i_58_n_5
    );
add_ln34_reg_882_reg_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78777788"
    )
        port map (
      I0 => mul_ln9_reg_712(2),
      I1 => out_d_0_reg_187_pp0_iter2_reg(0),
      I2 => mul_ln9_reg_712(5),
      I3 => out_d_0_reg_187_pp0_iter2_reg(1),
      I4 => out_d_0_reg_187_pp0_iter2_reg(2),
      O => add_ln34_reg_882_reg_i_59_n_5
    );
add_ln34_reg_882_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp4_mid1_fu_634_p2(4),
      I1 => select_ln20_5_reg_751_pp0_iter2_reg,
      I2 => mul_ln34_1_fu_612_p2(4),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp4_fu_603_p2(4),
      O => \out\(4)
    );
add_ln34_reg_882_reg_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => out_d_0_reg_187_pp0_iter2_reg(2),
      I2 => out_d_0_reg_187_pp0_iter2_reg(1),
      I3 => out_d_0_reg_187_pp0_iter2_reg(0),
      O => add_ln34_reg_882_reg_i_60_n_5
    );
add_ln34_reg_882_reg_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(0),
      I1 => out_d_0_reg_187_pp0_iter2_reg(1),
      I2 => mul_ln9_reg_712(5),
      O => add_ln34_reg_882_reg_i_61_n_5
    );
add_ln34_reg_882_reg_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => out_d_0_reg_187_pp0_iter2_reg(0),
      O => add_ln34_reg_882_reg_i_62_n_5
    );
add_ln34_reg_882_reg_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_ln9_reg_712(2),
      I1 => out_d_0_reg_187_pp0_iter2_reg(2),
      O => add_ln34_reg_882_reg_i_63_n_5
    );
add_ln34_reg_882_reg_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(1),
      I1 => out_d_0_reg_187_pp0_iter2_reg(2),
      I2 => mul_ln9_reg_712(2),
      I3 => out_d_0_reg_187_pp0_iter2_reg(0),
      O => add_ln34_reg_882_reg_i_64_n_5
    );
add_ln34_reg_882_reg_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(1),
      I1 => out_d_0_reg_187_pp0_iter2_reg(2),
      I2 => mul_ln9_reg_712(2),
      O => add_ln34_reg_882_reg_i_65_n_5
    );
add_ln34_reg_882_reg_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C740"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(0),
      I1 => mul_ln9_reg_712(2),
      I2 => out_d_0_reg_187_pp0_iter2_reg(1),
      I3 => out_d_0_reg_187_pp0_iter2_reg(2),
      O => add_ln34_reg_882_reg_i_66_n_5
    );
add_ln34_reg_882_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp4_mid1_fu_634_p2(3),
      I1 => select_ln20_5_reg_751_pp0_iter2_reg,
      I2 => mul_ln34_1_fu_612_p2(3),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp4_fu_603_p2(3),
      O => \out\(3)
    );
add_ln34_reg_882_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp4_mid1_fu_634_p2(2),
      I1 => select_ln20_5_reg_751_pp0_iter2_reg,
      I2 => mul_ln34_1_fu_612_p2(2),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp4_fu_603_p2(2),
      O => \out\(2)
    );
add_ln34_reg_882_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp4_mid1_fu_634_p2(1),
      I1 => select_ln20_5_reg_751_pp0_iter2_reg,
      I2 => mul_ln34_1_fu_612_p2(1),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp4_fu_603_p2(1),
      O => \out\(1)
    );
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_ap_ready,
      I1 => grp_max_pooling2d_fix16_fu_525_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_max_pooling2d_fix16_fu_525_ap_done
    );
\ap_CS_fsm[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(3),
      I1 => grp_max_pooling2d_fix16_fu_525_ap_ready,
      I2 => grp_max_pooling2d_fix16_fu_525_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(1)
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_max_pooling2d_fix16_fu_525_ap_start_reg,
      I3 => grp_max_pooling2d_fix16_fu_525_ap_ready,
      I4 => Q(5),
      O => D(2)
    );
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(5),
      I1 => grp_max_pooling2d_fix16_fu_525_ap_ready,
      I2 => grp_max_pooling2d_fix16_fu_525_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(3)
    );
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => grp_max_pooling2d_fix16_fu_525_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_max_pooling2d_fix16_fu_525_ap_start_reg,
      I3 => grp_max_pooling2d_fix16_fu_525_ap_ready,
      I4 => Q(3),
      O => D(0)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_max_pooling2d_fix16_fu_525_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage0,
      Q => ap_CS_fsm_pp0_stage1,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage3,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => grp_max_pooling2d_fix16_fu_525_ap_ready,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777700000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => grp_max_pooling2d_fix16_fu_525_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F051F00000000000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter2_reg_n_5,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter2_reg_n_5,
      R => '0'
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40404000000000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_enable_reg_pp0_iter3_reg_n_5,
      I2 => ap_enable_reg_pp0_iter3_i_2_n_5,
      I3 => ap_enable_reg_pp0_iter2_reg_n_5,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter3_i_1_n_5
    );
ap_enable_reg_pp0_iter3_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      O => ap_enable_reg_pp0_iter3_i_2_n_5
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_5,
      Q => ap_enable_reg_pp0_iter3_reg_n_5,
      R => '0'
    );
grp_max_pooling2d_fix16_fu_525_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_ap_ready,
      I1 => Q(4),
      I2 => Q(2),
      I3 => grp_max_pooling2d_fix16_fu_525_ap_start_reg,
      O => \ap_CS_fsm_reg[5]_0\
    );
\icmp_ln19_reg_727[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_103,
      I1 => add_ln19_reg_820(7),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[7]\,
      O => \icmp_ln19_reg_727[0]_i_10_n_5\
    );
\icmp_ln19_reg_727[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_104,
      I1 => add_ln19_reg_820(6),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[6]\,
      O => \icmp_ln19_reg_727[0]_i_11_n_5\
    );
\icmp_ln19_reg_727[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_106,
      I1 => add_ln19_reg_820(4),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[4]\,
      O => \icmp_ln19_reg_727[0]_i_12_n_5\
    );
\icmp_ln19_reg_727[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_107,
      I1 => add_ln19_reg_820(3),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[3]\,
      O => \icmp_ln19_reg_727[0]_i_13_n_5\
    );
\icmp_ln19_reg_727[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_109,
      I1 => add_ln19_reg_820(1),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[1]\,
      O => \icmp_ln19_reg_727[0]_i_14_n_5\
    );
\icmp_ln19_reg_727[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_110,
      I1 => add_ln19_reg_820(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[0]\,
      O => \icmp_ln19_reg_727[0]_i_15_n_5\
    );
\icmp_ln19_reg_727[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA55559555"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_98,
      I1 => add_ln19_reg_820(12),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[12]\,
      O => \icmp_ln19_reg_727[0]_i_3_n_5\
    );
\icmp_ln19_reg_727[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044411141"
    )
        port map (
      I0 => \icmp_ln19_reg_727[0]_i_8_n_5\,
      I1 => mul_ln9_1_reg_717_reg_n_99,
      I2 => add_ln19_reg_820(11),
      I3 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I4 => \indvar_flatten39_reg_175_reg_n_5_[11]\,
      I5 => \icmp_ln19_reg_727[0]_i_9_n_5\,
      O => \icmp_ln19_reg_727[0]_i_4_n_5\
    );
\icmp_ln19_reg_727[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044411141"
    )
        port map (
      I0 => \icmp_ln19_reg_727[0]_i_10_n_5\,
      I1 => mul_ln9_1_reg_717_reg_n_102,
      I2 => add_ln19_reg_820(8),
      I3 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I4 => \indvar_flatten39_reg_175_reg_n_5_[8]\,
      I5 => \icmp_ln19_reg_727[0]_i_11_n_5\,
      O => \icmp_ln19_reg_727[0]_i_5_n_5\
    );
\icmp_ln19_reg_727[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044411141"
    )
        port map (
      I0 => \icmp_ln19_reg_727[0]_i_12_n_5\,
      I1 => mul_ln9_1_reg_717_reg_n_105,
      I2 => add_ln19_reg_820(5),
      I3 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I4 => \indvar_flatten39_reg_175_reg_n_5_[5]\,
      I5 => \icmp_ln19_reg_727[0]_i_13_n_5\,
      O => \icmp_ln19_reg_727[0]_i_6_n_5\
    );
\icmp_ln19_reg_727[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044411141"
    )
        port map (
      I0 => \icmp_ln19_reg_727[0]_i_14_n_5\,
      I1 => mul_ln9_1_reg_717_reg_n_108,
      I2 => add_ln19_reg_820(2),
      I3 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I4 => \indvar_flatten39_reg_175_reg_n_5_[2]\,
      I5 => \icmp_ln19_reg_727[0]_i_15_n_5\,
      O => \icmp_ln19_reg_727[0]_i_7_n_5\
    );
\icmp_ln19_reg_727[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_100,
      I1 => add_ln19_reg_820(10),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[10]\,
      O => \icmp_ln19_reg_727[0]_i_8_n_5\
    );
\icmp_ln19_reg_727[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_101,
      I1 => add_ln19_reg_820(9),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[9]\,
      O => \icmp_ln19_reg_727[0]_i_9_n_5\
    );
\icmp_ln19_reg_727_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \icmp_ln19_reg_727_reg_n_5_[0]\,
      Q => icmp_ln19_reg_727_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln19_reg_727_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln19_reg_727_pp0_iter1_reg,
      Q => \icmp_ln19_reg_727_pp0_iter2_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln19_reg_727_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \icmp_ln19_reg_727_pp0_iter2_reg_reg_n_5_[0]\,
      Q => icmp_ln19_reg_727_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln19_reg_727_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln19_fu_340_p2,
      Q => \icmp_ln19_reg_727_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln19_reg_727_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln19_reg_727_reg[0]_i_2_n_5\,
      CO(3 downto 1) => \NLW_icmp_ln19_reg_727_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln19_fu_340_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln19_reg_727_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln19_reg_727[0]_i_3_n_5\
    );
\icmp_ln19_reg_727_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln19_reg_727_reg[0]_i_2_n_5\,
      CO(2) => \icmp_ln19_reg_727_reg[0]_i_2_n_6\,
      CO(1) => \icmp_ln19_reg_727_reg[0]_i_2_n_7\,
      CO(0) => \icmp_ln19_reg_727_reg[0]_i_2_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln19_reg_727_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln19_reg_727[0]_i_4_n_5\,
      S(2) => \icmp_ln19_reg_727[0]_i_5_n_5\,
      S(1) => \icmp_ln19_reg_727[0]_i_6_n_5\,
      S(0) => \icmp_ln19_reg_727[0]_i_7_n_5\
    );
\icmp_ln21_reg_737[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln19_fu_340_p2,
      O => icmp_ln21_reg_7370
    );
\icmp_ln21_reg_737[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      O => p_0_in
    );
\icmp_ln21_reg_737[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFEFEFFFEF"
    )
        port map (
      I0 => \icmp_ln21_reg_737[0]_i_4_n_5\,
      I1 => \icmp_ln21_reg_737[0]_i_5_n_5\,
      I2 => \icmp_ln21_reg_737[0]_i_6_n_5\,
      I3 => \select_ln21_1_reg_851_reg_n_5_[3]\,
      I4 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I5 => indvar_flatten_reg_199(3),
      O => \icmp_ln21_reg_737[0]_i_3_n_5\
    );
\icmp_ln21_reg_737[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F335FFFFAFFFACC"
    )
        port map (
      I0 => indvar_flatten_reg_199(7),
      I1 => \select_ln21_1_reg_851_reg_n_5_[7]\,
      I2 => indvar_flatten_reg_199(6),
      I3 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I4 => \select_ln21_1_reg_851_reg_n_5_[6]\,
      I5 => mul_ln9_reg_712(2),
      O => \icmp_ln21_reg_737[0]_i_4_n_5\
    );
\icmp_ln21_reg_737[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF47B8"
    )
        port map (
      I0 => indvar_flatten_reg_199(0),
      I1 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I2 => \select_ln21_1_reg_851_reg_n_5_[0]\,
      I3 => mul_ln9_reg_712(5),
      I4 => \icmp_ln21_reg_737[0]_i_7_n_5\,
      O => \icmp_ln21_reg_737[0]_i_5_n_5\
    );
\icmp_ln21_reg_737[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA00005000533"
    )
        port map (
      I0 => indvar_flatten_reg_199(5),
      I1 => \select_ln21_1_reg_851_reg_n_5_[5]\,
      I2 => indvar_flatten_reg_199(4),
      I3 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I4 => \select_ln21_1_reg_851_reg_n_5_[4]\,
      I5 => mul_ln9_reg_712(5),
      O => \icmp_ln21_reg_737[0]_i_6_n_5\
    );
\icmp_ln21_reg_737[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3C5A5AFF3C"
    )
        port map (
      I0 => indvar_flatten_reg_199(2),
      I1 => \select_ln21_1_reg_851_reg_n_5_[2]\,
      I2 => mul_ln9_reg_712(2),
      I3 => \select_ln21_1_reg_851_reg_n_5_[1]\,
      I4 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I5 => indvar_flatten_reg_199(1),
      O => \icmp_ln21_reg_737[0]_i_7_n_5\
    );
\icmp_ln21_reg_737_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln21_reg_737,
      Q => icmp_ln21_reg_737_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln21_reg_737_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln21_reg_737_pp0_iter1_reg,
      Q => icmp_ln21_reg_737_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln21_reg_737_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => p_0_in,
      Q => icmp_ln21_reg_737,
      R => '0'
    );
\indvar_flatten39_reg_175[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      O => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      O => indvar_flatten39_reg_1750
    );
\indvar_flatten39_reg_175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(0),
      Q => \indvar_flatten39_reg_175_reg_n_5_[0]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(10),
      Q => \indvar_flatten39_reg_175_reg_n_5_[10]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(11),
      Q => \indvar_flatten39_reg_175_reg_n_5_[11]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(12),
      Q => \indvar_flatten39_reg_175_reg_n_5_[12]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(1),
      Q => \indvar_flatten39_reg_175_reg_n_5_[1]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(2),
      Q => \indvar_flatten39_reg_175_reg_n_5_[2]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(3),
      Q => \indvar_flatten39_reg_175_reg_n_5_[3]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(4),
      Q => \indvar_flatten39_reg_175_reg_n_5_[4]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(5),
      Q => \indvar_flatten39_reg_175_reg_n_5_[5]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(6),
      Q => \indvar_flatten39_reg_175_reg_n_5_[6]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(7),
      Q => \indvar_flatten39_reg_175_reg_n_5_[7]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(8),
      Q => \indvar_flatten39_reg_175_reg_n_5_[8]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(9),
      Q => \indvar_flatten39_reg_175_reg_n_5_[9]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[0]\,
      Q => indvar_flatten_reg_199(0),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[1]\,
      Q => indvar_flatten_reg_199(1),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[2]\,
      Q => indvar_flatten_reg_199(2),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[3]\,
      Q => indvar_flatten_reg_199(3),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[4]\,
      Q => indvar_flatten_reg_199(4),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[5]\,
      Q => indvar_flatten_reg_199(5),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[6]\,
      Q => indvar_flatten_reg_199(6),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[7]\,
      Q => indvar_flatten_reg_199(7),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
mul_ln9_1_reg_717_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => grp_max_pooling2d_fix16_fu_525_input_width(4),
      A(6) => grp_max_pooling2d_fix16_fu_525_input_width(4),
      A(5) => Q(5),
      A(4) => Q(5),
      A(3) => '0',
      A(2) => grp_max_pooling2d_fix16_fu_525_input_width(4),
      A(1) => '0',
      A(0) => Q(5),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln9_1_reg_717_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => grp_max_pooling2d_fix16_fu_525_input_width(4),
      B(3) => Q(5),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln9_1_reg_717_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln9_1_reg_717_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln9_1_reg_717_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_NS_fsm1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln9_1_reg_717_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln9_1_reg_717_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_mul_ln9_1_reg_717_reg_P_UNCONNECTED(47 downto 13),
      P(12) => mul_ln9_1_reg_717_reg_n_98,
      P(11) => mul_ln9_1_reg_717_reg_n_99,
      P(10) => mul_ln9_1_reg_717_reg_n_100,
      P(9) => mul_ln9_1_reg_717_reg_n_101,
      P(8) => mul_ln9_1_reg_717_reg_n_102,
      P(7) => mul_ln9_1_reg_717_reg_n_103,
      P(6) => mul_ln9_1_reg_717_reg_n_104,
      P(5) => mul_ln9_1_reg_717_reg_n_105,
      P(4) => mul_ln9_1_reg_717_reg_n_106,
      P(3) => mul_ln9_1_reg_717_reg_n_107,
      P(2) => mul_ln9_1_reg_717_reg_n_108,
      P(1) => mul_ln9_1_reg_717_reg_n_109,
      P(0) => mul_ln9_1_reg_717_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln9_1_reg_717_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln9_1_reg_717_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln9_1_reg_717_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln9_1_reg_717_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln9_1_reg_717_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_max_pooling2d_fix16_fu_525_ap_start_reg,
      O => ap_NS_fsm1
    );
mul_ln9_1_reg_717_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => grp_max_pooling2d_fix16_fu_525_input_width(4)
    );
\mul_ln9_reg_712[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_max_pooling2d_fix16_fu_525_ap_start_reg,
      I3 => mul_ln9_reg_712(2),
      O => \mul_ln9_reg_712[2]_i_1_n_5\
    );
\mul_ln9_reg_712[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_max_pooling2d_fix16_fu_525_ap_start_reg,
      I3 => mul_ln9_reg_712(5),
      O => \mul_ln9_reg_712[5]_i_1_n_5\
    );
\mul_ln9_reg_712_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln9_reg_712[2]_i_1_n_5\,
      Q => mul_ln9_reg_712(2),
      R => '0'
    );
\mul_ln9_reg_712_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln9_reg_712[5]_i_1_n_5\,
      Q => mul_ln9_reg_712(5),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187(0),
      Q => out_d_0_reg_187_pp0_iter1_reg(0),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187(1),
      Q => out_d_0_reg_187_pp0_iter1_reg(1),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187(2),
      Q => out_d_0_reg_187_pp0_iter1_reg(2),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187(3),
      Q => out_d_0_reg_187_pp0_iter1_reg(3),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187(4),
      Q => out_d_0_reg_187_pp0_iter1_reg(4),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187_pp0_iter1_reg(0),
      Q => out_d_0_reg_187_pp0_iter2_reg(0),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187_pp0_iter1_reg(1),
      Q => out_d_0_reg_187_pp0_iter2_reg(1),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187_pp0_iter1_reg(2),
      Q => out_d_0_reg_187_pp0_iter2_reg(2),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187_pp0_iter1_reg(3),
      Q => out_d_0_reg_187_pp0_iter2_reg(3),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187_pp0_iter1_reg(4),
      Q => out_d_0_reg_187_pp0_iter2_reg(4),
      R => '0'
    );
\out_d_0_reg_187_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln19_reg_825(0),
      Q => out_d_0_reg_187(0),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_d_0_reg_187_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln19_reg_825(1),
      Q => out_d_0_reg_187(1),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_d_0_reg_187_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln19_reg_825(2),
      Q => out_d_0_reg_187(2),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_d_0_reg_187_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln19_reg_825(3),
      Q => out_d_0_reg_187(3),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_d_0_reg_187_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln19_reg_825(4),
      Q => out_d_0_reg_187(4),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_d_reg_731[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => out_d_0_reg_187(0),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln19_reg_825(0),
      O => B(0)
    );
\out_d_reg_731[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"478B74B8"
    )
        port map (
      I0 => out_d_0_reg_187(1),
      I1 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I2 => select_ln19_reg_825(1),
      I3 => out_d_0_reg_187(0),
      I4 => select_ln19_reg_825(0),
      O => B(1)
    );
\out_d_reg_731[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACC5A335ACC"
    )
        port map (
      I0 => out_d_0_reg_187(2),
      I1 => select_ln19_reg_825(2),
      I2 => out_d_0_reg_187(1),
      I3 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I4 => select_ln19_reg_825(1),
      I5 => B(0),
      O => \out_d_reg_731[2]_i_1_n_5\
    );
\out_d_reg_731[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_reg_731[3]_i_2_n_5\,
      O => B(3)
    );
\out_d_reg_731[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FFFF00B80000"
    )
        port map (
      I0 => out_d_0_reg_187(1),
      I1 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I2 => select_ln19_reg_825(1),
      I3 => B(0),
      I4 => \out_d_reg_731[4]_i_4_n_5\,
      I5 => \out_d_reg_731[4]_i_3_n_5\,
      O => \out_d_reg_731[3]_i_2_n_5\
    );
\out_d_reg_731[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
        port map (
      I0 => \out_d_reg_731[4]_i_2_n_5\,
      I1 => \out_d_reg_731[4]_i_3_n_5\,
      I2 => \out_d_reg_731[4]_i_4_n_5\,
      I3 => B(0),
      I4 => \out_d_reg_731[4]_i_5_n_5\,
      O => B(4)
    );
\out_d_reg_731[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_d_0_reg_187(4),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln19_reg_825(4),
      O => \out_d_reg_731[4]_i_2_n_5\
    );
\out_d_reg_731[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => select_ln19_reg_825(3),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => out_d_0_reg_187(3),
      O => \out_d_reg_731[4]_i_3_n_5\
    );
\out_d_reg_731[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => select_ln19_reg_825(2),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => out_d_0_reg_187(2),
      O => \out_d_reg_731[4]_i_4_n_5\
    );
\out_d_reg_731[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => out_d_0_reg_187(1),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln19_reg_825(1),
      O => \out_d_reg_731[4]_i_5_n_5\
    );
\out_d_reg_731_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731(0),
      Q => out_d_reg_731_pp0_iter1_reg(0),
      R => '0'
    );
\out_d_reg_731_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731(1),
      Q => out_d_reg_731_pp0_iter1_reg(1),
      R => '0'
    );
\out_d_reg_731_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731(2),
      Q => out_d_reg_731_pp0_iter1_reg(2),
      R => '0'
    );
\out_d_reg_731_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731(3),
      Q => out_d_reg_731_pp0_iter1_reg(3),
      R => '0'
    );
\out_d_reg_731_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731(4),
      Q => out_d_reg_731_pp0_iter1_reg(4),
      R => '0'
    );
\out_d_reg_731_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731_pp0_iter1_reg(0),
      Q => out_d_reg_731_pp0_iter2_reg(0),
      R => '0'
    );
\out_d_reg_731_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731_pp0_iter1_reg(1),
      Q => out_d_reg_731_pp0_iter2_reg(1),
      R => '0'
    );
\out_d_reg_731_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731_pp0_iter1_reg(2),
      Q => out_d_reg_731_pp0_iter2_reg(2),
      R => '0'
    );
\out_d_reg_731_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731_pp0_iter1_reg(3),
      Q => out_d_reg_731_pp0_iter2_reg(3),
      R => '0'
    );
\out_d_reg_731_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731_pp0_iter1_reg(4),
      Q => out_d_reg_731_pp0_iter2_reg(4),
      R => '0'
    );
\out_d_reg_731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => B(0),
      Q => out_d_reg_731(0),
      R => '0'
    );
\out_d_reg_731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => B(1),
      Q => out_d_reg_731(1),
      R => '0'
    );
\out_d_reg_731_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => \out_d_reg_731[2]_i_1_n_5\,
      Q => out_d_reg_731(2),
      R => '0'
    );
\out_d_reg_731_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => B(3),
      Q => out_d_reg_731(3),
      R => '0'
    );
\out_d_reg_731_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => B(4),
      Q => out_d_reg_731(4),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211(0),
      Q => out_h_0_reg_211_pp0_iter1_reg(0),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211(1),
      Q => out_h_0_reg_211_pp0_iter1_reg(1),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211(2),
      Q => out_h_0_reg_211_pp0_iter1_reg(2),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211(3),
      Q => out_h_0_reg_211_pp0_iter1_reg(3),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211_pp0_iter1_reg(0),
      Q => out_h_0_reg_211_pp0_iter2_reg(0),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211_pp0_iter1_reg(1),
      Q => out_h_0_reg_211_pp0_iter2_reg(1),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211_pp0_iter1_reg(2),
      Q => out_h_0_reg_211_pp0_iter2_reg(2),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211_pp0_iter1_reg(3),
      Q => out_h_0_reg_211_pp0_iter2_reg(3),
      R => '0'
    );
\out_h_0_reg_211_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln21_reg_830(0),
      Q => out_h_0_reg_211(0),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_h_0_reg_211_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln21_reg_830(1),
      Q => out_h_0_reg_211(1),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_h_0_reg_211_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln21_reg_830(2),
      Q => out_h_0_reg_211(2),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_h_0_reg_211_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln21_reg_830(3),
      Q => out_h_0_reg_211(3),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_h_reg_758[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555FFFFFFFF"
    )
        port map (
      I0 => out_h_0_reg_211(0),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln21_reg_830(0),
      I5 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      O => out_h_fu_401_p2(0)
    );
\out_h_reg_758[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335ACC00000000"
    )
        port map (
      I0 => out_h_0_reg_211(0),
      I1 => select_ln21_reg_830(0),
      I2 => out_h_0_reg_211(1),
      I3 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I4 => select_ln21_reg_830(1),
      I5 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      O => out_h_fu_401_p2(1)
    );
\out_h_reg_758[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFB800B800B800"
    )
        port map (
      I0 => out_h_0_reg_211(1),
      I1 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I2 => select_ln21_reg_830(1),
      I3 => \select_ln20_reg_746[0]_i_1_n_5\,
      I4 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I5 => ap_phi_mux_out_h_0_phi_fu_215_p4(2),
      O => out_h_fu_401_p2(2)
    );
\out_h_reg_758[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_215_p4(0),
      I1 => ap_phi_mux_out_h_0_phi_fu_215_p4(1),
      I2 => ap_phi_mux_out_h_0_phi_fu_215_p4(2),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => ap_phi_mux_out_h_0_phi_fu_215_p4(3),
      O => out_h_fu_401_p2(3)
    );
\out_h_reg_758[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_h_0_reg_211(0),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln21_reg_830(0),
      O => ap_phi_mux_out_h_0_phi_fu_215_p4(0)
    );
\out_h_reg_758[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_h_0_reg_211(1),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln21_reg_830(1),
      O => ap_phi_mux_out_h_0_phi_fu_215_p4(1)
    );
\out_h_reg_758[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_h_0_reg_211(2),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln21_reg_830(2),
      O => ap_phi_mux_out_h_0_phi_fu_215_p4(2)
    );
\out_h_reg_758[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_h_0_reg_211(3),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln21_reg_830(3),
      O => ap_phi_mux_out_h_0_phi_fu_215_p4(3)
    );
\out_h_reg_758_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758(0),
      Q => out_h_reg_758_pp0_iter1_reg(0),
      R => '0'
    );
\out_h_reg_758_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758(1),
      Q => out_h_reg_758_pp0_iter1_reg(1),
      R => '0'
    );
\out_h_reg_758_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758(2),
      Q => out_h_reg_758_pp0_iter1_reg(2),
      R => '0'
    );
\out_h_reg_758_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758(3),
      Q => out_h_reg_758_pp0_iter1_reg(3),
      R => '0'
    );
\out_h_reg_758_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758_pp0_iter1_reg(0),
      Q => out_h_reg_758_pp0_iter2_reg(0),
      R => '0'
    );
\out_h_reg_758_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758_pp0_iter1_reg(1),
      Q => out_h_reg_758_pp0_iter2_reg(1),
      R => '0'
    );
\out_h_reg_758_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758_pp0_iter1_reg(2),
      Q => out_h_reg_758_pp0_iter2_reg(2),
      R => '0'
    );
\out_h_reg_758_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758_pp0_iter1_reg(3),
      Q => out_h_reg_758_pp0_iter2_reg(3),
      R => '0'
    );
\out_h_reg_758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => out_h_fu_401_p2(0),
      Q => out_h_reg_758(0),
      R => '0'
    );
\out_h_reg_758_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => out_h_fu_401_p2(1),
      Q => out_h_reg_758(1),
      R => '0'
    );
\out_h_reg_758_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => out_h_fu_401_p2(2),
      Q => out_h_reg_758(2),
      R => '0'
    );
\out_h_reg_758_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => out_h_fu_401_p2(3),
      Q => out_h_reg_758(3),
      R => '0'
    );
\out_w_0_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => out_w_reg_846(0),
      Q => out_w_0_reg_223(0),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_w_0_reg_223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => out_w_reg_846(1),
      Q => out_w_0_reg_223(1),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_w_0_reg_223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => out_w_reg_846(2),
      Q => out_w_0_reg_223(2),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_w_0_reg_223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => out_w_reg_846(3),
      Q => out_w_0_reg_223(3),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_w_reg_846[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln26_reg_782(0),
      O => out_w_fu_552_p2(0)
    );
\out_w_reg_846[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln26_reg_782(0),
      I1 => select_ln26_reg_782(1),
      O => out_w_fu_552_p2(1)
    );
\out_w_reg_846[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => select_ln26_reg_782(0),
      I1 => select_ln26_reg_782(1),
      I2 => select_ln26_reg_782(2),
      O => out_w_fu_552_p2(2)
    );
\out_w_reg_846[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => select_ln26_reg_782(1),
      I1 => select_ln26_reg_782(0),
      I2 => select_ln26_reg_782(2),
      I3 => select_ln26_reg_782(3),
      O => out_w_fu_552_p2(3)
    );
\out_w_reg_846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => out_w_fu_552_p2(0),
      Q => out_w_reg_846(0),
      R => '0'
    );
\out_w_reg_846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => out_w_fu_552_p2(1),
      Q => out_w_reg_846(1),
      R => '0'
    );
\out_w_reg_846_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => out_w_fu_552_p2(2),
      Q => out_w_reg_846(2),
      R => '0'
    );
\out_w_reg_846_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => out_w_fu_552_p2(3),
      Q => out_w_reg_846(3),
      R => '0'
    );
ram_reg_0_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln29_1_reg_861(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln26_2_reg_808_reg_n_101,
      I4 => add_ln19_reg_8200,
      I5 => add_ln26_fu_479_p2_n_101,
      O => \select_ln29_1_reg_861_reg[9]_0\(8)
    );
ram_reg_0_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln29_1_reg_861(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln26_2_reg_808_reg_n_102,
      I4 => add_ln19_reg_8200,
      I5 => add_ln26_fu_479_p2_n_102,
      O => \select_ln29_1_reg_861_reg[9]_0\(7)
    );
ram_reg_0_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln29_1_reg_861(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln26_2_reg_808_reg_n_103,
      I4 => add_ln19_reg_8200,
      I5 => add_ln26_fu_479_p2_n_103,
      O => \select_ln29_1_reg_861_reg[9]_0\(6)
    );
ram_reg_0_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln29_1_reg_861(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln26_2_reg_808_reg_n_104,
      I4 => add_ln19_reg_8200,
      I5 => add_ln26_fu_479_p2_n_104,
      O => \select_ln29_1_reg_861_reg[9]_0\(5)
    );
ram_reg_0_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln29_1_reg_861(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln26_2_reg_808_reg_n_105,
      I4 => add_ln19_reg_8200,
      I5 => add_ln26_fu_479_p2_n_105,
      O => \select_ln29_1_reg_861_reg[9]_0\(4)
    );
ram_reg_0_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln29_1_reg_861(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln26_2_reg_808_reg_n_106,
      I4 => add_ln19_reg_8200,
      I5 => add_ln26_fu_479_p2_n_106,
      O => \select_ln29_1_reg_861_reg[9]_0\(3)
    );
ram_reg_0_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln29_1_reg_861(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln26_2_reg_808_reg_n_107,
      I4 => add_ln19_reg_8200,
      I5 => add_ln26_fu_479_p2_n_107,
      O => \select_ln29_1_reg_861_reg[9]_0\(2)
    );
ram_reg_0_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln29_1_reg_861(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln26_2_reg_808_reg_n_108,
      I4 => add_ln19_reg_8200,
      I5 => add_ln26_fu_479_p2_n_108,
      O => \select_ln29_1_reg_861_reg[9]_0\(1)
    );
ram_reg_0_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln29_1_reg_861(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln26_2_reg_808_reg_n_109,
      I4 => add_ln19_reg_8200,
      I5 => add_ln26_fu_479_p2_n_109,
      O => \select_ln29_1_reg_861_reg[9]_0\(0)
    );
ram_reg_0_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln29_1_reg_861(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln26_2_reg_808_reg_n_110,
      I4 => add_ln19_reg_8200,
      I5 => add_ln26_fu_479_p2_n_110,
      O => grp_max_pooling2d_fix16_fu_525_input_r_address1(0)
    );
ram_reg_0_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDFDDDFDDD"
    )
        port map (
      I0 => ram_reg_0_i_261_n_5,
      I1 => ram_reg_0_i_262_n_5,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_enable_reg_pp0_iter3_reg_n_5,
      O => grp_max_pooling2d_fix16_fu_525_input_r_ce0
    );
ram_reg_0_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEEEEEAAAAAAA"
    )
        port map (
      I0 => ram_reg_0_7,
      I1 => MemBank_B_address011_out,
      I2 => select_ln29_2_reg_887(13),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter3_reg_n_5,
      I5 => ram_reg_0_i_267_n_5,
      O => \select_ln29_2_reg_887_reg[13]_0\
    );
ram_reg_0_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEEEEEAAAAAAA"
    )
        port map (
      I0 => ram_reg_0_7,
      I1 => MemBank_B_address011_out,
      I2 => select_ln29_2_reg_887(12),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter3_reg_n_5,
      I5 => ram_reg_0_i_269_n_5,
      O => \select_ln29_2_reg_887_reg[12]_0\
    );
ram_reg_0_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEEEEEAAAAAAA"
    )
        port map (
      I0 => ram_reg_0_7,
      I1 => MemBank_B_address011_out,
      I2 => select_ln29_2_reg_887(11),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter3_reg_n_5,
      I5 => ram_reg_0_i_272_n_5,
      O => \select_ln29_2_reg_887_reg[11]_0\
    );
ram_reg_0_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(10),
      I1 => ram_reg_0_i_262_n_5,
      I2 => add_ln26_1_fu_499_p2_n_100,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln29_reg_835(10),
      O => ram_reg_0_i_159_n_5
    );
ram_reg_0_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AEA2A0000"
    )
        port map (
      I0 => ram_reg_0_i_286_n_5,
      I1 => ap_enable_reg_pp0_iter3_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => select_ln29_2_reg_887(9),
      I4 => Q(5),
      I5 => Q(3),
      O => ram_reg_0_i_164_n_5
    );
ram_reg_0_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AEA2A0000"
    )
        port map (
      I0 => ram_reg_0_i_291_n_5,
      I1 => ap_enable_reg_pp0_iter3_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => select_ln29_2_reg_887(8),
      I4 => Q(5),
      I5 => Q(3),
      O => ram_reg_0_i_169_n_5
    );
ram_reg_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_input_r_address1(13),
      I1 => MemBank_B_address011_out,
      I2 => grp_depthwise_conv2d_fix_fu_475_input_r_address1(1),
      I3 => Q(0),
      I4 => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(2),
      I5 => MemBank_B_address01,
      O => ADDRBWRADDR(4)
    );
ram_reg_0_i_174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AEA2A0000"
    )
        port map (
      I0 => ram_reg_0_i_297_n_5,
      I1 => ap_enable_reg_pp0_iter3_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => select_ln29_2_reg_887(7),
      I4 => Q(5),
      I5 => Q(3),
      O => ram_reg_0_i_174_n_5
    );
ram_reg_0_i_179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AEA2A0000"
    )
        port map (
      I0 => ram_reg_0_i_301_n_5,
      I1 => ap_enable_reg_pp0_iter3_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => select_ln29_2_reg_887(6),
      I4 => Q(5),
      I5 => Q(3),
      O => ram_reg_0_i_179_n_5
    );
ram_reg_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_input_r_address1(12),
      I1 => MemBank_B_address011_out,
      I2 => grp_depthwise_conv2d_fix_fu_475_input_r_address1(1),
      I3 => Q(0),
      I4 => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(1),
      I5 => MemBank_B_address01,
      O => ADDRBWRADDR(3)
    );
ram_reg_0_i_184: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AEA2A0000"
    )
        port map (
      I0 => ram_reg_0_i_305_n_5,
      I1 => ap_enable_reg_pp0_iter3_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => select_ln29_2_reg_887(5),
      I4 => Q(5),
      I5 => Q(3),
      O => ram_reg_0_i_184_n_5
    );
ram_reg_0_i_189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AEA2A0000"
    )
        port map (
      I0 => ram_reg_0_i_311_n_5,
      I1 => ap_enable_reg_pp0_iter3_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => select_ln29_2_reg_887(4),
      I4 => Q(5),
      I5 => Q(3),
      O => ram_reg_0_i_189_n_5
    );
ram_reg_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEAEAEAEAEAEA"
    )
        port map (
      I0 => ram_reg_0_0,
      I1 => ram_reg_0_1,
      I2 => ram_reg_0_2,
      I3 => MemBank_B_address011_out,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => ap_enable_reg_pp0_iter3_reg_n_5,
      O => ram_reg_0_i_19_n_5
    );
ram_reg_0_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AEA2A0000"
    )
        port map (
      I0 => ram_reg_0_i_317_n_5,
      I1 => ap_enable_reg_pp0_iter3_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => select_ln29_2_reg_887(3),
      I4 => Q(5),
      I5 => Q(3),
      O => ram_reg_0_i_194_n_5
    );
\ram_reg_0_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_input_r_address1(11),
      I1 => MemBank_B_address011_out,
      I2 => grp_depthwise_conv2d_fix_fu_475_input_r_address1(1),
      I3 => Q(0),
      I4 => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(0),
      I5 => MemBank_B_address01,
      O => ADDRBWRADDR(2)
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFCEFFFEFF02"
    )
        port map (
      I0 => ram_reg_0_i_19_n_5,
      I1 => MemBank_A_address01,
      I2 => Q(1),
      I3 => input_data_data_V_0_ack_out,
      I4 => ram_reg_0,
      I5 => output_r_ce0,
      O => \ap_CS_fsm_reg[7]\
    );
ram_reg_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_input_r_address1(10),
      I1 => Q(3),
      I2 => Q(5),
      I3 => grp_depthwise_conv2d_fix_fu_475_input_r_address1(1),
      I4 => Q(0),
      I5 => ram_reg_0_4,
      O => ADDRBWRADDR(1)
    );
ram_reg_0_i_200: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AEA2A0000"
    )
        port map (
      I0 => ram_reg_0_i_325_n_5,
      I1 => ap_enable_reg_pp0_iter3_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => select_ln29_2_reg_887(2),
      I4 => Q(5),
      I5 => Q(3),
      O => ram_reg_0_i_200_n_5
    );
ram_reg_0_i_205: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AEA2A0000"
    )
        port map (
      I0 => ram_reg_0_i_329_n_5,
      I1 => ap_enable_reg_pp0_iter3_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => select_ln29_2_reg_887(1),
      I4 => Q(5),
      I5 => Q(3),
      O => ram_reg_0_i_205_n_5
    );
ram_reg_0_i_210: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AEA2A0000"
    )
        port map (
      I0 => ram_reg_0_i_333_n_5,
      I1 => ap_enable_reg_pp0_iter3_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => select_ln29_2_reg_887(0),
      I4 => Q(5),
      I5 => Q(3),
      O => ram_reg_0_i_210_n_5
    );
ram_reg_0_i_261: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      O => ram_reg_0_i_261_n_5
    );
ram_reg_0_i_262: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter2_reg_n_5,
      O => ram_reg_0_i_262_n_5
    );
ram_reg_0_i_267: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(13),
      I1 => ram_reg_0_i_262_n_5,
      I2 => add_ln26_1_fu_499_p2_n_97,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln29_reg_835(13),
      O => ram_reg_0_i_267_n_5
    );
ram_reg_0_i_269: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(12),
      I1 => ram_reg_0_i_262_n_5,
      I2 => add_ln26_1_fu_499_p2_n_98,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln29_reg_835(12),
      O => ram_reg_0_i_269_n_5
    );
ram_reg_0_i_272: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(11),
      I1 => ram_reg_0_i_262_n_5,
      I2 => add_ln26_1_fu_499_p2_n_99,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln29_reg_835(11),
      O => ram_reg_0_i_272_n_5
    );
ram_reg_0_i_286: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(9),
      I1 => ram_reg_0_i_262_n_5,
      I2 => add_ln26_1_fu_499_p2_n_101,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln29_reg_835(9),
      O => ram_reg_0_i_286_n_5
    );
ram_reg_0_i_291: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(8),
      I1 => ram_reg_0_i_262_n_5,
      I2 => add_ln26_1_fu_499_p2_n_102,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln29_reg_835(8),
      O => ram_reg_0_i_291_n_5
    );
ram_reg_0_i_297: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(7),
      I1 => ram_reg_0_i_262_n_5,
      I2 => add_ln26_1_fu_499_p2_n_103,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln29_reg_835(7),
      O => ram_reg_0_i_297_n_5
    );
ram_reg_0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_input_r_address1(0),
      I1 => Q(3),
      I2 => Q(5),
      I3 => grp_depthwise_conv2d_fix_fu_475_input_r_address1(0),
      I4 => Q(0),
      I5 => ram_reg_0_3,
      O => ADDRBWRADDR(0)
    );
ram_reg_0_i_301: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(6),
      I1 => ram_reg_0_i_262_n_5,
      I2 => add_ln26_1_fu_499_p2_n_104,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln29_reg_835(6),
      O => ram_reg_0_i_301_n_5
    );
ram_reg_0_i_305: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(5),
      I1 => ram_reg_0_i_262_n_5,
      I2 => add_ln26_1_fu_499_p2_n_105,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln29_reg_835(5),
      O => ram_reg_0_i_305_n_5
    );
ram_reg_0_i_311: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(4),
      I1 => ram_reg_0_i_262_n_5,
      I2 => add_ln26_1_fu_499_p2_n_106,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln29_reg_835(4),
      O => ram_reg_0_i_311_n_5
    );
ram_reg_0_i_317: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(3),
      I1 => ram_reg_0_i_262_n_5,
      I2 => add_ln26_1_fu_499_p2_n_107,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln29_reg_835(3),
      O => ram_reg_0_i_317_n_5
    );
ram_reg_0_i_325: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(2),
      I1 => ram_reg_0_i_262_n_5,
      I2 => add_ln26_1_fu_499_p2_n_108,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln29_reg_835(2),
      O => ram_reg_0_i_325_n_5
    );
ram_reg_0_i_329: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(1),
      I1 => ram_reg_0_i_262_n_5,
      I2 => add_ln26_1_fu_499_p2_n_109,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln29_reg_835(1),
      O => ram_reg_0_i_329_n_5
    );
ram_reg_0_i_333: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(0),
      I1 => ram_reg_0_i_262_n_5,
      I2 => add_ln26_1_fu_499_p2_n_110,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln29_reg_835(0),
      O => ram_reg_0_i_333_n_5
    );
\ram_reg_0_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_output_r_address0(11),
      I1 => input_r_address0(9),
      I2 => ram_reg_0_10(11),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => add_ln34_reg_882_reg_0
    );
ram_reg_0_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_input_r_ce0,
      I1 => ram_reg_0_8,
      I2 => ram_reg_0_9,
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => ap_enable_reg_pp1_iter4_reg
    );
\ram_reg_0_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_output_r_address0(10),
      I1 => input_r_address0(9),
      I2 => ram_reg_0_10(10),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => add_ln34_reg_882_reg_1
    );
ram_reg_0_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8F888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_5,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage3,
      O => grp_max_pooling2d_fix16_fu_525_input_r_ce1
    );
\ram_reg_0_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_output_r_address0(9),
      I1 => input_r_address0(9),
      I2 => ram_reg_0_10(9),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => add_ln34_reg_882_reg_2
    );
\ram_reg_0_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_output_r_address0(8),
      I1 => input_r_address0(8),
      I2 => ram_reg_0_10(8),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => add_ln34_reg_882_reg_3
    );
ram_reg_0_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEEEEEAAAAAAA"
    )
        port map (
      I0 => ram_reg_0_7,
      I1 => MemBank_B_address011_out,
      I2 => select_ln29_2_reg_887(10),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter3_reg_n_5,
      I5 => ram_reg_0_i_159_n_5,
      O => \select_ln29_2_reg_887_reg[10]_0\
    );
\ram_reg_0_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_output_r_address0(7),
      I1 => input_r_address0(7),
      I2 => ram_reg_0_10(7),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => add_ln34_reg_882_reg_4
    );
ram_reg_0_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => ram_reg_0_i_164_n_5,
      I1 => ram_reg_0_5(9),
      I2 => ram_reg_0_6(9),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => \add_ln43_1_reg_1324_pp1_iter3_reg_reg[9]\
    );
\ram_reg_0_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_output_r_address0(6),
      I1 => input_r_address0(6),
      I2 => ram_reg_0_10(6),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => add_ln34_reg_882_reg_5
    );
ram_reg_0_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => ram_reg_0_i_169_n_5,
      I1 => ram_reg_0_5(8),
      I2 => ram_reg_0_6(8),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => \add_ln43_1_reg_1324_pp1_iter3_reg_reg[8]\
    );
\ram_reg_0_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_output_r_address0(5),
      I1 => input_r_address0(5),
      I2 => ram_reg_0_10(5),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => add_ln34_reg_882_reg_6
    );
ram_reg_0_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => ram_reg_0_i_174_n_5,
      I1 => ram_reg_0_5(7),
      I2 => ram_reg_0_6(7),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => \add_ln43_1_reg_1324_pp1_iter3_reg_reg[7]\
    );
\ram_reg_0_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_output_r_address0(4),
      I1 => input_r_address0(4),
      I2 => ram_reg_0_10(4),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => add_ln34_reg_882_reg_7
    );
ram_reg_0_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => ram_reg_0_i_179_n_5,
      I1 => ram_reg_0_5(6),
      I2 => ram_reg_0_6(6),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => \add_ln43_1_reg_1324_pp1_iter3_reg_reg[6]\
    );
\ram_reg_0_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_output_r_address0(3),
      I1 => input_r_address0(3),
      I2 => ram_reg_0_10(3),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => add_ln34_reg_882_reg_8
    );
ram_reg_0_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => ram_reg_0_i_184_n_5,
      I1 => ram_reg_0_5(5),
      I2 => ram_reg_0_6(5),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => \add_ln43_1_reg_1324_pp1_iter3_reg_reg[5]\
    );
\ram_reg_0_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_output_r_address0(2),
      I1 => input_r_address0(2),
      I2 => ram_reg_0_10(2),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => add_ln34_reg_882_reg_9
    );
ram_reg_0_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => ram_reg_0_i_189_n_5,
      I1 => ram_reg_0_5(4),
      I2 => ram_reg_0_6(4),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => \add_ln43_1_reg_1324_pp1_iter3_reg_reg[4]\
    );
\ram_reg_0_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_output_r_address0(1),
      I1 => input_r_address0(1),
      I2 => ram_reg_0_10(1),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => add_ln34_reg_882_reg_10
    );
ram_reg_0_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => ram_reg_0_i_194_n_5,
      I1 => ram_reg_0_5(3),
      I2 => ram_reg_0_6(3),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => \add_ln43_1_reg_1324_pp1_iter3_reg_reg[3]\
    );
\ram_reg_0_i_78__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_525_output_r_address0(0),
      I1 => input_r_address0(0),
      I2 => ram_reg_0_10(0),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => add_ln34_reg_882_reg_11
    );
ram_reg_0_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => ram_reg_0_i_200_n_5,
      I1 => ram_reg_0_5(2),
      I2 => ram_reg_0_6(2),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => \add_ln43_1_reg_1324_pp1_iter3_reg_reg[2]\
    );
\ram_reg_0_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => ram_reg_0_i_205_n_5,
      I1 => ram_reg_0_5(1),
      I2 => ram_reg_0_6(1),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => \add_ln43_1_reg_1324_pp1_iter3_reg_reg[1]\
    );
\ram_reg_0_i_89__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => ram_reg_0_i_210_n_5,
      I1 => ram_reg_0_5(0),
      I2 => ram_reg_0_6(0),
      I3 => MemBank_B_address011_out,
      I4 => Q(6),
      I5 => Q(7),
      O => \add_ln43_1_reg_1324_pp1_iter3_reg_reg[0]\
    );
ram_reg_0_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln29_1_reg_861(13),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln26_2_reg_808_reg_n_97,
      I4 => add_ln19_reg_8200,
      I5 => add_ln26_fu_479_p2_n_97,
      O => grp_max_pooling2d_fix16_fu_525_input_r_address1(13)
    );
ram_reg_0_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => icmp_ln19_reg_727_pp0_iter3_reg,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter3_reg_n_5,
      I3 => Q(5),
      I4 => Q(3),
      O => \icmp_ln19_reg_727_pp0_iter3_reg_reg[0]_0\
    );
ram_reg_0_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln29_1_reg_861(12),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln26_2_reg_808_reg_n_98,
      I4 => add_ln19_reg_8200,
      I5 => add_ln26_fu_479_p2_n_98,
      O => grp_max_pooling2d_fix16_fu_525_input_r_address1(12)
    );
ram_reg_0_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln29_1_reg_861(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln26_2_reg_808_reg_n_99,
      I4 => add_ln19_reg_8200,
      I5 => add_ln26_fu_479_p2_n_99,
      O => grp_max_pooling2d_fix16_fu_525_input_r_address1(11)
    );
\ram_reg_0_i_98__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln29_1_reg_861(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln26_2_reg_808_reg_n_100,
      I4 => add_ln19_reg_8200,
      I5 => add_ln26_fu_479_p2_n_100,
      O => grp_max_pooling2d_fix16_fu_525_input_r_address1(10)
    );
\reg_235[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => \icmp_ln19_reg_727_pp0_iter2_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter2_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      O => \reg_235[15]_i_1_n_5\
    );
\reg_235_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(0),
      Q => \^reg_235_reg[15]_0\(0),
      R => '0'
    );
\reg_235_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(10),
      Q => \^reg_235_reg[15]_0\(10),
      R => '0'
    );
\reg_235_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(11),
      Q => \^reg_235_reg[15]_0\(11),
      R => '0'
    );
\reg_235_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(12),
      Q => \^reg_235_reg[15]_0\(12),
      R => '0'
    );
\reg_235_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(13),
      Q => \^reg_235_reg[15]_0\(13),
      R => '0'
    );
\reg_235_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(14),
      Q => \^reg_235_reg[15]_0\(14),
      R => '0'
    );
\reg_235_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(15),
      Q => \^reg_235_reg[15]_0\(15),
      R => '0'
    );
\reg_235_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(1),
      Q => \^reg_235_reg[15]_0\(1),
      R => '0'
    );
\reg_235_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(2),
      Q => \^reg_235_reg[15]_0\(2),
      R => '0'
    );
\reg_235_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(3),
      Q => \^reg_235_reg[15]_0\(3),
      R => '0'
    );
\reg_235_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(4),
      Q => \^reg_235_reg[15]_0\(4),
      R => '0'
    );
\reg_235_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(5),
      Q => \^reg_235_reg[15]_0\(5),
      R => '0'
    );
\reg_235_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(6),
      Q => \^reg_235_reg[15]_0\(6),
      R => '0'
    );
\reg_235_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(7),
      Q => \^reg_235_reg[15]_0\(7),
      R => '0'
    );
\reg_235_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(8),
      Q => \^reg_235_reg[15]_0\(8),
      R => '0'
    );
\reg_235_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(9),
      Q => \^reg_235_reg[15]_0\(9),
      R => '0'
    );
\select_ln19_reg_825[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_731(0),
      I1 => icmp_ln21_reg_737,
      I2 => out_d_0_reg_187(0),
      O => select_ln19_fu_525_p3(0)
    );
\select_ln19_reg_825[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_731(1),
      I1 => icmp_ln21_reg_737,
      I2 => out_d_0_reg_187(1),
      O => select_ln19_fu_525_p3(1)
    );
\select_ln19_reg_825[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_731(2),
      I1 => icmp_ln21_reg_737,
      I2 => out_d_0_reg_187(2),
      O => select_ln19_fu_525_p3(2)
    );
\select_ln19_reg_825[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_731(3),
      I1 => icmp_ln21_reg_737,
      I2 => out_d_0_reg_187(3),
      O => select_ln19_fu_525_p3(3)
    );
\select_ln19_reg_825[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_731(4),
      I1 => icmp_ln21_reg_737,
      I2 => out_d_0_reg_187(4),
      O => select_ln19_fu_525_p3(4)
    );
\select_ln19_reg_825_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln19_fu_525_p3(0),
      Q => select_ln19_reg_825(0),
      R => '0'
    );
\select_ln19_reg_825_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln19_fu_525_p3(1),
      Q => select_ln19_reg_825(1),
      R => '0'
    );
\select_ln19_reg_825_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln19_fu_525_p3(2),
      Q => select_ln19_reg_825(2),
      R => '0'
    );
\select_ln19_reg_825_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln19_fu_525_p3(3),
      Q => select_ln19_reg_825(3),
      R => '0'
    );
\select_ln19_reg_825_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln19_fu_525_p3(4),
      Q => select_ln19_reg_825(4),
      R => '0'
    );
\select_ln20_5_reg_751[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200202022002"
    )
        port map (
      I0 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I1 => \select_ln20_5_reg_751[0]_i_2_n_5\,
      I2 => mul_ln9_reg_712(2),
      I3 => out_w_reg_846(3),
      I4 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I5 => out_w_0_reg_223(3),
      O => p_1_in
    );
\select_ln20_5_reg_751[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF07F7F7F7"
    )
        port map (
      I0 => out_w_reg_846(2),
      I1 => out_w_reg_846(1),
      I2 => \select_ln20_5_reg_751[0]_i_3_n_5\,
      I3 => out_w_0_reg_223(1),
      I4 => out_w_0_reg_223(2),
      I5 => \select_ln20_5_reg_751[0]_i_4_n_5\,
      O => \select_ln20_5_reg_751[0]_i_2_n_5\
    );
\select_ln20_5_reg_751[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      O => \select_ln20_5_reg_751[0]_i_3_n_5\
    );
\select_ln20_5_reg_751[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => out_w_reg_846(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => out_w_0_reg_223(0),
      O => \select_ln20_5_reg_751[0]_i_4_n_5\
    );
\select_ln20_5_reg_751_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln20_5_reg_751,
      Q => select_ln20_5_reg_751_pp0_iter1_reg,
      R => '0'
    );
\select_ln20_5_reg_751_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln20_5_reg_751_pp0_iter1_reg,
      Q => select_ln20_5_reg_751_pp0_iter2_reg,
      R => '0'
    );
\select_ln20_5_reg_751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => p_1_in,
      Q => select_ln20_5_reg_751,
      R => '0'
    );
\select_ln20_reg_746[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA00008000"
    )
        port map (
      I0 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I1 => select_ln21_reg_830(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => out_h_0_reg_211(0),
      O => \select_ln20_reg_746[0]_i_1_n_5\
    );
\select_ln20_reg_746[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I1 => select_ln21_reg_830(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_h_0_reg_211(1),
      O => \select_ln20_reg_746[1]_i_1_n_5\
    );
\select_ln20_reg_746[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080000"
    )
        port map (
      I0 => select_ln21_reg_830(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I3 => out_h_0_reg_211(2),
      I4 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      O => \select_ln20_reg_746[2]_i_1_n_5\
    );
\select_ln20_reg_746[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080000"
    )
        port map (
      I0 => select_ln21_reg_830(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I3 => out_h_0_reg_211(3),
      I4 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      O => \select_ln20_reg_746[3]_i_1_n_5\
    );
\select_ln20_reg_746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => \select_ln20_reg_746[0]_i_1_n_5\,
      Q => select_ln20_reg_746(0),
      R => '0'
    );
\select_ln20_reg_746_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => \select_ln20_reg_746[1]_i_1_n_5\,
      Q => select_ln20_reg_746(1),
      R => '0'
    );
\select_ln20_reg_746_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => \select_ln20_reg_746[2]_i_1_n_5\,
      Q => select_ln20_reg_746(2),
      R => '0'
    );
\select_ln20_reg_746_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => \select_ln20_reg_746[3]_i_1_n_5\,
      Q => select_ln20_reg_746(3),
      R => '0'
    );
\select_ln21_1_reg_851[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_199(0),
      O => add_ln21_1_fu_557_p2(0)
    );
\select_ln21_1_reg_851[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_199(0),
      I1 => indvar_flatten_reg_199(1),
      O => add_ln21_1_fu_557_p2(1)
    );
\select_ln21_1_reg_851[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_199(2),
      I1 => indvar_flatten_reg_199(1),
      I2 => indvar_flatten_reg_199(0),
      O => add_ln21_1_fu_557_p2(2)
    );
\select_ln21_1_reg_851[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten_reg_199(3),
      I1 => indvar_flatten_reg_199(0),
      I2 => indvar_flatten_reg_199(1),
      I3 => indvar_flatten_reg_199(2),
      O => add_ln21_1_fu_557_p2(3)
    );
\select_ln21_1_reg_851[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_199(4),
      I1 => indvar_flatten_reg_199(2),
      I2 => indvar_flatten_reg_199(1),
      I3 => indvar_flatten_reg_199(0),
      I4 => indvar_flatten_reg_199(3),
      O => add_ln21_1_fu_557_p2(4)
    );
\select_ln21_1_reg_851[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_199(5),
      I1 => indvar_flatten_reg_199(3),
      I2 => indvar_flatten_reg_199(0),
      I3 => indvar_flatten_reg_199(1),
      I4 => indvar_flatten_reg_199(2),
      I5 => indvar_flatten_reg_199(4),
      O => add_ln21_1_fu_557_p2(5)
    );
\select_ln21_1_reg_851[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_199(6),
      I1 => \select_ln21_1_reg_851[7]_i_4_n_5\,
      O => add_ln21_1_fu_557_p2(6)
    );
\select_ln21_1_reg_851[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => icmp_ln21_reg_737,
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage3,
      O => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      O => out_w_reg_8460
    );
\select_ln21_1_reg_851[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_199(7),
      I1 => \select_ln21_1_reg_851[7]_i_4_n_5\,
      I2 => indvar_flatten_reg_199(6),
      O => add_ln21_1_fu_557_p2(7)
    );
\select_ln21_1_reg_851[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => indvar_flatten_reg_199(5),
      I1 => indvar_flatten_reg_199(3),
      I2 => indvar_flatten_reg_199(0),
      I3 => indvar_flatten_reg_199(1),
      I4 => indvar_flatten_reg_199(2),
      I5 => indvar_flatten_reg_199(4),
      O => \select_ln21_1_reg_851[7]_i_4_n_5\
    );
\select_ln21_1_reg_851_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(0),
      Q => \select_ln21_1_reg_851_reg_n_5_[0]\,
      S => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(1),
      Q => \select_ln21_1_reg_851_reg_n_5_[1]\,
      R => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(2),
      Q => \select_ln21_1_reg_851_reg_n_5_[2]\,
      R => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(3),
      Q => \select_ln21_1_reg_851_reg_n_5_[3]\,
      R => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(4),
      Q => \select_ln21_1_reg_851_reg_n_5_[4]\,
      R => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(5),
      Q => \select_ln21_1_reg_851_reg_n_5_[5]\,
      R => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(6),
      Q => \select_ln21_1_reg_851_reg_n_5_[6]\,
      R => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(7),
      Q => \select_ln21_1_reg_851_reg_n_5_[7]\,
      R => select_ln21_1_reg_851
    );
\select_ln21_reg_830[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_758(0),
      I1 => select_ln20_5_reg_751,
      I2 => select_ln20_reg_746(0),
      O => select_ln21_fu_531_p3(0)
    );
\select_ln21_reg_830[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_758(1),
      I1 => select_ln20_5_reg_751,
      I2 => select_ln20_reg_746(1),
      O => select_ln21_fu_531_p3(1)
    );
\select_ln21_reg_830[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_758(2),
      I1 => select_ln20_5_reg_751,
      I2 => select_ln20_reg_746(2),
      O => select_ln21_fu_531_p3(2)
    );
\select_ln21_reg_830[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_758(3),
      I1 => select_ln20_5_reg_751,
      I2 => select_ln20_reg_746(3),
      O => select_ln21_fu_531_p3(3)
    );
\select_ln21_reg_830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln21_fu_531_p3(0),
      Q => select_ln21_reg_830(0),
      R => '0'
    );
\select_ln21_reg_830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln21_fu_531_p3(1),
      Q => select_ln21_reg_830(1),
      R => '0'
    );
\select_ln21_reg_830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln21_fu_531_p3(2),
      Q => select_ln21_reg_830(2),
      R => '0'
    );
\select_ln21_reg_830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln21_fu_531_p3(3),
      Q => select_ln21_reg_830(3),
      R => '0'
    );
\select_ln26_1_reg_764_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln26_1_fu_499_p2_i_9_n_5,
      Q => select_ln26_1_reg_764(1),
      R => '0'
    );
\select_ln26_1_reg_764_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln26_1_fu_499_p2_i_8_n_5,
      Q => select_ln26_1_reg_764(2),
      R => '0'
    );
\select_ln26_1_reg_764_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln26_1_fu_499_p2_i_7_n_5,
      Q => select_ln26_1_reg_764(3),
      R => '0'
    );
\select_ln26_1_reg_764_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln26_1_fu_499_p2_i_6_n_5,
      Q => select_ln26_1_reg_764(4),
      R => '0'
    );
\select_ln26_1_reg_764_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln26_1_fu_499_p2_i_5_n_5,
      Q => select_ln26_1_reg_764(5),
      R => '0'
    );
\select_ln26_1_reg_764_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln26_1_fu_499_p2_i_4_n_5,
      Q => select_ln26_1_reg_764(6),
      R => '0'
    );
\select_ln26_1_reg_764_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln26_1_fu_499_p2_i_3_n_5,
      Q => select_ln26_1_reg_764(7),
      R => '0'
    );
\select_ln26_1_reg_764_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln26_1_fu_499_p2_i_2_n_5,
      Q => select_ln26_1_reg_764(8),
      R => '0'
    );
\select_ln26_reg_782[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => select_ln20_5_reg_751,
      I1 => icmp_ln21_reg_737,
      I2 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I3 => ap_CS_fsm_pp0_stage2,
      O => \select_ln26_reg_782[3]_i_1_n_5\
    );
\select_ln26_reg_782[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      O => add_ln26_1_reg_7980
    );
\select_ln26_reg_782_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln26_reg_782(0),
      Q => select_ln26_reg_782_pp0_iter1_reg(0),
      R => '0'
    );
\select_ln26_reg_782_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln26_reg_782(1),
      Q => select_ln26_reg_782_pp0_iter1_reg(1),
      R => '0'
    );
\select_ln26_reg_782_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln26_reg_782(2),
      Q => select_ln26_reg_782_pp0_iter1_reg(2),
      R => '0'
    );
\select_ln26_reg_782_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln26_reg_782(3),
      Q => select_ln26_reg_782_pp0_iter1_reg(3),
      R => '0'
    );
\select_ln26_reg_782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => out_w_0_reg_223(0),
      Q => select_ln26_reg_782(0),
      R => \select_ln26_reg_782[3]_i_1_n_5\
    );
\select_ln26_reg_782_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => out_w_0_reg_223(1),
      Q => select_ln26_reg_782(1),
      R => \select_ln26_reg_782[3]_i_1_n_5\
    );
\select_ln26_reg_782_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => out_w_0_reg_223(2),
      Q => select_ln26_reg_782(2),
      R => \select_ln26_reg_782[3]_i_1_n_5\
    );
\select_ln26_reg_782_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln26_1_reg_7980,
      D => out_w_0_reg_223(3),
      Q => select_ln26_reg_782(3),
      R => \select_ln26_reg_782[3]_i_1_n_5\
    );
\select_ln29_1_reg_861[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_2_reg_808_reg_n_110,
      I1 => \select_ln29_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln29_reg_835(0),
      O => select_ln29_1_fu_580_p3(0)
    );
\select_ln29_1_reg_861[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_2_reg_808_reg_n_100,
      I1 => \select_ln29_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln29_reg_835(10),
      O => select_ln29_1_fu_580_p3(10)
    );
\select_ln29_1_reg_861[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_2_reg_808_reg_n_99,
      I1 => \select_ln29_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln29_reg_835(11),
      O => select_ln29_1_fu_580_p3(11)
    );
\select_ln29_1_reg_861[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_2_reg_808_reg_n_98,
      I1 => \select_ln29_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln29_reg_835(12),
      O => select_ln29_1_fu_580_p3(12)
    );
\select_ln29_1_reg_861[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => icmp_ln19_reg_727_pp0_iter1_reg,
      O => select_ln29_1_reg_8610
    );
\select_ln29_1_reg_861[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(12),
      I1 => q0(12),
      I2 => q0(13),
      I3 => \^reg_235_reg[15]_0\(13),
      O => \select_ln29_1_reg_861[13]_i_10_n_5\
    );
\select_ln29_1_reg_861[13]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(10),
      I1 => q0(10),
      I2 => q0(11),
      I3 => \^reg_235_reg[15]_0\(11),
      O => \select_ln29_1_reg_861[13]_i_11_n_5\
    );
\select_ln29_1_reg_861[13]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(8),
      I1 => q0(8),
      I2 => q0(9),
      I3 => \^reg_235_reg[15]_0\(9),
      O => \select_ln29_1_reg_861[13]_i_12_n_5\
    );
\select_ln29_1_reg_861[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(6),
      I1 => q0(6),
      I2 => q0(7),
      I3 => \^reg_235_reg[15]_0\(7),
      O => \select_ln29_1_reg_861[13]_i_13_n_5\
    );
\select_ln29_1_reg_861[13]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(4),
      I1 => q0(4),
      I2 => q0(5),
      I3 => \^reg_235_reg[15]_0\(5),
      O => \select_ln29_1_reg_861[13]_i_14_n_5\
    );
\select_ln29_1_reg_861[13]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(2),
      I1 => q0(2),
      I2 => q0(3),
      I3 => \^reg_235_reg[15]_0\(3),
      O => \select_ln29_1_reg_861[13]_i_15_n_5\
    );
\select_ln29_1_reg_861[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(0),
      I1 => q0(0),
      I2 => q0(1),
      I3 => \^reg_235_reg[15]_0\(1),
      O => \select_ln29_1_reg_861[13]_i_16_n_5\
    );
\select_ln29_1_reg_861[13]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(6),
      I1 => q0(6),
      I2 => q0(7),
      I3 => \^reg_235_reg[15]_0\(7),
      O => \select_ln29_1_reg_861[13]_i_17_n_5\
    );
\select_ln29_1_reg_861[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(4),
      I1 => q0(4),
      I2 => q0(5),
      I3 => \^reg_235_reg[15]_0\(5),
      O => \select_ln29_1_reg_861[13]_i_18_n_5\
    );
\select_ln29_1_reg_861[13]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(2),
      I1 => q0(2),
      I2 => q0(3),
      I3 => \^reg_235_reg[15]_0\(3),
      O => \select_ln29_1_reg_861[13]_i_19_n_5\
    );
\select_ln29_1_reg_861[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_2_reg_808_reg_n_97,
      I1 => \select_ln29_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln29_reg_835(13),
      O => select_ln29_1_fu_580_p3(13)
    );
\select_ln29_1_reg_861[13]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(0),
      I1 => q0(0),
      I2 => q0(1),
      I3 => \^reg_235_reg[15]_0\(1),
      O => \select_ln29_1_reg_861[13]_i_20_n_5\
    );
\select_ln29_1_reg_861[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(14),
      I1 => q0(14),
      I2 => \^reg_235_reg[15]_0\(15),
      I3 => q0(15),
      O => \select_ln29_1_reg_861[13]_i_5_n_5\
    );
\select_ln29_1_reg_861[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(12),
      I1 => q0(12),
      I2 => q0(13),
      I3 => \^reg_235_reg[15]_0\(13),
      O => \select_ln29_1_reg_861[13]_i_6_n_5\
    );
\select_ln29_1_reg_861[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(10),
      I1 => q0(10),
      I2 => q0(11),
      I3 => \^reg_235_reg[15]_0\(11),
      O => \select_ln29_1_reg_861[13]_i_7_n_5\
    );
\select_ln29_1_reg_861[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(8),
      I1 => q0(8),
      I2 => q0(9),
      I3 => \^reg_235_reg[15]_0\(9),
      O => \select_ln29_1_reg_861[13]_i_8_n_5\
    );
\select_ln29_1_reg_861[13]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(14),
      I1 => q0(14),
      I2 => \^reg_235_reg[15]_0\(15),
      I3 => q0(15),
      O => \select_ln29_1_reg_861[13]_i_9_n_5\
    );
\select_ln29_1_reg_861[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_2_reg_808_reg_n_109,
      I1 => \select_ln29_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln29_reg_835(1),
      O => select_ln29_1_fu_580_p3(1)
    );
\select_ln29_1_reg_861[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_2_reg_808_reg_n_108,
      I1 => \select_ln29_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln29_reg_835(2),
      O => select_ln29_1_fu_580_p3(2)
    );
\select_ln29_1_reg_861[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_2_reg_808_reg_n_107,
      I1 => \select_ln29_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln29_reg_835(3),
      O => select_ln29_1_fu_580_p3(3)
    );
\select_ln29_1_reg_861[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_2_reg_808_reg_n_106,
      I1 => \select_ln29_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln29_reg_835(4),
      O => select_ln29_1_fu_580_p3(4)
    );
\select_ln29_1_reg_861[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_2_reg_808_reg_n_105,
      I1 => \select_ln29_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln29_reg_835(5),
      O => select_ln29_1_fu_580_p3(5)
    );
\select_ln29_1_reg_861[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_2_reg_808_reg_n_104,
      I1 => \select_ln29_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln29_reg_835(6),
      O => select_ln29_1_fu_580_p3(6)
    );
\select_ln29_1_reg_861[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_2_reg_808_reg_n_103,
      I1 => \select_ln29_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln29_reg_835(7),
      O => select_ln29_1_fu_580_p3(7)
    );
\select_ln29_1_reg_861[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_2_reg_808_reg_n_102,
      I1 => \select_ln29_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln29_reg_835(8),
      O => select_ln29_1_fu_580_p3(8)
    );
\select_ln29_1_reg_861[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_2_reg_808_reg_n_101,
      I1 => \select_ln29_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln29_reg_835(9),
      O => select_ln29_1_fu_580_p3(9)
    );
\select_ln29_1_reg_861_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln29_1_reg_861(0),
      Q => select_ln29_1_reg_861_pp0_iter2_reg(0),
      R => '0'
    );
\select_ln29_1_reg_861_pp0_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln29_1_reg_861(10),
      Q => select_ln29_1_reg_861_pp0_iter2_reg(10),
      R => '0'
    );
\select_ln29_1_reg_861_pp0_iter2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln29_1_reg_861(11),
      Q => select_ln29_1_reg_861_pp0_iter2_reg(11),
      R => '0'
    );
\select_ln29_1_reg_861_pp0_iter2_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln29_1_reg_861(12),
      Q => select_ln29_1_reg_861_pp0_iter2_reg(12),
      R => '0'
    );
\select_ln29_1_reg_861_pp0_iter2_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln29_1_reg_861(13),
      Q => select_ln29_1_reg_861_pp0_iter2_reg(13),
      R => '0'
    );
\select_ln29_1_reg_861_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln29_1_reg_861(1),
      Q => select_ln29_1_reg_861_pp0_iter2_reg(1),
      R => '0'
    );
\select_ln29_1_reg_861_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln29_1_reg_861(2),
      Q => select_ln29_1_reg_861_pp0_iter2_reg(2),
      R => '0'
    );
\select_ln29_1_reg_861_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln29_1_reg_861(3),
      Q => select_ln29_1_reg_861_pp0_iter2_reg(3),
      R => '0'
    );
\select_ln29_1_reg_861_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln29_1_reg_861(4),
      Q => select_ln29_1_reg_861_pp0_iter2_reg(4),
      R => '0'
    );
\select_ln29_1_reg_861_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln29_1_reg_861(5),
      Q => select_ln29_1_reg_861_pp0_iter2_reg(5),
      R => '0'
    );
\select_ln29_1_reg_861_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln29_1_reg_861(6),
      Q => select_ln29_1_reg_861_pp0_iter2_reg(6),
      R => '0'
    );
\select_ln29_1_reg_861_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln29_1_reg_861(7),
      Q => select_ln29_1_reg_861_pp0_iter2_reg(7),
      R => '0'
    );
\select_ln29_1_reg_861_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln29_1_reg_861(8),
      Q => select_ln29_1_reg_861_pp0_iter2_reg(8),
      R => '0'
    );
\select_ln29_1_reg_861_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln29_1_reg_861(9),
      Q => select_ln29_1_reg_861_pp0_iter2_reg(9),
      R => '0'
    );
\select_ln29_1_reg_861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_1_reg_8610,
      D => select_ln29_1_fu_580_p3(0),
      Q => select_ln29_1_reg_861(0),
      R => '0'
    );
\select_ln29_1_reg_861_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_1_reg_8610,
      D => select_ln29_1_fu_580_p3(10),
      Q => select_ln29_1_reg_861(10),
      R => '0'
    );
\select_ln29_1_reg_861_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_1_reg_8610,
      D => select_ln29_1_fu_580_p3(11),
      Q => select_ln29_1_reg_861(11),
      R => '0'
    );
\select_ln29_1_reg_861_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_1_reg_8610,
      D => select_ln29_1_fu_580_p3(12),
      Q => select_ln29_1_reg_861(12),
      R => '0'
    );
\select_ln29_1_reg_861_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_1_reg_8610,
      D => select_ln29_1_fu_580_p3(13),
      Q => select_ln29_1_reg_861(13),
      R => '0'
    );
\select_ln29_1_reg_861_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_1_reg_861_reg[13]_i_4_n_5\,
      CO(3) => \select_ln29_1_reg_861_reg[13]_i_3_n_5\,
      CO(2) => \select_ln29_1_reg_861_reg[13]_i_3_n_6\,
      CO(1) => \select_ln29_1_reg_861_reg[13]_i_3_n_7\,
      CO(0) => \select_ln29_1_reg_861_reg[13]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln29_1_reg_861[13]_i_5_n_5\,
      DI(2) => \select_ln29_1_reg_861[13]_i_6_n_5\,
      DI(1) => \select_ln29_1_reg_861[13]_i_7_n_5\,
      DI(0) => \select_ln29_1_reg_861[13]_i_8_n_5\,
      O(3 downto 0) => \NLW_select_ln29_1_reg_861_reg[13]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln29_1_reg_861[13]_i_9_n_5\,
      S(2) => \select_ln29_1_reg_861[13]_i_10_n_5\,
      S(1) => \select_ln29_1_reg_861[13]_i_11_n_5\,
      S(0) => \select_ln29_1_reg_861[13]_i_12_n_5\
    );
\select_ln29_1_reg_861_reg[13]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln29_1_reg_861_reg[13]_i_4_n_5\,
      CO(2) => \select_ln29_1_reg_861_reg[13]_i_4_n_6\,
      CO(1) => \select_ln29_1_reg_861_reg[13]_i_4_n_7\,
      CO(0) => \select_ln29_1_reg_861_reg[13]_i_4_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln29_1_reg_861[13]_i_13_n_5\,
      DI(2) => \select_ln29_1_reg_861[13]_i_14_n_5\,
      DI(1) => \select_ln29_1_reg_861[13]_i_15_n_5\,
      DI(0) => \select_ln29_1_reg_861[13]_i_16_n_5\,
      O(3 downto 0) => \NLW_select_ln29_1_reg_861_reg[13]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln29_1_reg_861[13]_i_17_n_5\,
      S(2) => \select_ln29_1_reg_861[13]_i_18_n_5\,
      S(1) => \select_ln29_1_reg_861[13]_i_19_n_5\,
      S(0) => \select_ln29_1_reg_861[13]_i_20_n_5\
    );
\select_ln29_1_reg_861_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_1_reg_8610,
      D => select_ln29_1_fu_580_p3(1),
      Q => select_ln29_1_reg_861(1),
      R => '0'
    );
\select_ln29_1_reg_861_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_1_reg_8610,
      D => select_ln29_1_fu_580_p3(2),
      Q => select_ln29_1_reg_861(2),
      R => '0'
    );
\select_ln29_1_reg_861_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_1_reg_8610,
      D => select_ln29_1_fu_580_p3(3),
      Q => select_ln29_1_reg_861(3),
      R => '0'
    );
\select_ln29_1_reg_861_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_1_reg_8610,
      D => select_ln29_1_fu_580_p3(4),
      Q => select_ln29_1_reg_861(4),
      R => '0'
    );
\select_ln29_1_reg_861_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_1_reg_8610,
      D => select_ln29_1_fu_580_p3(5),
      Q => select_ln29_1_reg_861(5),
      R => '0'
    );
\select_ln29_1_reg_861_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_1_reg_8610,
      D => select_ln29_1_fu_580_p3(6),
      Q => select_ln29_1_reg_861(6),
      R => '0'
    );
\select_ln29_1_reg_861_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_1_reg_8610,
      D => select_ln29_1_fu_580_p3(7),
      Q => select_ln29_1_reg_861(7),
      R => '0'
    );
\select_ln29_1_reg_861_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_1_reg_8610,
      D => select_ln29_1_fu_580_p3(8),
      Q => select_ln29_1_reg_861(8),
      R => '0'
    );
\select_ln29_1_reg_861_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_1_reg_8610,
      D => select_ln29_1_fu_580_p3(9),
      Q => select_ln29_1_reg_861(9),
      R => '0'
    );
\select_ln29_2_reg_887[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(0),
      I1 => \select_ln29_2_reg_887_reg[13]_1\(0),
      I2 => select_ln29_1_reg_861_pp0_iter2_reg(0),
      O => select_ln29_2_fu_663_p3(0)
    );
\select_ln29_2_reg_887[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(10),
      I1 => \select_ln29_2_reg_887_reg[13]_1\(0),
      I2 => select_ln29_1_reg_861_pp0_iter2_reg(10),
      O => select_ln29_2_fu_663_p3(10)
    );
\select_ln29_2_reg_887[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(11),
      I1 => \select_ln29_2_reg_887_reg[13]_1\(0),
      I2 => select_ln29_1_reg_861_pp0_iter2_reg(11),
      O => select_ln29_2_fu_663_p3(11)
    );
\select_ln29_2_reg_887[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(12),
      I1 => \select_ln29_2_reg_887_reg[13]_1\(0),
      I2 => select_ln29_1_reg_861_pp0_iter2_reg(12),
      O => select_ln29_2_fu_663_p3(12)
    );
\select_ln29_2_reg_887[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \icmp_ln19_reg_727_pp0_iter2_reg_reg_n_5_[0]\,
      O => select_ln29_2_reg_8870
    );
\select_ln29_2_reg_887[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(12),
      I1 => q0(12),
      I2 => q0(13),
      I3 => \^reg_235_reg[15]_0\(13),
      O => \reg_235_reg[14]_0\(2)
    );
\select_ln29_2_reg_887[13]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(10),
      I1 => q0(10),
      I2 => q0(11),
      I3 => \^reg_235_reg[15]_0\(11),
      O => \reg_235_reg[14]_0\(1)
    );
\select_ln29_2_reg_887[13]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(8),
      I1 => q0(8),
      I2 => q0(9),
      I3 => \^reg_235_reg[15]_0\(9),
      O => \reg_235_reg[14]_0\(0)
    );
\select_ln29_2_reg_887[13]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(6),
      I1 => q0(6),
      I2 => q0(7),
      I3 => \^reg_235_reg[15]_0\(7),
      O => S(3)
    );
\select_ln29_2_reg_887[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(4),
      I1 => q0(4),
      I2 => q0(5),
      I3 => \^reg_235_reg[15]_0\(5),
      O => S(2)
    );
\select_ln29_2_reg_887[13]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(2),
      I1 => q0(2),
      I2 => q0(3),
      I3 => \^reg_235_reg[15]_0\(3),
      O => S(1)
    );
\select_ln29_2_reg_887[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(13),
      I1 => \select_ln29_2_reg_887_reg[13]_1\(0),
      I2 => select_ln29_1_reg_861_pp0_iter2_reg(13),
      O => select_ln29_2_fu_663_p3(13)
    );
\select_ln29_2_reg_887[13]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(0),
      I1 => q0(0),
      I2 => q0(1),
      I3 => \^reg_235_reg[15]_0\(1),
      O => S(0)
    );
\select_ln29_2_reg_887[13]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(14),
      I1 => q0(14),
      I2 => \^reg_235_reg[15]_0\(15),
      I3 => q0(15),
      O => \reg_235_reg[14]_0\(3)
    );
\select_ln29_2_reg_887[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(1),
      I1 => \select_ln29_2_reg_887_reg[13]_1\(0),
      I2 => select_ln29_1_reg_861_pp0_iter2_reg(1),
      O => select_ln29_2_fu_663_p3(1)
    );
\select_ln29_2_reg_887[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(2),
      I1 => \select_ln29_2_reg_887_reg[13]_1\(0),
      I2 => select_ln29_1_reg_861_pp0_iter2_reg(2),
      O => select_ln29_2_fu_663_p3(2)
    );
\select_ln29_2_reg_887[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(3),
      I1 => \select_ln29_2_reg_887_reg[13]_1\(0),
      I2 => select_ln29_1_reg_861_pp0_iter2_reg(3),
      O => select_ln29_2_fu_663_p3(3)
    );
\select_ln29_2_reg_887[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(4),
      I1 => \select_ln29_2_reg_887_reg[13]_1\(0),
      I2 => select_ln29_1_reg_861_pp0_iter2_reg(4),
      O => select_ln29_2_fu_663_p3(4)
    );
\select_ln29_2_reg_887[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(5),
      I1 => \select_ln29_2_reg_887_reg[13]_1\(0),
      I2 => select_ln29_1_reg_861_pp0_iter2_reg(5),
      O => select_ln29_2_fu_663_p3(5)
    );
\select_ln29_2_reg_887[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(6),
      I1 => \select_ln29_2_reg_887_reg[13]_1\(0),
      I2 => select_ln29_1_reg_861_pp0_iter2_reg(6),
      O => select_ln29_2_fu_663_p3(6)
    );
\select_ln29_2_reg_887[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(7),
      I1 => \select_ln29_2_reg_887_reg[13]_1\(0),
      I2 => select_ln29_1_reg_861_pp0_iter2_reg(7),
      O => select_ln29_2_fu_663_p3(7)
    );
\select_ln29_2_reg_887[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(8),
      I1 => \select_ln29_2_reg_887_reg[13]_1\(0),
      I2 => select_ln29_1_reg_861_pp0_iter2_reg(8),
      O => select_ln29_2_fu_663_p3(8)
    );
\select_ln29_2_reg_887[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_3_reg_814_pp0_iter2_reg(9),
      I1 => \select_ln29_2_reg_887_reg[13]_1\(0),
      I2 => select_ln29_1_reg_861_pp0_iter2_reg(9),
      O => select_ln29_2_fu_663_p3(9)
    );
\select_ln29_2_reg_887_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_2_reg_8870,
      D => select_ln29_2_fu_663_p3(0),
      Q => select_ln29_2_reg_887(0),
      R => '0'
    );
\select_ln29_2_reg_887_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_2_reg_8870,
      D => select_ln29_2_fu_663_p3(10),
      Q => select_ln29_2_reg_887(10),
      R => '0'
    );
\select_ln29_2_reg_887_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_2_reg_8870,
      D => select_ln29_2_fu_663_p3(11),
      Q => select_ln29_2_reg_887(11),
      R => '0'
    );
\select_ln29_2_reg_887_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_2_reg_8870,
      D => select_ln29_2_fu_663_p3(12),
      Q => select_ln29_2_reg_887(12),
      R => '0'
    );
\select_ln29_2_reg_887_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_2_reg_8870,
      D => select_ln29_2_fu_663_p3(13),
      Q => select_ln29_2_reg_887(13),
      R => '0'
    );
\select_ln29_2_reg_887_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_2_reg_8870,
      D => select_ln29_2_fu_663_p3(1),
      Q => select_ln29_2_reg_887(1),
      R => '0'
    );
\select_ln29_2_reg_887_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_2_reg_8870,
      D => select_ln29_2_fu_663_p3(2),
      Q => select_ln29_2_reg_887(2),
      R => '0'
    );
\select_ln29_2_reg_887_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_2_reg_8870,
      D => select_ln29_2_fu_663_p3(3),
      Q => select_ln29_2_reg_887(3),
      R => '0'
    );
\select_ln29_2_reg_887_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_2_reg_8870,
      D => select_ln29_2_fu_663_p3(4),
      Q => select_ln29_2_reg_887(4),
      R => '0'
    );
\select_ln29_2_reg_887_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_2_reg_8870,
      D => select_ln29_2_fu_663_p3(5),
      Q => select_ln29_2_reg_887(5),
      R => '0'
    );
\select_ln29_2_reg_887_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_2_reg_8870,
      D => select_ln29_2_fu_663_p3(6),
      Q => select_ln29_2_reg_887(6),
      R => '0'
    );
\select_ln29_2_reg_887_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_2_reg_8870,
      D => select_ln29_2_fu_663_p3(7),
      Q => select_ln29_2_reg_887(7),
      R => '0'
    );
\select_ln29_2_reg_887_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_2_reg_8870,
      D => select_ln29_2_fu_663_p3(8),
      Q => select_ln29_2_reg_887(8),
      R => '0'
    );
\select_ln29_2_reg_887_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_2_reg_8870,
      D => select_ln29_2_fu_663_p3(9),
      Q => select_ln29_2_reg_887(9),
      R => '0'
    );
\select_ln29_reg_835[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_798(0),
      I1 => CO(0),
      I2 => add_ln26_reg_788(0),
      O => select_ln29_fu_542_p3(0)
    );
\select_ln29_reg_835[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_798(10),
      I1 => CO(0),
      I2 => add_ln26_reg_788(10),
      O => select_ln29_fu_542_p3(10)
    );
\select_ln29_reg_835[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_798(11),
      I1 => CO(0),
      I2 => add_ln26_reg_788(11),
      O => select_ln29_fu_542_p3(11)
    );
\select_ln29_reg_835[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_798(12),
      I1 => CO(0),
      I2 => add_ln26_reg_788(12),
      O => select_ln29_fu_542_p3(12)
    );
\select_ln29_reg_835[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      O => select_ln29_reg_8350
    );
\select_ln29_reg_835[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_798(13),
      I1 => CO(0),
      I2 => add_ln26_reg_788(13),
      O => select_ln29_fu_542_p3(13)
    );
\select_ln29_reg_835[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_798(1),
      I1 => CO(0),
      I2 => add_ln26_reg_788(1),
      O => select_ln29_fu_542_p3(1)
    );
\select_ln29_reg_835[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_798(2),
      I1 => CO(0),
      I2 => add_ln26_reg_788(2),
      O => select_ln29_fu_542_p3(2)
    );
\select_ln29_reg_835[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_798(3),
      I1 => CO(0),
      I2 => add_ln26_reg_788(3),
      O => select_ln29_fu_542_p3(3)
    );
\select_ln29_reg_835[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_798(4),
      I1 => CO(0),
      I2 => add_ln26_reg_788(4),
      O => select_ln29_fu_542_p3(4)
    );
\select_ln29_reg_835[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_798(5),
      I1 => CO(0),
      I2 => add_ln26_reg_788(5),
      O => select_ln29_fu_542_p3(5)
    );
\select_ln29_reg_835[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_798(6),
      I1 => CO(0),
      I2 => add_ln26_reg_788(6),
      O => select_ln29_fu_542_p3(6)
    );
\select_ln29_reg_835[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_798(7),
      I1 => CO(0),
      I2 => add_ln26_reg_788(7),
      O => select_ln29_fu_542_p3(7)
    );
\select_ln29_reg_835[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_798(8),
      I1 => CO(0),
      I2 => add_ln26_reg_788(8),
      O => select_ln29_fu_542_p3(8)
    );
\select_ln29_reg_835[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_798(9),
      I1 => CO(0),
      I2 => add_ln26_reg_788(9),
      O => select_ln29_fu_542_p3(9)
    );
\select_ln29_reg_835_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_reg_8350,
      D => select_ln29_fu_542_p3(0),
      Q => select_ln29_reg_835(0),
      R => '0'
    );
\select_ln29_reg_835_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_reg_8350,
      D => select_ln29_fu_542_p3(10),
      Q => select_ln29_reg_835(10),
      R => '0'
    );
\select_ln29_reg_835_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_reg_8350,
      D => select_ln29_fu_542_p3(11),
      Q => select_ln29_reg_835(11),
      R => '0'
    );
\select_ln29_reg_835_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_reg_8350,
      D => select_ln29_fu_542_p3(12),
      Q => select_ln29_reg_835(12),
      R => '0'
    );
\select_ln29_reg_835_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_reg_8350,
      D => select_ln29_fu_542_p3(13),
      Q => select_ln29_reg_835(13),
      R => '0'
    );
\select_ln29_reg_835_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_reg_8350,
      D => select_ln29_fu_542_p3(1),
      Q => select_ln29_reg_835(1),
      R => '0'
    );
\select_ln29_reg_835_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_reg_8350,
      D => select_ln29_fu_542_p3(2),
      Q => select_ln29_reg_835(2),
      R => '0'
    );
\select_ln29_reg_835_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_reg_8350,
      D => select_ln29_fu_542_p3(3),
      Q => select_ln29_reg_835(3),
      R => '0'
    );
\select_ln29_reg_835_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_reg_8350,
      D => select_ln29_fu_542_p3(4),
      Q => select_ln29_reg_835(4),
      R => '0'
    );
\select_ln29_reg_835_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_reg_8350,
      D => select_ln29_fu_542_p3(5),
      Q => select_ln29_reg_835(5),
      R => '0'
    );
\select_ln29_reg_835_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_reg_8350,
      D => select_ln29_fu_542_p3(6),
      Q => select_ln29_reg_835(6),
      R => '0'
    );
\select_ln29_reg_835_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_reg_8350,
      D => select_ln29_fu_542_p3(7),
      Q => select_ln29_reg_835(7),
      R => '0'
    );
\select_ln29_reg_835_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_reg_8350,
      D => select_ln29_fu_542_p3(8),
      Q => select_ln29_reg_835(8),
      R => '0'
    );
\select_ln29_reg_835_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln29_reg_8350,
      D => select_ln29_fu_542_p3(9),
      Q => select_ln29_reg_835(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_AXILiteS_s_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : out STD_LOGIC;
    clear : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 4 downto 0 );
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_data_last_V_tm_fu_604_p1 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    output_data_strb_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TREADY : in STD_LOGIC;
    output_data_user_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_id_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_data_V_1_ack_in : in STD_LOGIC;
    int_ap_ready_reg_0 : in STD_LOGIC;
    output_data_keep_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_last_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    int_ap_ready_i_10_0 : in STD_LOGIC;
    output_data_dest_V_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_AXILiteS_s_axi : entity is "network_AXILiteS_s_axi";
end bd_0_hls_inst_0_network_AXILiteS_s_axi;

architecture STRUCTURE of bd_0_hls_inst_0_network_AXILiteS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_done\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal int_ap_done_i_1_n_5 : STD_LOGIC;
  signal int_ap_done_i_2_n_5 : STD_LOGIC;
  signal int_ap_ready_i_10_n_5 : STD_LOGIC;
  signal int_ap_ready_i_11_n_5 : STD_LOGIC;
  signal int_ap_ready_i_13_n_5 : STD_LOGIC;
  signal int_ap_ready_i_2_n_5 : STD_LOGIC;
  signal int_ap_ready_i_5_n_5 : STD_LOGIC;
  signal int_ap_ready_i_6_n_5 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal int_isr : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[0]\ : STD_LOGIC;
  signal output_data_data_V_1_state_cmp_full : STD_LOGIC;
  signal output_data_keep_V_1_state_cmp_full : STD_LOGIC;
  signal output_data_last_V_1_state_cmp_full : STD_LOGIC;
  signal output_data_strb_V_1_state_cmp_full : STD_LOGIC;
  signal output_data_user_V_1_state_cmp_full : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \^s_axi_axilites_bvalid\ : STD_LOGIC;
  signal \^s_axi_axilites_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_5_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair382";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__10\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__10\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \i_0_reg_394[0]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of int_ap_ready_i_11 : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of int_ap_ready_i_12 : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of int_ap_ready_i_13 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of int_ap_ready_i_2 : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of int_ap_ready_i_8 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of int_ap_ready_i_9 : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of interrupt_INST_0 : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair379";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  SS(0) <= \^ss\(0);
  ap_done <= \^ap_done\;
  s_axi_AXILiteS_BVALID <= \^s_axi_axilites_bvalid\;
  s_axi_AXILiteS_RVALID <= \^s_axi_axilites_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FDD"
    )
        port map (
      I0 => \^s_axi_axilites_rvalid\,
      I1 => s_axi_AXILiteS_RREADY,
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[1]_i_1_n_5\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_RREADY,
      I3 => \^s_axi_axilites_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_5\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_5\,
      Q => \^s_axi_axilites_rvalid\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FFD1D1"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^s_axi_axilites_bvalid\,
      I2 => s_axi_AXILiteS_BREADY,
      I3 => s_axi_AXILiteS_AWVALID,
      I4 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_5\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_AWVALID,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_5\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => \^s_axi_axilites_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_AXILiteS_WVALID,
      O => \FSM_onehot_wstate[3]_i_1_n_5\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_5\,
      Q => \^s_axi_axilites_bvalid\,
      R => \^ss\(0)
    );
\ap_CS_fsm[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => \^ap_done\,
      I3 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F88FF88"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => input_data_last_V_tm_fu_604_p1,
      I3 => Q(1),
      I4 => \ap_CS_fsm_reg[1]\,
      O => D(1)
    );
\i_0_reg_394[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      O => clear
    );
\input_data_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ss\(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => int_ap_done_i_2_n_5,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => \^ap_done\,
      I4 => data0(1),
      O => int_ap_done_i_1_n_5
    );
int_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      O => int_ap_done_i_2_n_5
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_5,
      Q => data0(1),
      R => \^ss\(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => \^ss\(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(2),
      I1 => int_ap_ready_i_2_n_5,
      I2 => output_data_user_V_1_state_cmp_full,
      I3 => output_data_keep_V_1_state_cmp_full,
      I4 => int_ap_ready_i_5_n_5,
      I5 => int_ap_ready_i_6_n_5,
      O => \^ap_done\
    );
int_ap_ready_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FFFFFFEAFF"
    )
        port map (
      I0 => int_ap_ready_i_11_n_5,
      I1 => output_data_id_V_1_state(1),
      I2 => output_data_id_V_1_state(0),
      I3 => output_data_data_V_1_state_cmp_full,
      I4 => int_ap_ready_i_13_n_5,
      I5 => output_data_TREADY,
      O => int_ap_ready_i_10_n_5
    );
int_ap_ready_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_data_last_V_1_state(0),
      I1 => output_data_last_V_1_state(1),
      O => int_ap_ready_i_11_n_5
    );
int_ap_ready_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => output_data_data_V_1_ack_in,
      I1 => int_ap_ready_reg_0,
      O => output_data_data_V_1_state_cmp_full
    );
int_ap_ready_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_ap_ready_i_10_0,
      I1 => output_data_dest_V_1_state(0),
      O => int_ap_ready_i_13_n_5
    );
int_ap_ready_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040FF40"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => int_ap_ready_reg_0,
      I2 => output_data_data_V_1_ack_in,
      I3 => output_data_id_V_1_state(0),
      I4 => output_data_id_V_1_state(1),
      O => int_ap_ready_i_2_n_5
    );
int_ap_ready_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => output_data_user_V_1_state(1),
      I1 => output_data_user_V_1_state(0),
      O => output_data_user_V_1_state_cmp_full
    );
int_ap_ready_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => output_data_keep_V_1_state(1),
      I1 => output_data_keep_V_1_state(0),
      O => output_data_keep_V_1_state_cmp_full
    );
int_ap_ready_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDFFFDFDFDF"
    )
        port map (
      I0 => output_data_strb_V_1_state_cmp_full,
      I1 => p_1_in,
      I2 => output_data_last_V_1_state_cmp_full,
      I3 => output_data_keep_V_1_state(1),
      I4 => output_data_keep_V_1_state(0),
      I5 => output_data_TREADY,
      O => int_ap_ready_i_5_n_5
    );
int_ap_ready_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F080808"
    )
        port map (
      I0 => output_data_strb_V_1_state(1),
      I1 => output_data_strb_V_1_state(0),
      I2 => output_data_TREADY,
      I3 => output_data_user_V_1_state(1),
      I4 => output_data_user_V_1_state(0),
      I5 => int_ap_ready_i_10_n_5,
      O => int_ap_ready_i_6_n_5
    );
int_ap_ready_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => output_data_strb_V_1_state(1),
      I1 => output_data_strb_V_1_state(0),
      O => output_data_strb_V_1_state_cmp_full
    );
int_ap_ready_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => int_ap_ready_i_10_0,
      I1 => output_data_dest_V_1_state(0),
      O => p_1_in
    );
int_ap_ready_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => output_data_last_V_1_state(1),
      I1 => output_data_last_V_1_state(0),
      O => output_data_last_V_1_state_cmp_full
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done\,
      Q => data0(3),
      R => \^ss\(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => \^ap_done\,
      I2 => int_ap_start3_out,
      I3 => ap_start,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => s_axi_AXILiteS_WDATA(0),
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_ier[1]_i_2_n_5\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => ap_start,
      R => \^ss\(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => data0(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => data0(7),
      R => \^ss\(0)
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => \^ss\(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => \int_ier_reg_n_5_[0]\,
      O => \int_ier[0]_i_1_n_5\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_5\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[0]\,
      I1 => \waddr_reg_n_5_[1]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \waddr_reg_n_5_[4]\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => s_axi_AXILiteS_WVALID,
      O => \int_ier[1]_i_2_n_5\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_5\,
      Q => \int_ier_reg_n_5_[0]\,
      R => \^ss\(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_5\,
      Q => p_0_in,
      R => \^ss\(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \int_ier[1]_i_2_n_5\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => int_isr7_out,
      I5 => \int_isr_reg_n_5_[0]\,
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_done\,
      I1 => \int_ier_reg_n_5_[0]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \int_ier[1]_i_2_n_5\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => int_isr,
      I5 => \p_1_in__0\,
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_done\,
      I1 => p_0_in,
      O => int_isr
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[0]\,
      R => \^ss\(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => \p_1_in__0\,
      R => \^ss\(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_5_[0]\,
      I1 => \p_1_in__0\,
      I2 => int_gie_reg_n_5,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000CA0000"
    )
        port map (
      I0 => ap_start,
      I1 => \int_ier_reg_n_5_[0]\,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => \rdata[1]_i_2_n_5\,
      I5 => \rdata[0]_i_2_n_5\,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \int_isr_reg_n_5_[0]\,
      I3 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[0]_i_2_n_5\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE0E0000C2020000"
    )
        port map (
      I0 => data0(1),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \p_1_in__0\,
      I4 => \rdata[1]_i_2_n_5\,
      I5 => p_0_in,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARADDR(0),
      I2 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[1]_i_2_n_5\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => data0(2),
      O => rdata(2)
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => data0(3),
      O => rdata(3)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => data0(7),
      O => rdata(7)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_AXILiteS_RDATA(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_AXILiteS_RDATA(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_AXILiteS_RDATA(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_AXILiteS_RDATA(3),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_AXILiteS_RDATA(4),
      R => '0'
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_5_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_5_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_5_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_MemBank_A_ram is
  port (
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    MemBank_B_address011_out : out STD_LOGIC;
    \ap_CS_fsm_reg[25]_0\ : out STD_LOGIC;
    MemBank_A_address01 : out STD_LOGIC;
    MemBank_B_ce01 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_0 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_1 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_2 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_3 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_4 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_5 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_6 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_7 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_8 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_9 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_10 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_11 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_12 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_13 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_14 : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_0 : in STD_LOGIC;
    MemBank_B_address010_out : in STD_LOGIC;
    input_data_data_V_0_sel : in STD_LOGIC;
    ram_reg_7_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_MemBank_A_ram : entity is "network_MemBank_A_ram";
end bd_0_hls_inst_0_network_MemBank_A_ram;

architecture STRUCTURE of bd_0_hls_inst_0_network_MemBank_A_ram is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 230400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 1;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_i_20__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ram_reg_0_i_22__0\ : label is "soft_lutpair0";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 16383;
  attribute bram_slice_begin of ram_reg_1 : label is 2;
  attribute bram_slice_end of ram_reg_1 : label is 3;
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 16383;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 2;
  attribute ram_slice_end of ram_reg_1 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "ram";
  attribute bram_addr_begin of ram_reg_2 : label is 0;
  attribute bram_addr_end of ram_reg_2 : label is 16383;
  attribute bram_slice_begin of ram_reg_2 : label is 4;
  attribute bram_slice_end of ram_reg_2 : label is 5;
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 16383;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 4;
  attribute ram_slice_end of ram_reg_2 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_3 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_3 : label is "ram";
  attribute bram_addr_begin of ram_reg_3 : label is 0;
  attribute bram_addr_end of ram_reg_3 : label is 16383;
  attribute bram_slice_begin of ram_reg_3 : label is 6;
  attribute bram_slice_end of ram_reg_3 : label is 7;
  attribute ram_addr_begin of ram_reg_3 : label is 0;
  attribute ram_addr_end of ram_reg_3 : label is 16383;
  attribute ram_offset of ram_reg_3 : label is 0;
  attribute ram_slice_begin of ram_reg_3 : label is 6;
  attribute ram_slice_end of ram_reg_3 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_4 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_4 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_4 : label is "ram";
  attribute bram_addr_begin of ram_reg_4 : label is 0;
  attribute bram_addr_end of ram_reg_4 : label is 16383;
  attribute bram_slice_begin of ram_reg_4 : label is 8;
  attribute bram_slice_end of ram_reg_4 : label is 9;
  attribute ram_addr_begin of ram_reg_4 : label is 0;
  attribute ram_addr_end of ram_reg_4 : label is 16383;
  attribute ram_offset of ram_reg_4 : label is 0;
  attribute ram_slice_begin of ram_reg_4 : label is 8;
  attribute ram_slice_end of ram_reg_4 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_5 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_5 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_5 : label is "ram";
  attribute bram_addr_begin of ram_reg_5 : label is 0;
  attribute bram_addr_end of ram_reg_5 : label is 16383;
  attribute bram_slice_begin of ram_reg_5 : label is 10;
  attribute bram_slice_end of ram_reg_5 : label is 11;
  attribute ram_addr_begin of ram_reg_5 : label is 0;
  attribute ram_addr_end of ram_reg_5 : label is 16383;
  attribute ram_offset of ram_reg_5 : label is 0;
  attribute ram_slice_begin of ram_reg_5 : label is 10;
  attribute ram_slice_end of ram_reg_5 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_6 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_6 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_6 : label is "ram";
  attribute bram_addr_begin of ram_reg_6 : label is 0;
  attribute bram_addr_end of ram_reg_6 : label is 16383;
  attribute bram_slice_begin of ram_reg_6 : label is 12;
  attribute bram_slice_end of ram_reg_6 : label is 13;
  attribute ram_addr_begin of ram_reg_6 : label is 0;
  attribute ram_addr_end of ram_reg_6 : label is 16383;
  attribute ram_offset of ram_reg_6 : label is 0;
  attribute ram_slice_begin of ram_reg_6 : label is 12;
  attribute ram_slice_end of ram_reg_6 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_7 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_7 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_7 : label is "ram";
  attribute bram_addr_begin of ram_reg_7 : label is 0;
  attribute bram_addr_end of ram_reg_7 : label is 16383;
  attribute bram_slice_begin of ram_reg_7 : label is 14;
  attribute bram_slice_end of ram_reg_7 : label is 15;
  attribute ram_addr_begin of ram_reg_7 : label is 0;
  attribute ram_addr_end of ram_reg_7 : label is 16383;
  attribute ram_offset of ram_reg_7 : label is 0;
  attribute ram_slice_begin of ram_reg_7 : label is 14;
  attribute ram_slice_end of ram_reg_7 : label is 15;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(1 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(1 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_135: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(10),
      O => MemBank_B_ce01
    );
\ram_reg_0_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(7),
      I1 => Q(9),
      O => MemBank_A_address01
    );
\ram_reg_0_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(9),
      I2 => Q(1),
      I3 => Q(0),
      O => \ap_CS_fsm_reg[25]_0\
    );
\ram_reg_0_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(2),
      O => \ap_CS_fsm_reg[39]\
    );
\ram_reg_0_i_81__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      O => MemBank_B_address011_out
    );
\ram_reg_0_i_82__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(1),
      I2 => ram_reg_7_1(1),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_0
    );
ram_reg_0_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(0),
      I2 => ram_reg_7_1(0),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg
    );
\ram_reg_0_i_87__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(9),
      I2 => Q(2),
      I3 => Q(5),
      I4 => ram_reg_2_0,
      I5 => Q(0),
      O => \ap_CS_fsm_reg[25]\
    );
\ram_reg_0_i_92__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(8),
      I1 => Q(4),
      I2 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[31]\
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(3 downto 2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(3 downto 2),
      DOBDO(31 downto 0) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(3),
      I2 => ram_reg_7_1(3),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_2
    );
\ram_reg_1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(2),
      I2 => ram_reg_7_1(2),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_1
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(5 downto 4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(5 downto 4),
      DOBDO(31 downto 0) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_2_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(5),
      I2 => ram_reg_7_1(5),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_4
    );
\ram_reg_2_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(4),
      I2 => ram_reg_7_1(4),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_3
    );
ram_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(7 downto 6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_3_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(7 downto 6),
      DOBDO(31 downto 0) => NLW_ram_reg_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_3_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(7),
      I2 => ram_reg_7_1(7),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_6
    );
\ram_reg_3_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(6),
      I2 => ram_reg_7_1(6),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_5
    );
ram_reg_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(9 downto 8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_4_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(9 downto 8),
      DOBDO(31 downto 0) => NLW_ram_reg_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_4_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_4_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(9),
      I2 => ram_reg_7_1(9),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_8
    );
\ram_reg_4_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(8),
      I2 => ram_reg_7_1(8),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_7
    );
ram_reg_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(11 downto 10),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_5_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(11 downto 10),
      DOBDO(31 downto 0) => NLW_ram_reg_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_5_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_2(0),
      WEA(2) => ram_reg_7_2(0),
      WEA(1) => ram_reg_7_2(0),
      WEA(0) => ram_reg_7_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_5_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(11),
      I2 => ram_reg_7_1(11),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_10
    );
\ram_reg_5_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(10),
      I2 => ram_reg_7_1(10),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_9
    );
ram_reg_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(13 downto 12),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_6_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(13 downto 12),
      DOBDO(31 downto 0) => NLW_ram_reg_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_6_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_2(0),
      WEA(2) => ram_reg_7_2(0),
      WEA(1) => ram_reg_7_2(0),
      WEA(0) => ram_reg_7_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_6_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(13),
      I2 => ram_reg_7_1(13),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_12
    );
\ram_reg_6_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(12),
      I2 => ram_reg_7_1(12),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_11
    );
ram_reg_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(15 downto 14),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_7_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(15 downto 14),
      DOBDO(31 downto 0) => NLW_ram_reg_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_7_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_2(1),
      WEA(2 downto 1) => ram_reg_7_2(1 downto 0),
      WEA(0) => ram_reg_7_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_7_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(15),
      I2 => ram_reg_7_1(15),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_14
    );
\ram_reg_7_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(14),
      I2 => ram_reg_7_1(14),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_13
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_MemBank_B_ram is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[35]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    MemBank_B_address01 : out STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    reg_3551 : in STD_LOGIC;
    p : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln29_2_reg_887_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trunc_ln42_fu_1389_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    trunc_ln42_fu_1399_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    trunc_ln42_fu_816_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    trunc_ln42_fu_1087_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    MemBank_B_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7_4 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_MemBank_B_ram : entity is "network_MemBank_B_ram";
end bd_0_hls_inst_0_network_MemBank_B_ram;

architecture STRUCTURE of bd_0_hls_inst_0_network_MemBank_B_ram is
  signal \^ap_cs_fsm_reg[35]\ : STD_LOGIC;
  signal \^q0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^q1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_i_252_n_5 : STD_LOGIC;
  signal ram_reg_0_i_256_n_5 : STD_LOGIC;
  signal ram_reg_1_i_10_n_5 : STD_LOGIC;
  signal ram_reg_1_i_8_n_5 : STD_LOGIC;
  signal ram_reg_2_i_12_n_5 : STD_LOGIC;
  signal ram_reg_2_i_9_n_5 : STD_LOGIC;
  signal ram_reg_3_i_10_n_5 : STD_LOGIC;
  signal ram_reg_3_i_8_n_5 : STD_LOGIC;
  signal ram_reg_4_i_11_n_5 : STD_LOGIC;
  signal ram_reg_4_i_8_n_5 : STD_LOGIC;
  signal ram_reg_5_i_11_n_5 : STD_LOGIC;
  signal ram_reg_5_i_9_n_5 : STD_LOGIC;
  signal ram_reg_6_i_11_n_5 : STD_LOGIC;
  signal ram_reg_6_i_8_n_5 : STD_LOGIC;
  signal ram_reg_7_i_11_n_5 : STD_LOGIC;
  signal ram_reg_7_i_9_n_5 : STD_LOGIC;
  signal \select_ln29_2_reg_887[13]_i_13_n_5\ : STD_LOGIC;
  signal \select_ln29_2_reg_887[13]_i_14_n_5\ : STD_LOGIC;
  signal \select_ln29_2_reg_887[13]_i_15_n_5\ : STD_LOGIC;
  signal \select_ln29_2_reg_887[13]_i_16_n_5\ : STD_LOGIC;
  signal \select_ln29_2_reg_887[13]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln29_2_reg_887[13]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln29_2_reg_887[13]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln29_2_reg_887[13]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln29_2_reg_887_reg[13]_i_3_n_6\ : STD_LOGIC;
  signal \select_ln29_2_reg_887_reg[13]_i_3_n_7\ : STD_LOGIC;
  signal \select_ln29_2_reg_887_reg[13]_i_3_n_8\ : STD_LOGIC;
  signal \select_ln29_2_reg_887_reg[13]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln29_2_reg_887_reg[13]_i_4_n_6\ : STD_LOGIC;
  signal \select_ln29_2_reg_887_reg[13]_i_4_n_7\ : STD_LOGIC;
  signal \select_ln29_2_reg_887_reg[13]_i_4_n_8\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_10_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_11_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_12_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_13_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_14_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_15_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_16_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_17_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_18_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_19_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_20_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835[13]_i_9_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835_reg[13]_i_3_n_6\ : STD_LOGIC;
  signal \select_ln29_reg_835_reg[13]_i_3_n_7\ : STD_LOGIC;
  signal \select_ln29_reg_835_reg[13]_i_3_n_8\ : STD_LOGIC;
  signal \select_ln29_reg_835_reg[13]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln29_reg_835_reg[13]_i_4_n_6\ : STD_LOGIC;
  signal \select_ln29_reg_835_reg[13]_i_4_n_7\ : STD_LOGIC;
  signal \select_ln29_reg_835_reg[13]_i_4_n_8\ : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_select_ln29_2_reg_887_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln29_2_reg_887_reg[13]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln29_reg_835_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln29_reg_835_reg[13]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 230400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 1;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_i_122 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ram_reg_0_i_34 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ram_reg_0_i_45 : label is "soft_lutpair2";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 16383;
  attribute bram_slice_begin of ram_reg_1 : label is 2;
  attribute bram_slice_end of ram_reg_1 : label is 3;
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 16383;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 2;
  attribute ram_slice_end of ram_reg_1 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "ram";
  attribute bram_addr_begin of ram_reg_2 : label is 0;
  attribute bram_addr_end of ram_reg_2 : label is 16383;
  attribute bram_slice_begin of ram_reg_2 : label is 4;
  attribute bram_slice_end of ram_reg_2 : label is 5;
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 16383;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 4;
  attribute ram_slice_end of ram_reg_2 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_3 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_3 : label is "ram";
  attribute bram_addr_begin of ram_reg_3 : label is 0;
  attribute bram_addr_end of ram_reg_3 : label is 16383;
  attribute bram_slice_begin of ram_reg_3 : label is 6;
  attribute bram_slice_end of ram_reg_3 : label is 7;
  attribute ram_addr_begin of ram_reg_3 : label is 0;
  attribute ram_addr_end of ram_reg_3 : label is 16383;
  attribute ram_offset of ram_reg_3 : label is 0;
  attribute ram_slice_begin of ram_reg_3 : label is 6;
  attribute ram_slice_end of ram_reg_3 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_4 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_4 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_4 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_4 : label is "ram";
  attribute bram_addr_begin of ram_reg_4 : label is 0;
  attribute bram_addr_end of ram_reg_4 : label is 16383;
  attribute bram_slice_begin of ram_reg_4 : label is 8;
  attribute bram_slice_end of ram_reg_4 : label is 9;
  attribute ram_addr_begin of ram_reg_4 : label is 0;
  attribute ram_addr_end of ram_reg_4 : label is 16383;
  attribute ram_offset of ram_reg_4 : label is 0;
  attribute ram_slice_begin of ram_reg_4 : label is 8;
  attribute ram_slice_end of ram_reg_4 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_5 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_5 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_5 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_5 : label is "ram";
  attribute bram_addr_begin of ram_reg_5 : label is 0;
  attribute bram_addr_end of ram_reg_5 : label is 16383;
  attribute bram_slice_begin of ram_reg_5 : label is 10;
  attribute bram_slice_end of ram_reg_5 : label is 11;
  attribute ram_addr_begin of ram_reg_5 : label is 0;
  attribute ram_addr_end of ram_reg_5 : label is 16383;
  attribute ram_offset of ram_reg_5 : label is 0;
  attribute ram_slice_begin of ram_reg_5 : label is 10;
  attribute ram_slice_end of ram_reg_5 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_6 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_6 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_6 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_6 : label is "ram";
  attribute bram_addr_begin of ram_reg_6 : label is 0;
  attribute bram_addr_end of ram_reg_6 : label is 16383;
  attribute bram_slice_begin of ram_reg_6 : label is 12;
  attribute bram_slice_end of ram_reg_6 : label is 13;
  attribute ram_addr_begin of ram_reg_6 : label is 0;
  attribute ram_addr_end of ram_reg_6 : label is 16383;
  attribute ram_offset of ram_reg_6 : label is 0;
  attribute ram_slice_begin of ram_reg_6 : label is 12;
  attribute ram_slice_end of ram_reg_6 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_7 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_7 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_7 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_7 : label is "ram";
  attribute bram_addr_begin of ram_reg_7 : label is 0;
  attribute bram_addr_end of ram_reg_7 : label is 16383;
  attribute bram_slice_begin of ram_reg_7 : label is 14;
  attribute bram_slice_end of ram_reg_7 : label is 15;
  attribute ram_addr_begin of ram_reg_7 : label is 0;
  attribute ram_addr_end of ram_reg_7 : label is 16383;
  attribute ram_offset of ram_reg_7 : label is 0;
  attribute ram_slice_begin of ram_reg_7 : label is 14;
  attribute ram_slice_end of ram_reg_7 : label is 15;
  attribute SOFT_HLUTNM of ram_reg_7_i_9 : label is "soft_lutpair1";
begin
  \ap_CS_fsm_reg[35]\ <= \^ap_cs_fsm_reg[35]\;
  q0(15 downto 0) <= \^q0\(15 downto 0);
  q1(15 downto 0) <= \^q1\(15 downto 0);
\p_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(9),
      I1 => p,
      I2 => \^q1\(9),
      O => ram_reg_7_1(9)
    );
\p_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(9),
      I1 => p,
      I2 => \^q0\(9),
      O => ram_reg_7_2(9)
    );
\p_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(8),
      I1 => p,
      I2 => \^q1\(8),
      O => ram_reg_7_1(8)
    );
\p_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(8),
      I1 => p,
      I2 => \^q0\(8),
      O => ram_reg_7_2(8)
    );
\p_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(7),
      I1 => p,
      I2 => \^q1\(7),
      O => ram_reg_7_1(7)
    );
\p_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(7),
      I1 => p,
      I2 => \^q0\(7),
      O => ram_reg_7_2(7)
    );
\p_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(6),
      I1 => p,
      I2 => \^q1\(6),
      O => ram_reg_7_1(6)
    );
\p_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(6),
      I1 => p,
      I2 => \^q0\(6),
      O => ram_reg_7_2(6)
    );
\p_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(5),
      I1 => p,
      I2 => \^q1\(5),
      O => ram_reg_7_1(5)
    );
\p_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(5),
      I1 => p,
      I2 => \^q0\(5),
      O => ram_reg_7_2(5)
    );
\p_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(4),
      I1 => p,
      I2 => \^q1\(4),
      O => ram_reg_7_1(4)
    );
\p_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(4),
      I1 => p,
      I2 => \^q0\(4),
      O => ram_reg_7_2(4)
    );
\p_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(3),
      I1 => p,
      I2 => \^q1\(3),
      O => ram_reg_7_1(3)
    );
\p_i_16__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(3),
      I1 => p,
      I2 => \^q0\(3),
      O => ram_reg_7_2(3)
    );
\p_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(2),
      I1 => p,
      I2 => \^q1\(2),
      O => ram_reg_7_1(2)
    );
\p_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(2),
      I1 => p,
      I2 => \^q0\(2),
      O => ram_reg_7_2(2)
    );
\p_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(15),
      I1 => reg_3551,
      I2 => \^q0\(15),
      O => A(15)
    );
\p_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(15),
      I1 => reg_3551,
      I2 => \^q1\(15),
      O => ram_reg_7_0(15)
    );
\p_i_18__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(1),
      I1 => p,
      I2 => \^q1\(1),
      O => ram_reg_7_1(1)
    );
\p_i_18__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(1),
      I1 => p,
      I2 => \^q0\(1),
      O => ram_reg_7_2(1)
    );
\p_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(14),
      I1 => reg_3551,
      I2 => \^q0\(14),
      O => A(14)
    );
\p_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(14),
      I1 => reg_3551,
      I2 => \^q1\(14),
      O => ram_reg_7_0(14)
    );
\p_i_19__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(0),
      I1 => p,
      I2 => \^q1\(0),
      O => ram_reg_7_1(0)
    );
\p_i_19__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(0),
      I1 => p,
      I2 => \^q0\(0),
      O => ram_reg_7_2(0)
    );
\p_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(13),
      I1 => reg_3551,
      I2 => \^q0\(13),
      O => A(13)
    );
\p_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(13),
      I1 => reg_3551,
      I2 => \^q1\(13),
      O => ram_reg_7_0(13)
    );
\p_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(12),
      I1 => reg_3551,
      I2 => \^q0\(12),
      O => A(12)
    );
\p_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(12),
      I1 => reg_3551,
      I2 => \^q1\(12),
      O => ram_reg_7_0(12)
    );
\p_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(11),
      I1 => reg_3551,
      I2 => \^q0\(11),
      O => A(11)
    );
\p_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(11),
      I1 => reg_3551,
      I2 => \^q1\(11),
      O => ram_reg_7_0(11)
    );
\p_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(10),
      I1 => reg_3551,
      I2 => \^q0\(10),
      O => A(10)
    );
\p_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(10),
      I1 => reg_3551,
      I2 => \^q1\(10),
      O => ram_reg_7_0(10)
    );
\p_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(9),
      I1 => reg_3551,
      I2 => \^q0\(9),
      O => A(9)
    );
\p_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(9),
      I1 => reg_3551,
      I2 => \^q1\(9),
      O => ram_reg_7_0(9)
    );
\p_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(8),
      I1 => reg_3551,
      I2 => \^q0\(8),
      O => A(8)
    );
\p_i_25__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(8),
      I1 => reg_3551,
      I2 => \^q1\(8),
      O => ram_reg_7_0(8)
    );
\p_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(7),
      I1 => reg_3551,
      I2 => \^q0\(7),
      O => A(7)
    );
\p_i_26__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(7),
      I1 => reg_3551,
      I2 => \^q1\(7),
      O => ram_reg_7_0(7)
    );
\p_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(6),
      I1 => reg_3551,
      I2 => \^q0\(6),
      O => A(6)
    );
\p_i_27__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(6),
      I1 => reg_3551,
      I2 => \^q1\(6),
      O => ram_reg_7_0(6)
    );
\p_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(5),
      I1 => reg_3551,
      I2 => \^q0\(5),
      O => A(5)
    );
\p_i_28__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(5),
      I1 => reg_3551,
      I2 => \^q1\(5),
      O => ram_reg_7_0(5)
    );
\p_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(4),
      I1 => reg_3551,
      I2 => \^q0\(4),
      O => A(4)
    );
\p_i_29__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(4),
      I1 => reg_3551,
      I2 => \^q1\(4),
      O => ram_reg_7_0(4)
    );
\p_i_30__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(3),
      I1 => reg_3551,
      I2 => \^q0\(3),
      O => A(3)
    );
\p_i_30__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(3),
      I1 => reg_3551,
      I2 => \^q1\(3),
      O => ram_reg_7_0(3)
    );
\p_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(2),
      I1 => reg_3551,
      I2 => \^q0\(2),
      O => A(2)
    );
\p_i_31__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(2),
      I1 => reg_3551,
      I2 => \^q1\(2),
      O => ram_reg_7_0(2)
    );
\p_i_32__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(1),
      I1 => reg_3551,
      I2 => \^q0\(1),
      O => A(1)
    );
\p_i_32__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(1),
      I1 => reg_3551,
      I2 => \^q1\(1),
      O => ram_reg_7_0(1)
    );
\p_i_33__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(0),
      I1 => reg_3551,
      I2 => \^q0\(0),
      O => A(0)
    );
\p_i_33__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(0),
      I1 => reg_3551,
      I2 => \^q1\(0),
      O => ram_reg_7_0(0)
    );
\p_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(15),
      I1 => p,
      I2 => \^q1\(15),
      O => ram_reg_7_1(15)
    );
\p_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(15),
      I1 => p,
      I2 => \^q0\(15),
      O => ram_reg_7_2(15)
    );
\p_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(14),
      I1 => p,
      I2 => \^q1\(14),
      O => ram_reg_7_1(14)
    );
\p_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(14),
      I1 => p,
      I2 => \^q0\(14),
      O => ram_reg_7_2(14)
    );
\p_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(13),
      I1 => p,
      I2 => \^q1\(13),
      O => ram_reg_7_1(13)
    );
\p_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(13),
      I1 => p,
      I2 => \^q0\(13),
      O => ram_reg_7_2(13)
    );
\p_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(12),
      I1 => p,
      I2 => \^q1\(12),
      O => ram_reg_7_1(12)
    );
\p_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(12),
      I1 => p,
      I2 => \^q0\(12),
      O => ram_reg_7_2(12)
    );
\p_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(11),
      I1 => p,
      I2 => \^q1\(11),
      O => ram_reg_7_1(11)
    );
\p_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(11),
      I1 => p,
      I2 => \^q0\(11),
      O => ram_reg_7_2(11)
    );
\p_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(10),
      I1 => p,
      I2 => \^q1\(10),
      O => ram_reg_7_1(10)
    );
\p_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(10),
      I1 => p,
      I2 => \^q0\(10),
      O => ram_reg_7_2(10)
    );
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(1 downto 0),
      DOBDO(31 downto 2) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(1 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => MemBank_B_ce1,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_122: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => ram_reg_0_0(5),
      I2 => ram_reg_0_0(1),
      O => \ap_CS_fsm_reg[39]\
    );
ram_reg_0_i_123: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_0_i_252_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(1),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]_13\
    );
ram_reg_0_i_125: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_0_i_256_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(0),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]_14\
    );
ram_reg_0_i_251: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(1),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(1),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]_0\
    );
ram_reg_0_i_252: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(1),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_0_i_252_n_5
    );
ram_reg_0_i_255: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(0),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(0),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]\
    );
ram_reg_0_i_256: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(0),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_0_i_256_n_5
    );
ram_reg_0_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => ram_reg_0_0(6),
      I1 => ram_reg_0_0(10),
      I2 => ram_reg_0_0(1),
      I3 => ram_reg_0_0(13),
      I4 => ap_enable_reg_pp1_iter0,
      O => \ap_CS_fsm_reg[25]\
    );
ram_reg_0_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ram_reg_0_0(13),
      O => ap_enable_reg_pp1_iter0_reg
    );
\ram_reg_0_i_91__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ram_reg_0_0(11),
      I1 => ram_reg_0_0(2),
      I2 => ram_reg_0_0(7),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_0_0(3),
      O => \^ap_cs_fsm_reg[35]\
    );
\ram_reg_0_i_94__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_0_0(4),
      I1 => ram_reg_0_0(8),
      O => MemBank_B_address01
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(3 downto 2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(3 downto 2),
      DOBDO(31 downto 2) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(3 downto 2),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => MemBank_B_ce1,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(2),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_1_i_10_n_5
    );
ram_reg_1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_1_i_8_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(3),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]_11\
    );
ram_reg_1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_1_i_10_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(2),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]_12\
    );
ram_reg_1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(3),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(3),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]_2\
    );
ram_reg_1_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(3),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_1_i_8_n_5
    );
ram_reg_1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(2),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(2),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]_1\
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(5 downto 4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(5 downto 4),
      DOBDO(31 downto 2) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(5 downto 4),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => MemBank_B_ce1,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(4),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(4),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]_3\
    );
ram_reg_2_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(4),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_2_i_12_n_5
    );
ram_reg_2_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_2_i_9_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(5),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]_9\
    );
ram_reg_2_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_2_i_12_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(4),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]_10\
    );
ram_reg_2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(5),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(5),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]_4\
    );
ram_reg_2_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(5),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_2_i_9_n_5
    );
ram_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(7 downto 6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_3_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(7 downto 6),
      DOBDO(31 downto 2) => NLW_ram_reg_3_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(7 downto 6),
      DOPADOP(3 downto 0) => NLW_ram_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => MemBank_B_ce1,
      INJECTDBITERR => NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_3_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(6),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_3_i_10_n_5
    );
ram_reg_3_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_3_i_8_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(7),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]_7\
    );
ram_reg_3_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_3_i_10_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(6),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]_8\
    );
ram_reg_3_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(7),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(7),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]_6\
    );
ram_reg_3_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(7),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_3_i_8_n_5
    );
ram_reg_3_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(6),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(6),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]_5\
    );
ram_reg_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(9 downto 8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_4_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(9 downto 8),
      DOBDO(31 downto 2) => NLW_ram_reg_4_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(9 downto 8),
      DOPADOP(3 downto 0) => NLW_ram_reg_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => MemBank_B_ce1,
      INJECTDBITERR => NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_4_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_4_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(8),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(8),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]_7\
    );
ram_reg_4_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(8),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_4_i_11_n_5
    );
ram_reg_4_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_4_i_8_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(9),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]_5\
    );
ram_reg_4_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_4_i_11_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(8),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]_6\
    );
ram_reg_4_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(9),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(9),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]_8\
    );
ram_reg_4_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(9),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_4_i_8_n_5
    );
ram_reg_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(11 downto 10),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_5_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(11 downto 10),
      DOBDO(31 downto 2) => NLW_ram_reg_5_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(11 downto 10),
      DOPADOP(3 downto 0) => NLW_ram_reg_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => MemBank_B_ce1,
      INJECTDBITERR => NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_5_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_4(0),
      WEA(2) => ram_reg_7_4(0),
      WEA(1) => ram_reg_7_4(0),
      WEA(0) => ram_reg_7_4(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_5_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(10),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(10),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]_9\
    );
ram_reg_5_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(10),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_5_i_11_n_5
    );
ram_reg_5_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_5_i_9_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(11),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]_3\
    );
ram_reg_5_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_5_i_11_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(10),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]_4\
    );
ram_reg_5_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(11),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(11),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]_10\
    );
ram_reg_5_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(11),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_5_i_9_n_5
    );
ram_reg_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(13 downto 12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_6_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(13 downto 12),
      DOBDO(31 downto 2) => NLW_ram_reg_6_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(13 downto 12),
      DOPADOP(3 downto 0) => NLW_ram_reg_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => MemBank_B_ce1,
      INJECTDBITERR => NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_6_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_4(0),
      WEA(2) => ram_reg_7_4(0),
      WEA(1) => ram_reg_7_4(0),
      WEA(0) => ram_reg_7_4(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_6_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(12),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(12),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]_11\
    );
ram_reg_6_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(12),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_6_i_11_n_5
    );
ram_reg_6_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_6_i_8_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(13),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]_1\
    );
ram_reg_6_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_6_i_11_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(12),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]_2\
    );
ram_reg_6_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(13),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(13),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]_12\
    );
ram_reg_6_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(13),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_6_i_8_n_5
    );
ram_reg_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(15 downto 14),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_7_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(15 downto 14),
      DOBDO(31 downto 2) => NLW_ram_reg_7_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(15 downto 14),
      DOPADOP(3 downto 0) => NLW_ram_reg_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => MemBank_B_ce1,
      INJECTDBITERR => NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_7_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_4(1),
      WEA(2 downto 1) => ram_reg_7_4(1 downto 0),
      WEA(0) => ram_reg_7_4(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_7_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(14),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(14),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]_13\
    );
ram_reg_7_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(14),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_7_i_11_n_5
    );
ram_reg_7_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_7_i_9_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(15),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]\
    );
ram_reg_7_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_7_i_11_n_5,
      I1 => ram_reg_0_0(1),
      I2 => trunc_ln42_fu_816_p1(16),
      I3 => trunc_ln42_fu_816_p1(14),
      I4 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[7]_0\
    );
ram_reg_7_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln42_fu_1389_p1(16),
      I1 => trunc_ln42_fu_1389_p1(15),
      I2 => \^ap_cs_fsm_reg[35]\,
      I3 => trunc_ln42_fu_1399_p1(16),
      I4 => trunc_ln42_fu_1399_p1(15),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[31]_14\
    );
ram_reg_7_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(12),
      I1 => trunc_ln42_fu_1087_p1(16),
      I2 => trunc_ln42_fu_1087_p1(15),
      I3 => ram_reg_0_0(5),
      I4 => ram_reg_0_0(1),
      O => ram_reg_7_i_9_n_5
    );
\select_ln29_2_reg_887[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \^q0\(7),
      O => \select_ln29_2_reg_887[13]_i_13_n_5\
    );
\select_ln29_2_reg_887[13]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^q0\(5),
      O => \select_ln29_2_reg_887[13]_i_14_n_5\
    );
\select_ln29_2_reg_887[13]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^q0\(3),
      O => \select_ln29_2_reg_887[13]_i_15_n_5\
    );
\select_ln29_2_reg_887[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q0\(1),
      O => \select_ln29_2_reg_887[13]_i_16_n_5\
    );
\select_ln29_2_reg_887[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(14),
      I1 => Q(14),
      I2 => \^q0\(15),
      I3 => Q(15),
      O => \select_ln29_2_reg_887[13]_i_5_n_5\
    );
\select_ln29_2_reg_887[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(12),
      I1 => Q(12),
      I2 => Q(13),
      I3 => \^q0\(13),
      O => \select_ln29_2_reg_887[13]_i_6_n_5\
    );
\select_ln29_2_reg_887[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(10),
      I1 => Q(10),
      I2 => Q(11),
      I3 => \^q0\(11),
      O => \select_ln29_2_reg_887[13]_i_7_n_5\
    );
\select_ln29_2_reg_887[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(8),
      I1 => Q(8),
      I2 => Q(9),
      I3 => \^q0\(9),
      O => \select_ln29_2_reg_887[13]_i_8_n_5\
    );
\select_ln29_2_reg_887_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_2_reg_887_reg[13]_i_4_n_5\,
      CO(3) => ram_reg_7_3(0),
      CO(2) => \select_ln29_2_reg_887_reg[13]_i_3_n_6\,
      CO(1) => \select_ln29_2_reg_887_reg[13]_i_3_n_7\,
      CO(0) => \select_ln29_2_reg_887_reg[13]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln29_2_reg_887[13]_i_5_n_5\,
      DI(2) => \select_ln29_2_reg_887[13]_i_6_n_5\,
      DI(1) => \select_ln29_2_reg_887[13]_i_7_n_5\,
      DI(0) => \select_ln29_2_reg_887[13]_i_8_n_5\,
      O(3 downto 0) => \NLW_select_ln29_2_reg_887_reg[13]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \select_ln29_2_reg_887_reg[13]\(3 downto 0)
    );
\select_ln29_2_reg_887_reg[13]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln29_2_reg_887_reg[13]_i_4_n_5\,
      CO(2) => \select_ln29_2_reg_887_reg[13]_i_4_n_6\,
      CO(1) => \select_ln29_2_reg_887_reg[13]_i_4_n_7\,
      CO(0) => \select_ln29_2_reg_887_reg[13]_i_4_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln29_2_reg_887[13]_i_13_n_5\,
      DI(2) => \select_ln29_2_reg_887[13]_i_14_n_5\,
      DI(1) => \select_ln29_2_reg_887[13]_i_15_n_5\,
      DI(0) => \select_ln29_2_reg_887[13]_i_16_n_5\,
      O(3 downto 0) => \NLW_select_ln29_2_reg_887_reg[13]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\select_ln29_reg_835[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q1\(13),
      I1 => \^q0\(13),
      I2 => \^q1\(12),
      I3 => \^q0\(12),
      O => \select_ln29_reg_835[13]_i_10_n_5\
    );
\select_ln29_reg_835[13]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q1\(11),
      I1 => \^q0\(11),
      I2 => \^q1\(10),
      I3 => \^q0\(10),
      O => \select_ln29_reg_835[13]_i_11_n_5\
    );
\select_ln29_reg_835[13]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q1\(9),
      I1 => \^q0\(9),
      I2 => \^q1\(8),
      I3 => \^q0\(8),
      O => \select_ln29_reg_835[13]_i_12_n_5\
    );
\select_ln29_reg_835[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q0\(7),
      I1 => \^q1\(7),
      I2 => \^q0\(6),
      I3 => \^q1\(6),
      O => \select_ln29_reg_835[13]_i_13_n_5\
    );
\select_ln29_reg_835[13]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \^q1\(5),
      I2 => \^q0\(4),
      I3 => \^q1\(4),
      O => \select_ln29_reg_835[13]_i_14_n_5\
    );
\select_ln29_reg_835[13]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q0\(3),
      I1 => \^q1\(3),
      I2 => \^q0\(2),
      I3 => \^q1\(2),
      O => \select_ln29_reg_835[13]_i_15_n_5\
    );
\select_ln29_reg_835[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q0\(1),
      I1 => \^q1\(1),
      I2 => \^q0\(0),
      I3 => \^q1\(0),
      O => \select_ln29_reg_835[13]_i_16_n_5\
    );
\select_ln29_reg_835[13]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q1\(7),
      I1 => \^q0\(7),
      I2 => \^q1\(6),
      I3 => \^q0\(6),
      O => \select_ln29_reg_835[13]_i_17_n_5\
    );
\select_ln29_reg_835[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q1\(5),
      I1 => \^q0\(5),
      I2 => \^q1\(4),
      I3 => \^q0\(4),
      O => \select_ln29_reg_835[13]_i_18_n_5\
    );
\select_ln29_reg_835[13]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q1\(3),
      I1 => \^q0\(3),
      I2 => \^q1\(2),
      I3 => \^q0\(2),
      O => \select_ln29_reg_835[13]_i_19_n_5\
    );
\select_ln29_reg_835[13]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q1\(1),
      I1 => \^q0\(1),
      I2 => \^q1\(0),
      I3 => \^q0\(0),
      O => \select_ln29_reg_835[13]_i_20_n_5\
    );
\select_ln29_reg_835[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q1\(15),
      I1 => \^q0\(15),
      I2 => \^q0\(14),
      I3 => \^q1\(14),
      O => \select_ln29_reg_835[13]_i_5_n_5\
    );
\select_ln29_reg_835[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q0\(13),
      I1 => \^q1\(13),
      I2 => \^q0\(12),
      I3 => \^q1\(12),
      O => \select_ln29_reg_835[13]_i_6_n_5\
    );
\select_ln29_reg_835[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q0\(11),
      I1 => \^q1\(11),
      I2 => \^q0\(10),
      I3 => \^q1\(10),
      O => \select_ln29_reg_835[13]_i_7_n_5\
    );
\select_ln29_reg_835[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q0\(9),
      I1 => \^q1\(9),
      I2 => \^q0\(8),
      I3 => \^q1\(8),
      O => \select_ln29_reg_835[13]_i_8_n_5\
    );
\select_ln29_reg_835[13]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(15),
      I1 => \^q1\(15),
      I2 => \^q1\(14),
      I3 => \^q0\(14),
      O => \select_ln29_reg_835[13]_i_9_n_5\
    );
\select_ln29_reg_835_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln29_reg_835_reg[13]_i_4_n_5\,
      CO(3) => CO(0),
      CO(2) => \select_ln29_reg_835_reg[13]_i_3_n_6\,
      CO(1) => \select_ln29_reg_835_reg[13]_i_3_n_7\,
      CO(0) => \select_ln29_reg_835_reg[13]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln29_reg_835[13]_i_5_n_5\,
      DI(2) => \select_ln29_reg_835[13]_i_6_n_5\,
      DI(1) => \select_ln29_reg_835[13]_i_7_n_5\,
      DI(0) => \select_ln29_reg_835[13]_i_8_n_5\,
      O(3 downto 0) => \NLW_select_ln29_reg_835_reg[13]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln29_reg_835[13]_i_9_n_5\,
      S(2) => \select_ln29_reg_835[13]_i_10_n_5\,
      S(1) => \select_ln29_reg_835[13]_i_11_n_5\,
      S(0) => \select_ln29_reg_835[13]_i_12_n_5\
    );
\select_ln29_reg_835_reg[13]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln29_reg_835_reg[13]_i_4_n_5\,
      CO(2) => \select_ln29_reg_835_reg[13]_i_4_n_6\,
      CO(1) => \select_ln29_reg_835_reg[13]_i_4_n_7\,
      CO(0) => \select_ln29_reg_835_reg[13]_i_4_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln29_reg_835[13]_i_13_n_5\,
      DI(2) => \select_ln29_reg_835[13]_i_14_n_5\,
      DI(1) => \select_ln29_reg_835[13]_i_15_n_5\,
      DI(0) => \select_ln29_reg_835[13]_i_16_n_5\,
      O(3 downto 0) => \NLW_select_ln29_reg_835_reg[13]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln29_reg_835[13]_i_17_n_5\,
      S(2) => \select_ln29_reg_835[13]_i_18_n_5\,
      S(1) => \select_ln29_reg_835[13]_i_19_n_5\,
      S(0) => \select_ln29_reg_835[13]_i_20_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_MemBank_Out_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_block_pp2_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    icmp_ln173_reg_673 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_MemBank_Out_ram : entity is "network_MemBank_Out_ram";
end bd_0_hls_inst_0_network_MemBank_Out_ram;

architecture STRUCTURE of bd_0_hls_inst_0_network_MemBank_Out_ram is
  signal MemBank_Out_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MemBank_Out_ce0 : STD_LOGIC;
  signal MemBank_Out_we0 : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 12544;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => MemBank_Out_address0(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => q0(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => MemBank_Out_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => MemBank_Out_we0,
      WEA(0) => MemBank_Out_we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1,
      I1 => Q(0),
      I2 => ap_block_pp2_stage0_subdone,
      I3 => ap_enable_reg_pp2_iter0,
      I4 => Q(1),
      O => MemBank_Out_ce0
    );
ram_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(1),
      I1 => ram_reg_1(1),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(1)
    );
ram_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(0)
    );
ram_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1,
      I1 => Q(0),
      I2 => icmp_ln173_reg_673,
      O => MemBank_Out_we0
    );
ram_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(9),
      I1 => ram_reg_1(9),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(9)
    );
ram_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(8),
      I1 => ram_reg_1(8),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(8)
    );
ram_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(7),
      I1 => ram_reg_1(7),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(7)
    );
ram_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(6),
      I1 => ram_reg_1(6),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(6)
    );
ram_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(5),
      I1 => ram_reg_1(5),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(5)
    );
ram_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(4),
      I1 => ram_reg_1(4),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(4)
    );
ram_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(3),
      I1 => ram_reg_1(3),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(3)
    );
ram_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(2),
      I1 => ram_reg_1(2),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_1_w_s_rom is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_1_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_1_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_1_w_s_rom : entity is "network_SeparableConv2D_1_w_s_rom";
end bd_0_hls_inst_0_network_SeparableConv2D_1_w_s_rom;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_1_w_s_rom is
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 3840;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"733B00A6060C020205B47C0B7D4B117B06F6782A075408ED7D80090C10617AD2",
      INIT_01 => X"05F806D5047877C50BA476F77D167952797A04F47BD1793479C405C774A9738E",
      INIT_02 => X"058502B00D427BCB7A457F8101E47DA806D007D402EE091B7D4778F00B61015A",
      INIT_03 => X"75E573125D7B05B7099F760707D00AA47B910C3306327313095E780308AF0311",
      INIT_04 => X"76806B437BA269116AA77E5D02B27CD5020A0B20732E7D5B7F247448084E7885",
      INIT_05 => X"027F74EB748D08EC7FE301A009917AA87B107F2A73FD067202CE7B5C0BAC05AB",
      INIT_06 => X"79FB76D2759F7B5403C0758D76E87BD17C060B7377B9031A7A7C74F7032D7BEC",
      INIT_07 => X"040D78497F2116E67A67789D7831697707D5024803A2016E063500D074AF7647",
      INIT_08 => X"7E0E73C27F3C060604087D0B7CAF75637CA6033D08EC095F7432010A0B27052F",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(15) => NLW_q0_reg_DOBDO_UNCONNECTED(15),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_1_w_s_ce0,
      ENBWREN => SeparableConv2D_1_w_s_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_2_w_s_rom is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_2_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_2_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_2_w_s_rom : entity is "network_SeparableConv2D_2_w_s_rom";
end bd_0_hls_inst_0_network_SeparableConv2D_2_w_s_rom;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_2_w_s_rom is
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1920;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"027B11FD7F1009960F6A0360034B6C2C73827F9B2421003F7A710AC4653D09E8",
      INIT_01 => X"061D7466727578BC019A724E039310EC0E307EED018A6FF50E010EA003AC1547",
      INIT_02 => X"097C7B65015D04B67B9A703A088A753D6E50066777ED6FE572AD7DBC74A76C3B",
      INIT_03 => X"0021041C011F01EF77AB0E2E0E337D7B06A97799029B0B7778800AB4240D78B5",
      INIT_04 => X"000000000000000000000000000000007BA5053E02DD0D31766F04BC7DE708C7",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(15) => NLW_q0_reg_DOBDO_UNCONNECTED(15),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_2_w_s_ce0,
      ENBWREN => SeparableConv2D_2_w_s_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_3_w_s_rom is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_3_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_3_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    reg_3551 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_3_w_s_rom : entity is "network_SeparableConv2D_3_w_s_rom";
end bd_0_hls_inst_0_network_SeparableConv2D_3_w_s_rom;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_3_w_s_rom is
  signal SeparableConv2D_3_w_s_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal SeparableConv2D_3_w_s_q1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1920;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
\p_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(7),
      I1 => DOBDO(7),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(7),
      I4 => Q(0),
      I5 => DOADO(7),
      O => B(7)
    );
\p_i_10__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(7),
      I1 => Q(0),
      I2 => DOADO(7),
      O => q0_reg_1(7)
    );
\p_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(6),
      I1 => DOADO(6),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(6),
      I4 => Q(0),
      I5 => DOBDO(6),
      O => q0_reg_0(6)
    );
\p_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(6),
      I1 => DOBDO(6),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(6),
      I4 => Q(0),
      I5 => DOADO(6),
      O => B(6)
    );
\p_i_11__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(6),
      I1 => Q(0),
      I2 => DOADO(6),
      O => q0_reg_1(6)
    );
\p_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(5),
      I1 => DOADO(5),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(5),
      I4 => Q(0),
      I5 => DOBDO(5),
      O => q0_reg_0(5)
    );
\p_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(5),
      I1 => DOBDO(5),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(5),
      I4 => Q(0),
      I5 => DOADO(5),
      O => B(5)
    );
\p_i_12__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(5),
      I1 => Q(0),
      I2 => DOADO(5),
      O => q0_reg_1(5)
    );
\p_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(4),
      I1 => DOADO(4),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(4),
      I4 => Q(0),
      I5 => DOBDO(4),
      O => q0_reg_0(4)
    );
\p_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(4),
      I1 => DOBDO(4),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(4),
      I4 => Q(0),
      I5 => DOADO(4),
      O => B(4)
    );
\p_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(3),
      I1 => DOADO(3),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(3),
      I4 => Q(0),
      I5 => DOBDO(3),
      O => q0_reg_0(3)
    );
\p_i_13__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(4),
      I1 => Q(0),
      I2 => DOADO(4),
      O => q0_reg_1(4)
    );
\p_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(3),
      I1 => DOBDO(3),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(3),
      I4 => Q(0),
      I5 => DOADO(3),
      O => B(3)
    );
\p_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(2),
      I1 => DOADO(2),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(2),
      I4 => Q(0),
      I5 => DOBDO(2),
      O => q0_reg_0(2)
    );
\p_i_14__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(3),
      I1 => Q(0),
      I2 => DOADO(3),
      O => q0_reg_1(3)
    );
\p_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(2),
      I1 => DOBDO(2),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(2),
      I4 => Q(0),
      I5 => DOADO(2),
      O => B(2)
    );
\p_i_15__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(2),
      I1 => Q(0),
      I2 => DOADO(2),
      O => q0_reg_1(2)
    );
\p_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(1),
      I1 => DOADO(1),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(1),
      I4 => Q(0),
      I5 => DOBDO(1),
      O => q0_reg_0(1)
    );
\p_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(1),
      I1 => DOBDO(1),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(1),
      I4 => Q(0),
      I5 => DOADO(1),
      O => B(1)
    );
\p_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(0),
      I1 => DOADO(0),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(0),
      I4 => Q(0),
      I5 => DOBDO(0),
      O => q0_reg_0(0)
    );
\p_i_16__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(1),
      I1 => Q(0),
      I2 => DOADO(1),
      O => q0_reg_1(1)
    );
\p_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(0),
      I1 => DOBDO(0),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(0),
      I4 => Q(0),
      I5 => DOADO(0),
      O => B(0)
    );
\p_i_17__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(0),
      I1 => Q(0),
      I2 => DOADO(0),
      O => q0_reg_1(0)
    );
\p_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(14),
      I1 => DOADO(14),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(14),
      I4 => Q(0),
      I5 => DOBDO(14),
      O => q0_reg_0(14)
    );
\p_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(14),
      I1 => Q(0),
      I2 => DOADO(14),
      O => q0_reg_1(14)
    );
\p_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(14),
      I1 => DOBDO(14),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(14),
      I4 => Q(0),
      I5 => DOADO(14),
      O => B(14)
    );
\p_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(13),
      I1 => DOADO(13),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(13),
      I4 => Q(0),
      I5 => DOBDO(13),
      O => q0_reg_0(13)
    );
\p_i_4__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(13),
      I1 => Q(0),
      I2 => DOADO(13),
      O => q0_reg_1(13)
    );
\p_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(13),
      I1 => DOBDO(13),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(13),
      I4 => Q(0),
      I5 => DOADO(13),
      O => B(13)
    );
\p_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(12),
      I1 => DOADO(12),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(12),
      I4 => Q(0),
      I5 => DOBDO(12),
      O => q0_reg_0(12)
    );
\p_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(12),
      I1 => DOBDO(12),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(12),
      I4 => Q(0),
      I5 => DOADO(12),
      O => B(12)
    );
\p_i_5__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(12),
      I1 => Q(0),
      I2 => DOADO(12),
      O => q0_reg_1(12)
    );
\p_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(11),
      I1 => DOADO(11),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(11),
      I4 => Q(0),
      I5 => DOBDO(11),
      O => q0_reg_0(11)
    );
\p_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(11),
      I1 => DOBDO(11),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(11),
      I4 => Q(0),
      I5 => DOADO(11),
      O => B(11)
    );
\p_i_6__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(11),
      I1 => Q(0),
      I2 => DOADO(11),
      O => q0_reg_1(11)
    );
\p_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(10),
      I1 => DOADO(10),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(10),
      I4 => Q(0),
      I5 => DOBDO(10),
      O => q0_reg_0(10)
    );
\p_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(10),
      I1 => DOBDO(10),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(10),
      I4 => Q(0),
      I5 => DOADO(10),
      O => B(10)
    );
\p_i_7__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(10),
      I1 => Q(0),
      I2 => DOADO(10),
      O => q0_reg_1(10)
    );
\p_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(9),
      I1 => DOADO(9),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(9),
      I4 => Q(0),
      I5 => DOBDO(9),
      O => q0_reg_0(9)
    );
\p_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(9),
      I1 => DOBDO(9),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(9),
      I4 => Q(0),
      I5 => DOADO(9),
      O => B(9)
    );
\p_i_8__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(9),
      I1 => Q(0),
      I2 => DOADO(9),
      O => q0_reg_1(9)
    );
\p_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(8),
      I1 => DOADO(8),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(8),
      I4 => Q(0),
      I5 => DOBDO(8),
      O => q0_reg_0(8)
    );
\p_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(8),
      I1 => DOBDO(8),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(8),
      I4 => Q(0),
      I5 => DOADO(8),
      O => B(8)
    );
\p_i_9__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(8),
      I1 => Q(0),
      I2 => DOADO(8),
      O => q0_reg_1(8)
    );
\p_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(7),
      I1 => DOADO(7),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(7),
      I4 => Q(0),
      I5 => DOBDO(7),
      O => q0_reg_0(7)
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"004600CE719A7E0C794001DE101E0FA305116B8806FE772406DA07011A901953",
      INIT_01 => X"0BFC0E1A005878547C5D07D102BB7FE207BB05AD7BFE73B57E2575390BD3048C",
      INIT_02 => X"0F8B1809069B01CB7F36141F7CDA760174897EE67BC608060A54158B0AAF08BB",
      INIT_03 => X"11320597013116D4712E098D15AA79C97E43024B7B4C06AA010E156A20840B3F",
      INIT_04 => X"0000000000000000000000000000000077710B0A0C2E0FD17213760304087754",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => SeparableConv2D_3_w_s_q0(14 downto 0),
      DOBDO(15) => NLW_q0_reg_DOBDO_UNCONNECTED(15),
      DOBDO(14 downto 0) => SeparableConv2D_3_w_s_q1(14 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_3_w_s_ce0,
      ENBWREN => SeparableConv2D_3_w_s_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_4_w_s_rom is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_2 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_4_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_4_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_4_w_s_rom : entity is "network_SeparableConv2D_4_w_s_rom";
end bd_0_hls_inst_0_network_SeparableConv2D_4_w_s_rom;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_4_w_s_rom is
  signal SeparableConv2D_4_w_s_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal SeparableConv2D_4_w_s_q1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 3840;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
p_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(8),
      I1 => DOBDO(8),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(8),
      I4 => Q(0),
      I5 => DOADO(8),
      O => B(8)
    );
\p_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(6),
      I1 => DOBDO(6),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(6),
      I4 => Q(0),
      I5 => DOADO(6),
      O => q0_reg_0(6)
    );
\p_i_10__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(7),
      I1 => Q(0),
      I2 => DOBDO(7),
      O => q0_reg_2(7)
    );
\p_i_10__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(6),
      I1 => Q(0),
      I2 => DOADO(6),
      O => q0_reg_1(6)
    );
p_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(7),
      I1 => DOBDO(7),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(7),
      I4 => Q(0),
      I5 => DOADO(7),
      O => B(7)
    );
\p_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(5),
      I1 => DOBDO(5),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(5),
      I4 => Q(0),
      I5 => DOADO(5),
      O => q0_reg_0(5)
    );
\p_i_11__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(5),
      I1 => Q(0),
      I2 => DOADO(5),
      O => q0_reg_1(5)
    );
\p_i_11__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(6),
      I1 => Q(0),
      I2 => DOBDO(6),
      O => q0_reg_2(6)
    );
p_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(6),
      I1 => DOBDO(6),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(6),
      I4 => Q(0),
      I5 => DOADO(6),
      O => B(6)
    );
\p_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(4),
      I1 => DOBDO(4),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(4),
      I4 => Q(0),
      I5 => DOADO(4),
      O => q0_reg_0(4)
    );
\p_i_12__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(5),
      I1 => Q(0),
      I2 => DOBDO(5),
      O => q0_reg_2(5)
    );
\p_i_12__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(4),
      I1 => Q(0),
      I2 => DOADO(4),
      O => q0_reg_1(4)
    );
p_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(5),
      I1 => DOBDO(5),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(5),
      I4 => Q(0),
      I5 => DOADO(5),
      O => B(5)
    );
\p_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(3),
      I1 => DOBDO(3),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(3),
      I4 => Q(0),
      I5 => DOADO(3),
      O => q0_reg_0(3)
    );
\p_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(3),
      I1 => Q(0),
      I2 => DOADO(3),
      O => q0_reg_1(3)
    );
\p_i_13__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(4),
      I1 => Q(0),
      I2 => DOBDO(4),
      O => q0_reg_2(4)
    );
p_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(4),
      I1 => DOBDO(4),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(4),
      I4 => Q(0),
      I5 => DOADO(4),
      O => B(4)
    );
\p_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(2),
      I1 => DOBDO(2),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(2),
      I4 => Q(0),
      I5 => DOADO(2),
      O => q0_reg_0(2)
    );
\p_i_14__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(2),
      I1 => Q(0),
      I2 => DOADO(2),
      O => q0_reg_1(2)
    );
\p_i_14__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(3),
      I1 => Q(0),
      I2 => DOBDO(3),
      O => q0_reg_2(3)
    );
p_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(3),
      I1 => DOBDO(3),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(3),
      I4 => Q(0),
      I5 => DOADO(3),
      O => B(3)
    );
\p_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(1),
      I1 => DOBDO(1),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(1),
      I4 => Q(0),
      I5 => DOADO(1),
      O => q0_reg_0(1)
    );
\p_i_15__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(1),
      I1 => Q(0),
      I2 => DOADO(1),
      O => q0_reg_1(1)
    );
\p_i_15__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(2),
      I1 => Q(0),
      I2 => DOBDO(2),
      O => q0_reg_2(2)
    );
p_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(2),
      I1 => DOBDO(2),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(2),
      I4 => Q(0),
      I5 => DOADO(2),
      O => B(2)
    );
\p_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(0),
      I1 => DOBDO(0),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(0),
      I4 => Q(0),
      I5 => DOADO(0),
      O => q0_reg_0(0)
    );
\p_i_16__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(0),
      I1 => Q(0),
      I2 => DOADO(0),
      O => q0_reg_1(0)
    );
\p_i_16__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(1),
      I1 => Q(0),
      I2 => DOBDO(1),
      O => q0_reg_2(1)
    );
p_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(1),
      I1 => DOBDO(1),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(1),
      I4 => Q(0),
      I5 => DOADO(1),
      O => B(1)
    );
\p_i_17__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(0),
      I1 => Q(0),
      I2 => DOBDO(0),
      O => q0_reg_2(0)
    );
p_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(0),
      I1 => DOBDO(0),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(0),
      I4 => Q(0),
      I5 => DOADO(0),
      O => B(0)
    );
\p_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(14),
      I1 => Q(0),
      I2 => DOADO(14),
      O => q0_reg_1(14)
    );
\p_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(14),
      I1 => DOBDO(14),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(14),
      I4 => Q(0),
      I5 => DOADO(14),
      O => q0_reg_0(14)
    );
\p_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(13),
      I1 => DOBDO(13),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(13),
      I4 => Q(0),
      I5 => DOADO(13),
      O => q0_reg_0(13)
    );
\p_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(13),
      I1 => Q(0),
      I2 => DOADO(13),
      O => q0_reg_1(13)
    );
\p_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(14),
      I1 => Q(0),
      I2 => DOBDO(14),
      O => q0_reg_2(14)
    );
p_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(14),
      I1 => DOBDO(14),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(14),
      I4 => Q(0),
      I5 => DOADO(14),
      O => B(14)
    );
\p_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(12),
      I1 => DOBDO(12),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(12),
      I4 => Q(0),
      I5 => DOADO(12),
      O => q0_reg_0(12)
    );
\p_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(12),
      I1 => Q(0),
      I2 => DOADO(12),
      O => q0_reg_1(12)
    );
\p_i_4__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(13),
      I1 => Q(0),
      I2 => DOBDO(13),
      O => q0_reg_2(13)
    );
p_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(13),
      I1 => DOBDO(13),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(13),
      I4 => Q(0),
      I5 => DOADO(13),
      O => B(13)
    );
\p_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(11),
      I1 => DOBDO(11),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(11),
      I4 => Q(0),
      I5 => DOADO(11),
      O => q0_reg_0(11)
    );
\p_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(11),
      I1 => Q(0),
      I2 => DOADO(11),
      O => q0_reg_1(11)
    );
\p_i_5__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(12),
      I1 => Q(0),
      I2 => DOBDO(12),
      O => q0_reg_2(12)
    );
p_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(12),
      I1 => DOBDO(12),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(12),
      I4 => Q(0),
      I5 => DOADO(12),
      O => B(12)
    );
\p_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(10),
      I1 => DOBDO(10),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(10),
      I4 => Q(0),
      I5 => DOADO(10),
      O => q0_reg_0(10)
    );
\p_i_6__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(10),
      I1 => Q(0),
      I2 => DOADO(10),
      O => q0_reg_1(10)
    );
\p_i_6__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(11),
      I1 => Q(0),
      I2 => DOBDO(11),
      O => q0_reg_2(11)
    );
p_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(11),
      I1 => DOBDO(11),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(11),
      I4 => Q(0),
      I5 => DOADO(11),
      O => B(11)
    );
\p_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(9),
      I1 => DOBDO(9),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(9),
      I4 => Q(0),
      I5 => DOADO(9),
      O => q0_reg_0(9)
    );
\p_i_7__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(9),
      I1 => Q(0),
      I2 => DOADO(9),
      O => q0_reg_1(9)
    );
\p_i_7__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(10),
      I1 => Q(0),
      I2 => DOBDO(10),
      O => q0_reg_2(10)
    );
p_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(10),
      I1 => DOBDO(10),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(10),
      I4 => Q(0),
      I5 => DOADO(10),
      O => B(10)
    );
\p_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(8),
      I1 => DOBDO(8),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(8),
      I4 => Q(0),
      I5 => DOADO(8),
      O => q0_reg_0(8)
    );
\p_i_8__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(8),
      I1 => Q(0),
      I2 => DOADO(8),
      O => q0_reg_1(8)
    );
\p_i_8__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(9),
      I1 => Q(0),
      I2 => DOBDO(9),
      O => q0_reg_2(9)
    );
p_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(9),
      I1 => DOBDO(9),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(9),
      I4 => Q(0),
      I5 => DOADO(9),
      O => B(9)
    );
\p_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(7),
      I1 => DOBDO(7),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(7),
      I4 => Q(0),
      I5 => DOADO(7),
      O => q0_reg_0(7)
    );
\p_i_9__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(7),
      I1 => Q(0),
      I2 => DOADO(7),
      O => q0_reg_1(7)
    );
\p_i_9__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(8),
      I1 => Q(0),
      I2 => DOBDO(8),
      O => q0_reg_2(8)
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7410614467E460F66C9F6417754178EB7D3D06A57BF50A527F05059D7F7174B5",
      INIT_01 => X"779A7CF17414027F7B030C940486036606F276DB03B10A1D74F27FF070655EDC",
      INIT_02 => X"0B5602C17C7F7C3E7D227A05011004F204C8763D04C5097F7763048E7D7A7FC3",
      INIT_03 => X"04EE783D06FF082C05137AD07F7A02587EEA79FB03427E7B021C762609B2768E",
      INIT_04 => X"0A6D08BE0C5A7CB808490BFE7E247C5402D70BE17C4002B47F8B02DF788302CC",
      INIT_05 => X"740874DD789E79B97DC56C3103927B2777BF039F0F91073D03AC10B304F705CC",
      INIT_06 => X"73BE7AFF77BE79260518043173A87484015907A50C1B7B7777A970A7010F7F1B",
      INIT_07 => X"7EA2011605CD78B177D207E17C530AAC7FD1055801397CE86E166DC7635B61ED",
      INIT_08 => X"76AA711C004A6E486E2D7E7D7C456DCF75E1096A7E557B13079579DA747E0608",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => SeparableConv2D_4_w_s_q0(14 downto 0),
      DOBDO(15) => NLW_q0_reg_DOBDO_UNCONNECTED(15),
      DOBDO(14 downto 0) => SeparableConv2D_4_w_s_q1(14 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_4_w_s_ce0,
      ENBWREN => SeparableConv2D_4_w_s_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    or_ln34_reg_9840 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_w_0_reg_276_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    \out_w_0_reg_276_reg[2]\ : out STD_LOGIC;
    \icmp_ln30_reg_965_reg[0]\ : out STD_LOGIC;
    \indvar_flatten_reg_265_reg[5]\ : out STD_LOGIC;
    \out_w_0_reg_276_reg[1]\ : out STD_LOGIC;
    \in_d_0_reg_299_reg[4]\ : out STD_LOGIC;
    \out_h_0_reg_254_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_phi_mux_in_d_0_phi_fu_303_p4 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \in_d_0_reg_299_reg[4]_0\ : out STD_LOGIC;
    icmp_ln30_fu_488_p2 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_w_0_reg_276_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_w_0_reg_276_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out_w_0_reg_276_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \select_ln31_1_reg_974_reg[6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \in_d_0_reg_299_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \in_d_0_reg_299_reg[2]_0\ : in STD_LOGIC;
    indvar_flatten18_reg_243_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \in_d_0_reg_299_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \in_d_0_reg_299_reg[4]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \select_ln31_1_reg_974_reg[6]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11 : entity is "network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11";
end bd_0_hls_inst_0_network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11;

architecture STRUCTURE of bd_0_hls_inst_0_network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11 is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln37_fu_482_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \^ap_phi_mux_in_d_0_phi_fu_303_p4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_pointwise_conv2d_fix_4_fu_519_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal \^icmp_ln30_fu_488_p2\ : STD_LOGIC;
  signal \icmp_ln30_reg_965[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln30_reg_965[0]_i_3_n_5\ : STD_LOGIC;
  signal \^icmp_ln30_reg_965_reg[0]\ : STD_LOGIC;
  signal \^in_d_0_reg_299_reg[4]\ : STD_LOGIC;
  signal \^in_d_0_reg_299_reg[4]_0\ : STD_LOGIC;
  signal \^indvar_flatten_reg_265_reg[5]\ : STD_LOGIC;
  signal \^or_ln34_reg_9840\ : STD_LOGIC;
  signal \^out_h_0_reg_254_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out_w_0_reg_276_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out_w_0_reg_276_reg[1]\ : STD_LOGIC;
  signal \^out_w_0_reg_276_reg[2]\ : STD_LOGIC;
  signal \^out_w_0_reg_276_reg[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_i_11__12_n_5\ : STD_LOGIC;
  signal \p_i_12__7_n_5\ : STD_LOGIC;
  signal \p_i_13__5_n_5\ : STD_LOGIC;
  signal \p_i_14__12_n_5\ : STD_LOGIC;
  signal \p_i_15__12_n_5\ : STD_LOGIC;
  signal \p_i_16__11_n_5\ : STD_LOGIC;
  signal \p_i_17__9_n_5\ : STD_LOGIC;
  signal \p_i_18__7_n_5\ : STD_LOGIC;
  signal \p_i_19__7_n_5\ : STD_LOGIC;
  signal \p_i_20__5_n_5\ : STD_LOGIC;
  signal \p_i_21__5_n_5\ : STD_LOGIC;
  signal \p_i_22__6_n_5\ : STD_LOGIC;
  signal \p_i_23__7_n_5\ : STD_LOGIC;
  signal \p_i_24__7_n_5\ : STD_LOGIC;
  signal \p_i_25__5_n_5\ : STD_LOGIC;
  signal \p_i_26__6_n_5\ : STD_LOGIC;
  signal \p_i_27__5_n_5\ : STD_LOGIC;
  signal \p_i_28__5_n_5\ : STD_LOGIC;
  signal \p_i_29__5_n_7\ : STD_LOGIC;
  signal \p_i_31__5_n_5\ : STD_LOGIC;
  signal \p_i_33__5_n_5\ : STD_LOGIC;
  signal \p_i_34__4_n_5\ : STD_LOGIC;
  signal \p_i_34__4_n_6\ : STD_LOGIC;
  signal \p_i_34__4_n_7\ : STD_LOGIC;
  signal \p_i_34__4_n_8\ : STD_LOGIC;
  signal \p_i_35__1_n_5\ : STD_LOGIC;
  signal \p_i_36__2_n_5\ : STD_LOGIC;
  signal \p_i_37__1_n_5\ : STD_LOGIC;
  signal \p_i_38__1_n_5\ : STD_LOGIC;
  signal \p_i_39__2_n_5\ : STD_LOGIC;
  signal \p_i_40__1_n_5\ : STD_LOGIC;
  signal \p_i_41__0_n_5\ : STD_LOGIC;
  signal \p_i_41__0_n_6\ : STD_LOGIC;
  signal \p_i_41__0_n_7\ : STD_LOGIC;
  signal \p_i_41__0_n_8\ : STD_LOGIC;
  signal \p_i_42__0_n_5\ : STD_LOGIC;
  signal \p_i_43__1_n_5\ : STD_LOGIC;
  signal \p_i_44__1_n_5\ : STD_LOGIC;
  signal \p_i_45__0_n_5\ : STD_LOGIC;
  signal \p_i_46__0_n_5\ : STD_LOGIC;
  signal \p_i_47__0_n_5\ : STD_LOGIC;
  signal \p_i_48__0_n_5\ : STD_LOGIC;
  signal \p_i_49__0_n_5\ : STD_LOGIC;
  signal \p_i_50__0_n_5\ : STD_LOGIC;
  signal p_i_51_n_5 : STD_LOGIC;
  signal p_i_52_n_5 : STD_LOGIC;
  signal \p_i_53__0_n_5\ : STD_LOGIC;
  signal p_i_54_n_5 : STD_LOGIC;
  signal \p_i_7__8_n_11\ : STD_LOGIC;
  signal \p_i_7__8_n_12\ : STD_LOGIC;
  signal \p_i_7__8_n_8\ : STD_LOGIC;
  signal \p_i_8__8_n_10\ : STD_LOGIC;
  signal \p_i_8__8_n_11\ : STD_LOGIC;
  signal \p_i_8__8_n_12\ : STD_LOGIC;
  signal \p_i_8__8_n_5\ : STD_LOGIC;
  signal \p_i_8__8_n_6\ : STD_LOGIC;
  signal \p_i_8__8_n_7\ : STD_LOGIC;
  signal \p_i_8__8_n_8\ : STD_LOGIC;
  signal \p_i_8__8_n_9\ : STD_LOGIC;
  signal \p_i_9__8_n_10\ : STD_LOGIC;
  signal \p_i_9__8_n_11\ : STD_LOGIC;
  signal \p_i_9__8_n_12\ : STD_LOGIC;
  signal \p_i_9__8_n_5\ : STD_LOGIC;
  signal \p_i_9__8_n_6\ : STD_LOGIC;
  signal \p_i_9__8_n_7\ : STD_LOGIC;
  signal \p_i_9__8_n_8\ : STD_LOGIC;
  signal \p_i_9__8_n_9\ : STD_LOGIC;
  signal select_ln34_1_fu_604_p3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \select_ln34_2_reg_994[4]_i_7_n_5\ : STD_LOGIC;
  signal sub_ln37_fu_472_p2 : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_i_29__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_i_29__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_i_7__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_i_7__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \in_d_0_reg_299[3]_i_1\ : label is "soft_lutpair313";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \p_i_30__3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \p_i_32__4\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \p_i_33__5\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \p_i_35__1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \p_i_36__2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \p_i_37__1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \p_i_38__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \p_i_39__2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \p_i_43__1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \select_ln34_2_reg_994[3]_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \select_ln34_2_reg_994[4]_i_3\ : label is "soft_lutpair313";
begin
  A(0) <= \^a\(0);
  D(3 downto 0) <= \^d\(3 downto 0);
  ap_phi_mux_in_d_0_phi_fu_303_p4(4 downto 0) <= \^ap_phi_mux_in_d_0_phi_fu_303_p4\(4 downto 0);
  icmp_ln30_fu_488_p2 <= \^icmp_ln30_fu_488_p2\;
  \icmp_ln30_reg_965_reg[0]\ <= \^icmp_ln30_reg_965_reg[0]\;
  \in_d_0_reg_299_reg[4]\ <= \^in_d_0_reg_299_reg[4]\;
  \in_d_0_reg_299_reg[4]_0\ <= \^in_d_0_reg_299_reg[4]_0\;
  \indvar_flatten_reg_265_reg[5]\ <= \^indvar_flatten_reg_265_reg[5]\;
  or_ln34_reg_9840 <= \^or_ln34_reg_9840\;
  \out_h_0_reg_254_reg[3]\(3 downto 0) <= \^out_h_0_reg_254_reg[3]\(3 downto 0);
  \out_w_0_reg_276_reg[0]\(0) <= \^out_w_0_reg_276_reg[0]\(0);
  \out_w_0_reg_276_reg[1]\ <= \^out_w_0_reg_276_reg[1]\;
  \out_w_0_reg_276_reg[2]\ <= \^out_w_0_reg_276_reg[2]\;
  \out_w_0_reg_276_reg[4]\(0) <= \^out_w_0_reg_276_reg[4]\(0);
\icmp_ln30_reg_965[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \icmp_ln30_reg_965[0]_i_2_n_5\,
      I1 => \icmp_ln30_reg_965[0]_i_3_n_5\,
      I2 => indvar_flatten18_reg_243_reg(12),
      I3 => indvar_flatten18_reg_243_reg(8),
      I4 => indvar_flatten18_reg_243_reg(10),
      I5 => indvar_flatten18_reg_243_reg(2),
      O => \^icmp_ln30_fu_488_p2\
    );
\icmp_ln30_reg_965[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => indvar_flatten18_reg_243_reg(9),
      I1 => indvar_flatten18_reg_243_reg(11),
      I2 => indvar_flatten18_reg_243_reg(0),
      I3 => indvar_flatten18_reg_243_reg(6),
      I4 => indvar_flatten18_reg_243_reg(5),
      I5 => indvar_flatten18_reg_243_reg(4),
      O => \icmp_ln30_reg_965[0]_i_2_n_5\
    );
\icmp_ln30_reg_965[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => indvar_flatten18_reg_243_reg(7),
      I1 => indvar_flatten18_reg_243_reg(3),
      I2 => indvar_flatten18_reg_243_reg(13),
      I3 => indvar_flatten18_reg_243_reg(1),
      O => \icmp_ln30_reg_965[0]_i_3_n_5\
    );
\in_d_0_reg_299[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_2\(0),
      I1 => \in_d_0_reg_299_reg[2]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]\(0),
      I4 => \in_d_0_reg_299_reg[4]_1\(0),
      O => \^ap_phi_mux_in_d_0_phi_fu_303_p4\(0)
    );
\in_d_0_reg_299[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_2\(1),
      I1 => \in_d_0_reg_299_reg[2]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]\(0),
      I4 => \in_d_0_reg_299_reg[4]_1\(1),
      O => \^ap_phi_mux_in_d_0_phi_fu_303_p4\(1)
    );
\in_d_0_reg_299[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_2\(2),
      I1 => \in_d_0_reg_299_reg[2]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]\(0),
      I4 => \in_d_0_reg_299_reg[4]_1\(2),
      O => \^ap_phi_mux_in_d_0_phi_fu_303_p4\(2)
    );
\in_d_0_reg_299[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_2\(3),
      I1 => \in_d_0_reg_299_reg[2]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]\(0),
      I4 => \in_d_0_reg_299_reg[4]_1\(3),
      O => \^ap_phi_mux_in_d_0_phi_fu_303_p4\(3)
    );
\in_d_0_reg_299[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_2\(4),
      I1 => \in_d_0_reg_299_reg[2]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]\(0),
      I4 => \in_d_0_reg_299_reg[4]_1\(4),
      O => \^ap_phi_mux_in_d_0_phi_fu_303_p4\(4)
    );
\out_w_0_reg_276[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \out_w_0_reg_276_reg[4]_0\(4),
      I1 => \in_d_0_reg_299_reg[2]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]\(0),
      I4 => \out_w_0_reg_276_reg[4]_1\(4),
      O => \^out_w_0_reg_276_reg[4]\(0)
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 5) => B"0000000000000000000000000",
      A(4) => select_ln34_1_fu_604_p3(4),
      A(3 downto 0) => \^d\(3 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001100010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \p_i_7__8_n_11\,
      C(46) => \p_i_7__8_n_11\,
      C(45) => \p_i_7__8_n_11\,
      C(44) => \p_i_7__8_n_11\,
      C(43) => \p_i_7__8_n_11\,
      C(42) => \p_i_7__8_n_11\,
      C(41) => \p_i_7__8_n_11\,
      C(40) => \p_i_7__8_n_11\,
      C(39) => \p_i_7__8_n_11\,
      C(38) => \p_i_7__8_n_11\,
      C(37) => \p_i_7__8_n_11\,
      C(36) => \p_i_7__8_n_11\,
      C(35) => \p_i_7__8_n_11\,
      C(34) => \p_i_7__8_n_11\,
      C(33) => \p_i_7__8_n_11\,
      C(32) => \p_i_7__8_n_11\,
      C(31) => \p_i_7__8_n_11\,
      C(30) => \p_i_7__8_n_11\,
      C(29) => \p_i_7__8_n_11\,
      C(28) => \p_i_7__8_n_11\,
      C(27) => \p_i_7__8_n_11\,
      C(26) => \p_i_7__8_n_11\,
      C(25) => \p_i_7__8_n_11\,
      C(24) => \p_i_7__8_n_11\,
      C(23) => \p_i_7__8_n_11\,
      C(22) => \p_i_7__8_n_11\,
      C(21) => \p_i_7__8_n_11\,
      C(20) => \p_i_7__8_n_11\,
      C(19) => \p_i_7__8_n_11\,
      C(18) => \p_i_7__8_n_11\,
      C(17) => \p_i_7__8_n_11\,
      C(16) => \p_i_7__8_n_11\,
      C(15) => \p_i_7__8_n_11\,
      C(14) => \p_i_7__8_n_11\,
      C(13) => \p_i_7__8_n_11\,
      C(12) => \p_i_7__8_n_11\,
      C(11) => \p_i_7__8_n_11\,
      C(10) => \p_i_7__8_n_11\,
      C(9) => \p_i_7__8_n_12\,
      C(8) => \p_i_8__8_n_9\,
      C(7) => \p_i_8__8_n_10\,
      C(6) => \p_i_8__8_n_11\,
      C(5) => \p_i_8__8_n_12\,
      C(4) => \p_i_9__8_n_9\,
      C(3) => \p_i_9__8_n_10\,
      C(2) => \p_i_9__8_n_11\,
      C(1) => \p_i_9__8_n_12\,
      C(0) => \^out_w_0_reg_276_reg[0]\(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^or_ln34_reg_9840\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => \^or_ln34_reg_9840\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_p_P_UNCONNECTED(47 downto 14),
      P(13 downto 12) => grp_pointwise_conv2d_fix_4_fu_519_input_r_address0(13 downto 12),
      P(11 downto 0) => input_r_address0(11 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_10__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => \^ap_phi_mux_in_d_0_phi_fu_303_p4\(4),
      I1 => \^ap_phi_mux_in_d_0_phi_fu_303_p4\(1),
      I2 => \^ap_phi_mux_in_d_0_phi_fu_303_p4\(2),
      I3 => \^ap_phi_mux_in_d_0_phi_fu_303_p4\(3),
      I4 => \^ap_phi_mux_in_d_0_phi_fu_303_p4\(0),
      I5 => \^indvar_flatten_reg_265_reg[5]\,
      O => \^in_d_0_reg_299_reg[4]_0\
    );
\p_i_11__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_h_0_reg_254_reg[3]\(3),
      I1 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_11__12_n_5\
    );
\p_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^in_d_0_reg_299_reg[4]\,
      I1 => \^indvar_flatten_reg_265_reg[5]\,
      I2 => \p_i_29__5_n_7\,
      O => \p_i_12__7_n_5\
    );
\p_i_13__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF30FF22"
    )
        port map (
      I0 => sub_ln37_fu_472_p2(9),
      I1 => \^indvar_flatten_reg_265_reg[5]\,
      I2 => add_ln37_fu_482_p2(9),
      I3 => \p_i_31__5_n_5\,
      I4 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_13__5_n_5\
    );
\p_i_14__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_h_0_reg_254_reg[3]\(2),
      I1 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_14__12_n_5\
    );
\p_i_15__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_h_0_reg_254_reg[3]\(1),
      I1 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_15__12_n_5\
    );
\p_i_16__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_h_0_reg_254_reg[3]\(0),
      I1 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_16__11_n_5\
    );
\p_i_17__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006666999C"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(0),
      I1 => \select_ln31_1_reg_974_reg[6]\(3),
      I2 => \select_ln31_1_reg_974_reg[6]\(2),
      I3 => \select_ln31_1_reg_974_reg[6]\(1),
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      I5 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_17__9_n_5\
    );
\p_i_18__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
        port map (
      I0 => sub_ln37_fu_472_p2(8),
      I1 => \p_i_33__5_n_5\,
      I2 => \^indvar_flatten_reg_265_reg[5]\,
      I3 => add_ln37_fu_482_p2(8),
      I4 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_18__7_n_5\
    );
\p_i_19__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
        port map (
      I0 => \p_i_35__1_n_5\,
      I1 => \p_i_36__2_n_5\,
      I2 => \^indvar_flatten_reg_265_reg[5]\,
      I3 => add_ln37_fu_482_p2(7),
      I4 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_19__7_n_5\
    );
\p_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[2]\(0),
      I1 => \^icmp_ln30_fu_488_p2\,
      O => \^or_ln34_reg_9840\
    );
\p_i_20__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
        port map (
      I0 => \p_i_37__1_n_5\,
      I1 => \p_i_38__1_n_5\,
      I2 => \^indvar_flatten_reg_265_reg[5]\,
      I3 => add_ln37_fu_482_p2(6),
      I4 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_20__5_n_5\
    );
\p_i_21__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CFF3C003CAA3CAA"
    )
        port map (
      I0 => \p_i_39__2_n_5\,
      I1 => \select_ln31_1_reg_974_reg[6]\(0),
      I2 => \select_ln31_1_reg_974_reg[6]\(3),
      I3 => \^indvar_flatten_reg_265_reg[5]\,
      I4 => add_ln37_fu_482_p2(5),
      I5 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_21__5_n_5\
    );
\p_i_22__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005556"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(2),
      I1 => \select_ln31_1_reg_974_reg[6]\(0),
      I2 => \select_ln31_1_reg_974_reg[6]\(1),
      I3 => \^indvar_flatten_reg_265_reg[5]\,
      I4 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_22__6_n_5\
    );
\p_i_23__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0056"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(1),
      I1 => \select_ln31_1_reg_974_reg[6]\(0),
      I2 => \^indvar_flatten_reg_265_reg[5]\,
      I3 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_23__7_n_5\
    );
\p_i_24__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^indvar_flatten_reg_265_reg[5]\,
      I1 => \select_ln31_1_reg_974_reg[6]\(0),
      I2 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_24__7_n_5\
    );
\p_i_25__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0CF606F3F3F606"
    )
        port map (
      I0 => \p_i_40__1_n_5\,
      I1 => \^a\(0),
      I2 => \^in_d_0_reg_299_reg[4]\,
      I3 => add_ln37_fu_482_p2(4),
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      I5 => \select_ln31_1_reg_974_reg[6]\(2),
      O => \p_i_25__5_n_5\
    );
\p_i_26__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0CF909F3F3F606"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(0),
      I1 => \p_i_42__0_n_5\,
      I2 => \^in_d_0_reg_299_reg[4]\,
      I3 => add_ln37_fu_482_p2(3),
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      I5 => \select_ln31_1_reg_974_reg[6]\(1),
      O => \p_i_26__6_n_5\
    );
\p_i_27__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22D1DDE2"
    )
        port map (
      I0 => \p_i_43__1_n_5\,
      I1 => \^in_d_0_reg_299_reg[4]\,
      I2 => add_ln37_fu_482_p2(2),
      I3 => \^indvar_flatten_reg_265_reg[5]\,
      I4 => \select_ln31_1_reg_974_reg[6]\(0),
      O => \p_i_27__5_n_5\
    );
\p_i_28__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => add_ln37_fu_482_p2(1),
      I1 => \^indvar_flatten_reg_265_reg[5]\,
      I2 => \^in_d_0_reg_299_reg[4]\,
      I3 => \p_i_44__1_n_5\,
      O => \p_i_28__5_n_5\
    );
\p_i_29__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_34__4_n_5\,
      CO(3 downto 2) => \NLW_p_i_29__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_i_29__5_n_7\,
      CO(0) => \NLW_p_i_29__5_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_i_29__5_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln37_fu_482_p2(9),
      S(3 downto 1) => B"001",
      S(0) => \p_i_45__0_n_5\
    );
\p_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF008000000000"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_1\(4),
      I1 => \in_d_0_reg_299_reg[2]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]_0\,
      I4 => \in_d_0_reg_299_reg[4]_2\(4),
      I5 => \^in_d_0_reg_299_reg[4]_0\,
      O => select_ln34_1_fu_604_p3(4)
    );
\p_i_30__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC888"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(3),
      I1 => \select_ln31_1_reg_974_reg[6]\(4),
      I2 => \select_ln31_1_reg_974_reg[6]\(0),
      I3 => \select_ln31_1_reg_974_reg[6]\(1),
      I4 => \select_ln31_1_reg_974_reg[6]\(2),
      O => sub_ln37_fu_472_p2(9)
    );
\p_i_31__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAA8800000000"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(4),
      I1 => \select_ln31_1_reg_974_reg[6]\(1),
      I2 => \select_ln31_1_reg_974_reg[6]\(0),
      I3 => \select_ln31_1_reg_974_reg[6]\(2),
      I4 => \select_ln31_1_reg_974_reg[6]\(3),
      I5 => \^indvar_flatten_reg_265_reg[5]\,
      O => \p_i_31__5_n_5\
    );
\p_i_32__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8999A8A8"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(3),
      I1 => \select_ln31_1_reg_974_reg[6]\(2),
      I2 => \select_ln31_1_reg_974_reg[6]\(1),
      I3 => \select_ln31_1_reg_974_reg[6]\(0),
      I4 => \select_ln31_1_reg_974_reg[6]\(4),
      O => sub_ln37_fu_472_p2(8)
    );
\p_i_33__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A11FE00"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(2),
      I1 => \select_ln31_1_reg_974_reg[6]\(1),
      I2 => \select_ln31_1_reg_974_reg[6]\(0),
      I3 => \select_ln31_1_reg_974_reg[6]\(3),
      I4 => \select_ln31_1_reg_974_reg[6]\(4),
      O => \p_i_33__5_n_5\
    );
\p_i_34__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_41__0_n_5\,
      CO(3) => \p_i_34__4_n_5\,
      CO(2) => \p_i_34__4_n_6\,
      CO(1) => \p_i_34__4_n_7\,
      CO(0) => \p_i_34__4_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_fu_482_p2(8 downto 5),
      S(3) => \p_i_46__0_n_5\,
      S(2) => \p_i_47__0_n_5\,
      S(1) => \p_i_48__0_n_5\,
      S(0) => \p_i_49__0_n_5\
    );
\p_i_35__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50AFD42A"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(4),
      I1 => \select_ln31_1_reg_974_reg[6]\(0),
      I2 => \select_ln31_1_reg_974_reg[6]\(1),
      I3 => \select_ln31_1_reg_974_reg[6]\(2),
      I4 => \select_ln31_1_reg_974_reg[6]\(3),
      O => \p_i_35__1_n_5\
    );
\p_i_36__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"542BF50A"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(4),
      I1 => \select_ln31_1_reg_974_reg[6]\(0),
      I2 => \select_ln31_1_reg_974_reg[6]\(1),
      I3 => \select_ln31_1_reg_974_reg[6]\(2),
      I4 => \select_ln31_1_reg_974_reg[6]\(3),
      O => \p_i_36__2_n_5\
    );
\p_i_37__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F50A0BF4"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(0),
      I1 => \select_ln31_1_reg_974_reg[6]\(2),
      I2 => \select_ln31_1_reg_974_reg[6]\(3),
      I3 => \select_ln31_1_reg_974_reg[6]\(4),
      I4 => \select_ln31_1_reg_974_reg[6]\(1),
      O => \p_i_37__1_n_5\
    );
\p_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"693C"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(0),
      I1 => \select_ln31_1_reg_974_reg[6]\(1),
      I2 => \select_ln31_1_reg_974_reg[6]\(4),
      I3 => \select_ln31_1_reg_974_reg[6]\(3),
      O => \p_i_38__1_n_5\
    );
\p_i_39__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(1),
      I1 => \select_ln31_1_reg_974_reg[6]\(2),
      I2 => \select_ln31_1_reg_974_reg[6]\(3),
      I3 => \select_ln31_1_reg_974_reg[6]\(0),
      O => \p_i_39__2_n_5\
    );
\p_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF008000000000"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_1\(3),
      I1 => \in_d_0_reg_299_reg[2]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]_0\,
      I4 => \in_d_0_reg_299_reg[4]_2\(3),
      I5 => \^in_d_0_reg_299_reg[4]_0\,
      O => \^d\(3)
    );
\p_i_40__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(1),
      I1 => \select_ln31_1_reg_974_reg[6]\(0),
      I2 => \select_ln31_1_reg_974_reg[6]\(2),
      O => \p_i_40__1_n_5\
    );
\p_i_41__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_41__0_n_5\,
      CO(2) => \p_i_41__0_n_6\,
      CO(1) => \p_i_41__0_n_7\,
      CO(0) => \p_i_41__0_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_40__1_n_5\,
      DI(2) => \p_i_50__0_n_5\,
      DI(1) => \select_ln31_1_reg_974_reg[6]\(0),
      DI(0) => '0',
      O(3 downto 0) => add_ln37_fu_482_p2(4 downto 1),
      S(3) => p_i_51_n_5,
      S(2) => p_i_52_n_5,
      S(1) => \p_i_53__0_n_5\,
      S(0) => p_i_54_n_5
    );
\p_i_42__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA656A"
    )
        port map (
      I0 => \^out_w_0_reg_276_reg[2]\,
      I1 => \out_w_0_reg_276_reg[4]_0\(3),
      I2 => \^icmp_ln30_reg_965_reg[0]\,
      I3 => \out_w_0_reg_276_reg[4]_1\(3),
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      O => \p_i_42__0_n_5\
    );
\p_i_43__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA656A"
    )
        port map (
      I0 => \^out_w_0_reg_276_reg[1]\,
      I1 => \out_w_0_reg_276_reg[4]_0\(2),
      I2 => \^icmp_ln30_reg_965_reg[0]\,
      I3 => \out_w_0_reg_276_reg[4]_1\(2),
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      O => \p_i_43__1_n_5\
    );
\p_i_44__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A335ACC"
    )
        port map (
      I0 => \out_w_0_reg_276_reg[4]_0\(1),
      I1 => \out_w_0_reg_276_reg[4]_1\(1),
      I2 => \out_w_0_reg_276_reg[4]_0\(0),
      I3 => \^icmp_ln30_reg_965_reg[0]\,
      I4 => \out_w_0_reg_276_reg[4]_1\(0),
      I5 => \^indvar_flatten_reg_265_reg[5]\,
      O => \p_i_44__1_n_5\
    );
\p_i_45__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC888"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(3),
      I1 => \select_ln31_1_reg_974_reg[6]\(4),
      I2 => \select_ln31_1_reg_974_reg[6]\(0),
      I3 => \select_ln31_1_reg_974_reg[6]\(1),
      I4 => \select_ln31_1_reg_974_reg[6]\(2),
      O => \p_i_45__0_n_5\
    );
\p_i_46__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8999A8A8"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(3),
      I1 => \select_ln31_1_reg_974_reg[6]\(2),
      I2 => \select_ln31_1_reg_974_reg[6]\(1),
      I3 => \select_ln31_1_reg_974_reg[6]\(0),
      I4 => \select_ln31_1_reg_974_reg[6]\(4),
      O => \p_i_46__0_n_5\
    );
\p_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50AFD42A"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(4),
      I1 => \select_ln31_1_reg_974_reg[6]\(0),
      I2 => \select_ln31_1_reg_974_reg[6]\(1),
      I3 => \select_ln31_1_reg_974_reg[6]\(2),
      I4 => \select_ln31_1_reg_974_reg[6]\(3),
      O => \p_i_47__0_n_5\
    );
\p_i_48__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F50A0BF4"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(0),
      I1 => \select_ln31_1_reg_974_reg[6]\(2),
      I2 => \select_ln31_1_reg_974_reg[6]\(3),
      I3 => \select_ln31_1_reg_974_reg[6]\(4),
      I4 => \select_ln31_1_reg_974_reg[6]\(1),
      O => \p_i_48__0_n_5\
    );
\p_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(1),
      I1 => \select_ln31_1_reg_974_reg[6]\(2),
      I2 => \select_ln31_1_reg_974_reg[6]\(3),
      I3 => \select_ln31_1_reg_974_reg[6]\(0),
      O => \p_i_49__0_n_5\
    );
\p_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF008000000000"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_1\(2),
      I1 => \in_d_0_reg_299_reg[2]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]_0\,
      I4 => \in_d_0_reg_299_reg[4]_2\(2),
      I5 => \^in_d_0_reg_299_reg[4]_0\,
      O => \^d\(2)
    );
\p_i_50__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(0),
      I1 => \select_ln31_1_reg_974_reg[6]\(1),
      O => \p_i_50__0_n_5\
    );
p_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9565656A956"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(2),
      I1 => \select_ln31_1_reg_974_reg[6]\(0),
      I2 => \select_ln31_1_reg_974_reg[6]\(1),
      I3 => \out_w_0_reg_276_reg[4]_1\(4),
      I4 => \^icmp_ln30_reg_965_reg[0]\,
      I5 => \out_w_0_reg_276_reg[4]_0\(4),
      O => p_i_51_n_5
    );
p_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(1),
      I1 => \select_ln31_1_reg_974_reg[6]\(0),
      I2 => \out_w_0_reg_276_reg[4]_1\(3),
      I3 => \^icmp_ln30_reg_965_reg[0]\,
      I4 => \out_w_0_reg_276_reg[4]_0\(3),
      O => p_i_52_n_5
    );
\p_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]\(0),
      I1 => \out_w_0_reg_276_reg[4]_1\(2),
      I2 => \in_d_0_reg_299_reg[2]\(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \in_d_0_reg_299_reg[2]_0\,
      I5 => \out_w_0_reg_276_reg[4]_0\(2),
      O => \p_i_53__0_n_5\
    );
p_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \out_w_0_reg_276_reg[4]_0\(1),
      I1 => \in_d_0_reg_299_reg[2]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]\(0),
      I4 => \out_w_0_reg_276_reg[4]_1\(1),
      O => p_i_54_n_5
    );
\p_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF008000000000"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_1\(1),
      I1 => \in_d_0_reg_299_reg[2]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]_0\,
      I4 => \in_d_0_reg_299_reg[4]_2\(1),
      I5 => \^in_d_0_reg_299_reg[4]_0\,
      O => \^d\(1)
    );
\p_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF008000000000"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_1\(0),
      I1 => \in_d_0_reg_299_reg[2]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]_0\,
      I4 => \in_d_0_reg_299_reg[4]_2\(0),
      I5 => \^in_d_0_reg_299_reg[4]_0\,
      O => \^d\(0)
    );
\p_i_7__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_8__8_n_5\,
      CO(3 downto 1) => \NLW_p_i_7__8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_i_7__8_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_i_11__12_n_5\,
      O(3 downto 2) => \NLW_p_i_7__8_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_i_7__8_n_11\,
      O(0) => \p_i_7__8_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \p_i_12__7_n_5\,
      S(0) => \p_i_13__5_n_5\
    );
\p_i_8__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_9__8_n_5\,
      CO(3) => \p_i_8__8_n_5\,
      CO(2) => \p_i_8__8_n_6\,
      CO(1) => \p_i_8__8_n_7\,
      CO(0) => \p_i_8__8_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_14__12_n_5\,
      DI(2) => \p_i_15__12_n_5\,
      DI(1) => \p_i_16__11_n_5\,
      DI(0) => \p_i_17__9_n_5\,
      O(3) => \p_i_8__8_n_9\,
      O(2) => \p_i_8__8_n_10\,
      O(1) => \p_i_8__8_n_11\,
      O(0) => \p_i_8__8_n_12\,
      S(3) => \p_i_18__7_n_5\,
      S(2) => \p_i_19__7_n_5\,
      S(1) => \p_i_20__5_n_5\,
      S(0) => \p_i_21__5_n_5\
    );
\p_i_9__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_9__8_n_5\,
      CO(2) => \p_i_9__8_n_6\,
      CO(1) => \p_i_9__8_n_7\,
      CO(0) => \p_i_9__8_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_22__6_n_5\,
      DI(2) => \p_i_23__7_n_5\,
      DI(1) => \p_i_24__7_n_5\,
      DI(0) => '0',
      O(3) => \p_i_9__8_n_9\,
      O(2) => \p_i_9__8_n_10\,
      O(1) => \p_i_9__8_n_11\,
      O(0) => \p_i_9__8_n_12\,
      S(3) => \p_i_25__5_n_5\,
      S(2) => \p_i_26__6_n_5\,
      S(1) => \p_i_27__5_n_5\,
      S(0) => \p_i_28__5_n_5\
    );
\ram_reg_0_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A000C0000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_519_input_r_address0(13),
      I1 => ram_reg_0(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => p_0
    );
\ram_reg_0_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A000C0000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_519_input_r_address0(12),
      I1 => ram_reg_0(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => p_1
    );
\select_ln31_1_reg_974[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771188EE88EF7710"
    )
        port map (
      I0 => \^indvar_flatten_reg_265_reg[5]\,
      I1 => \select_ln31_1_reg_974_reg[6]\(0),
      I2 => \select_ln31_1_reg_974_reg[6]\(2),
      I3 => \select_ln31_1_reg_974_reg[6]\(3),
      I4 => \select_ln31_1_reg_974_reg[6]\(4),
      I5 => \select_ln31_1_reg_974_reg[6]\(1),
      O => \^out_h_0_reg_254_reg[3]\(0)
    );
\select_ln31_1_reg_974[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33204CDFFB3204CC"
    )
        port map (
      I0 => \^indvar_flatten_reg_265_reg[5]\,
      I1 => \select_ln31_1_reg_974_reg[6]\(4),
      I2 => \select_ln31_1_reg_974_reg[6]\(0),
      I3 => \select_ln31_1_reg_974_reg[6]\(1),
      I4 => \select_ln31_1_reg_974_reg[6]\(2),
      I5 => \select_ln31_1_reg_974_reg[6]\(3),
      O => \^out_h_0_reg_254_reg[3]\(1)
    );
\select_ln31_1_reg_974[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48C3C1C3CCC8CCC0"
    )
        port map (
      I0 => \^indvar_flatten_reg_265_reg[5]\,
      I1 => \select_ln31_1_reg_974_reg[6]\(3),
      I2 => \select_ln31_1_reg_974_reg[6]\(2),
      I3 => \select_ln31_1_reg_974_reg[6]\(1),
      I4 => \select_ln31_1_reg_974_reg[6]\(0),
      I5 => \select_ln31_1_reg_974_reg[6]\(4),
      O => \^out_h_0_reg_254_reg[3]\(2)
    );
\select_ln31_1_reg_974[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0F0F0F0E0C0C0"
    )
        port map (
      I0 => \^indvar_flatten_reg_265_reg[5]\,
      I1 => \select_ln31_1_reg_974_reg[6]\(3),
      I2 => \select_ln31_1_reg_974_reg[6]\(4),
      I3 => \select_ln31_1_reg_974_reg[6]\(0),
      I4 => \select_ln31_1_reg_974_reg[6]\(1),
      I5 => \select_ln31_1_reg_974_reg[6]\(2),
      O => \^out_h_0_reg_254_reg[3]\(3)
    );
\select_ln34_2_reg_994[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55559A95"
    )
        port map (
      I0 => \^in_d_0_reg_299_reg[4]\,
      I1 => \out_w_0_reg_276_reg[4]_0\(0),
      I2 => \^icmp_ln30_reg_965_reg[0]\,
      I3 => \out_w_0_reg_276_reg[4]_1\(0),
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      O => \^out_w_0_reg_276_reg[0]\(0)
    );
\select_ln34_2_reg_994[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0CCA000"
    )
        port map (
      I0 => \out_w_0_reg_276_reg[4]_0\(1),
      I1 => \out_w_0_reg_276_reg[4]_1\(1),
      I2 => \out_w_0_reg_276_reg[4]_0\(0),
      I3 => \^icmp_ln30_reg_965_reg[0]\,
      I4 => \out_w_0_reg_276_reg[4]_1\(0),
      I5 => \^indvar_flatten_reg_265_reg[5]\,
      O => \^out_w_0_reg_276_reg[1]\
    );
\select_ln34_2_reg_994[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \^out_w_0_reg_276_reg[1]\,
      I1 => \out_w_0_reg_276_reg[4]_0\(2),
      I2 => \^icmp_ln30_reg_965_reg[0]\,
      I3 => \out_w_0_reg_276_reg[4]_1\(2),
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      O => \^out_w_0_reg_276_reg[2]\
    );
\select_ln34_2_reg_994[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[2]_0\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \in_d_0_reg_299_reg[2]\(0),
      O => \^icmp_ln30_reg_965_reg[0]\
    );
\select_ln34_2_reg_994[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]_0\(5),
      I1 => \select_ln31_1_reg_974_reg[6]_0\(9),
      I2 => \select_ln31_1_reg_974_reg[6]_0\(6),
      I3 => \select_ln31_1_reg_974_reg[6]_0\(2),
      I4 => \select_ln34_2_reg_994[4]_i_7_n_5\,
      O => \^indvar_flatten_reg_265_reg[5]\
    );
\select_ln34_2_reg_994[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^ap_phi_mux_in_d_0_phi_fu_303_p4\(4),
      I1 => \^ap_phi_mux_in_d_0_phi_fu_303_p4\(1),
      I2 => \^ap_phi_mux_in_d_0_phi_fu_303_p4\(2),
      I3 => \^ap_phi_mux_in_d_0_phi_fu_303_p4\(3),
      I4 => \^ap_phi_mux_in_d_0_phi_fu_303_p4\(0),
      I5 => \^indvar_flatten_reg_265_reg[5]\,
      O => \^in_d_0_reg_299_reg[4]\
    );
\select_ln34_2_reg_994[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001DFF0000E200"
    )
        port map (
      I0 => \out_w_0_reg_276_reg[4]_1\(3),
      I1 => \^icmp_ln30_reg_965_reg[0]\,
      I2 => \out_w_0_reg_276_reg[4]_0\(3),
      I3 => \^out_w_0_reg_276_reg[2]\,
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      I5 => \^out_w_0_reg_276_reg[4]\(0),
      O => \^a\(0)
    );
\select_ln34_2_reg_994[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \select_ln31_1_reg_974_reg[6]_0\(1),
      I1 => \select_ln31_1_reg_974_reg[6]_0\(0),
      I2 => \select_ln31_1_reg_974_reg[6]_0\(3),
      I3 => \select_ln31_1_reg_974_reg[6]_0\(8),
      I4 => \select_ln31_1_reg_974_reg[6]_0\(4),
      I5 => \select_ln31_1_reg_974_reg[6]_0\(7),
      O => \select_ln34_2_reg_994[4]_i_7_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \indvar_flatten_reg_391_reg[6]\ : out STD_LOGIC;
    \out_w_0_reg_402_reg[0]\ : out STD_LOGIC;
    icmp_ln30_fu_760_p2 : out STD_LOGIC;
    \in_d_reg_1304_reg[2]\ : out STD_LOGIC;
    \select_ln34_8_reg_1293_reg[1]\ : out STD_LOGIC;
    \icmp_ln30_reg_1258_reg[0]\ : out STD_LOGIC;
    \select_ln34_8_reg_1293_reg[2]\ : out STD_LOGIC;
    \indvar_flatten_reg_391_reg[6]_0\ : out STD_LOGIC;
    \in_d_reg_1304_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    zext_ln37_11_fu_740_p1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in_d_0_reg_423_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \in_d_0_reg_423_reg[3]_0\ : in STD_LOGIC;
    \select_ln34_8_reg_1293_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln30_reg_1258_reg[0]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \in_d_0_reg_423_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_d_0_reg_423_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln32_reg_1267_reg[0]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6 : entity is "network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6";
end bd_0_hls_inst_0_network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6;

architecture STRUCTURE of bd_0_hls_inst_0_network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_fsm_reg[4]\ : STD_LOGIC;
  signal \^icmp_ln30_fu_760_p2\ : STD_LOGIC;
  signal \icmp_ln30_reg_1258[0]_i_2_n_5\ : STD_LOGIC;
  signal \^icmp_ln30_reg_1258_reg[0]\ : STD_LOGIC;
  signal \icmp_ln32_reg_1267[0]_i_2_n_5\ : STD_LOGIC;
  signal \^in_d_reg_1304_reg[2]\ : STD_LOGIC;
  signal \^in_d_reg_1304_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^indvar_flatten_reg_391_reg[6]\ : STD_LOGIC;
  signal \^indvar_flatten_reg_391_reg[6]_0\ : STD_LOGIC;
  signal \^out_w_0_reg_402_reg[0]\ : STD_LOGIC;
  signal \p_i_13__11_n_5\ : STD_LOGIC;
  signal \p_i_14__5_n_5\ : STD_LOGIC;
  signal \p_i_15__6_n_5\ : STD_LOGIC;
  signal \p_i_16__6_n_5\ : STD_LOGIC;
  signal \p_i_17__5_n_5\ : STD_LOGIC;
  signal \p_i_18__6_n_5\ : STD_LOGIC;
  signal \p_i_19__6_n_5\ : STD_LOGIC;
  signal \p_i_20__8_n_5\ : STD_LOGIC;
  signal \p_i_21__4_n_5\ : STD_LOGIC;
  signal \p_i_22__4_n_5\ : STD_LOGIC;
  signal \p_i_23__4_n_5\ : STD_LOGIC;
  signal \p_i_25__4_n_5\ : STD_LOGIC;
  signal \p_i_26__5_n_5\ : STD_LOGIC;
  signal \p_i_27__4_n_5\ : STD_LOGIC;
  signal \p_i_28__4_n_5\ : STD_LOGIC;
  signal \^select_ln34_8_reg_1293_reg[1]\ : STD_LOGIC;
  signal \^select_ln34_8_reg_1293_reg[2]\ : STD_LOGIC;
  signal select_ln34_9_fu_894_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 10 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \in_d_0_reg_423[2]_i_1\ : label is "soft_lutpair250";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \p_i_14__5\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \p_i_16__6\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \p_i_17__5\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \p_i_18__6\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \p_i_24__5\ : label is "soft_lutpair250";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \ap_CS_fsm_reg[4]\ <= \^ap_cs_fsm_reg[4]\;
  icmp_ln30_fu_760_p2 <= \^icmp_ln30_fu_760_p2\;
  \icmp_ln30_reg_1258_reg[0]\ <= \^icmp_ln30_reg_1258_reg[0]\;
  \in_d_reg_1304_reg[2]\ <= \^in_d_reg_1304_reg[2]\;
  \in_d_reg_1304_reg[3]\(3 downto 0) <= \^in_d_reg_1304_reg[3]\(3 downto 0);
  \indvar_flatten_reg_391_reg[6]\ <= \^indvar_flatten_reg_391_reg[6]\;
  \indvar_flatten_reg_391_reg[6]_0\ <= \^indvar_flatten_reg_391_reg[6]_0\;
  \out_w_0_reg_402_reg[0]\ <= \^out_w_0_reg_402_reg[0]\;
  \select_ln34_8_reg_1293_reg[1]\ <= \^select_ln34_8_reg_1293_reg[1]\;
  \select_ln34_8_reg_1293_reg[2]\ <= \^select_ln34_8_reg_1293_reg[2]\;
\and_ln31_reg_1277[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^in_d_reg_1304_reg[3]\(2),
      I1 => \^indvar_flatten_reg_391_reg[6]\,
      I2 => \^in_d_reg_1304_reg[3]\(0),
      I3 => \^in_d_reg_1304_reg[3]\(3),
      I4 => \^in_d_reg_1304_reg[3]\(1),
      O => \^in_d_reg_1304_reg[2]\
    );
\icmp_ln30_reg_1258[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \icmp_ln30_reg_1258_reg[0]_0\(6),
      I1 => \icmp_ln30_reg_1258_reg[0]_0\(3),
      I2 => \icmp_ln30_reg_1258_reg[0]_0\(2),
      I3 => \icmp_ln30_reg_1258[0]_i_2_n_5\,
      O => \^icmp_ln30_fu_760_p2\
    );
\icmp_ln30_reg_1258[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \icmp_ln30_reg_1258_reg[0]_0\(1),
      I1 => \icmp_ln30_reg_1258_reg[0]_0\(0),
      I2 => \icmp_ln30_reg_1258_reg[0]_0\(7),
      I3 => \icmp_ln30_reg_1258_reg[0]_0\(8),
      I4 => \icmp_ln30_reg_1258_reg[0]_0\(4),
      I5 => \icmp_ln30_reg_1258_reg[0]_0\(5),
      O => \icmp_ln30_reg_1258[0]_i_2_n_5\
    );
\icmp_ln32_reg_1267[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \icmp_ln32_reg_1267_reg[0]\(6),
      I1 => \icmp_ln32_reg_1267_reg[0]\(3),
      I2 => \icmp_ln32_reg_1267_reg[0]\(5),
      I3 => \icmp_ln32_reg_1267[0]_i_2_n_5\,
      O => \^indvar_flatten_reg_391_reg[6]\
    );
\icmp_ln32_reg_1267[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \icmp_ln32_reg_1267_reg[0]\(1),
      I1 => \icmp_ln32_reg_1267_reg[0]\(0),
      I2 => \icmp_ln32_reg_1267_reg[0]\(4),
      I3 => \icmp_ln32_reg_1267_reg[0]\(2),
      O => \icmp_ln32_reg_1267[0]_i_2_n_5\
    );
\in_d_0_reg_423[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_2\(0),
      I1 => \in_d_0_reg_423_reg[3]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]\(0),
      I4 => \in_d_0_reg_423_reg[3]_1\(0),
      O => \^in_d_reg_1304_reg[3]\(0)
    );
\in_d_0_reg_423[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_2\(1),
      I1 => \in_d_0_reg_423_reg[3]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]\(0),
      I4 => \in_d_0_reg_423_reg[3]_1\(1),
      O => \^in_d_reg_1304_reg[3]\(1)
    );
\in_d_0_reg_423[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_2\(2),
      I1 => \in_d_0_reg_423_reg[3]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]\(0),
      I4 => \in_d_0_reg_423_reg[3]_1\(2),
      O => \^in_d_reg_1304_reg[3]\(2)
    );
\in_d_0_reg_423[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_2\(3),
      I1 => \in_d_0_reg_423_reg[3]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]\(0),
      I4 => \in_d_0_reg_423_reg[3]_1\(3),
      O => \^in_d_reg_1304_reg[3]\(3)
    );
\out_w_0_reg_402[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \select_ln34_8_reg_1293_reg[2]_0\(1),
      I1 => \in_d_0_reg_423_reg[3]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]\(0),
      I4 => Q(1),
      O => \^select_ln34_8_reg_1293_reg[1]\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 4) => B"00000000000000000000000000",
      A(3 downto 0) => \^d\(3 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000110001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 6) => B"000000000000000000000000000000000000000000",
      C(5 downto 0) => select_ln34_9_fu_894_p3(5 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_cs_fsm_reg[4]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => \^ap_cs_fsm_reg[4]\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 10) => NLW_p_P_UNCONNECTED(47 downto 10),
      P(9 downto 0) => input_r_address0(9 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EF8A7523DCB946"
    )
        port map (
      I0 => \^in_d_reg_1304_reg[2]\,
      I1 => \^indvar_flatten_reg_391_reg[6]\,
      I2 => \p_i_23__4_n_5\,
      I3 => zext_ln37_11_fu_740_p1(1),
      I4 => zext_ln37_11_fu_740_p1(0),
      I5 => \^select_ln34_8_reg_1293_reg[1]\,
      O => select_ln34_9_fu_894_p3(1)
    );
\p_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA999A955566656"
    )
        port map (
      I0 => \^in_d_reg_1304_reg[2]\,
      I1 => \^indvar_flatten_reg_391_reg[6]\,
      I2 => Q(0),
      I3 => \^icmp_ln30_reg_1258_reg[0]\,
      I4 => \select_ln34_8_reg_1293_reg[2]_0\(0),
      I5 => zext_ln37_11_fu_740_p1(0),
      O => select_ln34_9_fu_894_p3(0)
    );
\p_i_12__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^indvar_flatten_reg_391_reg[6]\,
      I1 => \^in_d_reg_1304_reg[2]\,
      O => \^indvar_flatten_reg_391_reg[6]_0\
    );
\p_i_13__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD44FFFFFFFFD44F"
    )
        port map (
      I0 => \p_i_25__4_n_5\,
      I1 => \p_i_26__5_n_5\,
      I2 => zext_ln37_11_fu_740_p1(1),
      I3 => zext_ln37_11_fu_740_p1(2),
      I4 => zext_ln37_11_fu_740_p1(0),
      I5 => \^indvar_flatten_reg_391_reg[6]\,
      O => \p_i_13__11_n_5\
    );
\p_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F5B"
    )
        port map (
      I0 => zext_ln37_11_fu_740_p1(0),
      I1 => zext_ln37_11_fu_740_p1(2),
      I2 => zext_ln37_11_fu_740_p1(1),
      I3 => \^indvar_flatten_reg_391_reg[6]\,
      O => \p_i_14__5_n_5\
    );
\p_i_15__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77770000EEEF0000"
    )
        port map (
      I0 => zext_ln37_11_fu_740_p1(1),
      I1 => zext_ln37_11_fu_740_p1(0),
      I2 => \p_i_27__4_n_5\,
      I3 => \^in_d_reg_1304_reg[2]\,
      I4 => zext_ln37_11_fu_740_p1(2),
      I5 => \^indvar_flatten_reg_391_reg[6]\,
      O => \p_i_15__6_n_5\
    );
\p_i_16__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => \p_i_27__4_n_5\,
      I1 => zext_ln37_11_fu_740_p1(1),
      I2 => zext_ln37_11_fu_740_p1(2),
      I3 => zext_ln37_11_fu_740_p1(0),
      O => \p_i_16__6_n_5\
    );
\p_i_17__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^indvar_flatten_reg_391_reg[6]\,
      I1 => zext_ln37_11_fu_740_p1(1),
      I2 => zext_ln37_11_fu_740_p1(2),
      I3 => zext_ln37_11_fu_740_p1(0),
      O => \p_i_17__5_n_5\
    );
\p_i_18__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => zext_ln37_11_fu_740_p1(2),
      I1 => zext_ln37_11_fu_740_p1(0),
      I2 => zext_ln37_11_fu_740_p1(1),
      O => \p_i_18__6_n_5\
    );
\p_i_19__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"19984CCD"
    )
        port map (
      I0 => \^indvar_flatten_reg_391_reg[6]\,
      I1 => zext_ln37_11_fu_740_p1(0),
      I2 => zext_ln37_11_fu_740_p1(2),
      I3 => zext_ln37_11_fu_740_p1(1),
      I4 => \p_i_27__4_n_5\,
      O => \p_i_19__6_n_5\
    );
\p_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]\(0),
      I1 => \^icmp_ln30_fu_760_p2\,
      O => \^ap_cs_fsm_reg[4]\
    );
\p_i_20__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C316698A69833CE"
    )
        port map (
      I0 => \p_i_25__4_n_5\,
      I1 => \^indvar_flatten_reg_391_reg[6]\,
      I2 => zext_ln37_11_fu_740_p1(1),
      I3 => zext_ln37_11_fu_740_p1(0),
      I4 => zext_ln37_11_fu_740_p1(2),
      I5 => \p_i_26__5_n_5\,
      O => \p_i_20__8_n_5\
    );
\p_i_21__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B4B4B1E1E1E1E4B"
    )
        port map (
      I0 => \^indvar_flatten_reg_391_reg[6]\,
      I1 => \p_i_28__4_n_5\,
      I2 => zext_ln37_11_fu_740_p1(2),
      I3 => zext_ln37_11_fu_740_p1(0),
      I4 => zext_ln37_11_fu_740_p1(1),
      I5 => \^select_ln34_8_reg_1293_reg[2]\,
      O => \p_i_21__4_n_5\
    );
\p_i_22__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999666666669"
    )
        port map (
      I0 => \p_i_25__4_n_5\,
      I1 => \p_i_26__5_n_5\,
      I2 => \^indvar_flatten_reg_391_reg[6]\,
      I3 => zext_ln37_11_fu_740_p1(1),
      I4 => zext_ln37_11_fu_740_p1(0),
      I5 => zext_ln37_11_fu_740_p1(2),
      O => \p_i_22__4_n_5\
    );
\p_i_23__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => \select_ln34_8_reg_1293_reg[2]_0\(0),
      I1 => \in_d_0_reg_423_reg[3]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]\(0),
      I4 => Q(0),
      O => \p_i_23__4_n_5\
    );
\p_i_24__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_0\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \in_d_0_reg_423_reg[3]\(0),
      O => \^icmp_ln30_reg_1258_reg[0]\
    );
\p_i_25__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"331403B8"
    )
        port map (
      I0 => \^select_ln34_8_reg_1293_reg[1]\,
      I1 => zext_ln37_11_fu_740_p1(1),
      I2 => zext_ln37_11_fu_740_p1(0),
      I3 => \^indvar_flatten_reg_391_reg[6]\,
      I4 => \^out_w_0_reg_402_reg[0]\,
      O => \p_i_25__4_n_5\
    );
\p_i_26__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F7A808"
    )
        port map (
      I0 => \^select_ln34_8_reg_1293_reg[1]\,
      I1 => Q(0),
      I2 => \^icmp_ln30_reg_1258_reg[0]\,
      I3 => \select_ln34_8_reg_1293_reg[2]_0\(0),
      I4 => \^select_ln34_8_reg_1293_reg[2]\,
      I5 => \^indvar_flatten_reg_391_reg[6]\,
      O => \p_i_26__5_n_5\
    );
\p_i_27__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA83AA03FEABEE8B"
    )
        port map (
      I0 => \^select_ln34_8_reg_1293_reg[2]\,
      I1 => zext_ln37_11_fu_740_p1(1),
      I2 => zext_ln37_11_fu_740_p1(0),
      I3 => zext_ln37_11_fu_740_p1(2),
      I4 => \p_i_23__4_n_5\,
      I5 => \^select_ln34_8_reg_1293_reg[1]\,
      O => \p_i_27__4_n_5\
    );
\p_i_28__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD5D0000AAAAA808"
    )
        port map (
      I0 => zext_ln37_11_fu_740_p1(0),
      I1 => Q(0),
      I2 => \^icmp_ln30_reg_1258_reg[0]\,
      I3 => \select_ln34_8_reg_1293_reg[2]_0\(0),
      I4 => \^select_ln34_8_reg_1293_reg[1]\,
      I5 => zext_ln37_11_fu_740_p1(1),
      O => \p_i_28__4_n_5\
    );
\p_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_1\(3),
      I1 => \in_d_0_reg_423_reg[3]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]_0\,
      I4 => \in_d_0_reg_423_reg[3]_2\(3),
      I5 => \^indvar_flatten_reg_391_reg[6]_0\,
      O => \^d\(3)
    );
\p_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_1\(2),
      I1 => \in_d_0_reg_423_reg[3]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]_0\,
      I4 => \in_d_0_reg_423_reg[3]_2\(2),
      I5 => \^indvar_flatten_reg_391_reg[6]_0\,
      O => \^d\(2)
    );
\p_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_1\(1),
      I1 => \in_d_0_reg_423_reg[3]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]_0\,
      I4 => \in_d_0_reg_423_reg[3]_2\(1),
      I5 => \^indvar_flatten_reg_391_reg[6]\,
      O => \^d\(1)
    );
\p_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_1\(0),
      I1 => \in_d_0_reg_423_reg[3]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]_0\,
      I4 => \in_d_0_reg_423_reg[3]_2\(0),
      I5 => \^indvar_flatten_reg_391_reg[6]_0\,
      O => \^d\(0)
    );
\p_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \p_i_13__11_n_5\,
      I1 => \p_i_14__5_n_5\,
      I2 => \^in_d_reg_1304_reg[2]\,
      I3 => \p_i_15__6_n_5\,
      O => select_ln34_9_fu_894_p3(5)
    );
\p_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3FCF3F0F0FAF5"
    )
        port map (
      I0 => \p_i_16__6_n_5\,
      I1 => \p_i_13__11_n_5\,
      I2 => \p_i_17__5_n_5\,
      I3 => \p_i_18__6_n_5\,
      I4 => \^indvar_flatten_reg_391_reg[6]\,
      I5 => \^in_d_reg_1304_reg[2]\,
      O => select_ln34_9_fu_894_p3(4)
    );
\p_i_8__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_i_19__6_n_5\,
      I1 => \p_i_20__8_n_5\,
      O => select_ln34_9_fu_894_p3(3),
      S => \^in_d_reg_1304_reg[2]\
    );
\p_i_9__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_i_21__4_n_5\,
      I1 => \p_i_22__4_n_5\,
      O => select_ln34_9_fu_894_p3(2),
      S => \^in_d_reg_1304_reg[2]\
    );
\select_ln34_8_reg_1293[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444544444440444"
    )
        port map (
      I0 => \^indvar_flatten_reg_391_reg[6]\,
      I1 => Q(0),
      I2 => \in_d_0_reg_423_reg[3]\(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \in_d_0_reg_423_reg[3]_0\,
      I5 => \select_ln34_8_reg_1293_reg[2]_0\(0),
      O => \^out_w_0_reg_402_reg[0]\
    );
\select_ln34_8_reg_1293[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => \select_ln34_8_reg_1293_reg[2]_0\(2),
      I1 => \in_d_0_reg_423_reg[3]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]\(0),
      I4 => Q(2),
      O => \^select_ln34_8_reg_1293_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in_d_reg_1616_reg[1]\ : out STD_LOGIC;
    \indvar_flatten_reg_543_reg[0]\ : out STD_LOGIC;
    \icmp_ln30_reg_1570_reg[0]\ : out STD_LOGIC;
    \out_w_0_reg_554_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln34_5_reg_1605_reg[1]\ : out STD_LOGIC;
    icmp_ln30_fu_1064_p2 : out STD_LOGIC;
    ap_phi_mux_in_d_0_phi_fu_579_p4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_w_0_reg_554 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln30_reg_1570_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \in_d_0_reg_575_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    in_d_0_reg_575 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln34_4_reg_1599_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln32_reg_1579_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10 : entity is "network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10";
end bd_0_hls_inst_0_network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10;

architecture STRUCTURE of bd_0_hls_inst_0_network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln37_fu_1058_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ap_phi_mux_in_d_0_phi_fu_579_p4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^icmp_ln30_fu_1064_p2\ : STD_LOGIC;
  signal \icmp_ln30_reg_1570[0]_i_2_n_5\ : STD_LOGIC;
  signal \^icmp_ln30_reg_1570_reg[0]\ : STD_LOGIC;
  signal \icmp_ln32_reg_1579[0]_i_2_n_5\ : STD_LOGIC;
  signal \^in_d_reg_1616_reg[1]\ : STD_LOGIC;
  signal \^indvar_flatten_reg_543_reg[0]\ : STD_LOGIC;
  signal \^out_w_0_reg_554_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_i_10__6_n_5\ : STD_LOGIC;
  signal \p_i_11__5_n_5\ : STD_LOGIC;
  signal \p_i_12__5_n_5\ : STD_LOGIC;
  signal \p_i_13__12_n_5\ : STD_LOGIC;
  signal \p_i_14__11_n_5\ : STD_LOGIC;
  signal \p_i_15__11_n_5\ : STD_LOGIC;
  signal \p_i_16__10_n_5\ : STD_LOGIC;
  signal \p_i_17__10_n_5\ : STD_LOGIC;
  signal \p_i_18__5_n_5\ : STD_LOGIC;
  signal \p_i_19__5_n_5\ : STD_LOGIC;
  signal \p_i_20__4_n_5\ : STD_LOGIC;
  signal \p_i_21__3_n_6\ : STD_LOGIC;
  signal \p_i_21__3_n_7\ : STD_LOGIC;
  signal \p_i_21__3_n_8\ : STD_LOGIC;
  signal \p_i_22__3_n_5\ : STD_LOGIC;
  signal \p_i_23__6_n_5\ : STD_LOGIC;
  signal \p_i_24__4_n_5\ : STD_LOGIC;
  signal \p_i_25__7_n_5\ : STD_LOGIC;
  signal \p_i_26__4_n_5\ : STD_LOGIC;
  signal \p_i_27__7_n_5\ : STD_LOGIC;
  signal \p_i_29__4_n_5\ : STD_LOGIC;
  signal \p_i_29__4_n_6\ : STD_LOGIC;
  signal \p_i_29__4_n_7\ : STD_LOGIC;
  signal \p_i_29__4_n_8\ : STD_LOGIC;
  signal \p_i_30__6_n_5\ : STD_LOGIC;
  signal \p_i_34__3_n_5\ : STD_LOGIC;
  signal \p_i_35__2_n_5\ : STD_LOGIC;
  signal \p_i_36__1_n_5\ : STD_LOGIC;
  signal \p_i_37__0_n_5\ : STD_LOGIC;
  signal \p_i_38__0_n_5\ : STD_LOGIC;
  signal \p_i_39__0_n_5\ : STD_LOGIC;
  signal \p_i_6__6_n_12\ : STD_LOGIC;
  signal \p_i_7__6_n_10\ : STD_LOGIC;
  signal \p_i_7__6_n_11\ : STD_LOGIC;
  signal \p_i_7__6_n_12\ : STD_LOGIC;
  signal \p_i_7__6_n_5\ : STD_LOGIC;
  signal \p_i_7__6_n_6\ : STD_LOGIC;
  signal \p_i_7__6_n_7\ : STD_LOGIC;
  signal \p_i_7__6_n_8\ : STD_LOGIC;
  signal \p_i_7__6_n_9\ : STD_LOGIC;
  signal \p_i_8__6_n_10\ : STD_LOGIC;
  signal \p_i_8__6_n_11\ : STD_LOGIC;
  signal \p_i_8__6_n_12\ : STD_LOGIC;
  signal \p_i_8__6_n_5\ : STD_LOGIC;
  signal \p_i_8__6_n_6\ : STD_LOGIC;
  signal \p_i_8__6_n_7\ : STD_LOGIC;
  signal \p_i_8__6_n_8\ : STD_LOGIC;
  signal \p_i_8__6_n_9\ : STD_LOGIC;
  signal \p_i_9__6_n_5\ : STD_LOGIC;
  signal select_ln31_fu_1088_p3 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal select_ln34_4_fu_1180_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^select_ln34_5_reg_1605_reg[1]\ : STD_LOGIC;
  signal sub_ln37_fu_1048_p2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_i_6__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_i_6__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_w_0_reg_554[3]_i_1\ : label is "soft_lutpair281";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \p_i_23__6\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \p_i_24__4\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \p_i_25__7\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \p_i_26__4\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \p_i_27__7\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \p_i_28__3\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \select_ln34_4_reg_1599[0]_i_1\ : label is "soft_lutpair281";
begin
  DI(0) <= \^di\(0);
  E(0) <= \^e\(0);
  ap_phi_mux_in_d_0_phi_fu_579_p4(3 downto 0) <= \^ap_phi_mux_in_d_0_phi_fu_579_p4\(3 downto 0);
  icmp_ln30_fu_1064_p2 <= \^icmp_ln30_fu_1064_p2\;
  \icmp_ln30_reg_1570_reg[0]\ <= \^icmp_ln30_reg_1570_reg[0]\;
  \in_d_reg_1616_reg[1]\ <= \^in_d_reg_1616_reg[1]\;
  \indvar_flatten_reg_543_reg[0]\ <= \^indvar_flatten_reg_543_reg[0]\;
  \out_w_0_reg_554_reg[0]\(0) <= \^out_w_0_reg_554_reg[0]\(0);
  \select_ln34_5_reg_1605_reg[1]\ <= \^select_ln34_5_reg_1605_reg[1]\;
\and_ln31_reg_1589[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^ap_phi_mux_in_d_0_phi_fu_579_p4\(1),
      I1 => \^ap_phi_mux_in_d_0_phi_fu_579_p4\(3),
      I2 => \^ap_phi_mux_in_d_0_phi_fu_579_p4\(2),
      I3 => \^ap_phi_mux_in_d_0_phi_fu_579_p4\(0),
      I4 => \^indvar_flatten_reg_543_reg[0]\,
      O => \^in_d_reg_1616_reg[1]\
    );
\icmp_ln30_reg_1570[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \icmp_ln30_reg_1570_reg[0]_0\(10),
      I1 => \icmp_ln30_reg_1570_reg[0]_0\(6),
      I2 => \icmp_ln30_reg_1570[0]_i_2_n_5\,
      I3 => \icmp_ln30_reg_1570_reg[0]_0\(8),
      I4 => \icmp_ln30_reg_1570_reg[0]_0\(7),
      I5 => \icmp_ln30_reg_1570_reg[0]_0\(9),
      O => \^icmp_ln30_fu_1064_p2\
    );
\icmp_ln30_reg_1570[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \icmp_ln30_reg_1570_reg[0]_0\(3),
      I1 => \icmp_ln30_reg_1570_reg[0]_0\(0),
      I2 => \icmp_ln30_reg_1570_reg[0]_0\(1),
      I3 => \icmp_ln30_reg_1570_reg[0]_0\(2),
      I4 => \icmp_ln30_reg_1570_reg[0]_0\(5),
      I5 => \icmp_ln30_reg_1570_reg[0]_0\(4),
      O => \icmp_ln30_reg_1570[0]_i_2_n_5\
    );
\icmp_ln32_reg_1579[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \icmp_ln32_reg_1579_reg[0]\(0),
      I1 => \icmp_ln32_reg_1579_reg[0]\(1),
      I2 => \icmp_ln32_reg_1579_reg[0]\(2),
      I3 => \icmp_ln32_reg_1579_reg[0]\(7),
      I4 => \icmp_ln32_reg_1579[0]_i_2_n_5\,
      O => \^indvar_flatten_reg_543_reg[0]\
    );
\icmp_ln32_reg_1579[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \icmp_ln32_reg_1579_reg[0]\(6),
      I1 => \icmp_ln32_reg_1579_reg[0]\(3),
      I2 => \icmp_ln32_reg_1579_reg[0]\(5),
      I3 => \icmp_ln32_reg_1579_reg[0]\(4),
      O => \icmp_ln32_reg_1579[0]_i_2_n_5\
    );
\out_w_0_reg_554[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \in_d_0_reg_575_reg[0]\,
      I1 => p_1(0),
      I2 => ap_enable_reg_pp1_iter1,
      O => \^icmp_ln30_reg_1570_reg[0]\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 4) => B"00000000000000000000000000",
      A(3 downto 0) => select_ln34_4_fu_1180_p3(3 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011000100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \p_i_6__6_n_12\,
      C(46) => \p_i_6__6_n_12\,
      C(45) => \p_i_6__6_n_12\,
      C(44) => \p_i_6__6_n_12\,
      C(43) => \p_i_6__6_n_12\,
      C(42) => \p_i_6__6_n_12\,
      C(41) => \p_i_6__6_n_12\,
      C(40) => \p_i_6__6_n_12\,
      C(39) => \p_i_6__6_n_12\,
      C(38) => \p_i_6__6_n_12\,
      C(37) => \p_i_6__6_n_12\,
      C(36) => \p_i_6__6_n_12\,
      C(35) => \p_i_6__6_n_12\,
      C(34) => \p_i_6__6_n_12\,
      C(33) => \p_i_6__6_n_12\,
      C(32) => \p_i_6__6_n_12\,
      C(31) => \p_i_6__6_n_12\,
      C(30) => \p_i_6__6_n_12\,
      C(29) => \p_i_6__6_n_12\,
      C(28) => \p_i_6__6_n_12\,
      C(27) => \p_i_6__6_n_12\,
      C(26) => \p_i_6__6_n_12\,
      C(25) => \p_i_6__6_n_12\,
      C(24) => \p_i_6__6_n_12\,
      C(23) => \p_i_6__6_n_12\,
      C(22) => \p_i_6__6_n_12\,
      C(21) => \p_i_6__6_n_12\,
      C(20) => \p_i_6__6_n_12\,
      C(19) => \p_i_6__6_n_12\,
      C(18) => \p_i_6__6_n_12\,
      C(17) => \p_i_6__6_n_12\,
      C(16) => \p_i_6__6_n_12\,
      C(15) => \p_i_6__6_n_12\,
      C(14) => \p_i_6__6_n_12\,
      C(13) => \p_i_6__6_n_12\,
      C(12) => \p_i_6__6_n_12\,
      C(11) => \p_i_6__6_n_12\,
      C(10) => \p_i_6__6_n_12\,
      C(9) => \p_i_6__6_n_12\,
      C(8) => \p_i_6__6_n_12\,
      C(7) => \p_i_7__6_n_9\,
      C(6) => \p_i_7__6_n_10\,
      C(5) => \p_i_7__6_n_11\,
      C(4) => \p_i_7__6_n_12\,
      C(3) => \p_i_8__6_n_9\,
      C(2) => \p_i_8__6_n_10\,
      C(1) => \p_i_8__6_n_11\,
      C(0) => \p_i_8__6_n_12\,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => input_r_address0(11 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_10__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F7F4F"
    )
        port map (
      I0 => \p_i_22__3_n_5\,
      I1 => \^in_d_reg_1616_reg[1]\,
      I2 => \p_i_23__6_n_5\,
      I3 => add_ln37_fu_1058_p2(7),
      I4 => \^indvar_flatten_reg_543_reg[0]\,
      O => \p_i_10__6_n_5\
    );
\p_i_11__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F7F4F"
    )
        port map (
      I0 => \p_i_24__4_n_5\,
      I1 => \^in_d_reg_1616_reg[1]\,
      I2 => \p_i_25__7_n_5\,
      I3 => add_ln37_fu_1058_p2(6),
      I4 => \^indvar_flatten_reg_543_reg[0]\,
      O => \p_i_11__5_n_5\
    );
\p_i_12__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F7F4F"
    )
        port map (
      I0 => \p_i_26__4_n_5\,
      I1 => \^in_d_reg_1616_reg[1]\,
      I2 => \p_i_27__7_n_5\,
      I3 => add_ln37_fu_1058_p2(5),
      I4 => \^indvar_flatten_reg_543_reg[0]\,
      O => \p_i_12__5_n_5\
    );
\p_i_13__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(0),
      I2 => \^indvar_flatten_reg_543_reg[0]\,
      I3 => sub_ln37_fu_1048_p2(4),
      I4 => \^in_d_reg_1616_reg[1]\,
      I5 => add_ln37_fu_1058_p2(4),
      O => \p_i_13__12_n_5\
    );
\p_i_14__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D00E200000000"
    )
        port map (
      I0 => out_w_0_reg_554(2),
      I1 => \^icmp_ln30_reg_1570_reg[0]\,
      I2 => Q(2),
      I3 => \^indvar_flatten_reg_543_reg[0]\,
      I4 => \^select_ln34_5_reg_1605_reg[1]\,
      I5 => \^in_d_reg_1616_reg[1]\,
      O => \p_i_14__11_n_5\
    );
\p_i_15__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D00E200000000"
    )
        port map (
      I0 => out_w_0_reg_554(1),
      I1 => \^icmp_ln30_reg_1570_reg[0]\,
      I2 => Q(1),
      I3 => \^indvar_flatten_reg_543_reg[0]\,
      I4 => \^out_w_0_reg_554_reg[0]\(0),
      I5 => \^in_d_reg_1616_reg[1]\,
      O => \p_i_15__11_n_5\
    );
\p_i_16__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888AAA"
    )
        port map (
      I0 => \^in_d_reg_1616_reg[1]\,
      I1 => \^indvar_flatten_reg_543_reg[0]\,
      I2 => Q(0),
      I3 => \^icmp_ln30_reg_1570_reg[0]\,
      I4 => out_w_0_reg_554(0),
      O => \p_i_16__10_n_5\
    );
\p_i_17__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"878787B4B4B487B4"
    )
        port map (
      I0 => p_0(2),
      I1 => \^indvar_flatten_reg_543_reg[0]\,
      I2 => \^di\(0),
      I3 => add_ln37_fu_1058_p2(3),
      I4 => \^in_d_reg_1616_reg[1]\,
      I5 => \p_i_30__6_n_5\,
      O => \p_i_17__10_n_5\
    );
\p_i_18__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9955669A9A5656"
    )
        port map (
      I0 => \p_i_14__11_n_5\,
      I1 => \^indvar_flatten_reg_543_reg[0]\,
      I2 => add_ln37_fu_1058_p2(2),
      I3 => p_0(0),
      I4 => p_0(1),
      I5 => \^in_d_reg_1616_reg[1]\,
      O => \p_i_18__5_n_5\
    );
\p_i_19__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99669A56"
    )
        port map (
      I0 => \p_i_15__11_n_5\,
      I1 => \^indvar_flatten_reg_543_reg[0]\,
      I2 => add_ln37_fu_1058_p2(1),
      I3 => p_0(0),
      I4 => \^in_d_reg_1616_reg[1]\,
      O => \p_i_19__5_n_5\
    );
\p_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1(0),
      I1 => \^icmp_ln30_fu_1064_p2\,
      O => \^e\(0)
    );
\p_i_20__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF001DFF1D00"
    )
        port map (
      I0 => out_w_0_reg_554(0),
      I1 => \^icmp_ln30_reg_1570_reg[0]\,
      I2 => Q(0),
      I3 => \^in_d_reg_1616_reg[1]\,
      I4 => add_ln37_fu_1058_p2(0),
      I5 => \^indvar_flatten_reg_543_reg[0]\,
      O => \p_i_20__4_n_5\
    );
\p_i_21__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_29__4_n_5\,
      CO(3) => add_ln37_fu_1058_p2(8),
      CO(2) => \p_i_21__3_n_6\,
      CO(1) => \p_i_21__3_n_7\,
      CO(0) => \p_i_21__3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_fu_1058_p2(7 downto 4),
      S(3 downto 1) => sub_ln37_fu_1048_p2(7 downto 5),
      S(0) => \p_i_34__3_n_5\
    );
\p_i_22__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => p_0(2),
      I1 => p_0(1),
      I2 => p_0(3),
      O => \p_i_22__3_n_5\
    );
\p_i_23__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81FFFFFF"
    )
        port map (
      I0 => p_0(1),
      I1 => p_0(0),
      I2 => p_0(2),
      I3 => p_0(3),
      I4 => \^indvar_flatten_reg_543_reg[0]\,
      O => \p_i_23__6_n_5\
    );
\p_i_24__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45BB"
    )
        port map (
      I0 => p_0(1),
      I1 => p_0(3),
      I2 => p_0(0),
      I3 => p_0(2),
      O => \p_i_24__4_n_5\
    );
\p_i_25__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9E0FFFFF"
    )
        port map (
      I0 => p_0(0),
      I1 => p_0(1),
      I2 => p_0(2),
      I3 => p_0(3),
      I4 => \^indvar_flatten_reg_543_reg[0]\,
      O => \p_i_25__7_n_5\
    );
\p_i_26__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F30D"
    )
        port map (
      I0 => p_0(2),
      I1 => p_0(0),
      I2 => p_0(3),
      I3 => p_0(1),
      O => \p_i_26__4_n_5\
    );
\p_i_27__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E363FFFF"
    )
        port map (
      I0 => p_0(0),
      I1 => p_0(1),
      I2 => p_0(3),
      I3 => p_0(2),
      I4 => \^indvar_flatten_reg_543_reg[0]\,
      O => \p_i_27__7_n_5\
    );
\p_i_28__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => p_0(2),
      I1 => p_0(1),
      I2 => p_0(3),
      I3 => p_0(0),
      O => sub_ln37_fu_1048_p2(4)
    );
\p_i_29__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_29__4_n_5\,
      CO(2) => \p_i_29__4_n_6\,
      CO(1) => \p_i_29__4_n_7\,
      CO(0) => \p_i_29__4_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_30__6_n_5\,
      DI(2) => \p_i_35__2_n_5\,
      DI(1) => p_0(0),
      DI(0) => '0',
      O(3 downto 0) => add_ln37_fu_1058_p2(3 downto 0),
      S(3) => \p_i_36__1_n_5\,
      S(2) => \p_i_37__0_n_5\,
      S(1) => \p_i_38__0_n_5\,
      S(0) => \p_i_39__0_n_5\
    );
\p_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_575(3),
      I1 => \^icmp_ln30_reg_1570_reg[0]\,
      I2 => \select_ln34_4_reg_1599_reg[3]\(3),
      I3 => \^in_d_reg_1616_reg[1]\,
      I4 => \^indvar_flatten_reg_543_reg[0]\,
      O => select_ln34_4_fu_1180_p3(3)
    );
\p_i_30__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => p_0(0),
      I1 => p_0(1),
      I2 => p_0(2),
      O => \p_i_30__6_n_5\
    );
\p_i_31__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(1),
      I2 => p_0(2),
      O => sub_ln37_fu_1048_p2(7)
    );
\p_i_32__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA58"
    )
        port map (
      I0 => p_0(2),
      I1 => p_0(0),
      I2 => p_0(3),
      I3 => p_0(1),
      O => sub_ln37_fu_1048_p2(6)
    );
\p_i_33__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6564"
    )
        port map (
      I0 => p_0(1),
      I1 => p_0(3),
      I2 => p_0(0),
      I3 => p_0(2),
      O => sub_ln37_fu_1048_p2(5)
    );
\p_i_34__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => p_0(2),
      I1 => p_0(1),
      I2 => p_0(3),
      I3 => p_0(0),
      O => \p_i_34__3_n_5\
    );
\p_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0(0),
      I1 => p_0(1),
      O => \p_i_35__2_n_5\
    );
\p_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A95656A95656"
    )
        port map (
      I0 => p_0(2),
      I1 => p_0(1),
      I2 => p_0(0),
      I3 => \^icmp_ln30_reg_1570_reg[0]\,
      I4 => out_w_0_reg_554(3),
      I5 => Q(3),
      O => \p_i_36__1_n_5\
    );
\p_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => p_0(1),
      I1 => p_0(0),
      I2 => \^icmp_ln30_reg_1570_reg[0]\,
      I3 => out_w_0_reg_554(2),
      I4 => Q(2),
      O => \p_i_37__0_n_5\
    );
\p_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA6A5595AAAA"
    )
        port map (
      I0 => p_0(0),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => p_1(0),
      I3 => \in_d_0_reg_575_reg[0]\,
      I4 => out_w_0_reg_554(1),
      I5 => Q(1),
      O => \p_i_38__0_n_5\
    );
\p_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCCCC"
    )
        port map (
      I0 => Q(0),
      I1 => out_w_0_reg_554(0),
      I2 => \in_d_0_reg_575_reg[0]\,
      I3 => p_1(0),
      I4 => ap_enable_reg_pp1_iter1,
      O => \p_i_39__0_n_5\
    );
\p_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_575(2),
      I1 => \^icmp_ln30_reg_1570_reg[0]\,
      I2 => \select_ln34_4_reg_1599_reg[3]\(2),
      I3 => \^in_d_reg_1616_reg[1]\,
      I4 => \^indvar_flatten_reg_543_reg[0]\,
      O => select_ln34_4_fu_1180_p3(2)
    );
\p_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_575(1),
      I1 => \^icmp_ln30_reg_1570_reg[0]\,
      I2 => \select_ln34_4_reg_1599_reg[3]\(1),
      I3 => \^in_d_reg_1616_reg[1]\,
      I4 => \^indvar_flatten_reg_543_reg[0]\,
      O => select_ln34_4_fu_1180_p3(1)
    );
\p_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_575(0),
      I1 => \^icmp_ln30_reg_1570_reg[0]\,
      I2 => \select_ln34_4_reg_1599_reg[3]\(0),
      I3 => \^in_d_reg_1616_reg[1]\,
      I4 => \^indvar_flatten_reg_543_reg[0]\,
      O => select_ln34_4_fu_1180_p3(0)
    );
\p_i_6__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_7__6_n_5\,
      CO(3 downto 0) => \NLW_p_i_6__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_i_6__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_i_6__6_n_12\,
      S(3 downto 1) => B"000",
      S(0) => \p_i_9__6_n_5\
    );
\p_i_7__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_8__6_n_5\,
      CO(3) => \p_i_7__6_n_5\,
      CO(2) => \p_i_7__6_n_6\,
      CO(1) => \p_i_7__6_n_7\,
      CO(0) => \p_i_7__6_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_i_7__6_n_9\,
      O(2) => \p_i_7__6_n_10\,
      O(1) => \p_i_7__6_n_11\,
      O(0) => \p_i_7__6_n_12\,
      S(3) => \p_i_10__6_n_5\,
      S(2) => \p_i_11__5_n_5\,
      S(1) => \p_i_12__5_n_5\,
      S(0) => \p_i_13__12_n_5\
    );
\p_i_8__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_8__6_n_5\,
      CO(2) => \p_i_8__6_n_6\,
      CO(1) => \p_i_8__6_n_7\,
      CO(0) => \p_i_8__6_n_8\,
      CYINIT => '0',
      DI(3) => \^di\(0),
      DI(2) => \p_i_14__11_n_5\,
      DI(1) => \p_i_15__11_n_5\,
      DI(0) => \p_i_16__10_n_5\,
      O(3) => \p_i_8__6_n_9\,
      O(2) => \p_i_8__6_n_10\,
      O(1) => \p_i_8__6_n_11\,
      O(0) => \p_i_8__6_n_12\,
      S(3) => \p_i_17__10_n_5\,
      S(2) => \p_i_18__5_n_5\,
      S(1) => \p_i_19__5_n_5\,
      S(0) => \p_i_20__4_n_5\
    );
\p_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^in_d_reg_1616_reg[1]\,
      I1 => add_ln37_fu_1058_p2(8),
      I2 => \^indvar_flatten_reg_543_reg[0]\,
      O => \p_i_9__6_n_5\
    );
\select_ln34_4_reg_1599[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \select_ln34_4_reg_1599_reg[3]\(0),
      I1 => \in_d_0_reg_575_reg[0]\,
      I2 => p_1(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_575(0),
      O => \^ap_phi_mux_in_d_0_phi_fu_579_p4\(0)
    );
\select_ln34_4_reg_1599[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \select_ln34_4_reg_1599_reg[3]\(1),
      I1 => \in_d_0_reg_575_reg[0]\,
      I2 => p_1(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_575(1),
      O => \^ap_phi_mux_in_d_0_phi_fu_579_p4\(1)
    );
\select_ln34_4_reg_1599[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \select_ln34_4_reg_1599_reg[3]\(2),
      I1 => \in_d_0_reg_575_reg[0]\,
      I2 => p_1(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_575(2),
      O => \^ap_phi_mux_in_d_0_phi_fu_579_p4\(2)
    );
\select_ln34_4_reg_1599[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \select_ln34_4_reg_1599_reg[3]\(3),
      I1 => \in_d_0_reg_575_reg[0]\,
      I2 => p_1(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_575(3),
      O => \^ap_phi_mux_in_d_0_phi_fu_579_p4\(3)
    );
\select_ln34_5_reg_1605[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => out_w_0_reg_554(0),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => p_1(0),
      I3 => \in_d_0_reg_575_reg[0]\,
      I4 => Q(0),
      I5 => \^indvar_flatten_reg_543_reg[0]\,
      O => \^out_w_0_reg_554_reg[0]\(0)
    );
\select_ln34_5_reg_1605[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000C0C0A000000"
    )
        port map (
      I0 => Q(1),
      I1 => out_w_0_reg_554(1),
      I2 => \^indvar_flatten_reg_543_reg[0]\,
      I3 => Q(0),
      I4 => \^icmp_ln30_reg_1570_reg[0]\,
      I5 => out_w_0_reg_554(0),
      O => \^select_ln34_5_reg_1605_reg[1]\
    );
\select_ln34_5_reg_1605[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => select_ln31_fu_1088_p3(3),
      I1 => select_ln31_fu_1088_p3(2),
      I2 => \^select_ln34_5_reg_1605_reg[1]\,
      I3 => \^in_d_reg_1616_reg[1]\,
      O => \^di\(0)
    );
\select_ln34_5_reg_1605[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => out_w_0_reg_554(3),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => p_1(0),
      I3 => \in_d_0_reg_575_reg[0]\,
      I4 => Q(3),
      I5 => \^indvar_flatten_reg_543_reg[0]\,
      O => select_ln31_fu_1088_p3(3)
    );
\select_ln34_5_reg_1605[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => out_w_0_reg_554(2),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => p_1(0),
      I3 => \in_d_0_reg_575_reg[0]\,
      I4 => Q(2),
      I5 => \^indvar_flatten_reg_543_reg[0]\,
      O => select_ln31_fu_1088_p3(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 0 to 0 );
    C : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_w_0_reg_159_reg[3]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ln18_2_fu_308_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    output_r_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    MemBank_A_address01 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0_1 : in STD_LOGIC;
    zext_ln18_reg_537_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_d_0_reg_126_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_11 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_reg_137_reg[9]_i_4_0\ : in STD_LOGIC;
    mul_ln6_reg_531 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \indvar_flatten_reg_137_reg[9]_i_4_1\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_2\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_3\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_4\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_5\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_6\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_7\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_8\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_9\ : in STD_LOGIC;
    tmp_mid1_fu_408_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_fu_258_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8 : entity is "network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8";
end bd_0_hls_inst_0_network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8;

architecture STRUCTURE of bd_0_hls_inst_0_network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8 is
  signal \^b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^c\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_input_r_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \indvar_flatten_reg_137[9]_i_6_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_137[9]_i_7_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_137[9]_i_8_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_137[9]_i_9_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg[9]_i_4_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg[9]_i_4_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg[9]_i_4_n_8\ : STD_LOGIC;
  signal \^mul_ln18_2_fu_308_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^out_w_0_reg_159_reg[3]\ : STD_LOGIC;
  signal \p_i_17__6_n_8\ : STD_LOGIC;
  signal \p_i_19__8_n_5\ : STD_LOGIC;
  signal \p_i_19__8_n_6\ : STD_LOGIC;
  signal \p_i_19__8_n_7\ : STD_LOGIC;
  signal \p_i_19__8_n_8\ : STD_LOGIC;
  signal \p_i_22__5_n_10\ : STD_LOGIC;
  signal \p_i_22__5_n_5\ : STD_LOGIC;
  signal \p_i_22__5_n_6\ : STD_LOGIC;
  signal \p_i_22__5_n_7\ : STD_LOGIC;
  signal \p_i_22__5_n_8\ : STD_LOGIC;
  signal \p_i_22__5_n_9\ : STD_LOGIC;
  signal \p_i_27__6_n_5\ : STD_LOGIC;
  signal \p_i_28__6_n_5\ : STD_LOGIC;
  signal \p_i_29__6_n_5\ : STD_LOGIC;
  signal \p_i_30__5_n_5\ : STD_LOGIC;
  signal \p_i_33__6_n_5\ : STD_LOGIC;
  signal \p_i_34__5_n_10\ : STD_LOGIC;
  signal \p_i_34__5_n_11\ : STD_LOGIC;
  signal \p_i_34__5_n_12\ : STD_LOGIC;
  signal \p_i_34__5_n_5\ : STD_LOGIC;
  signal \p_i_34__5_n_7\ : STD_LOGIC;
  signal \p_i_34__5_n_8\ : STD_LOGIC;
  signal \p_i_35__3_n_5\ : STD_LOGIC;
  signal \p_i_36__3_n_5\ : STD_LOGIC;
  signal \p_i_37__2_n_5\ : STD_LOGIC;
  signal \p_i_51__0_n_5\ : STD_LOGIC;
  signal \p_i_52__0_n_5\ : STD_LOGIC;
  signal p_i_53_n_5 : STD_LOGIC;
  signal \p_i_54__0_n_5\ : STD_LOGIC;
  signal p_i_55_n_5 : STD_LOGIC;
  signal p_i_56_n_5 : STD_LOGIC;
  signal p_i_57_n_5 : STD_LOGIC;
  signal p_i_66_n_5 : STD_LOGIC;
  signal p_i_67_n_5 : STD_LOGIC;
  signal p_i_68_n_5 : STD_LOGIC;
  signal p_i_69_n_5 : STD_LOGIC;
  signal p_i_70_n_5 : STD_LOGIC;
  signal p_i_71_n_5 : STD_LOGIC;
  signal \NLW_indvar_flatten_reg_137_reg[9]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_i_17__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_i_17__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_i_34__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_p_i_34__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_d_0_reg_126[3]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \out_d_0_reg_126[4]_i_2\ : label is "soft_lutpair361";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
  B(0) <= \^b\(0);
  C(3 downto 0) <= \^c\(3 downto 0);
  CO(0) <= \^co\(0);
  D(2 downto 0) <= \^d\(2 downto 0);
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  mul_ln18_2_fu_308_p2(7 downto 0) <= \^mul_ln18_2_fu_308_p2\(7 downto 0);
  \out_w_0_reg_159_reg[3]\ <= \^out_w_0_reg_159_reg[3]\;
\indvar_flatten_reg_137[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul_ln6_reg_531(1),
      I1 => \indvar_flatten_reg_137_reg[9]_i_4_3\,
      O => \indvar_flatten_reg_137[9]_i_6_n_5\
    );
\indvar_flatten_reg_137[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000041"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg[9]_i_4_7\,
      I1 => mul_ln6_reg_531(1),
      I2 => \indvar_flatten_reg_137_reg[9]_i_4_8\,
      I3 => mul_ln6_reg_531(0),
      I4 => \indvar_flatten_reg_137_reg[9]_i_4_9\,
      O => \indvar_flatten_reg_137[9]_i_7_n_5\
    );
\indvar_flatten_reg_137[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg[9]_i_4_4\,
      I1 => mul_ln6_reg_531(1),
      I2 => \indvar_flatten_reg_137_reg[9]_i_4_5\,
      I3 => \indvar_flatten_reg_137_reg[9]_i_4_6\,
      O => \indvar_flatten_reg_137[9]_i_8_n_5\
    );
\indvar_flatten_reg_137[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg[9]_i_4_0\,
      I1 => mul_ln6_reg_531(0),
      I2 => \indvar_flatten_reg_137_reg[9]_i_4_1\,
      I3 => \indvar_flatten_reg_137_reg[9]_i_4_2\,
      O => \indvar_flatten_reg_137[9]_i_9_n_5\
    );
\indvar_flatten_reg_137_reg[9]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \indvar_flatten_reg_137_reg[9]_i_4_n_6\,
      CO(1) => \indvar_flatten_reg_137_reg[9]_i_4_n_7\,
      CO(0) => \indvar_flatten_reg_137_reg[9]_i_4_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_137_reg[9]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \indvar_flatten_reg_137[9]_i_6_n_5\,
      S(2) => \indvar_flatten_reg_137[9]_i_7_n_5\,
      S(1) => \indvar_flatten_reg_137[9]_i_8_n_5\,
      S(0) => \indvar_flatten_reg_137[9]_i_9_n_5\
    );
\out_d_0_reg_126[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(0),
      I1 => \out_d_0_reg_126_reg[4]\(1),
      I2 => \out_d_0_reg_126_reg[4]\(2),
      O => \^d\(0)
    );
\out_d_0_reg_126[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(1),
      I1 => \out_d_0_reg_126_reg[4]\(0),
      I2 => \out_d_0_reg_126_reg[4]\(2),
      I3 => \out_d_0_reg_126_reg[4]\(3),
      O => \^d\(1)
    );
\out_d_0_reg_126[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(2),
      I1 => \out_d_0_reg_126_reg[4]\(0),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(3),
      I4 => \out_d_0_reg_126_reg[4]\(4),
      O => \^d\(2)
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \out\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3) => ram_reg_0(1),
      B(2 downto 1) => B"11",
      B(0) => \^b\(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => \^c\(3 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_cs_fsm_reg[2]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => \^ap_cs_fsm_reg[2]\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_P_UNCONNECTED(47 downto 12),
      P(11) => input_r_address0(0),
      P(10 downto 0) => grp_up_sampling2d_fix16_fu_552_input_r_address0(10 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_10__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(0),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(0),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(0),
      O => \out\(0)
    );
\p_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_11(4),
      I1 => \^co\(0),
      I2 => \^out_w_0_reg_159_reg[3]\,
      O => \^c\(3)
    );
\p_i_12__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_11(3),
      I1 => \^co\(0),
      I2 => \^out_w_0_reg_159_reg[3]\,
      O => \^c\(2)
    );
\p_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_11(2),
      I1 => \^co\(0),
      I2 => \^out_w_0_reg_159_reg[3]\,
      O => \^c\(1)
    );
\p_i_14__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_11(1),
      I1 => \^co\(0),
      I2 => \^out_w_0_reg_159_reg[3]\,
      O => \^c\(0)
    );
\p_i_16__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \p_i_27__6_n_5\,
      I1 => p_11(3),
      I2 => \^co\(0),
      O => \^out_w_0_reg_159_reg[3]\
    );
\p_i_17__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_19__8_n_5\,
      CO(3 downto 1) => \NLW_p_i_17__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_i_17__6_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_i_28__6_n_5\,
      O(3 downto 2) => \NLW_p_i_17__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^mul_ln18_2_fu_308_p2\(7 downto 6),
      S(3 downto 2) => B"00",
      S(1) => \p_i_29__6_n_5\,
      S(0) => \p_i_30__5_n_5\
    );
\p_i_19__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_19__8_n_5\,
      CO(2) => \p_i_19__8_n_6\,
      CO(1) => \p_i_19__8_n_7\,
      CO(0) => \p_i_19__8_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_33__6_n_5\,
      DI(2) => \p_i_34__5_n_12\,
      DI(1) => \p_i_22__5_n_9\,
      DI(0) => '0',
      O(3 downto 0) => \^mul_ln18_2_fu_308_p2\(5 downto 2),
      S(3) => \p_i_35__3_n_5\,
      S(2) => \p_i_36__3_n_5\,
      S(1) => \p_i_37__2_n_5\,
      S(0) => \p_i_22__5_n_10\
    );
\p_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => p_12(0),
      O => \^ap_cs_fsm_reg[2]\
    );
\p_i_22__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_22__5_n_5\,
      CO(2) => \p_i_22__5_n_6\,
      CO(1) => \p_i_22__5_n_7\,
      CO(0) => \p_i_22__5_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_51__0_n_5\,
      DI(2) => \p_i_52__0_n_5\,
      DI(1) => p_i_53_n_5,
      DI(0) => '0',
      O(3) => \p_i_22__5_n_9\,
      O(2) => \p_i_22__5_n_10\,
      O(1 downto 0) => \^mul_ln18_2_fu_308_p2\(1 downto 0),
      S(3) => \p_i_54__0_n_5\,
      S(2) => p_i_55_n_5,
      S(1) => p_i_56_n_5,
      S(0) => p_i_57_n_5
    );
\p_i_27__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900000000"
    )
        port map (
      I0 => p_11(4),
      I1 => mul_ln6_reg_531(1),
      I2 => p_11(0),
      I3 => p_11(1),
      I4 => mul_ln6_reg_531(0),
      I5 => p_11(2),
      O => \p_i_27__6_n_5\
    );
\p_i_28__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28880000"
    )
        port map (
      I0 => \p_i_34__5_n_11\,
      I1 => \out_d_0_reg_126_reg[4]\(2),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(0),
      I4 => zext_ln18_reg_537_reg(1),
      O => \p_i_28__6_n_5\
    );
\p_i_29__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => \p_i_34__5_n_10\,
      I1 => \^d\(1),
      I2 => \p_i_34__5_n_5\,
      I3 => \^d\(2),
      I4 => zext_ln18_reg_537_reg(1),
      O => \p_i_29__6_n_5\
    );
\p_i_2__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0(1),
      O => \^b\(0)
    );
\p_i_30__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => \p_i_34__5_n_11\,
      I1 => \^d\(0),
      I2 => \p_i_34__5_n_10\,
      I3 => \^d\(1),
      I4 => zext_ln18_reg_537_reg(1),
      O => \p_i_30__5_n_5\
    );
\p_i_33__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D57F2A80"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(1),
      I1 => \out_d_0_reg_126_reg[4]\(0),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(2),
      I4 => \p_i_34__5_n_11\,
      O => \p_i_33__6_n_5\
    );
\p_i_34__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_22__5_n_5\,
      CO(3) => \p_i_34__5_n_5\,
      CO(2) => \NLW_p_i_34__5_CO_UNCONNECTED\(2),
      CO(1) => \p_i_34__5_n_7\,
      CO(0) => \p_i_34__5_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_i_66_n_5,
      DI(1) => p_i_67_n_5,
      DI(0) => p_i_68_n_5,
      O(3) => \NLW_p_i_34__5_O_UNCONNECTED\(3),
      O(2) => \p_i_34__5_n_10\,
      O(1) => \p_i_34__5_n_11\,
      O(0) => \p_i_34__5_n_12\,
      S(3) => '1',
      S(2) => p_i_69_n_5,
      S(1) => p_i_70_n_5,
      S(0) => p_i_71_n_5
    );
\p_i_35__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D57F2A80"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(1),
      I1 => \out_d_0_reg_126_reg[4]\(0),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(2),
      I4 => \p_i_34__5_n_11\,
      O => \p_i_35__3_n_5\
    );
\p_i_36__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \p_i_34__5_n_12\,
      I1 => zext_ln18_reg_537_reg(1),
      I2 => \out_d_0_reg_126_reg[4]\(0),
      I3 => \out_d_0_reg_126_reg[4]\(1),
      O => \p_i_36__3_n_5\
    );
\p_i_37__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \p_i_22__5_n_9\,
      I1 => zext_ln18_reg_537_reg(1),
      I2 => \out_d_0_reg_126_reg[4]\(0),
      O => \p_i_37__2_n_5\
    );
\p_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(7),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(7),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(7),
      O => \out\(7)
    );
\p_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(6),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(6),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(6),
      O => \out\(6)
    );
\p_i_51__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29D65656"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(2),
      I1 => \out_d_0_reg_126_reg[4]\(1),
      I2 => \out_d_0_reg_126_reg[4]\(0),
      I3 => \out_d_0_reg_126_reg[4]\(3),
      I4 => zext_ln18_reg_537_reg(0),
      O => \p_i_51__0_n_5\
    );
\p_i_52__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(1),
      O => \p_i_52__0_n_5\
    );
p_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => \out_d_0_reg_126_reg[4]\(0),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      O => p_i_53_n_5
    );
\p_i_54__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"356A956A"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(2),
      I1 => \out_d_0_reg_126_reg[4]\(3),
      I2 => zext_ln18_reg_537_reg(0),
      I3 => \out_d_0_reg_126_reg[4]\(0),
      I4 => \out_d_0_reg_126_reg[4]\(1),
      O => \p_i_54__0_n_5\
    );
p_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"258F"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => \out_d_0_reg_126_reg[4]\(0),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(2),
      O => p_i_55_n_5
    );
p_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => \out_d_0_reg_126_reg[4]\(1),
      I2 => \out_d_0_reg_126_reg[4]\(0),
      O => p_i_56_n_5
    );
p_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => \out_d_0_reg_126_reg[4]\(0),
      O => p_i_57_n_5
    );
\p_i_5__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(5),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(5),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(5),
      O => \out\(5)
    );
p_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(4),
      I1 => \out_d_0_reg_126_reg[4]\(3),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(0),
      I4 => \out_d_0_reg_126_reg[4]\(2),
      O => p_i_66_n_5
    );
p_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EEE288828882888"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(3),
      I1 => \out_d_0_reg_126_reg[4]\(2),
      I2 => \out_d_0_reg_126_reg[4]\(0),
      I3 => \out_d_0_reg_126_reg[4]\(1),
      I4 => zext_ln18_reg_537_reg(0),
      I5 => \out_d_0_reg_126_reg[4]\(4),
      O => p_i_67_n_5
    );
p_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E282828"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(2),
      I1 => \out_d_0_reg_126_reg[4]\(1),
      I2 => \out_d_0_reg_126_reg[4]\(0),
      I3 => zext_ln18_reg_537_reg(0),
      I4 => \out_d_0_reg_126_reg[4]\(3),
      O => p_i_68_n_5
    );
p_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42222222"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(4),
      I1 => \out_d_0_reg_126_reg[4]\(3),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(0),
      I4 => \out_d_0_reg_126_reg[4]\(2),
      O => p_i_69_n_5
    );
\p_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(4),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(4),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(4),
      O => \out\(4)
    );
p_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FEA957FC03FC000"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => \out_d_0_reg_126_reg[4]\(1),
      I2 => \out_d_0_reg_126_reg[4]\(0),
      I3 => \out_d_0_reg_126_reg[4]\(2),
      I4 => \out_d_0_reg_126_reg[4]\(3),
      I5 => \out_d_0_reg_126_reg[4]\(4),
      O => p_i_70_n_5
    );
p_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0771F88E5AA65AA6"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(3),
      I1 => \out_d_0_reg_126_reg[4]\(2),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(0),
      I4 => \out_d_0_reg_126_reg[4]\(4),
      I5 => zext_ln18_reg_537_reg(0),
      O => p_i_71_n_5
    );
\p_i_7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(3),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(3),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(3),
      O => \out\(3)
    );
\p_i_8__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(2),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(2),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(2),
      O => \out\(2)
    );
\p_i_9__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(1),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(1),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(1),
      O => \out\(1)
    );
ram_reg_0_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCC0CCC0AAA0000"
    )
        port map (
      I0 => output_r_address0(10),
      I1 => grp_up_sampling2d_fix16_fu_552_input_r_address0(10),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg_0(2),
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_0
    );
ram_reg_0_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_input_r_address0(9),
      I1 => output_r_address0(9),
      I2 => ram_reg_0_0(9),
      I3 => ram_reg_0_1,
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_1
    );
ram_reg_0_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_input_r_address0(8),
      I1 => output_r_address0(8),
      I2 => ram_reg_0_0(8),
      I3 => ram_reg_0_1,
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_2
    );
ram_reg_0_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_input_r_address0(7),
      I1 => output_r_address0(7),
      I2 => ram_reg_0_0(7),
      I3 => ram_reg_0_1,
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_3
    );
ram_reg_0_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_input_r_address0(6),
      I1 => output_r_address0(6),
      I2 => ram_reg_0_0(6),
      I3 => ram_reg_0_1,
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_4
    );
ram_reg_0_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_input_r_address0(5),
      I1 => output_r_address0(5),
      I2 => ram_reg_0_0(5),
      I3 => ram_reg_0_1,
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_5
    );
ram_reg_0_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_input_r_address0(4),
      I1 => output_r_address0(4),
      I2 => ram_reg_0_0(4),
      I3 => ram_reg_0_1,
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_6
    );
ram_reg_0_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_input_r_address0(3),
      I1 => output_r_address0(3),
      I2 => ram_reg_0_0(3),
      I3 => ram_reg_0_1,
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_7
    );
ram_reg_0_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_input_r_address0(2),
      I1 => output_r_address0(2),
      I2 => ram_reg_0_0(2),
      I3 => ram_reg_0_1,
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_8
    );
\ram_reg_0_i_86__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_input_r_address0(1),
      I1 => output_r_address0(1),
      I2 => ram_reg_0_0(1),
      I3 => ram_reg_0_1,
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_9
    );
\ram_reg_0_i_90__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_input_r_address0(0),
      I1 => output_r_address0(0),
      I2 => ram_reg_0_0(0),
      I3 => ram_reg_0_1,
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_reg_533_reg[6]\ : out STD_LOGIC;
    \in_d_reg_1619_reg[0]\ : out STD_LOGIC;
    indvar_flatten18_reg_511_reg_9_sp_1 : out STD_LOGIC;
    \select_ln34_11_reg_1603_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln30_reg_1569_reg[0]\ : out STD_LOGIC;
    \select_ln34_11_reg_1603_reg[1]\ : out STD_LOGIC;
    ap_phi_mux_in_d_0_phi_fu_569_p4 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten18_reg_511_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \select_ln34_11_reg_1603_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_w_0_reg_544 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_d_0_reg_565_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    in_d_0_reg_565 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \icmp_ln32_reg_1578_reg[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4 : entity is "network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4";
end bd_0_hls_inst_0_network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4;

architecture STRUCTURE of bd_0_hls_inst_0_network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4 is
  signal A : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln37_fu_1041_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ap_phi_mux_in_d_0_phi_fu_569_p4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \icmp_ln30_reg_1569[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln30_reg_1569[0]_i_3_n_5\ : STD_LOGIC;
  signal \^icmp_ln30_reg_1569_reg[0]\ : STD_LOGIC;
  signal \icmp_ln32_reg_1578[0]_i_2_n_5\ : STD_LOGIC;
  signal \^in_d_reg_1619_reg[0]\ : STD_LOGIC;
  signal indvar_flatten18_reg_511_reg_9_sn_1 : STD_LOGIC;
  signal \^indvar_flatten_reg_533_reg[6]\ : STD_LOGIC;
  signal \p_i_10__5_n_5\ : STD_LOGIC;
  signal \p_i_11__11_n_5\ : STD_LOGIC;
  signal \p_i_12__12_n_5\ : STD_LOGIC;
  signal \p_i_13__10_n_5\ : STD_LOGIC;
  signal \p_i_14__10_n_5\ : STD_LOGIC;
  signal \p_i_15__5_n_5\ : STD_LOGIC;
  signal \p_i_16__5_n_5\ : STD_LOGIC;
  signal \p_i_17__4_n_5\ : STD_LOGIC;
  signal \p_i_18__9_n_5\ : STD_LOGIC;
  signal \p_i_19__9_n_5\ : STD_LOGIC;
  signal \p_i_20__7_n_5\ : STD_LOGIC;
  signal \p_i_21__7_n_5\ : STD_LOGIC;
  signal \p_i_22__7_n_5\ : STD_LOGIC;
  signal \p_i_23__3_n_5\ : STD_LOGIC;
  signal \p_i_24__3_n_5\ : STD_LOGIC;
  signal \p_i_25__3_n_5\ : STD_LOGIC;
  signal \p_i_26__3_n_6\ : STD_LOGIC;
  signal \p_i_26__3_n_7\ : STD_LOGIC;
  signal \p_i_26__3_n_8\ : STD_LOGIC;
  signal \p_i_27__3_n_5\ : STD_LOGIC;
  signal \p_i_28__7_n_5\ : STD_LOGIC;
  signal \p_i_29__3_n_5\ : STD_LOGIC;
  signal \p_i_30__4_n_5\ : STD_LOGIC;
  signal \p_i_31__3_n_5\ : STD_LOGIC;
  signal \p_i_32__6_n_5\ : STD_LOGIC;
  signal \p_i_34__6_n_5\ : STD_LOGIC;
  signal \p_i_35__0_n_5\ : STD_LOGIC;
  signal \p_i_35__0_n_6\ : STD_LOGIC;
  signal \p_i_35__0_n_7\ : STD_LOGIC;
  signal \p_i_35__0_n_8\ : STD_LOGIC;
  signal p_i_41_n_5 : STD_LOGIC;
  signal \p_i_42__1_n_5\ : STD_LOGIC;
  signal p_i_43_n_5 : STD_LOGIC;
  signal p_i_44_n_5 : STD_LOGIC;
  signal p_i_45_n_5 : STD_LOGIC;
  signal p_i_46_n_5 : STD_LOGIC;
  signal \p_i_7__5_n_12\ : STD_LOGIC;
  signal \p_i_8__5_n_10\ : STD_LOGIC;
  signal \p_i_8__5_n_11\ : STD_LOGIC;
  signal \p_i_8__5_n_12\ : STD_LOGIC;
  signal \p_i_8__5_n_5\ : STD_LOGIC;
  signal \p_i_8__5_n_6\ : STD_LOGIC;
  signal \p_i_8__5_n_7\ : STD_LOGIC;
  signal \p_i_8__5_n_8\ : STD_LOGIC;
  signal \p_i_8__5_n_9\ : STD_LOGIC;
  signal \p_i_9__5_n_10\ : STD_LOGIC;
  signal \p_i_9__5_n_11\ : STD_LOGIC;
  signal \p_i_9__5_n_12\ : STD_LOGIC;
  signal \p_i_9__5_n_5\ : STD_LOGIC;
  signal \p_i_9__5_n_6\ : STD_LOGIC;
  signal \p_i_9__5_n_7\ : STD_LOGIC;
  signal \p_i_9__5_n_8\ : STD_LOGIC;
  signal \p_i_9__5_n_9\ : STD_LOGIC;
  signal select_ln31_fu_1071_p3 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal select_ln34_10_fu_1163_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^select_ln34_11_reg_1603_reg[1]\ : STD_LOGIC;
  signal \^select_ln34_11_reg_1603_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sub_ln37_fu_1031_p2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_i_7__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_i_7__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_w_0_reg_544[3]_i_1\ : label is "soft_lutpair219";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \p_i_28__7\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \p_i_29__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \p_i_30__4\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \p_i_31__3\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \p_i_32__6\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \p_i_33__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \trunc_ln37_reg_1614[2]_i_1\ : label is "soft_lutpair219";
begin
  E(0) <= \^e\(0);
  ap_phi_mux_in_d_0_phi_fu_569_p4(4 downto 0) <= \^ap_phi_mux_in_d_0_phi_fu_569_p4\(4 downto 0);
  \icmp_ln30_reg_1569_reg[0]\ <= \^icmp_ln30_reg_1569_reg[0]\;
  \in_d_reg_1619_reg[0]\ <= \^in_d_reg_1619_reg[0]\;
  indvar_flatten18_reg_511_reg_9_sp_1 <= indvar_flatten18_reg_511_reg_9_sn_1;
  \indvar_flatten_reg_533_reg[6]\ <= \^indvar_flatten_reg_533_reg[6]\;
  \select_ln34_11_reg_1603_reg[1]\ <= \^select_ln34_11_reg_1603_reg[1]\;
  \select_ln34_11_reg_1603_reg[3]\(0) <= \^select_ln34_11_reg_1603_reg[3]\(0);
\and_ln31_reg_1588[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^ap_phi_mux_in_d_0_phi_fu_569_p4\(0),
      I1 => \^ap_phi_mux_in_d_0_phi_fu_569_p4\(3),
      I2 => \^ap_phi_mux_in_d_0_phi_fu_569_p4\(1),
      I3 => \^ap_phi_mux_in_d_0_phi_fu_569_p4\(2),
      I4 => \^ap_phi_mux_in_d_0_phi_fu_569_p4\(4),
      I5 => \^indvar_flatten_reg_533_reg[6]\,
      O => \^in_d_reg_1619_reg[0]\
    );
\icmp_ln30_reg_1569[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => indvar_flatten18_reg_511_reg(9),
      I1 => \icmp_ln30_reg_1569[0]_i_2_n_5\,
      I2 => indvar_flatten18_reg_511_reg(11),
      I3 => indvar_flatten18_reg_511_reg(10),
      O => indvar_flatten18_reg_511_reg_9_sn_1
    );
\icmp_ln30_reg_1569[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \icmp_ln30_reg_1569[0]_i_3_n_5\,
      I1 => indvar_flatten18_reg_511_reg(6),
      I2 => indvar_flatten18_reg_511_reg(8),
      I3 => indvar_flatten18_reg_511_reg(7),
      O => \icmp_ln30_reg_1569[0]_i_2_n_5\
    );
\icmp_ln30_reg_1569[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => indvar_flatten18_reg_511_reg(3),
      I1 => indvar_flatten18_reg_511_reg(0),
      I2 => indvar_flatten18_reg_511_reg(1),
      I3 => indvar_flatten18_reg_511_reg(2),
      I4 => indvar_flatten18_reg_511_reg(5),
      I5 => indvar_flatten18_reg_511_reg(4),
      O => \icmp_ln30_reg_1569[0]_i_3_n_5\
    );
\icmp_ln32_reg_1578[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \icmp_ln32_reg_1578_reg[0]\(6),
      I1 => \icmp_ln32_reg_1578[0]_i_2_n_5\,
      I2 => \icmp_ln32_reg_1578_reg[0]\(8),
      I3 => \icmp_ln32_reg_1578_reg[0]\(2),
      I4 => \icmp_ln32_reg_1578_reg[0]\(1),
      I5 => \icmp_ln32_reg_1578_reg[0]\(0),
      O => \^indvar_flatten_reg_533_reg[6]\
    );
\icmp_ln32_reg_1578[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \icmp_ln32_reg_1578_reg[0]\(3),
      I1 => \icmp_ln32_reg_1578_reg[0]\(4),
      I2 => \icmp_ln32_reg_1578_reg[0]\(5),
      I3 => \icmp_ln32_reg_1578_reg[0]\(7),
      O => \icmp_ln32_reg_1578[0]_i_2_n_5\
    );
\in_d_reg_1619[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => p_1(4),
      I1 => \in_d_0_reg_565_reg[0]\,
      I2 => p_0(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_565(4),
      O => \^ap_phi_mux_in_d_0_phi_fu_569_p4\(4)
    );
\out_w_0_reg_544[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \in_d_0_reg_565_reg[0]\,
      I1 => p_0(0),
      I2 => ap_enable_reg_pp1_iter1,
      O => \^icmp_ln30_reg_1569_reg[0]\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 5) => B"0000000000000000000000000",
      A(4 downto 0) => select_ln34_10_fu_1163_p3(4 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011000100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \p_i_7__5_n_12\,
      C(46) => \p_i_7__5_n_12\,
      C(45) => \p_i_7__5_n_12\,
      C(44) => \p_i_7__5_n_12\,
      C(43) => \p_i_7__5_n_12\,
      C(42) => \p_i_7__5_n_12\,
      C(41) => \p_i_7__5_n_12\,
      C(40) => \p_i_7__5_n_12\,
      C(39) => \p_i_7__5_n_12\,
      C(38) => \p_i_7__5_n_12\,
      C(37) => \p_i_7__5_n_12\,
      C(36) => \p_i_7__5_n_12\,
      C(35) => \p_i_7__5_n_12\,
      C(34) => \p_i_7__5_n_12\,
      C(33) => \p_i_7__5_n_12\,
      C(32) => \p_i_7__5_n_12\,
      C(31) => \p_i_7__5_n_12\,
      C(30) => \p_i_7__5_n_12\,
      C(29) => \p_i_7__5_n_12\,
      C(28) => \p_i_7__5_n_12\,
      C(27) => \p_i_7__5_n_12\,
      C(26) => \p_i_7__5_n_12\,
      C(25) => \p_i_7__5_n_12\,
      C(24) => \p_i_7__5_n_12\,
      C(23) => \p_i_7__5_n_12\,
      C(22) => \p_i_7__5_n_12\,
      C(21) => \p_i_7__5_n_12\,
      C(20) => \p_i_7__5_n_12\,
      C(19) => \p_i_7__5_n_12\,
      C(18) => \p_i_7__5_n_12\,
      C(17) => \p_i_7__5_n_12\,
      C(16) => \p_i_7__5_n_12\,
      C(15) => \p_i_7__5_n_12\,
      C(14) => \p_i_7__5_n_12\,
      C(13) => \p_i_7__5_n_12\,
      C(12) => \p_i_7__5_n_12\,
      C(11) => \p_i_7__5_n_12\,
      C(10) => \p_i_7__5_n_12\,
      C(9) => \p_i_7__5_n_12\,
      C(8) => \p_i_7__5_n_12\,
      C(7) => \p_i_8__5_n_9\,
      C(6) => \p_i_8__5_n_10\,
      C(5) => \p_i_8__5_n_11\,
      C(4) => \p_i_8__5_n_12\,
      C(3) => \p_i_9__5_n_9\,
      C(2) => \p_i_9__5_n_10\,
      C(1) => \p_i_9__5_n_11\,
      C(0) => \p_i_9__5_n_12\,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => input_r_address0(12 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^in_d_reg_1619_reg[0]\,
      I1 => add_ln37_fu_1041_p2(8),
      I2 => \^indvar_flatten_reg_533_reg[6]\,
      O => \p_i_10__5_n_5\
    );
\p_i_11__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CCCC8C000000000"
    )
        port map (
      I0 => \^indvar_flatten_reg_533_reg[6]\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \^in_d_reg_1619_reg[0]\,
      O => \p_i_11__11_n_5\
    );
\p_i_12__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CCC93C800000000"
    )
        port map (
      I0 => \^indvar_flatten_reg_533_reg[6]\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \^in_d_reg_1619_reg[0]\,
      O => \p_i_12__12_n_5\
    );
\p_i_13__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C399C3800000000"
    )
        port map (
      I0 => \^indvar_flatten_reg_533_reg[6]\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \^in_d_reg_1619_reg[0]\,
      O => \p_i_13__10_n_5\
    );
\p_i_14__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969697800000000"
    )
        port map (
      I0 => \^indvar_flatten_reg_533_reg[6]\,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \^in_d_reg_1619_reg[0]\,
      O => \p_i_14__10_n_5\
    );
\p_i_15__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F7F4F"
    )
        port map (
      I0 => \p_i_27__3_n_5\,
      I1 => \^in_d_reg_1619_reg[0]\,
      I2 => \p_i_28__7_n_5\,
      I3 => add_ln37_fu_1041_p2(7),
      I4 => \^indvar_flatten_reg_533_reg[6]\,
      O => \p_i_15__5_n_5\
    );
\p_i_16__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F7F4F"
    )
        port map (
      I0 => \p_i_29__3_n_5\,
      I1 => \^in_d_reg_1619_reg[0]\,
      I2 => \p_i_30__4_n_5\,
      I3 => add_ln37_fu_1041_p2(6),
      I4 => \^indvar_flatten_reg_533_reg[6]\,
      O => \p_i_16__5_n_5\
    );
\p_i_17__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F7F4F"
    )
        port map (
      I0 => \p_i_31__3_n_5\,
      I1 => \^in_d_reg_1619_reg[0]\,
      I2 => \p_i_32__6_n_5\,
      I3 => add_ln37_fu_1041_p2(5),
      I4 => \^indvar_flatten_reg_533_reg[6]\,
      O => \p_i_17__4_n_5\
    );
\p_i_18__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => \^indvar_flatten_reg_533_reg[6]\,
      I3 => sub_ln37_fu_1031_p2(4),
      I4 => \^in_d_reg_1619_reg[0]\,
      I5 => add_ln37_fu_1041_p2(4),
      O => \p_i_18__9_n_5\
    );
\p_i_19__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33360000"
    )
        port map (
      I0 => \^indvar_flatten_reg_533_reg[6]\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^in_d_reg_1619_reg[0]\,
      O => \p_i_19__9_n_5\
    );
\p_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0(0),
      I1 => indvar_flatten18_reg_511_reg_9_sn_1,
      O => \^e\(0)
    );
\p_i_20__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3600"
    )
        port map (
      I0 => \^indvar_flatten_reg_533_reg[6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^in_d_reg_1619_reg[0]\,
      O => \p_i_20__7_n_5\
    );
\p_i_21__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^indvar_flatten_reg_533_reg[6]\,
      I1 => Q(0),
      I2 => \^in_d_reg_1619_reg[0]\,
      O => \p_i_21__7_n_5\
    );
\p_i_22__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B774474747744"
    )
        port map (
      I0 => Q(2),
      I1 => \^indvar_flatten_reg_533_reg[6]\,
      I2 => \p_i_34__6_n_5\,
      I3 => add_ln37_fu_1041_p2(3),
      I4 => \^in_d_reg_1619_reg[0]\,
      I5 => \^select_ln34_11_reg_1603_reg[3]\(0),
      O => \p_i_22__7_n_5\
    );
\p_i_23__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0544EE05FA44EE"
    )
        port map (
      I0 => \^indvar_flatten_reg_533_reg[6]\,
      I1 => add_ln37_fu_1041_p2(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^in_d_reg_1619_reg[0]\,
      I5 => A(2),
      O => \p_i_23__3_n_5\
    );
\p_i_24__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A54E5A4E"
    )
        port map (
      I0 => \^indvar_flatten_reg_533_reg[6]\,
      I1 => add_ln37_fu_1041_p2(1),
      I2 => Q(0),
      I3 => \^in_d_reg_1619_reg[0]\,
      I4 => A(1),
      O => \p_i_24__3_n_5\
    );
\p_i_25__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0047FF4700"
    )
        port map (
      I0 => \select_ln34_11_reg_1603_reg[3]_0\(0),
      I1 => \^icmp_ln30_reg_1569_reg[0]\,
      I2 => out_w_0_reg_544(0),
      I3 => \^in_d_reg_1619_reg[0]\,
      I4 => add_ln37_fu_1041_p2(0),
      I5 => \^indvar_flatten_reg_533_reg[6]\,
      O => \p_i_25__3_n_5\
    );
\p_i_26__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_35__0_n_5\,
      CO(3) => add_ln37_fu_1041_p2(8),
      CO(2) => \p_i_26__3_n_6\,
      CO(1) => \p_i_26__3_n_7\,
      CO(0) => \p_i_26__3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_fu_1041_p2(7 downto 4),
      S(3 downto 1) => sub_ln37_fu_1031_p2(7 downto 5),
      S(0) => p_i_41_n_5
    );
\p_i_27__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      O => \p_i_27__3_n_5\
    );
\p_i_28__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81FFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \^indvar_flatten_reg_533_reg[6]\,
      O => \p_i_28__7_n_5\
    );
\p_i_29__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45BB"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      O => \p_i_29__3_n_5\
    );
\p_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_565(4),
      I1 => \^icmp_ln30_reg_1569_reg[0]\,
      I2 => p_1(4),
      I3 => \^in_d_reg_1619_reg[0]\,
      I4 => \^indvar_flatten_reg_533_reg[6]\,
      O => select_ln34_10_fu_1163_p3(4)
    );
\p_i_30__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9E0FFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \^indvar_flatten_reg_533_reg[6]\,
      O => \p_i_30__4_n_5\
    );
\p_i_31__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F30D"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      O => \p_i_31__3_n_5\
    );
\p_i_32__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E363FFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^indvar_flatten_reg_533_reg[6]\,
      O => \p_i_32__6_n_5\
    );
\p_i_33__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      O => sub_ln37_fu_1031_p2(4)
    );
\p_i_34__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      O => \p_i_34__6_n_5\
    );
\p_i_35__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_35__0_n_5\,
      CO(2) => \p_i_35__0_n_6\,
      CO(1) => \p_i_35__0_n_7\,
      CO(0) => \p_i_35__0_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_34__6_n_5\,
      DI(2) => \p_i_42__1_n_5\,
      DI(1) => Q(0),
      DI(0) => '0',
      O(3 downto 0) => add_ln37_fu_1041_p2(3 downto 0),
      S(3) => p_i_43_n_5,
      S(2) => p_i_44_n_5,
      S(1) => p_i_45_n_5,
      S(0) => p_i_46_n_5
    );
\p_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \^select_ln34_11_reg_1603_reg[1]\,
      I1 => \^indvar_flatten_reg_533_reg[6]\,
      I2 => \select_ln34_11_reg_1603_reg[3]_0\(2),
      I3 => \^icmp_ln30_reg_1569_reg[0]\,
      I4 => out_w_0_reg_544(2),
      O => A(2)
    );
p_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A0303050A0C0C"
    )
        port map (
      I0 => \select_ln34_11_reg_1603_reg[3]_0\(0),
      I1 => out_w_0_reg_544(0),
      I2 => \^indvar_flatten_reg_533_reg[6]\,
      I3 => \select_ln34_11_reg_1603_reg[3]_0\(1),
      I4 => \^icmp_ln30_reg_1569_reg[0]\,
      I5 => out_w_0_reg_544(1),
      O => A(1)
    );
p_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      O => sub_ln37_fu_1031_p2(7)
    );
p_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA58"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      O => sub_ln37_fu_1031_p2(6)
    );
\p_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_565(3),
      I1 => \^icmp_ln30_reg_1569_reg[0]\,
      I2 => p_1(3),
      I3 => \^in_d_reg_1619_reg[0]\,
      I4 => \^indvar_flatten_reg_533_reg[6]\,
      O => select_ln34_10_fu_1163_p3(3)
    );
p_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6564"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      O => sub_ln37_fu_1031_p2(5)
    );
p_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      O => p_i_41_n_5
    );
\p_i_42__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \p_i_42__1_n_5\
    );
p_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A95656A95656"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^icmp_ln30_reg_1569_reg[0]\,
      I4 => out_w_0_reg_544(3),
      I5 => \select_ln34_11_reg_1603_reg[3]_0\(3),
      O => p_i_43_n_5
    );
p_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^icmp_ln30_reg_1569_reg[0]\,
      I3 => out_w_0_reg_544(2),
      I4 => \select_ln34_11_reg_1603_reg[3]_0\(2),
      O => p_i_44_n_5
    );
p_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA6A5595AAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => p_0(0),
      I3 => \in_d_0_reg_565_reg[0]\,
      I4 => out_w_0_reg_544(1),
      I5 => \select_ln34_11_reg_1603_reg[3]_0\(1),
      O => p_i_45_n_5
    );
p_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCCCC"
    )
        port map (
      I0 => \select_ln34_11_reg_1603_reg[3]_0\(0),
      I1 => out_w_0_reg_544(0),
      I2 => \in_d_0_reg_565_reg[0]\,
      I3 => p_0(0),
      I4 => ap_enable_reg_pp1_iter1,
      O => p_i_46_n_5
    );
\p_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_565(2),
      I1 => \^icmp_ln30_reg_1569_reg[0]\,
      I2 => p_1(2),
      I3 => \^in_d_reg_1619_reg[0]\,
      I4 => \^indvar_flatten_reg_533_reg[6]\,
      O => select_ln34_10_fu_1163_p3(2)
    );
\p_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_565(1),
      I1 => \^icmp_ln30_reg_1569_reg[0]\,
      I2 => p_1(1),
      I3 => \^in_d_reg_1619_reg[0]\,
      I4 => \^indvar_flatten_reg_533_reg[6]\,
      O => select_ln34_10_fu_1163_p3(1)
    );
\p_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_565(0),
      I1 => \^icmp_ln30_reg_1569_reg[0]\,
      I2 => p_1(0),
      I3 => \^in_d_reg_1619_reg[0]\,
      I4 => \^indvar_flatten_reg_533_reg[6]\,
      O => select_ln34_10_fu_1163_p3(0)
    );
\p_i_7__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_8__5_n_5\,
      CO(3 downto 0) => \NLW_p_i_7__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_i_7__5_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_i_7__5_n_12\,
      S(3 downto 1) => B"000",
      S(0) => \p_i_10__5_n_5\
    );
\p_i_8__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_9__5_n_5\,
      CO(3) => \p_i_8__5_n_5\,
      CO(2) => \p_i_8__5_n_6\,
      CO(1) => \p_i_8__5_n_7\,
      CO(0) => \p_i_8__5_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_11__11_n_5\,
      DI(2) => \p_i_12__12_n_5\,
      DI(1) => \p_i_13__10_n_5\,
      DI(0) => \p_i_14__10_n_5\,
      O(3) => \p_i_8__5_n_9\,
      O(2) => \p_i_8__5_n_10\,
      O(1) => \p_i_8__5_n_11\,
      O(0) => \p_i_8__5_n_12\,
      S(3) => \p_i_15__5_n_5\,
      S(2) => \p_i_16__5_n_5\,
      S(1) => \p_i_17__4_n_5\,
      S(0) => \p_i_18__9_n_5\
    );
\p_i_9__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_9__5_n_5\,
      CO(2) => \p_i_9__5_n_6\,
      CO(1) => \p_i_9__5_n_7\,
      CO(0) => \p_i_9__5_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_19__9_n_5\,
      DI(2) => \p_i_20__7_n_5\,
      DI(1) => \p_i_21__7_n_5\,
      DI(0) => '0',
      O(3) => \p_i_9__5_n_9\,
      O(2) => \p_i_9__5_n_10\,
      O(1) => \p_i_9__5_n_11\,
      O(0) => \p_i_9__5_n_12\,
      S(3) => \p_i_22__7_n_5\,
      S(2) => \p_i_23__3_n_5\,
      S(1) => \p_i_24__3_n_5\,
      S(0) => \p_i_25__3_n_5\
    );
\select_ln34_11_reg_1603[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000C0C0A000000"
    )
        port map (
      I0 => \select_ln34_11_reg_1603_reg[3]_0\(1),
      I1 => out_w_0_reg_544(1),
      I2 => \^indvar_flatten_reg_533_reg[6]\,
      I3 => \select_ln34_11_reg_1603_reg[3]_0\(0),
      I4 => \^icmp_ln30_reg_1569_reg[0]\,
      I5 => out_w_0_reg_544(0),
      O => \^select_ln34_11_reg_1603_reg[1]\
    );
\select_ln34_11_reg_1603[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788878787888888"
    )
        port map (
      I0 => \^select_ln34_11_reg_1603_reg[1]\,
      I1 => select_ln31_fu_1071_p3(2),
      I2 => \^indvar_flatten_reg_533_reg[6]\,
      I3 => \select_ln34_11_reg_1603_reg[3]_0\(3),
      I4 => \^icmp_ln30_reg_1569_reg[0]\,
      I5 => out_w_0_reg_544(3),
      O => \^select_ln34_11_reg_1603_reg[3]\(0)
    );
\select_ln34_11_reg_1603[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => out_w_0_reg_544(2),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => p_0(0),
      I3 => \in_d_0_reg_565_reg[0]\,
      I4 => \select_ln34_11_reg_1603_reg[3]_0\(2),
      I5 => \^indvar_flatten_reg_533_reg[6]\,
      O => select_ln31_fu_1071_p3(2)
    );
\trunc_ln37_reg_1614[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => p_1(0),
      I1 => \in_d_0_reg_565_reg[0]\,
      I2 => p_0(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_565(0),
      O => \^ap_phi_mux_in_d_0_phi_fu_569_p4\(0)
    );
\trunc_ln37_reg_1614[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => p_1(1),
      I1 => \in_d_0_reg_565_reg[0]\,
      I2 => p_0(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_565(1),
      O => \^ap_phi_mux_in_d_0_phi_fu_569_p4\(1)
    );
\trunc_ln37_reg_1614[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => p_1(2),
      I1 => \in_d_0_reg_565_reg[0]\,
      I2 => p_0(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_565(2),
      O => \^ap_phi_mux_in_d_0_phi_fu_569_p4\(2)
    );
\trunc_ln37_reg_1614[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => p_1(3),
      I1 => \in_d_0_reg_565_reg[0]\,
      I2 => p_0(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_565(3),
      O => \^ap_phi_mux_in_d_0_phi_fu_569_p4\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC;
    SeparableConv2D_0_w_s_ce1 : in STD_LOGIC;
    reg_3310 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0 : entity is "network_mul_mul_16s_15s_30_1_1_DSP48_0";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0 is
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_1(15),
      A(28) => p_1(15),
      A(27) => p_1(15),
      A(26) => p_1(15),
      A(25) => p_1(15),
      A(24) => p_1(15),
      A(23) => p_1(15),
      A(22) => p_1(15),
      A(21) => p_1(15),
      A(20) => p_1(15),
      A(19) => p_1(15),
      A(18) => p_1(15),
      A(17) => p_1(15),
      A(16) => p_1(15),
      A(15 downto 0) => p_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(13),
      B(16) => B(13),
      B(15) => B(13),
      B(14 downto 5) => B(13 downto 4),
      B(4 downto 0) => B(4 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => SeparableConv2D_0_w_s_ce1,
      CEB2 => reg_3310,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_P_UNCONNECTED(47 downto 31),
      P(30) => p_n_80,
      P(29 downto 14) => D(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_3310 : out STD_LOGIC;
    p_0 : in STD_LOGIC;
    SeparableConv2D_0_w_s_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_15 : entity is "network_mul_mul_16s_15s_30_1_1_DSP48_0";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_15;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_15 is
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^reg_3310\ : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
  reg_3310 <= \^reg_3310\;
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_1(15),
      A(28) => p_1(15),
      A(27) => p_1(15),
      A(26) => p_1(15),
      A(25) => p_1(15),
      A(24) => p_1(15),
      A(23) => p_1(15),
      A(22) => p_1(15),
      A(21) => p_1(15),
      A(20) => p_1(15),
      A(19) => p_1(15),
      A(18) => p_1(15),
      A(17) => p_1(15),
      A(16) => p_1(15),
      A(15 downto 0) => p_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(13),
      B(16) => B(13),
      B(15) => B(13),
      B(14 downto 5) => B(13 downto 4),
      B(4 downto 0) => B(4 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => SeparableConv2D_0_w_s_ce0,
      CEB2 => \^reg_3310\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_P_UNCONNECTED(47 downto 31),
      P(30) => p_n_80,
      P(29 downto 14) => D(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3020"
    )
        port map (
      I0 => Q(1),
      I1 => p_2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(0),
      O => \^reg_3310\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SeparableConv2D_0_w_s_ce1 : out STD_LOGIC;
    reg_3230 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \select_ln24_23_reg_1546_reg[0]\ : out STD_LOGIC;
    \indvar_flatten_reg_288_reg[8]\ : out STD_LOGIC;
    \icmp_ln24_reg_1408_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    p_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln24_23_reg_1546 : in STD_LOGIC;
    or_ln27_1_fu_1087_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    icmp_ln32_reg_1417 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    xor_ln24_2_reg_1474 : in STD_LOGIC;
    \icmp_ln32_reg_1417[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln32_reg_1417[0]_i_3_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_16 : entity is "network_mul_mul_16s_15s_30_1_1_DSP48_0";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_16;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_16 is
  signal \^b\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal SeparableConv2D_0_w_s_address1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^separableconv2d_0_w_s_ce1\ : STD_LOGIC;
  signal g0_b1_i_2_n_5 : STD_LOGIC;
  signal g0_b1_i_4_n_5 : STD_LOGIC;
  signal \^icmp_ln24_reg_1408_reg[0]\ : STD_LOGIC;
  signal \icmp_ln32_reg_1417[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1417[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1417[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1417[0]_i_7_n_5\ : STD_LOGIC;
  signal \^indvar_flatten_reg_288_reg[8]\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^reg_3230\ : STD_LOGIC;
  signal \^select_ln24_23_reg_1546_reg[0]\ : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
  B(13 downto 0) <= \^b\(13 downto 0);
  SeparableConv2D_0_w_s_ce1 <= \^separableconv2d_0_w_s_ce1\;
  \icmp_ln24_reg_1408_reg[0]\ <= \^icmp_ln24_reg_1408_reg[0]\;
  \indvar_flatten_reg_288_reg[8]\ <= \^indvar_flatten_reg_288_reg[8]\;
  reg_3230 <= \^reg_3230\;
  \select_ln24_23_reg_1546_reg[0]\ <= \^select_ln24_23_reg_1546_reg[0]\;
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFFAFFFF0005"
    )
        port map (
      I0 => Q(2),
      I1 => xor_ln24_2_reg_1474,
      I2 => Q(3),
      I3 => \^select_ln24_23_reg_1546_reg[0]\,
      I4 => g0_b1_i_2_n_5,
      I5 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(0)
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF01FFFF"
    )
        port map (
      I0 => \^select_ln24_23_reg_1546_reg[0]\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => g0_b1_i_2_n_5,
      I4 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(1)
    );
g0_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFA35353535"
    )
        port map (
      I0 => Q(2),
      I1 => xor_ln24_2_reg_1474,
      I2 => Q(3),
      I3 => \^select_ln24_23_reg_1546_reg[0]\,
      I4 => g0_b1_i_2_n_5,
      I5 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(9)
    );
g0_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCACFFFFF3535"
    )
        port map (
      I0 => Q(2),
      I1 => xor_ln24_2_reg_1474,
      I2 => Q(3),
      I3 => \^select_ln24_23_reg_1546_reg[0]\,
      I4 => g0_b1_i_2_n_5,
      I5 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(10)
    );
g0_b12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CACA00"
    )
        port map (
      I0 => Q(2),
      I1 => xor_ln24_2_reg_1474,
      I2 => Q(3),
      I3 => g0_b1_i_2_n_5,
      I4 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(11)
    );
g0_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3535CACFCACACACA"
    )
        port map (
      I0 => Q(2),
      I1 => xor_ln24_2_reg_1474,
      I2 => Q(3),
      I3 => \^select_ln24_23_reg_1546_reg[0]\,
      I4 => g0_b1_i_2_n_5,
      I5 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(12)
    );
g0_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3535CACFFFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => xor_ln24_2_reg_1474,
      I2 => Q(3),
      I3 => \^select_ln24_23_reg_1546_reg[0]\,
      I4 => g0_b1_i_2_n_5,
      I5 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(13)
    );
g0_b1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA959"
    )
        port map (
      I0 => \^indvar_flatten_reg_288_reg[8]\,
      I1 => select_ln24_23_reg_1546,
      I2 => \^icmp_ln24_reg_1408_reg[0]\,
      I3 => or_ln27_1_fu_1087_p3(0),
      I4 => Q(1),
      O => \^select_ln24_23_reg_1546_reg[0]\
    );
g0_b1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFEAAAAA"
    )
        port map (
      I0 => g0_b1_i_4_n_5,
      I1 => or_ln27_1_fu_1087_p3(0),
      I2 => icmp_ln32_reg_1417,
      I3 => p_4,
      I4 => Q(2),
      I5 => Q(3),
      O => g0_b1_i_2_n_5
    );
g0_b1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF07000400"
    )
        port map (
      I0 => or_ln27_1_fu_1087_p3(0),
      I1 => icmp_ln32_reg_1417,
      I2 => Q(3),
      I3 => Q(2),
      I4 => p_5,
      I5 => g0_b1_i_4_n_5,
      O => SeparableConv2D_0_w_s_address1(1)
    );
g0_b1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000C300"
    )
        port map (
      I0 => xor_ln24_2_reg_1474,
      I1 => or_ln27_1_fu_1087_p3(0),
      I2 => icmp_ln32_reg_1417,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => g0_b1_i_4_n_5
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF35350000FFFA"
    )
        port map (
      I0 => Q(2),
      I1 => xor_ln24_2_reg_1474,
      I2 => Q(3),
      I3 => \^select_ln24_23_reg_1546_reg[0]\,
      I4 => g0_b1_i_2_n_5,
      I5 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(2)
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000035300000CACA"
    )
        port map (
      I0 => Q(2),
      I1 => xor_ln24_2_reg_1474,
      I2 => Q(3),
      I3 => \^select_ln24_23_reg_1546_reg[0]\,
      I4 => g0_b1_i_2_n_5,
      I5 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(3)
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3535CACFFFFF3535"
    )
        port map (
      I0 => Q(2),
      I1 => xor_ln24_2_reg_1474,
      I2 => Q(3),
      I3 => \^select_ln24_23_reg_1546_reg[0]\,
      I4 => g0_b1_i_2_n_5,
      I5 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(4)
    );
g0_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAFF"
    )
        port map (
      I0 => Q(2),
      I1 => xor_ln24_2_reg_1474,
      I2 => Q(3),
      I3 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(5)
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFFACACA3530"
    )
        port map (
      I0 => Q(2),
      I1 => xor_ln24_2_reg_1474,
      I2 => Q(3),
      I3 => \^select_ln24_23_reg_1546_reg[0]\,
      I4 => g0_b1_i_2_n_5,
      I5 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(6)
    );
g0_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF35CA00"
    )
        port map (
      I0 => Q(2),
      I1 => xor_ln24_2_reg_1474,
      I2 => Q(3),
      I3 => g0_b1_i_2_n_5,
      I4 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(7)
    );
g0_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF35FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => xor_ln24_2_reg_1474,
      I2 => Q(3),
      I3 => g0_b1_i_2_n_5,
      I4 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(8)
    );
\icmp_ln24_reg_1408[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => p_2,
      I1 => p_3,
      I2 => Q(0),
      O => \^icmp_ln24_reg_1408_reg[0]\
    );
\icmp_ln32_reg_1417[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F707F7F"
    )
        port map (
      I0 => \icmp_ln32_reg_1417[0]_i_4_n_5\,
      I1 => \icmp_ln32_reg_1417[0]_i_5_n_5\,
      I2 => \^icmp_ln24_reg_1408_reg[0]\,
      I3 => \icmp_ln32_reg_1417[0]_i_6_n_5\,
      I4 => \icmp_ln32_reg_1417[0]_i_7_n_5\,
      O => \^indvar_flatten_reg_288_reg[8]\
    );
\icmp_ln32_reg_1417[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \icmp_ln32_reg_1417[0]_i_3_1\(8),
      I1 => \icmp_ln32_reg_1417[0]_i_3_1\(5),
      I2 => \icmp_ln32_reg_1417[0]_i_3_1\(4),
      I3 => \icmp_ln32_reg_1417[0]_i_3_1\(2),
      O => \icmp_ln32_reg_1417[0]_i_4_n_5\
    );
\icmp_ln32_reg_1417[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \icmp_ln32_reg_1417[0]_i_3_1\(1),
      I1 => \icmp_ln32_reg_1417[0]_i_3_1\(0),
      I2 => \icmp_ln32_reg_1417[0]_i_3_1\(3),
      I3 => \icmp_ln32_reg_1417[0]_i_3_1\(9),
      I4 => \icmp_ln32_reg_1417[0]_i_3_1\(6),
      I5 => \icmp_ln32_reg_1417[0]_i_3_1\(7),
      O => \icmp_ln32_reg_1417[0]_i_5_n_5\
    );
\icmp_ln32_reg_1417[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \icmp_ln32_reg_1417[0]_i_3_0\(9),
      I1 => \icmp_ln32_reg_1417[0]_i_3_0\(8),
      I2 => \icmp_ln32_reg_1417[0]_i_3_0\(3),
      I3 => \icmp_ln32_reg_1417[0]_i_3_0\(0),
      O => \icmp_ln32_reg_1417[0]_i_6_n_5\
    );
\icmp_ln32_reg_1417[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \icmp_ln32_reg_1417[0]_i_3_0\(6),
      I1 => \icmp_ln32_reg_1417[0]_i_3_0\(5),
      I2 => \icmp_ln32_reg_1417[0]_i_3_0\(7),
      I3 => \icmp_ln32_reg_1417[0]_i_3_0\(4),
      I4 => \icmp_ln32_reg_1417[0]_i_3_0\(1),
      I5 => \icmp_ln32_reg_1417[0]_i_3_0\(2),
      O => \icmp_ln32_reg_1417[0]_i_7_n_5\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_1(15),
      A(28) => p_1(15),
      A(27) => p_1(15),
      A(26) => p_1(15),
      A(25) => p_1(15),
      A(24) => p_1(15),
      A(23) => p_1(15),
      A(22) => p_1(15),
      A(21) => p_1(15),
      A(20) => p_1(15),
      A(19) => p_1(15),
      A(18) => p_1(15),
      A(17) => p_1(15),
      A(16) => p_1(15),
      A(15 downto 0) => p_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(13),
      B(16) => \^b\(13),
      B(15) => \^b\(13),
      B(14 downto 5) => \^b\(13 downto 4),
      B(4 downto 0) => \^b\(4 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^separableconv2d_0_w_s_ce1\,
      CEB2 => \^reg_3230\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_P_UNCONNECTED(47 downto 31),
      P(30) => p_n_80,
      P(29 downto 14) => D(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => p_2,
      O => \^reg_3230\
    );
\p_i_20__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCDFFCDFFCDFF"
    )
        port map (
      I0 => Q(4),
      I1 => p_2,
      I2 => Q(3),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => p_3,
      I5 => Q(0),
      O => \ap_CS_fsm_reg[5]\
    );
\p_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      O => \^separableconv2d_0_w_s_ce1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    SeparableConv2D_0_w_s_ce0 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 13 downto 0 );
    select_ln24_19_fu_785_p3 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    reg_3230 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln24_17_reg_1464_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \g0_b0__0_i_1_0\ : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    p_shl13_cast_mid170_c_fu_833_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln32_reg_1417 : in STD_LOGIC;
    or_ln27_1_fu_1087_p3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_17 : entity is "network_mul_mul_16s_15s_30_1_1_DSP48_0";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_17;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_17 is
  signal \^b\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^separableconv2d_0_w_s_ce0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]\ : STD_LOGIC;
  signal \g0_b0__0_i_1_n_5\ : STD_LOGIC;
  signal \g0_b0__0_i_2_n_5\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^select_ln24_19_fu_785_p3\ : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
  B(13 downto 0) <= \^b\(13 downto 0);
  SeparableConv2D_0_w_s_ce0 <= \^separableconv2d_0_w_s_ce0\;
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  \ap_CS_fsm_reg[4]\ <= \^ap_cs_fsm_reg[4]\;
  select_ln24_19_fu_785_p3 <= \^select_ln24_19_fu_785_p3\;
\g0_b0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5455EFEE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(0)
    );
\g0_b0__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB08F808"
    )
        port map (
      I0 => select_ln24_17_reg_1464_reg,
      I1 => Q(3),
      I2 => Q(4),
      I3 => \^select_ln24_19_fu_785_p3\,
      I4 => Q(2),
      I5 => \g0_b0__0_i_2_n_5\,
      O => \g0_b0__0_i_1_n_5\
    );
\g0_b0__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A2"
    )
        port map (
      I0 => \g0_b0__0_i_1_0\,
      I1 => Q(1),
      I2 => \^select_ln24_19_fu_785_p3\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(2),
      O => \g0_b0__0_i_2_n_5\
    );
\g0_b10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00014545"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(9)
    );
\g0_b11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554445"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(10)
    );
\g0_b12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => \g0_b0__0_i_1_n_5\,
      O => \^b\(11)
    );
\g0_b13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FEFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(12)
    );
\g0_b14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1111FEFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(13)
    );
\g0_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555BABB"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(1)
    );
\g0_b2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45441111"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(2)
    );
\g0_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BBBA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(3)
    );
\g0_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1111EEEF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(4)
    );
\g0_b6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      O => \^b\(5)
    );
\g0_b7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"54EF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => \g0_b0__0_i_1_n_5\,
      O => \^b\(6)
    );
\g0_b8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5554ABAA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(7)
    );
\g0_b9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \g0_b0__0_i_1_n_5\,
      O => \^b\(8)
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_0(15),
      A(28) => p_0(15),
      A(27) => p_0(15),
      A(26) => p_0(15),
      A(25) => p_0(15),
      A(24) => p_0(15),
      A(23) => p_0(15),
      A(22) => p_0(15),
      A(21) => p_0(15),
      A(20) => p_0(15),
      A(19) => p_0(15),
      A(18) => p_0(15),
      A(17) => p_0(15),
      A(16) => p_0(15),
      A(15 downto 0) => p_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(13),
      B(16) => \^b\(13),
      B(15) => \^b\(13),
      B(14 downto 5) => \^b\(13 downto 4),
      B(4 downto 0) => \^b\(4 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_cs_fsm_reg[2]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^separableconv2d_0_w_s_ce0\,
      CEB2 => reg_3230,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_P_UNCONNECTED(47 downto 31),
      P(30) => p_n_80,
      P(29 downto 14) => D(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]\,
      I1 => Q(1),
      I2 => p_1,
      I3 => p_2,
      O => \^ap_cs_fsm_reg[2]\
    );
\p_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333FF333333FB33"
    )
        port map (
      I0 => Q(3),
      I1 => p_3,
      I2 => Q(2),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => p_4,
      I5 => Q(4),
      O => \^ap_cs_fsm_reg[4]\
    );
\p_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F0E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \^separableconv2d_0_w_s_ce0\
    );
\select_ln24_17_reg_1464[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_shl13_cast_mid170_c_fu_833_p1(0),
      I1 => icmp_ln32_reg_1417,
      I2 => or_ln27_1_fu_1087_p3(0),
      O => \^select_ln24_19_fu_785_p3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_18 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : in STD_LOGIC;
    SeparableConv2D_0_w_s_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_2 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_18 : entity is "network_mul_mul_16s_15s_30_1_1_DSP48_0";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_18;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_18 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal trunc_ln46_8_reg_17080 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  E(0) <= \^e\(0);
\indvar_flatten80_reg_265[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => p_2,
      I2 => p_3,
      O => \^e\(0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_1(15),
      A(28) => p_1(15),
      A(27) => p_1(15),
      A(26) => p_1(15),
      A(25) => p_1(15),
      A(24) => p_1(15),
      A(23) => p_1(15),
      A(22) => p_1(15),
      A(21) => p_1(15),
      A(20) => p_1(15),
      A(19) => p_1(15),
      A(18) => p_1(15),
      A(17) => p_1(15),
      A(16) => p_1(15),
      A(15 downto 0) => p_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(13),
      B(16) => B(13),
      B(15) => B(13),
      B(14 downto 5) => B(13 downto 4),
      B(4 downto 0) => B(4 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => SeparableConv2D_0_w_s_ce0,
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => trunc_ln46_8_reg_17080,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_RnM_P_UNCONNECTED(47 downto 31),
      P(30) => p_n_80,
      P(29 downto 14) => P(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => p_4,
      O => trunc_ln46_8_reg_17080
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC;
    reg_377 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2 is
  signal p_7_in : STD_LOGIC;
  signal \p_i_20__0_n_5\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => \p_i_20__0_n_5\,
      A(23) => \p_i_20__0_n_5\,
      A(22) => \p_i_20__0_n_5\,
      A(21) => \p_i_20__0_n_5\,
      A(20) => \p_i_20__0_n_5\,
      A(19) => \p_i_20__0_n_5\,
      A(18) => \p_i_20__0_n_5\,
      A(17) => \p_i_20__0_n_5\,
      A(16) => \p_i_20__0_n_5\,
      A(15) => \p_i_20__0_n_5\,
      A(14 downto 0) => A(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(14),
      B(16) => B(14),
      B(15) => B(14),
      B(14 downto 0) => B(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => reg_377,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_7_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29 downto 14) => P(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_1,
      I4 => p_2,
      I5 => D(0),
      O => \p_i_20__0_n_5\
    );
p_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => p_1,
      O => p_7_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_27 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC;
    reg_3730 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_27 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_27;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_27 is
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => reg_3730,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29 downto 14) => P(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_28 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    add_ln46_5_reg_15590 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : in STD_LOGIC;
    reg_3690 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_3 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_4 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_28 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_28;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_28 is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^add_ln46_5_reg_15590\ : STD_LOGIC;
  signal \p_i_17__0_n_5\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  A(0) <= \^a\(0);
  add_ln46_5_reg_15590 <= \^add_ln46_5_reg_15590\;
add_ln46_reg_1569_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => p_3,
      O => \^add_ln46_5_reg_15590\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^a\(0),
      A(28) => \^a\(0),
      A(27) => \^a\(0),
      A(26) => \^a\(0),
      A(25) => \^a\(0),
      A(24) => \p_i_17__0_n_5\,
      A(23) => \p_i_17__0_n_5\,
      A(22) => \p_i_17__0_n_5\,
      A(21) => \p_i_17__0_n_5\,
      A(20) => \p_i_17__0_n_5\,
      A(19) => \p_i_17__0_n_5\,
      A(18) => \p_i_17__0_n_5\,
      A(17) => \p_i_17__0_n_5\,
      A(16) => \p_i_17__0_n_5\,
      A(15) => \p_i_17__0_n_5\,
      A(14 downto 0) => p_2(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => reg_3690,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^add_ln46_5_reg_15590\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29 downto 14) => P(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_3,
      I4 => p_4,
      I5 => D(0),
      O => \p_i_17__0_n_5\
    );
\p_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_3,
      I4 => p_4,
      I5 => D(0),
      O => \^a\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_29 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : in STD_LOGIC;
    reg_364 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_29 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_29;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_29 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  E(0) <= \^e\(0);
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => reg_364,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^e\(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29 downto 14) => P(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => p_2,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_30 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_4 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_30 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_30;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_30 is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_i_3__1_n_5\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal reg_3821 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  A(0) <= \^a\(0);
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \p_i_3__1_n_5\,
      A(28) => \p_i_3__1_n_5\,
      A(27) => \p_i_3__1_n_5\,
      A(26) => \p_i_3__1_n_5\,
      A(25) => \p_i_3__1_n_5\,
      A(24) => \p_i_3__1_n_5\,
      A(23) => \p_i_3__1_n_5\,
      A(22) => \p_i_3__1_n_5\,
      A(21) => \p_i_3__1_n_5\,
      A(20) => \p_i_3__1_n_5\,
      A(19) => \^a\(0),
      A(18) => \^a\(0),
      A(17) => \^a\(0),
      A(16) => \^a\(0),
      A(15) => \^a\(0),
      A(14 downto 0) => p_2(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => reg_3821,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29 downto 14) => P(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => p_3,
      O => reg_3821
    );
\p_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_4,
      I4 => p_5,
      I5 => D(0),
      O => \p_i_3__1_n_5\
    );
\p_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_4,
      I4 => p_5,
      I5 => D(0),
      O => \^a\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_31 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_377 : out STD_LOGIC;
    add_ln38_10_reg_15190 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    p_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_31 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_31;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_31 is
  signal \^add_ln38_10_reg_15190\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^reg_377\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  add_ln38_10_reg_15190 <= \^add_ln38_10_reg_15190\;
  reg_377 <= \^reg_377\;
add_ln38_10_reg_1519_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => p_1,
      O => \^add_ln38_10_reg_15190\
    );
\out_h_reg_1298[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => p_2,
      O => \ap_CS_fsm_reg[1]\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(14),
      B(16) => B(14),
      B(15) => B(14),
      B(14 downto 0) => B(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^reg_377\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^add_ln38_10_reg_15190\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29 downto 14) => P(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
p_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => p_2,
      I4 => p_1,
      O => \^reg_377\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_32 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_3730 : out STD_LOGIC;
    p_0 : in STD_LOGIC;
    add_ln38_10_reg_15190 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_32 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_32;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_32 is
  signal \p_i_1__6_n_5\ : STD_LOGIC;
  signal \p_i_2__3_n_5\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^reg_3730\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  reg_3730 <= \^reg_3730\;
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \p_i_1__6_n_5\,
      A(28) => \p_i_1__6_n_5\,
      A(27) => \p_i_1__6_n_5\,
      A(26) => \p_i_1__6_n_5\,
      A(25) => \p_i_1__6_n_5\,
      A(24) => \p_i_1__6_n_5\,
      A(23) => \p_i_1__6_n_5\,
      A(22) => \p_i_1__6_n_5\,
      A(21) => \p_i_1__6_n_5\,
      A(20) => \p_i_1__6_n_5\,
      A(19) => \p_i_2__3_n_5\,
      A(18) => \p_i_2__3_n_5\,
      A(17) => \p_i_2__3_n_5\,
      A(16) => \p_i_2__3_n_5\,
      A(15) => \p_i_2__3_n_5\,
      A(14 downto 0) => p_2(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^reg_3730\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => add_ln38_10_reg_15190,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29 downto 14) => P(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => p_5,
      I4 => p_3,
      I5 => D(0),
      O => \p_i_1__6_n_5\
    );
\p_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(0),
      I3 => p_3,
      I4 => p_4,
      O => \^reg_3730\
    );
\p_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => p_5,
      I4 => p_3,
      I5 => D(0),
      O => \p_i_2__3_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_33 is
  port (
    p_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln23_reg_1239_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    reg_3690 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_33 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_33;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_33 is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC;
  signal \^icmp_ln23_reg_1239_pp0_iter1_reg_reg[0]\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^reg_3690\ : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  A(15 downto 0) <= \^a\(15 downto 0);
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  \ap_CS_fsm_reg[5]_0\ <= \^ap_cs_fsm_reg[5]_0\;
  \icmp_ln23_reg_1239_pp0_iter1_reg_reg[0]\ <= \^icmp_ln23_reg_1239_pp0_iter1_reg_reg[0]\;
  reg_3690 <= \^reg_3690\;
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^a\(15),
      A(28) => \^a\(15),
      A(27) => \^a\(15),
      A(26) => \^a\(15),
      A(25) => \^a\(15),
      A(24) => \^a\(15),
      A(23) => \^a\(15),
      A(22) => \^a\(15),
      A(21) => \^a\(15),
      A(20) => \^a\(15),
      A(19) => \^a\(15),
      A(18) => \^a\(15),
      A(17) => \^a\(15),
      A(16) => \^a\(15),
      A(15 downto 0) => \^a\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^icmp_ln23_reg_1239_pp0_iter1_reg_reg[0]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^reg_3690\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^ap_cs_fsm_reg[5]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29 downto 14) => p_0(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(15),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(15),
      O => \^a\(15)
    );
p_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(14),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(14),
      O => \^a\(14)
    );
\p_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F0044004F0F4F0F"
    )
        port map (
      I0 => p_2,
      I1 => Q(1),
      I2 => p_3,
      I3 => p_4,
      I4 => Q(0),
      I5 => \^ap_cs_fsm_reg[5]_0\,
      O => \^icmp_ln23_reg_1239_pp0_iter1_reg_reg[0]\
    );
\p_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(4),
      I1 => p_3,
      O => \^ap_cs_fsm_reg[5]\
    );
\p_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => p_3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(2),
      I3 => Q(4),
      O => \^reg_3690\
    );
p_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(13),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(13),
      O => \^a\(13)
    );
\p_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(12),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(12),
      O => \^a\(12)
    );
\p_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(11),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(11),
      O => \^a\(11)
    );
\p_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(10),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(10),
      O => \^a\(10)
    );
\p_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(9),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(9),
      O => \^a\(9)
    );
\p_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(8),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(8),
      O => \^a\(8)
    );
\p_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(7),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(7),
      O => \^a\(7)
    );
\p_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(6),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(6),
      O => \^a\(6)
    );
\p_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(5),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(5),
      O => \^a\(5)
    );
\p_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(4),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(4),
      O => \^a\(4)
    );
\p_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(3),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(3),
      O => \^a\(3)
    );
\p_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(2),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(2),
      O => \^a\(2)
    );
\p_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(1),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(1),
      O => \^a\(1)
    );
\p_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(0),
      I1 => Q(1),
      I2 => p_4,
      I3 => p_2,
      I4 => q0(0),
      O => \^a\(0)
    );
p_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => ap_enable_reg_pp0_iter0,
      O => \^ap_cs_fsm_reg[5]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_34 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln23_reg_1239_reg[0]\ : out STD_LOGIC;
    reg_364 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5 : in STD_LOGIC;
    p_6 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_7 : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln46_4_reg_1539_reg[15]_i_9\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_34 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_34;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_34 is
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^icmp_ln23_reg_1239_reg[0]\ : STD_LOGIC;
  signal \p_i_1__5_n_5\ : STD_LOGIC;
  signal p_i_36_n_5 : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^ram_reg_7\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^reg_364\ : STD_LOGIC;
  signal trunc_ln_reg_1469 : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(13 downto 0) <= \^p\(13 downto 0);
  \icmp_ln23_reg_1239_reg[0]\ <= \^icmp_ln23_reg_1239_reg[0]\;
  ram_reg_7(14 downto 0) <= \^ram_reg_7\(14 downto 0);
  reg_364 <= \^reg_364\;
\add_ln46_4_reg_1539[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln46_4_reg_1539_reg[15]_i_9\(6),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9\(7),
      I3 => \^p\(7),
      O => p_0(3)
    );
\add_ln46_4_reg_1539[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln46_4_reg_1539_reg[15]_i_9\(5),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9\(6),
      I3 => \^p\(6),
      O => p_0(2)
    );
\add_ln46_4_reg_1539[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln46_4_reg_1539_reg[15]_i_9\(4),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9\(5),
      I3 => \^p\(5),
      O => p_0(1)
    );
\add_ln46_4_reg_1539[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln46_4_reg_1539_reg[15]_i_9\(3),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9\(4),
      I3 => \^p\(4),
      O => p_0(0)
    );
\add_ln46_4_reg_1539[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln_reg_1469(14),
      I1 => \add_ln46_4_reg_1539_reg[15]_i_9\(14),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9\(15),
      I3 => trunc_ln_reg_1469(15),
      O => p_2(3)
    );
\add_ln46_4_reg_1539[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln46_4_reg_1539_reg[15]_i_9\(13),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9\(14),
      I3 => trunc_ln_reg_1469(14),
      O => p_2(2)
    );
\add_ln46_4_reg_1539[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln46_4_reg_1539_reg[15]_i_9\(12),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9\(13),
      I3 => \^p\(13),
      O => p_2(1)
    );
\add_ln46_4_reg_1539[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln46_4_reg_1539_reg[15]_i_9\(11),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9\(12),
      I3 => \^p\(12),
      O => p_2(0)
    );
\add_ln46_4_reg_1539[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln46_4_reg_1539_reg[15]_i_9\(10),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9\(11),
      I3 => \^p\(11),
      O => p_1(3)
    );
\add_ln46_4_reg_1539[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln46_4_reg_1539_reg[15]_i_9\(9),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9\(10),
      I3 => \^p\(10),
      O => p_1(2)
    );
\add_ln46_4_reg_1539[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln46_4_reg_1539_reg[15]_i_9\(8),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9\(9),
      I3 => \^p\(9),
      O => p_1(1)
    );
\add_ln46_4_reg_1539[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln46_4_reg_1539_reg[15]_i_9\(7),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9\(8),
      I3 => \^p\(8),
      O => p_1(0)
    );
\add_ln46_4_reg_1539[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln46_4_reg_1539_reg[15]_i_9\(2),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9\(3),
      I3 => \^p\(3),
      O => S(2)
    );
\add_ln46_4_reg_1539[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln46_4_reg_1539_reg[15]_i_9\(1),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9\(2),
      I3 => \^p\(2),
      O => S(1)
    );
\add_ln46_4_reg_1539[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln46_4_reg_1539_reg[15]_i_9\(0),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9\(1),
      I3 => \^p\(1),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(0),
      A(28) => A(0),
      A(27) => A(0),
      A(26) => A(0),
      A(25) => A(0),
      A(24) => \p_i_1__5_n_5\,
      A(23) => \p_i_1__5_n_5\,
      A(22) => \p_i_1__5_n_5\,
      A(21) => \p_i_1__5_n_5\,
      A(20) => \p_i_1__5_n_5\,
      A(19) => \p_i_1__5_n_5\,
      A(18) => \p_i_1__5_n_5\,
      A(17) => \p_i_1__5_n_5\,
      A(16) => \p_i_1__5_n_5\,
      A(15) => \p_i_1__5_n_5\,
      A(14 downto 0) => \^ram_reg_7\(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_4(14),
      B(16) => p_4(14),
      B(15) => p_4(14),
      B(14 downto 0) => p_4(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^icmp_ln23_reg_1239_reg[0]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^reg_364\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_3,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29 downto 28) => trunc_ln_reg_1469(15 downto 14),
      P(27 downto 14) => \^p\(13 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
p_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51515111"
    )
        port map (
      I0 => p_5,
      I1 => p_6,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(2),
      I4 => Q(3),
      I5 => p_i_36_n_5,
      O => \^icmp_ln23_reg_1239_reg[0]\
    );
\p_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => p_5,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(0),
      I3 => Q(3),
      O => \^reg_364\
    );
\p_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(15),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(15),
      O => \p_i_1__5_n_5\
    );
p_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(14),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(14),
      O => \^ram_reg_7\(14)
    );
p_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(13),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(13),
      O => \^ram_reg_7\(13)
    );
p_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(12),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(12),
      O => \^ram_reg_7\(12)
    );
p_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(11),
      O => \^ram_reg_7\(11)
    );
p_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(10),
      O => \^ram_reg_7\(10)
    );
p_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(9),
      O => \^ram_reg_7\(9)
    );
p_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(8),
      O => \^ram_reg_7\(8)
    );
p_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(7),
      O => \^ram_reg_7\(7)
    );
p_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(6),
      O => \^ram_reg_7\(6)
    );
p_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(5),
      O => \^ram_reg_7\(5)
    );
p_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(4),
      O => \^ram_reg_7\(4)
    );
p_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(3),
      O => \^ram_reg_7\(3)
    );
p_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(2),
      O => \^ram_reg_7\(2)
    );
\p_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(1),
      O => \^ram_reg_7\(1)
    );
p_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(0),
      O => \^ram_reg_7\(0)
    );
p_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => p_7,
      I3 => p_8,
      O => p_i_36_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC;
    reg_3600 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_40 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_40;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_40 is
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => reg_3600,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29 downto 14) => D(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_41 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_41;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_41 is
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_2(15),
      A(28) => p_2(15),
      A(27) => p_2(15),
      A(26) => p_2(15),
      A(25) => p_2(15),
      A(24) => p_2(15),
      A(23) => p_2(15),
      A(22) => p_2(15),
      A(21) => p_2(15),
      A(20) => p_2(15),
      A(19) => p_2(15),
      A(18) => p_2(15),
      A(17) => p_2(15),
      A(16) => p_2(15),
      A(15 downto 0) => p_2(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(14),
      B(16) => B(14),
      B(15) => B(14),
      B(14 downto 0) => B(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29 downto 14) => D(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_42 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_42;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_42 is
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal reg_364 : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => reg_364,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29 downto 14) => D(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => p_2,
      O => reg_364
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_43 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    reg_3600 : out STD_LOGIC;
    indvar_flatten48_reg_2980 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln46_10_reg_1514_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_d_0_reg_310_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \out_d_0_reg_310_reg[0]_0\ : in STD_LOGIC;
    \add_ln46_12_reg_1529[15]_i_5_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \add_ln46_12_reg_1529[15]_i_5_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_43 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_43;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_43 is
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \add_ln46_12_reg_1529[15]_i_9_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \^indvar_flatten48_reg_2980\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^reg_3600\ : STD_LOGIC;
  signal trunc_ln46_9_reg_1428 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(14 downto 0) <= \^p\(14 downto 0);
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  indvar_flatten48_reg_2980 <= \^indvar_flatten48_reg_2980\;
  reg_3600 <= \^reg_3600\;
\add_ln46_12_reg_1529[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln46_12_reg_1529[15]_i_5_0\(9),
      I1 => \add_ln46_12_reg_1529[15]_i_5_1\(10),
      I2 => \^p\(10),
      I3 => \^p\(9),
      I4 => \add_ln46_12_reg_1529[15]_i_5_1\(9),
      O => p_1(3)
    );
\add_ln46_12_reg_1529[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln46_12_reg_1529[15]_i_5_0\(8),
      I1 => \add_ln46_12_reg_1529[15]_i_5_1\(9),
      I2 => \^p\(9),
      I3 => \^p\(8),
      I4 => \add_ln46_12_reg_1529[15]_i_5_1\(8),
      O => p_1(2)
    );
\add_ln46_12_reg_1529[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln46_12_reg_1529[15]_i_5_0\(7),
      I1 => \add_ln46_12_reg_1529[15]_i_5_1\(8),
      I2 => \^p\(8),
      I3 => \^p\(7),
      I4 => \add_ln46_12_reg_1529[15]_i_5_1\(7),
      O => p_1(1)
    );
\add_ln46_12_reg_1529[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln46_12_reg_1529[15]_i_5_0\(6),
      I1 => \add_ln46_12_reg_1529[15]_i_5_1\(7),
      I2 => \^p\(7),
      I3 => \^p\(6),
      I4 => \add_ln46_12_reg_1529[15]_i_5_1\(6),
      O => p_1(0)
    );
\add_ln46_12_reg_1529[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln46_12_reg_1529[15]_i_5_0\(12),
      I1 => \add_ln46_12_reg_1529[15]_i_5_1\(13),
      I2 => \^p\(13),
      I3 => \^p\(12),
      I4 => \add_ln46_12_reg_1529[15]_i_5_1\(12),
      O => p_2(2)
    );
\add_ln46_12_reg_1529[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln46_12_reg_1529[15]_i_5_0\(11),
      I1 => \add_ln46_12_reg_1529[15]_i_5_1\(12),
      I2 => \^p\(12),
      I3 => \^p\(11),
      I4 => \add_ln46_12_reg_1529[15]_i_5_1\(11),
      O => p_2(1)
    );
\add_ln46_12_reg_1529[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln46_12_reg_1529[15]_i_5_0\(10),
      I1 => \add_ln46_12_reg_1529[15]_i_5_1\(11),
      I2 => \^p\(11),
      I3 => \^p\(10),
      I4 => \add_ln46_12_reg_1529[15]_i_5_1\(10),
      O => p_2(0)
    );
\add_ln46_12_reg_1529[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7007F77F8FF80880"
    )
        port map (
      I0 => \add_ln46_12_reg_1529[15]_i_5_1\(13),
      I1 => \^p\(13),
      I2 => \^p\(14),
      I3 => \add_ln46_12_reg_1529[15]_i_5_1\(14),
      I4 => \add_ln46_12_reg_1529[15]_i_5_0\(13),
      I5 => \add_ln46_12_reg_1529[15]_i_9_n_5\,
      O => \add_ln46_10_reg_1514_reg[13]\(0)
    );
\add_ln46_12_reg_1529[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln46_12_reg_1529[15]_i_5_1\(14),
      I2 => \add_ln46_12_reg_1529[15]_i_5_0\(14),
      I3 => trunc_ln46_9_reg_1428(15),
      I4 => \add_ln46_12_reg_1529[15]_i_5_1\(15),
      O => \add_ln46_12_reg_1529[15]_i_9_n_5\
    );
\add_ln46_12_reg_1529[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln46_12_reg_1529[15]_i_5_0\(1),
      I1 => \add_ln46_12_reg_1529[15]_i_5_1\(2),
      I2 => \^p\(2),
      I3 => \^p\(1),
      I4 => \add_ln46_12_reg_1529[15]_i_5_1\(1),
      O => DI(1)
    );
\add_ln46_12_reg_1529[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln46_12_reg_1529[15]_i_5_1\(1),
      I2 => \add_ln46_12_reg_1529[15]_i_5_0\(1),
      I3 => \^p\(2),
      I4 => \add_ln46_12_reg_1529[15]_i_5_1\(2),
      O => DI(0)
    );
\add_ln46_12_reg_1529[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \add_ln46_12_reg_1529[15]_i_5_0\(0),
      I1 => \^p\(1),
      I2 => \add_ln46_12_reg_1529[15]_i_5_1\(1),
      I3 => \^p\(0),
      I4 => \add_ln46_12_reg_1529[15]_i_5_1\(0),
      O => S(0)
    );
\add_ln46_12_reg_1529[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln46_12_reg_1529[15]_i_5_0\(5),
      I1 => \add_ln46_12_reg_1529[15]_i_5_1\(6),
      I2 => \^p\(6),
      I3 => \^p\(5),
      I4 => \add_ln46_12_reg_1529[15]_i_5_1\(5),
      O => p_0(3)
    );
\add_ln46_12_reg_1529[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln46_12_reg_1529[15]_i_5_0\(4),
      I1 => \add_ln46_12_reg_1529[15]_i_5_1\(5),
      I2 => \^p\(5),
      I3 => \^p\(4),
      I4 => \add_ln46_12_reg_1529[15]_i_5_1\(4),
      O => p_0(2)
    );
\add_ln46_12_reg_1529[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln46_12_reg_1529[15]_i_5_0\(3),
      I1 => \add_ln46_12_reg_1529[15]_i_5_1\(4),
      I2 => \^p\(4),
      I3 => \^p\(3),
      I4 => \add_ln46_12_reg_1529[15]_i_5_1\(3),
      O => p_0(1)
    );
\add_ln46_12_reg_1529[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln46_12_reg_1529[15]_i_5_0\(2),
      I1 => \add_ln46_12_reg_1529[15]_i_5_1\(3),
      I2 => \^p\(3),
      I3 => \^p\(2),
      I4 => \add_ln46_12_reg_1529[15]_i_5_1\(2),
      O => p_0(0)
    );
\indvar_flatten48_reg_298[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => \out_d_0_reg_310_reg[0]\,
      I2 => \out_d_0_reg_310_reg[0]_0\,
      O => \^indvar_flatten48_reg_2980\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_4(15),
      A(28) => p_4(15),
      A(27) => p_4(15),
      A(26) => p_4(15),
      A(25) => p_4(15),
      A(24) => p_4(15),
      A(23) => p_4(15),
      A(22) => p_4(15),
      A(21) => p_4(15),
      A(20) => p_4(15),
      A(19) => p_4(15),
      A(18) => p_4(15),
      A(17) => p_4(15),
      A(16) => p_4(15),
      A(15 downto 0) => p_4(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_3(14),
      B(16) => p_3(14),
      B(15) => p_3(14),
      B(14 downto 0) => p_3(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_cs_fsm_reg[5]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^reg_3600\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_11_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => trunc_ln46_9_reg_1428(15),
      P(28 downto 14) => \^p\(14 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FFFEF0F0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \^indvar_flatten48_reg_2980\,
      I3 => Q(1),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \out_d_0_reg_310_reg[0]_0\,
      O => \^ap_cs_fsm_reg[5]\
    );
\p_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF88888"
    )
        port map (
      I0 => Q(0),
      I1 => \out_d_0_reg_310_reg[0]\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \out_d_0_reg_310_reg[0]_0\,
      O => \^reg_3600\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_44 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    p_11_in : out STD_LOGIC;
    reg_3551 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0 : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    indvar_flatten48_reg_2980 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_44 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_44;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_44 is
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC;
  signal \^p_11_in\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^reg_3551\ : STD_LOGIC;
  signal reg_3691 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  \ap_CS_fsm_reg[2]_0\ <= \^ap_cs_fsm_reg[2]_0\;
  p_11_in <= \^p_11_in\;
  reg_3551 <= \^reg_3551\;
add_ln46_reg_1544_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => p_2,
      O => \^p_11_in\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(14),
      B(16) => B(14),
      B(15) => B(14),
      B(14 downto 0) => B(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_cs_fsm_reg[2]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^ap_cs_fsm_reg[2]_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^p_11_in\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29 downto 14) => P(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAEA"
    )
        port map (
      I0 => reg_3691,
      I1 => Q(1),
      I2 => p_0,
      I3 => p_1,
      I4 => \^reg_3551\,
      O => \^ap_cs_fsm_reg[2]\
    );
\p_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF30303020"
    )
        port map (
      I0 => Q(1),
      I1 => p_2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(4),
      I4 => Q(3),
      I5 => indvar_flatten48_reg_2980,
      O => \^ap_cs_fsm_reg[2]_0\
    );
\p_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0,
      I2 => Q(3),
      I3 => Q(4),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => p_2,
      O => \^reg_3551\
    );
\p_i_34__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(2),
      O => reg_3691
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mux_164_32_1_1 is
  port (
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln37_fu_777_p2_i_18_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_777_p2_i_18_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_777_p2_i_18_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_777_p2_i_18_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_777_p2_i_18_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_777_p2_i_18_5 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_777_p2_i_18_6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_777_p2_i_18_7 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_777_p2_i_17_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_777_p2_i_17_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_777_p2_i_17_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_777_p2_i_17_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_777_p2_i_17_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_777_p2_i_17_5 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_777_p2_i_17_6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_777_p2_i_17_7 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mux_164_32_1_1 : entity is "network_mux_164_32_1_1";
end bd_0_hls_inst_0_network_mux_164_32_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_mux_164_32_1_1 is
  signal \mux_2_0__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_1__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_2__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_3__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_3_0__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_3_1__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
mul_ln37_fu_777_p2_i_10: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(6),
      I1 => \mux_3_1__2\(6),
      O => A(6),
      S => Q(3)
    );
mul_ln37_fu_777_p2_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_0(1),
      I1 => mul_ln37_fu_777_p2_i_17_1(1),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_2(1),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_3(1),
      O => \mux_2_1__2\(1)
    );
mul_ln37_fu_777_p2_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_4(1),
      I1 => mul_ln37_fu_777_p2_i_18_5(1),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_6(1),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_7(1),
      O => \mux_2_2__2\(1)
    );
mul_ln37_fu_777_p2_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_0(1),
      I1 => mul_ln37_fu_777_p2_i_18_1(1),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_2(1),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_3(1),
      O => \mux_2_3__2\(1)
    );
mul_ln37_fu_777_p2_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_4(0),
      I1 => mul_ln37_fu_777_p2_i_17_5(0),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_6(0),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_7(0),
      O => \mux_2_0__2\(0)
    );
mul_ln37_fu_777_p2_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_0(0),
      I1 => mul_ln37_fu_777_p2_i_17_1(0),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_2(0),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_3(0),
      O => \mux_2_1__2\(0)
    );
mul_ln37_fu_777_p2_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_4(0),
      I1 => mul_ln37_fu_777_p2_i_18_5(0),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_6(0),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_7(0),
      O => \mux_2_2__2\(0)
    );
mul_ln37_fu_777_p2_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_0(0),
      I1 => mul_ln37_fu_777_p2_i_18_1(0),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_2(0),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_3(0),
      O => \mux_2_3__2\(0)
    );
mul_ln37_fu_777_p2_i_11: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(5),
      I1 => \mux_3_1__2\(5),
      O => A(5),
      S => Q(3)
    );
mul_ln37_fu_777_p2_i_12: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(4),
      I1 => \mux_3_1__2\(4),
      O => A(4),
      S => Q(3)
    );
mul_ln37_fu_777_p2_i_13: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(3),
      I1 => \mux_3_1__2\(3),
      O => A(3),
      S => Q(3)
    );
mul_ln37_fu_777_p2_i_14: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(2),
      I1 => \mux_3_1__2\(2),
      O => A(2),
      S => Q(3)
    );
mul_ln37_fu_777_p2_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(1),
      I1 => \mux_3_1__2\(1),
      O => A(1),
      S => Q(3)
    );
mul_ln37_fu_777_p2_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(0),
      I1 => \mux_3_1__2\(0),
      O => A(0),
      S => Q(3)
    );
mul_ln37_fu_777_p2_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(31),
      I1 => \mux_2_1__2\(31),
      O => \mux_3_0__2\(31),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(31),
      I1 => \mux_2_3__2\(31),
      O => \mux_3_1__2\(31),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(13),
      I1 => \mux_2_1__2\(13),
      O => \mux_3_0__2\(13),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_2: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(31),
      I1 => \mux_3_1__2\(31),
      O => A(14),
      S => Q(3)
    );
mul_ln37_fu_777_p2_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(13),
      I1 => \mux_2_3__2\(13),
      O => \mux_3_1__2\(13),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(12),
      I1 => \mux_2_1__2\(12),
      O => \mux_3_0__2\(12),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(12),
      I1 => \mux_2_3__2\(12),
      O => \mux_3_1__2\(12),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(11),
      I1 => \mux_2_1__2\(11),
      O => \mux_3_0__2\(11),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(11),
      I1 => \mux_2_3__2\(11),
      O => \mux_3_1__2\(11),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(10),
      I1 => \mux_2_1__2\(10),
      O => \mux_3_0__2\(10),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(10),
      I1 => \mux_2_3__2\(10),
      O => \mux_3_1__2\(10),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(9),
      I1 => \mux_2_1__2\(9),
      O => \mux_3_0__2\(9),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(9),
      I1 => \mux_2_3__2\(9),
      O => \mux_3_1__2\(9),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(8),
      I1 => \mux_2_1__2\(8),
      O => \mux_3_0__2\(8),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_3: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(13),
      I1 => \mux_3_1__2\(13),
      O => A(13),
      S => Q(3)
    );
mul_ln37_fu_777_p2_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(8),
      I1 => \mux_2_3__2\(8),
      O => \mux_3_1__2\(8),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(7),
      I1 => \mux_2_1__2\(7),
      O => \mux_3_0__2\(7),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(7),
      I1 => \mux_2_3__2\(7),
      O => \mux_3_1__2\(7),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(6),
      I1 => \mux_2_1__2\(6),
      O => \mux_3_0__2\(6),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(6),
      I1 => \mux_2_3__2\(6),
      O => \mux_3_1__2\(6),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(5),
      I1 => \mux_2_1__2\(5),
      O => \mux_3_0__2\(5),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(5),
      I1 => \mux_2_3__2\(5),
      O => \mux_3_1__2\(5),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(4),
      I1 => \mux_2_1__2\(4),
      O => \mux_3_0__2\(4),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(4),
      I1 => \mux_2_3__2\(4),
      O => \mux_3_1__2\(4),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(3),
      I1 => \mux_2_1__2\(3),
      O => \mux_3_0__2\(3),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_4: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(12),
      I1 => \mux_3_1__2\(12),
      O => A(12),
      S => Q(3)
    );
mul_ln37_fu_777_p2_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(3),
      I1 => \mux_2_3__2\(3),
      O => \mux_3_1__2\(3),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(2),
      I1 => \mux_2_1__2\(2),
      O => \mux_3_0__2\(2),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(2),
      I1 => \mux_2_3__2\(2),
      O => \mux_3_1__2\(2),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(1),
      I1 => \mux_2_1__2\(1),
      O => \mux_3_0__2\(1),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_44: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(1),
      I1 => \mux_2_3__2\(1),
      O => \mux_3_1__2\(1),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(0),
      I1 => \mux_2_1__2\(0),
      O => \mux_3_0__2\(0),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_46: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(0),
      I1 => \mux_2_3__2\(0),
      O => \mux_3_1__2\(0),
      S => Q(2)
    );
mul_ln37_fu_777_p2_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_4(14),
      I1 => mul_ln37_fu_777_p2_i_17_5(14),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_6(14),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_7(14),
      O => \mux_2_0__2\(31)
    );
mul_ln37_fu_777_p2_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_0(14),
      I1 => mul_ln37_fu_777_p2_i_17_1(14),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_2(14),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_3(14),
      O => \mux_2_1__2\(31)
    );
mul_ln37_fu_777_p2_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_4(14),
      I1 => mul_ln37_fu_777_p2_i_18_5(14),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_6(14),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_7(14),
      O => \mux_2_2__2\(31)
    );
mul_ln37_fu_777_p2_i_5: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(11),
      I1 => \mux_3_1__2\(11),
      O => A(11),
      S => Q(3)
    );
mul_ln37_fu_777_p2_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_0(14),
      I1 => mul_ln37_fu_777_p2_i_18_1(14),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_2(14),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_3(14),
      O => \mux_2_3__2\(31)
    );
mul_ln37_fu_777_p2_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_4(13),
      I1 => mul_ln37_fu_777_p2_i_17_5(13),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_6(13),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_7(13),
      O => \mux_2_0__2\(13)
    );
mul_ln37_fu_777_p2_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_0(13),
      I1 => mul_ln37_fu_777_p2_i_17_1(13),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_2(13),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_3(13),
      O => \mux_2_1__2\(13)
    );
mul_ln37_fu_777_p2_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_4(13),
      I1 => mul_ln37_fu_777_p2_i_18_5(13),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_6(13),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_7(13),
      O => \mux_2_2__2\(13)
    );
mul_ln37_fu_777_p2_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_0(13),
      I1 => mul_ln37_fu_777_p2_i_18_1(13),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_2(13),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_3(13),
      O => \mux_2_3__2\(13)
    );
mul_ln37_fu_777_p2_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_4(12),
      I1 => mul_ln37_fu_777_p2_i_17_5(12),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_6(12),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_7(12),
      O => \mux_2_0__2\(12)
    );
mul_ln37_fu_777_p2_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_0(12),
      I1 => mul_ln37_fu_777_p2_i_17_1(12),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_2(12),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_3(12),
      O => \mux_2_1__2\(12)
    );
mul_ln37_fu_777_p2_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_4(12),
      I1 => mul_ln37_fu_777_p2_i_18_5(12),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_6(12),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_7(12),
      O => \mux_2_2__2\(12)
    );
mul_ln37_fu_777_p2_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_0(12),
      I1 => mul_ln37_fu_777_p2_i_18_1(12),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_2(12),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_3(12),
      O => \mux_2_3__2\(12)
    );
mul_ln37_fu_777_p2_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_4(11),
      I1 => mul_ln37_fu_777_p2_i_17_5(11),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_6(11),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_7(11),
      O => \mux_2_0__2\(11)
    );
mul_ln37_fu_777_p2_i_6: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(10),
      I1 => \mux_3_1__2\(10),
      O => A(10),
      S => Q(3)
    );
mul_ln37_fu_777_p2_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_0(11),
      I1 => mul_ln37_fu_777_p2_i_17_1(11),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_2(11),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_3(11),
      O => \mux_2_1__2\(11)
    );
mul_ln37_fu_777_p2_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_4(11),
      I1 => mul_ln37_fu_777_p2_i_18_5(11),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_6(11),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_7(11),
      O => \mux_2_2__2\(11)
    );
mul_ln37_fu_777_p2_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_0(11),
      I1 => mul_ln37_fu_777_p2_i_18_1(11),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_2(11),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_3(11),
      O => \mux_2_3__2\(11)
    );
mul_ln37_fu_777_p2_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_4(10),
      I1 => mul_ln37_fu_777_p2_i_17_5(10),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_6(10),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_7(10),
      O => \mux_2_0__2\(10)
    );
mul_ln37_fu_777_p2_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_0(10),
      I1 => mul_ln37_fu_777_p2_i_17_1(10),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_2(10),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_3(10),
      O => \mux_2_1__2\(10)
    );
mul_ln37_fu_777_p2_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_4(10),
      I1 => mul_ln37_fu_777_p2_i_18_5(10),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_6(10),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_7(10),
      O => \mux_2_2__2\(10)
    );
mul_ln37_fu_777_p2_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_0(10),
      I1 => mul_ln37_fu_777_p2_i_18_1(10),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_2(10),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_3(10),
      O => \mux_2_3__2\(10)
    );
mul_ln37_fu_777_p2_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_4(9),
      I1 => mul_ln37_fu_777_p2_i_17_5(9),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_6(9),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_7(9),
      O => \mux_2_0__2\(9)
    );
mul_ln37_fu_777_p2_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_0(9),
      I1 => mul_ln37_fu_777_p2_i_17_1(9),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_2(9),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_3(9),
      O => \mux_2_1__2\(9)
    );
mul_ln37_fu_777_p2_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_4(9),
      I1 => mul_ln37_fu_777_p2_i_18_5(9),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_6(9),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_7(9),
      O => \mux_2_2__2\(9)
    );
mul_ln37_fu_777_p2_i_7: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(9),
      I1 => \mux_3_1__2\(9),
      O => A(9),
      S => Q(3)
    );
mul_ln37_fu_777_p2_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_0(9),
      I1 => mul_ln37_fu_777_p2_i_18_1(9),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_2(9),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_3(9),
      O => \mux_2_3__2\(9)
    );
mul_ln37_fu_777_p2_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_4(8),
      I1 => mul_ln37_fu_777_p2_i_17_5(8),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_6(8),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_7(8),
      O => \mux_2_0__2\(8)
    );
mul_ln37_fu_777_p2_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_0(8),
      I1 => mul_ln37_fu_777_p2_i_17_1(8),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_2(8),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_3(8),
      O => \mux_2_1__2\(8)
    );
mul_ln37_fu_777_p2_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_4(8),
      I1 => mul_ln37_fu_777_p2_i_18_5(8),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_6(8),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_7(8),
      O => \mux_2_2__2\(8)
    );
mul_ln37_fu_777_p2_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_0(8),
      I1 => mul_ln37_fu_777_p2_i_18_1(8),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_2(8),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_3(8),
      O => \mux_2_3__2\(8)
    );
mul_ln37_fu_777_p2_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_4(7),
      I1 => mul_ln37_fu_777_p2_i_17_5(7),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_6(7),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_7(7),
      O => \mux_2_0__2\(7)
    );
mul_ln37_fu_777_p2_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_0(7),
      I1 => mul_ln37_fu_777_p2_i_17_1(7),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_2(7),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_3(7),
      O => \mux_2_1__2\(7)
    );
mul_ln37_fu_777_p2_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_4(7),
      I1 => mul_ln37_fu_777_p2_i_18_5(7),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_6(7),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_7(7),
      O => \mux_2_2__2\(7)
    );
mul_ln37_fu_777_p2_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_0(7),
      I1 => mul_ln37_fu_777_p2_i_18_1(7),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_2(7),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_3(7),
      O => \mux_2_3__2\(7)
    );
mul_ln37_fu_777_p2_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_4(6),
      I1 => mul_ln37_fu_777_p2_i_17_5(6),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_6(6),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_7(6),
      O => \mux_2_0__2\(6)
    );
mul_ln37_fu_777_p2_i_8: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(8),
      I1 => \mux_3_1__2\(8),
      O => A(8),
      S => Q(3)
    );
mul_ln37_fu_777_p2_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_0(6),
      I1 => mul_ln37_fu_777_p2_i_17_1(6),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_2(6),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_3(6),
      O => \mux_2_1__2\(6)
    );
mul_ln37_fu_777_p2_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_4(6),
      I1 => mul_ln37_fu_777_p2_i_18_5(6),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_6(6),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_7(6),
      O => \mux_2_2__2\(6)
    );
mul_ln37_fu_777_p2_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_0(6),
      I1 => mul_ln37_fu_777_p2_i_18_1(6),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_2(6),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_3(6),
      O => \mux_2_3__2\(6)
    );
mul_ln37_fu_777_p2_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_4(5),
      I1 => mul_ln37_fu_777_p2_i_17_5(5),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_6(5),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_7(5),
      O => \mux_2_0__2\(5)
    );
mul_ln37_fu_777_p2_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_0(5),
      I1 => mul_ln37_fu_777_p2_i_17_1(5),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_2(5),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_3(5),
      O => \mux_2_1__2\(5)
    );
mul_ln37_fu_777_p2_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_4(5),
      I1 => mul_ln37_fu_777_p2_i_18_5(5),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_6(5),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_7(5),
      O => \mux_2_2__2\(5)
    );
mul_ln37_fu_777_p2_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_0(5),
      I1 => mul_ln37_fu_777_p2_i_18_1(5),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_2(5),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_3(5),
      O => \mux_2_3__2\(5)
    );
mul_ln37_fu_777_p2_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_4(4),
      I1 => mul_ln37_fu_777_p2_i_17_5(4),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_6(4),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_7(4),
      O => \mux_2_0__2\(4)
    );
mul_ln37_fu_777_p2_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_0(4),
      I1 => mul_ln37_fu_777_p2_i_17_1(4),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_2(4),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_3(4),
      O => \mux_2_1__2\(4)
    );
mul_ln37_fu_777_p2_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_4(4),
      I1 => mul_ln37_fu_777_p2_i_18_5(4),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_6(4),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_7(4),
      O => \mux_2_2__2\(4)
    );
mul_ln37_fu_777_p2_i_9: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(7),
      I1 => \mux_3_1__2\(7),
      O => A(7),
      S => Q(3)
    );
mul_ln37_fu_777_p2_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_0(4),
      I1 => mul_ln37_fu_777_p2_i_18_1(4),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_2(4),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_3(4),
      O => \mux_2_3__2\(4)
    );
mul_ln37_fu_777_p2_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_4(3),
      I1 => mul_ln37_fu_777_p2_i_17_5(3),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_6(3),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_7(3),
      O => \mux_2_0__2\(3)
    );
mul_ln37_fu_777_p2_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_0(3),
      I1 => mul_ln37_fu_777_p2_i_17_1(3),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_2(3),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_3(3),
      O => \mux_2_1__2\(3)
    );
mul_ln37_fu_777_p2_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_4(3),
      I1 => mul_ln37_fu_777_p2_i_18_5(3),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_6(3),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_7(3),
      O => \mux_2_2__2\(3)
    );
mul_ln37_fu_777_p2_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_0(3),
      I1 => mul_ln37_fu_777_p2_i_18_1(3),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_2(3),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_3(3),
      O => \mux_2_3__2\(3)
    );
mul_ln37_fu_777_p2_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_4(2),
      I1 => mul_ln37_fu_777_p2_i_17_5(2),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_6(2),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_7(2),
      O => \mux_2_0__2\(2)
    );
mul_ln37_fu_777_p2_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_0(2),
      I1 => mul_ln37_fu_777_p2_i_17_1(2),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_2(2),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_3(2),
      O => \mux_2_1__2\(2)
    );
mul_ln37_fu_777_p2_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_4(2),
      I1 => mul_ln37_fu_777_p2_i_18_5(2),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_6(2),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_7(2),
      O => \mux_2_2__2\(2)
    );
mul_ln37_fu_777_p2_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_18_0(2),
      I1 => mul_ln37_fu_777_p2_i_18_1(2),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_18_2(2),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_18_3(2),
      O => \mux_2_3__2\(2)
    );
mul_ln37_fu_777_p2_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_i_17_4(1),
      I1 => mul_ln37_fu_777_p2_i_17_5(1),
      I2 => Q(1),
      I3 => mul_ln37_fu_777_p2_i_17_6(1),
      I4 => Q(0),
      I5 => mul_ln37_fu_777_p2_i_17_7(1),
      O => \mux_2_0__2\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mux_164_32_1_1_10 is
  port (
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln37_fu_1345_p2_i_18_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1345_p2_i_18_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1345_p2_i_18_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1345_p2_i_18_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1345_p2_i_18_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1345_p2_i_18_5 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1345_p2_i_18_6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1345_p2_i_18_7 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1345_p2_i_17_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1345_p2_i_17_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1345_p2_i_17_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1345_p2_i_17_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1345_p2_i_17_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1345_p2_i_17_5 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1345_p2_i_17_6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1345_p2_i_17_7 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mux_164_32_1_1_10 : entity is "network_mux_164_32_1_1";
end bd_0_hls_inst_0_network_mux_164_32_1_1_10;

architecture STRUCTURE of bd_0_hls_inst_0_network_mux_164_32_1_1_10 is
  signal mux_2_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_2_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_2_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_2_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_3_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_3_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
mul_ln37_fu_1345_p2_i_10: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(6),
      I1 => mux_3_1(6),
      O => A(6),
      S => Q(3)
    );
mul_ln37_fu_1345_p2_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_0(1),
      I1 => mul_ln37_fu_1345_p2_i_17_1(1),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_2(1),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_3(1),
      O => mux_2_1(1)
    );
mul_ln37_fu_1345_p2_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_4(1),
      I1 => mul_ln37_fu_1345_p2_i_18_5(1),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_6(1),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_7(1),
      O => mux_2_2(1)
    );
mul_ln37_fu_1345_p2_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_0(1),
      I1 => mul_ln37_fu_1345_p2_i_18_1(1),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_2(1),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_3(1),
      O => mux_2_3(1)
    );
mul_ln37_fu_1345_p2_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_4(0),
      I1 => mul_ln37_fu_1345_p2_i_17_5(0),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_6(0),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_7(0),
      O => mux_2_0(0)
    );
mul_ln37_fu_1345_p2_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_0(0),
      I1 => mul_ln37_fu_1345_p2_i_17_1(0),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_2(0),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_3(0),
      O => mux_2_1(0)
    );
mul_ln37_fu_1345_p2_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_4(0),
      I1 => mul_ln37_fu_1345_p2_i_18_5(0),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_6(0),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_7(0),
      O => mux_2_2(0)
    );
mul_ln37_fu_1345_p2_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_0(0),
      I1 => mul_ln37_fu_1345_p2_i_18_1(0),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_2(0),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_3(0),
      O => mux_2_3(0)
    );
mul_ln37_fu_1345_p2_i_11: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(5),
      I1 => mux_3_1(5),
      O => A(5),
      S => Q(3)
    );
mul_ln37_fu_1345_p2_i_12: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(4),
      I1 => mux_3_1(4),
      O => A(4),
      S => Q(3)
    );
mul_ln37_fu_1345_p2_i_13: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(3),
      I1 => mux_3_1(3),
      O => A(3),
      S => Q(3)
    );
mul_ln37_fu_1345_p2_i_14: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(2),
      I1 => mux_3_1(2),
      O => A(2),
      S => Q(3)
    );
mul_ln37_fu_1345_p2_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(1),
      I1 => mux_3_1(1),
      O => A(1),
      S => Q(3)
    );
mul_ln37_fu_1345_p2_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(0),
      I1 => mux_3_1(0),
      O => A(0),
      S => Q(3)
    );
mul_ln37_fu_1345_p2_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(31),
      I1 => mux_2_1(31),
      O => mux_3_0(31),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(31),
      I1 => mux_2_3(31),
      O => mux_3_1(31),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(13),
      I1 => mux_2_1(13),
      O => mux_3_0(13),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_2: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(31),
      I1 => mux_3_1(31),
      O => A(14),
      S => Q(3)
    );
mul_ln37_fu_1345_p2_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(13),
      I1 => mux_2_3(13),
      O => mux_3_1(13),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(12),
      I1 => mux_2_1(12),
      O => mux_3_0(12),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(12),
      I1 => mux_2_3(12),
      O => mux_3_1(12),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(11),
      I1 => mux_2_1(11),
      O => mux_3_0(11),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(11),
      I1 => mux_2_3(11),
      O => mux_3_1(11),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(10),
      I1 => mux_2_1(10),
      O => mux_3_0(10),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(10),
      I1 => mux_2_3(10),
      O => mux_3_1(10),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(9),
      I1 => mux_2_1(9),
      O => mux_3_0(9),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(9),
      I1 => mux_2_3(9),
      O => mux_3_1(9),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(8),
      I1 => mux_2_1(8),
      O => mux_3_0(8),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_3: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(13),
      I1 => mux_3_1(13),
      O => A(13),
      S => Q(3)
    );
mul_ln37_fu_1345_p2_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(8),
      I1 => mux_2_3(8),
      O => mux_3_1(8),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(7),
      I1 => mux_2_1(7),
      O => mux_3_0(7),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(7),
      I1 => mux_2_3(7),
      O => mux_3_1(7),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(6),
      I1 => mux_2_1(6),
      O => mux_3_0(6),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(6),
      I1 => mux_2_3(6),
      O => mux_3_1(6),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(5),
      I1 => mux_2_1(5),
      O => mux_3_0(5),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(5),
      I1 => mux_2_3(5),
      O => mux_3_1(5),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(4),
      I1 => mux_2_1(4),
      O => mux_3_0(4),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(4),
      I1 => mux_2_3(4),
      O => mux_3_1(4),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(3),
      I1 => mux_2_1(3),
      O => mux_3_0(3),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_4: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(12),
      I1 => mux_3_1(12),
      O => A(12),
      S => Q(3)
    );
mul_ln37_fu_1345_p2_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(3),
      I1 => mux_2_3(3),
      O => mux_3_1(3),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(2),
      I1 => mux_2_1(2),
      O => mux_3_0(2),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(2),
      I1 => mux_2_3(2),
      O => mux_3_1(2),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(1),
      I1 => mux_2_1(1),
      O => mux_3_0(1),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_44: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(1),
      I1 => mux_2_3(1),
      O => mux_3_1(1),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(0),
      I1 => mux_2_1(0),
      O => mux_3_0(0),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_46: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(0),
      I1 => mux_2_3(0),
      O => mux_3_1(0),
      S => Q(2)
    );
mul_ln37_fu_1345_p2_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_4(14),
      I1 => mul_ln37_fu_1345_p2_i_17_5(14),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_6(14),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_7(14),
      O => mux_2_0(31)
    );
mul_ln37_fu_1345_p2_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_0(14),
      I1 => mul_ln37_fu_1345_p2_i_17_1(14),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_2(14),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_3(14),
      O => mux_2_1(31)
    );
mul_ln37_fu_1345_p2_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_4(14),
      I1 => mul_ln37_fu_1345_p2_i_18_5(14),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_6(14),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_7(14),
      O => mux_2_2(31)
    );
mul_ln37_fu_1345_p2_i_5: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(11),
      I1 => mux_3_1(11),
      O => A(11),
      S => Q(3)
    );
mul_ln37_fu_1345_p2_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_0(14),
      I1 => mul_ln37_fu_1345_p2_i_18_1(14),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_2(14),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_3(14),
      O => mux_2_3(31)
    );
mul_ln37_fu_1345_p2_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_4(13),
      I1 => mul_ln37_fu_1345_p2_i_17_5(13),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_6(13),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_7(13),
      O => mux_2_0(13)
    );
mul_ln37_fu_1345_p2_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_0(13),
      I1 => mul_ln37_fu_1345_p2_i_17_1(13),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_2(13),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_3(13),
      O => mux_2_1(13)
    );
mul_ln37_fu_1345_p2_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_4(13),
      I1 => mul_ln37_fu_1345_p2_i_18_5(13),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_6(13),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_7(13),
      O => mux_2_2(13)
    );
mul_ln37_fu_1345_p2_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_0(13),
      I1 => mul_ln37_fu_1345_p2_i_18_1(13),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_2(13),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_3(13),
      O => mux_2_3(13)
    );
mul_ln37_fu_1345_p2_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_4(12),
      I1 => mul_ln37_fu_1345_p2_i_17_5(12),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_6(12),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_7(12),
      O => mux_2_0(12)
    );
mul_ln37_fu_1345_p2_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_0(12),
      I1 => mul_ln37_fu_1345_p2_i_17_1(12),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_2(12),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_3(12),
      O => mux_2_1(12)
    );
mul_ln37_fu_1345_p2_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_4(12),
      I1 => mul_ln37_fu_1345_p2_i_18_5(12),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_6(12),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_7(12),
      O => mux_2_2(12)
    );
mul_ln37_fu_1345_p2_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_0(12),
      I1 => mul_ln37_fu_1345_p2_i_18_1(12),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_2(12),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_3(12),
      O => mux_2_3(12)
    );
mul_ln37_fu_1345_p2_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_4(11),
      I1 => mul_ln37_fu_1345_p2_i_17_5(11),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_6(11),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_7(11),
      O => mux_2_0(11)
    );
mul_ln37_fu_1345_p2_i_6: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(10),
      I1 => mux_3_1(10),
      O => A(10),
      S => Q(3)
    );
mul_ln37_fu_1345_p2_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_0(11),
      I1 => mul_ln37_fu_1345_p2_i_17_1(11),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_2(11),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_3(11),
      O => mux_2_1(11)
    );
mul_ln37_fu_1345_p2_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_4(11),
      I1 => mul_ln37_fu_1345_p2_i_18_5(11),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_6(11),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_7(11),
      O => mux_2_2(11)
    );
mul_ln37_fu_1345_p2_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_0(11),
      I1 => mul_ln37_fu_1345_p2_i_18_1(11),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_2(11),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_3(11),
      O => mux_2_3(11)
    );
mul_ln37_fu_1345_p2_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_4(10),
      I1 => mul_ln37_fu_1345_p2_i_17_5(10),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_6(10),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_7(10),
      O => mux_2_0(10)
    );
mul_ln37_fu_1345_p2_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_0(10),
      I1 => mul_ln37_fu_1345_p2_i_17_1(10),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_2(10),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_3(10),
      O => mux_2_1(10)
    );
mul_ln37_fu_1345_p2_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_4(10),
      I1 => mul_ln37_fu_1345_p2_i_18_5(10),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_6(10),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_7(10),
      O => mux_2_2(10)
    );
mul_ln37_fu_1345_p2_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_0(10),
      I1 => mul_ln37_fu_1345_p2_i_18_1(10),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_2(10),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_3(10),
      O => mux_2_3(10)
    );
mul_ln37_fu_1345_p2_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_4(9),
      I1 => mul_ln37_fu_1345_p2_i_17_5(9),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_6(9),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_7(9),
      O => mux_2_0(9)
    );
mul_ln37_fu_1345_p2_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_0(9),
      I1 => mul_ln37_fu_1345_p2_i_17_1(9),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_2(9),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_3(9),
      O => mux_2_1(9)
    );
mul_ln37_fu_1345_p2_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_4(9),
      I1 => mul_ln37_fu_1345_p2_i_18_5(9),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_6(9),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_7(9),
      O => mux_2_2(9)
    );
mul_ln37_fu_1345_p2_i_7: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(9),
      I1 => mux_3_1(9),
      O => A(9),
      S => Q(3)
    );
mul_ln37_fu_1345_p2_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_0(9),
      I1 => mul_ln37_fu_1345_p2_i_18_1(9),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_2(9),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_3(9),
      O => mux_2_3(9)
    );
mul_ln37_fu_1345_p2_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_4(8),
      I1 => mul_ln37_fu_1345_p2_i_17_5(8),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_6(8),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_7(8),
      O => mux_2_0(8)
    );
mul_ln37_fu_1345_p2_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_0(8),
      I1 => mul_ln37_fu_1345_p2_i_17_1(8),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_2(8),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_3(8),
      O => mux_2_1(8)
    );
mul_ln37_fu_1345_p2_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_4(8),
      I1 => mul_ln37_fu_1345_p2_i_18_5(8),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_6(8),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_7(8),
      O => mux_2_2(8)
    );
mul_ln37_fu_1345_p2_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_0(8),
      I1 => mul_ln37_fu_1345_p2_i_18_1(8),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_2(8),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_3(8),
      O => mux_2_3(8)
    );
mul_ln37_fu_1345_p2_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_4(7),
      I1 => mul_ln37_fu_1345_p2_i_17_5(7),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_6(7),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_7(7),
      O => mux_2_0(7)
    );
mul_ln37_fu_1345_p2_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_0(7),
      I1 => mul_ln37_fu_1345_p2_i_17_1(7),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_2(7),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_3(7),
      O => mux_2_1(7)
    );
mul_ln37_fu_1345_p2_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_4(7),
      I1 => mul_ln37_fu_1345_p2_i_18_5(7),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_6(7),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_7(7),
      O => mux_2_2(7)
    );
mul_ln37_fu_1345_p2_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_0(7),
      I1 => mul_ln37_fu_1345_p2_i_18_1(7),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_2(7),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_3(7),
      O => mux_2_3(7)
    );
mul_ln37_fu_1345_p2_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_4(6),
      I1 => mul_ln37_fu_1345_p2_i_17_5(6),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_6(6),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_7(6),
      O => mux_2_0(6)
    );
mul_ln37_fu_1345_p2_i_8: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(8),
      I1 => mux_3_1(8),
      O => A(8),
      S => Q(3)
    );
mul_ln37_fu_1345_p2_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_0(6),
      I1 => mul_ln37_fu_1345_p2_i_17_1(6),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_2(6),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_3(6),
      O => mux_2_1(6)
    );
mul_ln37_fu_1345_p2_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_4(6),
      I1 => mul_ln37_fu_1345_p2_i_18_5(6),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_6(6),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_7(6),
      O => mux_2_2(6)
    );
mul_ln37_fu_1345_p2_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_0(6),
      I1 => mul_ln37_fu_1345_p2_i_18_1(6),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_2(6),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_3(6),
      O => mux_2_3(6)
    );
mul_ln37_fu_1345_p2_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_4(5),
      I1 => mul_ln37_fu_1345_p2_i_17_5(5),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_6(5),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_7(5),
      O => mux_2_0(5)
    );
mul_ln37_fu_1345_p2_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_0(5),
      I1 => mul_ln37_fu_1345_p2_i_17_1(5),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_2(5),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_3(5),
      O => mux_2_1(5)
    );
mul_ln37_fu_1345_p2_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_4(5),
      I1 => mul_ln37_fu_1345_p2_i_18_5(5),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_6(5),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_7(5),
      O => mux_2_2(5)
    );
mul_ln37_fu_1345_p2_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_0(5),
      I1 => mul_ln37_fu_1345_p2_i_18_1(5),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_2(5),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_3(5),
      O => mux_2_3(5)
    );
mul_ln37_fu_1345_p2_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_4(4),
      I1 => mul_ln37_fu_1345_p2_i_17_5(4),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_6(4),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_7(4),
      O => mux_2_0(4)
    );
mul_ln37_fu_1345_p2_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_0(4),
      I1 => mul_ln37_fu_1345_p2_i_17_1(4),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_2(4),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_3(4),
      O => mux_2_1(4)
    );
mul_ln37_fu_1345_p2_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_4(4),
      I1 => mul_ln37_fu_1345_p2_i_18_5(4),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_6(4),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_7(4),
      O => mux_2_2(4)
    );
mul_ln37_fu_1345_p2_i_9: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(7),
      I1 => mux_3_1(7),
      O => A(7),
      S => Q(3)
    );
mul_ln37_fu_1345_p2_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_0(4),
      I1 => mul_ln37_fu_1345_p2_i_18_1(4),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_2(4),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_3(4),
      O => mux_2_3(4)
    );
mul_ln37_fu_1345_p2_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_4(3),
      I1 => mul_ln37_fu_1345_p2_i_17_5(3),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_6(3),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_7(3),
      O => mux_2_0(3)
    );
mul_ln37_fu_1345_p2_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_0(3),
      I1 => mul_ln37_fu_1345_p2_i_17_1(3),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_2(3),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_3(3),
      O => mux_2_1(3)
    );
mul_ln37_fu_1345_p2_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_4(3),
      I1 => mul_ln37_fu_1345_p2_i_18_5(3),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_6(3),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_7(3),
      O => mux_2_2(3)
    );
mul_ln37_fu_1345_p2_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_0(3),
      I1 => mul_ln37_fu_1345_p2_i_18_1(3),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_2(3),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_3(3),
      O => mux_2_3(3)
    );
mul_ln37_fu_1345_p2_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_4(2),
      I1 => mul_ln37_fu_1345_p2_i_17_5(2),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_6(2),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_7(2),
      O => mux_2_0(2)
    );
mul_ln37_fu_1345_p2_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_0(2),
      I1 => mul_ln37_fu_1345_p2_i_17_1(2),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_2(2),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_3(2),
      O => mux_2_1(2)
    );
mul_ln37_fu_1345_p2_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_4(2),
      I1 => mul_ln37_fu_1345_p2_i_18_5(2),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_6(2),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_7(2),
      O => mux_2_2(2)
    );
mul_ln37_fu_1345_p2_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_18_0(2),
      I1 => mul_ln37_fu_1345_p2_i_18_1(2),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_18_2(2),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_18_3(2),
      O => mux_2_3(2)
    );
mul_ln37_fu_1345_p2_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_i_17_4(1),
      I1 => mul_ln37_fu_1345_p2_i_17_5(1),
      I2 => Q(1),
      I3 => mul_ln37_fu_1345_p2_i_17_6(1),
      I4 => Q(0),
      I5 => mul_ln37_fu_1345_p2_i_17_7(1),
      O => mux_2_0(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mux_164_32_1_1_8 is
  port (
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln37_fu_1355_p2_i_18_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1355_p2_i_18_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1355_p2_i_18_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1355_p2_i_18_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1355_p2_i_18_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1355_p2_i_18_5 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1355_p2_i_18_6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1355_p2_i_17_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1355_p2_i_17_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1355_p2_i_17_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1355_p2_i_17_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1355_p2_i_17_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1355_p2_i_17_5 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1355_p2_i_17_6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1355_p2_i_17_7 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mux_164_32_1_1_8 : entity is "network_mux_164_32_1_1";
end bd_0_hls_inst_0_network_mux_164_32_1_1_8;

architecture STRUCTURE of bd_0_hls_inst_0_network_mux_164_32_1_1_8 is
  signal \mux_2_0__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_1__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_2__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_3__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_3_0__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_3_1__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
mul_ln37_fu_1355_p2_i_10: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(6),
      I1 => \mux_3_1__0\(6),
      O => A(6),
      S => Q(3)
    );
mul_ln37_fu_1355_p2_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_0(1),
      I1 => mul_ln37_fu_1355_p2_i_17_1(1),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_2(1),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_3(1),
      O => \mux_2_1__0\(1)
    );
mul_ln37_fu_1355_p2_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_4(1),
      I1 => mul_ln37_fu_1355_p2_i_18_5(1),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1355_p2_i_18_6(1),
      O => \mux_2_2__0\(1)
    );
mul_ln37_fu_1355_p2_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_0(1),
      I1 => mul_ln37_fu_1355_p2_i_18_1(1),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_18_2(1),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_18_3(1),
      O => \mux_2_3__0\(1)
    );
mul_ln37_fu_1355_p2_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_4(0),
      I1 => mul_ln37_fu_1355_p2_i_17_5(0),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_6(0),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_7(0),
      O => \mux_2_0__0\(0)
    );
mul_ln37_fu_1355_p2_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_0(0),
      I1 => mul_ln37_fu_1355_p2_i_17_1(0),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_2(0),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_3(0),
      O => \mux_2_1__0\(0)
    );
mul_ln37_fu_1355_p2_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_4(0),
      I1 => mul_ln37_fu_1355_p2_i_18_5(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1355_p2_i_18_6(0),
      O => \mux_2_2__0\(0)
    );
mul_ln37_fu_1355_p2_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_0(0),
      I1 => mul_ln37_fu_1355_p2_i_18_1(0),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_18_2(0),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_18_3(0),
      O => \mux_2_3__0\(0)
    );
mul_ln37_fu_1355_p2_i_11: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(5),
      I1 => \mux_3_1__0\(5),
      O => A(5),
      S => Q(3)
    );
mul_ln37_fu_1355_p2_i_12: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(4),
      I1 => \mux_3_1__0\(4),
      O => A(4),
      S => Q(3)
    );
mul_ln37_fu_1355_p2_i_13: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(3),
      I1 => \mux_3_1__0\(3),
      O => A(3),
      S => Q(3)
    );
mul_ln37_fu_1355_p2_i_14: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(2),
      I1 => \mux_3_1__0\(2),
      O => A(2),
      S => Q(3)
    );
mul_ln37_fu_1355_p2_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(1),
      I1 => \mux_3_1__0\(1),
      O => A(1),
      S => Q(3)
    );
mul_ln37_fu_1355_p2_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(0),
      I1 => \mux_3_1__0\(0),
      O => A(0),
      S => Q(3)
    );
mul_ln37_fu_1355_p2_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(31),
      I1 => \mux_2_1__0\(31),
      O => \mux_3_0__0\(31),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(31),
      I1 => \mux_2_3__0\(31),
      O => \mux_3_1__0\(31),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(13),
      I1 => \mux_2_1__0\(13),
      O => \mux_3_0__0\(13),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_2: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(31),
      I1 => \mux_3_1__0\(31),
      O => A(14),
      S => Q(3)
    );
mul_ln37_fu_1355_p2_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(13),
      I1 => \mux_2_3__0\(13),
      O => \mux_3_1__0\(13),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(12),
      I1 => \mux_2_1__0\(12),
      O => \mux_3_0__0\(12),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(12),
      I1 => \mux_2_3__0\(12),
      O => \mux_3_1__0\(12),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(11),
      I1 => \mux_2_1__0\(11),
      O => \mux_3_0__0\(11),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(11),
      I1 => \mux_2_3__0\(11),
      O => \mux_3_1__0\(11),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(10),
      I1 => \mux_2_1__0\(10),
      O => \mux_3_0__0\(10),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(10),
      I1 => \mux_2_3__0\(10),
      O => \mux_3_1__0\(10),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(9),
      I1 => \mux_2_1__0\(9),
      O => \mux_3_0__0\(9),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(9),
      I1 => \mux_2_3__0\(9),
      O => \mux_3_1__0\(9),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(8),
      I1 => \mux_2_1__0\(8),
      O => \mux_3_0__0\(8),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_3: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(13),
      I1 => \mux_3_1__0\(13),
      O => A(13),
      S => Q(3)
    );
mul_ln37_fu_1355_p2_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(8),
      I1 => \mux_2_3__0\(8),
      O => \mux_3_1__0\(8),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(7),
      I1 => \mux_2_1__0\(7),
      O => \mux_3_0__0\(7),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(7),
      I1 => \mux_2_3__0\(7),
      O => \mux_3_1__0\(7),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(6),
      I1 => \mux_2_1__0\(6),
      O => \mux_3_0__0\(6),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(6),
      I1 => \mux_2_3__0\(6),
      O => \mux_3_1__0\(6),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(5),
      I1 => \mux_2_1__0\(5),
      O => \mux_3_0__0\(5),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(5),
      I1 => \mux_2_3__0\(5),
      O => \mux_3_1__0\(5),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(4),
      I1 => \mux_2_1__0\(4),
      O => \mux_3_0__0\(4),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(4),
      I1 => \mux_2_3__0\(4),
      O => \mux_3_1__0\(4),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(3),
      I1 => \mux_2_1__0\(3),
      O => \mux_3_0__0\(3),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_4: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(12),
      I1 => \mux_3_1__0\(12),
      O => A(12),
      S => Q(3)
    );
mul_ln37_fu_1355_p2_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(3),
      I1 => \mux_2_3__0\(3),
      O => \mux_3_1__0\(3),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(2),
      I1 => \mux_2_1__0\(2),
      O => \mux_3_0__0\(2),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(2),
      I1 => \mux_2_3__0\(2),
      O => \mux_3_1__0\(2),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(1),
      I1 => \mux_2_1__0\(1),
      O => \mux_3_0__0\(1),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_44: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(1),
      I1 => \mux_2_3__0\(1),
      O => \mux_3_1__0\(1),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(0),
      I1 => \mux_2_1__0\(0),
      O => \mux_3_0__0\(0),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_46: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(0),
      I1 => \mux_2_3__0\(0),
      O => \mux_3_1__0\(0),
      S => Q(2)
    );
mul_ln37_fu_1355_p2_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_4(14),
      I1 => mul_ln37_fu_1355_p2_i_17_5(14),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_6(14),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_7(14),
      O => \mux_2_0__0\(31)
    );
mul_ln37_fu_1355_p2_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_0(14),
      I1 => mul_ln37_fu_1355_p2_i_17_1(14),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_2(14),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_3(14),
      O => \mux_2_1__0\(31)
    );
mul_ln37_fu_1355_p2_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_4(14),
      I1 => mul_ln37_fu_1355_p2_i_18_5(14),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1355_p2_i_18_6(14),
      O => \mux_2_2__0\(31)
    );
mul_ln37_fu_1355_p2_i_5: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(11),
      I1 => \mux_3_1__0\(11),
      O => A(11),
      S => Q(3)
    );
mul_ln37_fu_1355_p2_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_0(14),
      I1 => mul_ln37_fu_1355_p2_i_18_1(14),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_18_2(14),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_18_3(14),
      O => \mux_2_3__0\(31)
    );
mul_ln37_fu_1355_p2_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_4(13),
      I1 => mul_ln37_fu_1355_p2_i_17_5(13),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_6(13),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_7(13),
      O => \mux_2_0__0\(13)
    );
mul_ln37_fu_1355_p2_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_0(13),
      I1 => mul_ln37_fu_1355_p2_i_17_1(13),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_2(13),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_3(13),
      O => \mux_2_1__0\(13)
    );
mul_ln37_fu_1355_p2_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_4(13),
      I1 => mul_ln37_fu_1355_p2_i_18_5(13),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1355_p2_i_18_6(13),
      O => \mux_2_2__0\(13)
    );
mul_ln37_fu_1355_p2_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_0(13),
      I1 => mul_ln37_fu_1355_p2_i_18_1(13),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_18_2(13),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_18_3(13),
      O => \mux_2_3__0\(13)
    );
mul_ln37_fu_1355_p2_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_4(12),
      I1 => mul_ln37_fu_1355_p2_i_17_5(12),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_6(12),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_7(12),
      O => \mux_2_0__0\(12)
    );
mul_ln37_fu_1355_p2_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_0(12),
      I1 => mul_ln37_fu_1355_p2_i_17_1(12),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_2(12),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_3(12),
      O => \mux_2_1__0\(12)
    );
mul_ln37_fu_1355_p2_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_4(12),
      I1 => mul_ln37_fu_1355_p2_i_18_5(12),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1355_p2_i_18_6(12),
      O => \mux_2_2__0\(12)
    );
mul_ln37_fu_1355_p2_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_0(12),
      I1 => mul_ln37_fu_1355_p2_i_18_1(12),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_18_2(12),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_18_3(12),
      O => \mux_2_3__0\(12)
    );
mul_ln37_fu_1355_p2_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_4(11),
      I1 => mul_ln37_fu_1355_p2_i_17_5(11),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_6(11),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_7(11),
      O => \mux_2_0__0\(11)
    );
mul_ln37_fu_1355_p2_i_6: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(10),
      I1 => \mux_3_1__0\(10),
      O => A(10),
      S => Q(3)
    );
mul_ln37_fu_1355_p2_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_0(11),
      I1 => mul_ln37_fu_1355_p2_i_17_1(11),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_2(11),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_3(11),
      O => \mux_2_1__0\(11)
    );
mul_ln37_fu_1355_p2_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_4(11),
      I1 => mul_ln37_fu_1355_p2_i_18_5(11),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1355_p2_i_18_6(11),
      O => \mux_2_2__0\(11)
    );
mul_ln37_fu_1355_p2_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_0(11),
      I1 => mul_ln37_fu_1355_p2_i_18_1(11),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_18_2(11),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_18_3(11),
      O => \mux_2_3__0\(11)
    );
mul_ln37_fu_1355_p2_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_4(10),
      I1 => mul_ln37_fu_1355_p2_i_17_5(10),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_6(10),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_7(10),
      O => \mux_2_0__0\(10)
    );
mul_ln37_fu_1355_p2_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_0(10),
      I1 => mul_ln37_fu_1355_p2_i_17_1(10),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_2(10),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_3(10),
      O => \mux_2_1__0\(10)
    );
mul_ln37_fu_1355_p2_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_4(10),
      I1 => mul_ln37_fu_1355_p2_i_18_5(10),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1355_p2_i_18_6(10),
      O => \mux_2_2__0\(10)
    );
mul_ln37_fu_1355_p2_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_0(10),
      I1 => mul_ln37_fu_1355_p2_i_18_1(10),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_18_2(10),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_18_3(10),
      O => \mux_2_3__0\(10)
    );
mul_ln37_fu_1355_p2_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_4(9),
      I1 => mul_ln37_fu_1355_p2_i_17_5(9),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_6(9),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_7(9),
      O => \mux_2_0__0\(9)
    );
mul_ln37_fu_1355_p2_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_0(9),
      I1 => mul_ln37_fu_1355_p2_i_17_1(9),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_2(9),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_3(9),
      O => \mux_2_1__0\(9)
    );
mul_ln37_fu_1355_p2_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_4(9),
      I1 => mul_ln37_fu_1355_p2_i_18_5(9),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1355_p2_i_18_6(9),
      O => \mux_2_2__0\(9)
    );
mul_ln37_fu_1355_p2_i_7: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(9),
      I1 => \mux_3_1__0\(9),
      O => A(9),
      S => Q(3)
    );
mul_ln37_fu_1355_p2_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_0(9),
      I1 => mul_ln37_fu_1355_p2_i_18_1(9),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_18_2(9),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_18_3(9),
      O => \mux_2_3__0\(9)
    );
mul_ln37_fu_1355_p2_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_4(8),
      I1 => mul_ln37_fu_1355_p2_i_17_5(8),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_6(8),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_7(8),
      O => \mux_2_0__0\(8)
    );
mul_ln37_fu_1355_p2_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_0(8),
      I1 => mul_ln37_fu_1355_p2_i_17_1(8),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_2(8),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_3(8),
      O => \mux_2_1__0\(8)
    );
mul_ln37_fu_1355_p2_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_4(8),
      I1 => mul_ln37_fu_1355_p2_i_18_5(8),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1355_p2_i_18_6(8),
      O => \mux_2_2__0\(8)
    );
mul_ln37_fu_1355_p2_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_0(8),
      I1 => mul_ln37_fu_1355_p2_i_18_1(8),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_18_2(8),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_18_3(8),
      O => \mux_2_3__0\(8)
    );
mul_ln37_fu_1355_p2_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_4(7),
      I1 => mul_ln37_fu_1355_p2_i_17_5(7),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_6(7),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_7(7),
      O => \mux_2_0__0\(7)
    );
mul_ln37_fu_1355_p2_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_0(7),
      I1 => mul_ln37_fu_1355_p2_i_17_1(7),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_2(7),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_3(7),
      O => \mux_2_1__0\(7)
    );
mul_ln37_fu_1355_p2_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_4(7),
      I1 => mul_ln37_fu_1355_p2_i_18_5(7),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1355_p2_i_18_6(7),
      O => \mux_2_2__0\(7)
    );
mul_ln37_fu_1355_p2_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_0(7),
      I1 => mul_ln37_fu_1355_p2_i_18_1(7),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_18_2(7),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_18_3(7),
      O => \mux_2_3__0\(7)
    );
mul_ln37_fu_1355_p2_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_4(6),
      I1 => mul_ln37_fu_1355_p2_i_17_5(6),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_6(6),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_7(6),
      O => \mux_2_0__0\(6)
    );
mul_ln37_fu_1355_p2_i_8: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(8),
      I1 => \mux_3_1__0\(8),
      O => A(8),
      S => Q(3)
    );
mul_ln37_fu_1355_p2_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_0(6),
      I1 => mul_ln37_fu_1355_p2_i_17_1(6),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_2(6),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_3(6),
      O => \mux_2_1__0\(6)
    );
mul_ln37_fu_1355_p2_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_4(6),
      I1 => mul_ln37_fu_1355_p2_i_18_5(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1355_p2_i_18_6(6),
      O => \mux_2_2__0\(6)
    );
mul_ln37_fu_1355_p2_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_0(6),
      I1 => mul_ln37_fu_1355_p2_i_18_1(6),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_18_2(6),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_18_3(6),
      O => \mux_2_3__0\(6)
    );
mul_ln37_fu_1355_p2_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_4(5),
      I1 => mul_ln37_fu_1355_p2_i_17_5(5),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_6(5),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_7(5),
      O => \mux_2_0__0\(5)
    );
mul_ln37_fu_1355_p2_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_0(5),
      I1 => mul_ln37_fu_1355_p2_i_17_1(5),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_2(5),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_3(5),
      O => \mux_2_1__0\(5)
    );
mul_ln37_fu_1355_p2_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_4(5),
      I1 => mul_ln37_fu_1355_p2_i_18_5(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1355_p2_i_18_6(5),
      O => \mux_2_2__0\(5)
    );
mul_ln37_fu_1355_p2_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_0(5),
      I1 => mul_ln37_fu_1355_p2_i_18_1(5),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_18_2(5),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_18_3(5),
      O => \mux_2_3__0\(5)
    );
mul_ln37_fu_1355_p2_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_4(4),
      I1 => mul_ln37_fu_1355_p2_i_17_5(4),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_6(4),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_7(4),
      O => \mux_2_0__0\(4)
    );
mul_ln37_fu_1355_p2_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_0(4),
      I1 => mul_ln37_fu_1355_p2_i_17_1(4),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_2(4),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_3(4),
      O => \mux_2_1__0\(4)
    );
mul_ln37_fu_1355_p2_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_4(4),
      I1 => mul_ln37_fu_1355_p2_i_18_5(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1355_p2_i_18_6(4),
      O => \mux_2_2__0\(4)
    );
mul_ln37_fu_1355_p2_i_9: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(7),
      I1 => \mux_3_1__0\(7),
      O => A(7),
      S => Q(3)
    );
mul_ln37_fu_1355_p2_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_0(4),
      I1 => mul_ln37_fu_1355_p2_i_18_1(4),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_18_2(4),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_18_3(4),
      O => \mux_2_3__0\(4)
    );
mul_ln37_fu_1355_p2_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_4(3),
      I1 => mul_ln37_fu_1355_p2_i_17_5(3),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_6(3),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_7(3),
      O => \mux_2_0__0\(3)
    );
mul_ln37_fu_1355_p2_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_0(3),
      I1 => mul_ln37_fu_1355_p2_i_17_1(3),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_2(3),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_3(3),
      O => \mux_2_1__0\(3)
    );
mul_ln37_fu_1355_p2_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_4(3),
      I1 => mul_ln37_fu_1355_p2_i_18_5(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1355_p2_i_18_6(3),
      O => \mux_2_2__0\(3)
    );
mul_ln37_fu_1355_p2_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_0(3),
      I1 => mul_ln37_fu_1355_p2_i_18_1(3),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_18_2(3),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_18_3(3),
      O => \mux_2_3__0\(3)
    );
mul_ln37_fu_1355_p2_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_4(2),
      I1 => mul_ln37_fu_1355_p2_i_17_5(2),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_6(2),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_7(2),
      O => \mux_2_0__0\(2)
    );
mul_ln37_fu_1355_p2_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_0(2),
      I1 => mul_ln37_fu_1355_p2_i_17_1(2),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_2(2),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_3(2),
      O => \mux_2_1__0\(2)
    );
mul_ln37_fu_1355_p2_i_97: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_4(2),
      I1 => mul_ln37_fu_1355_p2_i_18_5(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1355_p2_i_18_6(2),
      O => \mux_2_2__0\(2)
    );
mul_ln37_fu_1355_p2_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_18_0(2),
      I1 => mul_ln37_fu_1355_p2_i_18_1(2),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_18_2(2),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_18_3(2),
      O => \mux_2_3__0\(2)
    );
mul_ln37_fu_1355_p2_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_i_17_4(1),
      I1 => mul_ln37_fu_1355_p2_i_17_5(1),
      I2 => Q(1),
      I3 => mul_ln37_fu_1355_p2_i_17_6(1),
      I4 => Q(0),
      I5 => mul_ln37_fu_1355_p2_i_17_7(1),
      O => \mux_2_0__0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mux_164_32_1_1_9 is
  port (
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln37_fu_1043_p2_i_18_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1043_p2_i_18_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1043_p2_i_18_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1043_p2_i_18_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1043_p2_i_18_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1043_p2_i_18_5 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1043_p2_i_18_6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1043_p2_i_17_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1043_p2_i_17_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1043_p2_i_17_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1043_p2_i_17_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1043_p2_i_17_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1043_p2_i_17_5 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1043_p2_i_17_6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln37_fu_1043_p2_i_17_7 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mux_164_32_1_1_9 : entity is "network_mux_164_32_1_1";
end bd_0_hls_inst_0_network_mux_164_32_1_1_9;

architecture STRUCTURE of bd_0_hls_inst_0_network_mux_164_32_1_1_9 is
  signal \mux_2_0__1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_1__1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_2__1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_3__1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_3_0__1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_3_1__1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
mul_ln37_fu_1043_p2_i_10: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(6),
      I1 => \mux_3_1__1\(6),
      O => A(6),
      S => Q(3)
    );
mul_ln37_fu_1043_p2_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_0(1),
      I1 => mul_ln37_fu_1043_p2_i_17_1(1),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_2(1),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_3(1),
      O => \mux_2_1__1\(1)
    );
mul_ln37_fu_1043_p2_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_4(1),
      I1 => mul_ln37_fu_1043_p2_i_18_5(1),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1043_p2_i_18_6(1),
      O => \mux_2_2__1\(1)
    );
mul_ln37_fu_1043_p2_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_0(1),
      I1 => mul_ln37_fu_1043_p2_i_18_1(1),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_18_2(1),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_18_3(1),
      O => \mux_2_3__1\(1)
    );
mul_ln37_fu_1043_p2_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_4(0),
      I1 => mul_ln37_fu_1043_p2_i_17_5(0),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_6(0),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_7(0),
      O => \mux_2_0__1\(0)
    );
mul_ln37_fu_1043_p2_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_0(0),
      I1 => mul_ln37_fu_1043_p2_i_17_1(0),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_2(0),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_3(0),
      O => \mux_2_1__1\(0)
    );
mul_ln37_fu_1043_p2_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_4(0),
      I1 => mul_ln37_fu_1043_p2_i_18_5(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1043_p2_i_18_6(0),
      O => \mux_2_2__1\(0)
    );
mul_ln37_fu_1043_p2_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_0(0),
      I1 => mul_ln37_fu_1043_p2_i_18_1(0),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_18_2(0),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_18_3(0),
      O => \mux_2_3__1\(0)
    );
mul_ln37_fu_1043_p2_i_11: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(5),
      I1 => \mux_3_1__1\(5),
      O => A(5),
      S => Q(3)
    );
mul_ln37_fu_1043_p2_i_12: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(4),
      I1 => \mux_3_1__1\(4),
      O => A(4),
      S => Q(3)
    );
mul_ln37_fu_1043_p2_i_13: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(3),
      I1 => \mux_3_1__1\(3),
      O => A(3),
      S => Q(3)
    );
mul_ln37_fu_1043_p2_i_14: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(2),
      I1 => \mux_3_1__1\(2),
      O => A(2),
      S => Q(3)
    );
mul_ln37_fu_1043_p2_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(1),
      I1 => \mux_3_1__1\(1),
      O => A(1),
      S => Q(3)
    );
mul_ln37_fu_1043_p2_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(0),
      I1 => \mux_3_1__1\(0),
      O => A(0),
      S => Q(3)
    );
mul_ln37_fu_1043_p2_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(31),
      I1 => \mux_2_1__1\(31),
      O => \mux_3_0__1\(31),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(31),
      I1 => \mux_2_3__1\(31),
      O => \mux_3_1__1\(31),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(13),
      I1 => \mux_2_1__1\(13),
      O => \mux_3_0__1\(13),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_2: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(31),
      I1 => \mux_3_1__1\(31),
      O => A(14),
      S => Q(3)
    );
mul_ln37_fu_1043_p2_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(13),
      I1 => \mux_2_3__1\(13),
      O => \mux_3_1__1\(13),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(12),
      I1 => \mux_2_1__1\(12),
      O => \mux_3_0__1\(12),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(12),
      I1 => \mux_2_3__1\(12),
      O => \mux_3_1__1\(12),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(11),
      I1 => \mux_2_1__1\(11),
      O => \mux_3_0__1\(11),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(11),
      I1 => \mux_2_3__1\(11),
      O => \mux_3_1__1\(11),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(10),
      I1 => \mux_2_1__1\(10),
      O => \mux_3_0__1\(10),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(10),
      I1 => \mux_2_3__1\(10),
      O => \mux_3_1__1\(10),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(9),
      I1 => \mux_2_1__1\(9),
      O => \mux_3_0__1\(9),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(9),
      I1 => \mux_2_3__1\(9),
      O => \mux_3_1__1\(9),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(8),
      I1 => \mux_2_1__1\(8),
      O => \mux_3_0__1\(8),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_3: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(13),
      I1 => \mux_3_1__1\(13),
      O => A(13),
      S => Q(3)
    );
mul_ln37_fu_1043_p2_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(8),
      I1 => \mux_2_3__1\(8),
      O => \mux_3_1__1\(8),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(7),
      I1 => \mux_2_1__1\(7),
      O => \mux_3_0__1\(7),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(7),
      I1 => \mux_2_3__1\(7),
      O => \mux_3_1__1\(7),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(6),
      I1 => \mux_2_1__1\(6),
      O => \mux_3_0__1\(6),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(6),
      I1 => \mux_2_3__1\(6),
      O => \mux_3_1__1\(6),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(5),
      I1 => \mux_2_1__1\(5),
      O => \mux_3_0__1\(5),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(5),
      I1 => \mux_2_3__1\(5),
      O => \mux_3_1__1\(5),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(4),
      I1 => \mux_2_1__1\(4),
      O => \mux_3_0__1\(4),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(4),
      I1 => \mux_2_3__1\(4),
      O => \mux_3_1__1\(4),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(3),
      I1 => \mux_2_1__1\(3),
      O => \mux_3_0__1\(3),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_4: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(12),
      I1 => \mux_3_1__1\(12),
      O => A(12),
      S => Q(3)
    );
mul_ln37_fu_1043_p2_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(3),
      I1 => \mux_2_3__1\(3),
      O => \mux_3_1__1\(3),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(2),
      I1 => \mux_2_1__1\(2),
      O => \mux_3_0__1\(2),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(2),
      I1 => \mux_2_3__1\(2),
      O => \mux_3_1__1\(2),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(1),
      I1 => \mux_2_1__1\(1),
      O => \mux_3_0__1\(1),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_44: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(1),
      I1 => \mux_2_3__1\(1),
      O => \mux_3_1__1\(1),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(0),
      I1 => \mux_2_1__1\(0),
      O => \mux_3_0__1\(0),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_46: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(0),
      I1 => \mux_2_3__1\(0),
      O => \mux_3_1__1\(0),
      S => Q(2)
    );
mul_ln37_fu_1043_p2_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_4(14),
      I1 => mul_ln37_fu_1043_p2_i_17_5(14),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_6(14),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_7(14),
      O => \mux_2_0__1\(31)
    );
mul_ln37_fu_1043_p2_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_0(14),
      I1 => mul_ln37_fu_1043_p2_i_17_1(14),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_2(14),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_3(14),
      O => \mux_2_1__1\(31)
    );
mul_ln37_fu_1043_p2_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_4(14),
      I1 => mul_ln37_fu_1043_p2_i_18_5(14),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1043_p2_i_18_6(14),
      O => \mux_2_2__1\(31)
    );
mul_ln37_fu_1043_p2_i_5: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(11),
      I1 => \mux_3_1__1\(11),
      O => A(11),
      S => Q(3)
    );
mul_ln37_fu_1043_p2_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_0(14),
      I1 => mul_ln37_fu_1043_p2_i_18_1(14),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_18_2(14),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_18_3(14),
      O => \mux_2_3__1\(31)
    );
mul_ln37_fu_1043_p2_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_4(13),
      I1 => mul_ln37_fu_1043_p2_i_17_5(13),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_6(13),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_7(13),
      O => \mux_2_0__1\(13)
    );
mul_ln37_fu_1043_p2_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_0(13),
      I1 => mul_ln37_fu_1043_p2_i_17_1(13),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_2(13),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_3(13),
      O => \mux_2_1__1\(13)
    );
mul_ln37_fu_1043_p2_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_4(13),
      I1 => mul_ln37_fu_1043_p2_i_18_5(13),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1043_p2_i_18_6(13),
      O => \mux_2_2__1\(13)
    );
mul_ln37_fu_1043_p2_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_0(13),
      I1 => mul_ln37_fu_1043_p2_i_18_1(13),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_18_2(13),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_18_3(13),
      O => \mux_2_3__1\(13)
    );
mul_ln37_fu_1043_p2_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_4(12),
      I1 => mul_ln37_fu_1043_p2_i_17_5(12),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_6(12),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_7(12),
      O => \mux_2_0__1\(12)
    );
mul_ln37_fu_1043_p2_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_0(12),
      I1 => mul_ln37_fu_1043_p2_i_17_1(12),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_2(12),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_3(12),
      O => \mux_2_1__1\(12)
    );
mul_ln37_fu_1043_p2_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_4(12),
      I1 => mul_ln37_fu_1043_p2_i_18_5(12),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1043_p2_i_18_6(12),
      O => \mux_2_2__1\(12)
    );
mul_ln37_fu_1043_p2_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_0(12),
      I1 => mul_ln37_fu_1043_p2_i_18_1(12),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_18_2(12),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_18_3(12),
      O => \mux_2_3__1\(12)
    );
mul_ln37_fu_1043_p2_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_4(11),
      I1 => mul_ln37_fu_1043_p2_i_17_5(11),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_6(11),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_7(11),
      O => \mux_2_0__1\(11)
    );
mul_ln37_fu_1043_p2_i_6: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(10),
      I1 => \mux_3_1__1\(10),
      O => A(10),
      S => Q(3)
    );
mul_ln37_fu_1043_p2_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_0(11),
      I1 => mul_ln37_fu_1043_p2_i_17_1(11),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_2(11),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_3(11),
      O => \mux_2_1__1\(11)
    );
mul_ln37_fu_1043_p2_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_4(11),
      I1 => mul_ln37_fu_1043_p2_i_18_5(11),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1043_p2_i_18_6(11),
      O => \mux_2_2__1\(11)
    );
mul_ln37_fu_1043_p2_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_0(11),
      I1 => mul_ln37_fu_1043_p2_i_18_1(11),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_18_2(11),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_18_3(11),
      O => \mux_2_3__1\(11)
    );
mul_ln37_fu_1043_p2_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_4(10),
      I1 => mul_ln37_fu_1043_p2_i_17_5(10),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_6(10),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_7(10),
      O => \mux_2_0__1\(10)
    );
mul_ln37_fu_1043_p2_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_0(10),
      I1 => mul_ln37_fu_1043_p2_i_17_1(10),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_2(10),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_3(10),
      O => \mux_2_1__1\(10)
    );
mul_ln37_fu_1043_p2_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_4(10),
      I1 => mul_ln37_fu_1043_p2_i_18_5(10),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1043_p2_i_18_6(10),
      O => \mux_2_2__1\(10)
    );
mul_ln37_fu_1043_p2_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_0(10),
      I1 => mul_ln37_fu_1043_p2_i_18_1(10),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_18_2(10),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_18_3(10),
      O => \mux_2_3__1\(10)
    );
mul_ln37_fu_1043_p2_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_4(9),
      I1 => mul_ln37_fu_1043_p2_i_17_5(9),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_6(9),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_7(9),
      O => \mux_2_0__1\(9)
    );
mul_ln37_fu_1043_p2_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_0(9),
      I1 => mul_ln37_fu_1043_p2_i_17_1(9),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_2(9),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_3(9),
      O => \mux_2_1__1\(9)
    );
mul_ln37_fu_1043_p2_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_4(9),
      I1 => mul_ln37_fu_1043_p2_i_18_5(9),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1043_p2_i_18_6(9),
      O => \mux_2_2__1\(9)
    );
mul_ln37_fu_1043_p2_i_7: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(9),
      I1 => \mux_3_1__1\(9),
      O => A(9),
      S => Q(3)
    );
mul_ln37_fu_1043_p2_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_0(9),
      I1 => mul_ln37_fu_1043_p2_i_18_1(9),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_18_2(9),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_18_3(9),
      O => \mux_2_3__1\(9)
    );
mul_ln37_fu_1043_p2_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_4(8),
      I1 => mul_ln37_fu_1043_p2_i_17_5(8),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_6(8),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_7(8),
      O => \mux_2_0__1\(8)
    );
mul_ln37_fu_1043_p2_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_0(8),
      I1 => mul_ln37_fu_1043_p2_i_17_1(8),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_2(8),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_3(8),
      O => \mux_2_1__1\(8)
    );
mul_ln37_fu_1043_p2_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_4(8),
      I1 => mul_ln37_fu_1043_p2_i_18_5(8),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1043_p2_i_18_6(8),
      O => \mux_2_2__1\(8)
    );
mul_ln37_fu_1043_p2_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_0(8),
      I1 => mul_ln37_fu_1043_p2_i_18_1(8),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_18_2(8),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_18_3(8),
      O => \mux_2_3__1\(8)
    );
mul_ln37_fu_1043_p2_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_4(7),
      I1 => mul_ln37_fu_1043_p2_i_17_5(7),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_6(7),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_7(7),
      O => \mux_2_0__1\(7)
    );
mul_ln37_fu_1043_p2_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_0(7),
      I1 => mul_ln37_fu_1043_p2_i_17_1(7),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_2(7),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_3(7),
      O => \mux_2_1__1\(7)
    );
mul_ln37_fu_1043_p2_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_4(7),
      I1 => mul_ln37_fu_1043_p2_i_18_5(7),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1043_p2_i_18_6(7),
      O => \mux_2_2__1\(7)
    );
mul_ln37_fu_1043_p2_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_0(7),
      I1 => mul_ln37_fu_1043_p2_i_18_1(7),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_18_2(7),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_18_3(7),
      O => \mux_2_3__1\(7)
    );
mul_ln37_fu_1043_p2_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_4(6),
      I1 => mul_ln37_fu_1043_p2_i_17_5(6),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_6(6),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_7(6),
      O => \mux_2_0__1\(6)
    );
mul_ln37_fu_1043_p2_i_8: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(8),
      I1 => \mux_3_1__1\(8),
      O => A(8),
      S => Q(3)
    );
mul_ln37_fu_1043_p2_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_0(6),
      I1 => mul_ln37_fu_1043_p2_i_17_1(6),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_2(6),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_3(6),
      O => \mux_2_1__1\(6)
    );
mul_ln37_fu_1043_p2_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_4(6),
      I1 => mul_ln37_fu_1043_p2_i_18_5(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1043_p2_i_18_6(6),
      O => \mux_2_2__1\(6)
    );
mul_ln37_fu_1043_p2_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_0(6),
      I1 => mul_ln37_fu_1043_p2_i_18_1(6),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_18_2(6),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_18_3(6),
      O => \mux_2_3__1\(6)
    );
mul_ln37_fu_1043_p2_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_4(5),
      I1 => mul_ln37_fu_1043_p2_i_17_5(5),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_6(5),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_7(5),
      O => \mux_2_0__1\(5)
    );
mul_ln37_fu_1043_p2_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_0(5),
      I1 => mul_ln37_fu_1043_p2_i_17_1(5),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_2(5),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_3(5),
      O => \mux_2_1__1\(5)
    );
mul_ln37_fu_1043_p2_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_4(5),
      I1 => mul_ln37_fu_1043_p2_i_18_5(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1043_p2_i_18_6(5),
      O => \mux_2_2__1\(5)
    );
mul_ln37_fu_1043_p2_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_0(5),
      I1 => mul_ln37_fu_1043_p2_i_18_1(5),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_18_2(5),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_18_3(5),
      O => \mux_2_3__1\(5)
    );
mul_ln37_fu_1043_p2_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_4(4),
      I1 => mul_ln37_fu_1043_p2_i_17_5(4),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_6(4),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_7(4),
      O => \mux_2_0__1\(4)
    );
mul_ln37_fu_1043_p2_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_0(4),
      I1 => mul_ln37_fu_1043_p2_i_17_1(4),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_2(4),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_3(4),
      O => \mux_2_1__1\(4)
    );
mul_ln37_fu_1043_p2_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_4(4),
      I1 => mul_ln37_fu_1043_p2_i_18_5(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1043_p2_i_18_6(4),
      O => \mux_2_2__1\(4)
    );
mul_ln37_fu_1043_p2_i_9: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(7),
      I1 => \mux_3_1__1\(7),
      O => A(7),
      S => Q(3)
    );
mul_ln37_fu_1043_p2_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_0(4),
      I1 => mul_ln37_fu_1043_p2_i_18_1(4),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_18_2(4),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_18_3(4),
      O => \mux_2_3__1\(4)
    );
mul_ln37_fu_1043_p2_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_4(3),
      I1 => mul_ln37_fu_1043_p2_i_17_5(3),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_6(3),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_7(3),
      O => \mux_2_0__1\(3)
    );
mul_ln37_fu_1043_p2_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_0(3),
      I1 => mul_ln37_fu_1043_p2_i_17_1(3),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_2(3),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_3(3),
      O => \mux_2_1__1\(3)
    );
mul_ln37_fu_1043_p2_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_4(3),
      I1 => mul_ln37_fu_1043_p2_i_18_5(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1043_p2_i_18_6(3),
      O => \mux_2_2__1\(3)
    );
mul_ln37_fu_1043_p2_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_0(3),
      I1 => mul_ln37_fu_1043_p2_i_18_1(3),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_18_2(3),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_18_3(3),
      O => \mux_2_3__1\(3)
    );
mul_ln37_fu_1043_p2_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_4(2),
      I1 => mul_ln37_fu_1043_p2_i_17_5(2),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_6(2),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_7(2),
      O => \mux_2_0__1\(2)
    );
mul_ln37_fu_1043_p2_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_0(2),
      I1 => mul_ln37_fu_1043_p2_i_17_1(2),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_2(2),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_3(2),
      O => \mux_2_1__1\(2)
    );
mul_ln37_fu_1043_p2_i_97: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_4(2),
      I1 => mul_ln37_fu_1043_p2_i_18_5(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln37_fu_1043_p2_i_18_6(2),
      O => \mux_2_2__1\(2)
    );
mul_ln37_fu_1043_p2_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_18_0(2),
      I1 => mul_ln37_fu_1043_p2_i_18_1(2),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_18_2(2),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_18_3(2),
      O => \mux_2_3__1\(2)
    );
mul_ln37_fu_1043_p2_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_i_17_4(1),
      I1 => mul_ln37_fu_1043_p2_i_17_5(1),
      I2 => Q(1),
      I3 => mul_ln37_fu_1043_p2_i_17_6(1),
      I4 => Q(0),
      I5 => mul_ln37_fu_1043_p2_i_17_7(1),
      O => \mux_2_0__1\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_keep_V_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_strb_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_keep_V_ram : entity is "network_sig_buffer_keep_V_ram";
end bd_0_hls_inst_0_network_sig_buffer_keep_V_ram;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_keep_V_ram is
  signal input_data_strb_V_0_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1568;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 1;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => sig_buffer_dest_V_address0(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => input_data_strb_V_0_data_out(1 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 2) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 2),
      DOADO(1 downto 0) => D(1 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => sig_buffer_dest_V_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => input_data_data_V_0_ack_out,
      WEA(0) => input_data_data_V_0_ack_out,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_strb_V_0_payload_B(1),
      I1 => input_data_strb_V_0_payload_A(1),
      I2 => input_data_strb_V_0_sel,
      O => input_data_strb_V_0_data_out(1)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_strb_V_0_payload_B(0),
      I1 => input_data_strb_V_0_payload_A(0),
      I2 => input_data_strb_V_0_sel,
      O => input_data_strb_V_0_data_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_keep_V_ram_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_keep_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_keep_V_ram_5 : entity is "network_sig_buffer_keep_V_ram";
end bd_0_hls_inst_0_network_sig_buffer_keep_V_ram_5;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_keep_V_ram_5 is
  signal input_data_keep_V_0_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1568;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 1;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => sig_buffer_dest_V_address0(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => input_data_keep_V_0_data_out(1 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 2) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 2),
      DOADO(1 downto 0) => D(1 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => sig_buffer_dest_V_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => input_data_data_V_0_ack_out,
      WEA(0) => input_data_data_V_0_ack_out,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_keep_V_0_payload_B(1),
      I1 => input_data_keep_V_0_payload_A(1),
      I2 => input_data_keep_V_0_sel,
      O => input_data_keep_V_0_data_out(1)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_keep_V_0_payload_B(0),
      I1 => input_data_keep_V_0_payload_A(0),
      I2 => input_data_keep_V_0_sel,
      O => input_data_keep_V_0_data_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V_ram is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    input_data_user_V_0_payload_B : in STD_LOGIC;
    input_data_user_V_0_payload_A : in STD_LOGIC;
    input_data_user_V_0_sel : in STD_LOGIC;
    output_data_user_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_user_V_1_sel_wr : in STD_LOGIC;
    output_data_user_V_1_payload_A : in STD_LOGIC;
    output_data_user_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0[0]_i_2_0\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V_ram : entity is "network_sig_buffer_user_V_ram";
end bd_0_hls_inst_0_network_sig_buffer_user_V_ram;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V_ram is
  signal input_data_user_V_0_data_out : STD_LOGIC;
  signal q00 : STD_LOGIC;
  signal \q0[0]_i_2_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
\output_data_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_user_V_1_state(0),
      I2 => output_data_user_V_1_state(1),
      I3 => output_data_user_V_1_sel_wr,
      I4 => output_data_user_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_user_V_1_sel_wr,
      I2 => output_data_user_V_1_state(0),
      I3 => output_data_user_V_1_state(1),
      I4 => output_data_user_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => sig_buffer_dest_V_address0(9),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => sig_buffer_dest_V_address0(8),
      I5 => ram_reg_0_255_0_0_n_5,
      O => q00
    );
\q0[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sig_buffer_dest_V_address0(6),
      I1 => sig_buffer_dest_V_address0(4),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => sig_buffer_dest_V_address0(5),
      I4 => sig_buffer_dest_V_address0(7),
      O => \q0[0]_i_2_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sig_buffer_dest_V_ce0,
      D => q00,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => sig_buffer_dest_V_address0(0),
      A1 => sig_buffer_dest_V_address0(1),
      A2 => sig_buffer_dest_V_address0(2),
      A3 => sig_buffer_dest_V_address0(3),
      A4 => '0',
      D => input_data_user_V_0_data_out,
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0[0]_i_2_0\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_user_V_0_data_out,
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\ram_reg_0_255_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_user_V_0_payload_B,
      I1 => input_data_user_V_0_payload_A,
      I2 => input_data_user_V_0_sel,
      O => input_data_user_V_0_data_out
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_user_V_0_data_out,
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_user_V_0_data_out,
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V_ram_4 is
  port (
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    input_data_last_V_tm_fu_604_p1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    i_0_reg_394_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_last_V_0_payload_B : in STD_LOGIC;
    input_data_last_V_0_payload_A : in STD_LOGIC;
    input_data_last_V_0_sel : in STD_LOGIC;
    output_data_last_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_last_V_1_sel_wr : in STD_LOGIC;
    output_data_last_V_1_payload_A : in STD_LOGIC;
    output_data_last_V_1_payload_B : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V_ram_4 : entity is "network_sig_buffer_user_V_ram";
end bd_0_hls_inst_0_network_sig_buffer_user_V_ram_4;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V_ram_4 is
  signal \^ap_enable_reg_pp2_iter0_reg\ : STD_LOGIC;
  signal \^input_data_last_v_tm_fu_604_p1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q0[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \q0[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  signal \^sig_buffer_dest_v_address0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
  ap_enable_reg_pp2_iter0_reg <= \^ap_enable_reg_pp2_iter0_reg\;
  input_data_last_V_tm_fu_604_p1(0) <= \^input_data_last_v_tm_fu_604_p1\(0);
  sig_buffer_dest_V_address0(3 downto 0) <= \^sig_buffer_dest_v_address0\(3 downto 0);
\output_data_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_last_V_1_state(0),
      I2 => output_data_last_V_1_state(1),
      I3 => output_data_last_V_1_sel_wr,
      I4 => output_data_last_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_last_V_1_sel_wr,
      I2 => output_data_last_V_1_state(0),
      I3 => output_data_last_V_1_state(1),
      I4 => output_data_last_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__2_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => \q0_reg[0]_2\(5),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => \q0_reg[0]_2\(4),
      I5 => ram_reg_0_255_0_0_n_5,
      O => \q0[0]_i_1__0_n_5\
    );
\q0[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^sig_buffer_dest_v_address0\(2),
      I1 => \^sig_buffer_dest_v_address0\(0),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => \^sig_buffer_dest_v_address0\(1),
      I4 => \^sig_buffer_dest_v_address0\(3),
      O => \q0[0]_i_2__2_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sig_buffer_dest_V_ce0,
      D => \q0[0]_i_1__0_n_5\,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[0]_2\(0),
      A1 => \q0_reg[0]_2\(1),
      A2 => \q0_reg[0]_2\(2),
      A3 => \q0_reg[0]_2\(3),
      A4 => '0',
      D => \^input_data_last_v_tm_fu_604_p1\(0),
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \^ap_enable_reg_pp2_iter0_reg\
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_2_n_5,
      I1 => \^sig_buffer_dest_v_address0\(1),
      I2 => \^sig_buffer_dest_v_address0\(0),
      I3 => \^sig_buffer_dest_v_address0\(3),
      I4 => \^sig_buffer_dest_v_address0\(2),
      O => \^ap_enable_reg_pp2_iter0_reg\
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF8FFF7FFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ram_reg(0),
      I2 => input_data_data_V_0_ack_out,
      I3 => \q0_reg[0]_2\(4),
      I4 => Q(4),
      I5 => i_0_reg_394_reg(4),
      O => ram_reg_0_15_0_0_i_2_n_5
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \^sig_buffer_dest_v_address0\(3 downto 0),
      A(3 downto 0) => \q0_reg[0]_2\(3 downto 0),
      D => \^input_data_last_v_tm_fu_604_p1\(0),
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_0_255_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_last_V_0_payload_B,
      I1 => input_data_last_V_0_payload_A,
      I2 => input_data_last_V_0_sel,
      O => \^input_data_last_v_tm_fu_604_p1\(0)
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \^sig_buffer_dest_v_address0\(3 downto 0),
      A(3 downto 0) => \q0_reg[0]_2\(3 downto 0),
      D => \^input_data_last_v_tm_fu_604_p1\(0),
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \^sig_buffer_dest_v_address0\(3 downto 0),
      A(3 downto 0) => \q0_reg[0]_2\(3 downto 0),
      D => \^input_data_last_v_tm_fu_604_p1\(0),
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_5\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(3),
      I1 => i_0_reg_394_reg(3),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => ram_reg(0),
      O => \^sig_buffer_dest_v_address0\(3)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(2),
      I1 => i_0_reg_394_reg(2),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => ram_reg(0),
      O => \^sig_buffer_dest_v_address0\(2)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(1),
      I1 => i_0_reg_394_reg(1),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => ram_reg(0),
      O => \^sig_buffer_dest_v_address0\(1)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(0),
      I1 => i_0_reg_394_reg(0),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => ram_reg(0),
      O => \^sig_buffer_dest_v_address0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V_ram_6 is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    input_data_id_V_0_payload_B : in STD_LOGIC;
    input_data_id_V_0_payload_A : in STD_LOGIC;
    input_data_id_V_0_sel : in STD_LOGIC;
    output_data_id_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_id_V_1_sel_wr : in STD_LOGIC;
    output_data_id_V_1_payload_A : in STD_LOGIC;
    output_data_id_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0[0]_i_2__1_0\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V_ram_6 : entity is "network_sig_buffer_user_V_ram";
end bd_0_hls_inst_0_network_sig_buffer_user_V_ram_6;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V_ram_6 is
  signal input_data_id_V_0_data_out : STD_LOGIC;
  signal \q0[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
\output_data_id_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_id_V_1_state(0),
      I2 => output_data_id_V_1_state(1),
      I3 => output_data_id_V_1_sel_wr,
      I4 => output_data_id_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_id_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_id_V_1_sel_wr,
      I2 => output_data_id_V_1_state(0),
      I3 => output_data_id_V_1_state(1),
      I4 => output_data_id_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__1_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => sig_buffer_dest_V_address0(9),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => sig_buffer_dest_V_address0(8),
      I5 => ram_reg_0_255_0_0_n_5,
      O => \q0[0]_i_1__1_n_5\
    );
\q0[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sig_buffer_dest_V_address0(6),
      I1 => sig_buffer_dest_V_address0(4),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => sig_buffer_dest_V_address0(5),
      I4 => sig_buffer_dest_V_address0(7),
      O => \q0[0]_i_2__1_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sig_buffer_dest_V_ce0,
      D => \q0[0]_i_1__1_n_5\,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => sig_buffer_dest_V_address0(0),
      A1 => sig_buffer_dest_V_address0(1),
      A2 => sig_buffer_dest_V_address0(2),
      A3 => sig_buffer_dest_V_address0(3),
      A4 => '0',
      D => input_data_id_V_0_data_out,
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0[0]_i_2__1_0\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_id_V_0_data_out,
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\ram_reg_0_255_0_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_id_V_0_payload_B,
      I1 => input_data_id_V_0_payload_A,
      I2 => input_data_id_V_0_sel,
      O => input_data_id_V_0_data_out
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_id_V_0_data_out,
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_id_V_0_data_out,
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V_ram_7 is
  port (
    sig_buffer_dest_V_ce0 : out STD_LOGIC;
    ap_block_pp2_stage0_subdone : out STD_LOGIC;
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_2_reg_416_reg[8]\ : out STD_LOGIC;
    \i_2_reg_416_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg_1 : out STD_LOGIC;
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_0_reg_394_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    output_data_data_V_1_ack_in : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    icmp_ln197_reg_692_pp2_iter1_reg : in STD_LOGIC;
    input_data_dest_V_0_payload_B : in STD_LOGIC;
    input_data_dest_V_0_payload_A : in STD_LOGIC;
    input_data_dest_V_0_sel : in STD_LOGIC;
    output_data_dest_V_1_sel_wr : in STD_LOGIC;
    output_data_dest_V_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_data_dest_V_1_payload_B_reg[0]\ : in STD_LOGIC;
    output_data_dest_V_1_payload_A : in STD_LOGIC;
    output_data_dest_V_1_payload_B : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0[0]_i_2__0_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V_ram_7 : entity is "network_sig_buffer_user_V_ram";
end bd_0_hls_inst_0_network_sig_buffer_user_V_ram_7;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V_ram_7 is
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal \^ap_block_pp2_stage0_subdone\ : STD_LOGIC;
  signal \^ap_enable_reg_pp2_iter0_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp2_iter0_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp2_iter0_reg_1\ : STD_LOGIC;
  signal \^i_2_reg_416_reg[8]\ : STD_LOGIC;
  signal \^i_2_reg_416_reg[9]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal input_data_dest_V_0_data_out : STD_LOGIC;
  signal \q0[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \q0[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  signal \^sig_buffer_dest_v_address0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_buffer_dest_v_ce0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  ap_block_pp2_stage0_subdone <= \^ap_block_pp2_stage0_subdone\;
  ap_enable_reg_pp2_iter0_reg <= \^ap_enable_reg_pp2_iter0_reg\;
  ap_enable_reg_pp2_iter0_reg_0 <= \^ap_enable_reg_pp2_iter0_reg_0\;
  ap_enable_reg_pp2_iter0_reg_1 <= \^ap_enable_reg_pp2_iter0_reg_1\;
  \i_2_reg_416_reg[8]\ <= \^i_2_reg_416_reg[8]\;
  \i_2_reg_416_reg[9]\(0) <= \^i_2_reg_416_reg[9]\(0);
  sig_buffer_dest_V_address0(3 downto 0) <= \^sig_buffer_dest_v_address0\(3 downto 0);
  sig_buffer_dest_V_ce0 <= \^sig_buffer_dest_v_ce0\;
\output_data_dest_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_dest_V_1_sel_wr,
      I2 => output_data_dest_V_1_state(0),
      I3 => \output_data_dest_V_1_payload_B_reg[0]\,
      I4 => output_data_dest_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_dest_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_dest_V_1_sel_wr,
      I2 => output_data_dest_V_1_state(0),
      I3 => \output_data_dest_V_1_payload_B_reg[0]\,
      I4 => output_data_dest_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__0_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => \^i_2_reg_416_reg[9]\(0),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => \^i_2_reg_416_reg[8]\,
      I5 => ram_reg_0_255_0_0_n_5,
      O => \q0[0]_i_1__2_n_5\
    );
\q0[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \q0_reg[0]_5\(2),
      I1 => \q0_reg[0]_5\(0),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => \q0_reg[0]_5\(1),
      I4 => \q0_reg[0]_5\(3),
      O => \q0[0]_i_2__0_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sig_buffer_dest_v_ce0\,
      D => \q0[0]_i_1__2_n_5\,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^sig_buffer_dest_v_address0\(0),
      A1 => \^sig_buffer_dest_v_address0\(1),
      A2 => \^sig_buffer_dest_v_address0\(2),
      A3 => \^sig_buffer_dest_v_address0\(3),
      A4 => '0',
      D => input_data_dest_V_0_data_out,
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0[0]_i_2__0_0\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \q0_reg[0]_5\(3 downto 0),
      A(3 downto 0) => \^sig_buffer_dest_v_address0\(3 downto 0),
      D => input_data_dest_V_0_data_out,
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \^ap_enable_reg_pp2_iter0_reg_1\
    );
\ram_reg_0_255_0_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_dest_V_0_payload_B,
      I1 => input_data_dest_V_0_payload_A,
      I2 => input_data_dest_V_0_sel,
      O => input_data_dest_V_0_data_out
    );
ram_reg_0_255_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080007000F0"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => Q(1),
      I2 => \^ap_cs_fsm_reg[1]\,
      I3 => \^i_2_reg_416_reg[8]\,
      I4 => ram_reg_0(5),
      I5 => i_0_reg_394_reg(5),
      O => \^ap_enable_reg_pp2_iter0_reg_1\
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \q0_reg[0]_5\(3 downto 0),
      A(3 downto 0) => \^sig_buffer_dest_v_address0\(3 downto 0),
      D => input_data_dest_V_0_data_out,
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \^ap_enable_reg_pp2_iter0_reg_0\
    );
ram_reg_256_511_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078F000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => Q(1),
      I2 => i_0_reg_394_reg(5),
      I3 => ram_reg_0(5),
      I4 => \^i_2_reg_416_reg[8]\,
      I5 => \^ap_cs_fsm_reg[1]\,
      O => \^ap_enable_reg_pp2_iter0_reg_0\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \q0_reg[0]_5\(3 downto 0),
      A(3 downto 0) => \^sig_buffer_dest_v_address0\(3 downto 0),
      D => input_data_dest_V_0_data_out,
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \^ap_enable_reg_pp2_iter0_reg\
    );
ram_reg_512_767_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F07080000000000"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => Q(1),
      I2 => \^i_2_reg_416_reg[8]\,
      I3 => ram_reg_0(5),
      I4 => i_0_reg_394_reg(5),
      I5 => \^ap_cs_fsm_reg[1]\,
      O => \^ap_enable_reg_pp2_iter0_reg\
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(1),
      I1 => i_0_reg_394_reg(1),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => \^sig_buffer_dest_v_address0\(1)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => i_0_reg_394_reg(0),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => \^sig_buffer_dest_v_address0\(0)
    );
ram_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020F02"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_3\,
      I2 => output_data_data_V_1_ack_in,
      I3 => \q0_reg[0]_4\,
      I4 => icmp_ln197_reg_692_pp2_iter1_reg,
      O => \^ap_block_pp2_stage0_subdone\
    );
ram_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg,
      O => \^ap_cs_fsm_reg[1]\
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => ram_reg,
      I1 => Q(0),
      I2 => \^ap_block_pp2_stage0_subdone\,
      I3 => ap_enable_reg_pp2_iter0,
      I4 => Q(1),
      O => \^sig_buffer_dest_v_ce0\
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(5),
      I1 => i_0_reg_394_reg(5),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => \^i_2_reg_416_reg[9]\(0)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(4),
      I1 => i_0_reg_394_reg(4),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => \^i_2_reg_416_reg[8]\
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(3),
      I1 => i_0_reg_394_reg(3),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => \^sig_buffer_dest_v_address0\(3)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(2),
      I1 => i_0_reg_394_reg(2),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      O => \^sig_buffer_dest_v_address0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_padding2d_fix16 is
  port (
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[25]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    grp_padding2d_fix16_fu_495_ap_start_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_padding2d_fix16_fu_495_output_r_we0 : out STD_LOGIC;
    grp_padding2d_fix16_fu_495_input_r_ce0 : out STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    ram_reg_0_12 : in STD_LOGIC;
    ram_reg_0_13 : in STD_LOGIC;
    ram_reg_0_14 : in STD_LOGIC;
    ram_reg_0_15 : in STD_LOGIC;
    ram_reg_0_16 : in STD_LOGIC;
    ram_reg_0_17 : in STD_LOGIC;
    ram_reg_0_18 : in STD_LOGIC;
    ram_reg_0_19 : in STD_LOGIC;
    ram_reg_0_20 : in STD_LOGIC;
    ram_reg_0_21 : in STD_LOGIC;
    ram_reg_0_22 : in STD_LOGIC;
    ram_reg_0_23 : in STD_LOGIC;
    ram_reg_0_24 : in STD_LOGIC;
    ram_reg_0_25 : in STD_LOGIC;
    ram_reg_0_26 : in STD_LOGIC;
    ram_reg_0_27 : in STD_LOGIC;
    ram_reg_0_28 : in STD_LOGIC;
    ram_reg_0_29 : in STD_LOGIC;
    ram_reg_0_30 : in STD_LOGIC;
    ram_reg_0_31 : in STD_LOGIC;
    ram_reg_0_32 : in STD_LOGIC;
    ram_reg_0_33 : in STD_LOGIC;
    ram_reg_0_34 : in STD_LOGIC;
    ram_reg_0_35 : in STD_LOGIC;
    ram_reg_0_36 : in STD_LOGIC;
    MemBank_A_address01 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ram_reg_0_37 : in STD_LOGIC;
    input_r_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_38 : in STD_LOGIC;
    ram_reg_0_39 : in STD_LOGIC;
    ram_reg_0_40 : in STD_LOGIC;
    ram_reg_0_41 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg_0_42 : in STD_LOGIC;
    ram_reg_0_43 : in STD_LOGIC;
    ram_reg_0_44 : in STD_LOGIC;
    ram_reg_0_45 : in STD_LOGIC;
    ram_reg_0_46 : in STD_LOGIC;
    MemBank_B_address010_out : in STD_LOGIC;
    input_r_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_47 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_4_0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_5_0 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_6_0 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_7_0 : in STD_LOGIC;
    ram_reg_0_i_44_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_0_i_44_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_0_i_41_0 : in STD_LOGIC;
    output_r_ce0 : in STD_LOGIC;
    ram_reg_0_48 : in STD_LOGIC;
    ram_reg_0_49 : in STD_LOGIC;
    ram_reg_0_50 : in STD_LOGIC;
    ram_reg_0_51 : in STD_LOGIC;
    ram_reg_0_52 : in STD_LOGIC;
    ram_reg_0_53 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ram_reg_0_54 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_0_55 : in STD_LOGIC;
    ram_reg_0_56 : in STD_LOGIC;
    ram_reg_0_57 : in STD_LOGIC;
    ram_reg_0_58 : in STD_LOGIC;
    ram_reg_0_59 : in STD_LOGIC;
    ram_reg_0_60 : in STD_LOGIC;
    ram_reg_0_61 : in STD_LOGIC;
    ram_reg_0_62 : in STD_LOGIC;
    ram_reg_0_63 : in STD_LOGIC;
    ram_reg_0_64 : in STD_LOGIC;
    ram_reg_0_65 : in STD_LOGIC;
    ram_reg_0_66 : in STD_LOGIC;
    ram_reg_0_67 : in STD_LOGIC;
    ram_reg_0_68 : in STD_LOGIC;
    ram_reg_0_69 : in STD_LOGIC;
    ram_reg_0_70 : in STD_LOGIC;
    ram_reg_0_71 : in STD_LOGIC;
    ram_reg_0_72 : in STD_LOGIC;
    ram_reg_0_73 : in STD_LOGIC;
    ram_reg_0_74 : in STD_LOGIC;
    ram_reg_0_75 : in STD_LOGIC;
    ram_reg_0_76 : in STD_LOGIC;
    ram_reg_0_77 : in STD_LOGIC;
    ram_reg_0_78 : in STD_LOGIC;
    ram_reg_0_79 : in STD_LOGIC;
    ram_reg_0_80 : in STD_LOGIC;
    ram_reg_0_81 : in STD_LOGIC;
    ram_reg_0_82 : in STD_LOGIC;
    ram_reg_0_83 : in STD_LOGIC;
    ram_reg_0_84 : in STD_LOGIC;
    ram_reg_0_85 : in STD_LOGIC;
    ram_reg_0_86 : in STD_LOGIC;
    ram_reg_0_87 : in STD_LOGIC;
    ram_reg_0_88 : in STD_LOGIC;
    ram_reg_0_89 : in STD_LOGIC;
    ram_reg_0_90 : in STD_LOGIC;
    ram_reg_0_91 : in STD_LOGIC;
    ram_reg_0_92 : in STD_LOGIC;
    ram_reg_0_93 : in STD_LOGIC;
    grp_padding2d_fix16_fu_495_ap_start_reg0 : in STD_LOGIC;
    grp_padding2d_fix16_fu_495_ap_start_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_padding2d_fix16 : entity is "padding2d_fix16";
end bd_0_hls_inst_0_padding2d_fix16;

architecture STRUCTURE of bd_0_hls_inst_0_padding2d_fix16 is
  signal A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln13_13_reg_801 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln13_13_reg_801[1]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln13_13_reg_801[2]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln13_13_reg_801[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln13_13_reg_801[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln13_13_reg_801[4]_i_2_n_5\ : STD_LOGIC;
  signal add_ln13_15_fu_683_p2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal add_ln13_16_fu_688_p2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal add_ln13_2_fu_441_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln13_6_fu_668_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln13_7_fu_673_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln13_9_fu_510_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln13_reg_712 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \add_ln13_reg_712[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln13_reg_712[4]_i_1_n_5\ : STD_LOGIC;
  signal add_ln20_1_fu_583_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln20_1_reg_859 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln20_1_reg_859[13]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_859[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_859[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_859[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_859[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_859[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_859_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_859_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln20_1_reg_859_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln20_1_reg_859_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln20_1_reg_859_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln20_1_reg_859_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_859_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln20_1_reg_859_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln20_1_reg_859_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln20_1_reg_859_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_859_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln20_1_reg_859_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln20_1_reg_859_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln20_2_fu_615_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln20_2_reg_883 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln20_2_reg_883[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln20_2_reg_883[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln20_2_reg_883[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln20_2_reg_883[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln20_2_reg_883[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln20_2_reg_883_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln20_2_reg_883_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln20_2_reg_883_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln20_2_reg_883_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln20_2_reg_883_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln20_2_reg_883_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln20_2_reg_883_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln20_2_reg_883_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln20_2_reg_883_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln20_2_reg_883_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln20_2_reg_883_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln20_2_reg_883_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln20_2_reg_883_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln23_1_fu_562_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln23_1_reg_839 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln23_1_reg_839[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[13]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_1_reg_839_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_1_reg_839_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln23_1_reg_839_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln23_1_reg_839_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_1_reg_839_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_1_reg_839_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln23_1_reg_839_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_1_reg_839_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_1_reg_839_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_1_reg_839_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln30_1_fu_598_p2 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal add_ln30_fu_578_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln30_reg_854 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln30_reg_854[13]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln30_reg_854[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln30_reg_854[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln30_reg_854[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln30_reg_854[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln30_reg_854[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln30_reg_854_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln30_reg_854_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln30_reg_854_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln30_reg_854_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln30_reg_854_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln30_reg_854_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln30_reg_854_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln30_reg_854_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln30_reg_854_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln30_reg_854_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln30_reg_854_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln30_reg_854_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln30_reg_854_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[11]_i_1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[11]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_10_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_11_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_12_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_13_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_14_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_15_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_16_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_17_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_8_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_9_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_1__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_8_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_3_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[9]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[9]_i_3_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[9]_i_3_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[9]_i_3_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal ap_NS_fsm18_out : STD_LOGIC;
  signal ap_condition_pp1_exit_iter0_state7 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__1_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_1__4_n_5\ : STD_LOGIC;
  signal ap_phi_mux_o_count_3_phi_fu_303_p41 : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal depth_0_reg_224 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal depth_fu_525_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal depth_reg_821 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty_36_fu_423_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal empty_37_reg_733 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty_38_reg_807 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \empty_38_reg_807[3]_i_1_n_5\ : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_ap_ready : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_input_depth : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_padding2d_fix16_fu_495_input_height : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal grp_padding2d_fix16_fu_495_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_padding2d_fix16_fu_495_output_r_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_padding2d_fix16_fu_495_output_r_ce0 : STD_LOGIC;
  signal height_0_reg_289 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal height_fu_572_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal height_reg_849 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_count_0_reg_212 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal i_count_1_reg_278 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \i_count_1_reg_278[0]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_278[10]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_278[11]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_278[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_278[13]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_278[1]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_278[2]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_278[3]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_278[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_278[5]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_278[6]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_278[7]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_278[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_278[9]_i_1_n_5\ : STD_LOGIC;
  signal i_count_2_reg_3111 : STD_LOGIC;
  signal \i_count_2_reg_311[0]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311[10]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311[11]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311[13]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311[13]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311[1]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311[2]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311[3]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311[5]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311[6]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311[7]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311[9]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \i_count_2_reg_311_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \i_count_2_reg_311_reg[12]_i_2_n_8\ : STD_LOGIC;
  signal \i_count_2_reg_311_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \i_count_2_reg_311_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \i_count_2_reg_311_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \i_count_2_reg_311_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_311_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \i_count_2_reg_311_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \i_count_2_reg_311_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal i_count_fu_552_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal i_count_reg_834 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \i_count_reg_834[11]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_reg_834[11]_i_3_n_5\ : STD_LOGIC;
  signal \i_count_reg_834[11]_i_4_n_5\ : STD_LOGIC;
  signal \i_count_reg_834[11]_i_5_n_5\ : STD_LOGIC;
  signal \i_count_reg_834[13]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_reg_834[13]_i_3_n_5\ : STD_LOGIC;
  signal \i_count_reg_834[3]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_reg_834[3]_i_3_n_5\ : STD_LOGIC;
  signal \i_count_reg_834[3]_i_4_n_5\ : STD_LOGIC;
  signal \i_count_reg_834[3]_i_5_n_5\ : STD_LOGIC;
  signal \i_count_reg_834[7]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_reg_834[7]_i_3_n_5\ : STD_LOGIC;
  signal \i_count_reg_834[7]_i_4_n_5\ : STD_LOGIC;
  signal \i_count_reg_834[7]_i_5_n_5\ : STD_LOGIC;
  signal \i_count_reg_834_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_reg_834_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \i_count_reg_834_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \i_count_reg_834_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \i_count_reg_834_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \i_count_reg_834_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_reg_834_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \i_count_reg_834_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \i_count_reg_834_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \i_count_reg_834_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_reg_834_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \i_count_reg_834_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \i_count_reg_834_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal icmp_ln25_reg_864 : STD_LOGIC;
  signal \icmp_ln25_reg_864[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln34_fu_620_p2 : STD_LOGIC;
  signal indvars_iv10_reg_190 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \indvars_iv10_reg_190[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190[11]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190[11]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190[1]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190[2]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190[3]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190[7]_i_10_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190[7]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190[7]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190[7]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190[7]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190[7]_i_7_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190[7]_i_8_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190[7]_i_9_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv10_reg_190_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv10_reg_190_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv10_reg_190_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv10_reg_190_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv10_reg_190_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv10_reg_190_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv10_reg_190_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_190_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \indvars_iv10_reg_190_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \indvars_iv10_reg_190_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal indvars_iv1_reg_170 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \indvars_iv1_reg_170[11]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[11]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[11]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[11]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[11]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[11]_i_7_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[13]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[13]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[3]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[3]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[3]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[3]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[3]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[3]_i_7_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[3]_i_8_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[3]_i_9_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[7]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[7]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[7]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[7]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[7]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[7]_i_7_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[7]_i_8_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170[7]_i_9_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[13]_i_1_n_11\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[13]_i_1_n_12\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv1_reg_170_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \indvars_iv2_reg_150[2]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv2_reg_150[3]_i_2_n_5\ : STD_LOGIC;
  signal indvars_iv2_reg_150_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \indvars_iv_reg_160[1]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_160[2]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_160[3]_i_2_n_5\ : STD_LOGIC;
  signal indvars_iv_reg_160_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mul_ln13_1_reg_717 : STD_LOGIC_VECTOR ( 11 downto 5 );
  signal \mul_ln13_1_reg_717[11]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717[11]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717[11]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717[5]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717[5]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717[5]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717[5]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717[5]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717[6]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717[6]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717[6]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717[6]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717[6]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717[6]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717[6]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717[6]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[11]_i_2_n_8\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[11]_i_3_n_8\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[11]_i_5_n_10\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[11]_i_5_n_11\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[11]_i_5_n_12\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[11]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[11]_i_5_n_6\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[11]_i_5_n_7\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[11]_i_5_n_8\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[11]_i_5_n_9\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln13_1_reg_717_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal mul_ln13_fu_393_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal mul_ln13_reg_750 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \mul_ln13_reg_750[10]_i_11_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[10]_i_12_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[10]_i_13_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[10]_i_14_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[10]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[10]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[10]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[10]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[10]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[10]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[10]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[10]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[13]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[13]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[13]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[2]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[2]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[2]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[2]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[2]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[2]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[3]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[3]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[3]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[3]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[3]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[3]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[6]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[6]_i_12_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[6]_i_13_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[6]_i_14_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[6]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[6]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[6]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[6]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[6]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[6]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750[6]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[10]_i_10_n_11\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[10]_i_10_n_12\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[10]_i_10_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[2]_i_1_n_9\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[3]_i_2_n_10\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[3]_i_2_n_11\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[3]_i_2_n_12\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[3]_i_2_n_9\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[6]_i_3_n_10\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[6]_i_3_n_11\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[6]_i_3_n_12\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[6]_i_3_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_750_reg[6]_i_3_n_9\ : STD_LOGIC;
  signal o_count_0_reg_200 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_1_reg_235[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[0]_i_7_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[0]_i_8_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_1_reg_235_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_1_reg_235_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_235_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal o_count_2_reg_267 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal o_count_3_reg_300 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_3_reg_300[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_300[10]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_300[11]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_300[12]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_300[13]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_300[13]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_300[1]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_300[2]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_300[3]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_300[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_300[5]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_300[6]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_300[7]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_300[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_300[9]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[0]_i_7_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_4_reg_321_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_4_reg_321_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_4_reg_321_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_5_reg_331[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331[0]_i_7_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_5_reg_331_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_5_reg_331_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_331_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_7_reg_878[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_7_reg_878_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_7_reg_878_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_7_reg_878_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_reg_256[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[0]_i_7_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[0]_i_8_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[0]_i_9_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[4]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_reg_256[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_reg_256_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_reg_256_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_reg_256_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_256_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_256_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_reg_256_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_reg_256_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_reg_256_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_256_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_reg_256_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_256_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_256_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_256_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_reg_256_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_256_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_256_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_reg_256_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_reg_256_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_reg_256_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_256_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_reg_256_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_reg_256_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_256_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_256_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_reg_256_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_reg_256_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_reg_256_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_256_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_cast5_reg_775_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_cast9_reg_765 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \phi_ln13_1_reg_245[0]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[0]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[0]_i_4_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[0]_i_5_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[0]_i_6_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[0]_i_7_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[0]_i_8_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[0]_i_9_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[12]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[12]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[4]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[4]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[4]_i_4_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[4]_i_5_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[4]_i_6_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[8]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[8]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[8]_i_4_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245[8]_i_5_n_5\ : STD_LOGIC;
  signal phi_ln13_1_reg_245_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \phi_ln13_1_reg_245_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_1_reg_245_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \phi_ln13_reg_180[0]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[11]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[11]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[1]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[2]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[3]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[3]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[3]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[4]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[5]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[5]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[7]_i_10_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[7]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[7]_i_4_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[7]_i_5_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[7]_i_6_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[7]_i_7_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[7]_i_8_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180[7]_i_9_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg_n_5_[0]\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg_n_5_[10]\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg_n_5_[11]\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg_n_5_[12]\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg_n_5_[13]\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg_n_5_[1]\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg_n_5_[2]\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg_n_5_[3]\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg_n_5_[4]\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg_n_5_[5]\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg_n_5_[6]\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg_n_5_[7]\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg_n_5_[8]\ : STD_LOGIC;
  signal \phi_ln13_reg_180_reg_n_5_[9]\ : STD_LOGIC;
  signal ram_reg_0_i_137_n_5 : STD_LOGIC;
  signal ram_reg_0_i_143_n_5 : STD_LOGIC;
  signal ram_reg_0_i_146_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_23__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_264_n_5 : STD_LOGIC;
  signal ram_reg_0_i_268_n_5 : STD_LOGIC;
  signal ram_reg_0_i_277_n_5 : STD_LOGIC;
  signal ram_reg_0_i_281_n_5 : STD_LOGIC;
  signal ram_reg_0_i_287_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_28__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_292_n_5 : STD_LOGIC;
  signal ram_reg_0_i_298_n_5 : STD_LOGIC;
  signal ram_reg_0_i_302_n_5 : STD_LOGIC;
  signal ram_reg_0_i_306_n_5 : STD_LOGIC;
  signal ram_reg_0_i_312_n_5 : STD_LOGIC;
  signal ram_reg_0_i_322_n_5 : STD_LOGIC;
  signal ram_reg_0_i_326_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_32__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_330_n_5 : STD_LOGIC;
  signal ram_reg_0_i_35_n_5 : STD_LOGIC;
  signal ram_reg_0_i_36_n_5 : STD_LOGIC;
  signal ram_reg_0_i_403_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_40__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_41_n_5 : STD_LOGIC;
  signal ram_reg_0_i_43_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_44__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_44_n_5 : STD_LOGIC;
  signal ram_reg_0_i_47_n_5 : STD_LOGIC;
  signal ram_reg_0_i_48_n_5 : STD_LOGIC;
  signal ram_reg_0_i_51_n_5 : STD_LOGIC;
  signal ram_reg_0_i_52_n_5 : STD_LOGIC;
  signal ram_reg_0_i_55_n_5 : STD_LOGIC;
  signal ram_reg_0_i_56_n_5 : STD_LOGIC;
  signal ram_reg_0_i_59_n_5 : STD_LOGIC;
  signal ram_reg_0_i_60_n_5 : STD_LOGIC;
  signal ram_reg_0_i_63_n_5 : STD_LOGIC;
  signal ram_reg_0_i_64_n_5 : STD_LOGIC;
  signal ram_reg_0_i_67_n_5 : STD_LOGIC;
  signal ram_reg_0_i_68_n_5 : STD_LOGIC;
  signal ram_reg_0_i_71_n_5 : STD_LOGIC;
  signal ram_reg_0_i_72_n_5 : STD_LOGIC;
  signal ram_reg_0_i_75_n_5 : STD_LOGIC;
  signal ram_reg_0_i_76_n_5 : STD_LOGIC;
  signal ram_reg_0_i_79_n_5 : STD_LOGIC;
  signal ram_reg_0_i_83_n_5 : STD_LOGIC;
  signal ram_reg_0_i_87_n_5 : STD_LOGIC;
  signal trunc_ln13_1_fu_372_p1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln13_1_reg_728 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \trunc_ln13_1_reg_728[0]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_728[0]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_728[0]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_728[0]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_728[0]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_728_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_728_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_728_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_728_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_728_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_728_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812[3]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812[3]_i_3_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812[3]_i_4_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812[3]_i_5_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812[7]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812[7]_i_3_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812[7]_i_4_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812[7]_i_5_n_5\ : STD_LOGIC;
  signal zext_ln13_10_reg_812_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \zext_ln13_10_reg_812_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \zext_ln13_10_reg_812_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal zext_ln13_2_reg_745 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln13_5_reg_755_reg : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal zext_ln13_6_reg_780 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \zext_ln13_6_reg_780[3]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780[3]_i_3_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780[3]_i_4_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780[3]_i_5_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780[3]_i_6_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780[3]_i_7_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780[3]_i_8_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780[7]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780[7]_i_3_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780[7]_i_4_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \zext_ln13_6_reg_780_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \NLW_add_ln20_1_reg_859_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln20_1_reg_859_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln20_2_reg_883_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln20_2_reg_883_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln23_1_reg_839_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln23_1_reg_839_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln30_reg_854_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln30_reg_854_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ap_CS_fsm_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_count_2_reg_311_reg[13]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_count_2_reg_311_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_count_reg_834_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_count_reg_834_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvars_iv10_reg_190_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvars_iv10_reg_190_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvars_iv1_reg_170_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvars_iv1_reg_170_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln13_1_reg_717_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln13_1_reg_717_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln13_1_reg_717_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln13_1_reg_717_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln13_reg_750_reg[10]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln13_reg_750_reg[10]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln13_reg_750_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln13_reg_750_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mul_ln13_reg_750_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln13_reg_750_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln13_reg_750_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_o_count_1_reg_235_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_1_reg_235_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_4_reg_321_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_4_reg_321_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_5_reg_331_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_5_reg_331_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_7_reg_878_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_7_reg_878_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_reg_256_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_reg_256_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_phi_ln13_1_reg_245_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_phi_ln13_1_reg_245_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_phi_ln13_reg_180_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_phi_ln13_reg_180_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_zext_ln13_10_reg_812_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_zext_ln13_10_reg_812_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_zext_ln13_6_reg_780_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_zext_ln13_6_reg_780_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln13_13_reg_801[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \add_ln13_13_reg_801[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \add_ln13_13_reg_801[3]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \add_ln13_13_reg_801[4]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \add_ln13_reg_712[3]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \add_ln20_1_reg_859[13]_i_3\ : label is "soft_lutpair181";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln23_1_reg_839[3]_i_2\ : label is "lutpair120";
  attribute HLUTNM of \add_ln23_1_reg_839[3]_i_3\ : label is "lutpair119";
  attribute HLUTNM of \add_ln23_1_reg_839[3]_i_4\ : label is "lutpair118";
  attribute HLUTNM of \add_ln23_1_reg_839[3]_i_5\ : label is "lutpair121";
  attribute HLUTNM of \add_ln23_1_reg_839[3]_i_6\ : label is "lutpair120";
  attribute HLUTNM of \add_ln23_1_reg_839[3]_i_7\ : label is "lutpair119";
  attribute HLUTNM of \add_ln23_1_reg_839[3]_i_8\ : label is "lutpair118";
  attribute HLUTNM of \add_ln23_1_reg_839[7]_i_5\ : label is "lutpair121";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__4\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ap_CS_fsm[19]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ap_CS_fsm[27]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \ap_CS_fsm[28]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \ap_CS_fsm[35]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ap_CS_fsm[36]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__6\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__7\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__8\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1__0\ : label is "soft_lutpair167";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter0_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \depth_reg_821[1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \depth_reg_821[2]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \depth_reg_821[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \depth_reg_821[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \empty_38_reg_807[0]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \empty_38_reg_807[3]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \empty_38_reg_807[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of grp_padding2d_fix16_fu_495_ap_start_reg_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \height_reg_849[0]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \height_reg_849[1]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \height_reg_849[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \height_reg_849[3]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \height_reg_849[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \i_count_1_reg_278[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \i_count_1_reg_278[10]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \i_count_1_reg_278[11]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \i_count_1_reg_278[12]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \i_count_1_reg_278[13]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \i_count_1_reg_278[1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \i_count_1_reg_278[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \i_count_1_reg_278[3]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \i_count_1_reg_278[4]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \i_count_1_reg_278[5]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \i_count_1_reg_278[6]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \i_count_1_reg_278[7]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \i_count_1_reg_278[8]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \i_count_1_reg_278[9]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \indvars_iv10_reg_190[0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \indvars_iv10_reg_190[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \indvars_iv10_reg_190[2]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \indvars_iv10_reg_190[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \indvars_iv2_reg_150[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \indvars_iv_reg_160[0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \indvars_iv_reg_160[1]_i_2\ : label is "soft_lutpair187";
  attribute HLUTNM of \mul_ln13_1_reg_717[5]_i_4\ : label is "lutpair130";
  attribute HLUTNM of \mul_ln13_1_reg_717[6]_i_4\ : label is "lutpair117";
  attribute HLUTNM of \mul_ln13_1_reg_717[6]_i_5\ : label is "lutpair130";
  attribute HLUTNM of \mul_ln13_1_reg_717[6]_i_9\ : label is "lutpair117";
  attribute SOFT_HLUTNM of \o_count_2_reg_267[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \o_count_2_reg_267[10]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \o_count_2_reg_267[11]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \o_count_2_reg_267[12]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \o_count_2_reg_267[13]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \o_count_2_reg_267[1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \o_count_2_reg_267[2]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \o_count_2_reg_267[3]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \o_count_2_reg_267[4]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \o_count_2_reg_267[5]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \o_count_2_reg_267[6]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \o_count_2_reg_267[7]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \o_count_2_reg_267[8]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \o_count_2_reg_267[9]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \o_count_3_reg_300[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \p_cast5_reg_775[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \p_cast5_reg_775[2]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \p_cast5_reg_775[3]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \p_cast5_reg_775[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \p_cast9_reg_765[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \p_cast9_reg_765[1]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \p_cast9_reg_765[2]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \p_cast9_reg_765[3]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \p_cast9_reg_765[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \phi_ln13_reg_180[0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \phi_ln13_reg_180[3]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \phi_ln13_reg_180[3]_i_3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of ram_reg_0_i_100 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of ram_reg_0_i_155 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of ram_reg_0_i_160 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of ram_reg_0_i_165 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of ram_reg_0_i_170 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of ram_reg_0_i_175 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of ram_reg_0_i_180 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of ram_reg_0_i_185 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of ram_reg_0_i_190 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of ram_reg_0_i_196 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of ram_reg_0_i_201 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of ram_reg_0_i_206 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of ram_reg_0_i_258 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of ram_reg_0_i_270 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of ram_reg_0_i_396 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \zext_ln13_2_reg_745[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \zext_ln13_2_reg_745[3]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \zext_ln13_2_reg_745[4]_i_1\ : label is "soft_lutpair195";
  attribute HLUTNM of \zext_ln13_6_reg_780[3]_i_2\ : label is "lutpair123";
  attribute HLUTNM of \zext_ln13_6_reg_780[3]_i_3\ : label is "lutpair122";
  attribute HLUTNM of \zext_ln13_6_reg_780[3]_i_4\ : label is "lutpair131";
  attribute HLUTNM of \zext_ln13_6_reg_780[3]_i_5\ : label is "lutpair124";
  attribute HLUTNM of \zext_ln13_6_reg_780[3]_i_6\ : label is "lutpair123";
  attribute HLUTNM of \zext_ln13_6_reg_780[3]_i_7\ : label is "lutpair122";
  attribute HLUTNM of \zext_ln13_6_reg_780[3]_i_8\ : label is "lutpair131";
  attribute HLUTNM of \zext_ln13_6_reg_780[7]_i_2\ : label is "lutpair124";
begin
\add_ln13_13_reg_801[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln13_1_reg_728(1),
      I1 => empty_37_reg_733(0),
      O => \add_ln13_13_reg_801[1]_i_1_n_5\
    );
\add_ln13_13_reg_801[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => trunc_ln13_1_reg_728(1),
      I1 => empty_37_reg_733(0),
      I2 => trunc_ln13_1_reg_728(2),
      I3 => empty_37_reg_733(1),
      O => \add_ln13_13_reg_801[2]_i_1_n_5\
    );
\add_ln13_13_reg_801[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => trunc_ln13_1_reg_728(1),
      I2 => trunc_ln13_1_reg_728(2),
      I3 => trunc_ln13_1_reg_728(3),
      I4 => empty_37_reg_733(1),
      O => \add_ln13_13_reg_801[3]_i_1_n_5\
    );
\add_ln13_13_reg_801[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7887E11E"
    )
        port map (
      I0 => \add_ln13_13_reg_801[4]_i_2_n_5\,
      I1 => empty_37_reg_733(1),
      I2 => trunc_ln13_1_reg_728(4),
      I3 => empty_37_reg_733(3),
      I4 => trunc_ln13_1_reg_728(3),
      O => \add_ln13_13_reg_801[4]_i_1_n_5\
    );
\add_ln13_13_reg_801[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => empty_37_reg_733(1),
      I1 => trunc_ln13_1_reg_728(2),
      I2 => trunc_ln13_1_reg_728(1),
      I3 => empty_37_reg_733(0),
      O => \add_ln13_13_reg_801[4]_i_2_n_5\
    );
\add_ln13_13_reg_801_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln13_1_reg_728(0),
      Q => add_ln13_13_reg_801(0),
      R => '0'
    );
\add_ln13_13_reg_801_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln13_13_reg_801[1]_i_1_n_5\,
      Q => add_ln13_13_reg_801(1),
      R => '0'
    );
\add_ln13_13_reg_801_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln13_13_reg_801[2]_i_1_n_5\,
      Q => add_ln13_13_reg_801(2),
      R => '0'
    );
\add_ln13_13_reg_801_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln13_13_reg_801[3]_i_1_n_5\,
      Q => add_ln13_13_reg_801(3),
      R => '0'
    );
\add_ln13_13_reg_801_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln13_13_reg_801[4]_i_1_n_5\,
      Q => add_ln13_13_reg_801(4),
      R => '0'
    );
\add_ln13_reg_712[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(4),
      I1 => Q(9),
      I2 => Q(7),
      O => \add_ln13_reg_712[3]_i_1_n_5\
    );
\add_ln13_reg_712[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \add_ln13_reg_712[4]_i_1_n_5\
    );
\add_ln13_reg_712_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \add_ln13_reg_712[3]_i_1_n_5\,
      Q => add_ln13_reg_712(3),
      R => '0'
    );
\add_ln13_reg_712_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \add_ln13_reg_712[4]_i_1_n_5\,
      Q => add_ln13_reg_712(4),
      R => '0'
    );
\add_ln20_1_reg_859[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000008200"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => height_0_reg_289(4),
      I2 => empty_37_reg_733(4),
      I3 => \add_ln20_1_reg_859[13]_i_3_n_5\,
      I4 => empty_37_reg_733(3),
      I5 => height_0_reg_289(3),
      O => ap_NS_fsm11_out
    );
\add_ln20_1_reg_859[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => height_0_reg_289(0),
      I1 => empty_37_reg_733(0),
      I2 => height_0_reg_289(2),
      I3 => empty_37_reg_733(1),
      I4 => height_0_reg_289(1),
      O => \add_ln20_1_reg_859[13]_i_3_n_5\
    );
\add_ln20_1_reg_859[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln23_1_reg_839(3),
      I1 => p_cast5_reg_775_reg(3),
      O => \add_ln20_1_reg_859[3]_i_2_n_5\
    );
\add_ln20_1_reg_859[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln23_1_reg_839(2),
      I1 => p_cast5_reg_775_reg(2),
      O => \add_ln20_1_reg_859[3]_i_3_n_5\
    );
\add_ln20_1_reg_859[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln23_1_reg_839(1),
      I1 => p_cast5_reg_775_reg(1),
      O => \add_ln20_1_reg_859[3]_i_4_n_5\
    );
\add_ln20_1_reg_859[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln23_1_reg_839(0),
      I1 => p_cast9_reg_765(0),
      O => \add_ln20_1_reg_859[3]_i_5_n_5\
    );
\add_ln20_1_reg_859[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln23_1_reg_839(4),
      I1 => p_cast5_reg_775_reg(4),
      O => \add_ln20_1_reg_859[7]_i_2_n_5\
    );
\add_ln20_1_reg_859_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln20_1_fu_583_p2(0),
      Q => add_ln20_1_reg_859(0),
      R => '0'
    );
\add_ln20_1_reg_859_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln20_1_fu_583_p2(10),
      Q => add_ln20_1_reg_859(10),
      R => '0'
    );
\add_ln20_1_reg_859_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln20_1_fu_583_p2(11),
      Q => add_ln20_1_reg_859(11),
      R => '0'
    );
\add_ln20_1_reg_859_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln20_1_reg_859_reg[7]_i_1_n_5\,
      CO(3) => \add_ln20_1_reg_859_reg[11]_i_1_n_5\,
      CO(2) => \add_ln20_1_reg_859_reg[11]_i_1_n_6\,
      CO(1) => \add_ln20_1_reg_859_reg[11]_i_1_n_7\,
      CO(0) => \add_ln20_1_reg_859_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln23_1_reg_839(11 downto 8),
      O(3 downto 0) => add_ln20_1_fu_583_p2(11 downto 8),
      S(3 downto 0) => add_ln23_1_reg_839(11 downto 8)
    );
\add_ln20_1_reg_859_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln20_1_fu_583_p2(12),
      Q => add_ln20_1_reg_859(12),
      R => '0'
    );
\add_ln20_1_reg_859_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln20_1_fu_583_p2(13),
      Q => add_ln20_1_reg_859(13),
      R => '0'
    );
\add_ln20_1_reg_859_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln20_1_reg_859_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln20_1_reg_859_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln20_1_reg_859_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add_ln23_1_reg_839(12),
      O(3 downto 2) => \NLW_add_ln20_1_reg_859_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln20_1_fu_583_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => add_ln23_1_reg_839(13 downto 12)
    );
\add_ln20_1_reg_859_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln20_1_fu_583_p2(1),
      Q => add_ln20_1_reg_859(1),
      R => '0'
    );
\add_ln20_1_reg_859_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln20_1_fu_583_p2(2),
      Q => add_ln20_1_reg_859(2),
      R => '0'
    );
\add_ln20_1_reg_859_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln20_1_fu_583_p2(3),
      Q => add_ln20_1_reg_859(3),
      R => '0'
    );
\add_ln20_1_reg_859_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln20_1_reg_859_reg[3]_i_1_n_5\,
      CO(2) => \add_ln20_1_reg_859_reg[3]_i_1_n_6\,
      CO(1) => \add_ln20_1_reg_859_reg[3]_i_1_n_7\,
      CO(0) => \add_ln20_1_reg_859_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln23_1_reg_839(3 downto 0),
      O(3 downto 0) => add_ln20_1_fu_583_p2(3 downto 0),
      S(3) => \add_ln20_1_reg_859[3]_i_2_n_5\,
      S(2) => \add_ln20_1_reg_859[3]_i_3_n_5\,
      S(1) => \add_ln20_1_reg_859[3]_i_4_n_5\,
      S(0) => \add_ln20_1_reg_859[3]_i_5_n_5\
    );
\add_ln20_1_reg_859_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln20_1_fu_583_p2(4),
      Q => add_ln20_1_reg_859(4),
      R => '0'
    );
\add_ln20_1_reg_859_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln20_1_fu_583_p2(5),
      Q => add_ln20_1_reg_859(5),
      R => '0'
    );
\add_ln20_1_reg_859_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln20_1_fu_583_p2(6),
      Q => add_ln20_1_reg_859(6),
      R => '0'
    );
\add_ln20_1_reg_859_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln20_1_fu_583_p2(7),
      Q => add_ln20_1_reg_859(7),
      R => '0'
    );
\add_ln20_1_reg_859_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln20_1_reg_859_reg[3]_i_1_n_5\,
      CO(3) => \add_ln20_1_reg_859_reg[7]_i_1_n_5\,
      CO(2) => \add_ln20_1_reg_859_reg[7]_i_1_n_6\,
      CO(1) => \add_ln20_1_reg_859_reg[7]_i_1_n_7\,
      CO(0) => \add_ln20_1_reg_859_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln23_1_reg_839(7 downto 4),
      O(3 downto 0) => add_ln20_1_fu_583_p2(7 downto 4),
      S(3 downto 1) => add_ln23_1_reg_839(7 downto 5),
      S(0) => \add_ln20_1_reg_859[7]_i_2_n_5\
    );
\add_ln20_1_reg_859_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln20_1_fu_583_p2(8),
      Q => add_ln20_1_reg_859(8),
      R => '0'
    );
\add_ln20_1_reg_859_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln20_1_fu_583_p2(9),
      Q => add_ln20_1_reg_859(9),
      R => '0'
    );
\add_ln20_2_reg_883[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(3),
      I1 => o_count_2_reg_267(3),
      O => \add_ln20_2_reg_883[3]_i_2_n_5\
    );
\add_ln20_2_reg_883[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(2),
      I1 => o_count_2_reg_267(2),
      O => \add_ln20_2_reg_883[3]_i_3_n_5\
    );
\add_ln20_2_reg_883[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(2),
      I1 => o_count_2_reg_267(1),
      O => \add_ln20_2_reg_883[3]_i_4_n_5\
    );
\add_ln20_2_reg_883[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(0),
      I1 => o_count_2_reg_267(0),
      O => \add_ln20_2_reg_883[3]_i_5_n_5\
    );
\add_ln20_2_reg_883[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(4),
      I1 => o_count_2_reg_267(4),
      O => \add_ln20_2_reg_883[7]_i_2_n_5\
    );
\add_ln20_2_reg_883_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln20_2_fu_615_p2(0),
      Q => add_ln20_2_reg_883(0),
      R => '0'
    );
\add_ln20_2_reg_883_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln20_2_fu_615_p2(10),
      Q => add_ln20_2_reg_883(10),
      R => '0'
    );
\add_ln20_2_reg_883_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln20_2_fu_615_p2(11),
      Q => add_ln20_2_reg_883(11),
      R => '0'
    );
\add_ln20_2_reg_883_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln20_2_reg_883_reg[7]_i_1_n_5\,
      CO(3) => \add_ln20_2_reg_883_reg[11]_i_1_n_5\,
      CO(2) => \add_ln20_2_reg_883_reg[11]_i_1_n_6\,
      CO(1) => \add_ln20_2_reg_883_reg[11]_i_1_n_7\,
      CO(0) => \add_ln20_2_reg_883_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln20_2_fu_615_p2(11 downto 8),
      S(3 downto 0) => o_count_2_reg_267(11 downto 8)
    );
\add_ln20_2_reg_883_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln20_2_fu_615_p2(12),
      Q => add_ln20_2_reg_883(12),
      R => '0'
    );
\add_ln20_2_reg_883_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln20_2_fu_615_p2(13),
      Q => add_ln20_2_reg_883(13),
      R => '0'
    );
\add_ln20_2_reg_883_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln20_2_reg_883_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln20_2_reg_883_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln20_2_reg_883_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln20_2_reg_883_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln20_2_fu_615_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => o_count_2_reg_267(13 downto 12)
    );
\add_ln20_2_reg_883_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln20_2_fu_615_p2(1),
      Q => add_ln20_2_reg_883(1),
      R => '0'
    );
\add_ln20_2_reg_883_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln20_2_fu_615_p2(2),
      Q => add_ln20_2_reg_883(2),
      R => '0'
    );
\add_ln20_2_reg_883_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln20_2_fu_615_p2(3),
      Q => add_ln20_2_reg_883(3),
      R => '0'
    );
\add_ln20_2_reg_883_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln20_2_reg_883_reg[3]_i_1_n_5\,
      CO(2) => \add_ln20_2_reg_883_reg[3]_i_1_n_6\,
      CO(1) => \add_ln20_2_reg_883_reg[3]_i_1_n_7\,
      CO(0) => \add_ln20_2_reg_883_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => A(3 downto 2),
      DI(1) => A(2),
      DI(0) => A(0),
      O(3 downto 0) => add_ln20_2_fu_615_p2(3 downto 0),
      S(3) => \add_ln20_2_reg_883[3]_i_2_n_5\,
      S(2) => \add_ln20_2_reg_883[3]_i_3_n_5\,
      S(1) => \add_ln20_2_reg_883[3]_i_4_n_5\,
      S(0) => \add_ln20_2_reg_883[3]_i_5_n_5\
    );
\add_ln20_2_reg_883_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln20_2_fu_615_p2(4),
      Q => add_ln20_2_reg_883(4),
      R => '0'
    );
\add_ln20_2_reg_883_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln20_2_fu_615_p2(5),
      Q => add_ln20_2_reg_883(5),
      R => '0'
    );
\add_ln20_2_reg_883_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln20_2_fu_615_p2(6),
      Q => add_ln20_2_reg_883(6),
      R => '0'
    );
\add_ln20_2_reg_883_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln20_2_fu_615_p2(7),
      Q => add_ln20_2_reg_883(7),
      R => '0'
    );
\add_ln20_2_reg_883_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln20_2_reg_883_reg[3]_i_1_n_5\,
      CO(3) => \add_ln20_2_reg_883_reg[7]_i_1_n_5\,
      CO(2) => \add_ln20_2_reg_883_reg[7]_i_1_n_6\,
      CO(1) => \add_ln20_2_reg_883_reg[7]_i_1_n_7\,
      CO(0) => \add_ln20_2_reg_883_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => A(4),
      O(3 downto 0) => add_ln20_2_fu_615_p2(7 downto 4),
      S(3 downto 1) => o_count_2_reg_267(7 downto 5),
      S(0) => \add_ln20_2_reg_883[7]_i_2_n_5\
    );
\add_ln20_2_reg_883_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln20_2_fu_615_p2(8),
      Q => add_ln20_2_reg_883(8),
      R => '0'
    );
\add_ln20_2_reg_883_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln20_2_fu_615_p2(9),
      Q => add_ln20_2_reg_883(9),
      R => '0'
    );
\add_ln23_1_reg_839[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_5_reg_755_reg(10),
      I1 => o_count_0_reg_200(10),
      O => \add_ln23_1_reg_839[11]_i_2_n_5\
    );
\add_ln23_1_reg_839[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_5_reg_755_reg(9),
      I1 => o_count_0_reg_200(9),
      O => \add_ln23_1_reg_839[11]_i_3_n_5\
    );
\add_ln23_1_reg_839[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_5_reg_755_reg(8),
      I1 => o_count_0_reg_200(8),
      O => \add_ln23_1_reg_839[11]_i_4_n_5\
    );
\add_ln23_1_reg_839[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_5_reg_755_reg(7),
      I1 => o_count_0_reg_200(7),
      O => \add_ln23_1_reg_839[11]_i_5_n_5\
    );
\add_ln23_1_reg_839[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_755_reg(10),
      I1 => o_count_0_reg_200(10),
      I2 => o_count_0_reg_200(11),
      I3 => zext_ln13_5_reg_755_reg(11),
      O => \add_ln23_1_reg_839[11]_i_6_n_5\
    );
\add_ln23_1_reg_839[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_755_reg(9),
      I1 => o_count_0_reg_200(9),
      I2 => o_count_0_reg_200(10),
      I3 => zext_ln13_5_reg_755_reg(10),
      O => \add_ln23_1_reg_839[11]_i_7_n_5\
    );
\add_ln23_1_reg_839[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_755_reg(8),
      I1 => o_count_0_reg_200(8),
      I2 => o_count_0_reg_200(9),
      I3 => zext_ln13_5_reg_755_reg(9),
      O => \add_ln23_1_reg_839[11]_i_8_n_5\
    );
\add_ln23_1_reg_839[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_755_reg(7),
      I1 => o_count_0_reg_200(7),
      I2 => o_count_0_reg_200(8),
      I3 => zext_ln13_5_reg_755_reg(8),
      O => \add_ln23_1_reg_839[11]_i_9_n_5\
    );
\add_ln23_1_reg_839[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln13_5_reg_755_reg(11),
      I1 => o_count_0_reg_200(11),
      I2 => o_count_0_reg_200(12),
      O => \add_ln23_1_reg_839[13]_i_2_n_5\
    );
\add_ln23_1_reg_839[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => o_count_0_reg_200(2),
      I1 => zext_ln13_5_reg_755_reg(2),
      I2 => p_cast9_reg_765(2),
      O => \add_ln23_1_reg_839[3]_i_2_n_5\
    );
\add_ln23_1_reg_839[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => o_count_0_reg_200(1),
      I1 => zext_ln13_5_reg_755_reg(1),
      I2 => p_cast9_reg_765(1),
      O => \add_ln23_1_reg_839[3]_i_3_n_5\
    );
\add_ln23_1_reg_839[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => o_count_0_reg_200(0),
      I1 => add_ln13_13_reg_801(0),
      I2 => p_cast9_reg_765(0),
      O => \add_ln23_1_reg_839[3]_i_4_n_5\
    );
\add_ln23_1_reg_839[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_count_0_reg_200(3),
      I1 => zext_ln13_5_reg_755_reg(3),
      I2 => p_cast9_reg_765(3),
      I3 => \add_ln23_1_reg_839[3]_i_2_n_5\,
      O => \add_ln23_1_reg_839[3]_i_5_n_5\
    );
\add_ln23_1_reg_839[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_count_0_reg_200(2),
      I1 => zext_ln13_5_reg_755_reg(2),
      I2 => p_cast9_reg_765(2),
      I3 => \add_ln23_1_reg_839[3]_i_3_n_5\,
      O => \add_ln23_1_reg_839[3]_i_6_n_5\
    );
\add_ln23_1_reg_839[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_count_0_reg_200(1),
      I1 => zext_ln13_5_reg_755_reg(1),
      I2 => p_cast9_reg_765(1),
      I3 => \add_ln23_1_reg_839[3]_i_4_n_5\,
      O => \add_ln23_1_reg_839[3]_i_7_n_5\
    );
\add_ln23_1_reg_839[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_count_0_reg_200(0),
      I1 => add_ln13_13_reg_801(0),
      I2 => p_cast9_reg_765(0),
      O => \add_ln23_1_reg_839[3]_i_8_n_5\
    );
\add_ln23_1_reg_839[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_5_reg_755_reg(6),
      I1 => o_count_0_reg_200(6),
      O => \add_ln23_1_reg_839[7]_i_2_n_5\
    );
\add_ln23_1_reg_839[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_5_reg_755_reg(5),
      I1 => o_count_0_reg_200(5),
      O => \add_ln23_1_reg_839[7]_i_3_n_5\
    );
\add_ln23_1_reg_839[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => o_count_0_reg_200(4),
      I1 => zext_ln13_5_reg_755_reg(4),
      I2 => p_cast9_reg_765(4),
      O => \add_ln23_1_reg_839[7]_i_4_n_5\
    );
\add_ln23_1_reg_839[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => o_count_0_reg_200(3),
      I1 => zext_ln13_5_reg_755_reg(3),
      I2 => p_cast9_reg_765(3),
      O => \add_ln23_1_reg_839[7]_i_5_n_5\
    );
\add_ln23_1_reg_839[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_755_reg(6),
      I1 => o_count_0_reg_200(6),
      I2 => o_count_0_reg_200(7),
      I3 => zext_ln13_5_reg_755_reg(7),
      O => \add_ln23_1_reg_839[7]_i_6_n_5\
    );
\add_ln23_1_reg_839[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_755_reg(5),
      I1 => o_count_0_reg_200(5),
      I2 => o_count_0_reg_200(6),
      I3 => zext_ln13_5_reg_755_reg(6),
      O => \add_ln23_1_reg_839[7]_i_7_n_5\
    );
\add_ln23_1_reg_839[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => p_cast9_reg_765(4),
      I1 => zext_ln13_5_reg_755_reg(4),
      I2 => o_count_0_reg_200(4),
      I3 => o_count_0_reg_200(5),
      I4 => zext_ln13_5_reg_755_reg(5),
      O => \add_ln23_1_reg_839[7]_i_8_n_5\
    );
\add_ln23_1_reg_839[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln23_1_reg_839[7]_i_5_n_5\,
      I1 => zext_ln13_5_reg_755_reg(4),
      I2 => o_count_0_reg_200(4),
      I3 => p_cast9_reg_765(4),
      O => \add_ln23_1_reg_839[7]_i_9_n_5\
    );
\add_ln23_1_reg_839_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln23_1_fu_562_p2(0),
      Q => add_ln23_1_reg_839(0),
      R => '0'
    );
\add_ln23_1_reg_839_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln23_1_fu_562_p2(10),
      Q => add_ln23_1_reg_839(10),
      R => '0'
    );
\add_ln23_1_reg_839_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln23_1_fu_562_p2(11),
      Q => add_ln23_1_reg_839(11),
      R => '0'
    );
\add_ln23_1_reg_839_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_1_reg_839_reg[7]_i_1_n_5\,
      CO(3) => \add_ln23_1_reg_839_reg[11]_i_1_n_5\,
      CO(2) => \add_ln23_1_reg_839_reg[11]_i_1_n_6\,
      CO(1) => \add_ln23_1_reg_839_reg[11]_i_1_n_7\,
      CO(0) => \add_ln23_1_reg_839_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln23_1_reg_839[11]_i_2_n_5\,
      DI(2) => \add_ln23_1_reg_839[11]_i_3_n_5\,
      DI(1) => \add_ln23_1_reg_839[11]_i_4_n_5\,
      DI(0) => \add_ln23_1_reg_839[11]_i_5_n_5\,
      O(3 downto 0) => add_ln23_1_fu_562_p2(11 downto 8),
      S(3) => \add_ln23_1_reg_839[11]_i_6_n_5\,
      S(2) => \add_ln23_1_reg_839[11]_i_7_n_5\,
      S(1) => \add_ln23_1_reg_839[11]_i_8_n_5\,
      S(0) => \add_ln23_1_reg_839[11]_i_9_n_5\
    );
\add_ln23_1_reg_839_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln23_1_fu_562_p2(12),
      Q => add_ln23_1_reg_839(12),
      R => '0'
    );
\add_ln23_1_reg_839_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln23_1_fu_562_p2(13),
      Q => add_ln23_1_reg_839(13),
      R => '0'
    );
\add_ln23_1_reg_839_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_1_reg_839_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln23_1_reg_839_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln23_1_reg_839_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => o_count_0_reg_200(12),
      O(3 downto 2) => \NLW_add_ln23_1_reg_839_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln23_1_fu_562_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => o_count_0_reg_200(13),
      S(0) => \add_ln23_1_reg_839[13]_i_2_n_5\
    );
\add_ln23_1_reg_839_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln23_1_fu_562_p2(1),
      Q => add_ln23_1_reg_839(1),
      R => '0'
    );
\add_ln23_1_reg_839_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln23_1_fu_562_p2(2),
      Q => add_ln23_1_reg_839(2),
      R => '0'
    );
\add_ln23_1_reg_839_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln23_1_fu_562_p2(3),
      Q => add_ln23_1_reg_839(3),
      R => '0'
    );
\add_ln23_1_reg_839_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln23_1_reg_839_reg[3]_i_1_n_5\,
      CO(2) => \add_ln23_1_reg_839_reg[3]_i_1_n_6\,
      CO(1) => \add_ln23_1_reg_839_reg[3]_i_1_n_7\,
      CO(0) => \add_ln23_1_reg_839_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln23_1_reg_839[3]_i_2_n_5\,
      DI(2) => \add_ln23_1_reg_839[3]_i_3_n_5\,
      DI(1) => \add_ln23_1_reg_839[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln23_1_fu_562_p2(3 downto 0),
      S(3) => \add_ln23_1_reg_839[3]_i_5_n_5\,
      S(2) => \add_ln23_1_reg_839[3]_i_6_n_5\,
      S(1) => \add_ln23_1_reg_839[3]_i_7_n_5\,
      S(0) => \add_ln23_1_reg_839[3]_i_8_n_5\
    );
\add_ln23_1_reg_839_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln23_1_fu_562_p2(4),
      Q => add_ln23_1_reg_839(4),
      R => '0'
    );
\add_ln23_1_reg_839_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln23_1_fu_562_p2(5),
      Q => add_ln23_1_reg_839(5),
      R => '0'
    );
\add_ln23_1_reg_839_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln23_1_fu_562_p2(6),
      Q => add_ln23_1_reg_839(6),
      R => '0'
    );
\add_ln23_1_reg_839_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln23_1_fu_562_p2(7),
      Q => add_ln23_1_reg_839(7),
      R => '0'
    );
\add_ln23_1_reg_839_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_1_reg_839_reg[3]_i_1_n_5\,
      CO(3) => \add_ln23_1_reg_839_reg[7]_i_1_n_5\,
      CO(2) => \add_ln23_1_reg_839_reg[7]_i_1_n_6\,
      CO(1) => \add_ln23_1_reg_839_reg[7]_i_1_n_7\,
      CO(0) => \add_ln23_1_reg_839_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln23_1_reg_839[7]_i_2_n_5\,
      DI(2) => \add_ln23_1_reg_839[7]_i_3_n_5\,
      DI(1) => \add_ln23_1_reg_839[7]_i_4_n_5\,
      DI(0) => \add_ln23_1_reg_839[7]_i_5_n_5\,
      O(3 downto 0) => add_ln23_1_fu_562_p2(7 downto 4),
      S(3) => \add_ln23_1_reg_839[7]_i_6_n_5\,
      S(2) => \add_ln23_1_reg_839[7]_i_7_n_5\,
      S(1) => \add_ln23_1_reg_839[7]_i_8_n_5\,
      S(0) => \add_ln23_1_reg_839[7]_i_9_n_5\
    );
\add_ln23_1_reg_839_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln23_1_fu_562_p2(8),
      Q => add_ln23_1_reg_839(8),
      R => '0'
    );
\add_ln23_1_reg_839_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln23_1_fu_562_p2(9),
      Q => add_ln23_1_reg_839(9),
      R => '0'
    );
\add_ln30_reg_854[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAAAAAA28AA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => height_0_reg_289(4),
      I2 => empty_37_reg_733(4),
      I3 => \add_ln20_1_reg_859[13]_i_3_n_5\,
      I4 => empty_37_reg_733(3),
      I5 => height_0_reg_289(3),
      O => \add_ln30_reg_854[13]_i_1_n_5\
    );
\add_ln30_reg_854[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_2_reg_745(3),
      I1 => i_count_1_reg_278(3),
      O => \add_ln30_reg_854[3]_i_2_n_5\
    );
\add_ln30_reg_854[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_count_1_reg_278(2),
      O => \add_ln30_reg_854[3]_i_3_n_5\
    );
\add_ln30_reg_854[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_2_reg_745(1),
      I1 => i_count_1_reg_278(1),
      O => \add_ln30_reg_854[3]_i_4_n_5\
    );
\add_ln30_reg_854[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_2_reg_745(0),
      I1 => i_count_1_reg_278(0),
      O => \add_ln30_reg_854[3]_i_5_n_5\
    );
\add_ln30_reg_854[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_2_reg_745(4),
      I1 => i_count_1_reg_278(4),
      O => \add_ln30_reg_854[7]_i_2_n_5\
    );
\add_ln30_reg_854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln30_reg_854[13]_i_1_n_5\,
      D => add_ln30_fu_578_p2(0),
      Q => add_ln30_reg_854(0),
      R => '0'
    );
\add_ln30_reg_854_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln30_reg_854[13]_i_1_n_5\,
      D => add_ln30_fu_578_p2(10),
      Q => add_ln30_reg_854(10),
      R => '0'
    );
\add_ln30_reg_854_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln30_reg_854[13]_i_1_n_5\,
      D => add_ln30_fu_578_p2(11),
      Q => add_ln30_reg_854(11),
      R => '0'
    );
\add_ln30_reg_854_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln30_reg_854_reg[7]_i_1_n_5\,
      CO(3) => \add_ln30_reg_854_reg[11]_i_1_n_5\,
      CO(2) => \add_ln30_reg_854_reg[11]_i_1_n_6\,
      CO(1) => \add_ln30_reg_854_reg[11]_i_1_n_7\,
      CO(0) => \add_ln30_reg_854_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln30_fu_578_p2(11 downto 8),
      S(3 downto 0) => i_count_1_reg_278(11 downto 8)
    );
\add_ln30_reg_854_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln30_reg_854[13]_i_1_n_5\,
      D => add_ln30_fu_578_p2(12),
      Q => add_ln30_reg_854(12),
      R => '0'
    );
\add_ln30_reg_854_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln30_reg_854[13]_i_1_n_5\,
      D => add_ln30_fu_578_p2(13),
      Q => add_ln30_reg_854(13),
      R => '0'
    );
\add_ln30_reg_854_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln30_reg_854_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln30_reg_854_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln30_reg_854_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln30_reg_854_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln30_fu_578_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => i_count_1_reg_278(13 downto 12)
    );
\add_ln30_reg_854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln30_reg_854[13]_i_1_n_5\,
      D => add_ln30_fu_578_p2(1),
      Q => add_ln30_reg_854(1),
      R => '0'
    );
\add_ln30_reg_854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln30_reg_854[13]_i_1_n_5\,
      D => add_ln30_fu_578_p2(2),
      Q => add_ln30_reg_854(2),
      R => '0'
    );
\add_ln30_reg_854_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln30_reg_854[13]_i_1_n_5\,
      D => add_ln30_fu_578_p2(3),
      Q => add_ln30_reg_854(3),
      R => '0'
    );
\add_ln30_reg_854_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln30_reg_854_reg[3]_i_1_n_5\,
      CO(2) => \add_ln30_reg_854_reg[3]_i_1_n_6\,
      CO(1) => \add_ln30_reg_854_reg[3]_i_1_n_7\,
      CO(0) => \add_ln30_reg_854_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => zext_ln13_2_reg_745(3),
      DI(2) => '1',
      DI(1 downto 0) => zext_ln13_2_reg_745(1 downto 0),
      O(3 downto 0) => add_ln30_fu_578_p2(3 downto 0),
      S(3) => \add_ln30_reg_854[3]_i_2_n_5\,
      S(2) => \add_ln30_reg_854[3]_i_3_n_5\,
      S(1) => \add_ln30_reg_854[3]_i_4_n_5\,
      S(0) => \add_ln30_reg_854[3]_i_5_n_5\
    );
\add_ln30_reg_854_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln30_reg_854[13]_i_1_n_5\,
      D => add_ln30_fu_578_p2(4),
      Q => add_ln30_reg_854(4),
      R => '0'
    );
\add_ln30_reg_854_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln30_reg_854[13]_i_1_n_5\,
      D => add_ln30_fu_578_p2(5),
      Q => add_ln30_reg_854(5),
      R => '0'
    );
\add_ln30_reg_854_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln30_reg_854[13]_i_1_n_5\,
      D => add_ln30_fu_578_p2(6),
      Q => add_ln30_reg_854(6),
      R => '0'
    );
\add_ln30_reg_854_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln30_reg_854[13]_i_1_n_5\,
      D => add_ln30_fu_578_p2(7),
      Q => add_ln30_reg_854(7),
      R => '0'
    );
\add_ln30_reg_854_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln30_reg_854_reg[3]_i_1_n_5\,
      CO(3) => \add_ln30_reg_854_reg[7]_i_1_n_5\,
      CO(2) => \add_ln30_reg_854_reg[7]_i_1_n_6\,
      CO(1) => \add_ln30_reg_854_reg[7]_i_1_n_7\,
      CO(0) => \add_ln30_reg_854_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln13_2_reg_745(4),
      O(3 downto 0) => add_ln30_fu_578_p2(7 downto 4),
      S(3 downto 1) => i_count_1_reg_278(7 downto 5),
      S(0) => \add_ln30_reg_854[7]_i_2_n_5\
    );
\add_ln30_reg_854_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln30_reg_854[13]_i_1_n_5\,
      D => add_ln30_fu_578_p2(8),
      Q => add_ln30_reg_854(8),
      R => '0'
    );
\add_ln30_reg_854_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln30_reg_854[13]_i_1_n_5\,
      D => add_ln30_fu_578_p2(9),
      Q => add_ln30_reg_854(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_padding2d_fix16_fu_495_ap_start_reg,
      I2 => grp_padding2d_fix16_fu_495_ap_ready,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_NS_fsm11_out,
      I1 => ap_CS_fsm_state6,
      I2 => ap_NS_fsm18_out,
      I3 => ap_CS_fsm_state12,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_NS_fsm18_out,
      O => \ap_CS_fsm[11]_i_1_n_5\
    );
\ap_CS_fsm[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_495_ap_ready,
      I3 => Q(3),
      I4 => Q(4),
      O => D(2)
    );
\ap_CS_fsm[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAAAAAA28AA"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => o_count_5_reg_331_reg(4),
      I2 => indvars_iv_reg_160_reg(4),
      I3 => \ap_CS_fsm[11]_i_3_n_5\,
      I4 => indvars_iv_reg_160_reg(3),
      I5 => o_count_5_reg_331_reg(3),
      O => ap_NS_fsm18_out
    );
\ap_CS_fsm[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_5_reg_331_reg(0),
      I1 => indvars_iv_reg_160_reg(0),
      I2 => indvars_iv_reg_160_reg(2),
      I3 => o_count_5_reg_331_reg(2),
      I4 => indvars_iv_reg_160_reg(1),
      I5 => o_count_5_reg_331_reg(1),
      O => \ap_CS_fsm[11]_i_3_n_5\
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_495_ap_ready,
      I3 => Q(4),
      O => D(3)
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_495_ap_ready,
      I3 => Q(6),
      I4 => Q(7),
      O => D(4)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_495_ap_ready,
      I3 => Q(7),
      O => D(5)
    );
\ap_CS_fsm[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_495_ap_ready,
      I3 => Q(8),
      I4 => Q(9),
      O => D(6)
    );
\ap_CS_fsm[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_495_ap_ready,
      I3 => Q(9),
      O => D(7)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state13,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_495_ap_ready,
      I3 => Q(11),
      I4 => Q(12),
      O => D(8)
    );
\ap_CS_fsm[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_495_ap_ready,
      I3 => Q(12),
      O => D(9)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_ap_ready,
      I1 => ap_CS_fsm_state3,
      I2 => ap_NS_fsm13_out,
      I3 => ap_CS_fsm_state4,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_495_ap_ready,
      I3 => Q(0),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      O => grp_padding2d_fix16_fu_495_ap_ready
    );
\ap_CS_fsm[4]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_NS_fsm13_out,
      O => \ap_CS_fsm[4]_i_1__7_n_5\
    );
\ap_CS_fsm[4]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_495_ap_ready,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAAAAAA28AA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => o_count_1_reg_235_reg(4),
      I2 => indvars_iv2_reg_150_reg(4),
      I3 => \ap_CS_fsm[4]_i_3_n_5\,
      I4 => indvars_iv2_reg_150_reg(3),
      I5 => o_count_1_reg_235_reg(3),
      O => ap_NS_fsm13_out
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_1_reg_235_reg(0),
      I1 => indvars_iv2_reg_150_reg(0),
      I2 => indvars_iv2_reg_150_reg(2),
      I3 => o_count_1_reg_235_reg(2),
      I4 => indvars_iv2_reg_150_reg(1),
      I5 => o_count_1_reg_235_reg(1),
      O => \ap_CS_fsm[4]_i_3_n_5\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state11,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF4444"
    )
        port map (
      I0 => ap_NS_fsm11_out,
      I1 => ap_CS_fsm_state6,
      I2 => ap_enable_reg_pp1_iter0_0,
      I3 => ap_condition_pp1_exit_iter0_state7,
      I4 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_condition_pp1_exit_iter0_state7,
      I2 => ap_enable_reg_pp1_iter0_0,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_256_reg(11),
      I1 => icmp_ln25_reg_864,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_7_reg_878_reg(11),
      I5 => o_count_3_reg_300(11),
      O => \ap_CS_fsm[7]_i_10_n_5\
    );
\ap_CS_fsm[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_256_reg(10),
      I1 => icmp_ln25_reg_864,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_7_reg_878_reg(10),
      I5 => o_count_3_reg_300(10),
      O => \ap_CS_fsm[7]_i_11_n_5\
    );
\ap_CS_fsm[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_256_reg(8),
      I1 => icmp_ln25_reg_864,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_7_reg_878_reg(8),
      I5 => o_count_3_reg_300(8),
      O => \ap_CS_fsm[7]_i_12_n_5\
    );
\ap_CS_fsm[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_256_reg(7),
      I1 => icmp_ln25_reg_864,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_7_reg_878_reg(7),
      I5 => o_count_3_reg_300(7),
      O => \ap_CS_fsm[7]_i_13_n_5\
    );
\ap_CS_fsm[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_256_reg(5),
      I1 => icmp_ln25_reg_864,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_7_reg_878_reg(5),
      I5 => o_count_3_reg_300(5),
      O => \ap_CS_fsm[7]_i_14_n_5\
    );
\ap_CS_fsm[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_256_reg(4),
      I1 => icmp_ln25_reg_864,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_7_reg_878_reg(4),
      I5 => o_count_3_reg_300(4),
      O => \ap_CS_fsm[7]_i_15_n_5\
    );
\ap_CS_fsm[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_256_reg(2),
      I1 => icmp_ln25_reg_864,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_7_reg_878_reg(2),
      I5 => o_count_3_reg_300(2),
      O => \ap_CS_fsm[7]_i_16_n_5\
    );
\ap_CS_fsm[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_256_reg(1),
      I1 => icmp_ln25_reg_864,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_7_reg_878_reg(1),
      I5 => o_count_3_reg_300(1),
      O => \ap_CS_fsm[7]_i_17_n_5\
    );
\ap_CS_fsm[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA350000"
    )
        port map (
      I0 => o_count_3_reg_300(12),
      I1 => o_count_7_reg_878_reg(12),
      I2 => ap_phi_mux_o_count_3_phi_fu_303_p41,
      I3 => o_count_reg_256_reg(12),
      I4 => \ap_CS_fsm[7]_i_9_n_5\,
      O => \ap_CS_fsm[7]_i_4_n_5\
    );
\ap_CS_fsm[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA35000000000000"
    )
        port map (
      I0 => o_count_3_reg_300(9),
      I1 => o_count_7_reg_878_reg(9),
      I2 => ap_phi_mux_o_count_3_phi_fu_303_p41,
      I3 => o_count_reg_256_reg(9),
      I4 => \ap_CS_fsm[7]_i_10_n_5\,
      I5 => \ap_CS_fsm[7]_i_11_n_5\,
      O => \ap_CS_fsm[7]_i_5_n_5\
    );
\ap_CS_fsm[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA35000000000000"
    )
        port map (
      I0 => o_count_3_reg_300(6),
      I1 => o_count_7_reg_878_reg(6),
      I2 => ap_phi_mux_o_count_3_phi_fu_303_p41,
      I3 => o_count_reg_256_reg(6),
      I4 => \ap_CS_fsm[7]_i_12_n_5\,
      I5 => \ap_CS_fsm[7]_i_13_n_5\,
      O => \ap_CS_fsm[7]_i_6_n_5\
    );
\ap_CS_fsm[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA35000000000000"
    )
        port map (
      I0 => o_count_3_reg_300(3),
      I1 => o_count_7_reg_878_reg(3),
      I2 => ap_phi_mux_o_count_3_phi_fu_303_p41,
      I3 => o_count_reg_256_reg(3),
      I4 => \ap_CS_fsm[7]_i_14_n_5\,
      I5 => \ap_CS_fsm[7]_i_15_n_5\,
      O => \ap_CS_fsm[7]_i_7_n_5\
    );
\ap_CS_fsm[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA35000000000000"
    )
        port map (
      I0 => o_count_3_reg_300(0),
      I1 => o_count_7_reg_878_reg(0),
      I2 => ap_phi_mux_o_count_3_phi_fu_303_p41,
      I3 => o_count_reg_256_reg(0),
      I4 => \ap_CS_fsm[7]_i_16_n_5\,
      I5 => \ap_CS_fsm[7]_i_17_n_5\,
      O => \ap_CS_fsm[7]_i_8_n_5\
    );
\ap_CS_fsm[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_256_reg(13),
      I1 => icmp_ln25_reg_864,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_7_reg_878_reg(13),
      I5 => o_count_3_reg_300(13),
      O => \ap_CS_fsm[7]_i_9_n_5\
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state10,
      I2 => icmp_ln34_fu_620_p2,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln34_fu_620_p2,
      I1 => ap_CS_fsm_state10,
      O => \ap_CS_fsm[9]_i_1__0_n_5\
    );
\ap_CS_fsm[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => o_count_4_reg_321_reg(12),
      I1 => phi_ln13_1_reg_245_reg(12),
      I2 => o_count_4_reg_321_reg(13),
      I3 => phi_ln13_1_reg_245_reg(13),
      O => \ap_CS_fsm[9]_i_4_n_5\
    );
\ap_CS_fsm[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_4_reg_321_reg(9),
      I1 => phi_ln13_1_reg_245_reg(9),
      I2 => phi_ln13_1_reg_245_reg(11),
      I3 => o_count_4_reg_321_reg(11),
      I4 => phi_ln13_1_reg_245_reg(10),
      I5 => o_count_4_reg_321_reg(10),
      O => \ap_CS_fsm[9]_i_5_n_5\
    );
\ap_CS_fsm[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_4_reg_321_reg(6),
      I1 => phi_ln13_1_reg_245_reg(6),
      I2 => phi_ln13_1_reg_245_reg(8),
      I3 => o_count_4_reg_321_reg(8),
      I4 => phi_ln13_1_reg_245_reg(7),
      I5 => o_count_4_reg_321_reg(7),
      O => \ap_CS_fsm[9]_i_6_n_5\
    );
\ap_CS_fsm[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_4_reg_321_reg(3),
      I1 => phi_ln13_1_reg_245_reg(3),
      I2 => phi_ln13_1_reg_245_reg(5),
      I3 => o_count_4_reg_321_reg(5),
      I4 => phi_ln13_1_reg_245_reg(4),
      I5 => o_count_4_reg_321_reg(4),
      O => \ap_CS_fsm[9]_i_7_n_5\
    );
\ap_CS_fsm[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_4_reg_321_reg(0),
      I1 => phi_ln13_1_reg_245_reg(0),
      I2 => phi_ln13_1_reg_245_reg(2),
      I3 => o_count_4_reg_321_reg(2),
      I4 => phi_ln13_1_reg_245_reg(1),
      I5 => o_count_4_reg_321_reg(1),
      O => \ap_CS_fsm[9]_i_8_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state12,
      R => SS(0)
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[11]_i_1_n_5\,
      Q => ap_CS_fsm_state13,
      R => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[4]_i_1__7_n_5\,
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state9,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[7]_i_3_n_5\,
      CO(3 downto 1) => \NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ap_condition_pp1_exit_iter0_state7,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ap_CS_fsm[7]_i_4_n_5\
    );
\ap_CS_fsm_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[7]_i_3_n_5\,
      CO(2) => \ap_CS_fsm_reg[7]_i_3_n_6\,
      CO(1) => \ap_CS_fsm_reg[7]_i_3_n_7\,
      CO(0) => \ap_CS_fsm_reg[7]_i_3_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[7]_i_5_n_5\,
      S(2) => \ap_CS_fsm[7]_i_6_n_5\,
      S(1) => \ap_CS_fsm[7]_i_7_n_5\,
      S(0) => \ap_CS_fsm[7]_i_8_n_5\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state10,
      R => SS(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[9]_i_1__0_n_5\,
      Q => ap_CS_fsm_state11,
      R => SS(0)
    );
\ap_CS_fsm_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[9]_i_3_n_5\,
      CO(3 downto 1) => \NLW_ap_CS_fsm_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln34_fu_620_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[9]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ap_CS_fsm[9]_i_4_n_5\
    );
\ap_CS_fsm_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[9]_i_3_n_5\,
      CO(2) => \ap_CS_fsm_reg[9]_i_3_n_6\,
      CO(1) => \ap_CS_fsm_reg[9]_i_3_n_7\,
      CO(0) => \ap_CS_fsm_reg[9]_i_3_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[9]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[9]_i_5_n_5\,
      S(2) => \ap_CS_fsm[9]_i_6_n_5\,
      S(1) => \ap_CS_fsm[9]_i_7_n_5\,
      S(0) => \ap_CS_fsm[9]_i_8_n_5\
    );
\ap_enable_reg_pp1_iter0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0_0,
      I1 => \add_ln30_reg_854[13]_i_1_n_5\,
      I2 => ap_rst_n,
      I3 => ap_condition_pp1_exit_iter0_state7,
      I4 => ap_CS_fsm_pp1_stage0,
      O => \ap_enable_reg_pp1_iter0_i_1__1_n_5\
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__1_n_5\,
      Q => ap_enable_reg_pp1_iter0_0,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0_0,
      I1 => ap_condition_pp1_exit_iter0_state7,
      O => \ap_enable_reg_pp1_iter1_i_1__4_n_5\
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter1_i_1__4_n_5\,
      Q => ap_enable_reg_pp1_iter1,
      R => SS(0)
    );
\depth_0_reg_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => depth_reg_821(0),
      Q => depth_0_reg_224(0),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => depth_reg_821(1),
      Q => depth_0_reg_224(1),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => depth_reg_821(2),
      Q => depth_0_reg_224(2),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => depth_reg_821(3),
      Q => depth_0_reg_224(3),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => depth_reg_821(4),
      Q => depth_0_reg_224(4),
      R => ap_CS_fsm_state2
    );
\depth_reg_821[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => depth_0_reg_224(0),
      O => depth_fu_525_p2(0)
    );
\depth_reg_821[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => depth_0_reg_224(0),
      I1 => depth_0_reg_224(1),
      O => depth_fu_525_p2(1)
    );
\depth_reg_821[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => depth_0_reg_224(0),
      I1 => depth_0_reg_224(1),
      I2 => depth_0_reg_224(2),
      O => depth_fu_525_p2(2)
    );
\depth_reg_821[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => depth_0_reg_224(1),
      I1 => depth_0_reg_224(0),
      I2 => depth_0_reg_224(2),
      I3 => depth_0_reg_224(3),
      O => depth_fu_525_p2(3)
    );
\depth_reg_821[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => depth_0_reg_224(2),
      I1 => depth_0_reg_224(0),
      I2 => depth_0_reg_224(1),
      I3 => depth_0_reg_224(3),
      I4 => depth_0_reg_224(4),
      O => depth_fu_525_p2(4)
    );
\depth_reg_821_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_525_p2(0),
      Q => depth_reg_821(0),
      R => '0'
    );
\depth_reg_821_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_525_p2(1),
      Q => depth_reg_821(1),
      R => '0'
    );
\depth_reg_821_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_525_p2(2),
      Q => depth_reg_821(2),
      R => '0'
    );
\depth_reg_821_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_525_p2(3),
      Q => depth_reg_821(3),
      R => '0'
    );
\depth_reg_821_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_525_p2(4),
      Q => depth_reg_821(4),
      R => '0'
    );
\empty_37_reg_733_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => Q(7),
      Q => empty_37_reg_733(0),
      R => '0'
    );
\empty_37_reg_733_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_padding2d_fix16_fu_495_input_height(1),
      Q => empty_37_reg_733(1),
      R => '0'
    );
\empty_37_reg_733_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_padding2d_fix16_fu_495_input_height(3),
      Q => empty_37_reg_733(3),
      R => '0'
    );
\empty_37_reg_733_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_padding2d_fix16_fu_495_input_height(4),
      Q => empty_37_reg_733(4),
      R => '0'
    );
\empty_38_reg_807[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(12),
      O => grp_padding2d_fix16_fu_495_input_depth(0)
    );
\empty_38_reg_807[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(7),
      I1 => Q(9),
      O => \empty_38_reg_807[3]_i_1_n_5\
    );
\empty_38_reg_807[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(12),
      I2 => Q(9),
      I3 => Q(7),
      O => grp_padding2d_fix16_fu_495_input_depth(4)
    );
\empty_38_reg_807_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_495_input_depth(0),
      Q => empty_38_reg_807(0),
      R => '0'
    );
\empty_38_reg_807_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \empty_38_reg_807[3]_i_1_n_5\,
      Q => empty_38_reg_807(3),
      R => '0'
    );
\empty_38_reg_807_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_495_input_depth(4),
      Q => empty_38_reg_807(4),
      R => '0'
    );
grp_padding2d_fix16_fu_495_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_ap_ready,
      I1 => grp_padding2d_fix16_fu_495_ap_start_reg0,
      I2 => grp_padding2d_fix16_fu_495_ap_start_reg,
      O => grp_padding2d_fix16_fu_495_ap_start_reg_reg
    );
\height_0_reg_289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => height_reg_849(0),
      Q => height_0_reg_289(0),
      R => ap_CS_fsm_state5
    );
\height_0_reg_289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => height_reg_849(1),
      Q => height_0_reg_289(1),
      R => ap_CS_fsm_state5
    );
\height_0_reg_289_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => height_reg_849(2),
      Q => height_0_reg_289(2),
      R => ap_CS_fsm_state5
    );
\height_0_reg_289_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => height_reg_849(3),
      Q => height_0_reg_289(3),
      R => ap_CS_fsm_state5
    );
\height_0_reg_289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => height_reg_849(4),
      Q => height_0_reg_289(4),
      R => ap_CS_fsm_state5
    );
\height_reg_849[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => height_0_reg_289(0),
      O => height_fu_572_p2(0)
    );
\height_reg_849[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => height_0_reg_289(0),
      I1 => height_0_reg_289(1),
      O => height_fu_572_p2(1)
    );
\height_reg_849[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => height_0_reg_289(0),
      I1 => height_0_reg_289(1),
      I2 => height_0_reg_289(2),
      O => height_fu_572_p2(2)
    );
\height_reg_849[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => height_0_reg_289(1),
      I1 => height_0_reg_289(0),
      I2 => height_0_reg_289(2),
      I3 => height_0_reg_289(3),
      O => height_fu_572_p2(3)
    );
\height_reg_849[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => height_0_reg_289(2),
      I1 => height_0_reg_289(0),
      I2 => height_0_reg_289(1),
      I3 => height_0_reg_289(3),
      I4 => height_0_reg_289(4),
      O => height_fu_572_p2(4)
    );
\height_reg_849_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => height_fu_572_p2(0),
      Q => height_reg_849(0),
      R => '0'
    );
\height_reg_849_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => height_fu_572_p2(1),
      Q => height_reg_849(1),
      R => '0'
    );
\height_reg_849_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => height_fu_572_p2(2),
      Q => height_reg_849(2),
      R => '0'
    );
\height_reg_849_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => height_fu_572_p2(3),
      Q => height_reg_849(3),
      R => '0'
    );
\height_reg_849_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => height_fu_572_p2(4),
      Q => height_reg_849(4),
      R => '0'
    );
\i_count_0_reg_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_count_reg_834(0),
      Q => i_count_0_reg_212(0),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_212_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_count_reg_834(10),
      Q => i_count_0_reg_212(10),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_212_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_count_reg_834(11),
      Q => i_count_0_reg_212(11),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_212_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_count_reg_834(12),
      Q => i_count_0_reg_212(12),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_212_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_count_reg_834(13),
      Q => i_count_0_reg_212(13),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_count_reg_834(1),
      Q => i_count_0_reg_212(1),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_count_reg_834(2),
      Q => i_count_0_reg_212(2),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_count_reg_834(3),
      Q => i_count_0_reg_212(3),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_212_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_count_reg_834(4),
      Q => i_count_0_reg_212(4),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_212_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_count_reg_834(5),
      Q => i_count_0_reg_212(5),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_212_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_count_reg_834(6),
      Q => i_count_0_reg_212(6),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_212_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_count_reg_834(7),
      Q => i_count_0_reg_212(7),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_212_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_count_reg_834(8),
      Q => i_count_0_reg_212(8),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_212_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_count_reg_834(9),
      Q => i_count_0_reg_212(9),
      R => ap_CS_fsm_state2
    );
\i_count_1_reg_278[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_212(0),
      I1 => add_ln30_reg_854(0),
      I2 => ap_CS_fsm_state5,
      O => \i_count_1_reg_278[0]_i_1_n_5\
    );
\i_count_1_reg_278[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_212(10),
      I1 => add_ln30_reg_854(10),
      I2 => ap_CS_fsm_state5,
      O => \i_count_1_reg_278[10]_i_1_n_5\
    );
\i_count_1_reg_278[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_212(11),
      I1 => add_ln30_reg_854(11),
      I2 => ap_CS_fsm_state5,
      O => \i_count_1_reg_278[11]_i_1_n_5\
    );
\i_count_1_reg_278[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_212(12),
      I1 => add_ln30_reg_854(12),
      I2 => ap_CS_fsm_state5,
      O => \i_count_1_reg_278[12]_i_1_n_5\
    );
\i_count_1_reg_278[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_212(13),
      I1 => add_ln30_reg_854(13),
      I2 => ap_CS_fsm_state5,
      O => \i_count_1_reg_278[13]_i_1_n_5\
    );
\i_count_1_reg_278[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_212(1),
      I1 => add_ln30_reg_854(1),
      I2 => ap_CS_fsm_state5,
      O => \i_count_1_reg_278[1]_i_1_n_5\
    );
\i_count_1_reg_278[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_212(2),
      I1 => add_ln30_reg_854(2),
      I2 => ap_CS_fsm_state5,
      O => \i_count_1_reg_278[2]_i_1_n_5\
    );
\i_count_1_reg_278[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_212(3),
      I1 => add_ln30_reg_854(3),
      I2 => ap_CS_fsm_state5,
      O => \i_count_1_reg_278[3]_i_1_n_5\
    );
\i_count_1_reg_278[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_212(4),
      I1 => add_ln30_reg_854(4),
      I2 => ap_CS_fsm_state5,
      O => \i_count_1_reg_278[4]_i_1_n_5\
    );
\i_count_1_reg_278[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_212(5),
      I1 => add_ln30_reg_854(5),
      I2 => ap_CS_fsm_state5,
      O => \i_count_1_reg_278[5]_i_1_n_5\
    );
\i_count_1_reg_278[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_212(6),
      I1 => add_ln30_reg_854(6),
      I2 => ap_CS_fsm_state5,
      O => \i_count_1_reg_278[6]_i_1_n_5\
    );
\i_count_1_reg_278[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_212(7),
      I1 => add_ln30_reg_854(7),
      I2 => ap_CS_fsm_state5,
      O => \i_count_1_reg_278[7]_i_1_n_5\
    );
\i_count_1_reg_278[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_212(8),
      I1 => add_ln30_reg_854(8),
      I2 => ap_CS_fsm_state5,
      O => \i_count_1_reg_278[8]_i_1_n_5\
    );
\i_count_1_reg_278[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_212(9),
      I1 => add_ln30_reg_854(9),
      I2 => ap_CS_fsm_state5,
      O => \i_count_1_reg_278[9]_i_1_n_5\
    );
\i_count_1_reg_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_1_reg_278[0]_i_1_n_5\,
      Q => i_count_1_reg_278(0),
      R => '0'
    );
\i_count_1_reg_278_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_1_reg_278[10]_i_1_n_5\,
      Q => i_count_1_reg_278(10),
      R => '0'
    );
\i_count_1_reg_278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_1_reg_278[11]_i_1_n_5\,
      Q => i_count_1_reg_278(11),
      R => '0'
    );
\i_count_1_reg_278_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_1_reg_278[12]_i_1_n_5\,
      Q => i_count_1_reg_278(12),
      R => '0'
    );
\i_count_1_reg_278_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_1_reg_278[13]_i_1_n_5\,
      Q => i_count_1_reg_278(13),
      R => '0'
    );
\i_count_1_reg_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_1_reg_278[1]_i_1_n_5\,
      Q => i_count_1_reg_278(1),
      R => '0'
    );
\i_count_1_reg_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_1_reg_278[2]_i_1_n_5\,
      Q => i_count_1_reg_278(2),
      R => '0'
    );
\i_count_1_reg_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_1_reg_278[3]_i_1_n_5\,
      Q => i_count_1_reg_278(3),
      R => '0'
    );
\i_count_1_reg_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_1_reg_278[4]_i_1_n_5\,
      Q => i_count_1_reg_278(4),
      R => '0'
    );
\i_count_1_reg_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_1_reg_278[5]_i_1_n_5\,
      Q => i_count_1_reg_278(5),
      R => '0'
    );
\i_count_1_reg_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_1_reg_278[6]_i_1_n_5\,
      Q => i_count_1_reg_278(6),
      R => '0'
    );
\i_count_1_reg_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_1_reg_278[7]_i_1_n_5\,
      Q => i_count_1_reg_278(7),
      R => '0'
    );
\i_count_1_reg_278_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_1_reg_278[8]_i_1_n_5\,
      Q => i_count_1_reg_278(8),
      R => '0'
    );
\i_count_1_reg_278_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_1_reg_278[9]_i_1_n_5\,
      Q => i_count_1_reg_278(9),
      R => '0'
    );
\i_count_2_reg_311[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC5CCC"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_r_address0(0),
      I1 => i_count_1_reg_278(0),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_311[0]_i_1_n_5\
    );
\i_count_2_reg_311[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln30_1_fu_598_p2(10),
      I1 => i_count_1_reg_278(10),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_311[10]_i_1_n_5\
    );
\i_count_2_reg_311[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln30_1_fu_598_p2(11),
      I1 => i_count_1_reg_278(11),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_311[11]_i_1_n_5\
    );
\i_count_2_reg_311[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln30_1_fu_598_p2(12),
      I1 => i_count_1_reg_278(12),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_311[12]_i_1_n_5\
    );
\i_count_2_reg_311[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => ap_condition_pp1_exit_iter0_state7,
      I1 => ap_enable_reg_pp1_iter0_0,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \add_ln30_reg_854[13]_i_1_n_5\,
      O => \i_count_2_reg_311[13]_i_1_n_5\
    );
\i_count_2_reg_311[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln30_1_fu_598_p2(13),
      I1 => i_count_1_reg_278(13),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_311[13]_i_2_n_5\
    );
\i_count_2_reg_311[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln30_1_fu_598_p2(1),
      I1 => i_count_1_reg_278(1),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_311[1]_i_1_n_5\
    );
\i_count_2_reg_311[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln30_1_fu_598_p2(2),
      I1 => i_count_1_reg_278(2),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_311[2]_i_1_n_5\
    );
\i_count_2_reg_311[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln30_1_fu_598_p2(3),
      I1 => i_count_1_reg_278(3),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_311[3]_i_1_n_5\
    );
\i_count_2_reg_311[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln30_1_fu_598_p2(4),
      I1 => i_count_1_reg_278(4),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_311[4]_i_1_n_5\
    );
\i_count_2_reg_311[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln30_1_fu_598_p2(5),
      I1 => i_count_1_reg_278(5),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_311[5]_i_1_n_5\
    );
\i_count_2_reg_311[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln30_1_fu_598_p2(6),
      I1 => i_count_1_reg_278(6),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_311[6]_i_1_n_5\
    );
\i_count_2_reg_311[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln30_1_fu_598_p2(7),
      I1 => i_count_1_reg_278(7),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_311[7]_i_1_n_5\
    );
\i_count_2_reg_311[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln30_1_fu_598_p2(8),
      I1 => i_count_1_reg_278(8),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_311[8]_i_1_n_5\
    );
\i_count_2_reg_311[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln30_1_fu_598_p2(9),
      I1 => i_count_1_reg_278(9),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_311[9]_i_1_n_5\
    );
\i_count_2_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_311[13]_i_1_n_5\,
      D => \i_count_2_reg_311[0]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_495_input_r_address0(0),
      R => '0'
    );
\i_count_2_reg_311_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_311[13]_i_1_n_5\,
      D => \i_count_2_reg_311[10]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_495_input_r_address0(10),
      R => '0'
    );
\i_count_2_reg_311_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_311[13]_i_1_n_5\,
      D => \i_count_2_reg_311[11]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_495_input_r_address0(11),
      R => '0'
    );
\i_count_2_reg_311_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_311[13]_i_1_n_5\,
      D => \i_count_2_reg_311[12]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_495_input_r_address0(12),
      R => '0'
    );
\i_count_2_reg_311_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_2_reg_311_reg[8]_i_2_n_5\,
      CO(3) => \i_count_2_reg_311_reg[12]_i_2_n_5\,
      CO(2) => \i_count_2_reg_311_reg[12]_i_2_n_6\,
      CO(1) => \i_count_2_reg_311_reg[12]_i_2_n_7\,
      CO(0) => \i_count_2_reg_311_reg[12]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln30_1_fu_598_p2(12 downto 9),
      S(3 downto 0) => grp_padding2d_fix16_fu_495_input_r_address0(12 downto 9)
    );
\i_count_2_reg_311_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_311[13]_i_1_n_5\,
      D => \i_count_2_reg_311[13]_i_2_n_5\,
      Q => grp_padding2d_fix16_fu_495_input_r_address0(13),
      R => '0'
    );
\i_count_2_reg_311_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_2_reg_311_reg[12]_i_2_n_5\,
      CO(3 downto 0) => \NLW_i_count_2_reg_311_reg[13]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_i_count_2_reg_311_reg[13]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln30_1_fu_598_p2(13),
      S(3 downto 1) => B"000",
      S(0) => grp_padding2d_fix16_fu_495_input_r_address0(13)
    );
\i_count_2_reg_311_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_311[13]_i_1_n_5\,
      D => \i_count_2_reg_311[1]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_495_input_r_address0(1),
      R => '0'
    );
\i_count_2_reg_311_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_311[13]_i_1_n_5\,
      D => \i_count_2_reg_311[2]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_495_input_r_address0(2),
      R => '0'
    );
\i_count_2_reg_311_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_311[13]_i_1_n_5\,
      D => \i_count_2_reg_311[3]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_495_input_r_address0(3),
      R => '0'
    );
\i_count_2_reg_311_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_311[13]_i_1_n_5\,
      D => \i_count_2_reg_311[4]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_495_input_r_address0(4),
      R => '0'
    );
\i_count_2_reg_311_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_count_2_reg_311_reg[4]_i_2_n_5\,
      CO(2) => \i_count_2_reg_311_reg[4]_i_2_n_6\,
      CO(1) => \i_count_2_reg_311_reg[4]_i_2_n_7\,
      CO(0) => \i_count_2_reg_311_reg[4]_i_2_n_8\,
      CYINIT => grp_padding2d_fix16_fu_495_input_r_address0(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln30_1_fu_598_p2(4 downto 1),
      S(3 downto 0) => grp_padding2d_fix16_fu_495_input_r_address0(4 downto 1)
    );
\i_count_2_reg_311_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_311[13]_i_1_n_5\,
      D => \i_count_2_reg_311[5]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_495_input_r_address0(5),
      R => '0'
    );
\i_count_2_reg_311_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_311[13]_i_1_n_5\,
      D => \i_count_2_reg_311[6]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_495_input_r_address0(6),
      R => '0'
    );
\i_count_2_reg_311_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_311[13]_i_1_n_5\,
      D => \i_count_2_reg_311[7]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_495_input_r_address0(7),
      R => '0'
    );
\i_count_2_reg_311_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_311[13]_i_1_n_5\,
      D => \i_count_2_reg_311[8]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_495_input_r_address0(8),
      R => '0'
    );
\i_count_2_reg_311_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_2_reg_311_reg[4]_i_2_n_5\,
      CO(3) => \i_count_2_reg_311_reg[8]_i_2_n_5\,
      CO(2) => \i_count_2_reg_311_reg[8]_i_2_n_6\,
      CO(1) => \i_count_2_reg_311_reg[8]_i_2_n_7\,
      CO(0) => \i_count_2_reg_311_reg[8]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln30_1_fu_598_p2(8 downto 5),
      S(3 downto 0) => grp_padding2d_fix16_fu_495_input_r_address0(8 downto 5)
    );
\i_count_2_reg_311_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_311[13]_i_1_n_5\,
      D => \i_count_2_reg_311[9]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_495_input_r_address0(9),
      R => '0'
    );
\i_count_reg_834[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_750(11),
      I1 => i_count_0_reg_212(11),
      O => \i_count_reg_834[11]_i_2_n_5\
    );
\i_count_reg_834[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_750(10),
      I1 => i_count_0_reg_212(10),
      O => \i_count_reg_834[11]_i_3_n_5\
    );
\i_count_reg_834[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_750(9),
      I1 => i_count_0_reg_212(9),
      O => \i_count_reg_834[11]_i_4_n_5\
    );
\i_count_reg_834[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_750(8),
      I1 => i_count_0_reg_212(8),
      O => \i_count_reg_834[11]_i_5_n_5\
    );
\i_count_reg_834[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_750(13),
      I1 => i_count_0_reg_212(13),
      O => \i_count_reg_834[13]_i_2_n_5\
    );
\i_count_reg_834[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_750(12),
      I1 => i_count_0_reg_212(12),
      O => \i_count_reg_834[13]_i_3_n_5\
    );
\i_count_reg_834[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_750(3),
      I1 => i_count_0_reg_212(3),
      O => \i_count_reg_834[3]_i_2_n_5\
    );
\i_count_reg_834[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_750(2),
      I1 => i_count_0_reg_212(2),
      O => \i_count_reg_834[3]_i_3_n_5\
    );
\i_count_reg_834[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_750(1),
      I1 => i_count_0_reg_212(1),
      O => \i_count_reg_834[3]_i_4_n_5\
    );
\i_count_reg_834[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_750(0),
      I1 => i_count_0_reg_212(0),
      O => \i_count_reg_834[3]_i_5_n_5\
    );
\i_count_reg_834[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_750(7),
      I1 => i_count_0_reg_212(7),
      O => \i_count_reg_834[7]_i_2_n_5\
    );
\i_count_reg_834[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_750(6),
      I1 => i_count_0_reg_212(6),
      O => \i_count_reg_834[7]_i_3_n_5\
    );
\i_count_reg_834[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_750(5),
      I1 => i_count_0_reg_212(5),
      O => \i_count_reg_834[7]_i_4_n_5\
    );
\i_count_reg_834[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_750(4),
      I1 => i_count_0_reg_212(4),
      O => \i_count_reg_834[7]_i_5_n_5\
    );
\i_count_reg_834_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_552_p2(0),
      Q => i_count_reg_834(0),
      R => '0'
    );
\i_count_reg_834_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_552_p2(10),
      Q => i_count_reg_834(10),
      R => '0'
    );
\i_count_reg_834_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_552_p2(11),
      Q => i_count_reg_834(11),
      R => '0'
    );
\i_count_reg_834_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_reg_834_reg[7]_i_1_n_5\,
      CO(3) => \i_count_reg_834_reg[11]_i_1_n_5\,
      CO(2) => \i_count_reg_834_reg[11]_i_1_n_6\,
      CO(1) => \i_count_reg_834_reg[11]_i_1_n_7\,
      CO(0) => \i_count_reg_834_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln13_reg_750(11 downto 8),
      O(3 downto 0) => i_count_fu_552_p2(11 downto 8),
      S(3) => \i_count_reg_834[11]_i_2_n_5\,
      S(2) => \i_count_reg_834[11]_i_3_n_5\,
      S(1) => \i_count_reg_834[11]_i_4_n_5\,
      S(0) => \i_count_reg_834[11]_i_5_n_5\
    );
\i_count_reg_834_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_552_p2(12),
      Q => i_count_reg_834(12),
      R => '0'
    );
\i_count_reg_834_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_552_p2(13),
      Q => i_count_reg_834(13),
      R => '0'
    );
\i_count_reg_834_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_reg_834_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_i_count_reg_834_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_count_reg_834_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mul_ln13_reg_750(12),
      O(3 downto 2) => \NLW_i_count_reg_834_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => i_count_fu_552_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \i_count_reg_834[13]_i_2_n_5\,
      S(0) => \i_count_reg_834[13]_i_3_n_5\
    );
\i_count_reg_834_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_552_p2(1),
      Q => i_count_reg_834(1),
      R => '0'
    );
\i_count_reg_834_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_552_p2(2),
      Q => i_count_reg_834(2),
      R => '0'
    );
\i_count_reg_834_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_552_p2(3),
      Q => i_count_reg_834(3),
      R => '0'
    );
\i_count_reg_834_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_count_reg_834_reg[3]_i_1_n_5\,
      CO(2) => \i_count_reg_834_reg[3]_i_1_n_6\,
      CO(1) => \i_count_reg_834_reg[3]_i_1_n_7\,
      CO(0) => \i_count_reg_834_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln13_reg_750(3 downto 0),
      O(3 downto 0) => i_count_fu_552_p2(3 downto 0),
      S(3) => \i_count_reg_834[3]_i_2_n_5\,
      S(2) => \i_count_reg_834[3]_i_3_n_5\,
      S(1) => \i_count_reg_834[3]_i_4_n_5\,
      S(0) => \i_count_reg_834[3]_i_5_n_5\
    );
\i_count_reg_834_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_552_p2(4),
      Q => i_count_reg_834(4),
      R => '0'
    );
\i_count_reg_834_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_552_p2(5),
      Q => i_count_reg_834(5),
      R => '0'
    );
\i_count_reg_834_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_552_p2(6),
      Q => i_count_reg_834(6),
      R => '0'
    );
\i_count_reg_834_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_552_p2(7),
      Q => i_count_reg_834(7),
      R => '0'
    );
\i_count_reg_834_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_reg_834_reg[3]_i_1_n_5\,
      CO(3) => \i_count_reg_834_reg[7]_i_1_n_5\,
      CO(2) => \i_count_reg_834_reg[7]_i_1_n_6\,
      CO(1) => \i_count_reg_834_reg[7]_i_1_n_7\,
      CO(0) => \i_count_reg_834_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln13_reg_750(7 downto 4),
      O(3 downto 0) => i_count_fu_552_p2(7 downto 4),
      S(3) => \i_count_reg_834[7]_i_2_n_5\,
      S(2) => \i_count_reg_834[7]_i_3_n_5\,
      S(1) => \i_count_reg_834[7]_i_4_n_5\,
      S(0) => \i_count_reg_834[7]_i_5_n_5\
    );
\i_count_reg_834_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_552_p2(8),
      Q => i_count_reg_834(8),
      R => '0'
    );
\i_count_reg_834_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_552_p2(9),
      Q => i_count_reg_834(9),
      R => '0'
    );
\icmp_ln25_reg_864[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_condition_pp1_exit_iter0_state7,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => icmp_ln25_reg_864,
      O => \icmp_ln25_reg_864[0]_i_1_n_5\
    );
\icmp_ln25_reg_864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln25_reg_864[0]_i_1_n_5\,
      Q => icmp_ln25_reg_864,
      R => '0'
    );
\indvars_iv10_reg_190[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => add_ln13_6_fu_668_p2(0),
      I2 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_190[0]_i_1_n_5\
    );
\indvars_iv10_reg_190[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(9),
      I1 => indvars_iv10_reg_190(9),
      O => \indvars_iv10_reg_190[11]_i_2_n_5\
    );
\indvars_iv10_reg_190[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(8),
      I1 => indvars_iv10_reg_190(8),
      O => \indvars_iv10_reg_190[11]_i_3_n_5\
    );
\indvars_iv10_reg_190[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99F0"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => empty_37_reg_733(1),
      I2 => add_ln13_6_fu_668_p2(1),
      I3 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_190[1]_i_1_n_5\
    );
\indvars_iv10_reg_190[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11F0"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => empty_37_reg_733(1),
      I2 => add_ln13_6_fu_668_p2(2),
      I3 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_190[2]_i_1_n_5\
    );
\indvars_iv10_reg_190[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E1EFF00"
    )
        port map (
      I0 => empty_37_reg_733(1),
      I1 => empty_37_reg_733(0),
      I2 => empty_37_reg_733(3),
      I3 => add_ln13_6_fu_668_p2(3),
      I4 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_190[3]_i_1_n_5\
    );
\indvars_iv10_reg_190[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE01FE0FFFF0000"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => empty_37_reg_733(1),
      I2 => empty_37_reg_733(3),
      I3 => empty_37_reg_733(4),
      I4 => add_ln13_6_fu_668_p2(4),
      I5 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_190[4]_i_1_n_5\
    );
\indvars_iv10_reg_190[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(0),
      I1 => indvars_iv10_reg_190(0),
      O => \indvars_iv10_reg_190[7]_i_10_n_5\
    );
\indvars_iv10_reg_190[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(7),
      I1 => indvars_iv10_reg_190(7),
      O => \indvars_iv10_reg_190[7]_i_3_n_5\
    );
\indvars_iv10_reg_190[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(6),
      I1 => indvars_iv10_reg_190(6),
      O => \indvars_iv10_reg_190[7]_i_4_n_5\
    );
\indvars_iv10_reg_190[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(5),
      I1 => indvars_iv10_reg_190(5),
      O => \indvars_iv10_reg_190[7]_i_5_n_5\
    );
\indvars_iv10_reg_190[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(4),
      I1 => indvars_iv10_reg_190(4),
      O => \indvars_iv10_reg_190[7]_i_6_n_5\
    );
\indvars_iv10_reg_190[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(3),
      I1 => indvars_iv10_reg_190(3),
      O => \indvars_iv10_reg_190[7]_i_7_n_5\
    );
\indvars_iv10_reg_190[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(2),
      I1 => indvars_iv10_reg_190(2),
      O => \indvars_iv10_reg_190[7]_i_8_n_5\
    );
\indvars_iv10_reg_190[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(1),
      I1 => indvars_iv10_reg_190(1),
      O => \indvars_iv10_reg_190[7]_i_9_n_5\
    );
\indvars_iv10_reg_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv10_reg_190[0]_i_1_n_5\,
      Q => indvars_iv10_reg_190(0),
      R => '0'
    );
\indvars_iv10_reg_190_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_6_fu_668_p2(10),
      Q => indvars_iv10_reg_190(10),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_190_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_6_fu_668_p2(11),
      Q => indvars_iv10_reg_190(11),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_190_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv10_reg_190_reg[7]_i_1_n_5\,
      CO(3) => \indvars_iv10_reg_190_reg[11]_i_1_n_5\,
      CO(2) => \indvars_iv10_reg_190_reg[11]_i_1_n_6\,
      CO(1) => \indvars_iv10_reg_190_reg[11]_i_1_n_7\,
      CO(0) => \indvars_iv10_reg_190_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => zext_ln13_6_reg_780(9 downto 8),
      O(3 downto 0) => add_ln13_6_fu_668_p2(11 downto 8),
      S(3 downto 2) => indvars_iv10_reg_190(11 downto 10),
      S(1) => \indvars_iv10_reg_190[11]_i_2_n_5\,
      S(0) => \indvars_iv10_reg_190[11]_i_3_n_5\
    );
\indvars_iv10_reg_190_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_6_fu_668_p2(12),
      Q => indvars_iv10_reg_190(12),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_190_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_6_fu_668_p2(13),
      Q => indvars_iv10_reg_190(13),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_190_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv10_reg_190_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_indvars_iv10_reg_190_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \indvars_iv10_reg_190_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_indvars_iv10_reg_190_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln13_6_fu_668_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => indvars_iv10_reg_190(13 downto 12)
    );
\indvars_iv10_reg_190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv10_reg_190[1]_i_1_n_5\,
      Q => indvars_iv10_reg_190(1),
      R => '0'
    );
\indvars_iv10_reg_190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv10_reg_190[2]_i_1_n_5\,
      Q => indvars_iv10_reg_190(2),
      R => '0'
    );
\indvars_iv10_reg_190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv10_reg_190[3]_i_1_n_5\,
      Q => indvars_iv10_reg_190(3),
      R => '0'
    );
\indvars_iv10_reg_190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv10_reg_190[4]_i_1_n_5\,
      Q => indvars_iv10_reg_190(4),
      R => '0'
    );
\indvars_iv10_reg_190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_6_fu_668_p2(5),
      Q => indvars_iv10_reg_190(5),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_6_fu_668_p2(6),
      Q => indvars_iv10_reg_190(6),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_6_fu_668_p2(7),
      Q => indvars_iv10_reg_190(7),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_190_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv10_reg_190_reg[7]_i_2_n_5\,
      CO(3) => \indvars_iv10_reg_190_reg[7]_i_1_n_5\,
      CO(2) => \indvars_iv10_reg_190_reg[7]_i_1_n_6\,
      CO(1) => \indvars_iv10_reg_190_reg[7]_i_1_n_7\,
      CO(0) => \indvars_iv10_reg_190_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln13_6_reg_780(7 downto 4),
      O(3 downto 0) => add_ln13_6_fu_668_p2(7 downto 4),
      S(3) => \indvars_iv10_reg_190[7]_i_3_n_5\,
      S(2) => \indvars_iv10_reg_190[7]_i_4_n_5\,
      S(1) => \indvars_iv10_reg_190[7]_i_5_n_5\,
      S(0) => \indvars_iv10_reg_190[7]_i_6_n_5\
    );
\indvars_iv10_reg_190_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvars_iv10_reg_190_reg[7]_i_2_n_5\,
      CO(2) => \indvars_iv10_reg_190_reg[7]_i_2_n_6\,
      CO(1) => \indvars_iv10_reg_190_reg[7]_i_2_n_7\,
      CO(0) => \indvars_iv10_reg_190_reg[7]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln13_6_reg_780(3 downto 0),
      O(3 downto 0) => add_ln13_6_fu_668_p2(3 downto 0),
      S(3) => \indvars_iv10_reg_190[7]_i_7_n_5\,
      S(2) => \indvars_iv10_reg_190[7]_i_8_n_5\,
      S(1) => \indvars_iv10_reg_190[7]_i_9_n_5\,
      S(0) => \indvars_iv10_reg_190[7]_i_10_n_5\
    );
\indvars_iv10_reg_190_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_6_fu_668_p2(8),
      Q => indvars_iv10_reg_190(8),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_190_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_6_fu_668_p2(9),
      Q => indvars_iv10_reg_190(9),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_170[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(9),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_170[11]_i_2_n_5\
    );
\indvars_iv1_reg_170[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(8),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_170[11]_i_3_n_5\
    );
\indvars_iv1_reg_170[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv1_reg_170(11),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_170[11]_i_4_n_5\
    );
\indvars_iv1_reg_170[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv1_reg_170(10),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_170[11]_i_5_n_5\
    );
\indvars_iv1_reg_170[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(9),
      I1 => ap_CS_fsm_state2,
      I2 => indvars_iv1_reg_170(9),
      O => \indvars_iv1_reg_170[11]_i_6_n_5\
    );
\indvars_iv1_reg_170[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(8),
      I1 => ap_CS_fsm_state2,
      I2 => indvars_iv1_reg_170(8),
      O => \indvars_iv1_reg_170[11]_i_7_n_5\
    );
\indvars_iv1_reg_170[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv1_reg_170(13),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_170[13]_i_2_n_5\
    );
\indvars_iv1_reg_170[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv1_reg_170(12),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_170[13]_i_3_n_5\
    );
\indvars_iv1_reg_170[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(3),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_170[3]_i_2_n_5\
    );
\indvars_iv1_reg_170[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(2),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_170[3]_i_3_n_5\
    );
\indvars_iv1_reg_170[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(1),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_170[3]_i_4_n_5\
    );
\indvars_iv1_reg_170[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(0),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_170[3]_i_5_n_5\
    );
\indvars_iv1_reg_170[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06060606060606F6"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(3),
      I1 => indvars_iv1_reg_170(3),
      I2 => ap_CS_fsm_state2,
      I3 => Q(9),
      I4 => Q(4),
      I5 => Q(7),
      O => \indvars_iv1_reg_170[3]_i_6_n_5\
    );
\indvars_iv1_reg_170[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06060606060606F6"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(2),
      I1 => indvars_iv1_reg_170(2),
      I2 => ap_CS_fsm_state2,
      I3 => Q(9),
      I4 => Q(4),
      I5 => Q(7),
      O => \indvars_iv1_reg_170[3]_i_7_n_5\
    );
\indvars_iv1_reg_170[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(1),
      I1 => indvars_iv1_reg_170(1),
      I2 => ap_CS_fsm_state2,
      I3 => Q(7),
      O => \indvars_iv1_reg_170[3]_i_8_n_5\
    );
\indvars_iv1_reg_170[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(0),
      I1 => indvars_iv1_reg_170(0),
      I2 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_170[3]_i_9_n_5\
    );
\indvars_iv1_reg_170[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(7),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_170[7]_i_2_n_5\
    );
\indvars_iv1_reg_170[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(6),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_170[7]_i_3_n_5\
    );
\indvars_iv1_reg_170[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(5),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_170[7]_i_4_n_5\
    );
\indvars_iv1_reg_170[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(4),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_170[7]_i_5_n_5\
    );
\indvars_iv1_reg_170[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(7),
      I1 => ap_CS_fsm_state2,
      I2 => indvars_iv1_reg_170(7),
      O => \indvars_iv1_reg_170[7]_i_6_n_5\
    );
\indvars_iv1_reg_170[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(6),
      I1 => ap_CS_fsm_state2,
      I2 => indvars_iv1_reg_170(6),
      O => \indvars_iv1_reg_170[7]_i_7_n_5\
    );
\indvars_iv1_reg_170[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"06F6"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(5),
      I1 => indvars_iv1_reg_170(5),
      I2 => ap_CS_fsm_state2,
      I3 => Q(7),
      O => \indvars_iv1_reg_170[7]_i_8_n_5\
    );
\indvars_iv1_reg_170[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F606F606F606F6F6"
    )
        port map (
      I0 => zext_ln13_10_reg_812_reg(4),
      I1 => indvars_iv1_reg_170(4),
      I2 => ap_CS_fsm_state2,
      I3 => Q(7),
      I4 => Q(9),
      I5 => Q(4),
      O => \indvars_iv1_reg_170[7]_i_9_n_5\
    );
\indvars_iv1_reg_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv1_reg_170_reg[3]_i_1_n_12\,
      Q => indvars_iv1_reg_170(0),
      R => '0'
    );
\indvars_iv1_reg_170_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \indvars_iv1_reg_170_reg[11]_i_1_n_10\,
      Q => indvars_iv1_reg_170(10),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_170_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \indvars_iv1_reg_170_reg[11]_i_1_n_9\,
      Q => indvars_iv1_reg_170(11),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_170_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv1_reg_170_reg[7]_i_1_n_5\,
      CO(3) => \indvars_iv1_reg_170_reg[11]_i_1_n_5\,
      CO(2) => \indvars_iv1_reg_170_reg[11]_i_1_n_6\,
      CO(1) => \indvars_iv1_reg_170_reg[11]_i_1_n_7\,
      CO(0) => \indvars_iv1_reg_170_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \indvars_iv1_reg_170[11]_i_2_n_5\,
      DI(0) => \indvars_iv1_reg_170[11]_i_3_n_5\,
      O(3) => \indvars_iv1_reg_170_reg[11]_i_1_n_9\,
      O(2) => \indvars_iv1_reg_170_reg[11]_i_1_n_10\,
      O(1) => \indvars_iv1_reg_170_reg[11]_i_1_n_11\,
      O(0) => \indvars_iv1_reg_170_reg[11]_i_1_n_12\,
      S(3) => \indvars_iv1_reg_170[11]_i_4_n_5\,
      S(2) => \indvars_iv1_reg_170[11]_i_5_n_5\,
      S(1) => \indvars_iv1_reg_170[11]_i_6_n_5\,
      S(0) => \indvars_iv1_reg_170[11]_i_7_n_5\
    );
\indvars_iv1_reg_170_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \indvars_iv1_reg_170_reg[13]_i_1_n_12\,
      Q => indvars_iv1_reg_170(12),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_170_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \indvars_iv1_reg_170_reg[13]_i_1_n_11\,
      Q => indvars_iv1_reg_170(13),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_170_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv1_reg_170_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_indvars_iv1_reg_170_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \indvars_iv1_reg_170_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_indvars_iv1_reg_170_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \indvars_iv1_reg_170_reg[13]_i_1_n_11\,
      O(0) => \indvars_iv1_reg_170_reg[13]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \indvars_iv1_reg_170[13]_i_2_n_5\,
      S(0) => \indvars_iv1_reg_170[13]_i_3_n_5\
    );
\indvars_iv1_reg_170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv1_reg_170_reg[3]_i_1_n_11\,
      Q => indvars_iv1_reg_170(1),
      R => '0'
    );
\indvars_iv1_reg_170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv1_reg_170_reg[3]_i_1_n_10\,
      Q => indvars_iv1_reg_170(2),
      R => '0'
    );
\indvars_iv1_reg_170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv1_reg_170_reg[3]_i_1_n_9\,
      Q => indvars_iv1_reg_170(3),
      R => '0'
    );
\indvars_iv1_reg_170_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvars_iv1_reg_170_reg[3]_i_1_n_5\,
      CO(2) => \indvars_iv1_reg_170_reg[3]_i_1_n_6\,
      CO(1) => \indvars_iv1_reg_170_reg[3]_i_1_n_7\,
      CO(0) => \indvars_iv1_reg_170_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \indvars_iv1_reg_170[3]_i_2_n_5\,
      DI(2) => \indvars_iv1_reg_170[3]_i_3_n_5\,
      DI(1) => \indvars_iv1_reg_170[3]_i_4_n_5\,
      DI(0) => \indvars_iv1_reg_170[3]_i_5_n_5\,
      O(3) => \indvars_iv1_reg_170_reg[3]_i_1_n_9\,
      O(2) => \indvars_iv1_reg_170_reg[3]_i_1_n_10\,
      O(1) => \indvars_iv1_reg_170_reg[3]_i_1_n_11\,
      O(0) => \indvars_iv1_reg_170_reg[3]_i_1_n_12\,
      S(3) => \indvars_iv1_reg_170[3]_i_6_n_5\,
      S(2) => \indvars_iv1_reg_170[3]_i_7_n_5\,
      S(1) => \indvars_iv1_reg_170[3]_i_8_n_5\,
      S(0) => \indvars_iv1_reg_170[3]_i_9_n_5\
    );
\indvars_iv1_reg_170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv1_reg_170_reg[7]_i_1_n_12\,
      Q => indvars_iv1_reg_170(4),
      R => '0'
    );
\indvars_iv1_reg_170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv1_reg_170_reg[7]_i_1_n_11\,
      Q => indvars_iv1_reg_170(5),
      R => '0'
    );
\indvars_iv1_reg_170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \indvars_iv1_reg_170_reg[7]_i_1_n_10\,
      Q => indvars_iv1_reg_170(6),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \indvars_iv1_reg_170_reg[7]_i_1_n_9\,
      Q => indvars_iv1_reg_170(7),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_170_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv1_reg_170_reg[3]_i_1_n_5\,
      CO(3) => \indvars_iv1_reg_170_reg[7]_i_1_n_5\,
      CO(2) => \indvars_iv1_reg_170_reg[7]_i_1_n_6\,
      CO(1) => \indvars_iv1_reg_170_reg[7]_i_1_n_7\,
      CO(0) => \indvars_iv1_reg_170_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \indvars_iv1_reg_170[7]_i_2_n_5\,
      DI(2) => \indvars_iv1_reg_170[7]_i_3_n_5\,
      DI(1) => \indvars_iv1_reg_170[7]_i_4_n_5\,
      DI(0) => \indvars_iv1_reg_170[7]_i_5_n_5\,
      O(3) => \indvars_iv1_reg_170_reg[7]_i_1_n_9\,
      O(2) => \indvars_iv1_reg_170_reg[7]_i_1_n_10\,
      O(1) => \indvars_iv1_reg_170_reg[7]_i_1_n_11\,
      O(0) => \indvars_iv1_reg_170_reg[7]_i_1_n_12\,
      S(3) => \indvars_iv1_reg_170[7]_i_6_n_5\,
      S(2) => \indvars_iv1_reg_170[7]_i_7_n_5\,
      S(1) => \indvars_iv1_reg_170[7]_i_8_n_5\,
      S(0) => \indvars_iv1_reg_170[7]_i_9_n_5\
    );
\indvars_iv1_reg_170_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \indvars_iv1_reg_170_reg[11]_i_1_n_12\,
      Q => indvars_iv1_reg_170(8),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_170_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \indvars_iv1_reg_170_reg[11]_i_1_n_11\,
      Q => indvars_iv1_reg_170(9),
      R => ap_CS_fsm_state2
    );
\indvars_iv2_reg_150[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4774"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => ap_CS_fsm_state2,
      I2 => add_ln13_13_reg_801(0),
      I3 => indvars_iv2_reg_150_reg(0),
      O => \p_0_in__0\(0)
    );
\indvars_iv2_reg_150[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444477747777444"
    )
        port map (
      I0 => empty_36_fu_423_p2(1),
      I1 => ap_CS_fsm_state2,
      I2 => add_ln13_13_reg_801(0),
      I3 => indvars_iv2_reg_150_reg(0),
      I4 => indvars_iv2_reg_150_reg(1),
      I5 => add_ln13_13_reg_801(1),
      O => \p_0_in__0\(1)
    );
\indvars_iv2_reg_150[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10101F101F1F10"
    )
        port map (
      I0 => empty_37_reg_733(1),
      I1 => empty_37_reg_733(0),
      I2 => ap_CS_fsm_state2,
      I3 => \indvars_iv2_reg_150[2]_i_2_n_5\,
      I4 => indvars_iv2_reg_150_reg(2),
      I5 => add_ln13_13_reg_801(2),
      O => \p_0_in__0\(2)
    );
\indvars_iv2_reg_150[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => indvars_iv2_reg_150_reg(1),
      I1 => add_ln13_13_reg_801(1),
      I2 => add_ln13_13_reg_801(0),
      I3 => indvars_iv2_reg_150_reg(0),
      O => \indvars_iv2_reg_150[2]_i_2_n_5\
    );
\indvars_iv2_reg_150[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \phi_ln13_reg_180[3]_i_3_n_5\,
      I1 => empty_37_reg_733(3),
      I2 => ap_CS_fsm_state2,
      I3 => \indvars_iv2_reg_150[3]_i_2_n_5\,
      I4 => indvars_iv2_reg_150_reg(3),
      I5 => add_ln13_13_reg_801(3),
      O => \p_0_in__0\(3)
    );
\indvars_iv2_reg_150[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => indvars_iv2_reg_150_reg(2),
      I1 => add_ln13_13_reg_801(2),
      I2 => indvars_iv2_reg_150_reg(0),
      I3 => add_ln13_13_reg_801(0),
      I4 => add_ln13_13_reg_801(1),
      I5 => indvars_iv2_reg_150_reg(1),
      O => \indvars_iv2_reg_150[3]_i_2_n_5\
    );
\indvars_iv2_reg_150[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0FFFF1FE00000"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => empty_37_reg_733(1),
      I2 => empty_37_reg_733(3),
      I3 => empty_37_reg_733(4),
      I4 => ap_CS_fsm_state2,
      I5 => add_ln13_16_fu_688_p2(4),
      O => \p_0_in__0\(4)
    );
\indvars_iv2_reg_150[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \indvars_iv2_reg_150[3]_i_2_n_5\,
      I1 => add_ln13_13_reg_801(3),
      I2 => indvars_iv2_reg_150_reg(3),
      I3 => indvars_iv2_reg_150_reg(4),
      I4 => add_ln13_13_reg_801(4),
      O => add_ln13_16_fu_688_p2(4)
    );
\indvars_iv2_reg_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__0\(0),
      Q => indvars_iv2_reg_150_reg(0),
      R => '0'
    );
\indvars_iv2_reg_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__0\(1),
      Q => indvars_iv2_reg_150_reg(1),
      R => '0'
    );
\indvars_iv2_reg_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__0\(2),
      Q => indvars_iv2_reg_150_reg(2),
      R => '0'
    );
\indvars_iv2_reg_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__0\(3),
      Q => indvars_iv2_reg_150_reg(3),
      R => '0'
    );
\indvars_iv2_reg_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__0\(4),
      Q => indvars_iv2_reg_150_reg(4),
      R => '0'
    );
\indvars_iv_reg_160[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => trunc_ln13_1_reg_728(0),
      I1 => ap_CS_fsm_state2,
      I2 => add_ln13_13_reg_801(0),
      I3 => indvars_iv_reg_160_reg(0),
      O => \p_0_in__1\(0)
    );
\indvars_iv_reg_160[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => trunc_ln13_1_reg_728(1),
      I1 => empty_37_reg_733(0),
      I2 => ap_CS_fsm_state2,
      I3 => \indvars_iv_reg_160[1]_i_2_n_5\,
      I4 => indvars_iv_reg_160_reg(1),
      I5 => add_ln13_13_reg_801(1),
      O => \p_0_in__1\(1)
    );
\indvars_iv_reg_160[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => indvars_iv_reg_160_reg(0),
      I1 => add_ln13_13_reg_801(0),
      O => \indvars_iv_reg_160[1]_i_2_n_5\
    );
\indvars_iv_reg_160[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \add_ln13_13_reg_801[2]_i_1_n_5\,
      I1 => ap_CS_fsm_state2,
      I2 => \indvars_iv_reg_160[2]_i_2_n_5\,
      I3 => indvars_iv_reg_160_reg(2),
      I4 => add_ln13_13_reg_801(2),
      O => \p_0_in__1\(2)
    );
\indvars_iv_reg_160[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => indvars_iv_reg_160_reg(1),
      I1 => add_ln13_13_reg_801(1),
      I2 => add_ln13_13_reg_801(0),
      I3 => indvars_iv_reg_160_reg(0),
      O => \indvars_iv_reg_160[2]_i_2_n_5\
    );
\indvars_iv_reg_160[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \add_ln13_13_reg_801[3]_i_1_n_5\,
      I1 => ap_CS_fsm_state2,
      I2 => \indvars_iv_reg_160[3]_i_2_n_5\,
      I3 => indvars_iv_reg_160_reg(3),
      I4 => add_ln13_13_reg_801(3),
      O => \p_0_in__1\(3)
    );
\indvars_iv_reg_160[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => indvars_iv_reg_160_reg(2),
      I1 => add_ln13_13_reg_801(2),
      I2 => indvars_iv_reg_160_reg(0),
      I3 => add_ln13_13_reg_801(0),
      I4 => add_ln13_13_reg_801(1),
      I5 => indvars_iv_reg_160_reg(1),
      O => \indvars_iv_reg_160[3]_i_2_n_5\
    );
\indvars_iv_reg_160[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \add_ln13_13_reg_801[4]_i_1_n_5\,
      I1 => ap_CS_fsm_state2,
      I2 => add_ln13_15_fu_683_p2(4),
      O => \p_0_in__1\(4)
    );
\indvars_iv_reg_160[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \indvars_iv_reg_160[3]_i_2_n_5\,
      I1 => add_ln13_13_reg_801(3),
      I2 => indvars_iv_reg_160_reg(3),
      I3 => indvars_iv_reg_160_reg(4),
      I4 => add_ln13_13_reg_801(4),
      O => add_ln13_15_fu_683_p2(4)
    );
\indvars_iv_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__1\(0),
      Q => indvars_iv_reg_160_reg(0),
      R => '0'
    );
\indvars_iv_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__1\(1),
      Q => indvars_iv_reg_160_reg(1),
      R => '0'
    );
\indvars_iv_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__1\(2),
      Q => indvars_iv_reg_160_reg(2),
      R => '0'
    );
\indvars_iv_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__1\(3),
      Q => indvars_iv_reg_160_reg(3),
      R => '0'
    );
\indvars_iv_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__1\(4),
      Q => indvars_iv_reg_160_reg(4),
      R => '0'
    );
\mul_ln13_1_reg_717[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_padding2d_fix16_fu_495_ap_start_reg,
      O => ap_NS_fsm12_out
    );
\mul_ln13_1_reg_717[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      I3 => \mul_ln13_1_reg_717_reg[11]_i_3_n_8\,
      O => \mul_ln13_1_reg_717[11]_i_4_n_5\
    );
\mul_ln13_1_reg_717[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      O => \mul_ln13_1_reg_717[11]_i_6_n_5\
    );
\mul_ln13_1_reg_717[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      O => \mul_ln13_1_reg_717[11]_i_7_n_5\
    );
\mul_ln13_1_reg_717[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln13_1_reg_717_reg[11]_i_5_n_11\,
      O => \mul_ln13_1_reg_717[5]_i_2_n_5\
    );
\mul_ln13_1_reg_717[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_ln13_1_reg_717_reg[11]_i_5_n_12\,
      O => \mul_ln13_1_reg_717[5]_i_3_n_5\
    );
\mul_ln13_1_reg_717[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln13_1_reg_717_reg[11]_i_5_n_11\,
      O => \mul_ln13_1_reg_717[5]_i_4_n_5\
    );
\mul_ln13_1_reg_717[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_1_reg_717_reg[11]_i_5_n_12\,
      I1 => Q(7),
      O => \mul_ln13_1_reg_717[5]_i_5_n_5\
    );
\mul_ln13_1_reg_717[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln13_1_reg_728_reg[0]_i_1_n_9\,
      I1 => Q(7),
      O => \mul_ln13_1_reg_717[5]_i_6_n_5\
    );
\mul_ln13_1_reg_717[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      I3 => \mul_ln13_1_reg_717_reg[11]_i_3_n_8\,
      O => \mul_ln13_1_reg_717[6]_i_2_n_5\
    );
\mul_ln13_1_reg_717[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \mul_ln13_1_reg_717_reg[11]_i_3_n_8\,
      I1 => Q(9),
      I2 => Q(4),
      I3 => Q(7),
      O => \mul_ln13_1_reg_717[6]_i_3_n_5\
    );
\mul_ln13_1_reg_717[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => Q(9),
      I1 => Q(4),
      I2 => Q(7),
      I3 => \mul_ln13_1_reg_717_reg[11]_i_5_n_10\,
      O => \mul_ln13_1_reg_717[6]_i_4_n_5\
    );
\mul_ln13_1_reg_717[6]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_ln13_1_reg_717_reg[11]_i_5_n_11\,
      O => \mul_ln13_1_reg_717[6]_i_5_n_5\
    );
\mul_ln13_1_reg_717[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \mul_ln13_1_reg_717_reg[11]_i_3_n_8\,
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(9),
      O => \mul_ln13_1_reg_717[6]_i_6_n_5\
    );
\mul_ln13_1_reg_717[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55559995"
    )
        port map (
      I0 => \mul_ln13_1_reg_717_reg[11]_i_3_n_8\,
      I1 => \mul_ln13_1_reg_717_reg[11]_i_5_n_9\,
      I2 => Q(9),
      I3 => Q(4),
      I4 => Q(7),
      O => \mul_ln13_1_reg_717[6]_i_7_n_5\
    );
\mul_ln13_1_reg_717[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665999A"
    )
        port map (
      I0 => \mul_ln13_1_reg_717[6]_i_4_n_5\,
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(9),
      I4 => \mul_ln13_1_reg_717_reg[11]_i_5_n_9\,
      O => \mul_ln13_1_reg_717[6]_i_8_n_5\
    );
\mul_ln13_1_reg_717[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF1F10E"
    )
        port map (
      I0 => Q(9),
      I1 => Q(4),
      I2 => Q(7),
      I3 => \mul_ln13_1_reg_717_reg[11]_i_5_n_10\,
      I4 => \mul_ln13_1_reg_717[6]_i_5_n_5\,
      O => \mul_ln13_1_reg_717[6]_i_9_n_5\
    );
\mul_ln13_1_reg_717_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_372_p1(10),
      Q => mul_ln13_1_reg_717(10),
      R => '0'
    );
\mul_ln13_1_reg_717_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_372_p1(11),
      Q => mul_ln13_1_reg_717(11),
      R => '0'
    );
\mul_ln13_1_reg_717_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_1_reg_717_reg[6]_i_1_n_5\,
      CO(3 downto 1) => \NLW_mul_ln13_1_reg_717_reg[11]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln13_1_reg_717_reg[11]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mul_ln13_1_reg_717_reg[11]_i_3_n_8\,
      O(3 downto 2) => \NLW_mul_ln13_1_reg_717_reg[11]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => trunc_ln13_1_fu_372_p1(11 downto 10),
      S(3 downto 1) => B"001",
      S(0) => \mul_ln13_1_reg_717[11]_i_4_n_5\
    );
\mul_ln13_1_reg_717_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_1_reg_717_reg[11]_i_5_n_5\,
      CO(3 downto 1) => \NLW_mul_ln13_1_reg_717_reg[11]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln13_1_reg_717_reg[11]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mul_ln13_1_reg_717_reg[11]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\mul_ln13_1_reg_717_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln13_1_reg_728_reg[0]_i_1_n_5\,
      CO(3) => \mul_ln13_1_reg_717_reg[11]_i_5_n_5\,
      CO(2) => \mul_ln13_1_reg_717_reg[11]_i_5_n_6\,
      CO(1) => \mul_ln13_1_reg_717_reg[11]_i_5_n_7\,
      CO(0) => \mul_ln13_1_reg_717_reg[11]_i_5_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"1100",
      O(3) => \mul_ln13_1_reg_717_reg[11]_i_5_n_9\,
      O(2) => \mul_ln13_1_reg_717_reg[11]_i_5_n_10\,
      O(1) => \mul_ln13_1_reg_717_reg[11]_i_5_n_11\,
      O(0) => \mul_ln13_1_reg_717_reg[11]_i_5_n_12\,
      S(3) => \mul_ln13_1_reg_717[11]_i_6_n_5\,
      S(2) => '0',
      S(1) => \mul_ln13_1_reg_717[11]_i_7_n_5\,
      S(0) => '0'
    );
\mul_ln13_1_reg_717_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_372_p1(5),
      Q => mul_ln13_1_reg_717(5),
      R => '0'
    );
\mul_ln13_1_reg_717_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln13_1_reg_717_reg[5]_i_1_n_5\,
      CO(2) => \mul_ln13_1_reg_717_reg[5]_i_1_n_6\,
      CO(1) => \mul_ln13_1_reg_717_reg[5]_i_1_n_7\,
      CO(0) => \mul_ln13_1_reg_717_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_1_reg_717[5]_i_2_n_5\,
      DI(2) => \mul_ln13_1_reg_717[5]_i_3_n_5\,
      DI(1) => \trunc_ln13_1_reg_728_reg[0]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => trunc_ln13_1_fu_372_p1(5 downto 2),
      S(3) => \mul_ln13_1_reg_717[5]_i_4_n_5\,
      S(2) => \mul_ln13_1_reg_717[5]_i_5_n_5\,
      S(1) => \mul_ln13_1_reg_717[5]_i_6_n_5\,
      S(0) => \trunc_ln13_1_reg_728_reg[0]_i_1_n_10\
    );
\mul_ln13_1_reg_717_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_372_p1(6),
      Q => mul_ln13_1_reg_717(6),
      R => '0'
    );
\mul_ln13_1_reg_717_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_1_reg_717_reg[5]_i_1_n_5\,
      CO(3) => \mul_ln13_1_reg_717_reg[6]_i_1_n_5\,
      CO(2) => \mul_ln13_1_reg_717_reg[6]_i_1_n_6\,
      CO(1) => \mul_ln13_1_reg_717_reg[6]_i_1_n_7\,
      CO(0) => \mul_ln13_1_reg_717_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_1_reg_717[6]_i_2_n_5\,
      DI(2) => \mul_ln13_1_reg_717[6]_i_3_n_5\,
      DI(1) => \mul_ln13_1_reg_717[6]_i_4_n_5\,
      DI(0) => \mul_ln13_1_reg_717[6]_i_5_n_5\,
      O(3 downto 0) => trunc_ln13_1_fu_372_p1(9 downto 6),
      S(3) => \mul_ln13_1_reg_717[6]_i_6_n_5\,
      S(2) => \mul_ln13_1_reg_717[6]_i_7_n_5\,
      S(1) => \mul_ln13_1_reg_717[6]_i_8_n_5\,
      S(0) => \mul_ln13_1_reg_717[6]_i_9_n_5\
    );
\mul_ln13_1_reg_717_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_372_p1(7),
      Q => mul_ln13_1_reg_717(7),
      R => '0'
    );
\mul_ln13_1_reg_717_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_372_p1(8),
      Q => mul_ln13_1_reg_717(8),
      R => '0'
    );
\mul_ln13_1_reg_717_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_372_p1(9),
      Q => mul_ln13_1_reg_717(9),
      R => '0'
    );
\mul_ln13_reg_750[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => empty_37_reg_733(4),
      I1 => Q(9),
      I2 => Q(4),
      I3 => Q(7),
      O => \mul_ln13_reg_750[10]_i_11_n_5\
    );
\mul_ln13_reg_750[10]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => empty_37_reg_733(4),
      I1 => Q(7),
      I2 => empty_37_reg_733(3),
      O => \mul_ln13_reg_750[10]_i_12_n_5\
    );
\mul_ln13_reg_750[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      I3 => empty_37_reg_733(3),
      I4 => empty_37_reg_733(4),
      O => \mul_ln13_reg_750[10]_i_13_n_5\
    );
\mul_ln13_reg_750[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00054444"
    )
        port map (
      I0 => Q(7),
      I1 => empty_37_reg_733(4),
      I2 => Q(4),
      I3 => Q(9),
      I4 => empty_37_reg_733(3),
      O => \mul_ln13_reg_750[10]_i_14_n_5\
    );
\mul_ln13_reg_750[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[10]_i_10_n_6\,
      I1 => \mul_ln13_reg_750_reg[13]_i_2_n_8\,
      O => \mul_ln13_reg_750[10]_i_2_n_5\
    );
\mul_ln13_reg_750[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[10]_i_10_n_11\,
      I1 => \mul_ln13_reg_750_reg[13]_i_2_n_8\,
      O => \mul_ln13_reg_750[10]_i_3_n_5\
    );
\mul_ln13_reg_750[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[6]_i_3_n_9\,
      I1 => \mul_ln13_reg_750_reg[10]_i_10_n_12\,
      O => \mul_ln13_reg_750[10]_i_4_n_5\
    );
\mul_ln13_reg_750[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[6]_i_3_n_9\,
      I1 => \mul_ln13_reg_750_reg[10]_i_10_n_12\,
      O => \mul_ln13_reg_750[10]_i_5_n_5\
    );
\mul_ln13_reg_750[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[10]_i_10_n_6\,
      I1 => \mul_ln13_reg_750_reg[13]_i_2_n_8\,
      O => \mul_ln13_reg_750[10]_i_6_n_5\
    );
\mul_ln13_reg_750[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[10]_i_10_n_11\,
      I1 => \mul_ln13_reg_750_reg[10]_i_10_n_6\,
      I2 => \mul_ln13_reg_750_reg[13]_i_2_n_8\,
      O => \mul_ln13_reg_750[10]_i_7_n_5\
    );
\mul_ln13_reg_750[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[6]_i_3_n_9\,
      I1 => \mul_ln13_reg_750_reg[10]_i_10_n_12\,
      I2 => \mul_ln13_reg_750_reg[10]_i_10_n_11\,
      I3 => \mul_ln13_reg_750_reg[13]_i_2_n_8\,
      O => \mul_ln13_reg_750[10]_i_8_n_5\
    );
\mul_ln13_reg_750[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[10]_i_10_n_12\,
      I1 => \mul_ln13_reg_750_reg[6]_i_3_n_9\,
      I2 => \mul_ln13_reg_750_reg[6]_i_3_n_10\,
      I3 => \mul_ln13_reg_750_reg[3]_i_2_n_9\,
      O => \mul_ln13_reg_750[10]_i_9_n_5\
    );
\mul_ln13_reg_750[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[13]_i_2_n_8\,
      O => \mul_ln13_reg_750[13]_i_3_n_5\
    );
\mul_ln13_reg_750[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[13]_i_2_n_8\,
      O => \mul_ln13_reg_750[13]_i_4_n_5\
    );
\mul_ln13_reg_750[13]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[13]_i_2_n_8\,
      O => \mul_ln13_reg_750[13]_i_5_n_5\
    );
\mul_ln13_reg_750[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66655556"
    )
        port map (
      I0 => empty_37_reg_733(1),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(9),
      I4 => empty_37_reg_733(0),
      O => \mul_ln13_reg_750[2]_i_2_n_5\
    );
\mul_ln13_reg_750[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => Q(9),
      I2 => Q(4),
      I3 => Q(7),
      O => \mul_ln13_reg_750[2]_i_3_n_5\
    );
\mul_ln13_reg_750[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEDDDDE"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(9),
      I4 => empty_37_reg_733(1),
      O => \mul_ln13_reg_750[2]_i_4_n_5\
    );
\mul_ln13_reg_750[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AB5554AA"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      I3 => empty_37_reg_733(1),
      I4 => empty_37_reg_733(0),
      O => \mul_ln13_reg_750[2]_i_5_n_5\
    );
\mul_ln13_reg_750[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AAA8A8"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => Q(9),
      I2 => Q(4),
      I3 => empty_37_reg_733(1),
      I4 => Q(7),
      O => \mul_ln13_reg_750[2]_i_6_n_5\
    );
\mul_ln13_reg_750[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(7),
      I1 => empty_37_reg_733(0),
      O => \mul_ln13_reg_750[2]_i_7_n_5\
    );
\mul_ln13_reg_750[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[2]_i_1_n_9\,
      I1 => \mul_ln13_reg_750_reg[3]_i_2_n_12\,
      O => mul_ln13_fu_393_p2(3)
    );
\mul_ln13_reg_750[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => empty_37_reg_733(3),
      I1 => Q(7),
      I2 => empty_37_reg_733(4),
      O => \mul_ln13_reg_750[3]_i_3_n_5\
    );
\mul_ln13_reg_750[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => empty_37_reg_733(3),
      I1 => Q(9),
      I2 => Q(4),
      I3 => Q(7),
      O => \mul_ln13_reg_750[3]_i_4_n_5\
    );
\mul_ln13_reg_750[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => empty_37_reg_733(3),
      I1 => Q(7),
      I2 => empty_37_reg_733(4),
      O => \mul_ln13_reg_750[3]_i_5_n_5\
    );
\mul_ln13_reg_750[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => empty_37_reg_733(4),
      I1 => Q(9),
      I2 => Q(4),
      I3 => Q(7),
      I4 => empty_37_reg_733(3),
      O => \mul_ln13_reg_750[3]_i_6_n_5\
    );
\mul_ln13_reg_750[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AAA8A8"
    )
        port map (
      I0 => empty_37_reg_733(3),
      I1 => Q(9),
      I2 => Q(4),
      I3 => empty_37_reg_733(4),
      I4 => Q(7),
      O => \mul_ln13_reg_750[3]_i_7_n_5\
    );
\mul_ln13_reg_750[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(7),
      I1 => empty_37_reg_733(3),
      O => \mul_ln13_reg_750[3]_i_8_n_5\
    );
\mul_ln13_reg_750[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF54FE00"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      I3 => empty_37_reg_733(1),
      I4 => empty_37_reg_733(0),
      O => \mul_ln13_reg_750[6]_i_10_n_5\
    );
\mul_ln13_reg_750[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(9),
      I1 => Q(4),
      I2 => Q(7),
      I3 => empty_37_reg_733(1),
      O => \mul_ln13_reg_750[6]_i_12_n_5\
    );
\mul_ln13_reg_750[6]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000003FD"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => Q(9),
      I2 => Q(4),
      I3 => empty_37_reg_733(1),
      I4 => Q(7),
      O => \mul_ln13_reg_750[6]_i_13_n_5\
    );
\mul_ln13_reg_750[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66627773"
    )
        port map (
      I0 => Q(7),
      I1 => empty_37_reg_733(1),
      I2 => Q(4),
      I3 => Q(9),
      I4 => empty_37_reg_733(0),
      O => \mul_ln13_reg_750[6]_i_14_n_5\
    );
\mul_ln13_reg_750[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[6]_i_3_n_10\,
      I1 => \mul_ln13_reg_750_reg[3]_i_2_n_9\,
      O => \mul_ln13_reg_750[6]_i_2_n_5\
    );
\mul_ln13_reg_750[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[6]_i_3_n_10\,
      I1 => \mul_ln13_reg_750_reg[3]_i_2_n_9\,
      O => \mul_ln13_reg_750[6]_i_4_n_5\
    );
\mul_ln13_reg_750[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[6]_i_3_n_11\,
      I1 => \mul_ln13_reg_750_reg[3]_i_2_n_10\,
      O => \mul_ln13_reg_750[6]_i_5_n_5\
    );
\mul_ln13_reg_750[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[6]_i_3_n_12\,
      I1 => \mul_ln13_reg_750_reg[3]_i_2_n_11\,
      O => \mul_ln13_reg_750[6]_i_6_n_5\
    );
\mul_ln13_reg_750[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_750_reg[2]_i_1_n_9\,
      I1 => \mul_ln13_reg_750_reg[3]_i_2_n_12\,
      O => \mul_ln13_reg_750[6]_i_7_n_5\
    );
\mul_ln13_reg_750[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      I3 => empty_37_reg_733(1),
      O => \mul_ln13_reg_750[6]_i_8_n_5\
    );
\mul_ln13_reg_750[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => empty_37_reg_733(1),
      I1 => Q(9),
      I2 => Q(4),
      I3 => Q(7),
      O => \mul_ln13_reg_750[6]_i_9_n_5\
    );
\mul_ln13_reg_750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_393_p2(0),
      Q => mul_ln13_reg_750(0),
      R => '0'
    );
\mul_ln13_reg_750_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_393_p2(10),
      Q => mul_ln13_reg_750(10),
      R => '0'
    );
\mul_ln13_reg_750_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_reg_750_reg[6]_i_1_n_5\,
      CO(3) => \mul_ln13_reg_750_reg[10]_i_1_n_5\,
      CO(2) => \mul_ln13_reg_750_reg[10]_i_1_n_6\,
      CO(1) => \mul_ln13_reg_750_reg[10]_i_1_n_7\,
      CO(0) => \mul_ln13_reg_750_reg[10]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_reg_750[10]_i_2_n_5\,
      DI(2) => \mul_ln13_reg_750[10]_i_3_n_5\,
      DI(1) => \mul_ln13_reg_750[10]_i_4_n_5\,
      DI(0) => \mul_ln13_reg_750[10]_i_5_n_5\,
      O(3 downto 0) => mul_ln13_fu_393_p2(10 downto 7),
      S(3) => \mul_ln13_reg_750[10]_i_6_n_5\,
      S(2) => \mul_ln13_reg_750[10]_i_7_n_5\,
      S(1) => \mul_ln13_reg_750[10]_i_8_n_5\,
      S(0) => \mul_ln13_reg_750[10]_i_9_n_5\
    );
\mul_ln13_reg_750_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_reg_750_reg[3]_i_2_n_5\,
      CO(3) => \NLW_mul_ln13_reg_750_reg[10]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln13_reg_750_reg[10]_i_10_n_6\,
      CO(1) => \NLW_mul_ln13_reg_750_reg[10]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \mul_ln13_reg_750_reg[10]_i_10_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln13_reg_750[10]_i_11_n_5\,
      DI(0) => \mul_ln13_reg_750[10]_i_12_n_5\,
      O(3 downto 2) => \NLW_mul_ln13_reg_750_reg[10]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \mul_ln13_reg_750_reg[10]_i_10_n_11\,
      O(0) => \mul_ln13_reg_750_reg[10]_i_10_n_12\,
      S(3 downto 2) => B"01",
      S(1) => \mul_ln13_reg_750[10]_i_13_n_5\,
      S(0) => \mul_ln13_reg_750[10]_i_14_n_5\
    );
\mul_ln13_reg_750_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_393_p2(11),
      Q => mul_ln13_reg_750(11),
      R => '0'
    );
\mul_ln13_reg_750_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_393_p2(12),
      Q => mul_ln13_reg_750(12),
      R => '0'
    );
\mul_ln13_reg_750_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_393_p2(13),
      Q => mul_ln13_reg_750(13),
      R => '0'
    );
\mul_ln13_reg_750_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_reg_750_reg[10]_i_1_n_5\,
      CO(3 downto 2) => \NLW_mul_ln13_reg_750_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mul_ln13_reg_750_reg[13]_i_1_n_7\,
      CO(0) => \mul_ln13_reg_750_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln13_reg_750_reg[13]_i_2_n_8\,
      DI(0) => \mul_ln13_reg_750[13]_i_3_n_5\,
      O(3) => \NLW_mul_ln13_reg_750_reg[13]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => mul_ln13_fu_393_p2(13 downto 11),
      S(3 downto 2) => B"01",
      S(1) => \mul_ln13_reg_750[13]_i_4_n_5\,
      S(0) => \mul_ln13_reg_750[13]_i_5_n_5\
    );
\mul_ln13_reg_750_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_reg_750_reg[6]_i_3_n_5\,
      CO(3 downto 1) => \NLW_mul_ln13_reg_750_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln13_reg_750_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mul_ln13_reg_750_reg[13]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\mul_ln13_reg_750_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_393_p2(1),
      Q => mul_ln13_reg_750(1),
      R => '0'
    );
\mul_ln13_reg_750_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_393_p2(2),
      Q => mul_ln13_reg_750(2),
      R => '0'
    );
\mul_ln13_reg_750_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln13_reg_750_reg[2]_i_1_n_5\,
      CO(2) => \mul_ln13_reg_750_reg[2]_i_1_n_6\,
      CO(1) => \mul_ln13_reg_750_reg[2]_i_1_n_7\,
      CO(0) => \mul_ln13_reg_750_reg[2]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_reg_750[2]_i_2_n_5\,
      DI(2) => empty_37_reg_733(0),
      DI(1) => \mul_ln13_reg_750[2]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \mul_ln13_reg_750_reg[2]_i_1_n_9\,
      O(2 downto 0) => mul_ln13_fu_393_p2(2 downto 0),
      S(3) => \mul_ln13_reg_750[2]_i_4_n_5\,
      S(2) => \mul_ln13_reg_750[2]_i_5_n_5\,
      S(1) => \mul_ln13_reg_750[2]_i_6_n_5\,
      S(0) => \mul_ln13_reg_750[2]_i_7_n_5\
    );
\mul_ln13_reg_750_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_393_p2(3),
      Q => mul_ln13_reg_750(3),
      R => '0'
    );
\mul_ln13_reg_750_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln13_reg_750_reg[3]_i_2_n_5\,
      CO(2) => \mul_ln13_reg_750_reg[3]_i_2_n_6\,
      CO(1) => \mul_ln13_reg_750_reg[3]_i_2_n_7\,
      CO(0) => \mul_ln13_reg_750_reg[3]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_reg_750[3]_i_3_n_5\,
      DI(2) => empty_37_reg_733(3),
      DI(1) => \mul_ln13_reg_750[3]_i_4_n_5\,
      DI(0) => '0',
      O(3) => \mul_ln13_reg_750_reg[3]_i_2_n_9\,
      O(2) => \mul_ln13_reg_750_reg[3]_i_2_n_10\,
      O(1) => \mul_ln13_reg_750_reg[3]_i_2_n_11\,
      O(0) => \mul_ln13_reg_750_reg[3]_i_2_n_12\,
      S(3) => \mul_ln13_reg_750[3]_i_5_n_5\,
      S(2) => \mul_ln13_reg_750[3]_i_6_n_5\,
      S(1) => \mul_ln13_reg_750[3]_i_7_n_5\,
      S(0) => \mul_ln13_reg_750[3]_i_8_n_5\
    );
\mul_ln13_reg_750_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_393_p2(4),
      Q => mul_ln13_reg_750(4),
      R => '0'
    );
\mul_ln13_reg_750_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_393_p2(5),
      Q => mul_ln13_reg_750(5),
      R => '0'
    );
\mul_ln13_reg_750_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_393_p2(6),
      Q => mul_ln13_reg_750(6),
      R => '0'
    );
\mul_ln13_reg_750_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln13_reg_750_reg[6]_i_1_n_5\,
      CO(2) => \mul_ln13_reg_750_reg[6]_i_1_n_6\,
      CO(1) => \mul_ln13_reg_750_reg[6]_i_1_n_7\,
      CO(0) => \mul_ln13_reg_750_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_reg_750[6]_i_2_n_5\,
      DI(2) => \mul_ln13_reg_750_reg[6]_i_3_n_11\,
      DI(1) => \mul_ln13_reg_750_reg[6]_i_3_n_12\,
      DI(0) => \mul_ln13_reg_750_reg[2]_i_1_n_9\,
      O(3 downto 1) => mul_ln13_fu_393_p2(6 downto 4),
      O(0) => \NLW_mul_ln13_reg_750_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \mul_ln13_reg_750[6]_i_4_n_5\,
      S(2) => \mul_ln13_reg_750[6]_i_5_n_5\,
      S(1) => \mul_ln13_reg_750[6]_i_6_n_5\,
      S(0) => \mul_ln13_reg_750[6]_i_7_n_5\
    );
\mul_ln13_reg_750_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_reg_750_reg[2]_i_1_n_5\,
      CO(3) => \mul_ln13_reg_750_reg[6]_i_3_n_5\,
      CO(2) => \mul_ln13_reg_750_reg[6]_i_3_n_6\,
      CO(1) => \mul_ln13_reg_750_reg[6]_i_3_n_7\,
      CO(0) => \mul_ln13_reg_750_reg[6]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => \mul_ln13_reg_750[6]_i_8_n_5\,
      DI(1) => \mul_ln13_reg_750[6]_i_9_n_5\,
      DI(0) => \mul_ln13_reg_750[6]_i_10_n_5\,
      O(3) => \mul_ln13_reg_750_reg[6]_i_3_n_9\,
      O(2) => \mul_ln13_reg_750_reg[6]_i_3_n_10\,
      O(1) => \mul_ln13_reg_750_reg[6]_i_3_n_11\,
      O(0) => \mul_ln13_reg_750_reg[6]_i_3_n_12\,
      S(3) => S(0),
      S(2) => \mul_ln13_reg_750[6]_i_12_n_5\,
      S(1) => \mul_ln13_reg_750[6]_i_13_n_5\,
      S(0) => \mul_ln13_reg_750[6]_i_14_n_5\
    );
\mul_ln13_reg_750_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_393_p2(7),
      Q => mul_ln13_reg_750(7),
      R => '0'
    );
\mul_ln13_reg_750_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_393_p2(8),
      Q => mul_ln13_reg_750(8),
      R => '0'
    );
\mul_ln13_reg_750_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_393_p2(9),
      Q => mul_ln13_reg_750(9),
      R => '0'
    );
\o_count_0_reg_200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln20_1_reg_859(0),
      Q => o_count_0_reg_200(0),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_200_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln20_1_reg_859(10),
      Q => o_count_0_reg_200(10),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_200_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln20_1_reg_859(11),
      Q => o_count_0_reg_200(11),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_200_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln20_1_reg_859(12),
      Q => o_count_0_reg_200(12),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_200_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln20_1_reg_859(13),
      Q => o_count_0_reg_200(13),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln20_1_reg_859(1),
      Q => o_count_0_reg_200(1),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln20_1_reg_859(2),
      Q => o_count_0_reg_200(2),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln20_1_reg_859(3),
      Q => o_count_0_reg_200(3),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_200_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln20_1_reg_859(4),
      Q => o_count_0_reg_200(4),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_200_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln20_1_reg_859(5),
      Q => o_count_0_reg_200(5),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_200_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln20_1_reg_859(6),
      Q => o_count_0_reg_200(6),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_200_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln20_1_reg_859(7),
      Q => o_count_0_reg_200(7),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_200_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln20_1_reg_859(8),
      Q => o_count_0_reg_200(8),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_200_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln20_1_reg_859(9),
      Q => o_count_0_reg_200(9),
      R => ap_CS_fsm_state2
    );
\o_count_1_reg_235[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AA2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => ap_NS_fsm13_out,
      O => \o_count_1_reg_235[0]_i_1_n_5\
    );
\o_count_1_reg_235[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009000000000009"
    )
        port map (
      I0 => depth_0_reg_224(4),
      I1 => empty_38_reg_807(4),
      I2 => depth_0_reg_224(1),
      I3 => depth_0_reg_224(2),
      I4 => empty_38_reg_807(0),
      I5 => depth_0_reg_224(0),
      O => \o_count_1_reg_235[0]_i_3_n_5\
    );
\o_count_1_reg_235[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55D2AA20000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => o_count_0_reg_200(0),
      I5 => o_count_1_reg_235_reg(0),
      O => \o_count_1_reg_235[0]_i_4_n_5\
    );
\o_count_1_reg_235[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55D2AA20000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => o_count_0_reg_200(3),
      I5 => o_count_1_reg_235_reg(3),
      O => \o_count_1_reg_235[0]_i_5_n_5\
    );
\o_count_1_reg_235[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55D2AA20000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => o_count_0_reg_200(2),
      I5 => o_count_1_reg_235_reg(2),
      O => \o_count_1_reg_235[0]_i_6_n_5\
    );
\o_count_1_reg_235[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55D2AA20000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => o_count_0_reg_200(1),
      I5 => o_count_1_reg_235_reg(1),
      O => \o_count_1_reg_235[0]_i_7_n_5\
    );
\o_count_1_reg_235[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA2FFFF0000D55D"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => o_count_1_reg_235_reg(0),
      I5 => o_count_0_reg_200(0),
      O => \o_count_1_reg_235[0]_i_8_n_5\
    );
\o_count_1_reg_235[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55D2AA20000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => o_count_0_reg_200(13),
      I5 => o_count_1_reg_235_reg(13),
      O => \o_count_1_reg_235[12]_i_2_n_5\
    );
\o_count_1_reg_235[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55D2AA20000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => o_count_0_reg_200(12),
      I5 => o_count_1_reg_235_reg(12),
      O => \o_count_1_reg_235[12]_i_3_n_5\
    );
\o_count_1_reg_235[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55D2AA20000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => o_count_0_reg_200(7),
      I5 => o_count_1_reg_235_reg(7),
      O => \o_count_1_reg_235[4]_i_2_n_5\
    );
\o_count_1_reg_235[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55D2AA20000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => o_count_0_reg_200(6),
      I5 => o_count_1_reg_235_reg(6),
      O => \o_count_1_reg_235[4]_i_3_n_5\
    );
\o_count_1_reg_235[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55D2AA20000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => o_count_0_reg_200(5),
      I5 => o_count_1_reg_235_reg(5),
      O => \o_count_1_reg_235[4]_i_4_n_5\
    );
\o_count_1_reg_235[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55D2AA20000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => o_count_0_reg_200(4),
      I5 => o_count_1_reg_235_reg(4),
      O => \o_count_1_reg_235[4]_i_5_n_5\
    );
\o_count_1_reg_235[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55D2AA20000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => o_count_0_reg_200(11),
      I5 => o_count_1_reg_235_reg(11),
      O => \o_count_1_reg_235[8]_i_2_n_5\
    );
\o_count_1_reg_235[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55D2AA20000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => o_count_0_reg_200(10),
      I5 => o_count_1_reg_235_reg(10),
      O => \o_count_1_reg_235[8]_i_3_n_5\
    );
\o_count_1_reg_235[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55D2AA20000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => o_count_0_reg_200(9),
      I5 => o_count_1_reg_235_reg(9),
      O => \o_count_1_reg_235[8]_i_4_n_5\
    );
\o_count_1_reg_235[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55D2AA20000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_235[0]_i_3_n_5\,
      I2 => empty_38_reg_807(3),
      I3 => depth_0_reg_224(3),
      I4 => o_count_0_reg_200(8),
      I5 => o_count_1_reg_235_reg(8),
      O => \o_count_1_reg_235[8]_i_5_n_5\
    );
\o_count_1_reg_235_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_235[0]_i_1_n_5\,
      D => \o_count_1_reg_235_reg[0]_i_2_n_12\,
      Q => o_count_1_reg_235_reg(0),
      R => '0'
    );
\o_count_1_reg_235_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_1_reg_235_reg[0]_i_2_n_5\,
      CO(2) => \o_count_1_reg_235_reg[0]_i_2_n_6\,
      CO(1) => \o_count_1_reg_235_reg[0]_i_2_n_7\,
      CO(0) => \o_count_1_reg_235_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \o_count_1_reg_235[0]_i_4_n_5\,
      O(3) => \o_count_1_reg_235_reg[0]_i_2_n_9\,
      O(2) => \o_count_1_reg_235_reg[0]_i_2_n_10\,
      O(1) => \o_count_1_reg_235_reg[0]_i_2_n_11\,
      O(0) => \o_count_1_reg_235_reg[0]_i_2_n_12\,
      S(3) => \o_count_1_reg_235[0]_i_5_n_5\,
      S(2) => \o_count_1_reg_235[0]_i_6_n_5\,
      S(1) => \o_count_1_reg_235[0]_i_7_n_5\,
      S(0) => \o_count_1_reg_235[0]_i_8_n_5\
    );
\o_count_1_reg_235_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_235[0]_i_1_n_5\,
      D => \o_count_1_reg_235_reg[8]_i_1_n_10\,
      Q => o_count_1_reg_235_reg(10),
      R => '0'
    );
\o_count_1_reg_235_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_235[0]_i_1_n_5\,
      D => \o_count_1_reg_235_reg[8]_i_1_n_9\,
      Q => o_count_1_reg_235_reg(11),
      R => '0'
    );
\o_count_1_reg_235_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_235[0]_i_1_n_5\,
      D => \o_count_1_reg_235_reg[12]_i_1_n_12\,
      Q => o_count_1_reg_235_reg(12),
      R => '0'
    );
\o_count_1_reg_235_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_1_reg_235_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_1_reg_235_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_1_reg_235_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_1_reg_235_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_1_reg_235_reg[12]_i_1_n_11\,
      O(0) => \o_count_1_reg_235_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_1_reg_235[12]_i_2_n_5\,
      S(0) => \o_count_1_reg_235[12]_i_3_n_5\
    );
\o_count_1_reg_235_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_235[0]_i_1_n_5\,
      D => \o_count_1_reg_235_reg[12]_i_1_n_11\,
      Q => o_count_1_reg_235_reg(13),
      R => '0'
    );
\o_count_1_reg_235_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_235[0]_i_1_n_5\,
      D => \o_count_1_reg_235_reg[0]_i_2_n_11\,
      Q => o_count_1_reg_235_reg(1),
      R => '0'
    );
\o_count_1_reg_235_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_235[0]_i_1_n_5\,
      D => \o_count_1_reg_235_reg[0]_i_2_n_10\,
      Q => o_count_1_reg_235_reg(2),
      R => '0'
    );
\o_count_1_reg_235_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_235[0]_i_1_n_5\,
      D => \o_count_1_reg_235_reg[0]_i_2_n_9\,
      Q => o_count_1_reg_235_reg(3),
      R => '0'
    );
\o_count_1_reg_235_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_235[0]_i_1_n_5\,
      D => \o_count_1_reg_235_reg[4]_i_1_n_12\,
      Q => o_count_1_reg_235_reg(4),
      R => '0'
    );
\o_count_1_reg_235_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_1_reg_235_reg[0]_i_2_n_5\,
      CO(3) => \o_count_1_reg_235_reg[4]_i_1_n_5\,
      CO(2) => \o_count_1_reg_235_reg[4]_i_1_n_6\,
      CO(1) => \o_count_1_reg_235_reg[4]_i_1_n_7\,
      CO(0) => \o_count_1_reg_235_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_1_reg_235_reg[4]_i_1_n_9\,
      O(2) => \o_count_1_reg_235_reg[4]_i_1_n_10\,
      O(1) => \o_count_1_reg_235_reg[4]_i_1_n_11\,
      O(0) => \o_count_1_reg_235_reg[4]_i_1_n_12\,
      S(3) => \o_count_1_reg_235[4]_i_2_n_5\,
      S(2) => \o_count_1_reg_235[4]_i_3_n_5\,
      S(1) => \o_count_1_reg_235[4]_i_4_n_5\,
      S(0) => \o_count_1_reg_235[4]_i_5_n_5\
    );
\o_count_1_reg_235_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_235[0]_i_1_n_5\,
      D => \o_count_1_reg_235_reg[4]_i_1_n_11\,
      Q => o_count_1_reg_235_reg(5),
      R => '0'
    );
\o_count_1_reg_235_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_235[0]_i_1_n_5\,
      D => \o_count_1_reg_235_reg[4]_i_1_n_10\,
      Q => o_count_1_reg_235_reg(6),
      R => '0'
    );
\o_count_1_reg_235_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_235[0]_i_1_n_5\,
      D => \o_count_1_reg_235_reg[4]_i_1_n_9\,
      Q => o_count_1_reg_235_reg(7),
      R => '0'
    );
\o_count_1_reg_235_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_235[0]_i_1_n_5\,
      D => \o_count_1_reg_235_reg[8]_i_1_n_12\,
      Q => o_count_1_reg_235_reg(8),
      R => '0'
    );
\o_count_1_reg_235_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_1_reg_235_reg[4]_i_1_n_5\,
      CO(3) => \o_count_1_reg_235_reg[8]_i_1_n_5\,
      CO(2) => \o_count_1_reg_235_reg[8]_i_1_n_6\,
      CO(1) => \o_count_1_reg_235_reg[8]_i_1_n_7\,
      CO(0) => \o_count_1_reg_235_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_1_reg_235_reg[8]_i_1_n_9\,
      O(2) => \o_count_1_reg_235_reg[8]_i_1_n_10\,
      O(1) => \o_count_1_reg_235_reg[8]_i_1_n_11\,
      O(0) => \o_count_1_reg_235_reg[8]_i_1_n_12\,
      S(3) => \o_count_1_reg_235[8]_i_2_n_5\,
      S(2) => \o_count_1_reg_235[8]_i_3_n_5\,
      S(1) => \o_count_1_reg_235[8]_i_4_n_5\,
      S(0) => \o_count_1_reg_235[8]_i_5_n_5\
    );
\o_count_1_reg_235_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_235[0]_i_1_n_5\,
      D => \o_count_1_reg_235_reg[8]_i_1_n_11\,
      Q => o_count_1_reg_235_reg(9),
      R => '0'
    );
\o_count_2_reg_267[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => indvars_iv10_reg_190(0),
      I1 => add_ln20_2_reg_883(0),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(0)
    );
\o_count_2_reg_267[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => indvars_iv10_reg_190(10),
      I1 => add_ln20_2_reg_883(10),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(10)
    );
\o_count_2_reg_267[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => indvars_iv10_reg_190(11),
      I1 => add_ln20_2_reg_883(11),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(11)
    );
\o_count_2_reg_267[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => indvars_iv10_reg_190(12),
      I1 => add_ln20_2_reg_883(12),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(12)
    );
\o_count_2_reg_267[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => indvars_iv10_reg_190(13),
      I1 => add_ln20_2_reg_883(13),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(13)
    );
\o_count_2_reg_267[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => indvars_iv10_reg_190(1),
      I1 => add_ln20_2_reg_883(1),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(1)
    );
\o_count_2_reg_267[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => indvars_iv10_reg_190(2),
      I1 => add_ln20_2_reg_883(2),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(2)
    );
\o_count_2_reg_267[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => indvars_iv10_reg_190(3),
      I1 => add_ln20_2_reg_883(3),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(3)
    );
\o_count_2_reg_267[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => indvars_iv10_reg_190(4),
      I1 => add_ln20_2_reg_883(4),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(4)
    );
\o_count_2_reg_267[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => indvars_iv10_reg_190(5),
      I1 => add_ln20_2_reg_883(5),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(5)
    );
\o_count_2_reg_267[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => indvars_iv10_reg_190(6),
      I1 => add_ln20_2_reg_883(6),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(6)
    );
\o_count_2_reg_267[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => indvars_iv10_reg_190(7),
      I1 => add_ln20_2_reg_883(7),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(7)
    );
\o_count_2_reg_267[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => indvars_iv10_reg_190(8),
      I1 => add_ln20_2_reg_883(8),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(8)
    );
\o_count_2_reg_267[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => indvars_iv10_reg_190(9),
      I1 => add_ln20_2_reg_883(9),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(9)
    );
\o_count_2_reg_267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(0),
      Q => o_count_2_reg_267(0),
      R => '0'
    );
\o_count_2_reg_267_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(10),
      Q => o_count_2_reg_267(10),
      R => '0'
    );
\o_count_2_reg_267_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(11),
      Q => o_count_2_reg_267(11),
      R => '0'
    );
\o_count_2_reg_267_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(12),
      Q => o_count_2_reg_267(12),
      R => '0'
    );
\o_count_2_reg_267_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(13),
      Q => o_count_2_reg_267(13),
      R => '0'
    );
\o_count_2_reg_267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(1),
      Q => o_count_2_reg_267(1),
      R => '0'
    );
\o_count_2_reg_267_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(2),
      Q => o_count_2_reg_267(2),
      R => '0'
    );
\o_count_2_reg_267_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(3),
      Q => o_count_2_reg_267(3),
      R => '0'
    );
\o_count_2_reg_267_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(4),
      Q => o_count_2_reg_267(4),
      R => '0'
    );
\o_count_2_reg_267_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(5),
      Q => o_count_2_reg_267(5),
      R => '0'
    );
\o_count_2_reg_267_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(6),
      Q => o_count_2_reg_267(6),
      R => '0'
    );
\o_count_2_reg_267_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(7),
      Q => o_count_2_reg_267(7),
      R => '0'
    );
\o_count_2_reg_267_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(8),
      Q => o_count_2_reg_267(8),
      R => '0'
    );
\o_count_2_reg_267_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(9),
      Q => o_count_2_reg_267(9),
      R => '0'
    );
\o_count_3_reg_300[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_7_reg_878_reg(0),
      I1 => o_count_2_reg_267(0),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln25_reg_864,
      O => \o_count_3_reg_300[0]_i_1_n_5\
    );
\o_count_3_reg_300[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_7_reg_878_reg(10),
      I1 => o_count_2_reg_267(10),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln25_reg_864,
      O => \o_count_3_reg_300[10]_i_1_n_5\
    );
\o_count_3_reg_300[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_7_reg_878_reg(11),
      I1 => o_count_2_reg_267(11),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln25_reg_864,
      O => \o_count_3_reg_300[11]_i_1_n_5\
    );
\o_count_3_reg_300[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_7_reg_878_reg(12),
      I1 => o_count_2_reg_267(12),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln25_reg_864,
      O => \o_count_3_reg_300[12]_i_1_n_5\
    );
\o_count_3_reg_300[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => icmp_ln25_reg_864,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \add_ln30_reg_854[13]_i_1_n_5\,
      O => \o_count_3_reg_300[13]_i_1_n_5\
    );
\o_count_3_reg_300[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_7_reg_878_reg(13),
      I1 => o_count_2_reg_267(13),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln25_reg_864,
      O => \o_count_3_reg_300[13]_i_2_n_5\
    );
\o_count_3_reg_300[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_7_reg_878_reg(1),
      I1 => o_count_2_reg_267(1),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln25_reg_864,
      O => \o_count_3_reg_300[1]_i_1_n_5\
    );
\o_count_3_reg_300[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_7_reg_878_reg(2),
      I1 => o_count_2_reg_267(2),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln25_reg_864,
      O => \o_count_3_reg_300[2]_i_1_n_5\
    );
\o_count_3_reg_300[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_7_reg_878_reg(3),
      I1 => o_count_2_reg_267(3),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln25_reg_864,
      O => \o_count_3_reg_300[3]_i_1_n_5\
    );
\o_count_3_reg_300[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_7_reg_878_reg(4),
      I1 => o_count_2_reg_267(4),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln25_reg_864,
      O => \o_count_3_reg_300[4]_i_1_n_5\
    );
\o_count_3_reg_300[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_7_reg_878_reg(5),
      I1 => o_count_2_reg_267(5),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln25_reg_864,
      O => \o_count_3_reg_300[5]_i_1_n_5\
    );
\o_count_3_reg_300[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_7_reg_878_reg(6),
      I1 => o_count_2_reg_267(6),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln25_reg_864,
      O => \o_count_3_reg_300[6]_i_1_n_5\
    );
\o_count_3_reg_300[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_7_reg_878_reg(7),
      I1 => o_count_2_reg_267(7),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln25_reg_864,
      O => \o_count_3_reg_300[7]_i_1_n_5\
    );
\o_count_3_reg_300[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_7_reg_878_reg(8),
      I1 => o_count_2_reg_267(8),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln25_reg_864,
      O => \o_count_3_reg_300[8]_i_1_n_5\
    );
\o_count_3_reg_300[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_7_reg_878_reg(9),
      I1 => o_count_2_reg_267(9),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln25_reg_864,
      O => \o_count_3_reg_300[9]_i_1_n_5\
    );
\o_count_3_reg_300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_300[13]_i_1_n_5\,
      D => \o_count_3_reg_300[0]_i_1_n_5\,
      Q => o_count_3_reg_300(0),
      R => '0'
    );
\o_count_3_reg_300_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_300[13]_i_1_n_5\,
      D => \o_count_3_reg_300[10]_i_1_n_5\,
      Q => o_count_3_reg_300(10),
      R => '0'
    );
\o_count_3_reg_300_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_300[13]_i_1_n_5\,
      D => \o_count_3_reg_300[11]_i_1_n_5\,
      Q => o_count_3_reg_300(11),
      R => '0'
    );
\o_count_3_reg_300_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_300[13]_i_1_n_5\,
      D => \o_count_3_reg_300[12]_i_1_n_5\,
      Q => o_count_3_reg_300(12),
      R => '0'
    );
\o_count_3_reg_300_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_300[13]_i_1_n_5\,
      D => \o_count_3_reg_300[13]_i_2_n_5\,
      Q => o_count_3_reg_300(13),
      R => '0'
    );
\o_count_3_reg_300_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_300[13]_i_1_n_5\,
      D => \o_count_3_reg_300[1]_i_1_n_5\,
      Q => o_count_3_reg_300(1),
      R => '0'
    );
\o_count_3_reg_300_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_300[13]_i_1_n_5\,
      D => \o_count_3_reg_300[2]_i_1_n_5\,
      Q => o_count_3_reg_300(2),
      R => '0'
    );
\o_count_3_reg_300_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_300[13]_i_1_n_5\,
      D => \o_count_3_reg_300[3]_i_1_n_5\,
      Q => o_count_3_reg_300(3),
      R => '0'
    );
\o_count_3_reg_300_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_300[13]_i_1_n_5\,
      D => \o_count_3_reg_300[4]_i_1_n_5\,
      Q => o_count_3_reg_300(4),
      R => '0'
    );
\o_count_3_reg_300_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_300[13]_i_1_n_5\,
      D => \o_count_3_reg_300[5]_i_1_n_5\,
      Q => o_count_3_reg_300(5),
      R => '0'
    );
\o_count_3_reg_300_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_300[13]_i_1_n_5\,
      D => \o_count_3_reg_300[6]_i_1_n_5\,
      Q => o_count_3_reg_300(6),
      R => '0'
    );
\o_count_3_reg_300_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_300[13]_i_1_n_5\,
      D => \o_count_3_reg_300[7]_i_1_n_5\,
      Q => o_count_3_reg_300(7),
      R => '0'
    );
\o_count_3_reg_300_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_300[13]_i_1_n_5\,
      D => \o_count_3_reg_300[8]_i_1_n_5\,
      Q => o_count_3_reg_300(8),
      R => '0'
    );
\o_count_3_reg_300_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_300[13]_i_1_n_5\,
      D => \o_count_3_reg_300[9]_i_1_n_5\,
      Q => o_count_3_reg_300(9),
      R => '0'
    );
\o_count_4_reg_321[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => icmp_ln34_fu_620_p2,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state9,
      O => \o_count_4_reg_321[0]_i_1_n_5\
    );
\o_count_4_reg_321[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_321_reg(0),
      I1 => ap_CS_fsm_state10,
      I2 => icmp_ln34_fu_620_p2,
      I3 => o_count_reg_256_reg(0),
      O => \o_count_4_reg_321[0]_i_3_n_5\
    );
\o_count_4_reg_321[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_321_reg(3),
      I1 => ap_CS_fsm_state10,
      I2 => icmp_ln34_fu_620_p2,
      I3 => o_count_reg_256_reg(3),
      O => \o_count_4_reg_321[0]_i_4_n_5\
    );
\o_count_4_reg_321[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_321_reg(2),
      I1 => ap_CS_fsm_state10,
      I2 => icmp_ln34_fu_620_p2,
      I3 => o_count_reg_256_reg(2),
      O => \o_count_4_reg_321[0]_i_5_n_5\
    );
\o_count_4_reg_321[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_321_reg(1),
      I1 => ap_CS_fsm_state10,
      I2 => icmp_ln34_fu_620_p2,
      I3 => o_count_reg_256_reg(1),
      O => \o_count_4_reg_321[0]_i_6_n_5\
    );
\o_count_4_reg_321[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3AA"
    )
        port map (
      I0 => o_count_reg_256_reg(0),
      I1 => o_count_4_reg_321_reg(0),
      I2 => icmp_ln34_fu_620_p2,
      I3 => ap_CS_fsm_state10,
      O => \o_count_4_reg_321[0]_i_7_n_5\
    );
\o_count_4_reg_321[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_321_reg(13),
      I1 => ap_CS_fsm_state10,
      I2 => icmp_ln34_fu_620_p2,
      I3 => o_count_reg_256_reg(13),
      O => \o_count_4_reg_321[12]_i_2_n_5\
    );
\o_count_4_reg_321[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_321_reg(12),
      I1 => ap_CS_fsm_state10,
      I2 => icmp_ln34_fu_620_p2,
      I3 => o_count_reg_256_reg(12),
      O => \o_count_4_reg_321[12]_i_3_n_5\
    );
\o_count_4_reg_321[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_321_reg(7),
      I1 => ap_CS_fsm_state10,
      I2 => icmp_ln34_fu_620_p2,
      I3 => o_count_reg_256_reg(7),
      O => \o_count_4_reg_321[4]_i_2_n_5\
    );
\o_count_4_reg_321[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_321_reg(6),
      I1 => ap_CS_fsm_state10,
      I2 => icmp_ln34_fu_620_p2,
      I3 => o_count_reg_256_reg(6),
      O => \o_count_4_reg_321[4]_i_3_n_5\
    );
\o_count_4_reg_321[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_321_reg(5),
      I1 => ap_CS_fsm_state10,
      I2 => icmp_ln34_fu_620_p2,
      I3 => o_count_reg_256_reg(5),
      O => \o_count_4_reg_321[4]_i_4_n_5\
    );
\o_count_4_reg_321[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_321_reg(4),
      I1 => ap_CS_fsm_state10,
      I2 => icmp_ln34_fu_620_p2,
      I3 => o_count_reg_256_reg(4),
      O => \o_count_4_reg_321[4]_i_5_n_5\
    );
\o_count_4_reg_321[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_321_reg(11),
      I1 => ap_CS_fsm_state10,
      I2 => icmp_ln34_fu_620_p2,
      I3 => o_count_reg_256_reg(11),
      O => \o_count_4_reg_321[8]_i_2_n_5\
    );
\o_count_4_reg_321[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_321_reg(10),
      I1 => ap_CS_fsm_state10,
      I2 => icmp_ln34_fu_620_p2,
      I3 => o_count_reg_256_reg(10),
      O => \o_count_4_reg_321[8]_i_3_n_5\
    );
\o_count_4_reg_321[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_321_reg(9),
      I1 => ap_CS_fsm_state10,
      I2 => icmp_ln34_fu_620_p2,
      I3 => o_count_reg_256_reg(9),
      O => \o_count_4_reg_321[8]_i_4_n_5\
    );
\o_count_4_reg_321[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_321_reg(8),
      I1 => ap_CS_fsm_state10,
      I2 => icmp_ln34_fu_620_p2,
      I3 => o_count_reg_256_reg(8),
      O => \o_count_4_reg_321[8]_i_5_n_5\
    );
\o_count_4_reg_321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_321[0]_i_1_n_5\,
      D => \o_count_4_reg_321_reg[0]_i_2_n_12\,
      Q => o_count_4_reg_321_reg(0),
      R => '0'
    );
\o_count_4_reg_321_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_4_reg_321_reg[0]_i_2_n_5\,
      CO(2) => \o_count_4_reg_321_reg[0]_i_2_n_6\,
      CO(1) => \o_count_4_reg_321_reg[0]_i_2_n_7\,
      CO(0) => \o_count_4_reg_321_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \o_count_4_reg_321[0]_i_3_n_5\,
      O(3) => \o_count_4_reg_321_reg[0]_i_2_n_9\,
      O(2) => \o_count_4_reg_321_reg[0]_i_2_n_10\,
      O(1) => \o_count_4_reg_321_reg[0]_i_2_n_11\,
      O(0) => \o_count_4_reg_321_reg[0]_i_2_n_12\,
      S(3) => \o_count_4_reg_321[0]_i_4_n_5\,
      S(2) => \o_count_4_reg_321[0]_i_5_n_5\,
      S(1) => \o_count_4_reg_321[0]_i_6_n_5\,
      S(0) => \o_count_4_reg_321[0]_i_7_n_5\
    );
\o_count_4_reg_321_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_321[0]_i_1_n_5\,
      D => \o_count_4_reg_321_reg[8]_i_1_n_10\,
      Q => o_count_4_reg_321_reg(10),
      R => '0'
    );
\o_count_4_reg_321_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_321[0]_i_1_n_5\,
      D => \o_count_4_reg_321_reg[8]_i_1_n_9\,
      Q => o_count_4_reg_321_reg(11),
      R => '0'
    );
\o_count_4_reg_321_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_321[0]_i_1_n_5\,
      D => \o_count_4_reg_321_reg[12]_i_1_n_12\,
      Q => o_count_4_reg_321_reg(12),
      R => '0'
    );
\o_count_4_reg_321_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_4_reg_321_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_4_reg_321_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_4_reg_321_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_4_reg_321_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_4_reg_321_reg[12]_i_1_n_11\,
      O(0) => \o_count_4_reg_321_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_4_reg_321[12]_i_2_n_5\,
      S(0) => \o_count_4_reg_321[12]_i_3_n_5\
    );
\o_count_4_reg_321_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_321[0]_i_1_n_5\,
      D => \o_count_4_reg_321_reg[12]_i_1_n_11\,
      Q => o_count_4_reg_321_reg(13),
      R => '0'
    );
\o_count_4_reg_321_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_321[0]_i_1_n_5\,
      D => \o_count_4_reg_321_reg[0]_i_2_n_11\,
      Q => o_count_4_reg_321_reg(1),
      R => '0'
    );
\o_count_4_reg_321_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_321[0]_i_1_n_5\,
      D => \o_count_4_reg_321_reg[0]_i_2_n_10\,
      Q => o_count_4_reg_321_reg(2),
      R => '0'
    );
\o_count_4_reg_321_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_321[0]_i_1_n_5\,
      D => \o_count_4_reg_321_reg[0]_i_2_n_9\,
      Q => o_count_4_reg_321_reg(3),
      R => '0'
    );
\o_count_4_reg_321_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_321[0]_i_1_n_5\,
      D => \o_count_4_reg_321_reg[4]_i_1_n_12\,
      Q => o_count_4_reg_321_reg(4),
      R => '0'
    );
\o_count_4_reg_321_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_4_reg_321_reg[0]_i_2_n_5\,
      CO(3) => \o_count_4_reg_321_reg[4]_i_1_n_5\,
      CO(2) => \o_count_4_reg_321_reg[4]_i_1_n_6\,
      CO(1) => \o_count_4_reg_321_reg[4]_i_1_n_7\,
      CO(0) => \o_count_4_reg_321_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_4_reg_321_reg[4]_i_1_n_9\,
      O(2) => \o_count_4_reg_321_reg[4]_i_1_n_10\,
      O(1) => \o_count_4_reg_321_reg[4]_i_1_n_11\,
      O(0) => \o_count_4_reg_321_reg[4]_i_1_n_12\,
      S(3) => \o_count_4_reg_321[4]_i_2_n_5\,
      S(2) => \o_count_4_reg_321[4]_i_3_n_5\,
      S(1) => \o_count_4_reg_321[4]_i_4_n_5\,
      S(0) => \o_count_4_reg_321[4]_i_5_n_5\
    );
\o_count_4_reg_321_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_321[0]_i_1_n_5\,
      D => \o_count_4_reg_321_reg[4]_i_1_n_11\,
      Q => o_count_4_reg_321_reg(5),
      R => '0'
    );
\o_count_4_reg_321_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_321[0]_i_1_n_5\,
      D => \o_count_4_reg_321_reg[4]_i_1_n_10\,
      Q => o_count_4_reg_321_reg(6),
      R => '0'
    );
\o_count_4_reg_321_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_321[0]_i_1_n_5\,
      D => \o_count_4_reg_321_reg[4]_i_1_n_9\,
      Q => o_count_4_reg_321_reg(7),
      R => '0'
    );
\o_count_4_reg_321_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_321[0]_i_1_n_5\,
      D => \o_count_4_reg_321_reg[8]_i_1_n_12\,
      Q => o_count_4_reg_321_reg(8),
      R => '0'
    );
\o_count_4_reg_321_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_4_reg_321_reg[4]_i_1_n_5\,
      CO(3) => \o_count_4_reg_321_reg[8]_i_1_n_5\,
      CO(2) => \o_count_4_reg_321_reg[8]_i_1_n_6\,
      CO(1) => \o_count_4_reg_321_reg[8]_i_1_n_7\,
      CO(0) => \o_count_4_reg_321_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_4_reg_321_reg[8]_i_1_n_9\,
      O(2) => \o_count_4_reg_321_reg[8]_i_1_n_10\,
      O(1) => \o_count_4_reg_321_reg[8]_i_1_n_11\,
      O(0) => \o_count_4_reg_321_reg[8]_i_1_n_12\,
      S(3) => \o_count_4_reg_321[8]_i_2_n_5\,
      S(2) => \o_count_4_reg_321[8]_i_3_n_5\,
      S(1) => \o_count_4_reg_321[8]_i_4_n_5\,
      S(0) => \o_count_4_reg_321[8]_i_5_n_5\
    );
\o_count_4_reg_321_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_321[0]_i_1_n_5\,
      D => \o_count_4_reg_321_reg[8]_i_1_n_11\,
      Q => o_count_4_reg_321_reg(9),
      R => '0'
    );
\o_count_5_reg_331[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_NS_fsm18_out,
      I1 => ap_NS_fsm11_out,
      O => \o_count_5_reg_331[0]_i_1_n_5\
    );
\o_count_5_reg_331[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(0),
      I1 => ap_NS_fsm18_out,
      I2 => add_ln23_1_reg_839(0),
      O => \o_count_5_reg_331[0]_i_3_n_5\
    );
\o_count_5_reg_331[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(3),
      I1 => ap_NS_fsm18_out,
      I2 => add_ln23_1_reg_839(3),
      O => \o_count_5_reg_331[0]_i_4_n_5\
    );
\o_count_5_reg_331[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(2),
      I1 => ap_NS_fsm18_out,
      I2 => add_ln23_1_reg_839(2),
      O => \o_count_5_reg_331[0]_i_5_n_5\
    );
\o_count_5_reg_331[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(1),
      I1 => ap_NS_fsm18_out,
      I2 => add_ln23_1_reg_839(1),
      O => \o_count_5_reg_331[0]_i_6_n_5\
    );
\o_count_5_reg_331[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => add_ln23_1_reg_839(0),
      I1 => o_count_5_reg_331_reg(0),
      I2 => ap_NS_fsm18_out,
      O => \o_count_5_reg_331[0]_i_7_n_5\
    );
\o_count_5_reg_331[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(13),
      I1 => ap_NS_fsm18_out,
      I2 => add_ln23_1_reg_839(13),
      O => \o_count_5_reg_331[12]_i_2_n_5\
    );
\o_count_5_reg_331[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(12),
      I1 => ap_NS_fsm18_out,
      I2 => add_ln23_1_reg_839(12),
      O => \o_count_5_reg_331[12]_i_3_n_5\
    );
\o_count_5_reg_331[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(7),
      I1 => ap_NS_fsm18_out,
      I2 => add_ln23_1_reg_839(7),
      O => \o_count_5_reg_331[4]_i_2_n_5\
    );
\o_count_5_reg_331[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(6),
      I1 => ap_NS_fsm18_out,
      I2 => add_ln23_1_reg_839(6),
      O => \o_count_5_reg_331[4]_i_3_n_5\
    );
\o_count_5_reg_331[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(5),
      I1 => ap_NS_fsm18_out,
      I2 => add_ln23_1_reg_839(5),
      O => \o_count_5_reg_331[4]_i_4_n_5\
    );
\o_count_5_reg_331[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(4),
      I1 => ap_NS_fsm18_out,
      I2 => add_ln23_1_reg_839(4),
      O => \o_count_5_reg_331[4]_i_5_n_5\
    );
\o_count_5_reg_331[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(11),
      I1 => ap_NS_fsm18_out,
      I2 => add_ln23_1_reg_839(11),
      O => \o_count_5_reg_331[8]_i_2_n_5\
    );
\o_count_5_reg_331[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(10),
      I1 => ap_NS_fsm18_out,
      I2 => add_ln23_1_reg_839(10),
      O => \o_count_5_reg_331[8]_i_3_n_5\
    );
\o_count_5_reg_331[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(9),
      I1 => ap_NS_fsm18_out,
      I2 => add_ln23_1_reg_839(9),
      O => \o_count_5_reg_331[8]_i_4_n_5\
    );
\o_count_5_reg_331[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(8),
      I1 => ap_NS_fsm18_out,
      I2 => add_ln23_1_reg_839(8),
      O => \o_count_5_reg_331[8]_i_5_n_5\
    );
\o_count_5_reg_331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_331[0]_i_1_n_5\,
      D => \o_count_5_reg_331_reg[0]_i_2_n_12\,
      Q => o_count_5_reg_331_reg(0),
      R => '0'
    );
\o_count_5_reg_331_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_5_reg_331_reg[0]_i_2_n_5\,
      CO(2) => \o_count_5_reg_331_reg[0]_i_2_n_6\,
      CO(1) => \o_count_5_reg_331_reg[0]_i_2_n_7\,
      CO(0) => \o_count_5_reg_331_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \o_count_5_reg_331[0]_i_3_n_5\,
      O(3) => \o_count_5_reg_331_reg[0]_i_2_n_9\,
      O(2) => \o_count_5_reg_331_reg[0]_i_2_n_10\,
      O(1) => \o_count_5_reg_331_reg[0]_i_2_n_11\,
      O(0) => \o_count_5_reg_331_reg[0]_i_2_n_12\,
      S(3) => \o_count_5_reg_331[0]_i_4_n_5\,
      S(2) => \o_count_5_reg_331[0]_i_5_n_5\,
      S(1) => \o_count_5_reg_331[0]_i_6_n_5\,
      S(0) => \o_count_5_reg_331[0]_i_7_n_5\
    );
\o_count_5_reg_331_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_331[0]_i_1_n_5\,
      D => \o_count_5_reg_331_reg[8]_i_1_n_10\,
      Q => o_count_5_reg_331_reg(10),
      R => '0'
    );
\o_count_5_reg_331_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_331[0]_i_1_n_5\,
      D => \o_count_5_reg_331_reg[8]_i_1_n_9\,
      Q => o_count_5_reg_331_reg(11),
      R => '0'
    );
\o_count_5_reg_331_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_331[0]_i_1_n_5\,
      D => \o_count_5_reg_331_reg[12]_i_1_n_12\,
      Q => o_count_5_reg_331_reg(12),
      R => '0'
    );
\o_count_5_reg_331_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_5_reg_331_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_5_reg_331_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_5_reg_331_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_5_reg_331_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_5_reg_331_reg[12]_i_1_n_11\,
      O(0) => \o_count_5_reg_331_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_5_reg_331[12]_i_2_n_5\,
      S(0) => \o_count_5_reg_331[12]_i_3_n_5\
    );
\o_count_5_reg_331_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_331[0]_i_1_n_5\,
      D => \o_count_5_reg_331_reg[12]_i_1_n_11\,
      Q => o_count_5_reg_331_reg(13),
      R => '0'
    );
\o_count_5_reg_331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_331[0]_i_1_n_5\,
      D => \o_count_5_reg_331_reg[0]_i_2_n_11\,
      Q => o_count_5_reg_331_reg(1),
      R => '0'
    );
\o_count_5_reg_331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_331[0]_i_1_n_5\,
      D => \o_count_5_reg_331_reg[0]_i_2_n_10\,
      Q => o_count_5_reg_331_reg(2),
      R => '0'
    );
\o_count_5_reg_331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_331[0]_i_1_n_5\,
      D => \o_count_5_reg_331_reg[0]_i_2_n_9\,
      Q => o_count_5_reg_331_reg(3),
      R => '0'
    );
\o_count_5_reg_331_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_331[0]_i_1_n_5\,
      D => \o_count_5_reg_331_reg[4]_i_1_n_12\,
      Q => o_count_5_reg_331_reg(4),
      R => '0'
    );
\o_count_5_reg_331_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_5_reg_331_reg[0]_i_2_n_5\,
      CO(3) => \o_count_5_reg_331_reg[4]_i_1_n_5\,
      CO(2) => \o_count_5_reg_331_reg[4]_i_1_n_6\,
      CO(1) => \o_count_5_reg_331_reg[4]_i_1_n_7\,
      CO(0) => \o_count_5_reg_331_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_5_reg_331_reg[4]_i_1_n_9\,
      O(2) => \o_count_5_reg_331_reg[4]_i_1_n_10\,
      O(1) => \o_count_5_reg_331_reg[4]_i_1_n_11\,
      O(0) => \o_count_5_reg_331_reg[4]_i_1_n_12\,
      S(3) => \o_count_5_reg_331[4]_i_2_n_5\,
      S(2) => \o_count_5_reg_331[4]_i_3_n_5\,
      S(1) => \o_count_5_reg_331[4]_i_4_n_5\,
      S(0) => \o_count_5_reg_331[4]_i_5_n_5\
    );
\o_count_5_reg_331_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_331[0]_i_1_n_5\,
      D => \o_count_5_reg_331_reg[4]_i_1_n_11\,
      Q => o_count_5_reg_331_reg(5),
      R => '0'
    );
\o_count_5_reg_331_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_331[0]_i_1_n_5\,
      D => \o_count_5_reg_331_reg[4]_i_1_n_10\,
      Q => o_count_5_reg_331_reg(6),
      R => '0'
    );
\o_count_5_reg_331_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_331[0]_i_1_n_5\,
      D => \o_count_5_reg_331_reg[4]_i_1_n_9\,
      Q => o_count_5_reg_331_reg(7),
      R => '0'
    );
\o_count_5_reg_331_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_331[0]_i_1_n_5\,
      D => \o_count_5_reg_331_reg[8]_i_1_n_12\,
      Q => o_count_5_reg_331_reg(8),
      R => '0'
    );
\o_count_5_reg_331_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_5_reg_331_reg[4]_i_1_n_5\,
      CO(3) => \o_count_5_reg_331_reg[8]_i_1_n_5\,
      CO(2) => \o_count_5_reg_331_reg[8]_i_1_n_6\,
      CO(1) => \o_count_5_reg_331_reg[8]_i_1_n_7\,
      CO(0) => \o_count_5_reg_331_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_5_reg_331_reg[8]_i_1_n_9\,
      O(2) => \o_count_5_reg_331_reg[8]_i_1_n_10\,
      O(1) => \o_count_5_reg_331_reg[8]_i_1_n_11\,
      O(0) => \o_count_5_reg_331_reg[8]_i_1_n_12\,
      S(3) => \o_count_5_reg_331[8]_i_2_n_5\,
      S(2) => \o_count_5_reg_331[8]_i_3_n_5\,
      S(1) => \o_count_5_reg_331[8]_i_4_n_5\,
      S(0) => \o_count_5_reg_331[8]_i_5_n_5\
    );
\o_count_5_reg_331_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_331[0]_i_1_n_5\,
      D => \o_count_5_reg_331_reg[8]_i_1_n_11\,
      Q => o_count_5_reg_331_reg(9),
      R => '0'
    );
\o_count_7_reg_878[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter0_0,
      I2 => ap_condition_pp1_exit_iter0_state7,
      O => i_count_2_reg_3111
    );
\o_count_7_reg_878[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_7_reg_878_reg(3),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln25_reg_864,
      I4 => o_count_3_reg_300(3),
      O => \o_count_7_reg_878[0]_i_3_n_5\
    );
\o_count_7_reg_878[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_7_reg_878_reg(2),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln25_reg_864,
      I4 => o_count_3_reg_300(2),
      O => \o_count_7_reg_878[0]_i_4_n_5\
    );
\o_count_7_reg_878[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_7_reg_878_reg(1),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln25_reg_864,
      I4 => o_count_3_reg_300(1),
      O => \o_count_7_reg_878[0]_i_5_n_5\
    );
\o_count_7_reg_878[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => o_count_3_reg_300(0),
      I1 => icmp_ln25_reg_864,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_7_reg_878_reg(0),
      O => \o_count_7_reg_878[0]_i_6_n_5\
    );
\o_count_7_reg_878[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_7_reg_878_reg(13),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln25_reg_864,
      I4 => o_count_3_reg_300(13),
      O => \o_count_7_reg_878[12]_i_2_n_5\
    );
\o_count_7_reg_878[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_7_reg_878_reg(12),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln25_reg_864,
      I4 => o_count_3_reg_300(12),
      O => \o_count_7_reg_878[12]_i_3_n_5\
    );
\o_count_7_reg_878[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_7_reg_878_reg(7),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln25_reg_864,
      I4 => o_count_3_reg_300(7),
      O => \o_count_7_reg_878[4]_i_2_n_5\
    );
\o_count_7_reg_878[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_7_reg_878_reg(6),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln25_reg_864,
      I4 => o_count_3_reg_300(6),
      O => \o_count_7_reg_878[4]_i_3_n_5\
    );
\o_count_7_reg_878[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_7_reg_878_reg(5),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln25_reg_864,
      I4 => o_count_3_reg_300(5),
      O => \o_count_7_reg_878[4]_i_4_n_5\
    );
\o_count_7_reg_878[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_7_reg_878_reg(4),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln25_reg_864,
      I4 => o_count_3_reg_300(4),
      O => \o_count_7_reg_878[4]_i_5_n_5\
    );
\o_count_7_reg_878[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_7_reg_878_reg(11),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln25_reg_864,
      I4 => o_count_3_reg_300(11),
      O => \o_count_7_reg_878[8]_i_2_n_5\
    );
\o_count_7_reg_878[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_7_reg_878_reg(10),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln25_reg_864,
      I4 => o_count_3_reg_300(10),
      O => \o_count_7_reg_878[8]_i_3_n_5\
    );
\o_count_7_reg_878[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_7_reg_878_reg(9),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln25_reg_864,
      I4 => o_count_3_reg_300(9),
      O => \o_count_7_reg_878[8]_i_4_n_5\
    );
\o_count_7_reg_878[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_7_reg_878_reg(8),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln25_reg_864,
      I4 => o_count_3_reg_300(8),
      O => \o_count_7_reg_878[8]_i_5_n_5\
    );
\o_count_7_reg_878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_3111,
      D => \o_count_7_reg_878_reg[0]_i_2_n_12\,
      Q => o_count_7_reg_878_reg(0),
      R => '0'
    );
\o_count_7_reg_878_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_7_reg_878_reg[0]_i_2_n_5\,
      CO(2) => \o_count_7_reg_878_reg[0]_i_2_n_6\,
      CO(1) => \o_count_7_reg_878_reg[0]_i_2_n_7\,
      CO(0) => \o_count_7_reg_878_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \o_count_7_reg_878_reg[0]_i_2_n_9\,
      O(2) => \o_count_7_reg_878_reg[0]_i_2_n_10\,
      O(1) => \o_count_7_reg_878_reg[0]_i_2_n_11\,
      O(0) => \o_count_7_reg_878_reg[0]_i_2_n_12\,
      S(3) => \o_count_7_reg_878[0]_i_3_n_5\,
      S(2) => \o_count_7_reg_878[0]_i_4_n_5\,
      S(1) => \o_count_7_reg_878[0]_i_5_n_5\,
      S(0) => \o_count_7_reg_878[0]_i_6_n_5\
    );
\o_count_7_reg_878_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_3111,
      D => \o_count_7_reg_878_reg[8]_i_1_n_10\,
      Q => o_count_7_reg_878_reg(10),
      R => '0'
    );
\o_count_7_reg_878_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_3111,
      D => \o_count_7_reg_878_reg[8]_i_1_n_9\,
      Q => o_count_7_reg_878_reg(11),
      R => '0'
    );
\o_count_7_reg_878_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_3111,
      D => \o_count_7_reg_878_reg[12]_i_1_n_12\,
      Q => o_count_7_reg_878_reg(12),
      R => '0'
    );
\o_count_7_reg_878_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_7_reg_878_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_7_reg_878_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_7_reg_878_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_7_reg_878_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_7_reg_878_reg[12]_i_1_n_11\,
      O(0) => \o_count_7_reg_878_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_7_reg_878[12]_i_2_n_5\,
      S(0) => \o_count_7_reg_878[12]_i_3_n_5\
    );
\o_count_7_reg_878_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_3111,
      D => \o_count_7_reg_878_reg[12]_i_1_n_11\,
      Q => o_count_7_reg_878_reg(13),
      R => '0'
    );
\o_count_7_reg_878_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_3111,
      D => \o_count_7_reg_878_reg[0]_i_2_n_11\,
      Q => o_count_7_reg_878_reg(1),
      R => '0'
    );
\o_count_7_reg_878_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_3111,
      D => \o_count_7_reg_878_reg[0]_i_2_n_10\,
      Q => o_count_7_reg_878_reg(2),
      R => '0'
    );
\o_count_7_reg_878_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_3111,
      D => \o_count_7_reg_878_reg[0]_i_2_n_9\,
      Q => o_count_7_reg_878_reg(3),
      R => '0'
    );
\o_count_7_reg_878_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_3111,
      D => \o_count_7_reg_878_reg[4]_i_1_n_12\,
      Q => o_count_7_reg_878_reg(4),
      R => '0'
    );
\o_count_7_reg_878_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_7_reg_878_reg[0]_i_2_n_5\,
      CO(3) => \o_count_7_reg_878_reg[4]_i_1_n_5\,
      CO(2) => \o_count_7_reg_878_reg[4]_i_1_n_6\,
      CO(1) => \o_count_7_reg_878_reg[4]_i_1_n_7\,
      CO(0) => \o_count_7_reg_878_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_7_reg_878_reg[4]_i_1_n_9\,
      O(2) => \o_count_7_reg_878_reg[4]_i_1_n_10\,
      O(1) => \o_count_7_reg_878_reg[4]_i_1_n_11\,
      O(0) => \o_count_7_reg_878_reg[4]_i_1_n_12\,
      S(3) => \o_count_7_reg_878[4]_i_2_n_5\,
      S(2) => \o_count_7_reg_878[4]_i_3_n_5\,
      S(1) => \o_count_7_reg_878[4]_i_4_n_5\,
      S(0) => \o_count_7_reg_878[4]_i_5_n_5\
    );
\o_count_7_reg_878_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_3111,
      D => \o_count_7_reg_878_reg[4]_i_1_n_11\,
      Q => o_count_7_reg_878_reg(5),
      R => '0'
    );
\o_count_7_reg_878_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_3111,
      D => \o_count_7_reg_878_reg[4]_i_1_n_10\,
      Q => o_count_7_reg_878_reg(6),
      R => '0'
    );
\o_count_7_reg_878_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_3111,
      D => \o_count_7_reg_878_reg[4]_i_1_n_9\,
      Q => o_count_7_reg_878_reg(7),
      R => '0'
    );
\o_count_7_reg_878_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_3111,
      D => \o_count_7_reg_878_reg[8]_i_1_n_12\,
      Q => o_count_7_reg_878_reg(8),
      R => '0'
    );
\o_count_7_reg_878_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_7_reg_878_reg[4]_i_1_n_5\,
      CO(3) => \o_count_7_reg_878_reg[8]_i_1_n_5\,
      CO(2) => \o_count_7_reg_878_reg[8]_i_1_n_6\,
      CO(1) => \o_count_7_reg_878_reg[8]_i_1_n_7\,
      CO(0) => \o_count_7_reg_878_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_7_reg_878_reg[8]_i_1_n_9\,
      O(2) => \o_count_7_reg_878_reg[8]_i_1_n_10\,
      O(1) => \o_count_7_reg_878_reg[8]_i_1_n_11\,
      O(0) => \o_count_7_reg_878_reg[8]_i_1_n_12\,
      S(3) => \o_count_7_reg_878[8]_i_2_n_5\,
      S(2) => \o_count_7_reg_878[8]_i_3_n_5\,
      S(1) => \o_count_7_reg_878[8]_i_4_n_5\,
      S(0) => \o_count_7_reg_878[8]_i_5_n_5\
    );
\o_count_7_reg_878_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_3111,
      D => \o_count_7_reg_878_reg[8]_i_1_n_11\,
      Q => o_count_7_reg_878_reg(9),
      R => '0'
    );
\o_count_reg_256[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(3),
      I1 => ap_CS_fsm_state5,
      O => \o_count_reg_256[0]_i_2_n_5\
    );
\o_count_reg_256[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(2),
      I1 => ap_CS_fsm_state5,
      O => \o_count_reg_256[0]_i_3_n_5\
    );
\o_count_reg_256[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(2),
      I1 => ap_CS_fsm_state5,
      O => \o_count_reg_256[0]_i_4_n_5\
    );
\o_count_reg_256[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(0),
      I1 => ap_CS_fsm_state5,
      O => \o_count_reg_256[0]_i_5_n_5\
    );
\o_count_reg_256[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(3),
      I1 => o_count_reg_256_reg(3),
      I2 => ap_CS_fsm_state5,
      I3 => \phi_ln13_reg_180_reg_n_5_[3]\,
      O => \o_count_reg_256[0]_i_6_n_5\
    );
\o_count_reg_256[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(2),
      I1 => o_count_reg_256_reg(2),
      I2 => ap_CS_fsm_state5,
      I3 => \phi_ln13_reg_180_reg_n_5_[2]\,
      O => \o_count_reg_256[0]_i_7_n_5\
    );
\o_count_reg_256[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(2),
      I1 => o_count_reg_256_reg(1),
      I2 => ap_CS_fsm_state5,
      I3 => \phi_ln13_reg_180_reg_n_5_[1]\,
      O => \o_count_reg_256[0]_i_8_n_5\
    );
\o_count_reg_256[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(0),
      I1 => o_count_reg_256_reg(0),
      I2 => ap_CS_fsm_state5,
      I3 => \phi_ln13_reg_180_reg_n_5_[0]\,
      O => \o_count_reg_256[0]_i_9_n_5\
    );
\o_count_reg_256[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_180_reg_n_5_[13]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_256_reg(13),
      O => \o_count_reg_256[12]_i_2_n_5\
    );
\o_count_reg_256[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_180_reg_n_5_[12]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_256_reg(12),
      O => \o_count_reg_256[12]_i_3_n_5\
    );
\o_count_reg_256[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(4),
      I1 => ap_CS_fsm_state5,
      O => \o_count_reg_256[4]_i_2_n_5\
    );
\o_count_reg_256[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_180_reg_n_5_[7]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_256_reg(7),
      O => \o_count_reg_256[4]_i_3_n_5\
    );
\o_count_reg_256[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_180_reg_n_5_[6]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_256_reg(6),
      O => \o_count_reg_256[4]_i_4_n_5\
    );
\o_count_reg_256[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_180_reg_n_5_[5]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_256_reg(5),
      O => \o_count_reg_256[4]_i_5_n_5\
    );
\o_count_reg_256[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(4),
      I1 => o_count_reg_256_reg(4),
      I2 => ap_CS_fsm_state5,
      I3 => \phi_ln13_reg_180_reg_n_5_[4]\,
      O => \o_count_reg_256[4]_i_6_n_5\
    );
\o_count_reg_256[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_180_reg_n_5_[11]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_256_reg(11),
      O => \o_count_reg_256[8]_i_2_n_5\
    );
\o_count_reg_256[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_180_reg_n_5_[10]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_256_reg(10),
      O => \o_count_reg_256[8]_i_3_n_5\
    );
\o_count_reg_256[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_180_reg_n_5_[9]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_256_reg(9),
      O => \o_count_reg_256[8]_i_4_n_5\
    );
\o_count_reg_256[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_180_reg_n_5_[8]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_256_reg(8),
      O => \o_count_reg_256[8]_i_5_n_5\
    );
\o_count_reg_256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_256_reg[0]_i_1_n_12\,
      Q => o_count_reg_256_reg(0),
      R => '0'
    );
\o_count_reg_256_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_reg_256_reg[0]_i_1_n_5\,
      CO(2) => \o_count_reg_256_reg[0]_i_1_n_6\,
      CO(1) => \o_count_reg_256_reg[0]_i_1_n_7\,
      CO(0) => \o_count_reg_256_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \o_count_reg_256[0]_i_2_n_5\,
      DI(2) => \o_count_reg_256[0]_i_3_n_5\,
      DI(1) => \o_count_reg_256[0]_i_4_n_5\,
      DI(0) => \o_count_reg_256[0]_i_5_n_5\,
      O(3) => \o_count_reg_256_reg[0]_i_1_n_9\,
      O(2) => \o_count_reg_256_reg[0]_i_1_n_10\,
      O(1) => \o_count_reg_256_reg[0]_i_1_n_11\,
      O(0) => \o_count_reg_256_reg[0]_i_1_n_12\,
      S(3) => \o_count_reg_256[0]_i_6_n_5\,
      S(2) => \o_count_reg_256[0]_i_7_n_5\,
      S(1) => \o_count_reg_256[0]_i_8_n_5\,
      S(0) => \o_count_reg_256[0]_i_9_n_5\
    );
\o_count_reg_256_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_256_reg[8]_i_1_n_10\,
      Q => o_count_reg_256_reg(10),
      R => '0'
    );
\o_count_reg_256_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_256_reg[8]_i_1_n_9\,
      Q => o_count_reg_256_reg(11),
      R => '0'
    );
\o_count_reg_256_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_256_reg[12]_i_1_n_12\,
      Q => o_count_reg_256_reg(12),
      R => '0'
    );
\o_count_reg_256_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_reg_256_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_reg_256_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_reg_256_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_reg_256_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_reg_256_reg[12]_i_1_n_11\,
      O(0) => \o_count_reg_256_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_reg_256[12]_i_2_n_5\,
      S(0) => \o_count_reg_256[12]_i_3_n_5\
    );
\o_count_reg_256_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_256_reg[12]_i_1_n_11\,
      Q => o_count_reg_256_reg(13),
      R => '0'
    );
\o_count_reg_256_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_256_reg[0]_i_1_n_11\,
      Q => o_count_reg_256_reg(1),
      R => '0'
    );
\o_count_reg_256_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_256_reg[0]_i_1_n_10\,
      Q => o_count_reg_256_reg(2),
      R => '0'
    );
\o_count_reg_256_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_256_reg[0]_i_1_n_9\,
      Q => o_count_reg_256_reg(3),
      R => '0'
    );
\o_count_reg_256_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_256_reg[4]_i_1_n_12\,
      Q => o_count_reg_256_reg(4),
      R => '0'
    );
\o_count_reg_256_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_reg_256_reg[0]_i_1_n_5\,
      CO(3) => \o_count_reg_256_reg[4]_i_1_n_5\,
      CO(2) => \o_count_reg_256_reg[4]_i_1_n_6\,
      CO(1) => \o_count_reg_256_reg[4]_i_1_n_7\,
      CO(0) => \o_count_reg_256_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \o_count_reg_256[4]_i_2_n_5\,
      O(3) => \o_count_reg_256_reg[4]_i_1_n_9\,
      O(2) => \o_count_reg_256_reg[4]_i_1_n_10\,
      O(1) => \o_count_reg_256_reg[4]_i_1_n_11\,
      O(0) => \o_count_reg_256_reg[4]_i_1_n_12\,
      S(3) => \o_count_reg_256[4]_i_3_n_5\,
      S(2) => \o_count_reg_256[4]_i_4_n_5\,
      S(1) => \o_count_reg_256[4]_i_5_n_5\,
      S(0) => \o_count_reg_256[4]_i_6_n_5\
    );
\o_count_reg_256_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_256_reg[4]_i_1_n_11\,
      Q => o_count_reg_256_reg(5),
      R => '0'
    );
\o_count_reg_256_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_256_reg[4]_i_1_n_10\,
      Q => o_count_reg_256_reg(6),
      R => '0'
    );
\o_count_reg_256_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_256_reg[4]_i_1_n_9\,
      Q => o_count_reg_256_reg(7),
      R => '0'
    );
\o_count_reg_256_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_256_reg[8]_i_1_n_12\,
      Q => o_count_reg_256_reg(8),
      R => '0'
    );
\o_count_reg_256_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_reg_256_reg[4]_i_1_n_5\,
      CO(3) => \o_count_reg_256_reg[8]_i_1_n_5\,
      CO(2) => \o_count_reg_256_reg[8]_i_1_n_6\,
      CO(1) => \o_count_reg_256_reg[8]_i_1_n_7\,
      CO(0) => \o_count_reg_256_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_reg_256_reg[8]_i_1_n_9\,
      O(2) => \o_count_reg_256_reg[8]_i_1_n_10\,
      O(1) => \o_count_reg_256_reg[8]_i_1_n_11\,
      O(0) => \o_count_reg_256_reg[8]_i_1_n_12\,
      S(3) => \o_count_reg_256[8]_i_2_n_5\,
      S(2) => \o_count_reg_256[8]_i_3_n_5\,
      S(1) => \o_count_reg_256[8]_i_4_n_5\,
      S(0) => \o_count_reg_256[8]_i_5_n_5\
    );
\o_count_reg_256_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_256_reg[8]_i_1_n_11\,
      Q => o_count_reg_256_reg(9),
      R => '0'
    );
\p_cast5_reg_775[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => empty_37_reg_733(1),
      O => empty_36_fu_423_p2(1)
    );
\p_cast5_reg_775[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => empty_37_reg_733(1),
      O => empty_36_fu_423_p2(2)
    );
\p_cast5_reg_775[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => empty_37_reg_733(1),
      I2 => empty_37_reg_733(3),
      O => empty_36_fu_423_p2(3)
    );
\p_cast5_reg_775[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => empty_37_reg_733(1),
      I1 => empty_37_reg_733(0),
      I2 => empty_37_reg_733(3),
      I3 => empty_37_reg_733(4),
      O => empty_36_fu_423_p2(4)
    );
\p_cast5_reg_775_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_36_fu_423_p2(1),
      Q => p_cast5_reg_775_reg(1),
      R => '0'
    );
\p_cast5_reg_775_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_36_fu_423_p2(2),
      Q => p_cast5_reg_775_reg(2),
      R => '0'
    );
\p_cast5_reg_775_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_36_fu_423_p2(3),
      Q => p_cast5_reg_775_reg(3),
      R => '0'
    );
\p_cast5_reg_775_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_36_fu_423_p2(4),
      Q => p_cast5_reg_775_reg(4),
      R => '0'
    );
\p_cast9_reg_765[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_37_reg_733(0),
      O => data(0)
    );
\p_cast9_reg_765[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_37_reg_733(1),
      I1 => empty_37_reg_733(0),
      O => data(1)
    );
\p_cast9_reg_765[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_37_reg_733(1),
      I1 => empty_37_reg_733(0),
      O => data(2)
    );
\p_cast9_reg_765[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => empty_37_reg_733(1),
      I1 => empty_37_reg_733(0),
      I2 => empty_37_reg_733(3),
      O => data(3)
    );
\p_cast9_reg_765[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => empty_37_reg_733(1),
      I2 => empty_37_reg_733(3),
      I3 => empty_37_reg_733(4),
      O => data(4)
    );
\p_cast9_reg_765_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => data(0),
      Q => p_cast9_reg_765(0),
      R => '0'
    );
\p_cast9_reg_765_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => data(1),
      Q => p_cast9_reg_765(1),
      R => '0'
    );
\p_cast9_reg_765_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => data(2),
      Q => p_cast9_reg_765(2),
      R => '0'
    );
\p_cast9_reg_765_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => data(3),
      Q => p_cast9_reg_765(3),
      R => '0'
    );
\p_cast9_reg_765_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => data(4),
      Q => p_cast9_reg_765(4),
      R => '0'
    );
\phi_ln13_1_reg_245[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(3),
      I1 => ap_CS_fsm_state5,
      O => \phi_ln13_1_reg_245[0]_i_2_n_5\
    );
\phi_ln13_1_reg_245[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(2),
      I1 => ap_CS_fsm_state5,
      O => \phi_ln13_1_reg_245[0]_i_3_n_5\
    );
\phi_ln13_1_reg_245[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(2),
      I1 => ap_CS_fsm_state5,
      O => \phi_ln13_1_reg_245[0]_i_4_n_5\
    );
\phi_ln13_1_reg_245[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(0),
      I1 => ap_CS_fsm_state5,
      O => \phi_ln13_1_reg_245[0]_i_5_n_5\
    );
\phi_ln13_1_reg_245[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(3),
      I1 => phi_ln13_1_reg_245_reg(3),
      I2 => ap_CS_fsm_state5,
      I3 => indvars_iv1_reg_170(3),
      O => \phi_ln13_1_reg_245[0]_i_6_n_5\
    );
\phi_ln13_1_reg_245[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(2),
      I1 => phi_ln13_1_reg_245_reg(2),
      I2 => ap_CS_fsm_state5,
      I3 => indvars_iv1_reg_170(2),
      O => \phi_ln13_1_reg_245[0]_i_7_n_5\
    );
\phi_ln13_1_reg_245[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(2),
      I1 => phi_ln13_1_reg_245_reg(1),
      I2 => ap_CS_fsm_state5,
      I3 => indvars_iv1_reg_170(1),
      O => \phi_ln13_1_reg_245[0]_i_8_n_5\
    );
\phi_ln13_1_reg_245[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(0),
      I1 => phi_ln13_1_reg_245_reg(0),
      I2 => ap_CS_fsm_state5,
      I3 => indvars_iv1_reg_170(0),
      O => \phi_ln13_1_reg_245[0]_i_9_n_5\
    );
\phi_ln13_1_reg_245[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_170(13),
      I1 => ap_CS_fsm_state5,
      I2 => phi_ln13_1_reg_245_reg(13),
      O => \phi_ln13_1_reg_245[12]_i_2_n_5\
    );
\phi_ln13_1_reg_245[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_170(12),
      I1 => ap_CS_fsm_state5,
      I2 => phi_ln13_1_reg_245_reg(12),
      O => \phi_ln13_1_reg_245[12]_i_3_n_5\
    );
\phi_ln13_1_reg_245[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(4),
      I1 => ap_CS_fsm_state5,
      O => \phi_ln13_1_reg_245[4]_i_2_n_5\
    );
\phi_ln13_1_reg_245[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_170(7),
      I1 => ap_CS_fsm_state5,
      I2 => phi_ln13_1_reg_245_reg(7),
      O => \phi_ln13_1_reg_245[4]_i_3_n_5\
    );
\phi_ln13_1_reg_245[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_170(6),
      I1 => ap_CS_fsm_state5,
      I2 => phi_ln13_1_reg_245_reg(6),
      O => \phi_ln13_1_reg_245[4]_i_4_n_5\
    );
\phi_ln13_1_reg_245[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_170(5),
      I1 => ap_CS_fsm_state5,
      I2 => phi_ln13_1_reg_245_reg(5),
      O => \phi_ln13_1_reg_245[4]_i_5_n_5\
    );
\phi_ln13_1_reg_245[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(4),
      I1 => phi_ln13_1_reg_245_reg(4),
      I2 => ap_CS_fsm_state5,
      I3 => indvars_iv1_reg_170(4),
      O => \phi_ln13_1_reg_245[4]_i_6_n_5\
    );
\phi_ln13_1_reg_245[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_170(11),
      I1 => ap_CS_fsm_state5,
      I2 => phi_ln13_1_reg_245_reg(11),
      O => \phi_ln13_1_reg_245[8]_i_2_n_5\
    );
\phi_ln13_1_reg_245[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_170(10),
      I1 => ap_CS_fsm_state5,
      I2 => phi_ln13_1_reg_245_reg(10),
      O => \phi_ln13_1_reg_245[8]_i_3_n_5\
    );
\phi_ln13_1_reg_245[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_170(9),
      I1 => ap_CS_fsm_state5,
      I2 => phi_ln13_1_reg_245_reg(9),
      O => \phi_ln13_1_reg_245[8]_i_4_n_5\
    );
\phi_ln13_1_reg_245[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_170(8),
      I1 => ap_CS_fsm_state5,
      I2 => phi_ln13_1_reg_245_reg(8),
      O => \phi_ln13_1_reg_245[8]_i_5_n_5\
    );
\phi_ln13_1_reg_245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \phi_ln13_1_reg_245_reg[0]_i_1_n_12\,
      Q => phi_ln13_1_reg_245_reg(0),
      R => '0'
    );
\phi_ln13_1_reg_245_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \phi_ln13_1_reg_245_reg[0]_i_1_n_5\,
      CO(2) => \phi_ln13_1_reg_245_reg[0]_i_1_n_6\,
      CO(1) => \phi_ln13_1_reg_245_reg[0]_i_1_n_7\,
      CO(0) => \phi_ln13_1_reg_245_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \phi_ln13_1_reg_245[0]_i_2_n_5\,
      DI(2) => \phi_ln13_1_reg_245[0]_i_3_n_5\,
      DI(1) => \phi_ln13_1_reg_245[0]_i_4_n_5\,
      DI(0) => \phi_ln13_1_reg_245[0]_i_5_n_5\,
      O(3) => \phi_ln13_1_reg_245_reg[0]_i_1_n_9\,
      O(2) => \phi_ln13_1_reg_245_reg[0]_i_1_n_10\,
      O(1) => \phi_ln13_1_reg_245_reg[0]_i_1_n_11\,
      O(0) => \phi_ln13_1_reg_245_reg[0]_i_1_n_12\,
      S(3) => \phi_ln13_1_reg_245[0]_i_6_n_5\,
      S(2) => \phi_ln13_1_reg_245[0]_i_7_n_5\,
      S(1) => \phi_ln13_1_reg_245[0]_i_8_n_5\,
      S(0) => \phi_ln13_1_reg_245[0]_i_9_n_5\
    );
\phi_ln13_1_reg_245_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \phi_ln13_1_reg_245_reg[8]_i_1_n_10\,
      Q => phi_ln13_1_reg_245_reg(10),
      R => '0'
    );
\phi_ln13_1_reg_245_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \phi_ln13_1_reg_245_reg[8]_i_1_n_9\,
      Q => phi_ln13_1_reg_245_reg(11),
      R => '0'
    );
\phi_ln13_1_reg_245_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \phi_ln13_1_reg_245_reg[12]_i_1_n_12\,
      Q => phi_ln13_1_reg_245_reg(12),
      R => '0'
    );
\phi_ln13_1_reg_245_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln13_1_reg_245_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_phi_ln13_1_reg_245_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \phi_ln13_1_reg_245_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_phi_ln13_1_reg_245_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \phi_ln13_1_reg_245_reg[12]_i_1_n_11\,
      O(0) => \phi_ln13_1_reg_245_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \phi_ln13_1_reg_245[12]_i_2_n_5\,
      S(0) => \phi_ln13_1_reg_245[12]_i_3_n_5\
    );
\phi_ln13_1_reg_245_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \phi_ln13_1_reg_245_reg[12]_i_1_n_11\,
      Q => phi_ln13_1_reg_245_reg(13),
      R => '0'
    );
\phi_ln13_1_reg_245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \phi_ln13_1_reg_245_reg[0]_i_1_n_11\,
      Q => phi_ln13_1_reg_245_reg(1),
      R => '0'
    );
\phi_ln13_1_reg_245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \phi_ln13_1_reg_245_reg[0]_i_1_n_10\,
      Q => phi_ln13_1_reg_245_reg(2),
      R => '0'
    );
\phi_ln13_1_reg_245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \phi_ln13_1_reg_245_reg[0]_i_1_n_9\,
      Q => phi_ln13_1_reg_245_reg(3),
      R => '0'
    );
\phi_ln13_1_reg_245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \phi_ln13_1_reg_245_reg[4]_i_1_n_12\,
      Q => phi_ln13_1_reg_245_reg(4),
      R => '0'
    );
\phi_ln13_1_reg_245_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln13_1_reg_245_reg[0]_i_1_n_5\,
      CO(3) => \phi_ln13_1_reg_245_reg[4]_i_1_n_5\,
      CO(2) => \phi_ln13_1_reg_245_reg[4]_i_1_n_6\,
      CO(1) => \phi_ln13_1_reg_245_reg[4]_i_1_n_7\,
      CO(0) => \phi_ln13_1_reg_245_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \phi_ln13_1_reg_245[4]_i_2_n_5\,
      O(3) => \phi_ln13_1_reg_245_reg[4]_i_1_n_9\,
      O(2) => \phi_ln13_1_reg_245_reg[4]_i_1_n_10\,
      O(1) => \phi_ln13_1_reg_245_reg[4]_i_1_n_11\,
      O(0) => \phi_ln13_1_reg_245_reg[4]_i_1_n_12\,
      S(3) => \phi_ln13_1_reg_245[4]_i_3_n_5\,
      S(2) => \phi_ln13_1_reg_245[4]_i_4_n_5\,
      S(1) => \phi_ln13_1_reg_245[4]_i_5_n_5\,
      S(0) => \phi_ln13_1_reg_245[4]_i_6_n_5\
    );
\phi_ln13_1_reg_245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \phi_ln13_1_reg_245_reg[4]_i_1_n_11\,
      Q => phi_ln13_1_reg_245_reg(5),
      R => '0'
    );
\phi_ln13_1_reg_245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \phi_ln13_1_reg_245_reg[4]_i_1_n_10\,
      Q => phi_ln13_1_reg_245_reg(6),
      R => '0'
    );
\phi_ln13_1_reg_245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \phi_ln13_1_reg_245_reg[4]_i_1_n_9\,
      Q => phi_ln13_1_reg_245_reg(7),
      R => '0'
    );
\phi_ln13_1_reg_245_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \phi_ln13_1_reg_245_reg[8]_i_1_n_12\,
      Q => phi_ln13_1_reg_245_reg(8),
      R => '0'
    );
\phi_ln13_1_reg_245_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln13_1_reg_245_reg[4]_i_1_n_5\,
      CO(3) => \phi_ln13_1_reg_245_reg[8]_i_1_n_5\,
      CO(2) => \phi_ln13_1_reg_245_reg[8]_i_1_n_6\,
      CO(1) => \phi_ln13_1_reg_245_reg[8]_i_1_n_7\,
      CO(0) => \phi_ln13_1_reg_245_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \phi_ln13_1_reg_245_reg[8]_i_1_n_9\,
      O(2) => \phi_ln13_1_reg_245_reg[8]_i_1_n_10\,
      O(1) => \phi_ln13_1_reg_245_reg[8]_i_1_n_11\,
      O(0) => \phi_ln13_1_reg_245_reg[8]_i_1_n_12\,
      S(3) => \phi_ln13_1_reg_245[8]_i_2_n_5\,
      S(2) => \phi_ln13_1_reg_245[8]_i_3_n_5\,
      S(1) => \phi_ln13_1_reg_245[8]_i_4_n_5\,
      S(0) => \phi_ln13_1_reg_245[8]_i_5_n_5\
    );
\phi_ln13_1_reg_245_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \phi_ln13_1_reg_245_reg[8]_i_1_n_11\,
      Q => phi_ln13_1_reg_245_reg(9),
      R => '0'
    );
\phi_ln13_reg_180[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99F0"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => Q(7),
      I2 => add_ln13_7_fu_673_p2(0),
      I3 => ap_CS_fsm_state2,
      O => \phi_ln13_reg_180[0]_i_1_n_5\
    );
\phi_ln13_reg_180[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(9),
      I1 => \phi_ln13_reg_180_reg_n_5_[9]\,
      O => \phi_ln13_reg_180[11]_i_2_n_5\
    );
\phi_ln13_reg_180[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(8),
      I1 => \phi_ln13_reg_180_reg_n_5_[8]\,
      O => \phi_ln13_reg_180[11]_i_3_n_5\
    );
\phi_ln13_reg_180[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"36C936C9FFFF0000"
    )
        port map (
      I0 => Q(7),
      I1 => grp_padding2d_fix16_fu_495_input_height(1),
      I2 => empty_37_reg_733(0),
      I3 => empty_37_reg_733(1),
      I4 => add_ln13_7_fu_673_p2(1),
      I5 => ap_CS_fsm_state2,
      O => \phi_ln13_reg_180[1]_i_1_n_5\
    );
\phi_ln13_reg_180[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F7E3F7EFFFF0000"
    )
        port map (
      I0 => Q(7),
      I1 => grp_padding2d_fix16_fu_495_input_height(1),
      I2 => empty_37_reg_733(1),
      I3 => empty_37_reg_733(0),
      I4 => add_ln13_7_fu_673_p2(2),
      I5 => ap_CS_fsm_state2,
      O => \phi_ln13_reg_180[2]_i_1_n_5\
    );
\phi_ln13_reg_180[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96699669FFFF0000"
    )
        port map (
      I0 => \phi_ln13_reg_180[3]_i_2_n_5\,
      I1 => Q(7),
      I2 => \phi_ln13_reg_180[3]_i_3_n_5\,
      I3 => empty_37_reg_733(3),
      I4 => add_ln13_7_fu_673_p2(3),
      I5 => ap_CS_fsm_state2,
      O => \phi_ln13_reg_180[3]_i_1_n_5\
    );
\phi_ln13_reg_180[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9B9B9B1"
    )
        port map (
      I0 => empty_37_reg_733(1),
      I1 => empty_37_reg_733(0),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(9),
      O => \phi_ln13_reg_180[3]_i_2_n_5\
    );
\phi_ln13_reg_180[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => empty_37_reg_733(1),
      O => \phi_ln13_reg_180[3]_i_3_n_5\
    );
\phi_ln13_reg_180[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6969FF00"
    )
        port map (
      I0 => \phi_ln13_reg_180[5]_i_2_n_5\,
      I1 => grp_padding2d_fix16_fu_495_input_height(1),
      I2 => data(4),
      I3 => add_ln13_7_fu_673_p2(4),
      I4 => ap_CS_fsm_state2,
      O => \phi_ln13_reg_180[4]_i_1_n_5\
    );
\phi_ln13_reg_180[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4D4FF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_height(1),
      I1 => data(4),
      I2 => \phi_ln13_reg_180[5]_i_2_n_5\,
      I3 => add_ln13_7_fu_673_p2(5),
      I4 => ap_CS_fsm_state2,
      O => \phi_ln13_reg_180[5]_i_1_n_5\
    );
\phi_ln13_reg_180[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"731D731D731D331D"
    )
        port map (
      I0 => Q(7),
      I1 => empty_37_reg_733(3),
      I2 => empty_37_reg_733(0),
      I3 => empty_37_reg_733(1),
      I4 => Q(9),
      I5 => Q(4),
      O => \phi_ln13_reg_180[5]_i_2_n_5\
    );
\phi_ln13_reg_180[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(0),
      I1 => \phi_ln13_reg_180_reg_n_5_[0]\,
      O => \phi_ln13_reg_180[7]_i_10_n_5\
    );
\phi_ln13_reg_180[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(7),
      I1 => \phi_ln13_reg_180_reg_n_5_[7]\,
      O => \phi_ln13_reg_180[7]_i_3_n_5\
    );
\phi_ln13_reg_180[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(6),
      I1 => \phi_ln13_reg_180_reg_n_5_[6]\,
      O => \phi_ln13_reg_180[7]_i_4_n_5\
    );
\phi_ln13_reg_180[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(5),
      I1 => \phi_ln13_reg_180_reg_n_5_[5]\,
      O => \phi_ln13_reg_180[7]_i_5_n_5\
    );
\phi_ln13_reg_180[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(4),
      I1 => \phi_ln13_reg_180_reg_n_5_[4]\,
      O => \phi_ln13_reg_180[7]_i_6_n_5\
    );
\phi_ln13_reg_180[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(3),
      I1 => \phi_ln13_reg_180_reg_n_5_[3]\,
      O => \phi_ln13_reg_180[7]_i_7_n_5\
    );
\phi_ln13_reg_180[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(2),
      I1 => \phi_ln13_reg_180_reg_n_5_[2]\,
      O => \phi_ln13_reg_180[7]_i_8_n_5\
    );
\phi_ln13_reg_180[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_780(1),
      I1 => \phi_ln13_reg_180_reg_n_5_[1]\,
      O => \phi_ln13_reg_180[7]_i_9_n_5\
    );
\phi_ln13_reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \phi_ln13_reg_180[0]_i_1_n_5\,
      Q => \phi_ln13_reg_180_reg_n_5_[0]\,
      R => '0'
    );
\phi_ln13_reg_180_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_7_fu_673_p2(10),
      Q => \phi_ln13_reg_180_reg_n_5_[10]\,
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_180_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_7_fu_673_p2(11),
      Q => \phi_ln13_reg_180_reg_n_5_[11]\,
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_180_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln13_reg_180_reg[7]_i_1_n_5\,
      CO(3) => \phi_ln13_reg_180_reg[11]_i_1_n_5\,
      CO(2) => \phi_ln13_reg_180_reg[11]_i_1_n_6\,
      CO(1) => \phi_ln13_reg_180_reg[11]_i_1_n_7\,
      CO(0) => \phi_ln13_reg_180_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => zext_ln13_6_reg_780(9 downto 8),
      O(3 downto 0) => add_ln13_7_fu_673_p2(11 downto 8),
      S(3) => \phi_ln13_reg_180_reg_n_5_[11]\,
      S(2) => \phi_ln13_reg_180_reg_n_5_[10]\,
      S(1) => \phi_ln13_reg_180[11]_i_2_n_5\,
      S(0) => \phi_ln13_reg_180[11]_i_3_n_5\
    );
\phi_ln13_reg_180_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_7_fu_673_p2(12),
      Q => \phi_ln13_reg_180_reg_n_5_[12]\,
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_180_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_7_fu_673_p2(13),
      Q => \phi_ln13_reg_180_reg_n_5_[13]\,
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_180_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln13_reg_180_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_phi_ln13_reg_180_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \phi_ln13_reg_180_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_phi_ln13_reg_180_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln13_7_fu_673_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \phi_ln13_reg_180_reg_n_5_[13]\,
      S(0) => \phi_ln13_reg_180_reg_n_5_[12]\
    );
\phi_ln13_reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \phi_ln13_reg_180[1]_i_1_n_5\,
      Q => \phi_ln13_reg_180_reg_n_5_[1]\,
      R => '0'
    );
\phi_ln13_reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \phi_ln13_reg_180[2]_i_1_n_5\,
      Q => \phi_ln13_reg_180_reg_n_5_[2]\,
      R => '0'
    );
\phi_ln13_reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \phi_ln13_reg_180[3]_i_1_n_5\,
      Q => \phi_ln13_reg_180_reg_n_5_[3]\,
      R => '0'
    );
\phi_ln13_reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \phi_ln13_reg_180[4]_i_1_n_5\,
      Q => \phi_ln13_reg_180_reg_n_5_[4]\,
      R => '0'
    );
\phi_ln13_reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \phi_ln13_reg_180[5]_i_1_n_5\,
      Q => \phi_ln13_reg_180_reg_n_5_[5]\,
      R => '0'
    );
\phi_ln13_reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_7_fu_673_p2(6),
      Q => \phi_ln13_reg_180_reg_n_5_[6]\,
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_7_fu_673_p2(7),
      Q => \phi_ln13_reg_180_reg_n_5_[7]\,
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_180_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln13_reg_180_reg[7]_i_2_n_5\,
      CO(3) => \phi_ln13_reg_180_reg[7]_i_1_n_5\,
      CO(2) => \phi_ln13_reg_180_reg[7]_i_1_n_6\,
      CO(1) => \phi_ln13_reg_180_reg[7]_i_1_n_7\,
      CO(0) => \phi_ln13_reg_180_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln13_6_reg_780(7 downto 4),
      O(3 downto 0) => add_ln13_7_fu_673_p2(7 downto 4),
      S(3) => \phi_ln13_reg_180[7]_i_3_n_5\,
      S(2) => \phi_ln13_reg_180[7]_i_4_n_5\,
      S(1) => \phi_ln13_reg_180[7]_i_5_n_5\,
      S(0) => \phi_ln13_reg_180[7]_i_6_n_5\
    );
\phi_ln13_reg_180_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \phi_ln13_reg_180_reg[7]_i_2_n_5\,
      CO(2) => \phi_ln13_reg_180_reg[7]_i_2_n_6\,
      CO(1) => \phi_ln13_reg_180_reg[7]_i_2_n_7\,
      CO(0) => \phi_ln13_reg_180_reg[7]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln13_6_reg_780(3 downto 0),
      O(3 downto 0) => add_ln13_7_fu_673_p2(3 downto 0),
      S(3) => \phi_ln13_reg_180[7]_i_7_n_5\,
      S(2) => \phi_ln13_reg_180[7]_i_8_n_5\,
      S(1) => \phi_ln13_reg_180[7]_i_9_n_5\,
      S(0) => \phi_ln13_reg_180[7]_i_10_n_5\
    );
\phi_ln13_reg_180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_7_fu_673_p2(8),
      Q => \phi_ln13_reg_180_reg_n_5_[8]\,
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_180_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => add_ln13_7_fu_673_p2(9),
      Q => \phi_ln13_reg_180_reg_n_5_[9]\,
      R => ap_CS_fsm_state2
    );
ram_reg_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_35_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_1,
      I4 => ram_reg_0_2,
      I5 => ram_reg_0_3,
      O => \ap_CS_fsm_reg[25]\
    );
ram_reg_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_63_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_22,
      I4 => ram_reg_0_23,
      I5 => ram_reg_0_24,
      O => ADDRARDADDR(6)
    );
ram_reg_0_i_100: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0_0,
      I1 => ap_CS_fsm_pp1_stage0,
      O => grp_padding2d_fix16_fu_495_input_r_ce0
    );
\ram_reg_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0_49,
      I1 => ram_reg_0_i_56_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_76,
      I4 => ram_reg_0_77,
      I5 => ram_reg_0_78,
      O => \ap_CS_fsm_reg[25]_0\(5)
    );
ram_reg_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_67_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_19,
      I4 => ram_reg_0_20,
      I5 => ram_reg_0_21,
      O => ADDRARDADDR(5)
    );
\ram_reg_0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0_49,
      I1 => ram_reg_0_i_60_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_79,
      I4 => ram_reg_0_80,
      I5 => ram_reg_0_81,
      O => \ap_CS_fsm_reg[25]_0\(4)
    );
ram_reg_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_71_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_16,
      I4 => ram_reg_0_17,
      I5 => ram_reg_0_18,
      O => ADDRARDADDR(4)
    );
ram_reg_0_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_0_47,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(1),
      O => \ap_CS_fsm_reg[6]_1\
    );
ram_reg_0_i_124: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_0_46,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(0),
      O => \ap_CS_fsm_reg[6]_0\
    );
ram_reg_0_i_128: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_CS_fsm_state12,
      I3 => ap_CS_fsm_state10,
      I4 => ap_CS_fsm_state4,
      O => grp_padding2d_fix16_fu_495_output_r_ce0
    );
\ram_reg_0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0_49,
      I1 => ram_reg_0_i_64_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_82,
      I4 => ram_reg_0_83,
      I5 => ram_reg_0_84,
      O => \ap_CS_fsm_reg[25]_0\(3)
    );
ram_reg_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_75_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_13,
      I4 => ram_reg_0_14,
      I5 => ram_reg_0_15,
      O => ADDRARDADDR(3)
    );
ram_reg_0_i_137: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => ram_reg_0_i_41_0,
      I1 => MemBank_B_address010_out,
      I2 => o_count_5_reg_331_reg(13),
      I3 => ap_CS_fsm_state12,
      I4 => ram_reg_0_i_264_n_5,
      O => ram_reg_0_i_137_n_5
    );
\ram_reg_0_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0_49,
      I1 => ram_reg_0_i_68_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_85,
      I4 => ram_reg_0_86,
      I5 => ram_reg_0_87,
      O => \ap_CS_fsm_reg[25]_0\(2)
    );
ram_reg_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_79_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_10,
      I4 => ram_reg_0_11,
      I5 => ram_reg_0_12,
      O => ADDRARDADDR(2)
    );
ram_reg_0_i_143: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => ram_reg_0_i_41_0,
      I1 => MemBank_B_address010_out,
      I2 => o_count_5_reg_331_reg(12),
      I3 => ap_CS_fsm_state12,
      I4 => ram_reg_0_i_268_n_5,
      O => ram_reg_0_i_143_n_5
    );
ram_reg_0_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_output_r_address0(11),
      I1 => ram_reg_0_i_44_0(11),
      I2 => ram_reg_0_i_44_1(11),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_146_n_5
    );
\ram_reg_0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0_49,
      I1 => ram_reg_0_i_72_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_88,
      I4 => ram_reg_0_89,
      I5 => ram_reg_0_90,
      O => \ap_CS_fsm_reg[25]_0\(1)
    );
ram_reg_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_83_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_7,
      I4 => ram_reg_0_8,
      I5 => ram_reg_0_9,
      O => ADDRARDADDR(1)
    );
ram_reg_0_i_155: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(10),
      I1 => ap_CS_fsm_state12,
      I2 => ram_reg_0_i_277_n_5,
      O => grp_padding2d_fix16_fu_495_output_r_address0(10)
    );
\ram_reg_0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0_49,
      I1 => ram_reg_0_i_76_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_91,
      I4 => ram_reg_0_92,
      I5 => ram_reg_0_93,
      O => \ap_CS_fsm_reg[25]_0\(0)
    );
ram_reg_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_87_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_4,
      I4 => ram_reg_0_5,
      I5 => ram_reg_0_6,
      O => ADDRARDADDR(0)
    );
ram_reg_0_i_160: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(9),
      I1 => ap_CS_fsm_state12,
      I2 => ram_reg_0_i_281_n_5,
      O => grp_padding2d_fix16_fu_495_output_r_address0(9)
    );
ram_reg_0_i_165: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(8),
      I1 => ap_CS_fsm_state12,
      I2 => ram_reg_0_i_287_n_5,
      O => grp_padding2d_fix16_fu_495_output_r_address0(8)
    );
ram_reg_0_i_170: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(7),
      I1 => ap_CS_fsm_state12,
      I2 => ram_reg_0_i_292_n_5,
      O => grp_padding2d_fix16_fu_495_output_r_address0(7)
    );
ram_reg_0_i_175: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(6),
      I1 => ap_CS_fsm_state12,
      I2 => ram_reg_0_i_298_n_5,
      O => grp_padding2d_fix16_fu_495_output_r_address0(6)
    );
ram_reg_0_i_180: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(5),
      I1 => ap_CS_fsm_state12,
      I2 => ram_reg_0_i_302_n_5,
      O => grp_padding2d_fix16_fu_495_output_r_address0(5)
    );
ram_reg_0_i_185: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(4),
      I1 => ap_CS_fsm_state12,
      I2 => ram_reg_0_i_306_n_5,
      O => grp_padding2d_fix16_fu_495_output_r_address0(4)
    );
ram_reg_0_i_190: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(3),
      I1 => ap_CS_fsm_state12,
      I2 => ram_reg_0_i_312_n_5,
      O => grp_padding2d_fix16_fu_495_output_r_address0(3)
    );
ram_reg_0_i_196: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(2),
      I1 => ap_CS_fsm_state12,
      I2 => ram_reg_0_i_322_n_5,
      O => grp_padding2d_fix16_fu_495_output_r_address0(2)
    );
ram_reg_0_i_201: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(1),
      I1 => ap_CS_fsm_state12,
      I2 => ram_reg_0_i_326_n_5,
      O => grp_padding2d_fix16_fu_495_output_r_address0(1)
    );
ram_reg_0_i_206: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(0),
      I1 => ap_CS_fsm_state12,
      I2 => ram_reg_0_i_330_n_5,
      O => grp_padding2d_fix16_fu_495_output_r_address0(0)
    );
\ram_reg_0_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_r_address0(13),
      I1 => ram_reg_0_53(12),
      I2 => ram_reg_0_54(11),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => \ram_reg_0_i_23__0_n_5\
    );
ram_reg_0_i_258: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
        port map (
      I0 => ap_NS_fsm13_out,
      I1 => ap_NS_fsm18_out,
      I2 => ap_CS_fsm_state10,
      I3 => icmp_ln34_fu_620_p2,
      I4 => ap_phi_mux_o_count_3_phi_fu_303_p41,
      O => grp_padding2d_fix16_fu_495_output_r_we0
    );
ram_reg_0_i_264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_4_reg_321_reg(13),
      I1 => ap_CS_fsm_state10,
      I2 => o_count_3_reg_300(13),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_235_reg(13),
      O => ram_reg_0_i_264_n_5
    );
ram_reg_0_i_268: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_4_reg_321_reg(12),
      I1 => ap_CS_fsm_state10,
      I2 => o_count_3_reg_300(12),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_235_reg(12),
      O => ram_reg_0_i_268_n_5
    );
ram_reg_0_i_270: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_331_reg(11),
      I1 => ap_CS_fsm_state12,
      I2 => ram_reg_0_i_403_n_5,
      O => grp_padding2d_fix16_fu_495_output_r_address0(11)
    );
ram_reg_0_i_277: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_4_reg_321_reg(10),
      I1 => ap_CS_fsm_state10,
      I2 => o_count_3_reg_300(10),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_235_reg(10),
      O => ram_reg_0_i_277_n_5
    );
ram_reg_0_i_281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_4_reg_321_reg(9),
      I1 => ap_CS_fsm_state10,
      I2 => o_count_3_reg_300(9),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_235_reg(9),
      O => ram_reg_0_i_281_n_5
    );
ram_reg_0_i_287: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_4_reg_321_reg(8),
      I1 => ap_CS_fsm_state10,
      I2 => o_count_3_reg_300(8),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_235_reg(8),
      O => ram_reg_0_i_287_n_5
    );
\ram_reg_0_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_r_address0(12),
      I1 => ram_reg_0_53(12),
      I2 => ram_reg_0_54(11),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => \ram_reg_0_i_28__0_n_5\
    );
ram_reg_0_i_292: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_4_reg_321_reg(7),
      I1 => ap_CS_fsm_state10,
      I2 => o_count_3_reg_300(7),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_235_reg(7),
      O => ram_reg_0_i_292_n_5
    );
ram_reg_0_i_298: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_4_reg_321_reg(6),
      I1 => ap_CS_fsm_state10,
      I2 => o_count_3_reg_300(6),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_235_reg(6),
      O => ram_reg_0_i_298_n_5
    );
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0_49,
      I1 => \ram_reg_0_i_23__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_55,
      I4 => ram_reg_0_56,
      I5 => ram_reg_0_57,
      O => \ap_CS_fsm_reg[25]_0\(13)
    );
ram_reg_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0032323200020202"
    )
        port map (
      I0 => ram_reg_0_i_41_n_5,
      I1 => MemBank_A_address01,
      I2 => Q(2),
      I3 => Q(13),
      I4 => ap_enable_reg_pp1_iter0,
      I5 => output_r_address0(2),
      O => ADDRARDADDR(13)
    );
ram_reg_0_i_302: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_4_reg_321_reg(5),
      I1 => ap_CS_fsm_state10,
      I2 => o_count_3_reg_300(5),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_235_reg(5),
      O => ram_reg_0_i_302_n_5
    );
ram_reg_0_i_306: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_4_reg_321_reg(4),
      I1 => ap_CS_fsm_state10,
      I2 => o_count_3_reg_300(4),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_235_reg(4),
      O => ram_reg_0_i_306_n_5
    );
ram_reg_0_i_312: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_4_reg_321_reg(3),
      I1 => ap_CS_fsm_state10,
      I2 => o_count_3_reg_300(3),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_235_reg(3),
      O => ram_reg_0_i_312_n_5
    );
ram_reg_0_i_322: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_4_reg_321_reg(2),
      I1 => ap_CS_fsm_state10,
      I2 => o_count_3_reg_300(2),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_235_reg(2),
      O => ram_reg_0_i_322_n_5
    );
ram_reg_0_i_326: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_4_reg_321_reg(1),
      I1 => ap_CS_fsm_state10,
      I2 => o_count_3_reg_300(1),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_235_reg(1),
      O => ram_reg_0_i_326_n_5
    );
\ram_reg_0_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_r_address0(11),
      I1 => ram_reg_0_53(11),
      I2 => ram_reg_0_54(11),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => \ram_reg_0_i_32__0_n_5\
    );
ram_reg_0_i_330: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_4_reg_321_reg(0),
      I1 => ap_CS_fsm_state10,
      I2 => o_count_3_reg_300(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_235_reg(0),
      O => ram_reg_0_i_330_n_5
    );
ram_reg_0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_output_r_ce0,
      I1 => output_r_ce0,
      I2 => ram_reg_0_48,
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_35_n_5
    );
ram_reg_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_r_address0(10),
      I1 => ram_reg_0_53(10),
      I2 => ram_reg_0_54(10),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_36_n_5
    );
ram_reg_0_i_396: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => icmp_ln25_reg_864,
      O => ap_phi_mux_o_count_3_phi_fu_303_p41
    );
\ram_reg_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0_49,
      I1 => \ram_reg_0_i_28__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_50,
      I4 => ram_reg_0_51,
      I5 => ram_reg_0_52,
      O => \ap_CS_fsm_reg[25]_0\(12)
    );
ram_reg_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0032323200020202"
    )
        port map (
      I0 => ram_reg_0_i_43_n_5,
      I1 => MemBank_A_address01,
      I2 => Q(2),
      I3 => Q(13),
      I4 => ap_enable_reg_pp1_iter0,
      I5 => output_r_address0(1),
      O => ADDRARDADDR(12)
    );
ram_reg_0_i_403: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_4_reg_321_reg(11),
      I1 => ap_CS_fsm_state10,
      I2 => o_count_3_reg_300(11),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_235_reg(11),
      O => ram_reg_0_i_403_n_5
    );
\ram_reg_0_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_r_address0(9),
      I1 => ram_reg_0_53(9),
      I2 => ram_reg_0_54(9),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => \ram_reg_0_i_40__0_n_5\
    );
ram_reg_0_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => ram_reg_0_38,
      I1 => ram_reg_0_i_137_n_5,
      I2 => ram_reg_0_44,
      I3 => ram_reg_0_40,
      I4 => ram_reg_0_0,
      I5 => ram_reg_0_45,
      O => ram_reg_0_i_41_n_5
    );
ram_reg_0_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => ram_reg_0_38,
      I1 => ram_reg_0_i_143_n_5,
      I2 => ram_reg_0_42,
      I3 => ram_reg_0_40,
      I4 => ram_reg_0_0,
      I5 => ram_reg_0_43,
      O => ram_reg_0_i_43_n_5
    );
ram_reg_0_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBA0000BBBA"
    )
        port map (
      I0 => ram_reg_0_i_146_n_5,
      I1 => ram_reg_0_38,
      I2 => ram_reg_0_39,
      I3 => ram_reg_0_40,
      I4 => ram_reg_0_0,
      I5 => ram_reg_0_41,
      O => ram_reg_0_i_44_n_5
    );
\ram_reg_0_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_r_address0(8),
      I1 => ram_reg_0_53(8),
      I2 => ram_reg_0_54(8),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => \ram_reg_0_i_44__0_n_5\
    );
ram_reg_0_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_output_r_address0(10),
      I1 => ram_reg_0_i_44_0(10),
      I2 => ram_reg_0_i_44_1(10),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_47_n_5
    );
ram_reg_0_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_r_address0(7),
      I1 => ram_reg_0_53(7),
      I2 => ram_reg_0_54(7),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_48_n_5
    );
\ram_reg_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0_49,
      I1 => \ram_reg_0_i_32__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_58,
      I4 => ram_reg_0_59,
      I5 => ram_reg_0_60,
      O => \ap_CS_fsm_reg[25]_0\(11)
    );
ram_reg_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE003200CE0002"
    )
        port map (
      I0 => ram_reg_0_i_44_n_5,
      I1 => MemBank_A_address01,
      I2 => Q(2),
      I3 => ram_reg_0_37,
      I4 => input_r_address0(0),
      I5 => output_r_address0(0),
      O => ADDRARDADDR(11)
    );
ram_reg_0_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_output_r_address0(9),
      I1 => ram_reg_0_i_44_0(9),
      I2 => ram_reg_0_i_44_1(9),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_51_n_5
    );
ram_reg_0_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_r_address0(6),
      I1 => ram_reg_0_53(6),
      I2 => ram_reg_0_54(6),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_52_n_5
    );
ram_reg_0_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_output_r_address0(8),
      I1 => ram_reg_0_i_44_0(8),
      I2 => ram_reg_0_i_44_1(8),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_55_n_5
    );
ram_reg_0_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_r_address0(5),
      I1 => ram_reg_0_53(5),
      I2 => ram_reg_0_54(5),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_56_n_5
    );
ram_reg_0_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_output_r_address0(7),
      I1 => ram_reg_0_i_44_0(7),
      I2 => ram_reg_0_i_44_1(7),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_59_n_5
    );
\ram_reg_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0_49,
      I1 => ram_reg_0_i_36_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_61,
      I4 => ram_reg_0_62,
      I5 => ram_reg_0_63,
      O => \ap_CS_fsm_reg[25]_0\(10)
    );
ram_reg_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540054"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_47_n_5,
      I2 => ram_reg_0_34,
      I3 => ram_reg_0_0,
      I4 => ram_reg_0_35,
      I5 => ram_reg_0_36,
      O => ADDRARDADDR(10)
    );
ram_reg_0_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_r_address0(4),
      I1 => ram_reg_0_53(4),
      I2 => ram_reg_0_54(4),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_60_n_5
    );
ram_reg_0_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_output_r_address0(6),
      I1 => ram_reg_0_i_44_0(6),
      I2 => ram_reg_0_i_44_1(6),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_63_n_5
    );
ram_reg_0_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_r_address0(3),
      I1 => ram_reg_0_53(3),
      I2 => ram_reg_0_54(3),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_64_n_5
    );
ram_reg_0_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_output_r_address0(5),
      I1 => ram_reg_0_i_44_0(5),
      I2 => ram_reg_0_i_44_1(5),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_67_n_5
    );
ram_reg_0_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_r_address0(2),
      I1 => ram_reg_0_53(2),
      I2 => ram_reg_0_54(2),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_68_n_5
    );
\ram_reg_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0_49,
      I1 => \ram_reg_0_i_40__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_64,
      I4 => ram_reg_0_65,
      I5 => ram_reg_0_66,
      O => \ap_CS_fsm_reg[25]_0\(9)
    );
ram_reg_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_51_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_31,
      I4 => ram_reg_0_32,
      I5 => ram_reg_0_33,
      O => ADDRARDADDR(9)
    );
ram_reg_0_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_output_r_address0(4),
      I1 => ram_reg_0_i_44_0(4),
      I2 => ram_reg_0_i_44_1(4),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_71_n_5
    );
ram_reg_0_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_r_address0(1),
      I1 => ram_reg_0_53(1),
      I2 => ram_reg_0_54(1),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_72_n_5
    );
ram_reg_0_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_output_r_address0(3),
      I1 => ram_reg_0_i_44_0(3),
      I2 => ram_reg_0_i_44_1(3),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_75_n_5
    );
ram_reg_0_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_input_r_address0(0),
      I1 => ram_reg_0_53(0),
      I2 => ram_reg_0_54(0),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_76_n_5
    );
ram_reg_0_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_output_r_address0(2),
      I1 => ram_reg_0_i_44_0(2),
      I2 => ram_reg_0_i_44_1(2),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_79_n_5
    );
\ram_reg_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0_49,
      I1 => \ram_reg_0_i_44__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_67,
      I4 => ram_reg_0_68,
      I5 => ram_reg_0_69,
      O => \ap_CS_fsm_reg[25]_0\(8)
    );
ram_reg_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_55_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_28,
      I4 => ram_reg_0_29,
      I5 => ram_reg_0_30,
      O => ADDRARDADDR(8)
    );
ram_reg_0_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_output_r_address0(1),
      I1 => ram_reg_0_i_44_0(1),
      I2 => ram_reg_0_i_44_1(1),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_83_n_5
    );
ram_reg_0_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_495_output_r_address0(0),
      I1 => ram_reg_0_i_44_0(0),
      I2 => ram_reg_0_i_44_1(0),
      I3 => MemBank_B_address010_out,
      I4 => Q(5),
      I5 => Q(10),
      O => ram_reg_0_i_87_n_5
    );
\ram_reg_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0_49,
      I1 => ram_reg_0_i_48_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_70,
      I4 => ram_reg_0_71,
      I5 => ram_reg_0_72,
      O => \ap_CS_fsm_reg[25]_0\(7)
    );
ram_reg_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_59_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_25,
      I4 => ram_reg_0_26,
      I5 => ram_reg_0_27,
      O => ADDRARDADDR(7)
    );
\ram_reg_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0_49,
      I1 => ram_reg_0_i_52_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_73,
      I4 => ram_reg_0_74,
      I5 => ram_reg_0_75,
      O => \ap_CS_fsm_reg[25]_0\(6)
    );
ram_reg_1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_1_0,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(3),
      O => \ap_CS_fsm_reg[6]_3\
    );
ram_reg_1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_1,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(2),
      O => \ap_CS_fsm_reg[6]_2\
    );
ram_reg_2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_2_0,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(5),
      O => \ap_CS_fsm_reg[6]_5\
    );
ram_reg_2_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_2,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(4),
      O => \ap_CS_fsm_reg[6]_4\
    );
ram_reg_3_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_3_0,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(7),
      O => \ap_CS_fsm_reg[6]_7\
    );
ram_reg_3_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_3,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(6),
      O => \ap_CS_fsm_reg[6]_6\
    );
ram_reg_4_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_4_0,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(9),
      O => \ap_CS_fsm_reg[6]_9\
    );
ram_reg_4_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_4,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(8),
      O => \ap_CS_fsm_reg[6]_8\
    );
ram_reg_5_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_5_0,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(11),
      O => \ap_CS_fsm_reg[6]_11\
    );
ram_reg_5_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_5,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(10),
      O => \ap_CS_fsm_reg[6]_10\
    );
ram_reg_6_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_6_0,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(13),
      O => \ap_CS_fsm_reg[6]_13\
    );
ram_reg_6_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_6,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(12),
      O => \ap_CS_fsm_reg[6]_12\
    );
ram_reg_7_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_7_0,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(15),
      O => \ap_CS_fsm_reg[6]_15\
    );
ram_reg_7_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ram_reg_7,
      I1 => MemBank_B_address010_out,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => input_r_q0(14),
      O => \ap_CS_fsm_reg[6]_14\
    );
\trunc_ln13_1_reg_728[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      O => \trunc_ln13_1_reg_728[0]_i_2_n_5\
    );
\trunc_ln13_1_reg_728[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      O => \trunc_ln13_1_reg_728[0]_i_3_n_5\
    );
\trunc_ln13_1_reg_728[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      O => \trunc_ln13_1_reg_728[0]_i_4_n_5\
    );
\trunc_ln13_1_reg_728[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      O => \trunc_ln13_1_reg_728[0]_i_5_n_5\
    );
\trunc_ln13_1_reg_728[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      O => \trunc_ln13_1_reg_728[0]_i_6_n_5\
    );
\trunc_ln13_1_reg_728_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_372_p1(0),
      Q => trunc_ln13_1_reg_728(0),
      R => '0'
    );
\trunc_ln13_1_reg_728_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln13_1_reg_728_reg[0]_i_1_n_5\,
      CO(2) => \trunc_ln13_1_reg_728_reg[0]_i_1_n_6\,
      CO(1) => \trunc_ln13_1_reg_728_reg[0]_i_1_n_7\,
      CO(0) => \trunc_ln13_1_reg_728_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \trunc_ln13_1_reg_728[0]_i_2_n_5\,
      DI(2) => Q(7),
      DI(1) => \trunc_ln13_1_reg_728[0]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \trunc_ln13_1_reg_728_reg[0]_i_1_n_9\,
      O(2) => \trunc_ln13_1_reg_728_reg[0]_i_1_n_10\,
      O(1 downto 0) => trunc_ln13_1_fu_372_p1(1 downto 0),
      S(3) => \trunc_ln13_1_reg_728[0]_i_4_n_5\,
      S(2) => \trunc_ln13_1_reg_728[0]_i_5_n_5\,
      S(1) => \trunc_ln13_1_reg_728[0]_i_6_n_5\,
      S(0) => Q(7)
    );
\trunc_ln13_1_reg_728_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_372_p1(1),
      Q => trunc_ln13_1_reg_728(1),
      R => '0'
    );
\trunc_ln13_1_reg_728_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_372_p1(2),
      Q => trunc_ln13_1_reg_728(2),
      R => '0'
    );
\trunc_ln13_1_reg_728_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_372_p1(3),
      Q => trunc_ln13_1_reg_728(3),
      R => '0'
    );
\trunc_ln13_1_reg_728_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_372_p1(4),
      Q => trunc_ln13_1_reg_728(4),
      R => '0'
    );
\zext_ln13_10_reg_812[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(4),
      I2 => Q(7),
      O => \zext_ln13_10_reg_812[3]_i_2_n_5\
    );
\zext_ln13_10_reg_812[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln13_1_reg_728(2),
      I1 => trunc_ln13_1_reg_728(3),
      O => \zext_ln13_10_reg_812[3]_i_3_n_5\
    );
\zext_ln13_10_reg_812[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => trunc_ln13_1_reg_728(2),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(9),
      O => \zext_ln13_10_reg_812[3]_i_4_n_5\
    );
\zext_ln13_10_reg_812[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => trunc_ln13_1_reg_728(1),
      O => \zext_ln13_10_reg_812[3]_i_5_n_5\
    );
\zext_ln13_10_reg_812[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln13_1_reg_728(4),
      I1 => Q(7),
      O => \zext_ln13_10_reg_812[7]_i_2_n_5\
    );
\zext_ln13_10_reg_812[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => Q(9),
      I1 => Q(4),
      I2 => Q(7),
      I3 => mul_ln13_1_reg_717(5),
      I4 => mul_ln13_1_reg_717(6),
      O => \zext_ln13_10_reg_812[7]_i_3_n_5\
    );
\zext_ln13_10_reg_812[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC6669"
    )
        port map (
      I0 => trunc_ln13_1_reg_728(4),
      I1 => mul_ln13_1_reg_717(5),
      I2 => Q(9),
      I3 => Q(4),
      I4 => Q(7),
      O => \zext_ln13_10_reg_812[7]_i_4_n_5\
    );
\zext_ln13_10_reg_812[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => trunc_ln13_1_reg_728(3),
      I1 => trunc_ln13_1_reg_728(4),
      I2 => Q(7),
      O => \zext_ln13_10_reg_812[7]_i_5_n_5\
    );
\zext_ln13_10_reg_812_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_510_p2(0),
      Q => zext_ln13_10_reg_812_reg(0),
      R => '0'
    );
\zext_ln13_10_reg_812_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_510_p2(1),
      Q => zext_ln13_10_reg_812_reg(1),
      R => '0'
    );
\zext_ln13_10_reg_812_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_510_p2(2),
      Q => zext_ln13_10_reg_812_reg(2),
      R => '0'
    );
\zext_ln13_10_reg_812_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_510_p2(3),
      Q => zext_ln13_10_reg_812_reg(3),
      R => '0'
    );
\zext_ln13_10_reg_812_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zext_ln13_10_reg_812_reg[3]_i_1_n_5\,
      CO(2) => \zext_ln13_10_reg_812_reg[3]_i_1_n_6\,
      CO(1) => \zext_ln13_10_reg_812_reg[3]_i_1_n_7\,
      CO(0) => \zext_ln13_10_reg_812_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => trunc_ln13_1_reg_728(2),
      DI(2) => \zext_ln13_10_reg_812[3]_i_2_n_5\,
      DI(1) => Q(7),
      DI(0) => '0',
      O(3 downto 0) => add_ln13_9_fu_510_p2(3 downto 0),
      S(3) => \zext_ln13_10_reg_812[3]_i_3_n_5\,
      S(2) => \zext_ln13_10_reg_812[3]_i_4_n_5\,
      S(1) => \zext_ln13_10_reg_812[3]_i_5_n_5\,
      S(0) => trunc_ln13_1_reg_728(0)
    );
\zext_ln13_10_reg_812_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_510_p2(4),
      Q => zext_ln13_10_reg_812_reg(4),
      R => '0'
    );
\zext_ln13_10_reg_812_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_510_p2(5),
      Q => zext_ln13_10_reg_812_reg(5),
      R => '0'
    );
\zext_ln13_10_reg_812_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_510_p2(6),
      Q => zext_ln13_10_reg_812_reg(6),
      R => '0'
    );
\zext_ln13_10_reg_812_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_510_p2(7),
      Q => zext_ln13_10_reg_812_reg(7),
      R => '0'
    );
\zext_ln13_10_reg_812_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln13_10_reg_812_reg[3]_i_1_n_5\,
      CO(3) => \zext_ln13_10_reg_812_reg[7]_i_1_n_5\,
      CO(2) => \zext_ln13_10_reg_812_reg[7]_i_1_n_6\,
      CO(1) => \zext_ln13_10_reg_812_reg[7]_i_1_n_7\,
      CO(0) => \zext_ln13_10_reg_812_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => mul_ln13_1_reg_717(6),
      DI(1) => \zext_ln13_10_reg_812[7]_i_2_n_5\,
      DI(0) => trunc_ln13_1_reg_728(3),
      O(3 downto 0) => add_ln13_9_fu_510_p2(7 downto 4),
      S(3) => mul_ln13_1_reg_717(7),
      S(2) => \zext_ln13_10_reg_812[7]_i_3_n_5\,
      S(1) => \zext_ln13_10_reg_812[7]_i_4_n_5\,
      S(0) => \zext_ln13_10_reg_812[7]_i_5_n_5\
    );
\zext_ln13_10_reg_812_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_510_p2(8),
      Q => zext_ln13_10_reg_812_reg(8),
      R => '0'
    );
\zext_ln13_10_reg_812_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_510_p2(9),
      Q => zext_ln13_10_reg_812_reg(9),
      R => '0'
    );
\zext_ln13_10_reg_812_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln13_10_reg_812_reg[7]_i_1_n_5\,
      CO(3 downto 1) => \NLW_zext_ln13_10_reg_812_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \zext_ln13_10_reg_812_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_zext_ln13_10_reg_812_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln13_9_fu_510_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => mul_ln13_1_reg_717(9 downto 8)
    );
\zext_ln13_2_reg_745[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(4),
      I2 => Q(7),
      O => grp_padding2d_fix16_fu_495_input_height(1)
    );
\zext_ln13_2_reg_745[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => grp_padding2d_fix16_fu_495_input_height(3)
    );
\zext_ln13_2_reg_745[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      O => grp_padding2d_fix16_fu_495_input_height(4)
    );
\zext_ln13_2_reg_745_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => Q(7),
      Q => zext_ln13_2_reg_745(0),
      R => '0'
    );
\zext_ln13_2_reg_745_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_495_input_height(1),
      Q => zext_ln13_2_reg_745(1),
      R => '0'
    );
\zext_ln13_2_reg_745_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_495_input_height(3),
      Q => zext_ln13_2_reg_745(3),
      R => '0'
    );
\zext_ln13_2_reg_745_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_495_input_height(4),
      Q => zext_ln13_2_reg_745(4),
      R => '0'
    );
\zext_ln13_5_reg_755_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_717(10),
      Q => zext_ln13_5_reg_755_reg(10),
      R => '0'
    );
\zext_ln13_5_reg_755_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_717(11),
      Q => zext_ln13_5_reg_755_reg(11),
      R => '0'
    );
\zext_ln13_5_reg_755_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln13_1_reg_728(1),
      Q => zext_ln13_5_reg_755_reg(1),
      R => '0'
    );
\zext_ln13_5_reg_755_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln13_1_reg_728(2),
      Q => zext_ln13_5_reg_755_reg(2),
      R => '0'
    );
\zext_ln13_5_reg_755_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln13_1_reg_728(3),
      Q => zext_ln13_5_reg_755_reg(3),
      R => '0'
    );
\zext_ln13_5_reg_755_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln13_1_reg_728(4),
      Q => zext_ln13_5_reg_755_reg(4),
      R => '0'
    );
\zext_ln13_5_reg_755_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_717(5),
      Q => zext_ln13_5_reg_755_reg(5),
      R => '0'
    );
\zext_ln13_5_reg_755_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_717(6),
      Q => zext_ln13_5_reg_755_reg(6),
      R => '0'
    );
\zext_ln13_5_reg_755_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_717(7),
      Q => zext_ln13_5_reg_755_reg(7),
      R => '0'
    );
\zext_ln13_5_reg_755_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_717(8),
      Q => zext_ln13_5_reg_755_reg(8),
      R => '0'
    );
\zext_ln13_5_reg_755_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_717(9),
      Q => zext_ln13_5_reg_755_reg(9),
      R => '0'
    );
\zext_ln13_6_reg_780[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => empty_37_reg_733(1),
      I2 => trunc_ln13_1_reg_728(2),
      O => \zext_ln13_6_reg_780[3]_i_2_n_5\
    );
\zext_ln13_6_reg_780[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln13_1_reg_728(1),
      O => \zext_ln13_6_reg_780[3]_i_3_n_5\
    );
\zext_ln13_6_reg_780[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_37_reg_733(0),
      O => \zext_ln13_6_reg_780[3]_i_4_n_5\
    );
\zext_ln13_6_reg_780[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln13_1_reg_728(3),
      I1 => empty_37_reg_733(1),
      I2 => empty_37_reg_733(0),
      I3 => \zext_ln13_6_reg_780[3]_i_2_n_5\,
      O => \zext_ln13_6_reg_780[3]_i_5_n_5\
    );
\zext_ln13_6_reg_780[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_37_reg_733(0),
      I1 => empty_37_reg_733(1),
      I2 => trunc_ln13_1_reg_728(2),
      I3 => \zext_ln13_6_reg_780[3]_i_3_n_5\,
      O => \zext_ln13_6_reg_780[3]_i_6_n_5\
    );
\zext_ln13_6_reg_780[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln13_1_reg_728(1),
      I1 => \zext_ln13_6_reg_780[3]_i_4_n_5\,
      O => \zext_ln13_6_reg_780[3]_i_7_n_5\
    );
\zext_ln13_6_reg_780[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln13_1_reg_728(0),
      O => \zext_ln13_6_reg_780[3]_i_8_n_5\
    );
\zext_ln13_6_reg_780[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3AAC"
    )
        port map (
      I0 => trunc_ln13_1_reg_728(3),
      I1 => empty_37_reg_733(3),
      I2 => empty_37_reg_733(1),
      I3 => empty_37_reg_733(0),
      O => \zext_ln13_6_reg_780[7]_i_2_n_5\
    );
\zext_ln13_6_reg_780[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"801FE07F7FE01F80"
    )
        port map (
      I0 => empty_37_reg_733(1),
      I1 => empty_37_reg_733(0),
      I2 => empty_37_reg_733(3),
      I3 => empty_37_reg_733(4),
      I4 => trunc_ln13_1_reg_728(4),
      I5 => mul_ln13_1_reg_717(5),
      O => \zext_ln13_6_reg_780[7]_i_3_n_5\
    );
\zext_ln13_6_reg_780[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5995A66A"
    )
        port map (
      I0 => \zext_ln13_6_reg_780[7]_i_2_n_5\,
      I1 => empty_37_reg_733(3),
      I2 => empty_37_reg_733(0),
      I3 => empty_37_reg_733(1),
      I4 => trunc_ln13_1_reg_728(4),
      O => \zext_ln13_6_reg_780[7]_i_4_n_5\
    );
\zext_ln13_6_reg_780_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_441_p2(0),
      Q => zext_ln13_6_reg_780(0),
      R => '0'
    );
\zext_ln13_6_reg_780_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_441_p2(1),
      Q => zext_ln13_6_reg_780(1),
      R => '0'
    );
\zext_ln13_6_reg_780_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_441_p2(2),
      Q => zext_ln13_6_reg_780(2),
      R => '0'
    );
\zext_ln13_6_reg_780_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_441_p2(3),
      Q => zext_ln13_6_reg_780(3),
      R => '0'
    );
\zext_ln13_6_reg_780_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zext_ln13_6_reg_780_reg[3]_i_1_n_5\,
      CO(2) => \zext_ln13_6_reg_780_reg[3]_i_1_n_6\,
      CO(1) => \zext_ln13_6_reg_780_reg[3]_i_1_n_7\,
      CO(0) => \zext_ln13_6_reg_780_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \zext_ln13_6_reg_780[3]_i_2_n_5\,
      DI(2) => \zext_ln13_6_reg_780[3]_i_3_n_5\,
      DI(1) => \zext_ln13_6_reg_780[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln13_2_fu_441_p2(3 downto 0),
      S(3) => \zext_ln13_6_reg_780[3]_i_5_n_5\,
      S(2) => \zext_ln13_6_reg_780[3]_i_6_n_5\,
      S(1) => \zext_ln13_6_reg_780[3]_i_7_n_5\,
      S(0) => \zext_ln13_6_reg_780[3]_i_8_n_5\
    );
\zext_ln13_6_reg_780_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_441_p2(4),
      Q => zext_ln13_6_reg_780(4),
      R => '0'
    );
\zext_ln13_6_reg_780_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_441_p2(5),
      Q => zext_ln13_6_reg_780(5),
      R => '0'
    );
\zext_ln13_6_reg_780_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_441_p2(6),
      Q => zext_ln13_6_reg_780(6),
      R => '0'
    );
\zext_ln13_6_reg_780_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_441_p2(7),
      Q => zext_ln13_6_reg_780(7),
      R => '0'
    );
\zext_ln13_6_reg_780_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln13_6_reg_780_reg[3]_i_1_n_5\,
      CO(3) => \zext_ln13_6_reg_780_reg[7]_i_1_n_5\,
      CO(2) => \zext_ln13_6_reg_780_reg[7]_i_1_n_6\,
      CO(1) => \zext_ln13_6_reg_780_reg[7]_i_1_n_7\,
      CO(0) => \zext_ln13_6_reg_780_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => mul_ln13_1_reg_717(5),
      DI(0) => \zext_ln13_6_reg_780[7]_i_2_n_5\,
      O(3 downto 0) => add_ln13_2_fu_441_p2(7 downto 4),
      S(3 downto 2) => mul_ln13_1_reg_717(7 downto 6),
      S(1) => \zext_ln13_6_reg_780[7]_i_3_n_5\,
      S(0) => \zext_ln13_6_reg_780[7]_i_4_n_5\
    );
\zext_ln13_6_reg_780_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_441_p2(8),
      Q => zext_ln13_6_reg_780(8),
      R => '0'
    );
\zext_ln13_6_reg_780_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_441_p2(9),
      Q => zext_ln13_6_reg_780(9),
      R => '0'
    );
\zext_ln13_6_reg_780_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln13_6_reg_780_reg[7]_i_1_n_5\,
      CO(3 downto 1) => \NLW_zext_ln13_6_reg_780_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \zext_ln13_6_reg_780_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_zext_ln13_6_reg_780_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln13_2_fu_441_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => mul_ln13_1_reg_717(9 downto 8)
    );
\zext_ln13_reg_738_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_37_reg_733(0),
      Q => A(0),
      R => '0'
    );
\zext_ln13_reg_738_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_37_reg_733(4),
      Q => A(2),
      R => '0'
    );
\zext_ln13_reg_738_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_reg_712(3),
      Q => A(3),
      R => '0'
    );
\zext_ln13_reg_738_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_reg_712(4),
      Q => A(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix is
  port (
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_d_0_reg_165_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    grp_pointwise_conv2d_fix_fu_546_input_r_address0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_address0 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_1_1 : in STD_LOGIC;
    ram_reg_1_2 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ram_reg_2_1 : in STD_LOGIC;
    ram_reg_2_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_3_1 : in STD_LOGIC;
    ram_reg_3_2 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_4_0 : in STD_LOGIC;
    ram_reg_4_1 : in STD_LOGIC;
    ram_reg_4_2 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_5_0 : in STD_LOGIC;
    ram_reg_5_1 : in STD_LOGIC;
    ram_reg_5_2 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_6_0 : in STD_LOGIC;
    ram_reg_6_1 : in STD_LOGIC;
    ram_reg_6_2 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_7_0 : in STD_LOGIC;
    ram_reg_7_1 : in STD_LOGIC;
    ram_reg_7_2 : in STD_LOGIC;
    grp_pointwise_conv2d_fix_fu_546_ap_start_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix : entity is "pointwise_conv2d_fix";
end bd_0_hls_inst_0_pointwise_conv2d_fix;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix is
  signal CEA2 : STD_LOGIC;
  signal CEB2 : STD_LOGIC;
  signal add_ln23_fu_247_p2 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal add_ln23_reg_582 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal \add_ln23_reg_582[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_582[10]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_582[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_582_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_582_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_reg_582_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_582_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln23_reg_582_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_582_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln23_reg_582_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_582_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_reg_582_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_582_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal add_ln30_fu_394_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln30_reg_604 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln30_reg_604[9]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[2]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[2]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[2]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[2]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[2]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[6]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[6]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[6]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[6]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[6]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[6]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619[6]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln37_reg_619_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln37_reg_619_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln37_reg_619_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_619_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln37_reg_619_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln37_reg_619_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__1_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__3_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \buffer_0_reg_220[0]_i_10_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[0]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[0]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[0]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[0]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[12]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[12]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[12]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[12]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[16]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[16]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[16]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[16]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[16]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[4]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[4]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[4]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[4]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[8]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[8]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[8]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[8]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220[8]_i_9_n_5\ : STD_LOGIC;
  signal buffer_0_reg_220_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \buffer_0_reg_220_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg_n_5_[16]\ : STD_LOGIC;
  signal \buffer_0_reg_220_reg_n_5_[17]\ : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_ap_done : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_ap_ready : STD_LOGIC;
  signal \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal in_d_0_reg_230 : STD_LOGIC;
  signal \in_d_0_reg_230[0]_i_1_n_5\ : STD_LOGIC;
  signal in_d_0_reg_230_pp0_iter1_reg : STD_LOGIC;
  signal \in_d_0_reg_230_pp0_iter1_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal in_d_0_reg_230_pp0_iter2_reg : STD_LOGIC;
  signal indvar_flatten_reg_187 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal load : STD_LOGIC;
  signal mul_ln37_fu_491_p2_i_2_n_5 : STD_LOGIC;
  signal mul_ln37_fu_491_p2_n_100 : STD_LOGIC;
  signal mul_ln37_fu_491_p2_n_101 : STD_LOGIC;
  signal mul_ln37_fu_491_p2_n_102 : STD_LOGIC;
  signal mul_ln37_fu_491_p2_n_103 : STD_LOGIC;
  signal mul_ln37_fu_491_p2_n_104 : STD_LOGIC;
  signal mul_ln37_fu_491_p2_n_105 : STD_LOGIC;
  signal mul_ln37_fu_491_p2_n_106 : STD_LOGIC;
  signal mul_ln37_fu_491_p2_n_107 : STD_LOGIC;
  signal mul_ln37_fu_491_p2_n_108 : STD_LOGIC;
  signal mul_ln37_fu_491_p2_n_109 : STD_LOGIC;
  signal mul_ln37_fu_491_p2_n_110 : STD_LOGIC;
  signal mul_ln37_fu_491_p2_n_78 : STD_LOGIC;
  signal mul_ln37_fu_491_p2_n_97 : STD_LOGIC;
  signal mul_ln37_fu_491_p2_n_98 : STD_LOGIC;
  signal mul_ln37_fu_491_p2_n_99 : STD_LOGIC;
  signal mux_4_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal out_d_0_reg_165 : STD_LOGIC;
  signal \out_d_0_reg_165_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_165_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_165_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_d_0_reg_165_reg_n_5_[4]\ : STD_LOGIC;
  signal out_d_fu_259_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_590 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_0_reg_198 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_209 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_fu_566_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal phi_mul_reg_176 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal ram_reg_0_i_141_n_5 : STD_LOGIC;
  signal ram_reg_0_i_142_n_5 : STD_LOGIC;
  signal ram_reg_0_i_149_n_5 : STD_LOGIC;
  signal ram_reg_0_i_149_n_6 : STD_LOGIC;
  signal ram_reg_0_i_149_n_7 : STD_LOGIC;
  signal ram_reg_0_i_149_n_8 : STD_LOGIC;
  signal ram_reg_0_i_150_n_5 : STD_LOGIC;
  signal ram_reg_0_i_151_n_5 : STD_LOGIC;
  signal ram_reg_0_i_152_n_5 : STD_LOGIC;
  signal ram_reg_0_i_153_n_5 : STD_LOGIC;
  signal ram_reg_0_i_154_n_5 : STD_LOGIC;
  signal ram_reg_0_i_195_n_5 : STD_LOGIC;
  signal ram_reg_0_i_195_n_6 : STD_LOGIC;
  signal ram_reg_0_i_195_n_7 : STD_LOGIC;
  signal ram_reg_0_i_195_n_8 : STD_LOGIC;
  signal ram_reg_0_i_273_n_5 : STD_LOGIC;
  signal ram_reg_0_i_274_n_5 : STD_LOGIC;
  signal ram_reg_0_i_275_n_5 : STD_LOGIC;
  signal ram_reg_0_i_276_n_5 : STD_LOGIC;
  signal ram_reg_0_i_318_n_5 : STD_LOGIC;
  signal ram_reg_0_i_319_n_5 : STD_LOGIC;
  signal ram_reg_0_i_320_n_5 : STD_LOGIC;
  signal ram_reg_0_i_321_n_5 : STD_LOGIC;
  signal ram_reg_0_i_42_n_8 : STD_LOGIC;
  signal ram_reg_0_i_46_n_5 : STD_LOGIC;
  signal ram_reg_0_i_46_n_6 : STD_LOGIC;
  signal ram_reg_0_i_46_n_7 : STD_LOGIC;
  signal ram_reg_0_i_46_n_8 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal select_ln30_fu_458_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln30_reg_614 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \select_ln30_reg_614[4]_i_2_n_5\ : STD_LOGIC;
  signal select_ln31_reg_609 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \select_ln31_reg_609[4]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_609[4]_i_3_n_5\ : STD_LOGIC;
  signal sext_ln33_reg_595 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sext_ln33_reg_595[0]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln33_reg_595[10]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln33_reg_595[11]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln33_reg_595[15]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln33_reg_595[1]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln33_reg_595[2]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln33_reg_595[3]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln33_reg_595[4]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln33_reg_595[5]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln33_reg_595[6]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln33_reg_595[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln33_reg_595[8]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln33_reg_595[9]_i_1_n_5\ : STD_LOGIC;
  signal sext_ln37_1_fu_476_p1 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal trunc_ln_reg_634 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal zext_ln23_reg_577_reg : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal \NLW_add_ln23_reg_582_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln23_reg_582_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln37_reg_619_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln37_reg_619_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buffer_0_reg_220_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buffer_0_reg_220_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_ln37_fu_491_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_491_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_491_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_491_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_491_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_491_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_491_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln37_fu_491_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln37_fu_491_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln37_fu_491_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_mul_ln37_fu_491_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_ram_reg_0_i_42_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_42_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln30_reg_604[1]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \add_ln30_reg_604[2]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \add_ln30_reg_604[3]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \add_ln30_reg_604[4]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \add_ln30_reg_604[6]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \add_ln30_reg_604[7]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \add_ln30_reg_604[8]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \add_ln30_reg_604[9]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_3\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__0\ : label is "soft_lutpair344";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \in_d_0_reg_230[0]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \in_d_0_reg_230_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \out_d_reg_590[0]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \out_d_reg_590[1]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \out_d_reg_590[2]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \out_d_reg_590[3]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \out_d_reg_590[4]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \out_w_0_reg_209[1]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \out_w_0_reg_209[2]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \out_w_0_reg_209[3]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \out_w_0_reg_209[4]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \select_ln30_reg_614[2]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \select_ln30_reg_614[3]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \sext_ln33_reg_595[0]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \sext_ln33_reg_595[10]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \sext_ln33_reg_595[11]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \sext_ln33_reg_595[15]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \sext_ln33_reg_595[1]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \sext_ln33_reg_595[2]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \sext_ln33_reg_595[3]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \sext_ln33_reg_595[4]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \sext_ln33_reg_595[5]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \sext_ln33_reg_595[6]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \sext_ln33_reg_595[7]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \sext_ln33_reg_595[8]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \sext_ln33_reg_595[9]_i_1\ : label is "soft_lutpair356";
begin
  \ap_CS_fsm_reg[4]_0\(0) <= \^ap_cs_fsm_reg[4]_0\(0);
  grp_pointwise_conv2d_fix_fu_546_input_r_address0(10 downto 0) <= \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(10 downto 0);
\add_ln23_reg_582[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_176(9),
      O => \add_ln23_reg_582[10]_i_2_n_5\
    );
\add_ln23_reg_582[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_176(8),
      O => \add_ln23_reg_582[10]_i_3_n_5\
    );
\add_ln23_reg_582[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_176(4),
      O => \add_ln23_reg_582[6]_i_2_n_5\
    );
\add_ln23_reg_582_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_247_p2(10),
      Q => add_ln23_reg_582(10),
      R => '0'
    );
\add_ln23_reg_582_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_reg_582_reg[6]_i_1_n_5\,
      CO(3) => \add_ln23_reg_582_reg[10]_i_1_n_5\,
      CO(2) => \add_ln23_reg_582_reg[10]_i_1_n_6\,
      CO(1) => \add_ln23_reg_582_reg[10]_i_1_n_7\,
      CO(0) => \add_ln23_reg_582_reg[10]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => phi_mul_reg_176(9 downto 8),
      DI(0) => '0',
      O(3 downto 0) => add_ln23_fu_247_p2(10 downto 7),
      S(3) => phi_mul_reg_176(10),
      S(2) => \add_ln23_reg_582[10]_i_2_n_5\,
      S(1) => \add_ln23_reg_582[10]_i_3_n_5\,
      S(0) => phi_mul_reg_176(7)
    );
\add_ln23_reg_582_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_247_p2(11),
      Q => add_ln23_reg_582(11),
      R => '0'
    );
\add_ln23_reg_582_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_247_p2(12),
      Q => add_ln23_reg_582(12),
      R => '0'
    );
\add_ln23_reg_582_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_247_p2(13),
      Q => add_ln23_reg_582(13),
      R => '0'
    );
\add_ln23_reg_582_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_reg_582_reg[10]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln23_reg_582_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln23_reg_582_reg[13]_i_1_n_7\,
      CO(0) => \add_ln23_reg_582_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln23_reg_582_reg[13]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln23_fu_247_p2(13 downto 11),
      S(3) => '0',
      S(2 downto 0) => phi_mul_reg_176(13 downto 11)
    );
\add_ln23_reg_582_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_247_p2(3),
      Q => add_ln23_reg_582(3),
      R => '0'
    );
\add_ln23_reg_582_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_247_p2(4),
      Q => add_ln23_reg_582(4),
      R => '0'
    );
\add_ln23_reg_582_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_247_p2(5),
      Q => add_ln23_reg_582(5),
      R => '0'
    );
\add_ln23_reg_582_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_247_p2(6),
      Q => add_ln23_reg_582(6),
      R => '0'
    );
\add_ln23_reg_582_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln23_reg_582_reg[6]_i_1_n_5\,
      CO(2) => \add_ln23_reg_582_reg[6]_i_1_n_6\,
      CO(1) => \add_ln23_reg_582_reg[6]_i_1_n_7\,
      CO(0) => \add_ln23_reg_582_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => phi_mul_reg_176(4),
      DI(0) => '0',
      O(3 downto 0) => add_ln23_fu_247_p2(6 downto 3),
      S(3 downto 2) => phi_mul_reg_176(6 downto 5),
      S(1) => \add_ln23_reg_582[6]_i_2_n_5\,
      S(0) => phi_mul_reg_176(3)
    );
\add_ln23_reg_582_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_247_p2(7),
      Q => add_ln23_reg_582(7),
      R => '0'
    );
\add_ln23_reg_582_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_247_p2(8),
      Q => add_ln23_reg_582(8),
      R => '0'
    );
\add_ln23_reg_582_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_247_p2(9),
      Q => add_ln23_reg_582(9),
      R => '0'
    );
\add_ln30_reg_604[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_187(0),
      O => add_ln30_fu_394_p2(0)
    );
\add_ln30_reg_604[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_187(0),
      I1 => indvar_flatten_reg_187(1),
      O => add_ln30_fu_394_p2(1)
    );
\add_ln30_reg_604[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => indvar_flatten_reg_187(1),
      I1 => indvar_flatten_reg_187(0),
      I2 => indvar_flatten_reg_187(2),
      O => add_ln30_fu_394_p2(2)
    );
\add_ln30_reg_604[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => indvar_flatten_reg_187(2),
      I1 => indvar_flatten_reg_187(0),
      I2 => indvar_flatten_reg_187(1),
      I3 => indvar_flatten_reg_187(3),
      O => add_ln30_fu_394_p2(3)
    );
\add_ln30_reg_604[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => indvar_flatten_reg_187(3),
      I1 => indvar_flatten_reg_187(1),
      I2 => indvar_flatten_reg_187(0),
      I3 => indvar_flatten_reg_187(2),
      I4 => indvar_flatten_reg_187(4),
      O => add_ln30_fu_394_p2(4)
    );
\add_ln30_reg_604[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => indvar_flatten_reg_187(2),
      I1 => indvar_flatten_reg_187(0),
      I2 => indvar_flatten_reg_187(1),
      I3 => indvar_flatten_reg_187(3),
      I4 => indvar_flatten_reg_187(4),
      I5 => indvar_flatten_reg_187(5),
      O => add_ln30_fu_394_p2(5)
    );
\add_ln30_reg_604[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln30_reg_604[9]_i_2_n_5\,
      I1 => indvar_flatten_reg_187(6),
      O => add_ln30_fu_394_p2(6)
    );
\add_ln30_reg_604[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => indvar_flatten_reg_187(6),
      I1 => \add_ln30_reg_604[9]_i_2_n_5\,
      I2 => indvar_flatten_reg_187(7),
      O => add_ln30_fu_394_p2(7)
    );
\add_ln30_reg_604[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => indvar_flatten_reg_187(7),
      I1 => \add_ln30_reg_604[9]_i_2_n_5\,
      I2 => indvar_flatten_reg_187(6),
      I3 => indvar_flatten_reg_187(8),
      O => add_ln30_fu_394_p2(8)
    );
\add_ln30_reg_604[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => indvar_flatten_reg_187(8),
      I1 => indvar_flatten_reg_187(6),
      I2 => \add_ln30_reg_604[9]_i_2_n_5\,
      I3 => indvar_flatten_reg_187(7),
      I4 => indvar_flatten_reg_187(9),
      O => add_ln30_fu_394_p2(9)
    );
\add_ln30_reg_604[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => indvar_flatten_reg_187(2),
      I1 => indvar_flatten_reg_187(0),
      I2 => indvar_flatten_reg_187(1),
      I3 => indvar_flatten_reg_187(3),
      I4 => indvar_flatten_reg_187(4),
      I5 => indvar_flatten_reg_187(5),
      O => \add_ln30_reg_604[9]_i_2_n_5\
    );
\add_ln30_reg_604_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln30_fu_394_p2(0),
      Q => add_ln30_reg_604(0),
      R => '0'
    );
\add_ln30_reg_604_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln30_fu_394_p2(1),
      Q => add_ln30_reg_604(1),
      R => '0'
    );
\add_ln30_reg_604_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln30_fu_394_p2(2),
      Q => add_ln30_reg_604(2),
      R => '0'
    );
\add_ln30_reg_604_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln30_fu_394_p2(3),
      Q => add_ln30_reg_604(3),
      R => '0'
    );
\add_ln30_reg_604_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln30_fu_394_p2(4),
      Q => add_ln30_reg_604(4),
      R => '0'
    );
\add_ln30_reg_604_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln30_fu_394_p2(5),
      Q => add_ln30_reg_604(5),
      R => '0'
    );
\add_ln30_reg_604_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln30_fu_394_p2(6),
      Q => add_ln30_reg_604(6),
      R => '0'
    );
\add_ln30_reg_604_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln30_fu_394_p2(7),
      Q => add_ln30_reg_604(7),
      R => '0'
    );
\add_ln30_reg_604_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln30_fu_394_p2(8),
      Q => add_ln30_reg_604(8),
      R => '0'
    );
\add_ln30_reg_604_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln30_fu_394_p2(9),
      Q => add_ln30_reg_604(9),
      R => '0'
    );
\add_ln37_reg_619[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => out_h_0_reg_198(4),
      I1 => \select_ln30_reg_614[4]_i_2_n_5\,
      I2 => out_h_0_reg_198(3),
      I3 => out_h_0_reg_198(1),
      I4 => out_h_0_reg_198(0),
      I5 => out_h_0_reg_198(2),
      O => \add_ln37_reg_619[10]_i_2_n_5\
    );
\add_ln37_reg_619[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => out_h_0_reg_198(2),
      I1 => \select_ln30_reg_614[4]_i_2_n_5\,
      I2 => out_w_0_reg_209(4),
      O => \add_ln37_reg_619[2]_i_2_n_5\
    );
\add_ln37_reg_619[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => out_h_0_reg_198(1),
      I1 => \select_ln30_reg_614[4]_i_2_n_5\,
      I2 => out_w_0_reg_209(3),
      O => \add_ln37_reg_619[2]_i_3_n_5\
    );
\add_ln37_reg_619[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCFFFFFF7F"
    )
        port map (
      I0 => out_w_0_reg_209(4),
      I1 => out_w_0_reg_209(2),
      I2 => out_w_0_reg_209(3),
      I3 => out_w_0_reg_209(0),
      I4 => out_w_0_reg_209(1),
      I5 => out_h_0_reg_198(0),
      O => \add_ln37_reg_619[2]_i_4_n_5\
    );
\add_ln37_reg_619[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56969696A9696969"
    )
        port map (
      I0 => \add_ln37_reg_619[2]_i_2_n_5\,
      I1 => \select_ln30_reg_614[4]_i_2_n_5\,
      I2 => out_h_0_reg_198(0),
      I3 => out_h_0_reg_198(2),
      I4 => out_h_0_reg_198(1),
      I5 => out_h_0_reg_198(3),
      O => \add_ln37_reg_619[2]_i_5_n_5\
    );
\add_ln37_reg_619[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0DD3F22C0223FDD"
    )
        port map (
      I0 => out_w_0_reg_209(3),
      I1 => out_h_0_reg_198(1),
      I2 => out_h_0_reg_198(0),
      I3 => \select_ln30_reg_614[4]_i_2_n_5\,
      I4 => out_h_0_reg_198(2),
      I5 => out_w_0_reg_209(4),
      O => \add_ln37_reg_619[2]_i_6_n_5\
    );
\add_ln37_reg_619[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FB0BF4"
    )
        port map (
      I0 => out_w_0_reg_209(2),
      I1 => out_h_0_reg_198(0),
      I2 => \select_ln30_reg_614[4]_i_2_n_5\,
      I3 => out_h_0_reg_198(1),
      I4 => out_w_0_reg_209(3),
      O => \add_ln37_reg_619[2]_i_7_n_5\
    );
\add_ln37_reg_619[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_209(2),
      I1 => out_h_0_reg_198(0),
      O => \add_ln37_reg_619[2]_i_8_n_5\
    );
\add_ln37_reg_619[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => out_h_0_reg_198(1),
      I1 => out_h_0_reg_198(0),
      I2 => out_h_0_reg_198(2),
      I3 => \select_ln30_reg_614[4]_i_2_n_5\,
      I4 => out_h_0_reg_198(3),
      O => \add_ln37_reg_619[6]_i_2_n_5\
    );
\add_ln37_reg_619[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_h_0_reg_198(0),
      I1 => out_h_0_reg_198(1),
      I2 => \select_ln30_reg_614[4]_i_2_n_5\,
      I3 => out_h_0_reg_198(2),
      O => \add_ln37_reg_619[6]_i_3_n_5\
    );
\add_ln37_reg_619[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => out_h_0_reg_198(4),
      I1 => \select_ln30_reg_614[4]_i_2_n_5\,
      I2 => out_h_0_reg_198(0),
      I3 => out_h_0_reg_198(1),
      O => \add_ln37_reg_619[6]_i_4_n_5\
    );
\add_ln37_reg_619[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => out_h_0_reg_198(3),
      I1 => \select_ln30_reg_614[4]_i_2_n_5\,
      I2 => out_h_0_reg_198(0),
      O => \add_ln37_reg_619[6]_i_5_n_5\
    );
\add_ln37_reg_619[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A5A5A5A5A5A5A5"
    )
        port map (
      I0 => out_h_0_reg_198(4),
      I1 => \select_ln30_reg_614[4]_i_2_n_5\,
      I2 => out_h_0_reg_198(3),
      I3 => out_h_0_reg_198(1),
      I4 => out_h_0_reg_198(0),
      I5 => out_h_0_reg_198(2),
      O => \add_ln37_reg_619[6]_i_6_n_5\
    );
\add_ln37_reg_619[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9A5A5A5"
    )
        port map (
      I0 => out_h_0_reg_198(3),
      I1 => \select_ln30_reg_614[4]_i_2_n_5\,
      I2 => out_h_0_reg_198(2),
      I3 => out_h_0_reg_198(0),
      I4 => out_h_0_reg_198(1),
      O => \add_ln37_reg_619[6]_i_7_n_5\
    );
\add_ln37_reg_619[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C6636633"
    )
        port map (
      I0 => out_h_0_reg_198(4),
      I1 => out_h_0_reg_198(2),
      I2 => \select_ln30_reg_614[4]_i_2_n_5\,
      I3 => out_h_0_reg_198(1),
      I4 => out_h_0_reg_198(0),
      O => \add_ln37_reg_619[6]_i_8_n_5\
    );
\add_ln37_reg_619[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F81E781E07E187E1"
    )
        port map (
      I0 => out_h_0_reg_198(0),
      I1 => \select_ln30_reg_614[4]_i_2_n_5\,
      I2 => out_h_0_reg_198(1),
      I3 => out_h_0_reg_198(3),
      I4 => out_h_0_reg_198(2),
      I5 => out_h_0_reg_198(4),
      O => \add_ln37_reg_619[6]_i_9_n_5\
    );
\add_ln37_reg_619_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => out_w_0_reg_209(0),
      Q => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(0),
      R => \select_ln31_reg_609[4]_i_1_n_5\
    );
\add_ln37_reg_619_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln37_1_fu_476_p1(10),
      Q => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(10),
      R => '0'
    );
\add_ln37_reg_619_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_reg_619_reg[6]_i_1_n_5\,
      CO(3 downto 0) => \NLW_add_ln37_reg_619_reg[10]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln37_reg_619_reg[10]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sext_ln37_1_fu_476_p1(10),
      S(3 downto 1) => B"000",
      S(0) => \add_ln37_reg_619[10]_i_2_n_5\
    );
\add_ln37_reg_619_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => out_w_0_reg_209(1),
      Q => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(1),
      R => \select_ln31_reg_609[4]_i_1_n_5\
    );
\add_ln37_reg_619_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln37_1_fu_476_p1(2),
      Q => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(2),
      R => '0'
    );
\add_ln37_reg_619_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln37_reg_619_reg[2]_i_1_n_5\,
      CO(2) => \add_ln37_reg_619_reg[2]_i_1_n_6\,
      CO(1) => \add_ln37_reg_619_reg[2]_i_1_n_7\,
      CO(0) => \add_ln37_reg_619_reg[2]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln37_reg_619[2]_i_2_n_5\,
      DI(2) => \add_ln37_reg_619[2]_i_3_n_5\,
      DI(1) => \add_ln37_reg_619[2]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => sext_ln37_1_fu_476_p1(5 downto 2),
      S(3) => \add_ln37_reg_619[2]_i_5_n_5\,
      S(2) => \add_ln37_reg_619[2]_i_6_n_5\,
      S(1) => \add_ln37_reg_619[2]_i_7_n_5\,
      S(0) => \add_ln37_reg_619[2]_i_8_n_5\
    );
\add_ln37_reg_619_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln37_1_fu_476_p1(3),
      Q => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(3),
      R => '0'
    );
\add_ln37_reg_619_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln37_1_fu_476_p1(4),
      Q => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(4),
      R => '0'
    );
\add_ln37_reg_619_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln37_1_fu_476_p1(5),
      Q => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(5),
      R => '0'
    );
\add_ln37_reg_619_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln37_1_fu_476_p1(6),
      Q => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(6),
      R => '0'
    );
\add_ln37_reg_619_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_reg_619_reg[2]_i_1_n_5\,
      CO(3) => \add_ln37_reg_619_reg[6]_i_1_n_5\,
      CO(2) => \add_ln37_reg_619_reg[6]_i_1_n_6\,
      CO(1) => \add_ln37_reg_619_reg[6]_i_1_n_7\,
      CO(0) => \add_ln37_reg_619_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln37_reg_619[6]_i_2_n_5\,
      DI(2) => \add_ln37_reg_619[6]_i_3_n_5\,
      DI(1) => \add_ln37_reg_619[6]_i_4_n_5\,
      DI(0) => \add_ln37_reg_619[6]_i_5_n_5\,
      O(3 downto 0) => sext_ln37_1_fu_476_p1(9 downto 6),
      S(3) => \add_ln37_reg_619[6]_i_6_n_5\,
      S(2) => \add_ln37_reg_619[6]_i_7_n_5\,
      S(1) => \add_ln37_reg_619[6]_i_8_n_5\,
      S(0) => \add_ln37_reg_619[6]_i_9_n_5\
    );
\add_ln37_reg_619_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln37_1_fu_476_p1(7),
      Q => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(7),
      R => '0'
    );
\add_ln37_reg_619_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln37_1_fu_476_p1(8),
      Q => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(8),
      R => '0'
    );
\add_ln37_reg_619_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln37_1_fu_476_p1(9),
      Q => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[4]\,
      I1 => \ap_CS_fsm[0]_i_2__0_n_5\,
      I2 => \ap_CS_fsm[0]_i_3_n_5\,
      I3 => ap_CS_fsm_state2,
      I4 => grp_pointwise_conv2d_fix_fu_546_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_pointwise_conv2d_fix_fu_546_ap_done
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_165_reg_n_5_[3]\,
      O => \ap_CS_fsm[0]_i_2__0_n_5\
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[1]\,
      I1 => \out_d_0_reg_165_reg_n_5_[0]\,
      O => \ap_CS_fsm[0]_i_3_n_5\
    );
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_546_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => \ap_CS_fsm[1]_i_2_n_5\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => indvar_flatten_reg_187(1),
      I1 => indvar_flatten_reg_187(0),
      I2 => indvar_flatten_reg_187(3),
      I3 => indvar_flatten_reg_187(2),
      I4 => \select_ln31_reg_609[4]_i_3_n_5\,
      I5 => ap_CS_fsm_state3,
      O => \ap_CS_fsm[1]_i_2_n_5\
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CEA2,
      I1 => \^ap_cs_fsm_reg[4]_0\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFAAAAAAAAAAAA"
    )
        port map (
      I0 => load,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => in_d_0_reg_230,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \ap_CS_fsm[3]_i_2__1_n_5\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter3,
      O => \ap_CS_fsm[3]_i_2__1_n_5\
    );
\ap_CS_fsm[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080800000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => in_d_0_reg_230,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_pointwise_conv2d_fix_fu_546_ap_start_reg,
      I3 => grp_pointwise_conv2d_fix_fu_546_ap_ready,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => grp_pointwise_conv2d_fix_fu_546_ap_ready,
      I2 => grp_pointwise_conv2d_fix_fu_546_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(1)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_165_reg_n_5_[1]\,
      I2 => \out_d_0_reg_165_reg_n_5_[0]\,
      I3 => \out_d_0_reg_165_reg_n_5_[3]\,
      I4 => p_2_in,
      I5 => \out_d_0_reg_165_reg_n_5_[4]\,
      O => grp_pointwise_conv2d_fix_fu_546_ap_ready
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_fu_546_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^ap_cs_fsm_reg[4]_0\(0),
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A800A800A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => load,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => in_d_0_reg_230,
      O => \ap_enable_reg_pp0_iter0_i_1__3_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__3_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_rst_n,
      I2 => in_d_0_reg_230,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
\buffer_0_reg_220[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => in_d_0_reg_230_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => load,
      O => sel
    );
\buffer_0_reg_220[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_634(0),
      I1 => buffer_0_reg_220_reg(0),
      I2 => load,
      I3 => sext_ln33_reg_595(0),
      O => \buffer_0_reg_220[0]_i_10_n_5\
    );
\buffer_0_reg_220[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(3),
      I1 => load,
      O => \buffer_0_reg_220[0]_i_3_n_5\
    );
\buffer_0_reg_220[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(2),
      I1 => load,
      O => \buffer_0_reg_220[0]_i_4_n_5\
    );
\buffer_0_reg_220[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(1),
      I1 => load,
      O => \buffer_0_reg_220[0]_i_5_n_5\
    );
\buffer_0_reg_220[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(0),
      I1 => load,
      O => \buffer_0_reg_220[0]_i_6_n_5\
    );
\buffer_0_reg_220[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_634(3),
      I1 => buffer_0_reg_220_reg(3),
      I2 => load,
      I3 => sext_ln33_reg_595(3),
      O => \buffer_0_reg_220[0]_i_7_n_5\
    );
\buffer_0_reg_220[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_634(2),
      I1 => buffer_0_reg_220_reg(2),
      I2 => load,
      I3 => sext_ln33_reg_595(2),
      O => \buffer_0_reg_220[0]_i_8_n_5\
    );
\buffer_0_reg_220[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_634(1),
      I1 => buffer_0_reg_220_reg(1),
      I2 => load,
      I3 => sext_ln33_reg_595(1),
      O => \buffer_0_reg_220[0]_i_9_n_5\
    );
\buffer_0_reg_220[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(15),
      I1 => load,
      O => \buffer_0_reg_220[12]_i_2_n_5\
    );
\buffer_0_reg_220[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(14),
      I1 => load,
      O => \buffer_0_reg_220[12]_i_3_n_5\
    );
\buffer_0_reg_220[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(13),
      I1 => load,
      O => \buffer_0_reg_220[12]_i_4_n_5\
    );
\buffer_0_reg_220[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(12),
      I1 => load,
      O => \buffer_0_reg_220[12]_i_5_n_5\
    );
\buffer_0_reg_220[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln_reg_634(15),
      I1 => sext_ln33_reg_595(15),
      I2 => load,
      I3 => buffer_0_reg_220_reg(15),
      O => \buffer_0_reg_220[12]_i_6_n_5\
    );
\buffer_0_reg_220[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln_reg_634(14),
      I1 => sext_ln33_reg_595(15),
      I2 => load,
      I3 => buffer_0_reg_220_reg(14),
      O => \buffer_0_reg_220[12]_i_7_n_5\
    );
\buffer_0_reg_220[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln_reg_634(13),
      I1 => sext_ln33_reg_595(15),
      I2 => load,
      I3 => buffer_0_reg_220_reg(13),
      O => \buffer_0_reg_220[12]_i_8_n_5\
    );
\buffer_0_reg_220[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln_reg_634(12),
      I1 => sext_ln33_reg_595(15),
      I2 => load,
      I3 => buffer_0_reg_220_reg(12),
      O => \buffer_0_reg_220[12]_i_9_n_5\
    );
\buffer_0_reg_220[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(17),
      I1 => load,
      O => \buffer_0_reg_220[16]_i_2_n_5\
    );
\buffer_0_reg_220[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(16),
      I1 => load,
      O => \buffer_0_reg_220[16]_i_3_n_5\
    );
\buffer_0_reg_220[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sext_ln33_reg_595(15),
      I1 => load,
      I2 => buffer_0_reg_220_reg(18),
      I3 => trunc_ln_reg_634(17),
      O => \buffer_0_reg_220[16]_i_4_n_5\
    );
\buffer_0_reg_220[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln_reg_634(17),
      I1 => sext_ln33_reg_595(15),
      I2 => load,
      I3 => \buffer_0_reg_220_reg_n_5_[17]\,
      O => \buffer_0_reg_220[16]_i_5_n_5\
    );
\buffer_0_reg_220[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln_reg_634(16),
      I1 => sext_ln33_reg_595(15),
      I2 => load,
      I3 => \buffer_0_reg_220_reg_n_5_[16]\,
      O => \buffer_0_reg_220[16]_i_6_n_5\
    );
\buffer_0_reg_220[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(7),
      I1 => load,
      O => \buffer_0_reg_220[4]_i_2_n_5\
    );
\buffer_0_reg_220[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(6),
      I1 => load,
      O => \buffer_0_reg_220[4]_i_3_n_5\
    );
\buffer_0_reg_220[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(5),
      I1 => load,
      O => \buffer_0_reg_220[4]_i_4_n_5\
    );
\buffer_0_reg_220[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(4),
      I1 => load,
      O => \buffer_0_reg_220[4]_i_5_n_5\
    );
\buffer_0_reg_220[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_634(7),
      I1 => buffer_0_reg_220_reg(7),
      I2 => load,
      I3 => sext_ln33_reg_595(7),
      O => \buffer_0_reg_220[4]_i_6_n_5\
    );
\buffer_0_reg_220[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_634(6),
      I1 => buffer_0_reg_220_reg(6),
      I2 => load,
      I3 => sext_ln33_reg_595(6),
      O => \buffer_0_reg_220[4]_i_7_n_5\
    );
\buffer_0_reg_220[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_634(5),
      I1 => buffer_0_reg_220_reg(5),
      I2 => load,
      I3 => sext_ln33_reg_595(5),
      O => \buffer_0_reg_220[4]_i_8_n_5\
    );
\buffer_0_reg_220[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_634(4),
      I1 => buffer_0_reg_220_reg(4),
      I2 => load,
      I3 => sext_ln33_reg_595(4),
      O => \buffer_0_reg_220[4]_i_9_n_5\
    );
\buffer_0_reg_220[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(11),
      I1 => load,
      O => \buffer_0_reg_220[8]_i_2_n_5\
    );
\buffer_0_reg_220[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(10),
      I1 => load,
      O => \buffer_0_reg_220[8]_i_3_n_5\
    );
\buffer_0_reg_220[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(9),
      I1 => load,
      O => \buffer_0_reg_220[8]_i_4_n_5\
    );
\buffer_0_reg_220[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_634(8),
      I1 => load,
      O => \buffer_0_reg_220[8]_i_5_n_5\
    );
\buffer_0_reg_220[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_634(11),
      I1 => buffer_0_reg_220_reg(11),
      I2 => load,
      I3 => sext_ln33_reg_595(11),
      O => \buffer_0_reg_220[8]_i_6_n_5\
    );
\buffer_0_reg_220[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_634(10),
      I1 => buffer_0_reg_220_reg(10),
      I2 => load,
      I3 => sext_ln33_reg_595(10),
      O => \buffer_0_reg_220[8]_i_7_n_5\
    );
\buffer_0_reg_220[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_634(9),
      I1 => buffer_0_reg_220_reg(9),
      I2 => load,
      I3 => sext_ln33_reg_595(9),
      O => \buffer_0_reg_220[8]_i_8_n_5\
    );
\buffer_0_reg_220[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_634(8),
      I1 => buffer_0_reg_220_reg(8),
      I2 => load,
      I3 => sext_ln33_reg_595(8),
      O => \buffer_0_reg_220[8]_i_9_n_5\
    );
\buffer_0_reg_220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[0]_i_2_n_12\,
      Q => buffer_0_reg_220_reg(0),
      R => '0'
    );
\buffer_0_reg_220_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_220_reg[0]_i_2_n_5\,
      CO(2) => \buffer_0_reg_220_reg[0]_i_2_n_6\,
      CO(1) => \buffer_0_reg_220_reg[0]_i_2_n_7\,
      CO(0) => \buffer_0_reg_220_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_220[0]_i_3_n_5\,
      DI(2) => \buffer_0_reg_220[0]_i_4_n_5\,
      DI(1) => \buffer_0_reg_220[0]_i_5_n_5\,
      DI(0) => \buffer_0_reg_220[0]_i_6_n_5\,
      O(3) => \buffer_0_reg_220_reg[0]_i_2_n_9\,
      O(2) => \buffer_0_reg_220_reg[0]_i_2_n_10\,
      O(1) => \buffer_0_reg_220_reg[0]_i_2_n_11\,
      O(0) => \buffer_0_reg_220_reg[0]_i_2_n_12\,
      S(3) => \buffer_0_reg_220[0]_i_7_n_5\,
      S(2) => \buffer_0_reg_220[0]_i_8_n_5\,
      S(1) => \buffer_0_reg_220[0]_i_9_n_5\,
      S(0) => \buffer_0_reg_220[0]_i_10_n_5\
    );
\buffer_0_reg_220_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[8]_i_1_n_10\,
      Q => buffer_0_reg_220_reg(10),
      R => '0'
    );
\buffer_0_reg_220_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[8]_i_1_n_9\,
      Q => buffer_0_reg_220_reg(11),
      R => '0'
    );
\buffer_0_reg_220_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[12]_i_1_n_12\,
      Q => buffer_0_reg_220_reg(12),
      R => '0'
    );
\buffer_0_reg_220_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_220_reg[8]_i_1_n_5\,
      CO(3) => \buffer_0_reg_220_reg[12]_i_1_n_5\,
      CO(2) => \buffer_0_reg_220_reg[12]_i_1_n_6\,
      CO(1) => \buffer_0_reg_220_reg[12]_i_1_n_7\,
      CO(0) => \buffer_0_reg_220_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_220[12]_i_2_n_5\,
      DI(2) => \buffer_0_reg_220[12]_i_3_n_5\,
      DI(1) => \buffer_0_reg_220[12]_i_4_n_5\,
      DI(0) => \buffer_0_reg_220[12]_i_5_n_5\,
      O(3) => \buffer_0_reg_220_reg[12]_i_1_n_9\,
      O(2) => \buffer_0_reg_220_reg[12]_i_1_n_10\,
      O(1) => \buffer_0_reg_220_reg[12]_i_1_n_11\,
      O(0) => \buffer_0_reg_220_reg[12]_i_1_n_12\,
      S(3) => \buffer_0_reg_220[12]_i_6_n_5\,
      S(2) => \buffer_0_reg_220[12]_i_7_n_5\,
      S(1) => \buffer_0_reg_220[12]_i_8_n_5\,
      S(0) => \buffer_0_reg_220[12]_i_9_n_5\
    );
\buffer_0_reg_220_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[12]_i_1_n_11\,
      Q => buffer_0_reg_220_reg(13),
      R => '0'
    );
\buffer_0_reg_220_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[12]_i_1_n_10\,
      Q => buffer_0_reg_220_reg(14),
      R => '0'
    );
\buffer_0_reg_220_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[12]_i_1_n_9\,
      Q => buffer_0_reg_220_reg(15),
      R => '0'
    );
\buffer_0_reg_220_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[16]_i_1_n_12\,
      Q => \buffer_0_reg_220_reg_n_5_[16]\,
      R => '0'
    );
\buffer_0_reg_220_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_220_reg[12]_i_1_n_5\,
      CO(3 downto 2) => \NLW_buffer_0_reg_220_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \buffer_0_reg_220_reg[16]_i_1_n_7\,
      CO(0) => \buffer_0_reg_220_reg[16]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buffer_0_reg_220[16]_i_2_n_5\,
      DI(0) => \buffer_0_reg_220[16]_i_3_n_5\,
      O(3) => \NLW_buffer_0_reg_220_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \buffer_0_reg_220_reg[16]_i_1_n_10\,
      O(1) => \buffer_0_reg_220_reg[16]_i_1_n_11\,
      O(0) => \buffer_0_reg_220_reg[16]_i_1_n_12\,
      S(3) => '0',
      S(2) => \buffer_0_reg_220[16]_i_4_n_5\,
      S(1) => \buffer_0_reg_220[16]_i_5_n_5\,
      S(0) => \buffer_0_reg_220[16]_i_6_n_5\
    );
\buffer_0_reg_220_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[16]_i_1_n_11\,
      Q => \buffer_0_reg_220_reg_n_5_[17]\,
      R => '0'
    );
\buffer_0_reg_220_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[16]_i_1_n_10\,
      Q => buffer_0_reg_220_reg(18),
      R => '0'
    );
\buffer_0_reg_220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[0]_i_2_n_11\,
      Q => buffer_0_reg_220_reg(1),
      R => '0'
    );
\buffer_0_reg_220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[0]_i_2_n_10\,
      Q => buffer_0_reg_220_reg(2),
      R => '0'
    );
\buffer_0_reg_220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[0]_i_2_n_9\,
      Q => buffer_0_reg_220_reg(3),
      R => '0'
    );
\buffer_0_reg_220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[4]_i_1_n_12\,
      Q => buffer_0_reg_220_reg(4),
      R => '0'
    );
\buffer_0_reg_220_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_220_reg[0]_i_2_n_5\,
      CO(3) => \buffer_0_reg_220_reg[4]_i_1_n_5\,
      CO(2) => \buffer_0_reg_220_reg[4]_i_1_n_6\,
      CO(1) => \buffer_0_reg_220_reg[4]_i_1_n_7\,
      CO(0) => \buffer_0_reg_220_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_220[4]_i_2_n_5\,
      DI(2) => \buffer_0_reg_220[4]_i_3_n_5\,
      DI(1) => \buffer_0_reg_220[4]_i_4_n_5\,
      DI(0) => \buffer_0_reg_220[4]_i_5_n_5\,
      O(3) => \buffer_0_reg_220_reg[4]_i_1_n_9\,
      O(2) => \buffer_0_reg_220_reg[4]_i_1_n_10\,
      O(1) => \buffer_0_reg_220_reg[4]_i_1_n_11\,
      O(0) => \buffer_0_reg_220_reg[4]_i_1_n_12\,
      S(3) => \buffer_0_reg_220[4]_i_6_n_5\,
      S(2) => \buffer_0_reg_220[4]_i_7_n_5\,
      S(1) => \buffer_0_reg_220[4]_i_8_n_5\,
      S(0) => \buffer_0_reg_220[4]_i_9_n_5\
    );
\buffer_0_reg_220_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[4]_i_1_n_11\,
      Q => buffer_0_reg_220_reg(5),
      R => '0'
    );
\buffer_0_reg_220_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[4]_i_1_n_10\,
      Q => buffer_0_reg_220_reg(6),
      R => '0'
    );
\buffer_0_reg_220_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[4]_i_1_n_9\,
      Q => buffer_0_reg_220_reg(7),
      R => '0'
    );
\buffer_0_reg_220_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[8]_i_1_n_12\,
      Q => buffer_0_reg_220_reg(8),
      R => '0'
    );
\buffer_0_reg_220_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_220_reg[4]_i_1_n_5\,
      CO(3) => \buffer_0_reg_220_reg[8]_i_1_n_5\,
      CO(2) => \buffer_0_reg_220_reg[8]_i_1_n_6\,
      CO(1) => \buffer_0_reg_220_reg[8]_i_1_n_7\,
      CO(0) => \buffer_0_reg_220_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_220[8]_i_2_n_5\,
      DI(2) => \buffer_0_reg_220[8]_i_3_n_5\,
      DI(1) => \buffer_0_reg_220[8]_i_4_n_5\,
      DI(0) => \buffer_0_reg_220[8]_i_5_n_5\,
      O(3) => \buffer_0_reg_220_reg[8]_i_1_n_9\,
      O(2) => \buffer_0_reg_220_reg[8]_i_1_n_10\,
      O(1) => \buffer_0_reg_220_reg[8]_i_1_n_11\,
      O(0) => \buffer_0_reg_220_reg[8]_i_1_n_12\,
      S(3) => \buffer_0_reg_220[8]_i_6_n_5\,
      S(2) => \buffer_0_reg_220[8]_i_7_n_5\,
      S(1) => \buffer_0_reg_220[8]_i_8_n_5\,
      S(0) => \buffer_0_reg_220[8]_i_9_n_5\
    );
\buffer_0_reg_220_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_220_reg[8]_i_1_n_11\,
      Q => buffer_0_reg_220_reg(9),
      R => '0'
    );
grp_pointwise_conv2d_fix_fu_546_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFF0000"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[4]\,
      I1 => \ap_CS_fsm[0]_i_2__0_n_5\,
      I2 => \ap_CS_fsm[0]_i_3_n_5\,
      I3 => ap_CS_fsm_state2,
      I4 => Q(0),
      I5 => grp_pointwise_conv2d_fix_fu_546_ap_start_reg,
      O => \out_d_0_reg_165_reg[4]_0\
    );
\in_d_0_reg_230[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => in_d_0_reg_230,
      I3 => load,
      O => \in_d_0_reg_230[0]_i_1_n_5\
    );
\in_d_0_reg_230_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_d_0_reg_230,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => in_d_0_reg_230_pp0_iter1_reg,
      O => \in_d_0_reg_230_pp0_iter1_reg[0]_i_1_n_5\
    );
\in_d_0_reg_230_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_d_0_reg_230_pp0_iter1_reg[0]_i_1_n_5\,
      Q => in_d_0_reg_230_pp0_iter1_reg,
      R => '0'
    );
\in_d_0_reg_230_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in_d_0_reg_230_pp0_iter1_reg,
      Q => in_d_0_reg_230_pp0_iter2_reg,
      R => '0'
    );
\in_d_0_reg_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_d_0_reg_230[0]_i_1_n_5\,
      Q => in_d_0_reg_230,
      R => '0'
    );
\indvar_flatten_reg_187[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00000000"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[1]\,
      I1 => \out_d_0_reg_165_reg_n_5_[0]\,
      I2 => \out_d_0_reg_165_reg_n_5_[3]\,
      I3 => p_2_in,
      I4 => \out_d_0_reg_165_reg_n_5_[4]\,
      I5 => ap_CS_fsm_state2,
      O => CEA2
    );
\indvar_flatten_reg_187_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln30_reg_604(0),
      Q => indvar_flatten_reg_187(0),
      R => CEA2
    );
\indvar_flatten_reg_187_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln30_reg_604(1),
      Q => indvar_flatten_reg_187(1),
      R => CEA2
    );
\indvar_flatten_reg_187_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln30_reg_604(2),
      Q => indvar_flatten_reg_187(2),
      R => CEA2
    );
\indvar_flatten_reg_187_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln30_reg_604(3),
      Q => indvar_flatten_reg_187(3),
      R => CEA2
    );
\indvar_flatten_reg_187_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln30_reg_604(4),
      Q => indvar_flatten_reg_187(4),
      R => CEA2
    );
\indvar_flatten_reg_187_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln30_reg_604(5),
      Q => indvar_flatten_reg_187(5),
      R => CEA2
    );
\indvar_flatten_reg_187_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln30_reg_604(6),
      Q => indvar_flatten_reg_187(6),
      R => CEA2
    );
\indvar_flatten_reg_187_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln30_reg_604(7),
      Q => indvar_flatten_reg_187(7),
      R => CEA2
    );
\indvar_flatten_reg_187_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln30_reg_604(8),
      Q => indvar_flatten_reg_187(8),
      R => CEA2
    );
\indvar_flatten_reg_187_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln30_reg_604(9),
      Q => indvar_flatten_reg_187(9),
      R => CEA2
    );
mul_ln37_fu_491_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mux_4_0(15),
      A(28) => mux_4_0(15),
      A(27) => mux_4_0(15),
      A(26) => mux_4_0(15),
      A(25) => mux_4_0(15),
      A(24) => mux_4_0(15),
      A(23) => mux_4_0(15),
      A(22) => mux_4_0(15),
      A(21) => mux_4_0(15),
      A(20) => mux_4_0(15),
      A(19) => mux_4_0(15),
      A(18) => mux_4_0(15),
      A(17) => mux_4_0(15),
      A(16) => mux_4_0(15),
      A(15) => mux_4_0(15),
      A(14) => mux_4_0(15),
      A(13 downto 0) => mux_4_0(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln37_fu_491_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln37_fu_491_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln37_fu_491_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln37_fu_491_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => mul_ln37_fu_491_p2_i_2_n_5,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln37_fu_491_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln37_fu_491_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_mul_ln37_fu_491_p2_P_UNCONNECTED(47 downto 33),
      P(32) => mul_ln37_fu_491_p2_n_78,
      P(31 downto 14) => trunc_ln_reg_634(17 downto 0),
      P(13) => mul_ln37_fu_491_p2_n_97,
      P(12) => mul_ln37_fu_491_p2_n_98,
      P(11) => mul_ln37_fu_491_p2_n_99,
      P(10) => mul_ln37_fu_491_p2_n_100,
      P(9) => mul_ln37_fu_491_p2_n_101,
      P(8) => mul_ln37_fu_491_p2_n_102,
      P(7) => mul_ln37_fu_491_p2_n_103,
      P(6) => mul_ln37_fu_491_p2_n_104,
      P(5) => mul_ln37_fu_491_p2_n_105,
      P(4) => mul_ln37_fu_491_p2_n_106,
      P(3) => mul_ln37_fu_491_p2_n_107,
      P(2) => mul_ln37_fu_491_p2_n_108,
      P(1) => mul_ln37_fu_491_p2_n_109,
      P(0) => mul_ln37_fu_491_p2_n_110,
      PATTERNBDETECT => NLW_mul_ln37_fu_491_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln37_fu_491_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln37_fu_491_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln37_fu_491_p2_UNDERFLOW_UNCONNECTED
    );
mul_ln37_fu_491_p2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => in_d_0_reg_230,
      O => CEB2
    );
mul_ln37_fu_491_p2_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C6FE"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[1]\,
      I1 => \out_d_0_reg_165_reg_n_5_[0]\,
      I2 => \out_d_0_reg_165_reg_n_5_[3]\,
      I3 => p_2_in,
      O => mux_4_0(7)
    );
mul_ln37_fu_491_p2_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8298"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_165_reg_n_5_[3]\,
      I2 => \out_d_0_reg_165_reg_n_5_[0]\,
      I3 => \out_d_0_reg_165_reg_n_5_[1]\,
      O => mux_4_0(6)
    );
mul_ln37_fu_491_p2_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE06"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_165_reg_n_5_[0]\,
      I2 => \out_d_0_reg_165_reg_n_5_[1]\,
      I3 => \out_d_0_reg_165_reg_n_5_[3]\,
      O => mux_4_0(5)
    );
mul_ln37_fu_491_p2_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"432F"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_165_reg_n_5_[1]\,
      I2 => \out_d_0_reg_165_reg_n_5_[0]\,
      I3 => \out_d_0_reg_165_reg_n_5_[3]\,
      O => mux_4_0(4)
    );
mul_ln37_fu_491_p2_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B7D6"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_165_reg_n_5_[3]\,
      I2 => \out_d_0_reg_165_reg_n_5_[0]\,
      I3 => \out_d_0_reg_165_reg_n_5_[1]\,
      O => mux_4_0(3)
    );
mul_ln37_fu_491_p2_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9599"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_165_reg_n_5_[3]\,
      I2 => \out_d_0_reg_165_reg_n_5_[1]\,
      I3 => \out_d_0_reg_165_reg_n_5_[0]\,
      O => mux_4_0(2)
    );
mul_ln37_fu_491_p2_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A5E1"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[3]\,
      I1 => p_2_in,
      I2 => \out_d_0_reg_165_reg_n_5_[1]\,
      I3 => \out_d_0_reg_165_reg_n_5_[0]\,
      O => mux_4_0(1)
    );
mul_ln37_fu_491_p2_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F90A"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[1]\,
      I1 => p_2_in,
      I2 => \out_d_0_reg_165_reg_n_5_[3]\,
      I3 => \out_d_0_reg_165_reg_n_5_[0]\,
      O => mux_4_0(0)
    );
mul_ln37_fu_491_p2_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_d_0_reg_230_pp0_iter1_reg,
      O => mul_ln37_fu_491_p2_i_2_n_5
    );
mul_ln37_fu_491_p2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1843"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[3]\,
      I1 => p_2_in,
      I2 => \out_d_0_reg_165_reg_n_5_[1]\,
      I3 => \out_d_0_reg_165_reg_n_5_[0]\,
      O => mux_4_0(15)
    );
mul_ln37_fu_491_p2_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2029"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[0]\,
      I1 => \out_d_0_reg_165_reg_n_5_[1]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_165_reg_n_5_[3]\,
      O => mux_4_0(13)
    );
mul_ln37_fu_491_p2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A39F"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[1]\,
      I1 => p_2_in,
      I2 => \out_d_0_reg_165_reg_n_5_[3]\,
      I3 => \out_d_0_reg_165_reg_n_5_[0]\,
      O => mux_4_0(12)
    );
mul_ln37_fu_491_p2_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"924F"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[0]\,
      I1 => \out_d_0_reg_165_reg_n_5_[1]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_165_reg_n_5_[3]\,
      O => mux_4_0(11)
    );
mul_ln37_fu_491_p2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7ACE"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[1]\,
      I1 => \out_d_0_reg_165_reg_n_5_[3]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_165_reg_n_5_[0]\,
      O => mux_4_0(10)
    );
mul_ln37_fu_491_p2_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BC2"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[1]\,
      I1 => \out_d_0_reg_165_reg_n_5_[0]\,
      I2 => \out_d_0_reg_165_reg_n_5_[3]\,
      I3 => p_2_in,
      O => mux_4_0(9)
    );
mul_ln37_fu_491_p2_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FD7"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[3]\,
      I1 => \out_d_0_reg_165_reg_n_5_[1]\,
      I2 => \out_d_0_reg_165_reg_n_5_[0]\,
      I3 => p_2_in,
      O => mux_4_0(8)
    );
\out_d_0_reg_165[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_546_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => \ap_CS_fsm[1]_i_2_n_5\,
      O => out_d_0_reg_165
    );
\out_d_0_reg_165[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_5\,
      O => ap_NS_fsm1
    );
\out_d_0_reg_165_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_d_reg_590(0),
      Q => \out_d_0_reg_165_reg_n_5_[0]\,
      R => out_d_0_reg_165
    );
\out_d_0_reg_165_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_d_reg_590(1),
      Q => \out_d_0_reg_165_reg_n_5_[1]\,
      R => out_d_0_reg_165
    );
\out_d_0_reg_165_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_d_reg_590(2),
      Q => p_2_in,
      R => out_d_0_reg_165
    );
\out_d_0_reg_165_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_d_reg_590(3),
      Q => \out_d_0_reg_165_reg_n_5_[3]\,
      R => out_d_0_reg_165
    );
\out_d_0_reg_165_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_d_reg_590(4),
      Q => \out_d_0_reg_165_reg_n_5_[4]\,
      R => out_d_0_reg_165
    );
\out_d_reg_590[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[0]\,
      O => out_d_fu_259_p2(0)
    );
\out_d_reg_590[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[0]\,
      I1 => \out_d_0_reg_165_reg_n_5_[1]\,
      O => out_d_fu_259_p2(1)
    );
\out_d_reg_590[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[0]\,
      I1 => \out_d_0_reg_165_reg_n_5_[1]\,
      I2 => p_2_in,
      O => out_d_fu_259_p2(2)
    );
\out_d_reg_590[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[0]\,
      I1 => \out_d_0_reg_165_reg_n_5_[1]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_165_reg_n_5_[3]\,
      O => out_d_fu_259_p2(3)
    );
\out_d_reg_590[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[3]\,
      I1 => p_2_in,
      I2 => \out_d_0_reg_165_reg_n_5_[1]\,
      I3 => \out_d_0_reg_165_reg_n_5_[0]\,
      I4 => \out_d_0_reg_165_reg_n_5_[4]\,
      O => out_d_fu_259_p2(4)
    );
\out_d_reg_590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_259_p2(0),
      Q => out_d_reg_590(0),
      R => '0'
    );
\out_d_reg_590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_259_p2(1),
      Q => out_d_reg_590(1),
      R => '0'
    );
\out_d_reg_590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_259_p2(2),
      Q => out_d_reg_590(2),
      R => '0'
    );
\out_d_reg_590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_259_p2(3),
      Q => out_d_reg_590(3),
      R => '0'
    );
\out_d_reg_590_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_259_p2(4),
      Q => out_d_reg_590(4),
      R => '0'
    );
\out_h_0_reg_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => select_ln30_reg_614(0),
      Q => out_h_0_reg_198(0),
      R => CEA2
    );
\out_h_0_reg_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => select_ln30_reg_614(1),
      Q => out_h_0_reg_198(1),
      R => CEA2
    );
\out_h_0_reg_198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => select_ln30_reg_614(2),
      Q => out_h_0_reg_198(2),
      R => CEA2
    );
\out_h_0_reg_198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => select_ln30_reg_614(3),
      Q => out_h_0_reg_198(3),
      R => CEA2
    );
\out_h_0_reg_198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => select_ln30_reg_614(4),
      Q => out_h_0_reg_198(4),
      R => CEA2
    );
\out_w_0_reg_209[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(0),
      O => out_w_fu_566_p2(0)
    );
\out_w_0_reg_209[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(0),
      I1 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(1),
      O => out_w_fu_566_p2(1)
    );
\out_w_0_reg_209[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(0),
      I1 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(1),
      I2 => select_ln31_reg_609(2),
      O => out_w_fu_566_p2(2)
    );
\out_w_0_reg_209[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(1),
      I1 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(0),
      I2 => select_ln31_reg_609(2),
      I3 => select_ln31_reg_609(3),
      O => out_w_fu_566_p2(3)
    );
\out_w_0_reg_209[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => select_ln31_reg_609(2),
      I1 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(0),
      I2 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(1),
      I3 => select_ln31_reg_609(3),
      I4 => select_ln31_reg_609(4),
      O => out_w_fu_566_p2(4)
    );
\out_w_0_reg_209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_566_p2(0),
      Q => out_w_0_reg_209(0),
      R => CEA2
    );
\out_w_0_reg_209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_566_p2(1),
      Q => out_w_0_reg_209(1),
      R => CEA2
    );
\out_w_0_reg_209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_566_p2(2),
      Q => out_w_0_reg_209(2),
      R => CEA2
    );
\out_w_0_reg_209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_566_p2(3),
      Q => out_w_0_reg_209(3),
      R => CEA2
    );
\out_w_0_reg_209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_566_p2(4),
      Q => out_w_0_reg_209(4),
      R => CEA2
    );
\phi_mul_reg_176_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln23_reg_582(10),
      Q => phi_mul_reg_176(10),
      R => out_d_0_reg_165
    );
\phi_mul_reg_176_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln23_reg_582(11),
      Q => phi_mul_reg_176(11),
      R => out_d_0_reg_165
    );
\phi_mul_reg_176_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln23_reg_582(12),
      Q => phi_mul_reg_176(12),
      R => out_d_0_reg_165
    );
\phi_mul_reg_176_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln23_reg_582(13),
      Q => phi_mul_reg_176(13),
      R => out_d_0_reg_165
    );
\phi_mul_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln23_reg_582(3),
      Q => phi_mul_reg_176(3),
      R => out_d_0_reg_165
    );
\phi_mul_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln23_reg_582(4),
      Q => phi_mul_reg_176(4),
      R => out_d_0_reg_165
    );
\phi_mul_reg_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln23_reg_582(5),
      Q => phi_mul_reg_176(5),
      R => out_d_0_reg_165
    );
\phi_mul_reg_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln23_reg_582(6),
      Q => phi_mul_reg_176(6),
      R => out_d_0_reg_165
    );
\phi_mul_reg_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln23_reg_582(7),
      Q => phi_mul_reg_176(7),
      R => out_d_0_reg_165
    );
\phi_mul_reg_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln23_reg_582(8),
      Q => phi_mul_reg_176(8),
      R => out_d_0_reg_165
    );
\phi_mul_reg_176_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln23_reg_582(9),
      Q => phi_mul_reg_176(9),
      R => out_d_0_reg_165
    );
ram_reg_0_i_141: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln23_reg_577_reg(12),
      I1 => zext_ln23_reg_577_reg(13),
      O => ram_reg_0_i_141_n_5
    );
ram_reg_0_i_142: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln23_reg_577_reg(11),
      I1 => zext_ln23_reg_577_reg(12),
      O => ram_reg_0_i_142_n_5
    );
ram_reg_0_i_149: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_195_n_5,
      CO(3) => ram_reg_0_i_149_n_5,
      CO(2) => ram_reg_0_i_149_n_6,
      CO(1) => ram_reg_0_i_149_n_7,
      CO(0) => ram_reg_0_i_149_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln23_reg_577_reg(7 downto 4),
      O(3 downto 0) => output_r_address0(7 downto 4),
      S(3) => ram_reg_0_i_273_n_5,
      S(2) => ram_reg_0_i_274_n_5,
      S(1) => ram_reg_0_i_275_n_5,
      S(0) => ram_reg_0_i_276_n_5
    );
ram_reg_0_i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(10),
      O => ram_reg_0_i_150_n_5
    );
ram_reg_0_i_151: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(10),
      I1 => zext_ln23_reg_577_reg(11),
      O => ram_reg_0_i_151_n_5
    );
ram_reg_0_i_152: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(10),
      I1 => zext_ln23_reg_577_reg(10),
      O => ram_reg_0_i_152_n_5
    );
ram_reg_0_i_153: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_577_reg(9),
      I1 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(9),
      O => ram_reg_0_i_153_n_5
    );
ram_reg_0_i_154: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_577_reg(8),
      I1 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(8),
      O => ram_reg_0_i_154_n_5
    );
ram_reg_0_i_195: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_195_n_5,
      CO(2) => ram_reg_0_i_195_n_6,
      CO(1) => ram_reg_0_i_195_n_7,
      CO(0) => ram_reg_0_i_195_n_8,
      CYINIT => '0',
      DI(3) => zext_ln23_reg_577_reg(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => output_r_address0(3 downto 0),
      S(3) => ram_reg_0_i_318_n_5,
      S(2) => ram_reg_0_i_319_n_5,
      S(1) => ram_reg_0_i_320_n_5,
      S(0) => ram_reg_0_i_321_n_5
    );
\ram_reg_0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(3),
      I4 => Q(2),
      O => \ap_CS_fsm_reg[7]\
    );
ram_reg_0_i_273: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_577_reg(7),
      I1 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(7),
      O => ram_reg_0_i_273_n_5
    );
ram_reg_0_i_274: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_577_reg(6),
      I1 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(6),
      O => ram_reg_0_i_274_n_5
    );
ram_reg_0_i_275: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_577_reg(5),
      I1 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(5),
      O => ram_reg_0_i_275_n_5
    );
ram_reg_0_i_276: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_577_reg(4),
      I1 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(4),
      O => ram_reg_0_i_276_n_5
    );
ram_reg_0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_0_2,
      I1 => ram_reg_0_0,
      I2 => ram_reg_0_3,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(1),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(1)
    );
ram_reg_0_i_318: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_577_reg(3),
      I1 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(3),
      O => ram_reg_0_i_318_n_5
    );
ram_reg_0_i_319: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(2),
      O => ram_reg_0_i_319_n_5
    );
ram_reg_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_0,
      I2 => ram_reg_0_1,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(0),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(0)
    );
ram_reg_0_i_320: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(1),
      O => ram_reg_0_i_320_n_5
    );
ram_reg_0_i_321: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(0),
      O => ram_reg_0_i_321_n_5
    );
ram_reg_0_i_42: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_46_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_42_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_42_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln23_reg_577_reg(11),
      O(3 downto 2) => NLW_ram_reg_0_i_42_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => output_r_address0(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => ram_reg_0_i_141_n_5,
      S(0) => ram_reg_0_i_142_n_5
    );
ram_reg_0_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_149_n_5,
      CO(3) => ram_reg_0_i_46_n_5,
      CO(2) => ram_reg_0_i_46_n_6,
      CO(1) => ram_reg_0_i_46_n_7,
      CO(0) => ram_reg_0_i_46_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_150_n_5,
      DI(2) => \^grp_pointwise_conv2d_fix_fu_546_input_r_address0\(10),
      DI(1 downto 0) => zext_ln23_reg_577_reg(9 downto 8),
      O(3 downto 0) => output_r_address0(11 downto 8),
      S(3) => ram_reg_0_i_151_n_5,
      S(2) => ram_reg_0_i_152_n_5,
      S(1) => ram_reg_0_i_153_n_5,
      S(0) => ram_reg_0_i_154_n_5
    );
ram_reg_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_1_1,
      I1 => ram_reg_0_0,
      I2 => ram_reg_1_2,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(3),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(3)
    );
ram_reg_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ram_reg_0_0,
      I2 => ram_reg_1_0,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(2),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(2)
    );
ram_reg_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0_0,
      I2 => ram_reg_2_2,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(5),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(5)
    );
ram_reg_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0_0,
      I2 => ram_reg_2_0,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(4),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(4)
    );
ram_reg_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_3_1,
      I1 => ram_reg_0_0,
      I2 => ram_reg_3_2,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(7),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(7)
    );
ram_reg_3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_0_0,
      I2 => ram_reg_3_0,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(6),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(6)
    );
ram_reg_4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_4_1,
      I1 => ram_reg_0_0,
      I2 => ram_reg_4_2,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(9),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(9)
    );
ram_reg_4_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_0_0,
      I2 => ram_reg_4_0,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(8),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(8)
    );
ram_reg_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_5_1,
      I1 => ram_reg_0_0,
      I2 => ram_reg_5_2,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(11),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(11)
    );
ram_reg_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_0_0,
      I2 => ram_reg_5_0,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(10),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(10)
    );
ram_reg_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_6_1,
      I1 => ram_reg_0_0,
      I2 => ram_reg_6_2,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(13),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(13)
    );
ram_reg_6_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ram_reg_0_0,
      I2 => ram_reg_6_0,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(12),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(12)
    );
ram_reg_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_7_1,
      I1 => ram_reg_0_0,
      I2 => ram_reg_7_2,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(15),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(15)
    );
ram_reg_7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2EEE2E2E2"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ram_reg_0_0,
      I2 => ram_reg_7_0,
      I3 => Q(1),
      I4 => buffer_0_reg_220_reg(14),
      I5 => buffer_0_reg_220_reg(18),
      O => d0(14)
    );
\select_ln30_reg_614[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => out_h_0_reg_198(0),
      I1 => out_w_0_reg_209(1),
      I2 => out_w_0_reg_209(0),
      I3 => out_w_0_reg_209(3),
      I4 => out_w_0_reg_209(2),
      I5 => out_w_0_reg_209(4),
      O => select_ln30_fu_458_p3(0)
    );
\select_ln30_reg_614[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => out_h_0_reg_198(0),
      I1 => out_h_0_reg_198(1),
      I2 => \select_ln30_reg_614[4]_i_2_n_5\,
      O => select_ln30_fu_458_p3(1)
    );
\select_ln30_reg_614[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => out_h_0_reg_198(0),
      I1 => out_h_0_reg_198(1),
      I2 => out_h_0_reg_198(2),
      I3 => \select_ln30_reg_614[4]_i_2_n_5\,
      O => select_ln30_fu_458_p3(2)
    );
\select_ln30_reg_614[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FF00"
    )
        port map (
      I0 => out_h_0_reg_198(1),
      I1 => out_h_0_reg_198(0),
      I2 => out_h_0_reg_198(2),
      I3 => out_h_0_reg_198(3),
      I4 => \select_ln30_reg_614[4]_i_2_n_5\,
      O => select_ln30_fu_458_p3(3)
    );
\select_ln30_reg_614[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFF0000"
    )
        port map (
      I0 => out_h_0_reg_198(2),
      I1 => out_h_0_reg_198(0),
      I2 => out_h_0_reg_198(1),
      I3 => out_h_0_reg_198(3),
      I4 => out_h_0_reg_198(4),
      I5 => \select_ln30_reg_614[4]_i_2_n_5\,
      O => select_ln30_fu_458_p3(4)
    );
\select_ln30_reg_614[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => out_w_0_reg_209(1),
      I1 => out_w_0_reg_209(0),
      I2 => out_w_0_reg_209(3),
      I3 => out_w_0_reg_209(2),
      I4 => out_w_0_reg_209(4),
      O => \select_ln30_reg_614[4]_i_2_n_5\
    );
\select_ln30_reg_614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => select_ln30_fu_458_p3(0),
      Q => select_ln30_reg_614(0),
      R => '0'
    );
\select_ln30_reg_614_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => select_ln30_fu_458_p3(1),
      Q => select_ln30_reg_614(1),
      R => '0'
    );
\select_ln30_reg_614_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => select_ln30_fu_458_p3(2),
      Q => select_ln30_reg_614(2),
      R => '0'
    );
\select_ln30_reg_614_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => select_ln30_fu_458_p3(3),
      Q => select_ln30_reg_614(3),
      R => '0'
    );
\select_ln30_reg_614_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => select_ln30_fu_458_p3(4),
      Q => select_ln30_reg_614(4),
      R => '0'
    );
\select_ln31_reg_609[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => out_w_0_reg_209(4),
      I1 => out_w_0_reg_209(2),
      I2 => out_w_0_reg_209(3),
      I3 => out_w_0_reg_209(0),
      I4 => out_w_0_reg_209(1),
      I5 => load,
      O => \select_ln31_reg_609[4]_i_1_n_5\
    );
\select_ln31_reg_609[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => indvar_flatten_reg_187(1),
      I2 => indvar_flatten_reg_187(0),
      I3 => indvar_flatten_reg_187(3),
      I4 => indvar_flatten_reg_187(2),
      I5 => \select_ln31_reg_609[4]_i_3_n_5\,
      O => load
    );
\select_ln31_reg_609[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => indvar_flatten_reg_187(4),
      I1 => indvar_flatten_reg_187(5),
      I2 => indvar_flatten_reg_187(6),
      I3 => indvar_flatten_reg_187(7),
      I4 => indvar_flatten_reg_187(9),
      I5 => indvar_flatten_reg_187(8),
      O => \select_ln31_reg_609[4]_i_3_n_5\
    );
\select_ln31_reg_609_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => out_w_0_reg_209(2),
      Q => select_ln31_reg_609(2),
      R => \select_ln31_reg_609[4]_i_1_n_5\
    );
\select_ln31_reg_609_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => out_w_0_reg_209(3),
      Q => select_ln31_reg_609(3),
      R => \select_ln31_reg_609[4]_i_1_n_5\
    );
\select_ln31_reg_609_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => out_w_0_reg_209(4),
      Q => select_ln31_reg_609(4),
      R => \select_ln31_reg_609[4]_i_1_n_5\
    );
\sext_ln33_reg_595[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"27A2"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[3]\,
      I1 => \out_d_0_reg_165_reg_n_5_[0]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_165_reg_n_5_[1]\,
      O => \sext_ln33_reg_595[0]_i_1_n_5\
    );
\sext_ln33_reg_595[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BA7"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_165_reg_n_5_[1]\,
      I2 => \out_d_0_reg_165_reg_n_5_[0]\,
      I3 => \out_d_0_reg_165_reg_n_5_[3]\,
      O => \sext_ln33_reg_595[10]_i_1_n_5\
    );
\sext_ln33_reg_595[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C97C"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[3]\,
      I1 => p_2_in,
      I2 => \out_d_0_reg_165_reg_n_5_[0]\,
      I3 => \out_d_0_reg_165_reg_n_5_[1]\,
      O => \sext_ln33_reg_595[11]_i_1_n_5\
    );
\sext_ln33_reg_595[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0D6"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[1]\,
      I1 => \out_d_0_reg_165_reg_n_5_[0]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_165_reg_n_5_[3]\,
      O => \sext_ln33_reg_595[15]_i_1_n_5\
    );
\sext_ln33_reg_595[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B85"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_165_reg_n_5_[3]\,
      I2 => \out_d_0_reg_165_reg_n_5_[0]\,
      I3 => \out_d_0_reg_165_reg_n_5_[1]\,
      O => \sext_ln33_reg_595[1]_i_1_n_5\
    );
\sext_ln33_reg_595[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAB"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_165_reg_n_5_[3]\,
      I2 => \out_d_0_reg_165_reg_n_5_[0]\,
      I3 => \out_d_0_reg_165_reg_n_5_[1]\,
      O => \sext_ln33_reg_595[2]_i_1_n_5\
    );
\sext_ln33_reg_595[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95BA"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[0]\,
      I1 => \out_d_0_reg_165_reg_n_5_[1]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_165_reg_n_5_[3]\,
      O => \sext_ln33_reg_595[3]_i_1_n_5\
    );
\sext_ln33_reg_595[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1672"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[1]\,
      I1 => \out_d_0_reg_165_reg_n_5_[0]\,
      I2 => \out_d_0_reg_165_reg_n_5_[3]\,
      I3 => p_2_in,
      O => \sext_ln33_reg_595[4]_i_1_n_5\
    );
\sext_ln33_reg_595[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB36"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[3]\,
      I1 => \out_d_0_reg_165_reg_n_5_[0]\,
      I2 => \out_d_0_reg_165_reg_n_5_[1]\,
      I3 => p_2_in,
      O => \sext_ln33_reg_595[5]_i_1_n_5\
    );
\sext_ln33_reg_595[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AF2"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_165_reg_n_5_[3]\,
      I2 => \out_d_0_reg_165_reg_n_5_[0]\,
      I3 => \out_d_0_reg_165_reg_n_5_[1]\,
      O => \sext_ln33_reg_595[6]_i_1_n_5\
    );
\sext_ln33_reg_595[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C774"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[3]\,
      I1 => p_2_in,
      I2 => \out_d_0_reg_165_reg_n_5_[1]\,
      I3 => \out_d_0_reg_165_reg_n_5_[0]\,
      O => \sext_ln33_reg_595[7]_i_1_n_5\
    );
\sext_ln33_reg_595[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"13A0"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[1]\,
      I1 => p_2_in,
      I2 => \out_d_0_reg_165_reg_n_5_[3]\,
      I3 => \out_d_0_reg_165_reg_n_5_[0]\,
      O => \sext_ln33_reg_595[8]_i_1_n_5\
    );
\sext_ln33_reg_595[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \out_d_0_reg_165_reg_n_5_[1]\,
      I1 => \out_d_0_reg_165_reg_n_5_[3]\,
      I2 => p_2_in,
      O => \sext_ln33_reg_595[9]_i_1_n_5\
    );
\sext_ln33_reg_595_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \sext_ln33_reg_595[0]_i_1_n_5\,
      Q => sext_ln33_reg_595(0),
      R => '0'
    );
\sext_ln33_reg_595_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \sext_ln33_reg_595[10]_i_1_n_5\,
      Q => sext_ln33_reg_595(10),
      R => '0'
    );
\sext_ln33_reg_595_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \sext_ln33_reg_595[11]_i_1_n_5\,
      Q => sext_ln33_reg_595(11),
      R => '0'
    );
\sext_ln33_reg_595_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \sext_ln33_reg_595[15]_i_1_n_5\,
      Q => sext_ln33_reg_595(15),
      R => '0'
    );
\sext_ln33_reg_595_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \sext_ln33_reg_595[1]_i_1_n_5\,
      Q => sext_ln33_reg_595(1),
      R => '0'
    );
\sext_ln33_reg_595_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \sext_ln33_reg_595[2]_i_1_n_5\,
      Q => sext_ln33_reg_595(2),
      R => '0'
    );
\sext_ln33_reg_595_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \sext_ln33_reg_595[3]_i_1_n_5\,
      Q => sext_ln33_reg_595(3),
      R => '0'
    );
\sext_ln33_reg_595_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \sext_ln33_reg_595[4]_i_1_n_5\,
      Q => sext_ln33_reg_595(4),
      R => '0'
    );
\sext_ln33_reg_595_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \sext_ln33_reg_595[5]_i_1_n_5\,
      Q => sext_ln33_reg_595(5),
      R => '0'
    );
\sext_ln33_reg_595_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \sext_ln33_reg_595[6]_i_1_n_5\,
      Q => sext_ln33_reg_595(6),
      R => '0'
    );
\sext_ln33_reg_595_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \sext_ln33_reg_595[7]_i_1_n_5\,
      Q => sext_ln33_reg_595(7),
      R => '0'
    );
\sext_ln33_reg_595_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \sext_ln33_reg_595[8]_i_1_n_5\,
      Q => sext_ln33_reg_595(8),
      R => '0'
    );
\sext_ln33_reg_595_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \sext_ln33_reg_595[9]_i_1_n_5\,
      Q => sext_ln33_reg_595(9),
      R => '0'
    );
\zext_ln23_reg_577_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_176(10),
      Q => zext_ln23_reg_577_reg(10),
      R => '0'
    );
\zext_ln23_reg_577_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_176(11),
      Q => zext_ln23_reg_577_reg(11),
      R => '0'
    );
\zext_ln23_reg_577_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_176(12),
      Q => zext_ln23_reg_577_reg(12),
      R => '0'
    );
\zext_ln23_reg_577_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_176(13),
      Q => zext_ln23_reg_577_reg(13),
      R => '0'
    );
\zext_ln23_reg_577_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_176(3),
      Q => zext_ln23_reg_577_reg(3),
      R => '0'
    );
\zext_ln23_reg_577_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_176(4),
      Q => zext_ln23_reg_577_reg(4),
      R => '0'
    );
\zext_ln23_reg_577_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_176(5),
      Q => zext_ln23_reg_577_reg(5),
      R => '0'
    );
\zext_ln23_reg_577_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_176(6),
      Q => zext_ln23_reg_577_reg(6),
      R => '0'
    );
\zext_ln23_reg_577_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_176(7),
      Q => zext_ln23_reg_577_reg(7),
      R => '0'
    );
\zext_ln23_reg_577_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_176(8),
      Q => zext_ln23_reg_577_reg(8),
      R => '0'
    );
\zext_ln23_reg_577_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_176(9),
      Q => zext_ln23_reg_577_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_MemBank_A is
  port (
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    MemBank_B_address011_out : out STD_LOGIC;
    \ap_CS_fsm_reg[25]_0\ : out STD_LOGIC;
    MemBank_A_address01 : out STD_LOGIC;
    MemBank_B_ce01 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_0 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_1 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_2 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_3 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_4 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_5 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_6 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_7 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_8 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_9 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_10 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_11 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_12 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_13 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_14 : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    MemBank_B_address010_out : in STD_LOGIC;
    input_data_data_V_0_sel : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_MemBank_A : entity is "network_MemBank_A";
end bd_0_hls_inst_0_network_MemBank_A;

architecture STRUCTURE of bd_0_hls_inst_0_network_MemBank_A is
begin
network_MemBank_A_ram_U: entity work.bd_0_hls_inst_0_network_MemBank_A_ram
     port map (
      ADDRARDADDR(13 downto 0) => ADDRARDADDR(13 downto 0),
      MemBank_A_address01 => MemBank_A_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      MemBank_B_ce01 => MemBank_B_ce01,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      \ap_CS_fsm_reg[25]\ => \ap_CS_fsm_reg[25]\,
      \ap_CS_fsm_reg[25]_0\ => \ap_CS_fsm_reg[25]_0\,
      \ap_CS_fsm_reg[31]\ => \ap_CS_fsm_reg[31]\,
      \ap_CS_fsm_reg[39]\ => \ap_CS_fsm_reg[39]\,
      ap_clk => ap_clk,
      d0(15 downto 0) => d0(15 downto 0),
      input_data_data_V_0_sel => input_data_data_V_0_sel,
      input_data_data_V_0_sel_rd_reg => input_data_data_V_0_sel_rd_reg,
      input_data_data_V_0_sel_rd_reg_0 => input_data_data_V_0_sel_rd_reg_0,
      input_data_data_V_0_sel_rd_reg_1 => input_data_data_V_0_sel_rd_reg_1,
      input_data_data_V_0_sel_rd_reg_10 => input_data_data_V_0_sel_rd_reg_10,
      input_data_data_V_0_sel_rd_reg_11 => input_data_data_V_0_sel_rd_reg_11,
      input_data_data_V_0_sel_rd_reg_12 => input_data_data_V_0_sel_rd_reg_12,
      input_data_data_V_0_sel_rd_reg_13 => input_data_data_V_0_sel_rd_reg_13,
      input_data_data_V_0_sel_rd_reg_14 => input_data_data_V_0_sel_rd_reg_14,
      input_data_data_V_0_sel_rd_reg_2 => input_data_data_V_0_sel_rd_reg_2,
      input_data_data_V_0_sel_rd_reg_3 => input_data_data_V_0_sel_rd_reg_3,
      input_data_data_V_0_sel_rd_reg_4 => input_data_data_V_0_sel_rd_reg_4,
      input_data_data_V_0_sel_rd_reg_5 => input_data_data_V_0_sel_rd_reg_5,
      input_data_data_V_0_sel_rd_reg_6 => input_data_data_V_0_sel_rd_reg_6,
      input_data_data_V_0_sel_rd_reg_7 => input_data_data_V_0_sel_rd_reg_7,
      input_data_data_V_0_sel_rd_reg_8 => input_data_data_V_0_sel_rd_reg_8,
      input_data_data_V_0_sel_rd_reg_9 => input_data_data_V_0_sel_rd_reg_9,
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_0_0 => ram_reg_0,
      ram_reg_2_0 => ram_reg_2,
      ram_reg_7_0(15 downto 0) => ram_reg_7(15 downto 0),
      ram_reg_7_1(15 downto 0) => ram_reg_7_0(15 downto 0),
      ram_reg_7_2(1 downto 0) => ram_reg_7_1(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_MemBank_B is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    MemBank_B_address010_out : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    MemBank_B_address01 : out STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    reg_3551 : in STD_LOGIC;
    p : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln29_2_reg_887_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trunc_ln42_fu_1389_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    trunc_ln42_fu_1399_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    trunc_ln42_fu_816_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    trunc_ln42_fu_1087_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    MemBank_B_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_MemBank_B : entity is "network_MemBank_B";
end bd_0_hls_inst_0_network_MemBank_B;

architecture STRUCTURE of bd_0_hls_inst_0_network_MemBank_B is
begin
network_MemBank_B_ram_U: entity work.bd_0_hls_inst_0_network_MemBank_B_ram
     port map (
      A(15 downto 0) => A(15 downto 0),
      ADDRARDADDR(13 downto 0) => ADDRARDADDR(13 downto 0),
      ADDRBWRADDR(13 downto 0) => ADDRBWRADDR(13 downto 0),
      CO(0) => CO(0),
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_ce1 => MemBank_B_ce1,
      Q(15 downto 0) => Q(15 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      \ap_CS_fsm_reg[25]\ => \ap_CS_fsm_reg[25]\,
      \ap_CS_fsm_reg[31]\ => \ap_CS_fsm_reg[31]\,
      \ap_CS_fsm_reg[31]_0\ => \ap_CS_fsm_reg[31]_0\,
      \ap_CS_fsm_reg[31]_1\ => \ap_CS_fsm_reg[31]_1\,
      \ap_CS_fsm_reg[31]_10\ => \ap_CS_fsm_reg[31]_10\,
      \ap_CS_fsm_reg[31]_11\ => \ap_CS_fsm_reg[31]_11\,
      \ap_CS_fsm_reg[31]_12\ => \ap_CS_fsm_reg[31]_12\,
      \ap_CS_fsm_reg[31]_13\ => \ap_CS_fsm_reg[31]_13\,
      \ap_CS_fsm_reg[31]_14\ => \ap_CS_fsm_reg[31]_14\,
      \ap_CS_fsm_reg[31]_2\ => \ap_CS_fsm_reg[31]_2\,
      \ap_CS_fsm_reg[31]_3\ => \ap_CS_fsm_reg[31]_3\,
      \ap_CS_fsm_reg[31]_4\ => \ap_CS_fsm_reg[31]_4\,
      \ap_CS_fsm_reg[31]_5\ => \ap_CS_fsm_reg[31]_5\,
      \ap_CS_fsm_reg[31]_6\ => \ap_CS_fsm_reg[31]_6\,
      \ap_CS_fsm_reg[31]_7\ => \ap_CS_fsm_reg[31]_7\,
      \ap_CS_fsm_reg[31]_8\ => \ap_CS_fsm_reg[31]_8\,
      \ap_CS_fsm_reg[31]_9\ => \ap_CS_fsm_reg[31]_9\,
      \ap_CS_fsm_reg[35]\ => MemBank_B_address010_out,
      \ap_CS_fsm_reg[39]\ => \ap_CS_fsm_reg[39]\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[7]_0\ => \ap_CS_fsm_reg[7]_0\,
      \ap_CS_fsm_reg[7]_1\ => \ap_CS_fsm_reg[7]_1\,
      \ap_CS_fsm_reg[7]_10\ => \ap_CS_fsm_reg[7]_10\,
      \ap_CS_fsm_reg[7]_11\ => \ap_CS_fsm_reg[7]_11\,
      \ap_CS_fsm_reg[7]_12\ => \ap_CS_fsm_reg[7]_12\,
      \ap_CS_fsm_reg[7]_13\ => \ap_CS_fsm_reg[7]_13\,
      \ap_CS_fsm_reg[7]_14\ => \ap_CS_fsm_reg[7]_14\,
      \ap_CS_fsm_reg[7]_2\ => \ap_CS_fsm_reg[7]_2\,
      \ap_CS_fsm_reg[7]_3\ => \ap_CS_fsm_reg[7]_3\,
      \ap_CS_fsm_reg[7]_4\ => \ap_CS_fsm_reg[7]_4\,
      \ap_CS_fsm_reg[7]_5\ => \ap_CS_fsm_reg[7]_5\,
      \ap_CS_fsm_reg[7]_6\ => \ap_CS_fsm_reg[7]_6\,
      \ap_CS_fsm_reg[7]_7\ => \ap_CS_fsm_reg[7]_7\,
      \ap_CS_fsm_reg[7]_8\ => \ap_CS_fsm_reg[7]_8\,
      \ap_CS_fsm_reg[7]_9\ => \ap_CS_fsm_reg[7]_9\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => ap_enable_reg_pp1_iter0_reg,
      d0(15 downto 0) => d0(15 downto 0),
      p => p,
      q0(15 downto 0) => q0(15 downto 0),
      q1(15 downto 0) => q1(15 downto 0),
      ram_reg_0_0(13 downto 0) => ram_reg_0(13 downto 0),
      ram_reg_0_1 => ram_reg_0_0,
      ram_reg_7_0(15 downto 0) => ram_reg_7(15 downto 0),
      ram_reg_7_1(15 downto 0) => ram_reg_7_0(15 downto 0),
      ram_reg_7_2(15 downto 0) => ram_reg_7_1(15 downto 0),
      ram_reg_7_3(0) => ram_reg_7_2(0),
      ram_reg_7_4(1 downto 0) => ram_reg_7_3(1 downto 0),
      reg_3551 => reg_3551,
      \select_ln29_2_reg_887_reg[13]\(3 downto 0) => \select_ln29_2_reg_887_reg[13]\(3 downto 0),
      trunc_ln42_fu_1087_p1(16 downto 0) => trunc_ln42_fu_1087_p1(16 downto 0),
      trunc_ln42_fu_1389_p1(16 downto 0) => trunc_ln42_fu_1389_p1(16 downto 0),
      trunc_ln42_fu_1399_p1(16 downto 0) => trunc_ln42_fu_1399_p1(16 downto 0),
      trunc_ln42_fu_816_p1(16 downto 0) => trunc_ln42_fu_816_p1(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_MemBank_Out is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_block_pp2_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    icmp_ln173_reg_673 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_MemBank_Out : entity is "network_MemBank_Out";
end bd_0_hls_inst_0_network_MemBank_Out;

architecture STRUCTURE of bd_0_hls_inst_0_network_MemBank_Out is
begin
network_MemBank_Out_ram_U: entity work.bd_0_hls_inst_0_network_MemBank_Out_ram
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_block_pp2_stage0_subdone => ap_block_pp2_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      icmp_ln173_reg_673 => icmp_ln173_reg_673,
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_0(9 downto 0) => ram_reg(9 downto 0),
      ram_reg_1(9 downto 0) => ram_reg_0(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_1_w_s is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_1_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_1_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_1_w_s : entity is "network_SeparableConv2D_1_w_s";
end bd_0_hls_inst_0_network_SeparableConv2D_1_w_s;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_1_w_s is
begin
network_SeparableConv2D_1_w_s_rom_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_1_w_s_rom
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      SeparableConv2D_1_w_s_ce0 => SeparableConv2D_1_w_s_ce0,
      SeparableConv2D_1_w_s_ce1 => SeparableConv2D_1_w_s_ce1,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_2_w_s is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_2_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_2_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_2_w_s : entity is "network_SeparableConv2D_2_w_s";
end bd_0_hls_inst_0_network_SeparableConv2D_2_w_s;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_2_w_s is
begin
network_SeparableConv2D_2_w_s_rom_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_2_w_s_rom
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      SeparableConv2D_2_w_s_ce0 => SeparableConv2D_2_w_s_ce0,
      SeparableConv2D_2_w_s_ce1 => SeparableConv2D_2_w_s_ce1,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_3_w_s is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_3_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_3_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    reg_3551 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_3_w_s : entity is "network_SeparableConv2D_3_w_s";
end bd_0_hls_inst_0_network_SeparableConv2D_3_w_s;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_3_w_s is
begin
network_SeparableConv2D_3_w_s_rom_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_3_w_s_rom
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      B(14 downto 0) => B(14 downto 0),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      Q(0) => Q(0),
      SeparableConv2D_3_w_s_ce0 => SeparableConv2D_3_w_s_ce0,
      SeparableConv2D_3_w_s_ce1 => SeparableConv2D_3_w_s_ce1,
      ap_clk => ap_clk,
      p(0) => p(0),
      q0_reg_0(14 downto 0) => q0_reg(14 downto 0),
      q0_reg_1(14 downto 0) => q0_reg_0(14 downto 0),
      reg_3551 => reg_3551
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_4_w_s is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_4_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_4_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_4_w_s : entity is "network_SeparableConv2D_4_w_s";
end bd_0_hls_inst_0_network_SeparableConv2D_4_w_s;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_4_w_s is
begin
network_SeparableConv2D_4_w_s_rom_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_4_w_s_rom
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      B(14 downto 0) => B(14 downto 0),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      Q(0) => Q(0),
      SeparableConv2D_4_w_s_ce0 => SeparableConv2D_4_w_s_ce0,
      SeparableConv2D_4_w_s_ce1 => SeparableConv2D_4_w_s_ce1,
      ap_clk => ap_clk,
      p => p,
      p_0(0) => p_0(0),
      q0_reg_0(14 downto 0) => q0_reg(14 downto 0),
      q0_reg_1(14 downto 0) => q0_reg_0(14 downto 0),
      q0_reg_2(14 downto 0) => q0_reg_1(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mac_muladd_11ns_5ns_11s_15_1_1 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    or_ln34_reg_9840 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_w_0_reg_276_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    \out_w_0_reg_276_reg[2]\ : out STD_LOGIC;
    \icmp_ln30_reg_965_reg[0]\ : out STD_LOGIC;
    \indvar_flatten_reg_265_reg[5]\ : out STD_LOGIC;
    \out_w_0_reg_276_reg[1]\ : out STD_LOGIC;
    \in_d_0_reg_299_reg[4]\ : out STD_LOGIC;
    \out_h_0_reg_254_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_phi_mux_in_d_0_phi_fu_303_p4 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \in_d_0_reg_299_reg[4]_0\ : out STD_LOGIC;
    icmp_ln30_fu_488_p2 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_w_0_reg_276_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_w_0_reg_276_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out_w_0_reg_276_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \select_ln31_1_reg_974_reg[6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \in_d_0_reg_299_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \in_d_0_reg_299_reg[2]_0\ : in STD_LOGIC;
    indvar_flatten18_reg_243_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \in_d_0_reg_299_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \in_d_0_reg_299_reg[4]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \select_ln31_1_reg_974_reg[6]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mac_muladd_11ns_5ns_11s_15_1_1 : entity is "network_mac_muladd_11ns_5ns_11s_15_1_1";
end bd_0_hls_inst_0_network_mac_muladd_11ns_5ns_11s_15_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_mac_muladd_11ns_5ns_11s_15_1_1 is
begin
network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11_U: entity work.bd_0_hls_inst_0_network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11
     port map (
      A(0) => A(0),
      D(3 downto 0) => D(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_phi_mux_in_d_0_phi_fu_303_p4(4 downto 0) => ap_phi_mux_in_d_0_phi_fu_303_p4(4 downto 0),
      icmp_ln30_fu_488_p2 => icmp_ln30_fu_488_p2,
      \icmp_ln30_reg_965_reg[0]\ => \icmp_ln30_reg_965_reg[0]\,
      \in_d_0_reg_299_reg[2]\(0) => \in_d_0_reg_299_reg[2]\(0),
      \in_d_0_reg_299_reg[2]_0\ => \in_d_0_reg_299_reg[2]_0\,
      \in_d_0_reg_299_reg[4]\ => \in_d_0_reg_299_reg[4]\,
      \in_d_0_reg_299_reg[4]_0\ => \in_d_0_reg_299_reg[4]_0\,
      \in_d_0_reg_299_reg[4]_1\(4 downto 0) => \in_d_0_reg_299_reg[4]_1\(4 downto 0),
      \in_d_0_reg_299_reg[4]_2\(4 downto 0) => \in_d_0_reg_299_reg[4]_2\(4 downto 0),
      indvar_flatten18_reg_243_reg(13 downto 0) => indvar_flatten18_reg_243_reg(13 downto 0),
      \indvar_flatten_reg_265_reg[5]\ => \indvar_flatten_reg_265_reg[5]\,
      input_r_address0(11 downto 0) => input_r_address0(11 downto 0),
      or_ln34_reg_9840 => or_ln34_reg_9840,
      \out_h_0_reg_254_reg[3]\(3 downto 0) => \out_h_0_reg_254_reg[3]\(3 downto 0),
      \out_w_0_reg_276_reg[0]\(0) => \out_w_0_reg_276_reg[0]\(0),
      \out_w_0_reg_276_reg[1]\ => \out_w_0_reg_276_reg[1]\,
      \out_w_0_reg_276_reg[2]\ => \out_w_0_reg_276_reg[2]\,
      \out_w_0_reg_276_reg[4]\(0) => \out_w_0_reg_276_reg[4]\(0),
      \out_w_0_reg_276_reg[4]_0\(4 downto 0) => \out_w_0_reg_276_reg[4]_0\(4 downto 0),
      \out_w_0_reg_276_reg[4]_1\(4 downto 0) => \out_w_0_reg_276_reg[4]_1\(4 downto 0),
      p_0 => p,
      p_1 => p_0,
      ram_reg_0(0) => ram_reg_0(0),
      \select_ln31_1_reg_974_reg[6]\(4 downto 0) => \select_ln31_1_reg_974_reg[6]\(4 downto 0),
      \select_ln31_1_reg_974_reg[6]_0\(9 downto 0) => \select_ln31_1_reg_974_reg[6]_0\(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mac_muladd_4ns_7ns_7s_10_1_1 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln32_fu_778_p2 : out STD_LOGIC;
    \out_w_0_reg_402_reg[0]\ : out STD_LOGIC;
    icmp_ln30_fu_760_p2 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    zext_ln34_fu_750_p1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln30_reg_1258_reg[0]\ : out STD_LOGIC;
    \select_ln34_8_reg_1293_reg[2]\ : out STD_LOGIC;
    \indvar_flatten_reg_391_reg[6]\ : out STD_LOGIC;
    \in_d_reg_1304_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    zext_ln37_11_fu_740_p1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in_d_0_reg_423_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \in_d_0_reg_423_reg[3]_0\ : in STD_LOGIC;
    \select_ln34_8_reg_1293_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln30_reg_1258_reg[0]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \in_d_0_reg_423_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_d_0_reg_423_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln32_reg_1267_reg[0]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mac_muladd_4ns_7ns_7s_10_1_1 : entity is "network_mac_muladd_4ns_7ns_7s_10_1_1";
end bd_0_hls_inst_0_network_mac_muladd_4ns_7ns_7s_10_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_mac_muladd_4ns_7ns_7s_10_1_1 is
begin
network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6_U: entity work.bd_0_hls_inst_0_network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6
     port map (
      D(3 downto 0) => D(3 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      icmp_ln30_fu_760_p2 => icmp_ln30_fu_760_p2,
      \icmp_ln30_reg_1258_reg[0]\ => \icmp_ln30_reg_1258_reg[0]\,
      \icmp_ln30_reg_1258_reg[0]_0\(8 downto 0) => \icmp_ln30_reg_1258_reg[0]_0\(8 downto 0),
      \icmp_ln32_reg_1267_reg[0]\(6 downto 0) => \icmp_ln32_reg_1267_reg[0]\(6 downto 0),
      \in_d_0_reg_423_reg[3]\(0) => \in_d_0_reg_423_reg[3]\(0),
      \in_d_0_reg_423_reg[3]_0\ => \in_d_0_reg_423_reg[3]_0\,
      \in_d_0_reg_423_reg[3]_1\(3 downto 0) => \in_d_0_reg_423_reg[3]_1\(3 downto 0),
      \in_d_0_reg_423_reg[3]_2\(3 downto 0) => \in_d_0_reg_423_reg[3]_2\(3 downto 0),
      \in_d_reg_1304_reg[2]\ => p_1_in,
      \in_d_reg_1304_reg[3]\(3 downto 0) => \in_d_reg_1304_reg[3]\(3 downto 0),
      \indvar_flatten_reg_391_reg[6]\ => icmp_ln32_fu_778_p2,
      \indvar_flatten_reg_391_reg[6]_0\ => \indvar_flatten_reg_391_reg[6]\,
      input_r_address0(9 downto 0) => input_r_address0(9 downto 0),
      \out_w_0_reg_402_reg[0]\ => \out_w_0_reg_402_reg[0]\,
      \select_ln34_8_reg_1293_reg[1]\ => zext_ln34_fu_750_p1(0),
      \select_ln34_8_reg_1293_reg[2]\ => \select_ln34_8_reg_1293_reg[2]\,
      \select_ln34_8_reg_1293_reg[2]_0\(2 downto 0) => \select_ln34_8_reg_1293_reg[2]_0\(2 downto 0),
      zext_ln37_11_fu_740_p1(2 downto 0) => zext_ln37_11_fu_740_p1(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mac_muladd_4ns_9ns_9s_12_1_1 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : out STD_LOGIC;
    icmp_ln32_fu_1082_p2 : out STD_LOGIC;
    in_d_0_reg_5751 : out STD_LOGIC;
    \out_w_0_reg_554_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln34_5_reg_1605_reg[1]\ : out STD_LOGIC;
    icmp_ln30_fu_1064_p2 : out STD_LOGIC;
    ap_phi_mux_in_d_0_phi_fu_579_p4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_w_0_reg_554 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln30_reg_1570_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \in_d_0_reg_575_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    in_d_0_reg_575 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln34_4_reg_1599_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln32_reg_1579_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mac_muladd_4ns_9ns_9s_12_1_1 : entity is "network_mac_muladd_4ns_9ns_9s_12_1_1";
end bd_0_hls_inst_0_network_mac_muladd_4ns_9ns_9s_12_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_mac_muladd_4ns_9ns_9s_12_1_1 is
begin
network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10_U: entity work.bd_0_hls_inst_0_network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10
     port map (
      DI(0) => DI(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_phi_mux_in_d_0_phi_fu_579_p4(3 downto 0) => ap_phi_mux_in_d_0_phi_fu_579_p4(3 downto 0),
      icmp_ln30_fu_1064_p2 => icmp_ln30_fu_1064_p2,
      \icmp_ln30_reg_1570_reg[0]\ => in_d_0_reg_5751,
      \icmp_ln30_reg_1570_reg[0]_0\(10 downto 0) => \icmp_ln30_reg_1570_reg[0]\(10 downto 0),
      \icmp_ln32_reg_1579_reg[0]\(7 downto 0) => \icmp_ln32_reg_1579_reg[0]\(7 downto 0),
      in_d_0_reg_575(3 downto 0) => in_d_0_reg_575(3 downto 0),
      \in_d_0_reg_575_reg[0]\ => \in_d_0_reg_575_reg[0]\,
      \in_d_reg_1616_reg[1]\ => p_1_in,
      \indvar_flatten_reg_543_reg[0]\ => icmp_ln32_fu_1082_p2,
      input_r_address0(11 downto 0) => input_r_address0(11 downto 0),
      out_w_0_reg_554(3 downto 0) => out_w_0_reg_554(3 downto 0),
      \out_w_0_reg_554_reg[0]\(0) => \out_w_0_reg_554_reg[0]\(0),
      p_0(3 downto 0) => p(3 downto 0),
      p_1(0) => p_0(0),
      \select_ln34_4_reg_1599_reg[3]\(3 downto 0) => \select_ln34_4_reg_1599_reg[3]\(3 downto 0),
      \select_ln34_5_reg_1605_reg[1]\ => \select_ln34_5_reg_1605_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mac_muladd_8ns_5ns_4ns_12_1_1 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 0 to 0 );
    C : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_w_0_reg_159_reg[3]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ln18_2_fu_308_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    output_r_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    MemBank_A_address01 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0_1 : in STD_LOGIC;
    zext_ln18_reg_537_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_d_0_reg_126_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_10 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_reg_137_reg[9]_i_4\ : in STD_LOGIC;
    mul_ln6_reg_531 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \indvar_flatten_reg_137_reg[9]_i_4_0\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_1\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_2\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_3\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_4\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_5\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_6\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_7\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_8\ : in STD_LOGIC;
    tmp_mid1_fu_408_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_fu_258_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mac_muladd_8ns_5ns_4ns_12_1_1 : entity is "network_mac_muladd_8ns_5ns_4ns_12_1_1";
end bd_0_hls_inst_0_network_mac_muladd_8ns_5ns_4ns_12_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_mac_muladd_8ns_5ns_4ns_12_1_1 is
begin
network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8_U: entity work.bd_0_hls_inst_0_network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8
     port map (
      B(0) => B(0),
      C(3 downto 0) => C(3 downto 0),
      CO(0) => CO(0),
      D(2 downto 0) => D(2 downto 0),
      MemBank_A_address01 => MemBank_A_address01,
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      \indvar_flatten_reg_137_reg[9]_i_4_0\ => \indvar_flatten_reg_137_reg[9]_i_4\,
      \indvar_flatten_reg_137_reg[9]_i_4_1\ => \indvar_flatten_reg_137_reg[9]_i_4_0\,
      \indvar_flatten_reg_137_reg[9]_i_4_2\ => \indvar_flatten_reg_137_reg[9]_i_4_1\,
      \indvar_flatten_reg_137_reg[9]_i_4_3\ => \indvar_flatten_reg_137_reg[9]_i_4_2\,
      \indvar_flatten_reg_137_reg[9]_i_4_4\ => \indvar_flatten_reg_137_reg[9]_i_4_3\,
      \indvar_flatten_reg_137_reg[9]_i_4_5\ => \indvar_flatten_reg_137_reg[9]_i_4_4\,
      \indvar_flatten_reg_137_reg[9]_i_4_6\ => \indvar_flatten_reg_137_reg[9]_i_4_5\,
      \indvar_flatten_reg_137_reg[9]_i_4_7\ => \indvar_flatten_reg_137_reg[9]_i_4_6\,
      \indvar_flatten_reg_137_reg[9]_i_4_8\ => \indvar_flatten_reg_137_reg[9]_i_4_7\,
      \indvar_flatten_reg_137_reg[9]_i_4_9\ => \indvar_flatten_reg_137_reg[9]_i_4_8\,
      input_r_address0(0) => input_r_address0(0),
      mul_ln18_2_fu_308_p2(7 downto 0) => mul_ln18_2_fu_308_p2(7 downto 0),
      mul_ln6_reg_531(1 downto 0) => mul_ln6_reg_531(1 downto 0),
      \out_d_0_reg_126_reg[4]\(4 downto 0) => \out_d_0_reg_126_reg[4]\(4 downto 0),
      \out_w_0_reg_159_reg[3]\ => \out_w_0_reg_159_reg[3]\,
      output_r_address0(10 downto 0) => output_r_address0(10 downto 0),
      p_0 => p,
      p_1 => p_0,
      p_10 => p_9,
      p_11(4 downto 0) => p_10(4 downto 0),
      p_12(0) => p_11(0),
      p_2 => p_1,
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      p_6 => p_5,
      p_7 => p_6,
      p_8 => p_7,
      p_9 => p_8,
      ram_reg_0(2 downto 0) => ram_reg_0(2 downto 0),
      ram_reg_0_0(9 downto 0) => ram_reg_0_0(9 downto 0),
      ram_reg_0_1 => ram_reg_0_1,
      tmp_fu_258_p2(7 downto 0) => tmp_fu_258_p2(7 downto 0),
      tmp_mid1_fu_408_p2(7 downto 0) => tmp_mid1_fu_408_p2(7 downto 0),
      zext_ln18_reg_537_reg(1 downto 0) => zext_ln18_reg_537_reg(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mac_muladd_9ns_5ns_9s_13_1_1 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln32_fu_1065_p2 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    indvar_flatten18_reg_511_reg_9_sp_1 : out STD_LOGIC;
    \select_ln34_11_reg_1603_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_d_0_reg_5651 : out STD_LOGIC;
    \select_ln34_11_reg_1603_reg[1]\ : out STD_LOGIC;
    ap_phi_mux_in_d_0_phi_fu_569_p4 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten18_reg_511_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \select_ln34_11_reg_1603_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_w_0_reg_544 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_d_0_reg_565_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    in_d_0_reg_565 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \icmp_ln32_reg_1578_reg[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mac_muladd_9ns_5ns_9s_13_1_1 : entity is "network_mac_muladd_9ns_5ns_9s_13_1_1";
end bd_0_hls_inst_0_network_mac_muladd_9ns_5ns_9s_13_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_mac_muladd_9ns_5ns_9s_13_1_1 is
  signal indvar_flatten18_reg_511_reg_9_sn_1 : STD_LOGIC;
begin
  indvar_flatten18_reg_511_reg_9_sp_1 <= indvar_flatten18_reg_511_reg_9_sn_1;
network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4_U: entity work.bd_0_hls_inst_0_network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_phi_mux_in_d_0_phi_fu_569_p4(4 downto 0) => ap_phi_mux_in_d_0_phi_fu_569_p4(4 downto 0),
      \icmp_ln30_reg_1569_reg[0]\ => in_d_0_reg_5651,
      \icmp_ln32_reg_1578_reg[0]\(8 downto 0) => \icmp_ln32_reg_1578_reg[0]\(8 downto 0),
      in_d_0_reg_565(4 downto 0) => in_d_0_reg_565(4 downto 0),
      \in_d_0_reg_565_reg[0]\ => \in_d_0_reg_565_reg[0]\,
      \in_d_reg_1619_reg[0]\ => p_1_in,
      indvar_flatten18_reg_511_reg(11 downto 0) => indvar_flatten18_reg_511_reg(11 downto 0),
      indvar_flatten18_reg_511_reg_9_sp_1 => indvar_flatten18_reg_511_reg_9_sn_1,
      \indvar_flatten_reg_533_reg[6]\ => icmp_ln32_fu_1065_p2,
      input_r_address0(12 downto 0) => input_r_address0(12 downto 0),
      out_w_0_reg_544(3 downto 0) => out_w_0_reg_544(3 downto 0),
      p_0(0) => p(0),
      p_1(4 downto 0) => p_0(4 downto 0),
      \select_ln34_11_reg_1603_reg[1]\ => \select_ln34_11_reg_1603_reg[1]\,
      \select_ln34_11_reg_1603_reg[3]\(0) => \select_ln34_11_reg_1603_reg[3]\(0),
      \select_ln34_11_reg_1603_reg[3]_0\(3 downto 0) => \select_ln34_11_reg_1603_reg[3]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^p\ : in STD_LOGIC;
    SeparableConv2D_0_w_s_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    p_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1 : entity is "network_mul_mul_16s_15s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1 is
begin
network_mul_mul_16s_15s_30_1_1_DSP48_0_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_18
     port map (
      B(13 downto 0) => B(13 downto 0),
      E(0) => E(0),
      P(15 downto 0) => P(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SeparableConv2D_0_w_s_ce0 => SeparableConv2D_0_w_s_ce0,
      ap_clk => ap_clk,
      p_0 => \^p\,
      p_1(15 downto 0) => p_0(15 downto 0),
      p_2 => p_1,
      p_3 => p_2,
      p_4 => p_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    SeparableConv2D_0_w_s_ce0 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 13 downto 0 );
    select_ln24_19_fu_785_p3 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    reg_3230 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln24_17_reg_1464_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \g0_b0__0_i_1\ : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    p_shl13_cast_mid170_c_fu_833_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln32_reg_1417 : in STD_LOGIC;
    or_ln27_1_fu_1087_p3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_11 : entity is "network_mul_mul_16s_15s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_11;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_11 is
begin
network_mul_mul_16s_15s_30_1_1_DSP48_0_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_17
     port map (
      B(13 downto 0) => B(13 downto 0),
      D(15 downto 0) => D(15 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      SeparableConv2D_0_w_s_ce0 => SeparableConv2D_0_w_s_ce0,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \g0_b0__0_i_1_0\ => \g0_b0__0_i_1\,
      icmp_ln32_reg_1417 => icmp_ln32_reg_1417,
      or_ln27_1_fu_1087_p3(0) => or_ln27_1_fu_1087_p3(0),
      p_0(15 downto 0) => p(15 downto 0),
      p_1 => p_0,
      p_2 => p_1,
      p_3 => p_2,
      p_4 => p_3,
      p_shl13_cast_mid170_c_fu_833_p1(0) => p_shl13_cast_mid170_c_fu_833_p1(0),
      reg_3230 => reg_3230,
      select_ln24_17_reg_1464_reg => select_ln24_17_reg_1464_reg,
      select_ln24_19_fu_785_p3 => select_ln24_19_fu_785_p3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SeparableConv2D_0_w_s_ce1 : out STD_LOGIC;
    reg_3230 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \select_ln24_23_reg_1546_reg[0]\ : out STD_LOGIC;
    \indvar_flatten_reg_288_reg[8]\ : out STD_LOGIC;
    \icmp_ln24_reg_1408_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    p : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln24_23_reg_1546 : in STD_LOGIC;
    or_ln27_1_fu_1087_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    icmp_ln32_reg_1417 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    xor_ln24_2_reg_1474 : in STD_LOGIC;
    \icmp_ln32_reg_1417[0]_i_3\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln32_reg_1417[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_12 : entity is "network_mul_mul_16s_15s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_12;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_12 is
begin
network_mul_mul_16s_15s_30_1_1_DSP48_0_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_16
     port map (
      B(13 downto 0) => B(13 downto 0),
      D(15 downto 0) => D(15 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      SeparableConv2D_0_w_s_ce1 => SeparableConv2D_0_w_s_ce1,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \icmp_ln24_reg_1408_reg[0]\ => \icmp_ln24_reg_1408_reg[0]\,
      icmp_ln32_reg_1417 => icmp_ln32_reg_1417,
      \icmp_ln32_reg_1417[0]_i_3_0\(9 downto 0) => \icmp_ln32_reg_1417[0]_i_3\(9 downto 0),
      \icmp_ln32_reg_1417[0]_i_3_1\(9 downto 0) => \icmp_ln32_reg_1417[0]_i_3_0\(9 downto 0),
      \indvar_flatten_reg_288_reg[8]\ => \indvar_flatten_reg_288_reg[8]\,
      or_ln27_1_fu_1087_p3(0) => or_ln27_1_fu_1087_p3(0),
      p_0 => p,
      p_1(15 downto 0) => p_0(15 downto 0),
      p_2 => p_1,
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      reg_3230 => reg_3230,
      select_ln24_23_reg_1546 => select_ln24_23_reg_1546,
      \select_ln24_23_reg_1546_reg[0]\ => \select_ln24_23_reg_1546_reg[0]\,
      xor_ln24_2_reg_1474 => xor_ln24_2_reg_1474
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_3310 : out STD_LOGIC;
    p : in STD_LOGIC;
    SeparableConv2D_0_w_s_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_13 : entity is "network_mul_mul_16s_15s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_13;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_13 is
begin
network_mul_mul_16s_15s_30_1_1_DSP48_0_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0_15
     port map (
      B(13 downto 0) => B(13 downto 0),
      D(15 downto 0) => D(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SeparableConv2D_0_w_s_ce0 => SeparableConv2D_0_w_s_ce0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p_0 => p,
      p_1(15 downto 0) => p_0(15 downto 0),
      p_2 => p_1,
      reg_3310 => reg_3310
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p : in STD_LOGIC;
    SeparableConv2D_0_w_s_ce1 : in STD_LOGIC;
    reg_3310 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_14 : entity is "network_mul_mul_16s_15s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_14;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_14 is
begin
network_mul_mul_16s_15s_30_1_1_DSP48_0_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_0
     port map (
      B(13 downto 0) => B(13 downto 0),
      D(15 downto 0) => D(15 downto 0),
      SeparableConv2D_0_w_s_ce1 => SeparableConv2D_0_w_s_ce1,
      ap_clk => ap_clk,
      p_0 => p,
      p_1(15 downto 0) => p_0(15 downto 0),
      reg_3310 => reg_3310
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln23_reg_1239_reg[0]\ : out STD_LOGIC;
    reg_364 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \^p\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_4 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_6 : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln46_4_reg_1539_reg[15]_i_9\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_34
     port map (
      A(0) => A(0),
      D(15 downto 0) => D(15 downto 0),
      P(13 downto 0) => P(13 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \add_ln46_4_reg_1539_reg[15]_i_9\(15 downto 0) => \add_ln46_4_reg_1539_reg[15]_i_9\(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \icmp_ln23_reg_1239_reg[0]\ => \icmp_ln23_reg_1239_reg[0]\,
      p_0(3 downto 0) => \^p\(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      p_3 => p_2,
      p_4(14 downto 0) => p_3(14 downto 0),
      p_5 => p_4,
      p_6 => p_5,
      p_7 => p_6,
      p_8 => p_7,
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_7(14 downto 0) => ram_reg_7(14 downto 0),
      reg_364 => reg_364
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_19 is
  port (
    p : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln23_reg_1239_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    reg_3690 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_2 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_19 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_19;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_19 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_33
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(15 downto 0) => D(15 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \icmp_ln23_reg_1239_pp0_iter1_reg_reg[0]\ => \icmp_ln23_reg_1239_pp0_iter1_reg_reg[0]\,
      p_0(15 downto 0) => p(15 downto 0),
      p_1(14 downto 0) => p_0(14 downto 0),
      p_2 => p_1,
      p_3 => p_2,
      p_4 => p_3,
      q0(15 downto 0) => q0(15 downto 0),
      reg_3690 => reg_3690
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_20 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_3730 : out STD_LOGIC;
    \^p\ : in STD_LOGIC;
    add_ln38_10_reg_15190 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_4 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_20 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_20;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_20 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_32
     port map (
      D(0) => D(0),
      P(15 downto 0) => P(15 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      add_ln38_10_reg_15190 => add_ln38_10_reg_15190,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p_0 => \^p\,
      p_1(14 downto 0) => p_0(14 downto 0),
      p_2(14 downto 0) => p_1(14 downto 0),
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      q0(0) => q0(0),
      reg_3730 => reg_3730
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_21 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_377 : out STD_LOGIC;
    add_ln38_10_reg_15190 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \^p\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_21 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_21;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_21 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_31
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(14 downto 0) => B(14 downto 0),
      P(15 downto 0) => P(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln38_10_reg_15190 => add_ln38_10_reg_15190,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p_0 => \^p\,
      p_1 => p_0,
      p_2 => p_1,
      reg_377 => reg_377
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^p\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_22 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_22;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_22 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_30
     port map (
      A(0) => A(0),
      D(0) => D(0),
      E(0) => E(0),
      P(15 downto 0) => P(15 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p_0 => \^p\,
      p_1(14 downto 0) => p_0(14 downto 0),
      p_2(14 downto 0) => p_1(14 downto 0),
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      q0(0) => q0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_23 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^p\ : in STD_LOGIC;
    reg_364 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_23 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_23;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_23 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_29
     port map (
      A(15 downto 0) => A(15 downto 0),
      E(0) => E(0),
      P(15 downto 0) => P(15 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      p_0 => \^p\,
      p_1(14 downto 0) => p_0(14 downto 0),
      p_2 => p_1,
      reg_364 => reg_364
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_24 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    add_ln46_5_reg_15590 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^p\ : in STD_LOGIC;
    reg_3690 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_2 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_24 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_24;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_24 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_28
     port map (
      A(0) => A(0),
      D(0) => D(0),
      P(15 downto 0) => P(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln46_5_reg_15590 => add_ln46_5_reg_15590,
      ap_clk => ap_clk,
      p_0 => \^p\,
      p_1(14 downto 0) => p_0(14 downto 0),
      p_2(14 downto 0) => p_1(14 downto 0),
      p_3 => p_2,
      p_4 => p_3,
      q0(0) => q0(0),
      reg_3690 => reg_3690
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_25 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \^p\ : in STD_LOGIC;
    reg_3730 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_25 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_25;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_25 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_27
     port map (
      A(15 downto 0) => A(15 downto 0),
      E(0) => E(0),
      P(15 downto 0) => P(15 downto 0),
      ap_clk => ap_clk,
      p_0 => \^p\,
      p_1(14 downto 0) => p_0(14 downto 0),
      reg_3730 => reg_3730
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_26 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \^p\ : in STD_LOGIC;
    reg_377 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_26 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_26;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_26 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(14 downto 0) => B(14 downto 0),
      D(0) => D(0),
      P(15 downto 0) => P(15 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      p_0 => \^p\,
      p_1 => p_0,
      p_2 => p_1,
      q0(0) => q0(0),
      reg_377 => reg_377
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_35 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    p_11_in : out STD_LOGIC;
    reg_3551 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \^p\ : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    indvar_flatten48_reg_2980 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_35 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_35;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_35 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_44
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(14 downto 0) => B(14 downto 0),
      P(15 downto 0) => P(15 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      indvar_flatten48_reg_2980 => indvar_flatten48_reg_2980,
      p_0 => \^p\,
      p_1 => p_0,
      p_11_in => p_11_in,
      p_2 => p_1,
      reg_3551 => reg_3551
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_36 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    reg_3600 : out STD_LOGIC;
    indvar_flatten48_reg_2980 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \^p\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln46_10_reg_1514_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_d_0_reg_310_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \out_d_0_reg_310_reg[0]_0\ : in STD_LOGIC;
    \add_ln46_12_reg_1529[15]_i_5\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \add_ln46_12_reg_1529[15]_i_5_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_36 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_36;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_36 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_43
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      P(14 downto 0) => P(14 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(0) => S(0),
      \add_ln46_10_reg_1514_reg[13]\(0) => \add_ln46_10_reg_1514_reg[13]\(0),
      \add_ln46_12_reg_1529[15]_i_5_0\(14 downto 0) => \add_ln46_12_reg_1529[15]_i_5\(14 downto 0),
      \add_ln46_12_reg_1529[15]_i_5_1\(15 downto 0) => \add_ln46_12_reg_1529[15]_i_5_0\(15 downto 0),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      indvar_flatten48_reg_2980 => indvar_flatten48_reg_2980,
      \out_d_0_reg_310_reg[0]\ => \out_d_0_reg_310_reg[0]\,
      \out_d_0_reg_310_reg[0]_0\ => \out_d_0_reg_310_reg[0]_0\,
      p_0(3 downto 0) => \^p\(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_11_in => p_11_in,
      p_2(2 downto 0) => p_1(2 downto 0),
      p_3(14 downto 0) => p_2(14 downto 0),
      p_4(15 downto 0) => p_3(15 downto 0),
      reg_3600 => reg_3600
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_37 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_37;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_37 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_42
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(15 downto 0) => D(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p_0 => p,
      p_1(14 downto 0) => p_0(14 downto 0),
      p_2 => p_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_38 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_38;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_38 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_41
     port map (
      B(14 downto 0) => B(14 downto 0),
      D(15 downto 0) => D(15 downto 0),
      ap_clk => ap_clk,
      p_0 => p,
      p_1 => p_0,
      p_2(15 downto 0) => p_1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p : in STD_LOGIC;
    reg_3600 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_39 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_39;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_39 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_2_40
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(15 downto 0) => D(15 downto 0),
      ap_clk => ap_clk,
      p_0 => p,
      p_1(14 downto 0) => p_0(14 downto 0),
      reg_3600 => reg_3600
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_keep_V is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_keep_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_keep_V : entity is "network_sig_buffer_keep_V";
end bd_0_hls_inst_0_network_sig_buffer_keep_V;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_keep_V is
begin
network_sig_buffer_keep_V_ram_U: entity work.bd_0_hls_inst_0_network_sig_buffer_keep_V_ram_5
     port map (
      D(1 downto 0) => D(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_keep_V_0_payload_A(1 downto 0) => input_data_keep_V_0_payload_A(1 downto 0),
      input_data_keep_V_0_payload_B(1 downto 0) => input_data_keep_V_0_payload_B(1 downto 0),
      input_data_keep_V_0_sel => input_data_keep_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_keep_V_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_strb_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_keep_V_2 : entity is "network_sig_buffer_keep_V";
end bd_0_hls_inst_0_network_sig_buffer_keep_V_2;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_keep_V_2 is
begin
network_sig_buffer_keep_V_ram_U: entity work.bd_0_hls_inst_0_network_sig_buffer_keep_V_ram
     port map (
      D(1 downto 0) => D(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_strb_V_0_payload_A(1 downto 0) => input_data_strb_V_0_payload_A(1 downto 0),
      input_data_strb_V_0_payload_B(1 downto 0) => input_data_strb_V_0_payload_B(1 downto 0),
      input_data_strb_V_0_sel => input_data_strb_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V is
  port (
    sig_buffer_dest_V_ce0 : out STD_LOGIC;
    ap_block_pp2_stage0_subdone : out STD_LOGIC;
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    input_data_data_V_0_ack_out : out STD_LOGIC;
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg_1 : out STD_LOGIC;
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_0_reg_394_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    output_data_data_V_1_ack_in : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    icmp_ln197_reg_692_pp2_iter1_reg : in STD_LOGIC;
    input_data_dest_V_0_payload_B : in STD_LOGIC;
    input_data_dest_V_0_payload_A : in STD_LOGIC;
    input_data_dest_V_0_sel : in STD_LOGIC;
    output_data_dest_V_1_sel_wr : in STD_LOGIC;
    output_data_dest_V_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_data_dest_V_1_payload_B_reg[0]\ : in STD_LOGIC;
    output_data_dest_V_1_payload_A : in STD_LOGIC;
    output_data_dest_V_1_payload_B : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0[0]_i_2__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V : entity is "network_sig_buffer_user_V";
end bd_0_hls_inst_0_network_sig_buffer_user_V;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V is
begin
network_sig_buffer_user_V_ram_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V_ram_7
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[1]\ => input_data_data_V_0_ack_out,
      ap_block_pp2_stage0_subdone => ap_block_pp2_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter0_reg => ap_enable_reg_pp2_iter0_reg,
      ap_enable_reg_pp2_iter0_reg_0 => ap_enable_reg_pp2_iter0_reg_0,
      ap_enable_reg_pp2_iter0_reg_1 => ap_enable_reg_pp2_iter0_reg_1,
      i_0_reg_394_reg(5 downto 0) => i_0_reg_394_reg(5 downto 0),
      \i_2_reg_416_reg[8]\ => sig_buffer_dest_V_address0(4),
      \i_2_reg_416_reg[9]\(0) => sig_buffer_dest_V_address0(5),
      icmp_ln197_reg_692_pp2_iter1_reg => icmp_ln197_reg_692_pp2_iter1_reg,
      input_data_dest_V_0_payload_A => input_data_dest_V_0_payload_A,
      input_data_dest_V_0_payload_B => input_data_dest_V_0_payload_B,
      input_data_dest_V_0_sel => input_data_dest_V_0_sel,
      output_data_data_V_1_ack_in => output_data_data_V_1_ack_in,
      output_data_dest_V_1_payload_A => output_data_dest_V_1_payload_A,
      output_data_dest_V_1_payload_B => output_data_dest_V_1_payload_B,
      \output_data_dest_V_1_payload_B_reg[0]\ => \output_data_dest_V_1_payload_B_reg[0]\,
      output_data_dest_V_1_sel_wr => output_data_dest_V_1_sel_wr,
      output_data_dest_V_1_state(0) => output_data_dest_V_1_state(0),
      \q0[0]_i_2__0_0\ => \q0[0]_i_2__0\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      \q0_reg[0]_5\(3 downto 0) => \q0_reg[0]_4\(3 downto 0),
      ram_reg => ram_reg,
      ram_reg_0(5 downto 0) => ram_reg_0(5 downto 0),
      sig_buffer_dest_V_address0(3 downto 0) => sig_buffer_dest_V_address0(3 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V_0 is
  port (
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    input_data_id_V_0_payload_B : in STD_LOGIC;
    input_data_id_V_0_payload_A : in STD_LOGIC;
    input_data_id_V_0_sel : in STD_LOGIC;
    output_data_id_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_id_V_1_sel_wr : in STD_LOGIC;
    output_data_id_V_1_payload_A : in STD_LOGIC;
    output_data_id_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0[0]_i_2__1\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V_0 : entity is "network_sig_buffer_user_V";
end bd_0_hls_inst_0_network_sig_buffer_user_V_0;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V_0 is
begin
network_sig_buffer_user_V_ram_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V_ram_6
     port map (
      ap_clk => ap_clk,
      input_data_id_V_0_payload_A => input_data_id_V_0_payload_A,
      input_data_id_V_0_payload_B => input_data_id_V_0_payload_B,
      input_data_id_V_0_sel => input_data_id_V_0_sel,
      output_data_id_V_1_payload_A => output_data_id_V_1_payload_A,
      output_data_id_V_1_payload_B => output_data_id_V_1_payload_B,
      output_data_id_V_1_sel_wr => output_data_id_V_1_sel_wr,
      output_data_id_V_1_state(1 downto 0) => output_data_id_V_1_state(1 downto 0),
      \q0[0]_i_2__1_0\ => \q0[0]_i_2__1\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V_1 is
  port (
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    input_data_last_V_tm_fu_604_p1 : out STD_LOGIC;
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    i_0_reg_394_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_last_V_0_payload_B : in STD_LOGIC;
    input_data_last_V_0_payload_A : in STD_LOGIC;
    input_data_last_V_0_sel : in STD_LOGIC;
    output_data_last_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_last_V_1_sel_wr : in STD_LOGIC;
    output_data_last_V_1_payload_A : in STD_LOGIC;
    output_data_last_V_1_payload_B : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V_1 : entity is "network_sig_buffer_user_V";
end bd_0_hls_inst_0_network_sig_buffer_user_V_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V_1 is
begin
network_sig_buffer_user_V_ram_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V_ram_4
     port map (
      Q(4 downto 0) => Q(4 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter0_reg => ap_enable_reg_pp2_iter0_reg,
      i_0_reg_394_reg(4 downto 0) => i_0_reg_394_reg(4 downto 0),
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_last_V_0_payload_A => input_data_last_V_0_payload_A,
      input_data_last_V_0_payload_B => input_data_last_V_0_payload_B,
      input_data_last_V_0_sel => input_data_last_V_0_sel,
      input_data_last_V_tm_fu_604_p1(0) => input_data_last_V_tm_fu_604_p1,
      output_data_last_V_1_payload_A => output_data_last_V_1_payload_A,
      output_data_last_V_1_payload_B => output_data_last_V_1_payload_B,
      output_data_last_V_1_sel_wr => output_data_last_V_1_sel_wr,
      output_data_last_V_1_state(1 downto 0) => output_data_last_V_1_state(1 downto 0),
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\(5 downto 0) => \q0_reg[0]_1\(5 downto 0),
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      \q0_reg[0]_5\ => \q0_reg[0]_4\,
      ram_reg(0) => ram_reg(0),
      sig_buffer_dest_V_address0(3 downto 0) => sig_buffer_dest_V_address0(3 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V_3 is
  port (
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    input_data_user_V_0_payload_B : in STD_LOGIC;
    input_data_user_V_0_payload_A : in STD_LOGIC;
    input_data_user_V_0_sel : in STD_LOGIC;
    output_data_user_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_user_V_1_sel_wr : in STD_LOGIC;
    output_data_user_V_1_payload_A : in STD_LOGIC;
    output_data_user_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0[0]_i_2\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V_3 : entity is "network_sig_buffer_user_V";
end bd_0_hls_inst_0_network_sig_buffer_user_V_3;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V_3 is
begin
network_sig_buffer_user_V_ram_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V_ram
     port map (
      ap_clk => ap_clk,
      input_data_user_V_0_payload_A => input_data_user_V_0_payload_A,
      input_data_user_V_0_payload_B => input_data_user_V_0_payload_B,
      input_data_user_V_0_sel => input_data_user_V_0_sel,
      output_data_user_V_1_payload_A => output_data_user_V_1_payload_A,
      output_data_user_V_1_payload_B => output_data_user_V_1_payload_B,
      output_data_user_V_1_sel_wr => output_data_user_V_1_sel_wr,
      output_data_user_V_1_state(1 downto 0) => output_data_user_V_1_state(1 downto 0),
      \q0[0]_i_2_0\ => \q0[0]_i_2\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_depthwise_conv2d_fix is
  port (
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    grp_depthwise_conv2d_fix_fu_475_input_r_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    MemBank_B_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \add_ln38_7_reg_1571_reg[10]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \add_ln46_reg_1576_pp0_iter1_reg_reg[10]_0\ : out STD_LOGIC;
    \add_ln46_reg_1576_pp0_iter1_reg_reg[10]_1\ : out STD_LOGIC;
    \add_ln46_reg_1576_pp0_iter1_reg_reg[10]_2\ : out STD_LOGIC;
    \add_ln46_reg_1576_pp0_iter1_reg_reg[10]_3\ : out STD_LOGIC;
    \add_ln46_reg_1576_pp0_iter1_reg_reg[9]_0\ : out STD_LOGIC;
    \add_ln46_reg_1576_pp0_iter1_reg_reg[8]_0\ : out STD_LOGIC;
    \add_ln46_reg_1576_pp0_iter1_reg_reg[7]_0\ : out STD_LOGIC;
    \add_ln46_reg_1576_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC;
    \add_ln46_reg_1576_pp0_iter1_reg_reg[5]_0\ : out STD_LOGIC;
    \add_ln46_reg_1576_pp0_iter1_reg_reg[4]_0\ : out STD_LOGIC;
    \add_ln46_reg_1576_pp0_iter1_reg_reg[3]_0\ : out STD_LOGIC;
    \add_ln46_reg_1576_pp0_iter1_reg_reg[2]_0\ : out STD_LOGIC;
    \add_ln46_reg_1576_pp0_iter1_reg_reg[1]_0\ : out STD_LOGIC;
    \add_ln46_reg_1576_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \add_ln46_8_reg_1713_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \^p\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_depthwise_conv2d_fix_fu_475_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    MemBank_B_address011_out : in STD_LOGIC;
    grp_max_pooling2d_fix16_fu_525_input_r_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_depthwise_conv2d_fix_1_fu_451_input_r_ce1 : in STD_LOGIC;
    MemBank_B_address01 : in STD_LOGIC;
    MemBank_B_ce01 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_i_19 : in STD_LOGIC;
    ram_reg_0_i_19_0 : in STD_LOGIC;
    ram_reg_0_i_19_1 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    grp_max_pooling2d_fix16_fu_525_input_r_address1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ram_reg_2_1 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    grp_depthwise_conv2d_fix_1_fu_451_input_r_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_12 : in STD_LOGIC;
    ram_reg_0_13 : in STD_LOGIC;
    ram_reg_0_14 : in STD_LOGIC;
    ram_reg_0_15 : in STD_LOGIC;
    ram_reg_0_16 : in STD_LOGIC;
    ram_reg_0_17 : in STD_LOGIC;
    ram_reg_0_18 : in STD_LOGIC;
    ram_reg_0_19 : in STD_LOGIC;
    ram_reg_0_20 : in STD_LOGIC;
    ram_reg_0_21 : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ram_reg_0_22 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_depthwise_conv2d_fix : entity is "depthwise_conv2d_fix";
end bd_0_hls_inst_0_depthwise_conv2d_fix;

architecture STRUCTURE of bd_0_hls_inst_0_depthwise_conv2d_fix is
  signal SeparableConv2D_0_w_s_ce0 : STD_LOGIC;
  signal SeparableConv2D_0_w_s_ce1 : STD_LOGIC;
  signal add_ln24_fu_515_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln24_reg_1412[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1412[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1412[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1412[9]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1412[9]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1412[9]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1412[9]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1412[9]_i_7_n_5\ : STD_LOGIC;
  signal add_ln24_reg_1412_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln32_3_fu_1066_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln32_3_reg_1618 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln32_3_reg_16180 : STD_LOGIC;
  signal \add_ln32_3_reg_1618[9]_i_3_n_5\ : STD_LOGIC;
  signal add_ln38_10_fu_1167_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal add_ln38_10_reg_1653 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln38_10_reg_16530 : STD_LOGIC;
  signal \add_ln38_10_reg_1653[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln38_10_reg_1653[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln38_10_reg_1653[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln38_10_reg_1653[4]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln38_10_reg_1653_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln38_10_reg_1653_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln38_10_reg_1653_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln38_10_reg_1653_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln38_10_reg_1653_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln38_10_reg_1653_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln38_10_reg_1653_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln38_10_reg_1653_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln38_3_reg_1551 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal add_ln38_3_reg_15510 : STD_LOGIC;
  signal add_ln38_6_fu_942_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln38_6_reg_1566 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln38_6_reg_1566[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln38_6_reg_1566[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln38_6_reg_1566[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln38_6_reg_1566[4]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln38_6_reg_1566_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln38_6_reg_1566_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln38_6_reg_1566_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln38_6_reg_1566_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln38_6_reg_1566_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln38_6_reg_1566_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln38_6_reg_1566_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln38_6_reg_1566_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln38_7_fu_946_p2 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal add_ln38_7_reg_1571 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln38_7_reg_1571[1]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln38_7_reg_1571[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln38_7_reg_1571[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln38_7_reg_1571[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln38_7_reg_1571[4]_i_5_n_5\ : STD_LOGIC;
  signal \^add_ln38_7_reg_1571_reg[10]_0\ : STD_LOGIC;
  signal \add_ln38_7_reg_1571_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln38_7_reg_1571_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln38_7_reg_1571_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln38_7_reg_1571_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln38_7_reg_1571_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln38_7_reg_1571_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln38_7_reg_1571_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln38_7_reg_1571_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln38_8_fu_1147_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal add_ln46_1_fu_1172_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln46_1_reg_1658 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln46_1_reg_1658[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_1_reg_1658_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln46_3_fu_1224_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln46_3_reg_1688 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln46_3_reg_16880 : STD_LOGIC;
  signal \add_ln46_3_reg_1688[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_3_reg_1688_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln46_4_fu_1263_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln46_4_reg_1703 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln46_4_reg_1703[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_4_reg_1703_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln46_8_fu_1297_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln46_8_reg_17130 : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[11]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[11]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[11]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[11]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[11]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_11_n_10\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_11_n_11\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_11_n_6\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_11_n_7\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_11_n_8\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_11_n_9\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[7]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[7]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_8_reg_1713_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln46_fu_951_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln46_reg_1576 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln46_reg_1576[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[10]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[10]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[10]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[10]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[10]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[10]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[10]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_reg_1576_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_reg_1576_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_reg_1576_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_reg_1576_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_reg_1576_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_reg_1576_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_reg_1576_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_reg_1576_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal and_ln24_reg_1484 : STD_LOGIC;
  signal and_ln24_reg_14840 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_5\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal ap_phi_mux_indvar_flatten80_phi_fu_269_p41 : STD_LOGIC;
  signal ap_phi_mux_out_h_0_phi_fu_304_p4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ce04 : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal data4 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_ap_done : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_ap_ready : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_input_r_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_depthwise_conv2d_fix_fu_475_input_r_ce1 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_depthwise_conv2d_fix_fu_475_output_r_ce0 : STD_LOGIC;
  signal icmp_ln24_fu_509_p2 : STD_LOGIC;
  signal \icmp_ln24_reg_1408[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln24_reg_1408[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln24_reg_1408[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln24_reg_1408[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln24_reg_1408[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln24_reg_1408[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln24_reg_1408_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln24_reg_1408_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln32_fu_521_p2 : STD_LOGIC;
  signal icmp_ln32_reg_1417 : STD_LOGIC;
  signal icmp_ln32_reg_14170 : STD_LOGIC;
  signal \icmp_ln33_reg_1451[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln33_reg_1451[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln33_reg_1451[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln33_reg_1451_reg_n_5_[0]\ : STD_LOGIC;
  signal indvar_flatten80_reg_265 : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[0]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[1]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[2]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[3]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[4]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[5]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[6]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[7]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[8]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[9]\ : STD_LOGIC;
  signal indvar_flatten_reg_288 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal network_mul_mul_16s_15s_30_1_1_U6_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_21 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_23 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_24 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_25 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_26 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_27 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_28 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_29 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_30 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_31 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_32 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_33 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_34 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_35 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_36 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_38 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U6_n_9 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_23 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_24 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_25 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_26 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_27 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_28 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_29 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_30 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_31 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_32 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_33 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_34 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_35 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_36 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_37 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_38 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_39 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U7_n_9 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U8_n_9 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U9_n_9 : STD_LOGIC;
  signal or_ln27_1_fu_1087_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \out_d_0_reg_276[0]_i_1_n_5\ : STD_LOGIC;
  signal out_h_0_reg_300 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_fu_559_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \out_h_reg_1456[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_1456[2]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_1456[3]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_1456[3]_i_2_n_5\ : STD_LOGIC;
  signal \out_h_reg_1456[4]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_1456[4]_i_2_n_5\ : STD_LOGIC;
  signal out_w_0_mid2_fu_639_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_311 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_reg_1520 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_reg_15200 : STD_LOGIC;
  signal \out_w_reg_1520[4]_i_3_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p_12_in : STD_LOGIC;
  signal p_1_in17_out : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_shl13_cast_mid170_c_fu_833_p1 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_shl19_cast_mid1_fu_654_p1 : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal \ram_reg_0_i_100__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_102_n_5 : STD_LOGIC;
  signal ram_reg_0_i_104_n_5 : STD_LOGIC;
  signal ram_reg_0_i_106_n_5 : STD_LOGIC;
  signal ram_reg_0_i_108_n_5 : STD_LOGIC;
  signal ram_reg_0_i_110_n_5 : STD_LOGIC;
  signal ram_reg_0_i_112_n_5 : STD_LOGIC;
  signal ram_reg_0_i_114_n_5 : STD_LOGIC;
  signal ram_reg_0_i_116_n_5 : STD_LOGIC;
  signal ram_reg_0_i_129_n_5 : STD_LOGIC;
  signal ram_reg_0_i_130_n_5 : STD_LOGIC;
  signal ram_reg_0_i_211_n_7 : STD_LOGIC;
  signal ram_reg_0_i_212_n_7 : STD_LOGIC;
  signal ram_reg_0_i_228_n_5 : STD_LOGIC;
  signal ram_reg_0_i_230_n_5 : STD_LOGIC;
  signal ram_reg_0_i_230_n_6 : STD_LOGIC;
  signal ram_reg_0_i_230_n_7 : STD_LOGIC;
  signal ram_reg_0_i_230_n_8 : STD_LOGIC;
  signal ram_reg_0_i_231_n_5 : STD_LOGIC;
  signal ram_reg_0_i_233_n_5 : STD_LOGIC;
  signal ram_reg_0_i_235_n_5 : STD_LOGIC;
  signal ram_reg_0_i_237_n_5 : STD_LOGIC;
  signal ram_reg_0_i_239_n_5 : STD_LOGIC;
  signal ram_reg_0_i_239_n_6 : STD_LOGIC;
  signal ram_reg_0_i_239_n_7 : STD_LOGIC;
  signal ram_reg_0_i_239_n_8 : STD_LOGIC;
  signal ram_reg_0_i_240_n_5 : STD_LOGIC;
  signal ram_reg_0_i_242_n_5 : STD_LOGIC;
  signal ram_reg_0_i_244_n_5 : STD_LOGIC;
  signal ram_reg_0_i_246_n_5 : STD_LOGIC;
  signal ram_reg_0_i_266_n_5 : STD_LOGIC;
  signal ram_reg_0_i_283_n_5 : STD_LOGIC;
  signal ram_reg_0_i_284_n_5 : STD_LOGIC;
  signal ram_reg_0_i_288_n_5 : STD_LOGIC;
  signal ram_reg_0_i_288_n_6 : STD_LOGIC;
  signal ram_reg_0_i_288_n_7 : STD_LOGIC;
  signal ram_reg_0_i_288_n_8 : STD_LOGIC;
  signal ram_reg_0_i_289_n_5 : STD_LOGIC;
  signal ram_reg_0_i_293_n_5 : STD_LOGIC;
  signal ram_reg_0_i_299_n_5 : STD_LOGIC;
  signal ram_reg_0_i_303_n_5 : STD_LOGIC;
  signal ram_reg_0_i_307_n_5 : STD_LOGIC;
  signal ram_reg_0_i_308_n_5 : STD_LOGIC;
  signal ram_reg_0_i_309_n_5 : STD_LOGIC;
  signal ram_reg_0_i_309_n_6 : STD_LOGIC;
  signal ram_reg_0_i_309_n_7 : STD_LOGIC;
  signal ram_reg_0_i_309_n_8 : STD_LOGIC;
  signal ram_reg_0_i_313_n_5 : STD_LOGIC;
  signal ram_reg_0_i_323_n_5 : STD_LOGIC;
  signal ram_reg_0_i_327_n_5 : STD_LOGIC;
  signal ram_reg_0_i_331_n_5 : STD_LOGIC;
  signal ram_reg_0_i_334_n_5 : STD_LOGIC;
  signal ram_reg_0_i_334_n_6 : STD_LOGIC;
  signal ram_reg_0_i_334_n_7 : STD_LOGIC;
  signal ram_reg_0_i_334_n_8 : STD_LOGIC;
  signal ram_reg_0_i_335_n_5 : STD_LOGIC;
  signal ram_reg_0_i_336_n_5 : STD_LOGIC;
  signal ram_reg_0_i_336_n_6 : STD_LOGIC;
  signal ram_reg_0_i_336_n_7 : STD_LOGIC;
  signal ram_reg_0_i_336_n_8 : STD_LOGIC;
  signal ram_reg_0_i_354_n_5 : STD_LOGIC;
  signal ram_reg_0_i_355_n_5 : STD_LOGIC;
  signal ram_reg_0_i_356_n_5 : STD_LOGIC;
  signal ram_reg_0_i_358_n_5 : STD_LOGIC;
  signal ram_reg_0_i_358_n_6 : STD_LOGIC;
  signal ram_reg_0_i_358_n_7 : STD_LOGIC;
  signal ram_reg_0_i_358_n_8 : STD_LOGIC;
  signal ram_reg_0_i_359_n_5 : STD_LOGIC;
  signal ram_reg_0_i_359_n_6 : STD_LOGIC;
  signal ram_reg_0_i_359_n_7 : STD_LOGIC;
  signal ram_reg_0_i_359_n_8 : STD_LOGIC;
  signal ram_reg_0_i_39_n_5 : STD_LOGIC;
  signal ram_reg_0_i_401_n_7 : STD_LOGIC;
  signal ram_reg_0_i_402_n_7 : STD_LOGIC;
  signal ram_reg_0_i_415_n_5 : STD_LOGIC;
  signal ram_reg_0_i_415_n_6 : STD_LOGIC;
  signal ram_reg_0_i_415_n_7 : STD_LOGIC;
  signal ram_reg_0_i_415_n_8 : STD_LOGIC;
  signal ram_reg_0_i_416_n_5 : STD_LOGIC;
  signal ram_reg_0_i_416_n_6 : STD_LOGIC;
  signal ram_reg_0_i_416_n_7 : STD_LOGIC;
  signal ram_reg_0_i_416_n_8 : STD_LOGIC;
  signal ram_reg_0_i_428_n_5 : STD_LOGIC;
  signal ram_reg_0_i_428_n_6 : STD_LOGIC;
  signal ram_reg_0_i_428_n_7 : STD_LOGIC;
  signal ram_reg_0_i_428_n_8 : STD_LOGIC;
  signal ram_reg_0_i_429_n_5 : STD_LOGIC;
  signal ram_reg_0_i_429_n_6 : STD_LOGIC;
  signal ram_reg_0_i_429_n_7 : STD_LOGIC;
  signal ram_reg_0_i_429_n_8 : STD_LOGIC;
  signal ram_reg_0_i_430_n_5 : STD_LOGIC;
  signal ram_reg_0_i_431_n_5 : STD_LOGIC;
  signal ram_reg_0_i_432_n_5 : STD_LOGIC;
  signal ram_reg_0_i_450_n_5 : STD_LOGIC;
  signal ram_reg_0_i_451_n_5 : STD_LOGIC;
  signal ram_reg_0_i_452_n_5 : STD_LOGIC;
  signal ram_reg_0_i_453_n_5 : STD_LOGIC;
  signal ram_reg_0_i_454_n_5 : STD_LOGIC;
  signal ram_reg_0_i_459_n_5 : STD_LOGIC;
  signal ram_reg_0_i_460_n_5 : STD_LOGIC;
  signal ram_reg_0_i_461_n_5 : STD_LOGIC;
  signal ram_reg_0_i_462_n_5 : STD_LOGIC;
  signal ram_reg_0_i_463_n_5 : STD_LOGIC;
  signal ram_reg_0_i_464_n_5 : STD_LOGIC;
  signal ram_reg_0_i_465_n_5 : STD_LOGIC;
  signal ram_reg_0_i_466_n_5 : STD_LOGIC;
  signal ram_reg_0_i_515_n_5 : STD_LOGIC;
  signal ram_reg_0_i_516_n_5 : STD_LOGIC;
  signal ram_reg_0_i_517_n_5 : STD_LOGIC;
  signal ram_reg_0_i_518_n_5 : STD_LOGIC;
  signal ram_reg_0_i_519_n_5 : STD_LOGIC;
  signal ram_reg_0_i_521_n_5 : STD_LOGIC;
  signal ram_reg_0_i_522_n_5 : STD_LOGIC;
  signal ram_reg_0_i_523_n_5 : STD_LOGIC;
  signal ram_reg_0_i_525_n_5 : STD_LOGIC;
  signal ram_reg_0_i_526_n_5 : STD_LOGIC;
  signal ram_reg_0_i_527_n_5 : STD_LOGIC;
  signal ram_reg_0_i_528_n_5 : STD_LOGIC;
  signal ram_reg_0_i_529_n_5 : STD_LOGIC;
  signal ram_reg_0_i_530_n_5 : STD_LOGIC;
  signal ram_reg_0_i_531_n_5 : STD_LOGIC;
  signal reg_3230 : STD_LOGIC;
  signal reg_3310 : STD_LOGIC;
  signal reg_339211_out : STD_LOGIC;
  signal select_ln24_17_reg_1464_reg : STD_LOGIC;
  signal select_ln24_19_fu_785_p3 : STD_LOGIC;
  signal select_ln24_23_reg_1546 : STD_LOGIC;
  signal \select_ln24_23_reg_1546[0]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln24_23_reg_1546[0]_i_2_n_5\ : STD_LOGIC;
  signal select_ln24_fu_527_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal select_ln24_reg_1434 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \select_ln24_reg_1434[1]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln24_reg_1434[2]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln24_reg_1434[3]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln24_reg_1434[4]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln24_reg_1434[4]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln27_reg_1383[0]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln27_reg_1383[1]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln27_reg_1383_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln27_reg_1383_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln32_3_reg_1663[9]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln32_3_reg_1663_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln32_3_reg_1663_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln32_3_reg_1663_reg_n_5_[2]\ : STD_LOGIC;
  signal \select_ln32_3_reg_1663_reg_n_5_[3]\ : STD_LOGIC;
  signal \select_ln32_3_reg_1663_reg_n_5_[4]\ : STD_LOGIC;
  signal \select_ln32_3_reg_1663_reg_n_5_[5]\ : STD_LOGIC;
  signal \select_ln32_3_reg_1663_reg_n_5_[6]\ : STD_LOGIC;
  signal \select_ln32_3_reg_1663_reg_n_5_[7]\ : STD_LOGIC;
  signal \select_ln32_3_reg_1663_reg_n_5_[8]\ : STD_LOGIC;
  signal \select_ln32_3_reg_1663_reg_n_5_[9]\ : STD_LOGIC;
  signal select_ln32_fu_1107_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln32_reg_1628 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln38_1_fu_736_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal sext_ln38_3_fu_761_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal sext_ln38_5_fu_920_p1 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal sext_ln38_7_fu_933_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal tmp10_0_0_fu_399_p2 : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal tmp10_0_0_mid2_fu_675_p3 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \tmp10_0_0_mid2_reg_1497[4]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1497[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1497[6]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1497[7]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1497[9]_i_2_n_5\ : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1497_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp10_0_0_reg_1388[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1388[4]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1388[6]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1388[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1388[8]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1388_reg_n_5_[1]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1388_reg_n_5_[2]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1388_reg_n_5_[3]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1388_reg_n_5_[4]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1388_reg_n_5_[5]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1388_reg_n_5_[6]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1388_reg_n_5_[7]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1388_reg_n_5_[8]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1388_reg_n_5_[9]\ : STD_LOGIC;
  signal tmp10_1_0_fu_435_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal tmp10_1_0_mid2_fu_718_p3 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \tmp10_1_0_mid2_reg_1502[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1502[8]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1502[9]_i_1_n_5\ : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1502_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp10_1_0_reg_1393[1]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_reg_1393[6]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_reg_1393[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_reg_1393[8]_i_1_n_5\ : STD_LOGIC;
  signal tmp10_1_0_reg_1393_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp10_2_0_mid2_fu_1017_p3 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal tmp10_2_0_mid2_reg_1591 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \tmp10_2_0_mid2_reg_1591[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1591[6]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1591[7]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1591[8]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1591[9]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1591[9]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_reg_1398[5]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_reg_1398[6]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_reg_1398[7]_i_1_n_5\ : STD_LOGIC;
  signal tmp10_2_0_reg_1398_reg : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp11_fu_473_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp12_fu_503_p2 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \tmp12_reg_1403[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp12_reg_1403[8]_i_1_n_5\ : STD_LOGIC;
  signal \tmp12_reg_1403_reg_n_5_[2]\ : STD_LOGIC;
  signal \tmp12_reg_1403_reg_n_5_[3]\ : STD_LOGIC;
  signal \tmp12_reg_1403_reg_n_5_[4]\ : STD_LOGIC;
  signal \tmp12_reg_1403_reg_n_5_[5]\ : STD_LOGIC;
  signal \tmp12_reg_1403_reg_n_5_[6]\ : STD_LOGIC;
  signal \tmp12_reg_1403_reg_n_5_[7]\ : STD_LOGIC;
  signal \tmp12_reg_1403_reg_n_5_[8]\ : STD_LOGIC;
  signal \tmp12_reg_1403_reg_n_5_[9]\ : STD_LOGIC;
  signal trunc_ln46_1_reg_1603 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_2_reg_1633 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_3_reg_1638 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_4_reg_1673 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_5_reg_1678 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_6_reg_1693 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_7_reg_1698 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_8_reg_1708 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln_reg_1598 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xor_ln24_2_reg_1474 : STD_LOGIC;
  signal \xor_ln24_2_reg_1474[0]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln38_12_fu_751_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln38_12_reg_1526_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln38_14_fu_911_p1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal zext_ln38_1_reg_1509 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln38_10_reg_1653_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln38_10_reg_1653_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln38_10_reg_1653_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln38_6_reg_1566_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln38_6_reg_1566_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln38_6_reg_1566_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln38_7_reg_1571_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln38_7_reg_1571_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln38_7_reg_1571_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln46_1_reg_1658_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln46_3_reg_1688_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln46_4_reg_1703_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln46_8_reg_1713_reg[15]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln46_8_reg_1713_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln46_reg_1576_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln46_reg_1576_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_211_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_211_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_212_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_212_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_227_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_227_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_239_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_282_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_282_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_309_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_358_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_359_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_401_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_401_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_402_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_402_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_428_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_429_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln24_reg_1412[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \add_ln24_reg_1412[3]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1618[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1618[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1618[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1618[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1618[6]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1618[7]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1618[8]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1618[9]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \add_ln38_3_reg_1551[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \add_ln38_3_reg_1551[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \add_ln38_3_reg_1551[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \add_ln38_3_reg_1551[4]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \add_ln38_6_reg_1566[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \add_ln38_7_reg_1571[1]_i_1\ : label is "soft_lutpair123";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln46_3_reg_1688[11]_i_2\ : label is "lutpair85";
  attribute HLUTNM of \add_ln46_3_reg_1688[11]_i_3\ : label is "lutpair84";
  attribute HLUTNM of \add_ln46_3_reg_1688[11]_i_4\ : label is "lutpair83";
  attribute HLUTNM of \add_ln46_3_reg_1688[11]_i_5\ : label is "lutpair82";
  attribute HLUTNM of \add_ln46_3_reg_1688[11]_i_6\ : label is "lutpair86";
  attribute HLUTNM of \add_ln46_3_reg_1688[11]_i_7\ : label is "lutpair85";
  attribute HLUTNM of \add_ln46_3_reg_1688[11]_i_8\ : label is "lutpair84";
  attribute HLUTNM of \add_ln46_3_reg_1688[11]_i_9\ : label is "lutpair83";
  attribute HLUTNM of \add_ln46_3_reg_1688[15]_i_2\ : label is "lutpair88";
  attribute HLUTNM of \add_ln46_3_reg_1688[15]_i_3\ : label is "lutpair87";
  attribute HLUTNM of \add_ln46_3_reg_1688[15]_i_4\ : label is "lutpair86";
  attribute HLUTNM of \add_ln46_3_reg_1688[15]_i_7\ : label is "lutpair88";
  attribute HLUTNM of \add_ln46_3_reg_1688[15]_i_8\ : label is "lutpair87";
  attribute HLUTNM of \add_ln46_3_reg_1688[3]_i_2\ : label is "lutpair77";
  attribute HLUTNM of \add_ln46_3_reg_1688[3]_i_3\ : label is "lutpair76";
  attribute HLUTNM of \add_ln46_3_reg_1688[3]_i_4\ : label is "lutpair75";
  attribute HLUTNM of \add_ln46_3_reg_1688[3]_i_5\ : label is "lutpair78";
  attribute HLUTNM of \add_ln46_3_reg_1688[3]_i_6\ : label is "lutpair77";
  attribute HLUTNM of \add_ln46_3_reg_1688[3]_i_7\ : label is "lutpair76";
  attribute HLUTNM of \add_ln46_3_reg_1688[3]_i_8\ : label is "lutpair75";
  attribute HLUTNM of \add_ln46_3_reg_1688[7]_i_2\ : label is "lutpair81";
  attribute HLUTNM of \add_ln46_3_reg_1688[7]_i_3\ : label is "lutpair80";
  attribute HLUTNM of \add_ln46_3_reg_1688[7]_i_4\ : label is "lutpair79";
  attribute HLUTNM of \add_ln46_3_reg_1688[7]_i_5\ : label is "lutpair78";
  attribute HLUTNM of \add_ln46_3_reg_1688[7]_i_6\ : label is "lutpair82";
  attribute HLUTNM of \add_ln46_3_reg_1688[7]_i_7\ : label is "lutpair81";
  attribute HLUTNM of \add_ln46_3_reg_1688[7]_i_8\ : label is "lutpair80";
  attribute HLUTNM of \add_ln46_3_reg_1688[7]_i_9\ : label is "lutpair79";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_11\ : label is "lutpair95";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_12\ : label is "lutpair94";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_13\ : label is "lutpair93";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_14\ : label is "lutpair92";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_15\ : label is "lutpair96";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_16\ : label is "lutpair95";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_17\ : label is "lutpair94";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_18\ : label is "lutpair93";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_2\ : label is "lutpair113";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_3\ : label is "lutpair112";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_4\ : label is "lutpair111";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_5\ : label is "lutpair110";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_6\ : label is "lutpair114";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_7\ : label is "lutpair113";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_8\ : label is "lutpair112";
  attribute HLUTNM of \add_ln46_8_reg_1713[11]_i_9\ : label is "lutpair111";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_12\ : label is "lutpair102";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_13\ : label is "lutpair101";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_14\ : label is "lutpair100";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_17\ : label is "lutpair102";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_18\ : label is "lutpair101";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_19\ : label is "lutpair99";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_20\ : label is "lutpair98";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_21\ : label is "lutpair97";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_22\ : label is "lutpair96";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_23\ : label is "lutpair100";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_24\ : label is "lutpair99";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_25\ : label is "lutpair98";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_26\ : label is "lutpair97";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_3\ : label is "lutpair116";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_4\ : label is "lutpair115";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_5\ : label is "lutpair114";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_8\ : label is "lutpair116";
  attribute HLUTNM of \add_ln46_8_reg_1713[15]_i_9\ : label is "lutpair115";
  attribute HLUTNM of \add_ln46_8_reg_1713[3]_i_2\ : label is "lutpair105";
  attribute HLUTNM of \add_ln46_8_reg_1713[3]_i_3\ : label is "lutpair104";
  attribute HLUTNM of \add_ln46_8_reg_1713[3]_i_4\ : label is "lutpair103";
  attribute HLUTNM of \add_ln46_8_reg_1713[3]_i_5\ : label is "lutpair106";
  attribute HLUTNM of \add_ln46_8_reg_1713[3]_i_6\ : label is "lutpair105";
  attribute HLUTNM of \add_ln46_8_reg_1713[3]_i_7\ : label is "lutpair104";
  attribute HLUTNM of \add_ln46_8_reg_1713[3]_i_8\ : label is "lutpair103";
  attribute HLUTNM of \add_ln46_8_reg_1713[7]_i_11\ : label is "lutpair91";
  attribute HLUTNM of \add_ln46_8_reg_1713[7]_i_12\ : label is "lutpair90";
  attribute HLUTNM of \add_ln46_8_reg_1713[7]_i_13\ : label is "lutpair89";
  attribute HLUTNM of \add_ln46_8_reg_1713[7]_i_14\ : label is "lutpair92";
  attribute HLUTNM of \add_ln46_8_reg_1713[7]_i_15\ : label is "lutpair91";
  attribute HLUTNM of \add_ln46_8_reg_1713[7]_i_16\ : label is "lutpair90";
  attribute HLUTNM of \add_ln46_8_reg_1713[7]_i_17\ : label is "lutpair89";
  attribute HLUTNM of \add_ln46_8_reg_1713[7]_i_2\ : label is "lutpair109";
  attribute HLUTNM of \add_ln46_8_reg_1713[7]_i_3\ : label is "lutpair108";
  attribute HLUTNM of \add_ln46_8_reg_1713[7]_i_4\ : label is "lutpair107";
  attribute HLUTNM of \add_ln46_8_reg_1713[7]_i_5\ : label is "lutpair106";
  attribute HLUTNM of \add_ln46_8_reg_1713[7]_i_6\ : label is "lutpair110";
  attribute HLUTNM of \add_ln46_8_reg_1713[7]_i_7\ : label is "lutpair109";
  attribute HLUTNM of \add_ln46_8_reg_1713[7]_i_8\ : label is "lutpair108";
  attribute HLUTNM of \add_ln46_8_reg_1713[7]_i_9\ : label is "lutpair107";
  attribute SOFT_HLUTNM of \add_ln46_reg_1576[10]_i_9\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \add_ln46_reg_1576[3]_i_6\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \add_ln46_reg_1576[3]_i_7\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \add_ln46_reg_1576[7]_i_11\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \add_ln46_reg_1576[7]_i_9\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \and_ln24_reg_1484[0]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__7\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__3\ : label is "soft_lutpair95";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of grp_depthwise_conv2d_fix_fu_475_ap_start_reg_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \icmp_ln24_reg_1408[0]_i_7\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \icmp_ln32_reg_1417[0]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \out_h_reg_1456[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \out_h_reg_1456[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \out_h_reg_1456[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \out_w_reg_1520[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \out_w_reg_1520[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \out_w_reg_1520[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \out_w_reg_1520[4]_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of ram_reg_0_i_129 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of ram_reg_0_i_130 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of ram_reg_0_i_133 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of ram_reg_0_i_266 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of ram_reg_0_i_284 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of ram_reg_0_i_308 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of ram_reg_0_i_449 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of ram_reg_0_i_86 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \select_ln24_23_reg_1546[0]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \select_ln24_reg_1434[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \select_ln24_reg_1434[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \select_ln24_reg_1434[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \select_ln24_reg_1434[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \select_ln32_reg_1628[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \select_ln32_reg_1628[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \select_ln32_reg_1628[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \select_ln32_reg_1628[4]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1497[4]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1497[5]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1497[6]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1497[7]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1497[9]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \tmp10_0_0_reg_1388[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tmp10_0_0_reg_1388[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \tmp10_0_0_reg_1388[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp10_0_0_reg_1388[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp10_0_0_reg_1388[8]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp10_0_0_reg_1388[9]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1502[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1502[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1502[5]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1502[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1502[8]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1393[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1393[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1393[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1393[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1393[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1393[7]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1393[8]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1393[9]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1591[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1591[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1591[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1591[5]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1591[6]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1591[7]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1591[8]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1591[8]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1591[9]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1591[9]_i_4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp10_2_0_reg_1398[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tmp10_2_0_reg_1398[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tmp10_2_0_reg_1398[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tmp10_2_0_reg_1398[8]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \xor_ln24_2_reg_1474[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \zext_ln38_1_reg_1509[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \zext_ln38_1_reg_1509[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \zext_ln38_1_reg_1509[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \zext_ln38_1_reg_1509[4]_i_1\ : label is "soft_lutpair118";
begin
  \add_ln38_7_reg_1571_reg[10]_0\ <= \^add_ln38_7_reg_1571_reg[10]_0\;
\add_ln24_reg_1412[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => add_ln24_reg_1412_reg(0),
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \indvar_flatten80_reg_265_reg_n_5_[0]\,
      O => add_ln24_fu_515_p2(0)
    );
\add_ln24_reg_1412[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[1]\,
      I1 => add_ln24_reg_1412_reg(1),
      I2 => \indvar_flatten80_reg_265_reg_n_5_[0]\,
      I3 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I4 => add_ln24_reg_1412_reg(0),
      O => add_ln24_fu_515_p2(1)
    );
\add_ln24_reg_1412[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5C3CCAAAAC3CC"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[2]\,
      I1 => add_ln24_reg_1412_reg(2),
      I2 => add_ln24_fu_515_p2(0),
      I3 => add_ln24_reg_1412_reg(1),
      I4 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I5 => \indvar_flatten80_reg_265_reg_n_5_[1]\,
      O => add_ln24_fu_515_p2(2)
    );
\add_ln24_reg_1412[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8478B74B8"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[3]\,
      I1 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I2 => add_ln24_reg_1412_reg(3),
      I3 => \indvar_flatten80_reg_265_reg_n_5_[2]\,
      I4 => add_ln24_reg_1412_reg(2),
      I5 => \add_ln24_reg_1412[3]_i_2_n_5\,
      O => add_ln24_fu_515_p2(3)
    );
\add_ln24_reg_1412[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F335FFF"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[1]\,
      I1 => add_ln24_reg_1412_reg(1),
      I2 => \indvar_flatten80_reg_265_reg_n_5_[0]\,
      I3 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I4 => add_ln24_reg_1412_reg(0),
      O => \add_ln24_reg_1412[3]_i_2_n_5\
    );
\add_ln24_reg_1412[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A4575"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[4]\,
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln24_reg_1412_reg(4),
      I4 => \add_ln24_reg_1412[4]_i_2_n_5\,
      O => add_ln24_fu_515_p2(4)
    );
\add_ln24_reg_1412[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBBFFFFFFBBFF"
    )
        port map (
      I0 => \add_ln24_reg_1412[3]_i_2_n_5\,
      I1 => add_ln24_reg_1412_reg(2),
      I2 => \indvar_flatten80_reg_265_reg_n_5_[2]\,
      I3 => add_ln24_reg_1412_reg(3),
      I4 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I5 => \indvar_flatten80_reg_265_reg_n_5_[3]\,
      O => \add_ln24_reg_1412[4]_i_2_n_5\
    );
\add_ln24_reg_1412[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A4575"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[5]\,
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln24_reg_1412_reg(5),
      I4 => \add_ln24_reg_1412[5]_i_2_n_5\,
      O => add_ln24_fu_515_p2(5)
    );
\add_ln24_reg_1412[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAFFFFBFFF"
    )
        port map (
      I0 => \add_ln24_reg_1412[4]_i_2_n_5\,
      I1 => add_ln24_reg_1412_reg(4),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I5 => \indvar_flatten80_reg_265_reg_n_5_[4]\,
      O => \add_ln24_reg_1412[5]_i_2_n_5\
    );
\add_ln24_reg_1412[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A4575"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[6]\,
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln24_reg_1412_reg(6),
      I4 => \add_ln24_reg_1412[9]_i_6_n_5\,
      O => add_ln24_fu_515_p2(6)
    );
\add_ln24_reg_1412[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB5B0BA4F45404"
    )
        port map (
      I0 => \add_ln24_reg_1412[9]_i_6_n_5\,
      I1 => add_ln24_reg_1412_reg(6),
      I2 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I3 => \indvar_flatten80_reg_265_reg_n_5_[6]\,
      I4 => \indvar_flatten80_reg_265_reg_n_5_[7]\,
      I5 => add_ln24_reg_1412_reg(7),
      O => add_ln24_fu_515_p2(7)
    );
\add_ln24_reg_1412[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21DE2E2E2E2E2E2"
    )
        port map (
      I0 => add_ln24_reg_1412_reg(8),
      I1 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I2 => \indvar_flatten80_reg_265_reg_n_5_[8]\,
      I3 => \add_ln24_reg_1412[9]_i_6_n_5\,
      I4 => \add_ln24_reg_1412[9]_i_5_n_5\,
      I5 => \add_ln24_reg_1412[9]_i_4_n_5\,
      O => add_ln24_fu_515_p2(8)
    );
\add_ln24_reg_1412[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      O => ce04
    );
\add_ln24_reg_1412[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \add_ln24_reg_1412[9]_i_3_n_5\,
      I1 => \add_ln24_reg_1412[9]_i_4_n_5\,
      I2 => \add_ln24_reg_1412[9]_i_5_n_5\,
      I3 => \add_ln24_reg_1412[9]_i_6_n_5\,
      I4 => \add_ln24_reg_1412[9]_i_7_n_5\,
      O => add_ln24_fu_515_p2(9)
    );
\add_ln24_reg_1412[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[9]\,
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => add_ln24_reg_1412_reg(9),
      O => \add_ln24_reg_1412[9]_i_3_n_5\
    );
\add_ln24_reg_1412[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[7]\,
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => add_ln24_reg_1412_reg(7),
      O => \add_ln24_reg_1412[9]_i_4_n_5\
    );
\add_ln24_reg_1412[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[6]\,
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => add_ln24_reg_1412_reg(6),
      O => \add_ln24_reg_1412[9]_i_5_n_5\
    );
\add_ln24_reg_1412[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAFFFFBFFF"
    )
        port map (
      I0 => \add_ln24_reg_1412[5]_i_2_n_5\,
      I1 => add_ln24_reg_1412_reg(5),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I5 => \indvar_flatten80_reg_265_reg_n_5_[5]\,
      O => \add_ln24_reg_1412[9]_i_6_n_5\
    );
\add_ln24_reg_1412[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[8]\,
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => add_ln24_reg_1412_reg(8),
      O => \add_ln24_reg_1412[9]_i_7_n_5\
    );
\add_ln24_reg_1412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(0),
      Q => add_ln24_reg_1412_reg(0),
      R => '0'
    );
\add_ln24_reg_1412_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(1),
      Q => add_ln24_reg_1412_reg(1),
      R => '0'
    );
\add_ln24_reg_1412_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(2),
      Q => add_ln24_reg_1412_reg(2),
      R => '0'
    );
\add_ln24_reg_1412_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(3),
      Q => add_ln24_reg_1412_reg(3),
      R => '0'
    );
\add_ln24_reg_1412_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(4),
      Q => add_ln24_reg_1412_reg(4),
      R => '0'
    );
\add_ln24_reg_1412_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(5),
      Q => add_ln24_reg_1412_reg(5),
      R => '0'
    );
\add_ln24_reg_1412_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(6),
      Q => add_ln24_reg_1412_reg(6),
      R => '0'
    );
\add_ln24_reg_1412_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(7),
      Q => add_ln24_reg_1412_reg(7),
      R => '0'
    );
\add_ln24_reg_1412_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(8),
      Q => add_ln24_reg_1412_reg(8),
      R => '0'
    );
\add_ln24_reg_1412_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(9),
      Q => add_ln24_reg_1412_reg(9),
      R => '0'
    );
\add_ln32_3_reg_1618[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_288(0),
      O => add_ln32_3_fu_1066_p2(0)
    );
\add_ln32_3_reg_1618[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_288(0),
      I1 => indvar_flatten_reg_288(1),
      O => add_ln32_3_fu_1066_p2(1)
    );
\add_ln32_3_reg_1618[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_288(2),
      I1 => indvar_flatten_reg_288(1),
      I2 => indvar_flatten_reg_288(0),
      O => add_ln32_3_fu_1066_p2(2)
    );
\add_ln32_3_reg_1618[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten_reg_288(3),
      I1 => indvar_flatten_reg_288(0),
      I2 => indvar_flatten_reg_288(1),
      I3 => indvar_flatten_reg_288(2),
      O => add_ln32_3_fu_1066_p2(3)
    );
\add_ln32_3_reg_1618[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_288(4),
      I1 => indvar_flatten_reg_288(2),
      I2 => indvar_flatten_reg_288(1),
      I3 => indvar_flatten_reg_288(0),
      I4 => indvar_flatten_reg_288(3),
      O => add_ln32_3_fu_1066_p2(4)
    );
\add_ln32_3_reg_1618[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_288(5),
      I1 => indvar_flatten_reg_288(3),
      I2 => indvar_flatten_reg_288(0),
      I3 => indvar_flatten_reg_288(1),
      I4 => indvar_flatten_reg_288(2),
      I5 => indvar_flatten_reg_288(4),
      O => add_ln32_3_fu_1066_p2(5)
    );
\add_ln32_3_reg_1618[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_288(6),
      I1 => \add_ln32_3_reg_1618[9]_i_3_n_5\,
      O => add_ln32_3_fu_1066_p2(6)
    );
\add_ln32_3_reg_1618[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_288(7),
      I1 => \add_ln32_3_reg_1618[9]_i_3_n_5\,
      I2 => indvar_flatten_reg_288(6),
      O => add_ln32_3_fu_1066_p2(7)
    );
\add_ln32_3_reg_1618[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten_reg_288(8),
      I1 => indvar_flatten_reg_288(6),
      I2 => \add_ln32_3_reg_1618[9]_i_3_n_5\,
      I3 => indvar_flatten_reg_288(7),
      O => add_ln32_3_fu_1066_p2(8)
    );
\add_ln32_3_reg_1618[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => icmp_ln32_reg_1417,
      O => add_ln32_3_reg_16180
    );
\add_ln32_3_reg_1618[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_288(9),
      I1 => indvar_flatten_reg_288(7),
      I2 => \add_ln32_3_reg_1618[9]_i_3_n_5\,
      I3 => indvar_flatten_reg_288(6),
      I4 => indvar_flatten_reg_288(8),
      O => add_ln32_3_fu_1066_p2(9)
    );
\add_ln32_3_reg_1618[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => indvar_flatten_reg_288(5),
      I1 => indvar_flatten_reg_288(3),
      I2 => indvar_flatten_reg_288(0),
      I3 => indvar_flatten_reg_288(1),
      I4 => indvar_flatten_reg_288(2),
      I5 => indvar_flatten_reg_288(4),
      O => \add_ln32_3_reg_1618[9]_i_3_n_5\
    );
\add_ln32_3_reg_1618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_16180,
      D => add_ln32_3_fu_1066_p2(0),
      Q => add_ln32_3_reg_1618(0),
      R => '0'
    );
\add_ln32_3_reg_1618_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_16180,
      D => add_ln32_3_fu_1066_p2(1),
      Q => add_ln32_3_reg_1618(1),
      R => '0'
    );
\add_ln32_3_reg_1618_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_16180,
      D => add_ln32_3_fu_1066_p2(2),
      Q => add_ln32_3_reg_1618(2),
      R => '0'
    );
\add_ln32_3_reg_1618_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_16180,
      D => add_ln32_3_fu_1066_p2(3),
      Q => add_ln32_3_reg_1618(3),
      R => '0'
    );
\add_ln32_3_reg_1618_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_16180,
      D => add_ln32_3_fu_1066_p2(4),
      Q => add_ln32_3_reg_1618(4),
      R => '0'
    );
\add_ln32_3_reg_1618_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_16180,
      D => add_ln32_3_fu_1066_p2(5),
      Q => add_ln32_3_reg_1618(5),
      R => '0'
    );
\add_ln32_3_reg_1618_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_16180,
      D => add_ln32_3_fu_1066_p2(6),
      Q => add_ln32_3_reg_1618(6),
      R => '0'
    );
\add_ln32_3_reg_1618_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_16180,
      D => add_ln32_3_fu_1066_p2(7),
      Q => add_ln32_3_reg_1618(7),
      R => '0'
    );
\add_ln32_3_reg_1618_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_16180,
      D => add_ln32_3_fu_1066_p2(8),
      Q => add_ln32_3_reg_1618(8),
      R => '0'
    );
\add_ln32_3_reg_1618_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_16180,
      D => add_ln32_3_fu_1066_p2(9),
      Q => add_ln32_3_reg_1618(9),
      R => '0'
    );
\add_ln38_10_reg_1653[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1591(1),
      I1 => add_ln38_3_reg_1551(1),
      O => add_ln38_10_fu_1167_p2(1)
    );
\add_ln38_10_reg_1653[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1591(4),
      I1 => add_ln38_3_reg_1551(4),
      O => \add_ln38_10_reg_1653[4]_i_2_n_5\
    );
\add_ln38_10_reg_1653[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1591(3),
      I1 => add_ln38_3_reg_1551(3),
      O => \add_ln38_10_reg_1653[4]_i_3_n_5\
    );
\add_ln38_10_reg_1653[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1591(2),
      I1 => add_ln38_3_reg_1551(2),
      O => \add_ln38_10_reg_1653[4]_i_4_n_5\
    );
\add_ln38_10_reg_1653[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1591(1),
      I1 => add_ln38_3_reg_1551(1),
      O => \add_ln38_10_reg_1653[4]_i_5_n_5\
    );
\add_ln38_10_reg_1653[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      O => add_ln38_10_reg_16530
    );
\add_ln38_10_reg_1653_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln38_7_reg_1571(0),
      Q => add_ln38_10_reg_1653(0),
      R => '0'
    );
\add_ln38_10_reg_1653_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln38_10_fu_1167_p2(1),
      Q => add_ln38_10_reg_1653(1),
      R => '0'
    );
\add_ln38_10_reg_1653_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln38_10_fu_1167_p2(2),
      Q => add_ln38_10_reg_1653(2),
      R => '0'
    );
\add_ln38_10_reg_1653_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln38_10_fu_1167_p2(3),
      Q => add_ln38_10_reg_1653(3),
      R => '0'
    );
\add_ln38_10_reg_1653_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln38_10_fu_1167_p2(4),
      Q => add_ln38_10_reg_1653(4),
      R => '0'
    );
\add_ln38_10_reg_1653_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln38_10_reg_1653_reg[4]_i_1_n_5\,
      CO(2) => \add_ln38_10_reg_1653_reg[4]_i_1_n_6\,
      CO(1) => \add_ln38_10_reg_1653_reg[4]_i_1_n_7\,
      CO(0) => \add_ln38_10_reg_1653_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_2_0_mid2_reg_1591(4 downto 1),
      O(3 downto 1) => add_ln38_10_fu_1167_p2(4 downto 2),
      O(0) => \NLW_add_ln38_10_reg_1653_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln38_10_reg_1653[4]_i_2_n_5\,
      S(2) => \add_ln38_10_reg_1653[4]_i_3_n_5\,
      S(1) => \add_ln38_10_reg_1653[4]_i_4_n_5\,
      S(0) => \add_ln38_10_reg_1653[4]_i_5_n_5\
    );
\add_ln38_10_reg_1653_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln38_10_fu_1167_p2(5),
      Q => add_ln38_10_reg_1653(5),
      R => '0'
    );
\add_ln38_10_reg_1653_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln38_10_fu_1167_p2(6),
      Q => add_ln38_10_reg_1653(6),
      R => '0'
    );
\add_ln38_10_reg_1653_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln38_10_fu_1167_p2(7),
      Q => add_ln38_10_reg_1653(7),
      R => '0'
    );
\add_ln38_10_reg_1653_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln38_10_fu_1167_p2(8),
      Q => add_ln38_10_reg_1653(8),
      R => '0'
    );
\add_ln38_10_reg_1653_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln38_10_reg_1653_reg[4]_i_1_n_5\,
      CO(3) => \add_ln38_10_reg_1653_reg[8]_i_1_n_5\,
      CO(2) => \add_ln38_10_reg_1653_reg[8]_i_1_n_6\,
      CO(1) => \add_ln38_10_reg_1653_reg[8]_i_1_n_7\,
      CO(0) => \add_ln38_10_reg_1653_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln38_10_fu_1167_p2(8 downto 5),
      S(3 downto 0) => tmp10_2_0_mid2_reg_1591(8 downto 5)
    );
\add_ln38_10_reg_1653_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln38_10_fu_1167_p2(9),
      Q => add_ln38_10_reg_1653(9),
      R => '0'
    );
\add_ln38_10_reg_1653_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln38_10_reg_1653_reg[8]_i_1_n_5\,
      CO(3 downto 0) => \NLW_add_ln38_10_reg_1653_reg[9]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln38_10_reg_1653_reg[9]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln38_10_fu_1167_p2(9),
      S(3 downto 1) => B"000",
      S(0) => tmp10_2_0_mid2_reg_1591(9)
    );
\add_ln38_3_reg_1551[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(1),
      O => zext_ln38_14_fu_911_p1(1)
    );
\add_ln38_3_reg_1551[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(1),
      I1 => zext_ln38_1_reg_1509(2),
      O => zext_ln38_14_fu_911_p1(2)
    );
\add_ln38_3_reg_1551[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(3),
      I1 => zext_ln38_1_reg_1509(2),
      I2 => zext_ln38_1_reg_1509(1),
      O => zext_ln38_14_fu_911_p1(3)
    );
\add_ln38_3_reg_1551[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      O => add_ln38_3_reg_15510
    );
\add_ln38_3_reg_1551[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(4),
      I1 => zext_ln38_1_reg_1509(1),
      I2 => zext_ln38_1_reg_1509(2),
      I3 => zext_ln38_1_reg_1509(3),
      O => zext_ln38_14_fu_911_p1(4)
    );
\add_ln38_3_reg_1551_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => zext_ln38_14_fu_911_p1(1),
      Q => add_ln38_3_reg_1551(1),
      R => '0'
    );
\add_ln38_3_reg_1551_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => zext_ln38_14_fu_911_p1(2),
      Q => add_ln38_3_reg_1551(2),
      R => '0'
    );
\add_ln38_3_reg_1551_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => zext_ln38_14_fu_911_p1(3),
      Q => add_ln38_3_reg_1551(3),
      R => '0'
    );
\add_ln38_3_reg_1551_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => zext_ln38_14_fu_911_p1(4),
      Q => add_ln38_3_reg_1551(4),
      R => '0'
    );
\add_ln38_6_reg_1566[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1502_reg(0),
      I1 => zext_ln38_12_reg_1526_reg(1),
      O => add_ln38_6_fu_942_p2(1)
    );
\add_ln38_6_reg_1566[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1502_reg(3),
      I1 => zext_ln38_12_reg_1526_reg(4),
      O => \add_ln38_6_reg_1566[4]_i_2_n_5\
    );
\add_ln38_6_reg_1566[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1502_reg(2),
      I1 => zext_ln38_12_reg_1526_reg(3),
      O => \add_ln38_6_reg_1566[4]_i_3_n_5\
    );
\add_ln38_6_reg_1566[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1502_reg(1),
      I1 => zext_ln38_12_reg_1526_reg(2),
      O => \add_ln38_6_reg_1566[4]_i_4_n_5\
    );
\add_ln38_6_reg_1566[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1502_reg(0),
      I1 => zext_ln38_12_reg_1526_reg(1),
      O => \add_ln38_6_reg_1566[4]_i_5_n_5\
    );
\add_ln38_6_reg_1566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => zext_ln38_12_reg_1526_reg(0),
      Q => add_ln38_6_reg_1566(0),
      R => '0'
    );
\add_ln38_6_reg_1566_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_6_fu_942_p2(10),
      Q => add_ln38_6_reg_1566(10),
      R => '0'
    );
\add_ln38_6_reg_1566_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln38_6_reg_1566_reg[8]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln38_6_reg_1566_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => add_ln38_6_fu_942_p2(10),
      CO(0) => \NLW_add_ln38_6_reg_1566_reg[10]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp10_1_0_mid2_reg_1502_reg(8),
      O(3 downto 1) => \NLW_add_ln38_6_reg_1566_reg[10]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln38_6_fu_942_p2(9),
      S(3 downto 1) => B"001",
      S(0) => tmp10_1_0_mid2_reg_1502_reg(8)
    );
\add_ln38_6_reg_1566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_6_fu_942_p2(1),
      Q => add_ln38_6_reg_1566(1),
      R => '0'
    );
\add_ln38_6_reg_1566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_6_fu_942_p2(2),
      Q => add_ln38_6_reg_1566(2),
      R => '0'
    );
\add_ln38_6_reg_1566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_6_fu_942_p2(3),
      Q => add_ln38_6_reg_1566(3),
      R => '0'
    );
\add_ln38_6_reg_1566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_6_fu_942_p2(4),
      Q => add_ln38_6_reg_1566(4),
      R => '0'
    );
\add_ln38_6_reg_1566_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln38_6_reg_1566_reg[4]_i_1_n_5\,
      CO(2) => \add_ln38_6_reg_1566_reg[4]_i_1_n_6\,
      CO(1) => \add_ln38_6_reg_1566_reg[4]_i_1_n_7\,
      CO(0) => \add_ln38_6_reg_1566_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_1_0_mid2_reg_1502_reg(3 downto 0),
      O(3 downto 1) => add_ln38_6_fu_942_p2(4 downto 2),
      O(0) => \NLW_add_ln38_6_reg_1566_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln38_6_reg_1566[4]_i_2_n_5\,
      S(2) => \add_ln38_6_reg_1566[4]_i_3_n_5\,
      S(1) => \add_ln38_6_reg_1566[4]_i_4_n_5\,
      S(0) => \add_ln38_6_reg_1566[4]_i_5_n_5\
    );
\add_ln38_6_reg_1566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_6_fu_942_p2(5),
      Q => add_ln38_6_reg_1566(5),
      R => '0'
    );
\add_ln38_6_reg_1566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_6_fu_942_p2(6),
      Q => add_ln38_6_reg_1566(6),
      R => '0'
    );
\add_ln38_6_reg_1566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_6_fu_942_p2(7),
      Q => add_ln38_6_reg_1566(7),
      R => '0'
    );
\add_ln38_6_reg_1566_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_6_fu_942_p2(8),
      Q => add_ln38_6_reg_1566(8),
      R => '0'
    );
\add_ln38_6_reg_1566_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln38_6_reg_1566_reg[4]_i_1_n_5\,
      CO(3) => \add_ln38_6_reg_1566_reg[8]_i_1_n_5\,
      CO(2) => \add_ln38_6_reg_1566_reg[8]_i_1_n_6\,
      CO(1) => \add_ln38_6_reg_1566_reg[8]_i_1_n_7\,
      CO(0) => \add_ln38_6_reg_1566_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_1_0_mid2_reg_1502_reg(7 downto 4),
      O(3 downto 0) => add_ln38_6_fu_942_p2(8 downto 5),
      S(3 downto 0) => tmp10_1_0_mid2_reg_1502_reg(7 downto 4)
    );
\add_ln38_6_reg_1566_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_6_fu_942_p2(9),
      Q => add_ln38_6_reg_1566(9),
      R => '0'
    );
\add_ln38_7_reg_1571[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1502_reg(0),
      I1 => zext_ln38_1_reg_1509(1),
      O => \add_ln38_7_reg_1571[1]_i_1_n_5\
    );
\add_ln38_7_reg_1571[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1502_reg(3),
      I1 => zext_ln38_1_reg_1509(3),
      I2 => zext_ln38_1_reg_1509(2),
      I3 => zext_ln38_1_reg_1509(1),
      I4 => zext_ln38_1_reg_1509(4),
      O => \add_ln38_7_reg_1571[4]_i_2_n_5\
    );
\add_ln38_7_reg_1571[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1502_reg(2),
      I1 => zext_ln38_1_reg_1509(1),
      I2 => zext_ln38_1_reg_1509(2),
      I3 => zext_ln38_1_reg_1509(3),
      O => \add_ln38_7_reg_1571[4]_i_3_n_5\
    );
\add_ln38_7_reg_1571[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1502_reg(1),
      I1 => zext_ln38_1_reg_1509(2),
      I2 => zext_ln38_1_reg_1509(1),
      O => \add_ln38_7_reg_1571[4]_i_4_n_5\
    );
\add_ln38_7_reg_1571[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1502_reg(0),
      I1 => zext_ln38_1_reg_1509(1),
      O => \add_ln38_7_reg_1571[4]_i_5_n_5\
    );
\add_ln38_7_reg_1571_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => zext_ln38_1_reg_1509(0),
      Q => add_ln38_7_reg_1571(0),
      R => '0'
    );
\add_ln38_7_reg_1571_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_7_fu_946_p2(10),
      Q => add_ln38_7_reg_1571(10),
      R => '0'
    );
\add_ln38_7_reg_1571_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln38_7_reg_1571_reg[8]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln38_7_reg_1571_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => add_ln38_7_fu_946_p2(10),
      CO(0) => \NLW_add_ln38_7_reg_1571_reg[10]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln38_7_reg_1571_reg[10]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln38_7_fu_946_p2(9),
      S(3 downto 1) => B"001",
      S(0) => tmp10_1_0_mid2_reg_1502_reg(8)
    );
\add_ln38_7_reg_1571_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => \add_ln38_7_reg_1571[1]_i_1_n_5\,
      Q => add_ln38_7_reg_1571(1),
      R => '0'
    );
\add_ln38_7_reg_1571_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_7_fu_946_p2(2),
      Q => add_ln38_7_reg_1571(2),
      R => '0'
    );
\add_ln38_7_reg_1571_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_7_fu_946_p2(3),
      Q => add_ln38_7_reg_1571(3),
      R => '0'
    );
\add_ln38_7_reg_1571_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_7_fu_946_p2(4),
      Q => add_ln38_7_reg_1571(4),
      R => '0'
    );
\add_ln38_7_reg_1571_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln38_7_reg_1571_reg[4]_i_1_n_5\,
      CO(2) => \add_ln38_7_reg_1571_reg[4]_i_1_n_6\,
      CO(1) => \add_ln38_7_reg_1571_reg[4]_i_1_n_7\,
      CO(0) => \add_ln38_7_reg_1571_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_1_0_mid2_reg_1502_reg(3 downto 0),
      O(3 downto 1) => add_ln38_7_fu_946_p2(4 downto 2),
      O(0) => \NLW_add_ln38_7_reg_1571_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln38_7_reg_1571[4]_i_2_n_5\,
      S(2) => \add_ln38_7_reg_1571[4]_i_3_n_5\,
      S(1) => \add_ln38_7_reg_1571[4]_i_4_n_5\,
      S(0) => \add_ln38_7_reg_1571[4]_i_5_n_5\
    );
\add_ln38_7_reg_1571_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_7_fu_946_p2(5),
      Q => add_ln38_7_reg_1571(5),
      R => '0'
    );
\add_ln38_7_reg_1571_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_7_fu_946_p2(6),
      Q => add_ln38_7_reg_1571(6),
      R => '0'
    );
\add_ln38_7_reg_1571_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_7_fu_946_p2(7),
      Q => add_ln38_7_reg_1571(7),
      R => '0'
    );
\add_ln38_7_reg_1571_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_7_fu_946_p2(8),
      Q => add_ln38_7_reg_1571(8),
      R => '0'
    );
\add_ln38_7_reg_1571_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln38_7_reg_1571_reg[4]_i_1_n_5\,
      CO(3) => \add_ln38_7_reg_1571_reg[8]_i_1_n_5\,
      CO(2) => \add_ln38_7_reg_1571_reg[8]_i_1_n_6\,
      CO(1) => \add_ln38_7_reg_1571_reg[8]_i_1_n_7\,
      CO(0) => \add_ln38_7_reg_1571_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln38_7_fu_946_p2(8 downto 5),
      S(3 downto 0) => tmp10_1_0_mid2_reg_1502_reg(7 downto 4)
    );
\add_ln38_7_reg_1571_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln38_7_fu_946_p2(9),
      Q => add_ln38_7_reg_1571(9),
      R => '0'
    );
\add_ln46_1_reg_1658[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(11),
      I1 => trunc_ln46_1_reg_1603(11),
      O => \add_ln46_1_reg_1658[11]_i_2_n_5\
    );
\add_ln46_1_reg_1658[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(10),
      I1 => trunc_ln46_1_reg_1603(10),
      O => \add_ln46_1_reg_1658[11]_i_3_n_5\
    );
\add_ln46_1_reg_1658[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(9),
      I1 => trunc_ln46_1_reg_1603(9),
      O => \add_ln46_1_reg_1658[11]_i_4_n_5\
    );
\add_ln46_1_reg_1658[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(8),
      I1 => trunc_ln46_1_reg_1603(8),
      O => \add_ln46_1_reg_1658[11]_i_5_n_5\
    );
\add_ln46_1_reg_1658[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(15),
      I1 => trunc_ln46_1_reg_1603(15),
      O => \add_ln46_1_reg_1658[15]_i_2_n_5\
    );
\add_ln46_1_reg_1658[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(14),
      I1 => trunc_ln46_1_reg_1603(14),
      O => \add_ln46_1_reg_1658[15]_i_3_n_5\
    );
\add_ln46_1_reg_1658[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(13),
      I1 => trunc_ln46_1_reg_1603(13),
      O => \add_ln46_1_reg_1658[15]_i_4_n_5\
    );
\add_ln46_1_reg_1658[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(12),
      I1 => trunc_ln46_1_reg_1603(12),
      O => \add_ln46_1_reg_1658[15]_i_5_n_5\
    );
\add_ln46_1_reg_1658[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(3),
      I1 => trunc_ln46_1_reg_1603(3),
      O => \add_ln46_1_reg_1658[3]_i_2_n_5\
    );
\add_ln46_1_reg_1658[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(2),
      I1 => trunc_ln46_1_reg_1603(2),
      O => \add_ln46_1_reg_1658[3]_i_3_n_5\
    );
\add_ln46_1_reg_1658[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(1),
      I1 => trunc_ln46_1_reg_1603(1),
      O => \add_ln46_1_reg_1658[3]_i_4_n_5\
    );
\add_ln46_1_reg_1658[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(0),
      I1 => trunc_ln46_1_reg_1603(0),
      O => \add_ln46_1_reg_1658[3]_i_5_n_5\
    );
\add_ln46_1_reg_1658[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(7),
      I1 => trunc_ln46_1_reg_1603(7),
      O => \add_ln46_1_reg_1658[7]_i_2_n_5\
    );
\add_ln46_1_reg_1658[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(6),
      I1 => trunc_ln46_1_reg_1603(6),
      O => \add_ln46_1_reg_1658[7]_i_3_n_5\
    );
\add_ln46_1_reg_1658[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(5),
      I1 => trunc_ln46_1_reg_1603(5),
      O => \add_ln46_1_reg_1658[7]_i_4_n_5\
    );
\add_ln46_1_reg_1658[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1598(4),
      I1 => trunc_ln46_1_reg_1603(4),
      O => \add_ln46_1_reg_1658[7]_i_5_n_5\
    );
\add_ln46_1_reg_1658_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(0),
      Q => add_ln46_1_reg_1658(0),
      R => '0'
    );
\add_ln46_1_reg_1658_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(10),
      Q => add_ln46_1_reg_1658(10),
      R => '0'
    );
\add_ln46_1_reg_1658_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(11),
      Q => add_ln46_1_reg_1658(11),
      R => '0'
    );
\add_ln46_1_reg_1658_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_1_reg_1658_reg[7]_i_1_n_5\,
      CO(3) => \add_ln46_1_reg_1658_reg[11]_i_1_n_5\,
      CO(2) => \add_ln46_1_reg_1658_reg[11]_i_1_n_6\,
      CO(1) => \add_ln46_1_reg_1658_reg[11]_i_1_n_7\,
      CO(0) => \add_ln46_1_reg_1658_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln_reg_1598(11 downto 8),
      O(3 downto 0) => add_ln46_1_fu_1172_p2(11 downto 8),
      S(3) => \add_ln46_1_reg_1658[11]_i_2_n_5\,
      S(2) => \add_ln46_1_reg_1658[11]_i_3_n_5\,
      S(1) => \add_ln46_1_reg_1658[11]_i_4_n_5\,
      S(0) => \add_ln46_1_reg_1658[11]_i_5_n_5\
    );
\add_ln46_1_reg_1658_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(12),
      Q => add_ln46_1_reg_1658(12),
      R => '0'
    );
\add_ln46_1_reg_1658_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(13),
      Q => add_ln46_1_reg_1658(13),
      R => '0'
    );
\add_ln46_1_reg_1658_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(14),
      Q => add_ln46_1_reg_1658(14),
      R => '0'
    );
\add_ln46_1_reg_1658_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(15),
      Q => add_ln46_1_reg_1658(15),
      R => '0'
    );
\add_ln46_1_reg_1658_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_1_reg_1658_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln46_1_reg_1658_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln46_1_reg_1658_reg[15]_i_1_n_6\,
      CO(1) => \add_ln46_1_reg_1658_reg[15]_i_1_n_7\,
      CO(0) => \add_ln46_1_reg_1658_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln_reg_1598(14 downto 12),
      O(3 downto 0) => add_ln46_1_fu_1172_p2(15 downto 12),
      S(3) => \add_ln46_1_reg_1658[15]_i_2_n_5\,
      S(2) => \add_ln46_1_reg_1658[15]_i_3_n_5\,
      S(1) => \add_ln46_1_reg_1658[15]_i_4_n_5\,
      S(0) => \add_ln46_1_reg_1658[15]_i_5_n_5\
    );
\add_ln46_1_reg_1658_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(1),
      Q => add_ln46_1_reg_1658(1),
      R => '0'
    );
\add_ln46_1_reg_1658_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(2),
      Q => add_ln46_1_reg_1658(2),
      R => '0'
    );
\add_ln46_1_reg_1658_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(3),
      Q => add_ln46_1_reg_1658(3),
      R => '0'
    );
\add_ln46_1_reg_1658_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_1_reg_1658_reg[3]_i_1_n_5\,
      CO(2) => \add_ln46_1_reg_1658_reg[3]_i_1_n_6\,
      CO(1) => \add_ln46_1_reg_1658_reg[3]_i_1_n_7\,
      CO(0) => \add_ln46_1_reg_1658_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln_reg_1598(3 downto 0),
      O(3 downto 0) => add_ln46_1_fu_1172_p2(3 downto 0),
      S(3) => \add_ln46_1_reg_1658[3]_i_2_n_5\,
      S(2) => \add_ln46_1_reg_1658[3]_i_3_n_5\,
      S(1) => \add_ln46_1_reg_1658[3]_i_4_n_5\,
      S(0) => \add_ln46_1_reg_1658[3]_i_5_n_5\
    );
\add_ln46_1_reg_1658_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(4),
      Q => add_ln46_1_reg_1658(4),
      R => '0'
    );
\add_ln46_1_reg_1658_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(5),
      Q => add_ln46_1_reg_1658(5),
      R => '0'
    );
\add_ln46_1_reg_1658_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(6),
      Q => add_ln46_1_reg_1658(6),
      R => '0'
    );
\add_ln46_1_reg_1658_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(7),
      Q => add_ln46_1_reg_1658(7),
      R => '0'
    );
\add_ln46_1_reg_1658_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_1_reg_1658_reg[3]_i_1_n_5\,
      CO(3) => \add_ln46_1_reg_1658_reg[7]_i_1_n_5\,
      CO(2) => \add_ln46_1_reg_1658_reg[7]_i_1_n_6\,
      CO(1) => \add_ln46_1_reg_1658_reg[7]_i_1_n_7\,
      CO(0) => \add_ln46_1_reg_1658_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln_reg_1598(7 downto 4),
      O(3 downto 0) => add_ln46_1_fu_1172_p2(7 downto 4),
      S(3) => \add_ln46_1_reg_1658[7]_i_2_n_5\,
      S(2) => \add_ln46_1_reg_1658[7]_i_3_n_5\,
      S(1) => \add_ln46_1_reg_1658[7]_i_4_n_5\,
      S(0) => \add_ln46_1_reg_1658[7]_i_5_n_5\
    );
\add_ln46_1_reg_1658_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(8),
      Q => add_ln46_1_reg_1658(8),
      R => '0'
    );
\add_ln46_1_reg_1658_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => add_ln46_1_fu_1172_p2(9),
      Q => add_ln46_1_reg_1658(9),
      R => '0'
    );
\add_ln46_3_reg_1688[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(10),
      I1 => trunc_ln46_3_reg_1638(10),
      I2 => add_ln46_1_reg_1658(10),
      O => \add_ln46_3_reg_1688[11]_i_2_n_5\
    );
\add_ln46_3_reg_1688[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(9),
      I1 => trunc_ln46_3_reg_1638(9),
      I2 => add_ln46_1_reg_1658(9),
      O => \add_ln46_3_reg_1688[11]_i_3_n_5\
    );
\add_ln46_3_reg_1688[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(8),
      I1 => trunc_ln46_3_reg_1638(8),
      I2 => add_ln46_1_reg_1658(8),
      O => \add_ln46_3_reg_1688[11]_i_4_n_5\
    );
\add_ln46_3_reg_1688[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(7),
      I1 => trunc_ln46_3_reg_1638(7),
      I2 => add_ln46_1_reg_1658(7),
      O => \add_ln46_3_reg_1688[11]_i_5_n_5\
    );
\add_ln46_3_reg_1688[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(11),
      I1 => trunc_ln46_3_reg_1638(11),
      I2 => add_ln46_1_reg_1658(11),
      I3 => \add_ln46_3_reg_1688[11]_i_2_n_5\,
      O => \add_ln46_3_reg_1688[11]_i_6_n_5\
    );
\add_ln46_3_reg_1688[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(10),
      I1 => trunc_ln46_3_reg_1638(10),
      I2 => add_ln46_1_reg_1658(10),
      I3 => \add_ln46_3_reg_1688[11]_i_3_n_5\,
      O => \add_ln46_3_reg_1688[11]_i_7_n_5\
    );
\add_ln46_3_reg_1688[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(9),
      I1 => trunc_ln46_3_reg_1638(9),
      I2 => add_ln46_1_reg_1658(9),
      I3 => \add_ln46_3_reg_1688[11]_i_4_n_5\,
      O => \add_ln46_3_reg_1688[11]_i_8_n_5\
    );
\add_ln46_3_reg_1688[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(8),
      I1 => trunc_ln46_3_reg_1638(8),
      I2 => add_ln46_1_reg_1658(8),
      I3 => \add_ln46_3_reg_1688[11]_i_5_n_5\,
      O => \add_ln46_3_reg_1688[11]_i_9_n_5\
    );
\add_ln46_3_reg_1688[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(13),
      I1 => trunc_ln46_3_reg_1638(13),
      I2 => add_ln46_1_reg_1658(13),
      O => \add_ln46_3_reg_1688[15]_i_2_n_5\
    );
\add_ln46_3_reg_1688[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(12),
      I1 => trunc_ln46_3_reg_1638(12),
      I2 => add_ln46_1_reg_1658(12),
      O => \add_ln46_3_reg_1688[15]_i_3_n_5\
    );
\add_ln46_3_reg_1688[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(11),
      I1 => trunc_ln46_3_reg_1638(11),
      I2 => add_ln46_1_reg_1658(11),
      O => \add_ln46_3_reg_1688[15]_i_4_n_5\
    );
\add_ln46_3_reg_1688[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln46_1_reg_1658(14),
      I1 => trunc_ln46_3_reg_1638(14),
      I2 => trunc_ln46_2_reg_1633(14),
      I3 => trunc_ln46_3_reg_1638(15),
      I4 => trunc_ln46_2_reg_1633(15),
      I5 => add_ln46_1_reg_1658(15),
      O => \add_ln46_3_reg_1688[15]_i_5_n_5\
    );
\add_ln46_3_reg_1688[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_3_reg_1688[15]_i_2_n_5\,
      I1 => trunc_ln46_3_reg_1638(14),
      I2 => trunc_ln46_2_reg_1633(14),
      I3 => add_ln46_1_reg_1658(14),
      O => \add_ln46_3_reg_1688[15]_i_6_n_5\
    );
\add_ln46_3_reg_1688[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(13),
      I1 => trunc_ln46_3_reg_1638(13),
      I2 => add_ln46_1_reg_1658(13),
      I3 => \add_ln46_3_reg_1688[15]_i_3_n_5\,
      O => \add_ln46_3_reg_1688[15]_i_7_n_5\
    );
\add_ln46_3_reg_1688[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(12),
      I1 => trunc_ln46_3_reg_1638(12),
      I2 => add_ln46_1_reg_1658(12),
      I3 => \add_ln46_3_reg_1688[15]_i_4_n_5\,
      O => \add_ln46_3_reg_1688[15]_i_8_n_5\
    );
\add_ln46_3_reg_1688[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(2),
      I1 => trunc_ln46_3_reg_1638(2),
      I2 => add_ln46_1_reg_1658(2),
      O => \add_ln46_3_reg_1688[3]_i_2_n_5\
    );
\add_ln46_3_reg_1688[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(1),
      I1 => trunc_ln46_3_reg_1638(1),
      I2 => add_ln46_1_reg_1658(1),
      O => \add_ln46_3_reg_1688[3]_i_3_n_5\
    );
\add_ln46_3_reg_1688[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(0),
      I1 => trunc_ln46_3_reg_1638(0),
      I2 => add_ln46_1_reg_1658(0),
      O => \add_ln46_3_reg_1688[3]_i_4_n_5\
    );
\add_ln46_3_reg_1688[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(3),
      I1 => trunc_ln46_3_reg_1638(3),
      I2 => add_ln46_1_reg_1658(3),
      I3 => \add_ln46_3_reg_1688[3]_i_2_n_5\,
      O => \add_ln46_3_reg_1688[3]_i_5_n_5\
    );
\add_ln46_3_reg_1688[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(2),
      I1 => trunc_ln46_3_reg_1638(2),
      I2 => add_ln46_1_reg_1658(2),
      I3 => \add_ln46_3_reg_1688[3]_i_3_n_5\,
      O => \add_ln46_3_reg_1688[3]_i_6_n_5\
    );
\add_ln46_3_reg_1688[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(1),
      I1 => trunc_ln46_3_reg_1638(1),
      I2 => add_ln46_1_reg_1658(1),
      I3 => \add_ln46_3_reg_1688[3]_i_4_n_5\,
      O => \add_ln46_3_reg_1688[3]_i_7_n_5\
    );
\add_ln46_3_reg_1688[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(0),
      I1 => trunc_ln46_3_reg_1638(0),
      I2 => add_ln46_1_reg_1658(0),
      O => \add_ln46_3_reg_1688[3]_i_8_n_5\
    );
\add_ln46_3_reg_1688[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(6),
      I1 => trunc_ln46_3_reg_1638(6),
      I2 => add_ln46_1_reg_1658(6),
      O => \add_ln46_3_reg_1688[7]_i_2_n_5\
    );
\add_ln46_3_reg_1688[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(5),
      I1 => trunc_ln46_3_reg_1638(5),
      I2 => add_ln46_1_reg_1658(5),
      O => \add_ln46_3_reg_1688[7]_i_3_n_5\
    );
\add_ln46_3_reg_1688[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(4),
      I1 => trunc_ln46_3_reg_1638(4),
      I2 => add_ln46_1_reg_1658(4),
      O => \add_ln46_3_reg_1688[7]_i_4_n_5\
    );
\add_ln46_3_reg_1688[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(3),
      I1 => trunc_ln46_3_reg_1638(3),
      I2 => add_ln46_1_reg_1658(3),
      O => \add_ln46_3_reg_1688[7]_i_5_n_5\
    );
\add_ln46_3_reg_1688[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(7),
      I1 => trunc_ln46_3_reg_1638(7),
      I2 => add_ln46_1_reg_1658(7),
      I3 => \add_ln46_3_reg_1688[7]_i_2_n_5\,
      O => \add_ln46_3_reg_1688[7]_i_6_n_5\
    );
\add_ln46_3_reg_1688[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(6),
      I1 => trunc_ln46_3_reg_1638(6),
      I2 => add_ln46_1_reg_1658(6),
      I3 => \add_ln46_3_reg_1688[7]_i_3_n_5\,
      O => \add_ln46_3_reg_1688[7]_i_7_n_5\
    );
\add_ln46_3_reg_1688[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(5),
      I1 => trunc_ln46_3_reg_1638(5),
      I2 => add_ln46_1_reg_1658(5),
      I3 => \add_ln46_3_reg_1688[7]_i_4_n_5\,
      O => \add_ln46_3_reg_1688[7]_i_8_n_5\
    );
\add_ln46_3_reg_1688[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_2_reg_1633(4),
      I1 => trunc_ln46_3_reg_1638(4),
      I2 => add_ln46_1_reg_1658(4),
      I3 => \add_ln46_3_reg_1688[7]_i_5_n_5\,
      O => \add_ln46_3_reg_1688[7]_i_9_n_5\
    );
\add_ln46_3_reg_1688_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(0),
      Q => add_ln46_3_reg_1688(0),
      R => '0'
    );
\add_ln46_3_reg_1688_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(10),
      Q => add_ln46_3_reg_1688(10),
      R => '0'
    );
\add_ln46_3_reg_1688_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(11),
      Q => add_ln46_3_reg_1688(11),
      R => '0'
    );
\add_ln46_3_reg_1688_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_3_reg_1688_reg[7]_i_1_n_5\,
      CO(3) => \add_ln46_3_reg_1688_reg[11]_i_1_n_5\,
      CO(2) => \add_ln46_3_reg_1688_reg[11]_i_1_n_6\,
      CO(1) => \add_ln46_3_reg_1688_reg[11]_i_1_n_7\,
      CO(0) => \add_ln46_3_reg_1688_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_3_reg_1688[11]_i_2_n_5\,
      DI(2) => \add_ln46_3_reg_1688[11]_i_3_n_5\,
      DI(1) => \add_ln46_3_reg_1688[11]_i_4_n_5\,
      DI(0) => \add_ln46_3_reg_1688[11]_i_5_n_5\,
      O(3 downto 0) => add_ln46_3_fu_1224_p2(11 downto 8),
      S(3) => \add_ln46_3_reg_1688[11]_i_6_n_5\,
      S(2) => \add_ln46_3_reg_1688[11]_i_7_n_5\,
      S(1) => \add_ln46_3_reg_1688[11]_i_8_n_5\,
      S(0) => \add_ln46_3_reg_1688[11]_i_9_n_5\
    );
\add_ln46_3_reg_1688_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(12),
      Q => add_ln46_3_reg_1688(12),
      R => '0'
    );
\add_ln46_3_reg_1688_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(13),
      Q => add_ln46_3_reg_1688(13),
      R => '0'
    );
\add_ln46_3_reg_1688_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(14),
      Q => add_ln46_3_reg_1688(14),
      R => '0'
    );
\add_ln46_3_reg_1688_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(15),
      Q => add_ln46_3_reg_1688(15),
      R => '0'
    );
\add_ln46_3_reg_1688_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_3_reg_1688_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln46_3_reg_1688_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln46_3_reg_1688_reg[15]_i_1_n_6\,
      CO(1) => \add_ln46_3_reg_1688_reg[15]_i_1_n_7\,
      CO(0) => \add_ln46_3_reg_1688_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln46_3_reg_1688[15]_i_2_n_5\,
      DI(1) => \add_ln46_3_reg_1688[15]_i_3_n_5\,
      DI(0) => \add_ln46_3_reg_1688[15]_i_4_n_5\,
      O(3 downto 0) => add_ln46_3_fu_1224_p2(15 downto 12),
      S(3) => \add_ln46_3_reg_1688[15]_i_5_n_5\,
      S(2) => \add_ln46_3_reg_1688[15]_i_6_n_5\,
      S(1) => \add_ln46_3_reg_1688[15]_i_7_n_5\,
      S(0) => \add_ln46_3_reg_1688[15]_i_8_n_5\
    );
\add_ln46_3_reg_1688_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(1),
      Q => add_ln46_3_reg_1688(1),
      R => '0'
    );
\add_ln46_3_reg_1688_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(2),
      Q => add_ln46_3_reg_1688(2),
      R => '0'
    );
\add_ln46_3_reg_1688_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(3),
      Q => add_ln46_3_reg_1688(3),
      R => '0'
    );
\add_ln46_3_reg_1688_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_3_reg_1688_reg[3]_i_1_n_5\,
      CO(2) => \add_ln46_3_reg_1688_reg[3]_i_1_n_6\,
      CO(1) => \add_ln46_3_reg_1688_reg[3]_i_1_n_7\,
      CO(0) => \add_ln46_3_reg_1688_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_3_reg_1688[3]_i_2_n_5\,
      DI(2) => \add_ln46_3_reg_1688[3]_i_3_n_5\,
      DI(1) => \add_ln46_3_reg_1688[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln46_3_fu_1224_p2(3 downto 0),
      S(3) => \add_ln46_3_reg_1688[3]_i_5_n_5\,
      S(2) => \add_ln46_3_reg_1688[3]_i_6_n_5\,
      S(1) => \add_ln46_3_reg_1688[3]_i_7_n_5\,
      S(0) => \add_ln46_3_reg_1688[3]_i_8_n_5\
    );
\add_ln46_3_reg_1688_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(4),
      Q => add_ln46_3_reg_1688(4),
      R => '0'
    );
\add_ln46_3_reg_1688_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(5),
      Q => add_ln46_3_reg_1688(5),
      R => '0'
    );
\add_ln46_3_reg_1688_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(6),
      Q => add_ln46_3_reg_1688(6),
      R => '0'
    );
\add_ln46_3_reg_1688_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(7),
      Q => add_ln46_3_reg_1688(7),
      R => '0'
    );
\add_ln46_3_reg_1688_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_3_reg_1688_reg[3]_i_1_n_5\,
      CO(3) => \add_ln46_3_reg_1688_reg[7]_i_1_n_5\,
      CO(2) => \add_ln46_3_reg_1688_reg[7]_i_1_n_6\,
      CO(1) => \add_ln46_3_reg_1688_reg[7]_i_1_n_7\,
      CO(0) => \add_ln46_3_reg_1688_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_3_reg_1688[7]_i_2_n_5\,
      DI(2) => \add_ln46_3_reg_1688[7]_i_3_n_5\,
      DI(1) => \add_ln46_3_reg_1688[7]_i_4_n_5\,
      DI(0) => \add_ln46_3_reg_1688[7]_i_5_n_5\,
      O(3 downto 0) => add_ln46_3_fu_1224_p2(7 downto 4),
      S(3) => \add_ln46_3_reg_1688[7]_i_6_n_5\,
      S(2) => \add_ln46_3_reg_1688[7]_i_7_n_5\,
      S(1) => \add_ln46_3_reg_1688[7]_i_8_n_5\,
      S(0) => \add_ln46_3_reg_1688[7]_i_9_n_5\
    );
\add_ln46_3_reg_1688_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(8),
      Q => add_ln46_3_reg_1688(8),
      R => '0'
    );
\add_ln46_3_reg_1688_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => add_ln46_3_fu_1224_p2(9),
      Q => add_ln46_3_reg_1688(9),
      R => '0'
    );
\add_ln46_4_reg_1703[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(11),
      I1 => trunc_ln46_4_reg_1673(11),
      O => \add_ln46_4_reg_1703[11]_i_2_n_5\
    );
\add_ln46_4_reg_1703[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(10),
      I1 => trunc_ln46_4_reg_1673(10),
      O => \add_ln46_4_reg_1703[11]_i_3_n_5\
    );
\add_ln46_4_reg_1703[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(9),
      I1 => trunc_ln46_4_reg_1673(9),
      O => \add_ln46_4_reg_1703[11]_i_4_n_5\
    );
\add_ln46_4_reg_1703[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(8),
      I1 => trunc_ln46_4_reg_1673(8),
      O => \add_ln46_4_reg_1703[11]_i_5_n_5\
    );
\add_ln46_4_reg_1703[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(15),
      I1 => trunc_ln46_4_reg_1673(15),
      O => \add_ln46_4_reg_1703[15]_i_2_n_5\
    );
\add_ln46_4_reg_1703[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(14),
      I1 => trunc_ln46_4_reg_1673(14),
      O => \add_ln46_4_reg_1703[15]_i_3_n_5\
    );
\add_ln46_4_reg_1703[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(13),
      I1 => trunc_ln46_4_reg_1673(13),
      O => \add_ln46_4_reg_1703[15]_i_4_n_5\
    );
\add_ln46_4_reg_1703[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(12),
      I1 => trunc_ln46_4_reg_1673(12),
      O => \add_ln46_4_reg_1703[15]_i_5_n_5\
    );
\add_ln46_4_reg_1703[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(3),
      I1 => trunc_ln46_4_reg_1673(3),
      O => \add_ln46_4_reg_1703[3]_i_2_n_5\
    );
\add_ln46_4_reg_1703[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(2),
      I1 => trunc_ln46_4_reg_1673(2),
      O => \add_ln46_4_reg_1703[3]_i_3_n_5\
    );
\add_ln46_4_reg_1703[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(1),
      I1 => trunc_ln46_4_reg_1673(1),
      O => \add_ln46_4_reg_1703[3]_i_4_n_5\
    );
\add_ln46_4_reg_1703[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(0),
      I1 => trunc_ln46_4_reg_1673(0),
      O => \add_ln46_4_reg_1703[3]_i_5_n_5\
    );
\add_ln46_4_reg_1703[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(7),
      I1 => trunc_ln46_4_reg_1673(7),
      O => \add_ln46_4_reg_1703[7]_i_2_n_5\
    );
\add_ln46_4_reg_1703[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(6),
      I1 => trunc_ln46_4_reg_1673(6),
      O => \add_ln46_4_reg_1703[7]_i_3_n_5\
    );
\add_ln46_4_reg_1703[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(5),
      I1 => trunc_ln46_4_reg_1673(5),
      O => \add_ln46_4_reg_1703[7]_i_4_n_5\
    );
\add_ln46_4_reg_1703[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_5_reg_1678(4),
      I1 => trunc_ln46_4_reg_1673(4),
      O => \add_ln46_4_reg_1703[7]_i_5_n_5\
    );
\add_ln46_4_reg_1703_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(0),
      Q => add_ln46_4_reg_1703(0),
      R => '0'
    );
\add_ln46_4_reg_1703_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(10),
      Q => add_ln46_4_reg_1703(10),
      R => '0'
    );
\add_ln46_4_reg_1703_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(11),
      Q => add_ln46_4_reg_1703(11),
      R => '0'
    );
\add_ln46_4_reg_1703_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_4_reg_1703_reg[7]_i_1_n_5\,
      CO(3) => \add_ln46_4_reg_1703_reg[11]_i_1_n_5\,
      CO(2) => \add_ln46_4_reg_1703_reg[11]_i_1_n_6\,
      CO(1) => \add_ln46_4_reg_1703_reg[11]_i_1_n_7\,
      CO(0) => \add_ln46_4_reg_1703_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln46_5_reg_1678(11 downto 8),
      O(3 downto 0) => add_ln46_4_fu_1263_p2(11 downto 8),
      S(3) => \add_ln46_4_reg_1703[11]_i_2_n_5\,
      S(2) => \add_ln46_4_reg_1703[11]_i_3_n_5\,
      S(1) => \add_ln46_4_reg_1703[11]_i_4_n_5\,
      S(0) => \add_ln46_4_reg_1703[11]_i_5_n_5\
    );
\add_ln46_4_reg_1703_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(12),
      Q => add_ln46_4_reg_1703(12),
      R => '0'
    );
\add_ln46_4_reg_1703_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(13),
      Q => add_ln46_4_reg_1703(13),
      R => '0'
    );
\add_ln46_4_reg_1703_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(14),
      Q => add_ln46_4_reg_1703(14),
      R => '0'
    );
\add_ln46_4_reg_1703_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(15),
      Q => add_ln46_4_reg_1703(15),
      R => '0'
    );
\add_ln46_4_reg_1703_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_4_reg_1703_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln46_4_reg_1703_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln46_4_reg_1703_reg[15]_i_1_n_6\,
      CO(1) => \add_ln46_4_reg_1703_reg[15]_i_1_n_7\,
      CO(0) => \add_ln46_4_reg_1703_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln46_5_reg_1678(14 downto 12),
      O(3 downto 0) => add_ln46_4_fu_1263_p2(15 downto 12),
      S(3) => \add_ln46_4_reg_1703[15]_i_2_n_5\,
      S(2) => \add_ln46_4_reg_1703[15]_i_3_n_5\,
      S(1) => \add_ln46_4_reg_1703[15]_i_4_n_5\,
      S(0) => \add_ln46_4_reg_1703[15]_i_5_n_5\
    );
\add_ln46_4_reg_1703_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(1),
      Q => add_ln46_4_reg_1703(1),
      R => '0'
    );
\add_ln46_4_reg_1703_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(2),
      Q => add_ln46_4_reg_1703(2),
      R => '0'
    );
\add_ln46_4_reg_1703_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(3),
      Q => add_ln46_4_reg_1703(3),
      R => '0'
    );
\add_ln46_4_reg_1703_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_4_reg_1703_reg[3]_i_1_n_5\,
      CO(2) => \add_ln46_4_reg_1703_reg[3]_i_1_n_6\,
      CO(1) => \add_ln46_4_reg_1703_reg[3]_i_1_n_7\,
      CO(0) => \add_ln46_4_reg_1703_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln46_5_reg_1678(3 downto 0),
      O(3 downto 0) => add_ln46_4_fu_1263_p2(3 downto 0),
      S(3) => \add_ln46_4_reg_1703[3]_i_2_n_5\,
      S(2) => \add_ln46_4_reg_1703[3]_i_3_n_5\,
      S(1) => \add_ln46_4_reg_1703[3]_i_4_n_5\,
      S(0) => \add_ln46_4_reg_1703[3]_i_5_n_5\
    );
\add_ln46_4_reg_1703_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(4),
      Q => add_ln46_4_reg_1703(4),
      R => '0'
    );
\add_ln46_4_reg_1703_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(5),
      Q => add_ln46_4_reg_1703(5),
      R => '0'
    );
\add_ln46_4_reg_1703_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(6),
      Q => add_ln46_4_reg_1703(6),
      R => '0'
    );
\add_ln46_4_reg_1703_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(7),
      Q => add_ln46_4_reg_1703(7),
      R => '0'
    );
\add_ln46_4_reg_1703_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_4_reg_1703_reg[3]_i_1_n_5\,
      CO(3) => \add_ln46_4_reg_1703_reg[7]_i_1_n_5\,
      CO(2) => \add_ln46_4_reg_1703_reg[7]_i_1_n_6\,
      CO(1) => \add_ln46_4_reg_1703_reg[7]_i_1_n_7\,
      CO(0) => \add_ln46_4_reg_1703_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln46_5_reg_1678(7 downto 4),
      O(3 downto 0) => add_ln46_4_fu_1263_p2(7 downto 4),
      S(3) => \add_ln46_4_reg_1703[7]_i_2_n_5\,
      S(2) => \add_ln46_4_reg_1703[7]_i_3_n_5\,
      S(1) => \add_ln46_4_reg_1703[7]_i_4_n_5\,
      S(0) => \add_ln46_4_reg_1703[7]_i_5_n_5\
    );
\add_ln46_4_reg_1703_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(8),
      Q => add_ln46_4_reg_1703(8),
      R => '0'
    );
\add_ln46_4_reg_1703_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => add_ln46_4_fu_1263_p2(9),
      Q => add_ln46_4_reg_1703(9),
      R => '0'
    );
\add_ln46_8_reg_1713[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(6),
      I1 => add_ln46_4_reg_1703(6),
      I2 => add_ln46_3_reg_1688(6),
      O => \add_ln46_8_reg_1713[11]_i_11_n_5\
    );
\add_ln46_8_reg_1713[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(5),
      I1 => add_ln46_4_reg_1703(5),
      I2 => add_ln46_3_reg_1688(5),
      O => \add_ln46_8_reg_1713[11]_i_12_n_5\
    );
\add_ln46_8_reg_1713[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(4),
      I1 => add_ln46_4_reg_1703(4),
      I2 => add_ln46_3_reg_1688(4),
      O => \add_ln46_8_reg_1713[11]_i_13_n_5\
    );
\add_ln46_8_reg_1713[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(3),
      I1 => add_ln46_4_reg_1703(3),
      I2 => add_ln46_3_reg_1688(3),
      O => \add_ln46_8_reg_1713[11]_i_14_n_5\
    );
\add_ln46_8_reg_1713[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(7),
      I1 => add_ln46_4_reg_1703(7),
      I2 => add_ln46_3_reg_1688(7),
      I3 => \add_ln46_8_reg_1713[11]_i_11_n_5\,
      O => \add_ln46_8_reg_1713[11]_i_15_n_5\
    );
\add_ln46_8_reg_1713[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(6),
      I1 => add_ln46_4_reg_1703(6),
      I2 => add_ln46_3_reg_1688(6),
      I3 => \add_ln46_8_reg_1713[11]_i_12_n_5\,
      O => \add_ln46_8_reg_1713[11]_i_16_n_5\
    );
\add_ln46_8_reg_1713[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(5),
      I1 => add_ln46_4_reg_1703(5),
      I2 => add_ln46_3_reg_1688(5),
      I3 => \add_ln46_8_reg_1713[11]_i_13_n_5\,
      O => \add_ln46_8_reg_1713[11]_i_17_n_5\
    );
\add_ln46_8_reg_1713[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(4),
      I1 => add_ln46_4_reg_1703(4),
      I2 => add_ln46_3_reg_1688(4),
      I3 => \add_ln46_8_reg_1713[11]_i_14_n_5\,
      O => \add_ln46_8_reg_1713[11]_i_18_n_5\
    );
\add_ln46_8_reg_1713[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[15]_i_11_n_10\,
      I1 => trunc_ln46_7_reg_1698(10),
      I2 => trunc_ln46_8_reg_1708(10),
      O => \add_ln46_8_reg_1713[11]_i_2_n_5\
    );
\add_ln46_8_reg_1713[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[15]_i_11_n_11\,
      I1 => trunc_ln46_7_reg_1698(9),
      I2 => trunc_ln46_8_reg_1708(9),
      O => \add_ln46_8_reg_1713[11]_i_3_n_5\
    );
\add_ln46_8_reg_1713[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[15]_i_11_n_12\,
      I1 => trunc_ln46_7_reg_1698(8),
      I2 => trunc_ln46_8_reg_1708(8),
      O => \add_ln46_8_reg_1713[11]_i_4_n_5\
    );
\add_ln46_8_reg_1713[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[11]_i_10_n_9\,
      I1 => trunc_ln46_7_reg_1698(7),
      I2 => trunc_ln46_8_reg_1708(7),
      O => \add_ln46_8_reg_1713[11]_i_5_n_5\
    );
\add_ln46_8_reg_1713[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[15]_i_11_n_9\,
      I1 => trunc_ln46_7_reg_1698(11),
      I2 => trunc_ln46_8_reg_1708(11),
      I3 => \add_ln46_8_reg_1713[11]_i_2_n_5\,
      O => \add_ln46_8_reg_1713[11]_i_6_n_5\
    );
\add_ln46_8_reg_1713[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[15]_i_11_n_10\,
      I1 => trunc_ln46_7_reg_1698(10),
      I2 => trunc_ln46_8_reg_1708(10),
      I3 => \add_ln46_8_reg_1713[11]_i_3_n_5\,
      O => \add_ln46_8_reg_1713[11]_i_7_n_5\
    );
\add_ln46_8_reg_1713[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[15]_i_11_n_11\,
      I1 => trunc_ln46_7_reg_1698(9),
      I2 => trunc_ln46_8_reg_1708(9),
      I3 => \add_ln46_8_reg_1713[11]_i_4_n_5\,
      O => \add_ln46_8_reg_1713[11]_i_8_n_5\
    );
\add_ln46_8_reg_1713[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[15]_i_11_n_12\,
      I1 => trunc_ln46_7_reg_1698(8),
      I2 => trunc_ln46_8_reg_1708(8),
      I3 => \add_ln46_8_reg_1713[11]_i_5_n_5\,
      O => \add_ln46_8_reg_1713[11]_i_9_n_5\
    );
\add_ln46_8_reg_1713[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \icmp_ln24_reg_1408_pp0_iter1_reg_reg_n_5_[0]\,
      O => add_ln46_8_reg_17130
    );
\add_ln46_8_reg_1713[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(13),
      I1 => add_ln46_4_reg_1703(13),
      I2 => add_ln46_3_reg_1688(13),
      O => \add_ln46_8_reg_1713[15]_i_12_n_5\
    );
\add_ln46_8_reg_1713[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(12),
      I1 => add_ln46_4_reg_1703(12),
      I2 => add_ln46_3_reg_1688(12),
      O => \add_ln46_8_reg_1713[15]_i_13_n_5\
    );
\add_ln46_8_reg_1713[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(11),
      I1 => add_ln46_4_reg_1703(11),
      I2 => add_ln46_3_reg_1688(11),
      O => \add_ln46_8_reg_1713[15]_i_14_n_5\
    );
\add_ln46_8_reg_1713[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln46_3_reg_1688(14),
      I1 => add_ln46_4_reg_1703(14),
      I2 => trunc_ln46_6_reg_1693(14),
      I3 => add_ln46_4_reg_1703(15),
      I4 => trunc_ln46_6_reg_1693(15),
      I5 => add_ln46_3_reg_1688(15),
      O => \add_ln46_8_reg_1713[15]_i_15_n_5\
    );
\add_ln46_8_reg_1713[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_8_reg_1713[15]_i_12_n_5\,
      I1 => add_ln46_4_reg_1703(14),
      I2 => trunc_ln46_6_reg_1693(14),
      I3 => add_ln46_3_reg_1688(14),
      O => \add_ln46_8_reg_1713[15]_i_16_n_5\
    );
\add_ln46_8_reg_1713[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(13),
      I1 => add_ln46_4_reg_1703(13),
      I2 => add_ln46_3_reg_1688(13),
      I3 => \add_ln46_8_reg_1713[15]_i_13_n_5\,
      O => \add_ln46_8_reg_1713[15]_i_17_n_5\
    );
\add_ln46_8_reg_1713[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(12),
      I1 => add_ln46_4_reg_1703(12),
      I2 => add_ln46_3_reg_1688(12),
      I3 => \add_ln46_8_reg_1713[15]_i_14_n_5\,
      O => \add_ln46_8_reg_1713[15]_i_18_n_5\
    );
\add_ln46_8_reg_1713[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(10),
      I1 => add_ln46_4_reg_1703(10),
      I2 => add_ln46_3_reg_1688(10),
      O => \add_ln46_8_reg_1713[15]_i_19_n_5\
    );
\add_ln46_8_reg_1713[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(9),
      I1 => add_ln46_4_reg_1703(9),
      I2 => add_ln46_3_reg_1688(9),
      O => \add_ln46_8_reg_1713[15]_i_20_n_5\
    );
\add_ln46_8_reg_1713[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(8),
      I1 => add_ln46_4_reg_1703(8),
      I2 => add_ln46_3_reg_1688(8),
      O => \add_ln46_8_reg_1713[15]_i_21_n_5\
    );
\add_ln46_8_reg_1713[15]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(7),
      I1 => add_ln46_4_reg_1703(7),
      I2 => add_ln46_3_reg_1688(7),
      O => \add_ln46_8_reg_1713[15]_i_22_n_5\
    );
\add_ln46_8_reg_1713[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(11),
      I1 => add_ln46_4_reg_1703(11),
      I2 => add_ln46_3_reg_1688(11),
      I3 => \add_ln46_8_reg_1713[15]_i_19_n_5\,
      O => \add_ln46_8_reg_1713[15]_i_23_n_5\
    );
\add_ln46_8_reg_1713[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(10),
      I1 => add_ln46_4_reg_1703(10),
      I2 => add_ln46_3_reg_1688(10),
      I3 => \add_ln46_8_reg_1713[15]_i_20_n_5\,
      O => \add_ln46_8_reg_1713[15]_i_24_n_5\
    );
\add_ln46_8_reg_1713[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(9),
      I1 => add_ln46_4_reg_1703(9),
      I2 => add_ln46_3_reg_1688(9),
      I3 => \add_ln46_8_reg_1713[15]_i_21_n_5\,
      O => \add_ln46_8_reg_1713[15]_i_25_n_5\
    );
\add_ln46_8_reg_1713[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(8),
      I1 => add_ln46_4_reg_1703(8),
      I2 => add_ln46_3_reg_1688(8),
      I3 => \add_ln46_8_reg_1713[15]_i_22_n_5\,
      O => \add_ln46_8_reg_1713[15]_i_26_n_5\
    );
\add_ln46_8_reg_1713[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[15]_i_10_n_11\,
      I1 => trunc_ln46_7_reg_1698(13),
      I2 => trunc_ln46_8_reg_1708(13),
      O => \add_ln46_8_reg_1713[15]_i_3_n_5\
    );
\add_ln46_8_reg_1713[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[15]_i_10_n_12\,
      I1 => trunc_ln46_7_reg_1698(12),
      I2 => trunc_ln46_8_reg_1708(12),
      O => \add_ln46_8_reg_1713[15]_i_4_n_5\
    );
\add_ln46_8_reg_1713[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[15]_i_11_n_9\,
      I1 => trunc_ln46_7_reg_1698(11),
      I2 => trunc_ln46_8_reg_1708(11),
      O => \add_ln46_8_reg_1713[15]_i_5_n_5\
    );
\add_ln46_8_reg_1713[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => trunc_ln46_8_reg_1708(14),
      I1 => trunc_ln46_7_reg_1698(14),
      I2 => \add_ln46_8_reg_1713_reg[15]_i_10_n_10\,
      I3 => trunc_ln46_7_reg_1698(15),
      I4 => \add_ln46_8_reg_1713_reg[15]_i_10_n_9\,
      I5 => trunc_ln46_8_reg_1708(15),
      O => \add_ln46_8_reg_1713[15]_i_6_n_5\
    );
\add_ln46_8_reg_1713[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_8_reg_1713[15]_i_3_n_5\,
      I1 => trunc_ln46_7_reg_1698(14),
      I2 => \add_ln46_8_reg_1713_reg[15]_i_10_n_10\,
      I3 => trunc_ln46_8_reg_1708(14),
      O => \add_ln46_8_reg_1713[15]_i_7_n_5\
    );
\add_ln46_8_reg_1713[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[15]_i_10_n_11\,
      I1 => trunc_ln46_7_reg_1698(13),
      I2 => trunc_ln46_8_reg_1708(13),
      I3 => \add_ln46_8_reg_1713[15]_i_4_n_5\,
      O => \add_ln46_8_reg_1713[15]_i_8_n_5\
    );
\add_ln46_8_reg_1713[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[15]_i_10_n_12\,
      I1 => trunc_ln46_7_reg_1698(12),
      I2 => trunc_ln46_8_reg_1708(12),
      I3 => \add_ln46_8_reg_1713[15]_i_5_n_5\,
      O => \add_ln46_8_reg_1713[15]_i_9_n_5\
    );
\add_ln46_8_reg_1713[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[7]_i_10_n_10\,
      I1 => trunc_ln46_7_reg_1698(2),
      I2 => trunc_ln46_8_reg_1708(2),
      O => \add_ln46_8_reg_1713[3]_i_2_n_5\
    );
\add_ln46_8_reg_1713[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[7]_i_10_n_11\,
      I1 => trunc_ln46_7_reg_1698(1),
      I2 => trunc_ln46_8_reg_1708(1),
      O => \add_ln46_8_reg_1713[3]_i_3_n_5\
    );
\add_ln46_8_reg_1713[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[7]_i_10_n_12\,
      I1 => trunc_ln46_7_reg_1698(0),
      I2 => trunc_ln46_8_reg_1708(0),
      O => \add_ln46_8_reg_1713[3]_i_4_n_5\
    );
\add_ln46_8_reg_1713[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[7]_i_10_n_9\,
      I1 => trunc_ln46_7_reg_1698(3),
      I2 => trunc_ln46_8_reg_1708(3),
      I3 => \add_ln46_8_reg_1713[3]_i_2_n_5\,
      O => \add_ln46_8_reg_1713[3]_i_5_n_5\
    );
\add_ln46_8_reg_1713[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[7]_i_10_n_10\,
      I1 => trunc_ln46_7_reg_1698(2),
      I2 => trunc_ln46_8_reg_1708(2),
      I3 => \add_ln46_8_reg_1713[3]_i_3_n_5\,
      O => \add_ln46_8_reg_1713[3]_i_6_n_5\
    );
\add_ln46_8_reg_1713[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[7]_i_10_n_11\,
      I1 => trunc_ln46_7_reg_1698(1),
      I2 => trunc_ln46_8_reg_1708(1),
      I3 => \add_ln46_8_reg_1713[3]_i_4_n_5\,
      O => \add_ln46_8_reg_1713[3]_i_7_n_5\
    );
\add_ln46_8_reg_1713[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[7]_i_10_n_12\,
      I1 => trunc_ln46_7_reg_1698(0),
      I2 => trunc_ln46_8_reg_1708(0),
      O => \add_ln46_8_reg_1713[3]_i_8_n_5\
    );
\add_ln46_8_reg_1713[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(2),
      I1 => add_ln46_4_reg_1703(2),
      I2 => add_ln46_3_reg_1688(2),
      O => \add_ln46_8_reg_1713[7]_i_11_n_5\
    );
\add_ln46_8_reg_1713[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(1),
      I1 => add_ln46_4_reg_1703(1),
      I2 => add_ln46_3_reg_1688(1),
      O => \add_ln46_8_reg_1713[7]_i_12_n_5\
    );
\add_ln46_8_reg_1713[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(0),
      I1 => add_ln46_4_reg_1703(0),
      I2 => add_ln46_3_reg_1688(0),
      O => \add_ln46_8_reg_1713[7]_i_13_n_5\
    );
\add_ln46_8_reg_1713[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(3),
      I1 => add_ln46_4_reg_1703(3),
      I2 => add_ln46_3_reg_1688(3),
      I3 => \add_ln46_8_reg_1713[7]_i_11_n_5\,
      O => \add_ln46_8_reg_1713[7]_i_14_n_5\
    );
\add_ln46_8_reg_1713[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(2),
      I1 => add_ln46_4_reg_1703(2),
      I2 => add_ln46_3_reg_1688(2),
      I3 => \add_ln46_8_reg_1713[7]_i_12_n_5\,
      O => \add_ln46_8_reg_1713[7]_i_15_n_5\
    );
\add_ln46_8_reg_1713[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(1),
      I1 => add_ln46_4_reg_1703(1),
      I2 => add_ln46_3_reg_1688(1),
      I3 => \add_ln46_8_reg_1713[7]_i_13_n_5\,
      O => \add_ln46_8_reg_1713[7]_i_16_n_5\
    );
\add_ln46_8_reg_1713[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => trunc_ln46_6_reg_1693(0),
      I1 => add_ln46_4_reg_1703(0),
      I2 => add_ln46_3_reg_1688(0),
      O => \add_ln46_8_reg_1713[7]_i_17_n_5\
    );
\add_ln46_8_reg_1713[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[11]_i_10_n_10\,
      I1 => trunc_ln46_7_reg_1698(6),
      I2 => trunc_ln46_8_reg_1708(6),
      O => \add_ln46_8_reg_1713[7]_i_2_n_5\
    );
\add_ln46_8_reg_1713[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[11]_i_10_n_11\,
      I1 => trunc_ln46_7_reg_1698(5),
      I2 => trunc_ln46_8_reg_1708(5),
      O => \add_ln46_8_reg_1713[7]_i_3_n_5\
    );
\add_ln46_8_reg_1713[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[11]_i_10_n_12\,
      I1 => trunc_ln46_7_reg_1698(4),
      I2 => trunc_ln46_8_reg_1708(4),
      O => \add_ln46_8_reg_1713[7]_i_4_n_5\
    );
\add_ln46_8_reg_1713[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[7]_i_10_n_9\,
      I1 => trunc_ln46_7_reg_1698(3),
      I2 => trunc_ln46_8_reg_1708(3),
      O => \add_ln46_8_reg_1713[7]_i_5_n_5\
    );
\add_ln46_8_reg_1713[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[11]_i_10_n_9\,
      I1 => trunc_ln46_7_reg_1698(7),
      I2 => trunc_ln46_8_reg_1708(7),
      I3 => \add_ln46_8_reg_1713[7]_i_2_n_5\,
      O => \add_ln46_8_reg_1713[7]_i_6_n_5\
    );
\add_ln46_8_reg_1713[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[11]_i_10_n_10\,
      I1 => trunc_ln46_7_reg_1698(6),
      I2 => trunc_ln46_8_reg_1708(6),
      I3 => \add_ln46_8_reg_1713[7]_i_3_n_5\,
      O => \add_ln46_8_reg_1713[7]_i_7_n_5\
    );
\add_ln46_8_reg_1713[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[11]_i_10_n_11\,
      I1 => trunc_ln46_7_reg_1698(5),
      I2 => trunc_ln46_8_reg_1708(5),
      I3 => \add_ln46_8_reg_1713[7]_i_4_n_5\,
      O => \add_ln46_8_reg_1713[7]_i_8_n_5\
    );
\add_ln46_8_reg_1713[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_8_reg_1713_reg[11]_i_10_n_12\,
      I1 => trunc_ln46_7_reg_1698(4),
      I2 => trunc_ln46_8_reg_1708(4),
      I3 => \add_ln46_8_reg_1713[7]_i_5_n_5\,
      O => \add_ln46_8_reg_1713[7]_i_9_n_5\
    );
\add_ln46_8_reg_1713_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(0),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(0),
      R => '0'
    );
\add_ln46_8_reg_1713_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(10),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(10),
      R => '0'
    );
\add_ln46_8_reg_1713_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(11),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(11),
      R => '0'
    );
\add_ln46_8_reg_1713_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_8_reg_1713_reg[7]_i_1_n_5\,
      CO(3) => \add_ln46_8_reg_1713_reg[11]_i_1_n_5\,
      CO(2) => \add_ln46_8_reg_1713_reg[11]_i_1_n_6\,
      CO(1) => \add_ln46_8_reg_1713_reg[11]_i_1_n_7\,
      CO(0) => \add_ln46_8_reg_1713_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_8_reg_1713[11]_i_2_n_5\,
      DI(2) => \add_ln46_8_reg_1713[11]_i_3_n_5\,
      DI(1) => \add_ln46_8_reg_1713[11]_i_4_n_5\,
      DI(0) => \add_ln46_8_reg_1713[11]_i_5_n_5\,
      O(3 downto 0) => add_ln46_8_fu_1297_p2(11 downto 8),
      S(3) => \add_ln46_8_reg_1713[11]_i_6_n_5\,
      S(2) => \add_ln46_8_reg_1713[11]_i_7_n_5\,
      S(1) => \add_ln46_8_reg_1713[11]_i_8_n_5\,
      S(0) => \add_ln46_8_reg_1713[11]_i_9_n_5\
    );
\add_ln46_8_reg_1713_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_8_reg_1713_reg[7]_i_10_n_5\,
      CO(3) => \add_ln46_8_reg_1713_reg[11]_i_10_n_5\,
      CO(2) => \add_ln46_8_reg_1713_reg[11]_i_10_n_6\,
      CO(1) => \add_ln46_8_reg_1713_reg[11]_i_10_n_7\,
      CO(0) => \add_ln46_8_reg_1713_reg[11]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_8_reg_1713[11]_i_11_n_5\,
      DI(2) => \add_ln46_8_reg_1713[11]_i_12_n_5\,
      DI(1) => \add_ln46_8_reg_1713[11]_i_13_n_5\,
      DI(0) => \add_ln46_8_reg_1713[11]_i_14_n_5\,
      O(3) => \add_ln46_8_reg_1713_reg[11]_i_10_n_9\,
      O(2) => \add_ln46_8_reg_1713_reg[11]_i_10_n_10\,
      O(1) => \add_ln46_8_reg_1713_reg[11]_i_10_n_11\,
      O(0) => \add_ln46_8_reg_1713_reg[11]_i_10_n_12\,
      S(3) => \add_ln46_8_reg_1713[11]_i_15_n_5\,
      S(2) => \add_ln46_8_reg_1713[11]_i_16_n_5\,
      S(1) => \add_ln46_8_reg_1713[11]_i_17_n_5\,
      S(0) => \add_ln46_8_reg_1713[11]_i_18_n_5\
    );
\add_ln46_8_reg_1713_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(12),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(12),
      R => '0'
    );
\add_ln46_8_reg_1713_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(13),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(13),
      R => '0'
    );
\add_ln46_8_reg_1713_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(14),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(14),
      R => '0'
    );
\add_ln46_8_reg_1713_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(15),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(15),
      R => '0'
    );
\add_ln46_8_reg_1713_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_8_reg_1713_reg[15]_i_11_n_5\,
      CO(3) => \NLW_add_ln46_8_reg_1713_reg[15]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \add_ln46_8_reg_1713_reg[15]_i_10_n_6\,
      CO(1) => \add_ln46_8_reg_1713_reg[15]_i_10_n_7\,
      CO(0) => \add_ln46_8_reg_1713_reg[15]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln46_8_reg_1713[15]_i_12_n_5\,
      DI(1) => \add_ln46_8_reg_1713[15]_i_13_n_5\,
      DI(0) => \add_ln46_8_reg_1713[15]_i_14_n_5\,
      O(3) => \add_ln46_8_reg_1713_reg[15]_i_10_n_9\,
      O(2) => \add_ln46_8_reg_1713_reg[15]_i_10_n_10\,
      O(1) => \add_ln46_8_reg_1713_reg[15]_i_10_n_11\,
      O(0) => \add_ln46_8_reg_1713_reg[15]_i_10_n_12\,
      S(3) => \add_ln46_8_reg_1713[15]_i_15_n_5\,
      S(2) => \add_ln46_8_reg_1713[15]_i_16_n_5\,
      S(1) => \add_ln46_8_reg_1713[15]_i_17_n_5\,
      S(0) => \add_ln46_8_reg_1713[15]_i_18_n_5\
    );
\add_ln46_8_reg_1713_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_8_reg_1713_reg[11]_i_10_n_5\,
      CO(3) => \add_ln46_8_reg_1713_reg[15]_i_11_n_5\,
      CO(2) => \add_ln46_8_reg_1713_reg[15]_i_11_n_6\,
      CO(1) => \add_ln46_8_reg_1713_reg[15]_i_11_n_7\,
      CO(0) => \add_ln46_8_reg_1713_reg[15]_i_11_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_8_reg_1713[15]_i_19_n_5\,
      DI(2) => \add_ln46_8_reg_1713[15]_i_20_n_5\,
      DI(1) => \add_ln46_8_reg_1713[15]_i_21_n_5\,
      DI(0) => \add_ln46_8_reg_1713[15]_i_22_n_5\,
      O(3) => \add_ln46_8_reg_1713_reg[15]_i_11_n_9\,
      O(2) => \add_ln46_8_reg_1713_reg[15]_i_11_n_10\,
      O(1) => \add_ln46_8_reg_1713_reg[15]_i_11_n_11\,
      O(0) => \add_ln46_8_reg_1713_reg[15]_i_11_n_12\,
      S(3) => \add_ln46_8_reg_1713[15]_i_23_n_5\,
      S(2) => \add_ln46_8_reg_1713[15]_i_24_n_5\,
      S(1) => \add_ln46_8_reg_1713[15]_i_25_n_5\,
      S(0) => \add_ln46_8_reg_1713[15]_i_26_n_5\
    );
\add_ln46_8_reg_1713_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_8_reg_1713_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln46_8_reg_1713_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln46_8_reg_1713_reg[15]_i_2_n_6\,
      CO(1) => \add_ln46_8_reg_1713_reg[15]_i_2_n_7\,
      CO(0) => \add_ln46_8_reg_1713_reg[15]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln46_8_reg_1713[15]_i_3_n_5\,
      DI(1) => \add_ln46_8_reg_1713[15]_i_4_n_5\,
      DI(0) => \add_ln46_8_reg_1713[15]_i_5_n_5\,
      O(3 downto 0) => add_ln46_8_fu_1297_p2(15 downto 12),
      S(3) => \add_ln46_8_reg_1713[15]_i_6_n_5\,
      S(2) => \add_ln46_8_reg_1713[15]_i_7_n_5\,
      S(1) => \add_ln46_8_reg_1713[15]_i_8_n_5\,
      S(0) => \add_ln46_8_reg_1713[15]_i_9_n_5\
    );
\add_ln46_8_reg_1713_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(1),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(1),
      R => '0'
    );
\add_ln46_8_reg_1713_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(2),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(2),
      R => '0'
    );
\add_ln46_8_reg_1713_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(3),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(3),
      R => '0'
    );
\add_ln46_8_reg_1713_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_8_reg_1713_reg[3]_i_1_n_5\,
      CO(2) => \add_ln46_8_reg_1713_reg[3]_i_1_n_6\,
      CO(1) => \add_ln46_8_reg_1713_reg[3]_i_1_n_7\,
      CO(0) => \add_ln46_8_reg_1713_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_8_reg_1713[3]_i_2_n_5\,
      DI(2) => \add_ln46_8_reg_1713[3]_i_3_n_5\,
      DI(1) => \add_ln46_8_reg_1713[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln46_8_fu_1297_p2(3 downto 0),
      S(3) => \add_ln46_8_reg_1713[3]_i_5_n_5\,
      S(2) => \add_ln46_8_reg_1713[3]_i_6_n_5\,
      S(1) => \add_ln46_8_reg_1713[3]_i_7_n_5\,
      S(0) => \add_ln46_8_reg_1713[3]_i_8_n_5\
    );
\add_ln46_8_reg_1713_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(4),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(4),
      R => '0'
    );
\add_ln46_8_reg_1713_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(5),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(5),
      R => '0'
    );
\add_ln46_8_reg_1713_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(6),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(6),
      R => '0'
    );
\add_ln46_8_reg_1713_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(7),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(7),
      R => '0'
    );
\add_ln46_8_reg_1713_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_8_reg_1713_reg[3]_i_1_n_5\,
      CO(3) => \add_ln46_8_reg_1713_reg[7]_i_1_n_5\,
      CO(2) => \add_ln46_8_reg_1713_reg[7]_i_1_n_6\,
      CO(1) => \add_ln46_8_reg_1713_reg[7]_i_1_n_7\,
      CO(0) => \add_ln46_8_reg_1713_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_8_reg_1713[7]_i_2_n_5\,
      DI(2) => \add_ln46_8_reg_1713[7]_i_3_n_5\,
      DI(1) => \add_ln46_8_reg_1713[7]_i_4_n_5\,
      DI(0) => \add_ln46_8_reg_1713[7]_i_5_n_5\,
      O(3 downto 0) => add_ln46_8_fu_1297_p2(7 downto 4),
      S(3) => \add_ln46_8_reg_1713[7]_i_6_n_5\,
      S(2) => \add_ln46_8_reg_1713[7]_i_7_n_5\,
      S(1) => \add_ln46_8_reg_1713[7]_i_8_n_5\,
      S(0) => \add_ln46_8_reg_1713[7]_i_9_n_5\
    );
\add_ln46_8_reg_1713_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_8_reg_1713_reg[7]_i_10_n_5\,
      CO(2) => \add_ln46_8_reg_1713_reg[7]_i_10_n_6\,
      CO(1) => \add_ln46_8_reg_1713_reg[7]_i_10_n_7\,
      CO(0) => \add_ln46_8_reg_1713_reg[7]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_8_reg_1713[7]_i_11_n_5\,
      DI(2) => \add_ln46_8_reg_1713[7]_i_12_n_5\,
      DI(1) => \add_ln46_8_reg_1713[7]_i_13_n_5\,
      DI(0) => '0',
      O(3) => \add_ln46_8_reg_1713_reg[7]_i_10_n_9\,
      O(2) => \add_ln46_8_reg_1713_reg[7]_i_10_n_10\,
      O(1) => \add_ln46_8_reg_1713_reg[7]_i_10_n_11\,
      O(0) => \add_ln46_8_reg_1713_reg[7]_i_10_n_12\,
      S(3) => \add_ln46_8_reg_1713[7]_i_14_n_5\,
      S(2) => \add_ln46_8_reg_1713[7]_i_15_n_5\,
      S(1) => \add_ln46_8_reg_1713[7]_i_16_n_5\,
      S(0) => \add_ln46_8_reg_1713[7]_i_17_n_5\
    );
\add_ln46_8_reg_1713_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(8),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(8),
      R => '0'
    );
\add_ln46_8_reg_1713_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_8_reg_17130,
      D => add_ln46_8_fu_1297_p2(9),
      Q => \add_ln46_8_reg_1713_reg[15]_0\(9),
      R => '0'
    );
\add_ln46_reg_1576[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => and_ln24_reg_1484,
      I1 => p_shl19_cast_mid1_fu_654_p1(7),
      I2 => select_ln24_19_fu_785_p3,
      I3 => p_shl19_cast_mid1_fu_654_p1(5),
      I4 => p_shl19_cast_mid1_fu_654_p1(6),
      I5 => p_shl19_cast_mid1_fu_654_p1(8),
      O => \add_ln46_reg_1576[10]_i_2_n_5\
    );
\add_ln46_reg_1576[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => and_ln24_reg_1484,
      I1 => p_shl19_cast_mid1_fu_654_p1(6),
      I2 => p_shl19_cast_mid1_fu_654_p1(5),
      I3 => select_ln24_19_fu_785_p3,
      I4 => p_shl19_cast_mid1_fu_654_p1(7),
      O => \add_ln46_reg_1576[10]_i_3_n_5\
    );
\add_ln46_reg_1576[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => and_ln24_reg_1484,
      I1 => \add_ln46_reg_1576[10]_i_7_n_5\,
      O => \add_ln46_reg_1576[10]_i_4_n_5\
    );
\add_ln46_reg_1576[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404F404F40404F4"
    )
        port map (
      I0 => icmp_ln32_reg_1417,
      I1 => \tmp12_reg_1403_reg_n_5_[9]\,
      I2 => and_ln24_reg_1484,
      I3 => p_shl19_cast_mid1_fu_654_p1(9),
      I4 => p_shl19_cast_mid1_fu_654_p1(8),
      I5 => \add_ln46_reg_1576[10]_i_8_n_5\,
      O => \add_ln46_reg_1576[10]_i_5_n_5\
    );
\add_ln46_reg_1576[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404F4F404F40404"
    )
        port map (
      I0 => icmp_ln32_reg_1417,
      I1 => \tmp12_reg_1403_reg_n_5_[8]\,
      I2 => and_ln24_reg_1484,
      I3 => p_shl19_cast_mid1_fu_654_p1(7),
      I4 => \add_ln46_reg_1576[10]_i_9_n_5\,
      I5 => p_shl19_cast_mid1_fu_654_p1(8),
      O => \add_ln46_reg_1576[10]_i_6_n_5\
    );
\add_ln46_reg_1576[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(9),
      I1 => p_shl19_cast_mid1_fu_654_p1(8),
      I2 => p_shl19_cast_mid1_fu_654_p1(7),
      I3 => select_ln24_19_fu_785_p3,
      I4 => p_shl19_cast_mid1_fu_654_p1(5),
      I5 => p_shl19_cast_mid1_fu_654_p1(6),
      O => \add_ln46_reg_1576[10]_i_7_n_5\
    );
\add_ln46_reg_1576[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(7),
      I1 => or_ln27_1_fu_1087_p3(0),
      I2 => icmp_ln32_reg_1417,
      I3 => p_shl13_cast_mid170_c_fu_833_p1(5),
      I4 => p_shl19_cast_mid1_fu_654_p1(5),
      I5 => p_shl19_cast_mid1_fu_654_p1(6),
      O => \add_ln46_reg_1576[10]_i_8_n_5\
    );
\add_ln46_reg_1576[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F777FFF"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(6),
      I1 => p_shl19_cast_mid1_fu_654_p1(5),
      I2 => p_shl13_cast_mid170_c_fu_833_p1(5),
      I3 => icmp_ln32_reg_1417,
      I4 => or_ln27_1_fu_1087_p3(0),
      O => \add_ln46_reg_1576[10]_i_9_n_5\
    );
\add_ln46_reg_1576[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(3),
      I1 => \tmp12_reg_1403_reg_n_5_[3]\,
      I2 => icmp_ln32_reg_1417,
      I3 => p_shl13_cast_mid170_c_fu_833_p1(5),
      I4 => and_ln24_reg_1484,
      I5 => \add_ln46_reg_1576[3]_i_6_n_5\,
      O => \add_ln46_reg_1576[3]_i_2_n_5\
    );
\add_ln46_reg_1576[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(2),
      I1 => \tmp12_reg_1403_reg_n_5_[2]\,
      I2 => icmp_ln32_reg_1417,
      I3 => p_shl13_cast_mid170_c_fu_833_p1(5),
      I4 => and_ln24_reg_1484,
      I5 => \add_ln46_reg_1576[3]_i_7_n_5\,
      O => \add_ln46_reg_1576[3]_i_3_n_5\
    );
\add_ln46_reg_1576[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(1),
      I1 => and_ln24_reg_1484,
      O => \add_ln46_reg_1576[3]_i_4_n_5\
    );
\add_ln46_reg_1576[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(0),
      I1 => and_ln24_reg_1484,
      O => \add_ln46_reg_1576[3]_i_5_n_5\
    );
\add_ln46_reg_1576[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95999555"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(6),
      I1 => p_shl19_cast_mid1_fu_654_p1(5),
      I2 => p_shl13_cast_mid170_c_fu_833_p1(5),
      I3 => icmp_ln32_reg_1417,
      I4 => or_ln27_1_fu_1087_p3(0),
      O => \add_ln46_reg_1576[3]_i_6_n_5\
    );
\add_ln46_reg_1576[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(5),
      I1 => or_ln27_1_fu_1087_p3(0),
      I2 => icmp_ln32_reg_1417,
      I3 => p_shl13_cast_mid170_c_fu_833_p1(5),
      O => \add_ln46_reg_1576[3]_i_7_n_5\
    );
\add_ln46_reg_1576[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2AAAAA8080000"
    )
        port map (
      I0 => and_ln24_reg_1484,
      I1 => or_ln27_1_fu_1087_p3(0),
      I2 => icmp_ln32_reg_1417,
      I3 => p_shl13_cast_mid170_c_fu_833_p1(5),
      I4 => p_shl19_cast_mid1_fu_654_p1(5),
      I5 => p_shl19_cast_mid1_fu_654_p1(6),
      O => \add_ln46_reg_1576[7]_i_10_n_5\
    );
\add_ln46_reg_1576[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(8),
      I1 => p_shl19_cast_mid1_fu_654_p1(6),
      I2 => p_shl19_cast_mid1_fu_654_p1(5),
      I3 => select_ln24_19_fu_785_p3,
      I4 => p_shl19_cast_mid1_fu_654_p1(7),
      O => \add_ln46_reg_1576[7]_i_11_n_5\
    );
\add_ln46_reg_1576[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A959555555555555"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(7),
      I1 => or_ln27_1_fu_1087_p3(0),
      I2 => icmp_ln32_reg_1417,
      I3 => p_shl13_cast_mid170_c_fu_833_p1(5),
      I4 => p_shl19_cast_mid1_fu_654_p1(5),
      I5 => p_shl19_cast_mid1_fu_654_p1(6),
      O => \add_ln46_reg_1576[7]_i_12_n_5\
    );
\add_ln46_reg_1576[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => and_ln24_reg_1484,
      I1 => p_shl19_cast_mid1_fu_654_p1(6),
      I2 => \add_ln46_reg_1576[7]_i_9_n_5\,
      I3 => p_shl19_cast_mid1_fu_654_p1(9),
      O => \add_ln46_reg_1576[7]_i_2_n_5\
    );
\add_ln46_reg_1576[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A559A"
    )
        port map (
      I0 => \add_ln46_reg_1576[7]_i_10_n_5\,
      I1 => icmp_ln32_reg_1417,
      I2 => \tmp12_reg_1403_reg_n_5_[6]\,
      I3 => and_ln24_reg_1484,
      I4 => \add_ln46_reg_1576[10]_i_7_n_5\,
      O => \add_ln46_reg_1576[7]_i_3_n_5\
    );
\add_ln46_reg_1576[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99990F0066660F00"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(5),
      I1 => select_ln24_19_fu_785_p3,
      I2 => icmp_ln32_reg_1417,
      I3 => \tmp12_reg_1403_reg_n_5_[5]\,
      I4 => and_ln24_reg_1484,
      I5 => \add_ln46_reg_1576[7]_i_11_n_5\,
      O => \add_ln46_reg_1576[7]_i_4_n_5\
    );
\add_ln46_reg_1576[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA9A"
    )
        port map (
      I0 => \add_ln46_reg_1576[7]_i_2_n_5\,
      I1 => icmp_ln32_reg_1417,
      I2 => \tmp12_reg_1403_reg_n_5_[7]\,
      I3 => and_ln24_reg_1484,
      I4 => \add_ln46_reg_1576[7]_i_12_n_5\,
      O => \add_ln46_reg_1576[7]_i_5_n_5\
    );
\add_ln46_reg_1576[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A9AAA"
    )
        port map (
      I0 => \add_ln46_reg_1576[7]_i_3_n_5\,
      I1 => \add_ln46_reg_1576[10]_i_2_n_5\,
      I2 => and_ln24_reg_1484,
      I3 => select_ln24_19_fu_785_p3,
      I4 => p_shl19_cast_mid1_fu_654_p1(5),
      O => \add_ln46_reg_1576[7]_i_6_n_5\
    );
\add_ln46_reg_1576[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99990F0066660F00"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(5),
      I1 => select_ln24_19_fu_785_p3,
      I2 => icmp_ln32_reg_1417,
      I3 => \tmp12_reg_1403_reg_n_5_[5]\,
      I4 => and_ln24_reg_1484,
      I5 => \add_ln46_reg_1576[7]_i_11_n_5\,
      O => \add_ln46_reg_1576[7]_i_7_n_5\
    );
\add_ln46_reg_1576[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(4),
      I1 => \tmp12_reg_1403_reg_n_5_[4]\,
      I2 => icmp_ln32_reg_1417,
      I3 => p_shl13_cast_mid170_c_fu_833_p1(5),
      I4 => and_ln24_reg_1484,
      I5 => \add_ln46_reg_1576[7]_i_12_n_5\,
      O => \add_ln46_reg_1576[7]_i_8_n_5\
    );
\add_ln46_reg_1576[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => or_ln27_1_fu_1087_p3(0),
      I1 => icmp_ln32_reg_1417,
      I2 => p_shl13_cast_mid170_c_fu_833_p1(5),
      I3 => p_shl19_cast_mid1_fu_654_p1(5),
      O => \add_ln46_reg_1576[7]_i_9_n_5\
    );
\add_ln46_reg_1576_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln46_reg_1576(0),
      Q => grp_depthwise_conv2d_fix_fu_475_output_r_address0(0),
      R => '0'
    );
\add_ln46_reg_1576_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln46_reg_1576(10),
      Q => grp_depthwise_conv2d_fix_fu_475_output_r_address0(13),
      R => '0'
    );
\add_ln46_reg_1576_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln46_reg_1576(1),
      Q => grp_depthwise_conv2d_fix_fu_475_output_r_address0(1),
      R => '0'
    );
\add_ln46_reg_1576_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln46_reg_1576(2),
      Q => grp_depthwise_conv2d_fix_fu_475_output_r_address0(2),
      R => '0'
    );
\add_ln46_reg_1576_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln46_reg_1576(3),
      Q => grp_depthwise_conv2d_fix_fu_475_output_r_address0(3),
      R => '0'
    );
\add_ln46_reg_1576_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln46_reg_1576(4),
      Q => grp_depthwise_conv2d_fix_fu_475_output_r_address0(4),
      R => '0'
    );
\add_ln46_reg_1576_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln46_reg_1576(5),
      Q => grp_depthwise_conv2d_fix_fu_475_output_r_address0(5),
      R => '0'
    );
\add_ln46_reg_1576_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln46_reg_1576(6),
      Q => grp_depthwise_conv2d_fix_fu_475_output_r_address0(6),
      R => '0'
    );
\add_ln46_reg_1576_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln46_reg_1576(7),
      Q => grp_depthwise_conv2d_fix_fu_475_output_r_address0(7),
      R => '0'
    );
\add_ln46_reg_1576_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln46_reg_1576(8),
      Q => grp_depthwise_conv2d_fix_fu_475_output_r_address0(8),
      R => '0'
    );
\add_ln46_reg_1576_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln46_reg_1576(9),
      Q => grp_depthwise_conv2d_fix_fu_475_output_r_address0(9),
      R => '0'
    );
\add_ln46_reg_1576_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln46_fu_951_p2(0),
      Q => add_ln46_reg_1576(0),
      R => '0'
    );
\add_ln46_reg_1576_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln46_fu_951_p2(10),
      Q => add_ln46_reg_1576(10),
      R => '0'
    );
\add_ln46_reg_1576_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_reg_1576_reg[7]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln46_reg_1576_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln46_reg_1576_reg[10]_i_1_n_7\,
      CO(0) => \add_ln46_reg_1576_reg[10]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln46_reg_1576[10]_i_2_n_5\,
      DI(0) => \add_ln46_reg_1576[10]_i_3_n_5\,
      O(3) => \NLW_add_ln46_reg_1576_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln46_fu_951_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln46_reg_1576[10]_i_4_n_5\,
      S(1) => \add_ln46_reg_1576[10]_i_5_n_5\,
      S(0) => \add_ln46_reg_1576[10]_i_6_n_5\
    );
\add_ln46_reg_1576_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln46_fu_951_p2(1),
      Q => add_ln46_reg_1576(1),
      R => '0'
    );
\add_ln46_reg_1576_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln46_fu_951_p2(2),
      Q => add_ln46_reg_1576(2),
      R => '0'
    );
\add_ln46_reg_1576_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln46_fu_951_p2(3),
      Q => add_ln46_reg_1576(3),
      R => '0'
    );
\add_ln46_reg_1576_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_reg_1576_reg[3]_i_1_n_5\,
      CO(2) => \add_ln46_reg_1576_reg[3]_i_1_n_6\,
      CO(1) => \add_ln46_reg_1576_reg[3]_i_1_n_7\,
      CO(0) => \add_ln46_reg_1576_reg[3]_i_1_n_8\,
      CYINIT => and_ln24_reg_1484,
      DI(3 downto 0) => zext_ln38_1_reg_1509(3 downto 0),
      O(3 downto 0) => add_ln46_fu_951_p2(3 downto 0),
      S(3) => \add_ln46_reg_1576[3]_i_2_n_5\,
      S(2) => \add_ln46_reg_1576[3]_i_3_n_5\,
      S(1) => \add_ln46_reg_1576[3]_i_4_n_5\,
      S(0) => \add_ln46_reg_1576[3]_i_5_n_5\
    );
\add_ln46_reg_1576_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln46_fu_951_p2(4),
      Q => add_ln46_reg_1576(4),
      R => '0'
    );
\add_ln46_reg_1576_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln46_fu_951_p2(5),
      Q => add_ln46_reg_1576(5),
      R => '0'
    );
\add_ln46_reg_1576_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln46_fu_951_p2(6),
      Q => add_ln46_reg_1576(6),
      R => '0'
    );
\add_ln46_reg_1576_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln46_fu_951_p2(7),
      Q => add_ln46_reg_1576(7),
      R => '0'
    );
\add_ln46_reg_1576_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_reg_1576_reg[3]_i_1_n_5\,
      CO(3) => \add_ln46_reg_1576_reg[7]_i_1_n_5\,
      CO(2) => \add_ln46_reg_1576_reg[7]_i_1_n_6\,
      CO(1) => \add_ln46_reg_1576_reg[7]_i_1_n_7\,
      CO(0) => \add_ln46_reg_1576_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_reg_1576[7]_i_2_n_5\,
      DI(2) => \add_ln46_reg_1576[7]_i_3_n_5\,
      DI(1) => \add_ln46_reg_1576[7]_i_4_n_5\,
      DI(0) => zext_ln38_1_reg_1509(4),
      O(3 downto 0) => add_ln46_fu_951_p2(7 downto 4),
      S(3) => \add_ln46_reg_1576[7]_i_5_n_5\,
      S(2) => \add_ln46_reg_1576[7]_i_6_n_5\,
      S(1) => \add_ln46_reg_1576[7]_i_7_n_5\,
      S(0) => \add_ln46_reg_1576[7]_i_8_n_5\
    );
\add_ln46_reg_1576_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln46_fu_951_p2(8),
      Q => add_ln46_reg_1576(8),
      R => '0'
    );
\add_ln46_reg_1576_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_3_reg_15510,
      D => add_ln46_fu_951_p2(9),
      Q => add_ln46_reg_1576(9),
      R => '0'
    );
\and_ln24_reg_1484[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      O => and_ln24_reg_14840
    );
\and_ln24_reg_1484[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I1 => icmp_ln32_reg_1417,
      O => p_1_in17_out
    );
\and_ln24_reg_1484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => p_1_in17_out,
      Q => and_ln24_reg_1484,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_ap_ready,
      I1 => grp_depthwise_conv2d_fix_fu_475_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_depthwise_conv2d_fix_fu_475_ap_done
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF888F88"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => icmp_ln24_fu_509_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_fu_475_ap_start_reg,
      I3 => grp_depthwise_conv2d_fix_fu_475_ap_ready,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => grp_depthwise_conv2d_fix_fu_475_ap_ready,
      I2 => grp_depthwise_conv2d_fix_fu_475_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(1)
    );
\ap_CS_fsm[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"38083000"
    )
        port map (
      I0 => icmp_ln24_fu_509_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_fu_475_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage1,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => ap_CS_fsm_pp0_stage4,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => grp_depthwise_conv2d_fix_fu_475_ap_ready,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777700000000000"
    )
        port map (
      I0 => icmp_ln24_fu_509_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_depthwise_conv2d_fix_fu_475_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F077F00000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_depthwise_conv2d_fix_fu_475_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
grp_depthwise_conv2d_fix_fu_475_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_ap_ready,
      I1 => Q(0),
      I2 => grp_depthwise_conv2d_fix_fu_475_ap_start_reg,
      O => \ap_CS_fsm_reg[6]_0\
    );
\icmp_ln24_reg_1408[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000151"
    )
        port map (
      I0 => \icmp_ln24_reg_1408[0]_i_2_n_5\,
      I1 => add_ln24_reg_1412_reg(5),
      I2 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I3 => \indvar_flatten80_reg_265_reg_n_5_[5]\,
      I4 => \icmp_ln24_reg_1408[0]_i_4_n_5\,
      I5 => \icmp_ln24_reg_1408[0]_i_5_n_5\,
      O => icmp_ln24_fu_509_p2
    );
\icmp_ln24_reg_1408[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => add_ln24_reg_1412_reg(7),
      I1 => \indvar_flatten80_reg_265_reg_n_5_[7]\,
      I2 => add_ln24_reg_1412_reg(9),
      I3 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I4 => \indvar_flatten80_reg_265_reg_n_5_[9]\,
      O => \icmp_ln24_reg_1408[0]_i_2_n_5\
    );
\icmp_ln24_reg_1408[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[3]\,
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => add_ln24_reg_1412_reg(3),
      O => \icmp_ln24_reg_1408[0]_i_4_n_5\
    );
\icmp_ln24_reg_1408[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => add_ln24_fu_515_p2(0),
      I1 => \icmp_ln24_reg_1408[0]_i_6_n_5\,
      I2 => \add_ln24_reg_1412[9]_i_5_n_5\,
      I3 => \icmp_ln24_reg_1408[0]_i_7_n_5\,
      I4 => \add_ln24_reg_1412[9]_i_7_n_5\,
      I5 => \icmp_ln24_reg_1408[0]_i_8_n_5\,
      O => \icmp_ln24_reg_1408[0]_i_5_n_5\
    );
\icmp_ln24_reg_1408[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => add_ln24_reg_1412_reg(1),
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \indvar_flatten80_reg_265_reg_n_5_[1]\,
      O => \icmp_ln24_reg_1408[0]_i_6_n_5\
    );
\icmp_ln24_reg_1408[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[4]\,
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => add_ln24_reg_1412_reg(4),
      O => \icmp_ln24_reg_1408[0]_i_7_n_5\
    );
\icmp_ln24_reg_1408[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => add_ln24_reg_1412_reg(2),
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \indvar_flatten80_reg_265_reg_n_5_[2]\,
      O => \icmp_ln24_reg_1408[0]_i_8_n_5\
    );
\icmp_ln24_reg_1408_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      Q => \icmp_ln24_reg_1408_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln24_reg_1408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln24_fu_509_p2,
      Q => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln32_reg_1417[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln24_fu_509_p2,
      O => icmp_ln32_reg_14170
    );
\icmp_ln32_reg_1417[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => network_mul_mul_16s_15s_30_1_1_U7_n_38,
      O => icmp_ln32_fu_521_p2
    );
\icmp_ln32_reg_1417_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_14170,
      D => icmp_ln32_fu_521_p2,
      Q => icmp_ln32_reg_1417,
      R => '0'
    );
\icmp_ln33_reg_1451[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F2D0D0D0F2F2F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln24_fu_509_p2,
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => \icmp_ln33_reg_1451[0]_i_2_n_5\,
      I4 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I5 => \icmp_ln33_reg_1451[0]_i_3_n_5\,
      O => \icmp_ln33_reg_1451[0]_i_1_n_5\
    );
\icmp_ln33_reg_1451[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => out_w_0_reg_311(3),
      I1 => out_w_0_reg_311(1),
      I2 => out_w_0_reg_311(4),
      I3 => out_w_0_reg_311(0),
      I4 => out_w_0_reg_311(2),
      O => \icmp_ln33_reg_1451[0]_i_2_n_5\
    );
\icmp_ln33_reg_1451[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => out_w_reg_1520(1),
      I1 => out_w_reg_1520(0),
      I2 => out_w_reg_1520(2),
      I3 => out_w_reg_1520(4),
      I4 => out_w_reg_1520(3),
      O => \icmp_ln33_reg_1451[0]_i_3_n_5\
    );
\icmp_ln33_reg_1451_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln33_reg_1451[0]_i_1_n_5\,
      Q => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      R => '0'
    );
\indvar_flatten80_reg_265[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      O => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1412_reg(0),
      Q => \indvar_flatten80_reg_265_reg_n_5_[0]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1412_reg(1),
      Q => \indvar_flatten80_reg_265_reg_n_5_[1]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1412_reg(2),
      Q => \indvar_flatten80_reg_265_reg_n_5_[2]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1412_reg(3),
      Q => \indvar_flatten80_reg_265_reg_n_5_[3]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1412_reg(4),
      Q => \indvar_flatten80_reg_265_reg_n_5_[4]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1412_reg(5),
      Q => \indvar_flatten80_reg_265_reg_n_5_[5]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1412_reg(6),
      Q => \indvar_flatten80_reg_265_reg_n_5_[6]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1412_reg(7),
      Q => \indvar_flatten80_reg_265_reg_n_5_[7]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1412_reg(8),
      Q => \indvar_flatten80_reg_265_reg_n_5_[8]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1412_reg(9),
      Q => \indvar_flatten80_reg_265_reg_n_5_[9]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_3_reg_1663_reg_n_5_[0]\,
      Q => indvar_flatten_reg_288(0),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_3_reg_1663_reg_n_5_[1]\,
      Q => indvar_flatten_reg_288(1),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_3_reg_1663_reg_n_5_[2]\,
      Q => indvar_flatten_reg_288(2),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_3_reg_1663_reg_n_5_[3]\,
      Q => indvar_flatten_reg_288(3),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_3_reg_1663_reg_n_5_[4]\,
      Q => indvar_flatten_reg_288(4),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_3_reg_1663_reg_n_5_[5]\,
      Q => indvar_flatten_reg_288(5),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_3_reg_1663_reg_n_5_[6]\,
      Q => indvar_flatten_reg_288(6),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_3_reg_1663_reg_n_5_[7]\,
      Q => indvar_flatten_reg_288(7),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_3_reg_1663_reg_n_5_[8]\,
      Q => indvar_flatten_reg_288(8),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_3_reg_1663_reg_n_5_[9]\,
      Q => indvar_flatten_reg_288(9),
      R => indvar_flatten80_reg_265
    );
network_mul_mul_16s_15s_30_1_1_U14: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1
     port map (
      B(13) => network_mul_mul_16s_15s_30_1_1_U6_n_23,
      B(12) => network_mul_mul_16s_15s_30_1_1_U6_n_24,
      B(11) => network_mul_mul_16s_15s_30_1_1_U6_n_25,
      B(10) => network_mul_mul_16s_15s_30_1_1_U6_n_26,
      B(9) => network_mul_mul_16s_15s_30_1_1_U6_n_27,
      B(8) => network_mul_mul_16s_15s_30_1_1_U6_n_28,
      B(7) => network_mul_mul_16s_15s_30_1_1_U6_n_29,
      B(6) => network_mul_mul_16s_15s_30_1_1_U6_n_30,
      B(5) => network_mul_mul_16s_15s_30_1_1_U6_n_31,
      B(4) => network_mul_mul_16s_15s_30_1_1_U6_n_32,
      B(3) => network_mul_mul_16s_15s_30_1_1_U6_n_33,
      B(2) => network_mul_mul_16s_15s_30_1_1_U6_n_34,
      B(1) => network_mul_mul_16s_15s_30_1_1_U6_n_35,
      B(0) => network_mul_mul_16s_15s_30_1_1_U6_n_36,
      E(0) => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      P(15 downto 0) => trunc_ln46_8_reg_1708(15 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SeparableConv2D_0_w_s_ce0 => SeparableConv2D_0_w_s_ce0,
      ap_clk => ap_clk,
      \^p\ => network_mul_mul_16s_15s_30_1_1_U6_n_21,
      p_0(15 downto 0) => p_0(15 downto 0),
      p_1 => ap_enable_reg_pp0_iter1_reg_n_5,
      p_2 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      p_3 => \icmp_ln24_reg_1408_pp0_iter1_reg_reg_n_5_[0]\
    );
network_mul_mul_16s_15s_30_1_1_U6: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_11
     port map (
      B(13) => network_mul_mul_16s_15s_30_1_1_U6_n_23,
      B(12) => network_mul_mul_16s_15s_30_1_1_U6_n_24,
      B(11) => network_mul_mul_16s_15s_30_1_1_U6_n_25,
      B(10) => network_mul_mul_16s_15s_30_1_1_U6_n_26,
      B(9) => network_mul_mul_16s_15s_30_1_1_U6_n_27,
      B(8) => network_mul_mul_16s_15s_30_1_1_U6_n_28,
      B(7) => network_mul_mul_16s_15s_30_1_1_U6_n_29,
      B(6) => network_mul_mul_16s_15s_30_1_1_U6_n_30,
      B(5) => network_mul_mul_16s_15s_30_1_1_U6_n_31,
      B(4) => network_mul_mul_16s_15s_30_1_1_U6_n_32,
      B(3) => network_mul_mul_16s_15s_30_1_1_U6_n_33,
      B(2) => network_mul_mul_16s_15s_30_1_1_U6_n_34,
      B(1) => network_mul_mul_16s_15s_30_1_1_U6_n_35,
      B(0) => network_mul_mul_16s_15s_30_1_1_U6_n_36,
      D(15) => network_mul_mul_16s_15s_30_1_1_U6_n_5,
      D(14) => network_mul_mul_16s_15s_30_1_1_U6_n_6,
      D(13) => network_mul_mul_16s_15s_30_1_1_U6_n_7,
      D(12) => network_mul_mul_16s_15s_30_1_1_U6_n_8,
      D(11) => network_mul_mul_16s_15s_30_1_1_U6_n_9,
      D(10) => network_mul_mul_16s_15s_30_1_1_U6_n_10,
      D(9) => network_mul_mul_16s_15s_30_1_1_U6_n_11,
      D(8) => network_mul_mul_16s_15s_30_1_1_U6_n_12,
      D(7) => network_mul_mul_16s_15s_30_1_1_U6_n_13,
      D(6) => network_mul_mul_16s_15s_30_1_1_U6_n_14,
      D(5) => network_mul_mul_16s_15s_30_1_1_U6_n_15,
      D(4) => network_mul_mul_16s_15s_30_1_1_U6_n_16,
      D(3) => network_mul_mul_16s_15s_30_1_1_U6_n_17,
      D(2) => network_mul_mul_16s_15s_30_1_1_U6_n_18,
      D(1) => network_mul_mul_16s_15s_30_1_1_U6_n_19,
      D(0) => network_mul_mul_16s_15s_30_1_1_U6_n_20,
      Q(4) => ap_CS_fsm_pp0_stage4,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SeparableConv2D_0_w_s_ce0 => SeparableConv2D_0_w_s_ce0,
      \ap_CS_fsm_reg[2]\ => network_mul_mul_16s_15s_30_1_1_U6_n_21,
      \ap_CS_fsm_reg[4]\ => network_mul_mul_16s_15s_30_1_1_U6_n_38,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \g0_b0__0_i_1\ => network_mul_mul_16s_15s_30_1_1_U7_n_37,
      icmp_ln32_reg_1417 => icmp_ln32_reg_1417,
      or_ln27_1_fu_1087_p3(0) => or_ln27_1_fu_1087_p3(0),
      p(15 downto 0) => p_0(15 downto 0),
      p_0 => \icmp_ln24_reg_1408_pp0_iter1_reg_reg_n_5_[0]\,
      p_1 => ap_enable_reg_pp0_iter1_reg_n_5,
      p_2 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      p_3 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      p_shl13_cast_mid170_c_fu_833_p1(0) => p_shl13_cast_mid170_c_fu_833_p1(5),
      reg_3230 => reg_3230,
      select_ln24_17_reg_1464_reg => select_ln24_17_reg_1464_reg,
      select_ln24_19_fu_785_p3 => select_ln24_19_fu_785_p3
    );
network_mul_mul_16s_15s_30_1_1_U7: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_12
     port map (
      B(13) => network_mul_mul_16s_15s_30_1_1_U7_n_23,
      B(12) => network_mul_mul_16s_15s_30_1_1_U7_n_24,
      B(11) => network_mul_mul_16s_15s_30_1_1_U7_n_25,
      B(10) => network_mul_mul_16s_15s_30_1_1_U7_n_26,
      B(9) => network_mul_mul_16s_15s_30_1_1_U7_n_27,
      B(8) => network_mul_mul_16s_15s_30_1_1_U7_n_28,
      B(7) => network_mul_mul_16s_15s_30_1_1_U7_n_29,
      B(6) => network_mul_mul_16s_15s_30_1_1_U7_n_30,
      B(5) => network_mul_mul_16s_15s_30_1_1_U7_n_31,
      B(4) => network_mul_mul_16s_15s_30_1_1_U7_n_32,
      B(3) => network_mul_mul_16s_15s_30_1_1_U7_n_33,
      B(2) => network_mul_mul_16s_15s_30_1_1_U7_n_34,
      B(1) => network_mul_mul_16s_15s_30_1_1_U7_n_35,
      B(0) => network_mul_mul_16s_15s_30_1_1_U7_n_36,
      D(15) => network_mul_mul_16s_15s_30_1_1_U7_n_5,
      D(14) => network_mul_mul_16s_15s_30_1_1_U7_n_6,
      D(13) => network_mul_mul_16s_15s_30_1_1_U7_n_7,
      D(12) => network_mul_mul_16s_15s_30_1_1_U7_n_8,
      D(11) => network_mul_mul_16s_15s_30_1_1_U7_n_9,
      D(10) => network_mul_mul_16s_15s_30_1_1_U7_n_10,
      D(9) => network_mul_mul_16s_15s_30_1_1_U7_n_11,
      D(8) => network_mul_mul_16s_15s_30_1_1_U7_n_12,
      D(7) => network_mul_mul_16s_15s_30_1_1_U7_n_13,
      D(6) => network_mul_mul_16s_15s_30_1_1_U7_n_14,
      D(5) => network_mul_mul_16s_15s_30_1_1_U7_n_15,
      D(4) => network_mul_mul_16s_15s_30_1_1_U7_n_16,
      D(3) => network_mul_mul_16s_15s_30_1_1_U7_n_17,
      D(2) => network_mul_mul_16s_15s_30_1_1_U7_n_18,
      D(1) => network_mul_mul_16s_15s_30_1_1_U7_n_19,
      D(0) => network_mul_mul_16s_15s_30_1_1_U7_n_20,
      Q(4) => ap_CS_fsm_pp0_stage4,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SeparableConv2D_0_w_s_ce1 => SeparableConv2D_0_w_s_ce1,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \icmp_ln24_reg_1408_reg[0]\ => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      icmp_ln32_reg_1417 => icmp_ln32_reg_1417,
      \icmp_ln32_reg_1417[0]_i_3\(9) => \select_ln32_3_reg_1663_reg_n_5_[9]\,
      \icmp_ln32_reg_1417[0]_i_3\(8) => \select_ln32_3_reg_1663_reg_n_5_[8]\,
      \icmp_ln32_reg_1417[0]_i_3\(7) => \select_ln32_3_reg_1663_reg_n_5_[7]\,
      \icmp_ln32_reg_1417[0]_i_3\(6) => \select_ln32_3_reg_1663_reg_n_5_[6]\,
      \icmp_ln32_reg_1417[0]_i_3\(5) => \select_ln32_3_reg_1663_reg_n_5_[5]\,
      \icmp_ln32_reg_1417[0]_i_3\(4) => \select_ln32_3_reg_1663_reg_n_5_[4]\,
      \icmp_ln32_reg_1417[0]_i_3\(3) => \select_ln32_3_reg_1663_reg_n_5_[3]\,
      \icmp_ln32_reg_1417[0]_i_3\(2) => \select_ln32_3_reg_1663_reg_n_5_[2]\,
      \icmp_ln32_reg_1417[0]_i_3\(1) => \select_ln32_3_reg_1663_reg_n_5_[1]\,
      \icmp_ln32_reg_1417[0]_i_3\(0) => \select_ln32_3_reg_1663_reg_n_5_[0]\,
      \icmp_ln32_reg_1417[0]_i_3_0\(9 downto 0) => indvar_flatten_reg_288(9 downto 0),
      \indvar_flatten_reg_288_reg[8]\ => network_mul_mul_16s_15s_30_1_1_U7_n_38,
      or_ln27_1_fu_1087_p3(0) => or_ln27_1_fu_1087_p3(0),
      p => network_mul_mul_16s_15s_30_1_1_U6_n_38,
      p_0(15 downto 0) => \^p\(15 downto 0),
      p_1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      p_2 => ap_enable_reg_pp0_iter1_reg_n_5,
      p_3 => \select_ln27_reg_1383_reg_n_5_[0]\,
      p_4 => \select_ln27_reg_1383_reg_n_5_[1]\,
      reg_3230 => reg_3230,
      select_ln24_23_reg_1546 => select_ln24_23_reg_1546,
      \select_ln24_23_reg_1546_reg[0]\ => network_mul_mul_16s_15s_30_1_1_U7_n_37,
      xor_ln24_2_reg_1474 => xor_ln24_2_reg_1474
    );
network_mul_mul_16s_15s_30_1_1_U8: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_13
     port map (
      B(13) => network_mul_mul_16s_15s_30_1_1_U6_n_23,
      B(12) => network_mul_mul_16s_15s_30_1_1_U6_n_24,
      B(11) => network_mul_mul_16s_15s_30_1_1_U6_n_25,
      B(10) => network_mul_mul_16s_15s_30_1_1_U6_n_26,
      B(9) => network_mul_mul_16s_15s_30_1_1_U6_n_27,
      B(8) => network_mul_mul_16s_15s_30_1_1_U6_n_28,
      B(7) => network_mul_mul_16s_15s_30_1_1_U6_n_29,
      B(6) => network_mul_mul_16s_15s_30_1_1_U6_n_30,
      B(5) => network_mul_mul_16s_15s_30_1_1_U6_n_31,
      B(4) => network_mul_mul_16s_15s_30_1_1_U6_n_32,
      B(3) => network_mul_mul_16s_15s_30_1_1_U6_n_33,
      B(2) => network_mul_mul_16s_15s_30_1_1_U6_n_34,
      B(1) => network_mul_mul_16s_15s_30_1_1_U6_n_35,
      B(0) => network_mul_mul_16s_15s_30_1_1_U6_n_36,
      D(15) => network_mul_mul_16s_15s_30_1_1_U8_n_5,
      D(14) => network_mul_mul_16s_15s_30_1_1_U8_n_6,
      D(13) => network_mul_mul_16s_15s_30_1_1_U8_n_7,
      D(12) => network_mul_mul_16s_15s_30_1_1_U8_n_8,
      D(11) => network_mul_mul_16s_15s_30_1_1_U8_n_9,
      D(10) => network_mul_mul_16s_15s_30_1_1_U8_n_10,
      D(9) => network_mul_mul_16s_15s_30_1_1_U8_n_11,
      D(8) => network_mul_mul_16s_15s_30_1_1_U8_n_12,
      D(7) => network_mul_mul_16s_15s_30_1_1_U8_n_13,
      D(6) => network_mul_mul_16s_15s_30_1_1_U8_n_14,
      D(5) => network_mul_mul_16s_15s_30_1_1_U8_n_15,
      D(4) => network_mul_mul_16s_15s_30_1_1_U8_n_16,
      D(3) => network_mul_mul_16s_15s_30_1_1_U8_n_17,
      D(2) => network_mul_mul_16s_15s_30_1_1_U8_n_18,
      D(1) => network_mul_mul_16s_15s_30_1_1_U8_n_19,
      D(0) => network_mul_mul_16s_15s_30_1_1_U8_n_20,
      Q(1) => ap_CS_fsm_pp0_stage4,
      Q(0) => ap_CS_fsm_pp0_stage2,
      SeparableConv2D_0_w_s_ce0 => SeparableConv2D_0_w_s_ce0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p => network_mul_mul_16s_15s_30_1_1_U6_n_21,
      p_0(15 downto 0) => p_0(15 downto 0),
      p_1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      reg_3310 => reg_3310
    );
network_mul_mul_16s_15s_30_1_1_U9: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_14
     port map (
      B(13) => network_mul_mul_16s_15s_30_1_1_U7_n_23,
      B(12) => network_mul_mul_16s_15s_30_1_1_U7_n_24,
      B(11) => network_mul_mul_16s_15s_30_1_1_U7_n_25,
      B(10) => network_mul_mul_16s_15s_30_1_1_U7_n_26,
      B(9) => network_mul_mul_16s_15s_30_1_1_U7_n_27,
      B(8) => network_mul_mul_16s_15s_30_1_1_U7_n_28,
      B(7) => network_mul_mul_16s_15s_30_1_1_U7_n_29,
      B(6) => network_mul_mul_16s_15s_30_1_1_U7_n_30,
      B(5) => network_mul_mul_16s_15s_30_1_1_U7_n_31,
      B(4) => network_mul_mul_16s_15s_30_1_1_U7_n_32,
      B(3) => network_mul_mul_16s_15s_30_1_1_U7_n_33,
      B(2) => network_mul_mul_16s_15s_30_1_1_U7_n_34,
      B(1) => network_mul_mul_16s_15s_30_1_1_U7_n_35,
      B(0) => network_mul_mul_16s_15s_30_1_1_U7_n_36,
      D(15) => network_mul_mul_16s_15s_30_1_1_U9_n_5,
      D(14) => network_mul_mul_16s_15s_30_1_1_U9_n_6,
      D(13) => network_mul_mul_16s_15s_30_1_1_U9_n_7,
      D(12) => network_mul_mul_16s_15s_30_1_1_U9_n_8,
      D(11) => network_mul_mul_16s_15s_30_1_1_U9_n_9,
      D(10) => network_mul_mul_16s_15s_30_1_1_U9_n_10,
      D(9) => network_mul_mul_16s_15s_30_1_1_U9_n_11,
      D(8) => network_mul_mul_16s_15s_30_1_1_U9_n_12,
      D(7) => network_mul_mul_16s_15s_30_1_1_U9_n_13,
      D(6) => network_mul_mul_16s_15s_30_1_1_U9_n_14,
      D(5) => network_mul_mul_16s_15s_30_1_1_U9_n_15,
      D(4) => network_mul_mul_16s_15s_30_1_1_U9_n_16,
      D(3) => network_mul_mul_16s_15s_30_1_1_U9_n_17,
      D(2) => network_mul_mul_16s_15s_30_1_1_U9_n_18,
      D(1) => network_mul_mul_16s_15s_30_1_1_U9_n_19,
      D(0) => network_mul_mul_16s_15s_30_1_1_U9_n_20,
      SeparableConv2D_0_w_s_ce1 => SeparableConv2D_0_w_s_ce1,
      ap_clk => ap_clk,
      p => network_mul_mul_16s_15s_30_1_1_U6_n_38,
      p_0(15 downto 0) => \^p\(15 downto 0),
      reg_3310 => reg_3310
    );
\out_d_0_reg_276[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBF0080"
    )
        port map (
      I0 => select_ln24_23_reg_1546,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I4 => or_ln27_1_fu_1087_p3(0),
      I5 => indvar_flatten80_reg_265,
      O => \out_d_0_reg_276[0]_i_1_n_5\
    );
\out_d_0_reg_276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_d_0_reg_276[0]_i_1_n_5\,
      Q => or_ln27_1_fu_1087_p3(0),
      R => '0'
    );
\out_d_reg_1373[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => or_ln27_1_fu_1087_p3(0),
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln24_23_reg_1546,
      O => data4
    );
\out_d_reg_1373_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => data4,
      Q => p_shl13_cast_mid170_c_fu_833_p1(5),
      R => '0'
    );
\out_h_0_reg_300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => select_ln32_reg_1628(0),
      Q => out_h_0_reg_300(0),
      R => indvar_flatten80_reg_265
    );
\out_h_0_reg_300_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => select_ln32_reg_1628(1),
      Q => out_h_0_reg_300(1),
      R => indvar_flatten80_reg_265
    );
\out_h_0_reg_300_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => select_ln32_reg_1628(2),
      Q => out_h_0_reg_300(2),
      R => indvar_flatten80_reg_265
    );
\out_h_0_reg_300_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => select_ln32_reg_1628(3),
      Q => out_h_0_reg_300(3),
      R => indvar_flatten80_reg_265
    );
\out_h_0_reg_300_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => select_ln32_reg_1628(4),
      Q => out_h_0_reg_300(4),
      R => indvar_flatten80_reg_265
    );
\out_h_reg_1456[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575FFFF"
    )
        port map (
      I0 => out_h_0_reg_300(0),
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => select_ln32_reg_1628(0),
      I4 => network_mul_mul_16s_15s_30_1_1_U7_n_38,
      O => out_h_fu_559_p2(0)
    );
\out_h_reg_1456[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"553CAA3C"
    )
        port map (
      I0 => out_h_0_reg_300(1),
      I1 => select_ln32_reg_1628(1),
      I2 => select_ln32_reg_1628(0),
      I3 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I4 => out_h_0_reg_300(0),
      O => \out_h_reg_1456[1]_i_1_n_5\
    );
\out_h_reg_1456[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5C3CCAAAAC3CC"
    )
        port map (
      I0 => out_h_0_reg_300(2),
      I1 => select_ln32_reg_1628(2),
      I2 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I3 => select_ln32_reg_1628(1),
      I4 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I5 => out_h_0_reg_300(1),
      O => \out_h_reg_1456[2]_i_1_n_5\
    );
\out_h_reg_1456[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_h_reg_1456[3]_i_2_n_5\,
      I1 => network_mul_mul_16s_15s_30_1_1_U7_n_38,
      O => \out_h_reg_1456[3]_i_1_n_5\
    );
\out_h_reg_1456[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B847B8B8"
    )
        port map (
      I0 => out_h_0_reg_300(3),
      I1 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I2 => select_ln32_reg_1628(3),
      I3 => tmp10_1_0_fu_435_p2(3),
      I4 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I5 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      O => \out_h_reg_1456[3]_i_2_n_5\
    );
\out_h_reg_1456[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7A70758F8A808"
    )
        port map (
      I0 => \out_h_reg_1456[4]_i_2_n_5\,
      I1 => select_ln32_reg_1628(0),
      I2 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I3 => out_h_0_reg_300(0),
      I4 => out_h_0_reg_300(4),
      I5 => select_ln32_reg_1628(4),
      O => \out_h_reg_1456[4]_i_1_n_5\
    );
\out_h_reg_1456[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => out_h_0_reg_300(3),
      I1 => select_ln32_reg_1628(3),
      I2 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I3 => select_ln32_reg_1628(2),
      I4 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I5 => out_h_0_reg_300(2),
      O => \out_h_reg_1456[4]_i_2_n_5\
    );
\out_h_reg_1456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_14170,
      D => out_h_fu_559_p2(0),
      Q => p_shl19_cast_mid1_fu_654_p1(5),
      R => '0'
    );
\out_h_reg_1456_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_14170,
      D => \out_h_reg_1456[1]_i_1_n_5\,
      Q => p_shl19_cast_mid1_fu_654_p1(6),
      R => \select_ln24_reg_1434[4]_i_1_n_5\
    );
\out_h_reg_1456_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_14170,
      D => \out_h_reg_1456[2]_i_1_n_5\,
      Q => p_shl19_cast_mid1_fu_654_p1(7),
      R => \select_ln24_reg_1434[4]_i_1_n_5\
    );
\out_h_reg_1456_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_14170,
      D => \out_h_reg_1456[3]_i_1_n_5\,
      Q => p_shl19_cast_mid1_fu_654_p1(8),
      R => '0'
    );
\out_h_reg_1456_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_14170,
      D => \out_h_reg_1456[4]_i_1_n_5\,
      Q => p_shl19_cast_mid1_fu_654_p1(9),
      R => \select_ln24_reg_1434[4]_i_1_n_5\
    );
\out_w_0_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => out_w_reg_1520(0),
      Q => out_w_0_reg_311(0),
      R => indvar_flatten80_reg_265
    );
\out_w_0_reg_311_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => out_w_reg_1520(1),
      Q => out_w_0_reg_311(1),
      R => indvar_flatten80_reg_265
    );
\out_w_0_reg_311_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => out_w_reg_1520(2),
      Q => out_w_0_reg_311(2),
      R => indvar_flatten80_reg_265
    );
\out_w_0_reg_311_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => out_w_reg_1520(3),
      Q => out_w_0_reg_311(3),
      R => indvar_flatten80_reg_265
    );
\out_w_0_reg_311_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => out_w_reg_1520(4),
      Q => out_w_0_reg_311(4),
      R => indvar_flatten80_reg_265
    );
\out_w_reg_1520[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => icmp_ln32_reg_1417,
      I1 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I2 => out_w_0_reg_311(0),
      O => zext_ln38_12_fu_751_p1(0)
    );
\out_w_reg_1520[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0102"
    )
        port map (
      I0 => out_w_0_reg_311(0),
      I1 => icmp_ln32_reg_1417,
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => out_w_0_reg_311(1),
      O => zext_ln38_12_fu_751_p1(1)
    );
\out_w_reg_1520[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070008"
    )
        port map (
      I0 => out_w_0_reg_311(0),
      I1 => out_w_0_reg_311(1),
      I2 => icmp_ln32_reg_1417,
      I3 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I4 => out_w_0_reg_311(2),
      O => zext_ln38_12_fu_751_p1(2)
    );
\out_w_reg_1520[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007F00000080"
    )
        port map (
      I0 => out_w_0_reg_311(1),
      I1 => out_w_0_reg_311(0),
      I2 => out_w_0_reg_311(2),
      I3 => icmp_ln32_reg_1417,
      I4 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I5 => out_w_0_reg_311(3),
      O => zext_ln38_12_fu_751_p1(3)
    );
\out_w_reg_1520[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      O => out_w_reg_15200
    );
\out_w_reg_1520[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => out_w_0_reg_311(3),
      I1 => out_w_0_reg_311(2),
      I2 => out_w_0_reg_311(0),
      I3 => out_w_0_reg_311(1),
      I4 => \out_w_reg_1520[4]_i_3_n_5\,
      I5 => out_w_0_reg_311(4),
      O => zext_ln38_12_fu_751_p1(4)
    );
\out_w_reg_1520[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln32_reg_1417,
      I1 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      O => \out_w_reg_1520[4]_i_3_n_5\
    );
\out_w_reg_1520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_15200,
      D => zext_ln38_12_fu_751_p1(0),
      Q => out_w_reg_1520(0),
      R => '0'
    );
\out_w_reg_1520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_15200,
      D => zext_ln38_12_fu_751_p1(1),
      Q => out_w_reg_1520(1),
      R => '0'
    );
\out_w_reg_1520_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_15200,
      D => zext_ln38_12_fu_751_p1(2),
      Q => out_w_reg_1520(2),
      R => '0'
    );
\out_w_reg_1520_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_15200,
      D => zext_ln38_12_fu_751_p1(3),
      Q => out_w_reg_1520(3),
      R => '0'
    );
\out_w_reg_1520_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_15200,
      D => zext_ln38_12_fu_751_p1(4),
      Q => out_w_reg_1520(4),
      R => '0'
    );
\ram_reg_0_i_100__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => add_ln38_8_fu_1147_p2(9),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => ram_reg_0_i_228_n_5,
      I3 => Q(1),
      I4 => ram_reg_0_9,
      O => \ram_reg_0_i_100__0_n_5\
    );
ram_reg_0_i_102: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => add_ln38_8_fu_1147_p2(8),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => ram_reg_0_i_231_n_5,
      I3 => Q(1),
      I4 => ram_reg_0_8,
      O => ram_reg_0_i_102_n_5
    );
ram_reg_0_i_104: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => add_ln38_8_fu_1147_p2(7),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => ram_reg_0_i_233_n_5,
      I3 => Q(1),
      I4 => ram_reg_0_7,
      O => ram_reg_0_i_104_n_5
    );
ram_reg_0_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => add_ln38_8_fu_1147_p2(6),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => ram_reg_0_i_235_n_5,
      I3 => Q(1),
      I4 => ram_reg_0_6,
      O => ram_reg_0_i_106_n_5
    );
ram_reg_0_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => add_ln38_8_fu_1147_p2(5),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => ram_reg_0_i_237_n_5,
      I3 => Q(1),
      I4 => ram_reg_0_5,
      O => ram_reg_0_i_108_n_5
    );
ram_reg_0_i_110: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => add_ln38_8_fu_1147_p2(4),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => ram_reg_0_i_240_n_5,
      I3 => Q(1),
      I4 => ram_reg_0_4,
      O => ram_reg_0_i_110_n_5
    );
ram_reg_0_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => add_ln38_8_fu_1147_p2(3),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => ram_reg_0_i_242_n_5,
      I3 => Q(1),
      I4 => ram_reg_0_3,
      O => ram_reg_0_i_112_n_5
    );
ram_reg_0_i_114: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => add_ln38_8_fu_1147_p2(2),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => ram_reg_0_i_244_n_5,
      I3 => Q(1),
      I4 => ram_reg_0_2,
      O => ram_reg_0_i_114_n_5
    );
ram_reg_0_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(1),
      I1 => tmp10_2_0_mid2_reg_1591(1),
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ram_reg_0_i_246_n_5,
      I4 => Q(1),
      I5 => ram_reg_0_1,
      O => ram_reg_0_i_116_n_5
    );
ram_reg_0_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF00C0FFC500C5"
    )
        port map (
      I0 => out_w_0_mid2_fu_639_p3(0),
      I1 => add_ln38_6_reg_1566(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => zext_ln38_1_reg_1509(0),
      I5 => ap_CS_fsm_pp0_stage2,
      O => grp_depthwise_conv2d_fix_fu_475_input_r_address1(0)
    );
ram_reg_0_i_129: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage4,
      O => ram_reg_0_i_129_n_5
    );
ram_reg_0_i_130: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_130_n_5
    );
ram_reg_0_i_133: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage4,
      O => grp_depthwise_conv2d_fix_fu_475_input_r_ce1
    );
ram_reg_0_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00000000000000"
    )
        port map (
      I0 => add_ln38_7_reg_1571(10),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ram_reg_0_i_129_n_5,
      I4 => ram_reg_0_i_266_n_5,
      I5 => Q(1),
      O => \^add_ln38_7_reg_1571_reg[10]_0\
    );
ram_reg_0_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCCCCCAA0F0F0F"
    )
        port map (
      I0 => add_ln38_10_reg_1653(9),
      I1 => data1(9),
      I2 => ram_reg_0_i_283_n_5,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_284_n_5,
      O => grp_depthwise_conv2d_fix_fu_475_input_r_address0(9)
    );
ram_reg_0_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCCCCCAA0F0F0F"
    )
        port map (
      I0 => add_ln38_10_reg_1653(8),
      I1 => data1(8),
      I2 => ram_reg_0_i_289_n_5,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_284_n_5,
      O => grp_depthwise_conv2d_fix_fu_475_input_r_address0(8)
    );
ram_reg_0_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCCCCCAA0F0F0F"
    )
        port map (
      I0 => add_ln38_10_reg_1653(7),
      I1 => data1(7),
      I2 => ram_reg_0_i_293_n_5,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_284_n_5,
      O => grp_depthwise_conv2d_fix_fu_475_input_r_address0(7)
    );
ram_reg_0_i_176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCCCCCAA0F0F0F"
    )
        port map (
      I0 => add_ln38_10_reg_1653(6),
      I1 => data1(6),
      I2 => ram_reg_0_i_299_n_5,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_284_n_5,
      O => grp_depthwise_conv2d_fix_fu_475_input_r_address0(6)
    );
ram_reg_0_i_181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCCCCCAA0F0F0F"
    )
        port map (
      I0 => add_ln38_10_reg_1653(5),
      I1 => data1(5),
      I2 => ram_reg_0_i_303_n_5,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_284_n_5,
      O => grp_depthwise_conv2d_fix_fu_475_input_r_address0(5)
    );
ram_reg_0_i_186: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC5C5C5C0C5C5C5C"
    )
        port map (
      I0 => ram_reg_0_i_307_n_5,
      I1 => add_ln38_10_reg_1653(4),
      I2 => ram_reg_0_i_308_n_5,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => data1(4),
      O => grp_depthwise_conv2d_fix_fu_475_input_r_address0(4)
    );
\ram_reg_0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_2,
      I1 => Q(1),
      I2 => grp_depthwise_conv2d_fix_fu_475_output_r_ce0,
      I3 => \icmp_ln24_reg_1408_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => ram_reg_2_0,
      I5 => ram_reg_2_1,
      O => WEA(0)
    );
ram_reg_0_i_191: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCCCCCAA0F0F0F"
    )
        port map (
      I0 => add_ln38_10_reg_1653(3),
      I1 => data1(3),
      I2 => ram_reg_0_i_313_n_5,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_284_n_5,
      O => grp_depthwise_conv2d_fix_fu_475_input_r_address0(3)
    );
ram_reg_0_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC5C5C5C0C5C5C5C"
    )
        port map (
      I0 => ram_reg_0_i_323_n_5,
      I1 => add_ln38_10_reg_1653(2),
      I2 => ram_reg_0_i_308_n_5,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => data1(2),
      O => grp_depthwise_conv2d_fix_fu_475_input_r_address0(2)
    );
ram_reg_0_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_0_i_39_n_5,
      I1 => grp_max_pooling2d_fix16_fu_525_input_r_ce1,
      O => MemBank_B_ce1,
      S => MemBank_B_address011_out
    );
ram_reg_0_i_202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C5CFC5CFC5C0C5C"
    )
        port map (
      I0 => ram_reg_0_i_327_n_5,
      I1 => add_ln38_10_reg_1653(1),
      I2 => ram_reg_0_i_308_n_5,
      I3 => ram_reg_0_i_284_n_5,
      I4 => tmp10_2_0_mid2_reg_1591(1),
      I5 => out_w_reg_1520(1),
      O => grp_depthwise_conv2d_fix_fu_475_input_r_address0(1)
    );
ram_reg_0_i_207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCCCCCAA0F0F0F"
    )
        port map (
      I0 => add_ln38_10_reg_1653(0),
      I1 => out_w_reg_1520(0),
      I2 => ram_reg_0_i_331_n_5,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_284_n_5,
      O => grp_depthwise_conv2d_fix_fu_475_input_r_address0(0)
    );
ram_reg_0_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_100__0_n_5\,
      I1 => grp_max_pooling2d_fix16_fu_525_input_r_address1(8),
      O => ADDRBWRADDR(8),
      S => MemBank_B_address011_out
    );
ram_reg_0_i_211: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_334_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_211_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_211_n_7,
      CO(0) => NLW_ram_reg_0_i_211_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_211_O_UNCONNECTED(3 downto 1),
      O(0) => sext_ln38_3_fu_761_p1(9),
      S(3 downto 1) => B"001",
      S(0) => ram_reg_0_i_335_n_5
    );
ram_reg_0_i_212: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_336_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_212_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_212_n_7,
      CO(0) => NLW_ram_reg_0_i_212_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_212_O_UNCONNECTED(3 downto 1),
      O(0) => sext_ln38_5_fu_920_p1(9),
      S(3 downto 1) => B"001",
      S(0) => tmp10_0_0_mid2_reg_1497_reg(8)
    );
ram_reg_0_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_0_i_102_n_5,
      I1 => grp_max_pooling2d_fix16_fu_525_input_r_address1(7),
      O => ADDRBWRADDR(7),
      S => MemBank_B_address011_out
    );
ram_reg_0_i_227: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_230_n_5,
      CO(3 downto 0) => NLW_ram_reg_0_i_227_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_227_O_UNCONNECTED(3 downto 1),
      O(0) => add_ln38_8_fu_1147_p2(9),
      S(3 downto 1) => B"000",
      S(0) => tmp10_2_0_mid2_reg_1591(9)
    );
ram_reg_0_i_228: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln38_6_reg_1566(9),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln38_5_fu_920_p1(9),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln38_3_fu_761_p1(9),
      O => ram_reg_0_i_228_n_5
    );
ram_reg_0_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_0_i_104_n_5,
      I1 => grp_max_pooling2d_fix16_fu_525_input_r_address1(6),
      O => ADDRBWRADDR(6),
      S => MemBank_B_address011_out
    );
ram_reg_0_i_230: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_239_n_5,
      CO(3) => ram_reg_0_i_230_n_5,
      CO(2) => ram_reg_0_i_230_n_6,
      CO(1) => ram_reg_0_i_230_n_7,
      CO(0) => ram_reg_0_i_230_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln38_8_fu_1147_p2(8 downto 5),
      S(3 downto 0) => tmp10_2_0_mid2_reg_1591(8 downto 5)
    );
ram_reg_0_i_231: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln38_6_reg_1566(8),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln38_5_fu_920_p1(8),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln38_3_fu_761_p1(8),
      O => ram_reg_0_i_231_n_5
    );
ram_reg_0_i_233: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln38_6_reg_1566(7),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln38_5_fu_920_p1(7),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln38_3_fu_761_p1(7),
      O => ram_reg_0_i_233_n_5
    );
ram_reg_0_i_235: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln38_6_reg_1566(6),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln38_5_fu_920_p1(6),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln38_3_fu_761_p1(6),
      O => ram_reg_0_i_235_n_5
    );
ram_reg_0_i_237: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln38_6_reg_1566(5),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln38_5_fu_920_p1(5),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln38_3_fu_761_p1(5),
      O => ram_reg_0_i_237_n_5
    );
ram_reg_0_i_239: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_239_n_5,
      CO(2) => ram_reg_0_i_239_n_6,
      CO(1) => ram_reg_0_i_239_n_7,
      CO(0) => ram_reg_0_i_239_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln38_1_reg_1509(4 downto 1),
      O(3 downto 1) => add_ln38_8_fu_1147_p2(4 downto 2),
      O(0) => NLW_ram_reg_0_i_239_O_UNCONNECTED(0),
      S(3) => ram_reg_0_i_354_n_5,
      S(2) => ram_reg_0_i_355_n_5,
      S(1) => ram_reg_0_i_356_n_5,
      S(0) => add_ln38_8_fu_1147_p2(1)
    );
ram_reg_0_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_0_i_106_n_5,
      I1 => grp_max_pooling2d_fix16_fu_525_input_r_address1(5),
      O => ADDRBWRADDR(5),
      S => MemBank_B_address011_out
    );
ram_reg_0_i_240: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln38_6_reg_1566(4),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln38_5_fu_920_p1(4),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln38_3_fu_761_p1(4),
      O => ram_reg_0_i_240_n_5
    );
ram_reg_0_i_242: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln38_6_reg_1566(3),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln38_5_fu_920_p1(3),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln38_3_fu_761_p1(3),
      O => ram_reg_0_i_242_n_5
    );
ram_reg_0_i_244: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln38_6_reg_1566(2),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln38_5_fu_920_p1(2),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln38_3_fu_761_p1(2),
      O => ram_reg_0_i_244_n_5
    );
ram_reg_0_i_246: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBBBBB88B8888"
    )
        port map (
      I0 => add_ln38_6_reg_1566(1),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => tmp10_0_0_mid2_reg_1497_reg(0),
      I3 => zext_ln38_1_reg_1509(1),
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => sext_ln38_3_fu_761_p1(1),
      O => ram_reg_0_i_246_n_5
    );
ram_reg_0_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_0_i_108_n_5,
      I1 => grp_max_pooling2d_fix16_fu_525_input_r_address1(4),
      O => ADDRBWRADDR(4),
      S => MemBank_B_address011_out
    );
\ram_reg_0_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000888B8888"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_output_r_address0(13),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => P(13),
      I5 => ram_reg_0_0,
      O => \add_ln46_reg_1576_pp0_iter1_reg_reg[10]_0\
    );
ram_reg_0_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_0_i_110_n_5,
      I1 => grp_max_pooling2d_fix16_fu_525_input_r_address1(3),
      O => ADDRBWRADDR(3),
      S => MemBank_B_address011_out
    );
ram_reg_0_i_266: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAACAAA"
    )
        port map (
      I0 => ram_reg_0_i_401_n_7,
      I1 => ram_reg_0_i_402_n_7,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_0_i_266_n_5
    );
ram_reg_0_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_0_i_112_n_5,
      I1 => grp_max_pooling2d_fix16_fu_525_input_r_address1(2),
      O => ADDRBWRADDR(2),
      S => MemBank_B_address011_out
    );
ram_reg_0_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_0_i_114_n_5,
      I1 => grp_max_pooling2d_fix16_fu_525_input_r_address1(1),
      O => ADDRBWRADDR(1),
      S => MemBank_B_address011_out
    );
ram_reg_0_i_282: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_288_n_5,
      CO(3 downto 0) => NLW_ram_reg_0_i_282_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_282_O_UNCONNECTED(3 downto 1),
      O(0) => data1(9),
      S(3 downto 1) => B"000",
      S(0) => tmp10_2_0_mid2_reg_1591(9)
    );
ram_reg_0_i_283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0F0F27270F0F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => sext_ln38_7_fu_933_p1(9),
      I2 => sext_ln38_1_fu_736_p1(9),
      I3 => add_ln38_7_reg_1571(9),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_0_i_283_n_5
    );
ram_reg_0_i_284: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_284_n_5
    );
ram_reg_0_i_288: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_309_n_5,
      CO(3) => ram_reg_0_i_288_n_5,
      CO(2) => ram_reg_0_i_288_n_6,
      CO(1) => ram_reg_0_i_288_n_7,
      CO(0) => ram_reg_0_i_288_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 0) => tmp10_2_0_mid2_reg_1591(8 downto 5)
    );
ram_reg_0_i_289: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0F0F27270F0F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => sext_ln38_7_fu_933_p1(8),
      I2 => sext_ln38_1_fu_736_p1(8),
      I3 => add_ln38_7_reg_1571(8),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_0_i_289_n_5
    );
ram_reg_0_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_0_i_116_n_5,
      I1 => grp_max_pooling2d_fix16_fu_525_input_r_address1(0),
      O => ADDRBWRADDR(0),
      S => MemBank_B_address011_out
    );
ram_reg_0_i_293: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF33331B1B3333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => sext_ln38_1_fu_736_p1(7),
      I2 => sext_ln38_7_fu_933_p1(7),
      I3 => add_ln38_7_reg_1571(7),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_0_i_293_n_5
    );
ram_reg_0_i_299: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00331B33FF331B33"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => sext_ln38_1_fu_736_p1(6),
      I2 => sext_ln38_7_fu_933_p1(6),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => add_ln38_7_reg_1571(6),
      O => ram_reg_0_i_299_n_5
    );
\ram_reg_0_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000888B8888"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_output_r_address0(13),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => P(12),
      I5 => ram_reg_0_0,
      O => \add_ln46_reg_1576_pp0_iter1_reg_reg[10]_1\
    );
ram_reg_0_i_303: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF33331B1B3333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => sext_ln38_1_fu_736_p1(5),
      I2 => sext_ln38_7_fu_933_p1(5),
      I3 => add_ln38_7_reg_1571(5),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_0_i_303_n_5
    );
ram_reg_0_i_307: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F470FFF0F470F"
    )
        port map (
      I0 => sext_ln38_7_fu_933_p1(4),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => sext_ln38_1_fu_736_p1(4),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => add_ln38_7_reg_1571(4),
      O => ram_reg_0_i_307_n_5
    );
ram_reg_0_i_308: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => ram_reg_0_i_308_n_5
    );
ram_reg_0_i_309: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_309_n_5,
      CO(2) => ram_reg_0_i_309_n_6,
      CO(1) => ram_reg_0_i_309_n_7,
      CO(0) => ram_reg_0_i_309_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_2_0_mid2_reg_1591(4 downto 1),
      O(3 downto 1) => data1(4 downto 2),
      O(0) => NLW_ram_reg_0_i_309_O_UNCONNECTED(0),
      S(3) => ram_reg_0_i_430_n_5,
      S(2) => ram_reg_0_i_431_n_5,
      S(1) => ram_reg_0_i_432_n_5,
      S(0) => data1(1)
    );
ram_reg_0_i_313: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0F0F27270F0F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => sext_ln38_7_fu_933_p1(3),
      I2 => sext_ln38_1_fu_736_p1(3),
      I3 => add_ln38_7_reg_1571(3),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_0_i_313_n_5
    );
ram_reg_0_i_323: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F470FFF0F470F"
    )
        port map (
      I0 => sext_ln38_7_fu_933_p1(2),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => sext_ln38_1_fu_736_p1(2),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => add_ln38_7_reg_1571(2),
      O => ram_reg_0_i_323_n_5
    );
ram_reg_0_i_327: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B11BFFFFB11B"
    )
        port map (
      I0 => \select_ln24_23_reg_1546[0]_i_2_n_5\,
      I1 => sext_ln38_1_fu_736_p1(1),
      I2 => tmp10_1_0_mid2_reg_1502_reg(0),
      I3 => zext_ln38_1_reg_1509(1),
      I4 => ram_reg_0_i_450_n_5,
      I5 => add_ln38_7_reg_1571(1),
      O => ram_reg_0_i_327_n_5
    );
ram_reg_0_i_331: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700440047FF77FF"
    )
        port map (
      I0 => add_ln38_7_reg_1571(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => zext_ln38_1_reg_1509(0),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => out_w_0_mid2_fu_639_p3(0),
      O => ram_reg_0_i_331_n_5
    );
ram_reg_0_i_334: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_359_n_5,
      CO(3) => ram_reg_0_i_334_n_5,
      CO(2) => ram_reg_0_i_334_n_6,
      CO(1) => ram_reg_0_i_334_n_7,
      CO(0) => ram_reg_0_i_334_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln38_3_fu_761_p1(8 downto 5),
      S(3) => ram_reg_0_i_451_n_5,
      S(2) => ram_reg_0_i_452_n_5,
      S(1) => ram_reg_0_i_453_n_5,
      S(0) => ram_reg_0_i_454_n_5
    );
ram_reg_0_i_335: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0A000A0C0A0C0A"
    )
        port map (
      I0 => \tmp10_0_0_reg_1388_reg_n_5_[9]\,
      I1 => p_shl19_cast_mid1_fu_654_p1(9),
      I2 => icmp_ln32_reg_1417,
      I3 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I4 => p_shl19_cast_mid1_fu_654_p1(8),
      I5 => \tmp10_0_0_mid2_reg_1497[9]_i_2_n_5\,
      O => ram_reg_0_i_335_n_5
    );
ram_reg_0_i_336: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_358_n_5,
      CO(3) => ram_reg_0_i_336_n_5,
      CO(2) => ram_reg_0_i_336_n_6,
      CO(1) => ram_reg_0_i_336_n_7,
      CO(0) => ram_reg_0_i_336_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln38_5_fu_920_p1(8 downto 5),
      S(3 downto 0) => tmp10_0_0_mid2_reg_1497_reg(7 downto 4)
    );
\ram_reg_0_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000888B8888"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_output_r_address0(13),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => P(11),
      I5 => ram_reg_0_0,
      O => \add_ln46_reg_1576_pp0_iter1_reg_reg[10]_2\
    );
ram_reg_0_i_354: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(4),
      I1 => tmp10_2_0_mid2_reg_1591(4),
      O => ram_reg_0_i_354_n_5
    );
ram_reg_0_i_355: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(3),
      I1 => tmp10_2_0_mid2_reg_1591(3),
      O => ram_reg_0_i_355_n_5
    );
ram_reg_0_i_356: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(2),
      I1 => tmp10_2_0_mid2_reg_1591(2),
      O => ram_reg_0_i_356_n_5
    );
ram_reg_0_i_357: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(1),
      I1 => tmp10_2_0_mid2_reg_1591(1),
      O => add_ln38_8_fu_1147_p2(1)
    );
ram_reg_0_i_358: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_358_n_5,
      CO(2) => ram_reg_0_i_358_n_6,
      CO(1) => ram_reg_0_i_358_n_7,
      CO(0) => ram_reg_0_i_358_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_0_0_mid2_reg_1497_reg(3 downto 0),
      O(3 downto 1) => sext_ln38_5_fu_920_p1(4 downto 2),
      O(0) => NLW_ram_reg_0_i_358_O_UNCONNECTED(0),
      S(3) => ram_reg_0_i_459_n_5,
      S(2) => ram_reg_0_i_460_n_5,
      S(1) => ram_reg_0_i_461_n_5,
      S(0) => ram_reg_0_i_462_n_5
    );
ram_reg_0_i_359: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_359_n_5,
      CO(2) => ram_reg_0_i_359_n_6,
      CO(1) => ram_reg_0_i_359_n_7,
      CO(0) => ram_reg_0_i_359_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_0_0_mid2_fu_675_p3(4 downto 1),
      O(3 downto 1) => sext_ln38_3_fu_761_p1(4 downto 2),
      O(0) => NLW_ram_reg_0_i_359_O_UNCONNECTED(0),
      S(3) => ram_reg_0_i_463_n_5,
      S(2) => ram_reg_0_i_464_n_5,
      S(1) => ram_reg_0_i_465_n_5,
      S(0) => ram_reg_0_i_466_n_5
    );
ram_reg_0_i_363: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CCA50000CC5A"
    )
        port map (
      I0 => \tmp10_0_0_reg_1388_reg_n_5_[1]\,
      I1 => p_shl19_cast_mid1_fu_654_p1(5),
      I2 => out_w_0_reg_311(1),
      I3 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I4 => icmp_ln32_reg_1417,
      I5 => out_w_0_reg_311(0),
      O => sext_ln38_3_fu_761_p1(1)
    );
\ram_reg_0_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFD0"
    )
        port map (
      I0 => ram_reg_0_i_129_n_5,
      I1 => ram_reg_0_i_130_n_5,
      I2 => Q(1),
      I3 => ram_reg_0_10,
      I4 => ram_reg_0_0,
      O => \ap_CS_fsm_reg[5]_3\
    );
\ram_reg_0_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_output_r_address0(13),
      I1 => Q(1),
      I2 => P(10),
      I3 => ram_reg_0_22(10),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \add_ln46_reg_1576_pp0_iter1_reg_reg[10]_3\
    );
ram_reg_0_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_input_r_ce1,
      I1 => Q(1),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_input_r_ce1,
      I3 => MemBank_B_address01,
      I4 => MemBank_B_ce01,
      I5 => ram_reg_0,
      O => ram_reg_0_i_39_n_5
    );
ram_reg_0_i_401: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_416_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_401_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_401_n_7,
      CO(0) => NLW_ram_reg_0_i_401_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_401_O_UNCONNECTED(3 downto 1),
      O(0) => sext_ln38_1_fu_736_p1(9),
      S(3 downto 1) => B"001",
      S(0) => ram_reg_0_i_515_n_5
    );
ram_reg_0_i_402: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_415_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_402_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_402_n_7,
      CO(0) => NLW_ram_reg_0_i_402_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_402_O_UNCONNECTED(3 downto 1),
      O(0) => sext_ln38_7_fu_933_p1(9),
      S(3 downto 1) => B"001",
      S(0) => tmp10_1_0_mid2_reg_1502_reg(8)
    );
ram_reg_0_i_415: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_428_n_5,
      CO(3) => ram_reg_0_i_415_n_5,
      CO(2) => ram_reg_0_i_415_n_6,
      CO(1) => ram_reg_0_i_415_n_7,
      CO(0) => ram_reg_0_i_415_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln38_7_fu_933_p1(8 downto 5),
      S(3 downto 0) => tmp10_1_0_mid2_reg_1502_reg(7 downto 4)
    );
ram_reg_0_i_416: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_429_n_5,
      CO(3) => ram_reg_0_i_416_n_5,
      CO(2) => ram_reg_0_i_416_n_6,
      CO(1) => ram_reg_0_i_416_n_7,
      CO(0) => ram_reg_0_i_416_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln38_1_fu_736_p1(8 downto 5),
      S(3) => ram_reg_0_i_516_n_5,
      S(2) => ram_reg_0_i_517_n_5,
      S(1) => ram_reg_0_i_518_n_5,
      S(0) => ram_reg_0_i_519_n_5
    );
\ram_reg_0_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_output_r_address0(9),
      I1 => Q(1),
      I2 => P(9),
      I3 => ram_reg_0_22(9),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \add_ln46_reg_1576_pp0_iter1_reg_reg[9]_0\
    );
ram_reg_0_i_428: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_428_n_5,
      CO(2) => ram_reg_0_i_428_n_6,
      CO(1) => ram_reg_0_i_428_n_7,
      CO(0) => ram_reg_0_i_428_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln38_1_reg_1509(4 downto 1),
      O(3 downto 1) => sext_ln38_7_fu_933_p1(4 downto 2),
      O(0) => NLW_ram_reg_0_i_428_O_UNCONNECTED(0),
      S(3) => ram_reg_0_i_521_n_5,
      S(2) => ram_reg_0_i_522_n_5,
      S(1) => ram_reg_0_i_523_n_5,
      S(0) => sext_ln38_7_fu_933_p1(1)
    );
ram_reg_0_i_429: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_429_n_5,
      CO(2) => ram_reg_0_i_429_n_6,
      CO(1) => ram_reg_0_i_429_n_7,
      CO(0) => ram_reg_0_i_429_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_525_n_5,
      DI(2) => ram_reg_0_i_526_n_5,
      DI(1) => out_w_0_mid2_fu_639_p3(2),
      DI(0) => ram_reg_0_i_527_n_5,
      O(3 downto 1) => sext_ln38_1_fu_736_p1(4 downto 2),
      O(0) => NLW_ram_reg_0_i_429_O_UNCONNECTED(0),
      S(3) => ram_reg_0_i_528_n_5,
      S(2) => ram_reg_0_i_529_n_5,
      S(1) => ram_reg_0_i_530_n_5,
      S(0) => ram_reg_0_i_531_n_5
    );
ram_reg_0_i_430: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1591(4),
      I1 => out_w_reg_1520(4),
      O => ram_reg_0_i_430_n_5
    );
ram_reg_0_i_431: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1591(3),
      I1 => out_w_reg_1520(3),
      O => ram_reg_0_i_431_n_5
    );
ram_reg_0_i_432: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1591(2),
      I1 => out_w_reg_1520(2),
      O => ram_reg_0_i_432_n_5
    );
ram_reg_0_i_433: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1591(1),
      I1 => out_w_reg_1520(1),
      O => data1(1)
    );
ram_reg_0_i_449: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F060006"
    )
        port map (
      I0 => out_w_0_reg_311(1),
      I1 => \tmp10_0_0_reg_1388_reg_n_5_[1]\,
      I2 => icmp_ln32_reg_1417,
      I3 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I4 => p_shl19_cast_mid1_fu_654_p1(5),
      O => sext_ln38_1_fu_736_p1(1)
    );
ram_reg_0_i_450: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_0_i_450_n_5
    );
ram_reg_0_i_451: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006F0060"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(8),
      I1 => \tmp10_0_0_mid2_reg_1497[9]_i_2_n_5\,
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => \tmp10_0_0_reg_1388_reg_n_5_[8]\,
      O => ram_reg_0_i_451_n_5
    );
ram_reg_0_i_452: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006F0060"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(7),
      I1 => \tmp10_0_0_mid2_reg_1497[7]_i_2_n_5\,
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => \tmp10_0_0_reg_1388_reg_n_5_[7]\,
      O => ram_reg_0_i_452_n_5
    );
ram_reg_0_i_453: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009F0090"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(6),
      I1 => \tmp10_0_0_mid2_reg_1497[6]_i_2_n_5\,
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => \tmp10_0_0_reg_1388_reg_n_5_[6]\,
      O => ram_reg_0_i_453_n_5
    );
ram_reg_0_i_454: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000069FF00006900"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1497[5]_i_2_n_5\,
      I1 => p_shl19_cast_mid1_fu_654_p1(9),
      I2 => p_shl19_cast_mid1_fu_654_p1(5),
      I3 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I4 => icmp_ln32_reg_1417,
      I5 => \tmp10_0_0_reg_1388_reg_n_5_[5]\,
      O => ram_reg_0_i_454_n_5
    );
ram_reg_0_i_459: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1497_reg(3),
      I1 => zext_ln38_1_reg_1509(3),
      I2 => zext_ln38_1_reg_1509(2),
      I3 => zext_ln38_1_reg_1509(1),
      I4 => zext_ln38_1_reg_1509(4),
      O => ram_reg_0_i_459_n_5
    );
\ram_reg_0_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_output_r_address0(8),
      I1 => Q(1),
      I2 => P(8),
      I3 => ram_reg_0_22(8),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \add_ln46_reg_1576_pp0_iter1_reg_reg[8]_0\
    );
ram_reg_0_i_460: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1497_reg(2),
      I1 => zext_ln38_1_reg_1509(1),
      I2 => zext_ln38_1_reg_1509(2),
      I3 => zext_ln38_1_reg_1509(3),
      O => ram_reg_0_i_460_n_5
    );
ram_reg_0_i_461: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1497_reg(1),
      I1 => zext_ln38_1_reg_1509(2),
      I2 => zext_ln38_1_reg_1509(1),
      O => ram_reg_0_i_461_n_5
    );
ram_reg_0_i_462: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1497_reg(0),
      I1 => zext_ln38_1_reg_1509(1),
      O => ram_reg_0_i_462_n_5
    );
ram_reg_0_i_463: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF60FF6F009F0090"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(8),
      I1 => \tmp10_0_0_mid2_reg_1497[4]_i_2_n_5\,
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => \tmp10_0_0_reg_1388_reg_n_5_[4]\,
      I5 => zext_ln38_12_fu_751_p1(4),
      O => ram_reg_0_i_463_n_5
    );
ram_reg_0_i_464: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A6A6A6A6A6A6A6"
    )
        port map (
      I0 => tmp10_0_0_mid2_fu_675_p3(3),
      I1 => out_w_0_reg_311(3),
      I2 => \out_w_reg_1520[4]_i_3_n_5\,
      I3 => out_w_0_reg_311(2),
      I4 => out_w_0_reg_311(0),
      I5 => out_w_0_reg_311(1),
      O => ram_reg_0_i_464_n_5
    );
ram_reg_0_i_465: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9AAA6AAA6AAA6"
    )
        port map (
      I0 => tmp10_0_0_mid2_fu_675_p3(2),
      I1 => out_w_0_reg_311(2),
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => out_w_0_reg_311(1),
      I5 => out_w_0_reg_311(0),
      O => ram_reg_0_i_465_n_5
    );
ram_reg_0_i_466: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CCA50000CC5A"
    )
        port map (
      I0 => \tmp10_0_0_reg_1388_reg_n_5_[1]\,
      I1 => p_shl19_cast_mid1_fu_654_p1(5),
      I2 => out_w_0_reg_311(1),
      I3 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I4 => icmp_ln32_reg_1417,
      I5 => out_w_0_reg_311(0),
      O => ram_reg_0_i_466_n_5
    );
\ram_reg_0_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFAEAEAE"
    )
        port map (
      I0 => \^add_ln38_7_reg_1571_reg[10]_0\,
      I1 => ram_reg_0_21,
      I2 => Q(1),
      I3 => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(10),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \ap_CS_fsm_reg[5]_14\
    );
\ram_reg_0_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_output_r_address0(7),
      I1 => Q(1),
      I2 => P(7),
      I3 => ram_reg_0_22(7),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \add_ln46_reg_1576_pp0_iter1_reg_reg[7]_0\
    );
ram_reg_0_i_515: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0A000A0C0A0C0A"
    )
        port map (
      I0 => \tmp10_0_0_reg_1388_reg_n_5_[9]\,
      I1 => p_shl19_cast_mid1_fu_654_p1(9),
      I2 => icmp_ln32_reg_1417,
      I3 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I4 => p_shl19_cast_mid1_fu_654_p1(8),
      I5 => \tmp10_0_0_mid2_reg_1497[9]_i_2_n_5\,
      O => ram_reg_0_i_515_n_5
    );
ram_reg_0_i_516: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006F0060"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(8),
      I1 => \tmp10_0_0_mid2_reg_1497[9]_i_2_n_5\,
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => \tmp10_0_0_reg_1388_reg_n_5_[8]\,
      O => ram_reg_0_i_516_n_5
    );
ram_reg_0_i_517: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006F0060"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(7),
      I1 => \tmp10_0_0_mid2_reg_1497[7]_i_2_n_5\,
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => \tmp10_0_0_reg_1388_reg_n_5_[7]\,
      O => ram_reg_0_i_517_n_5
    );
ram_reg_0_i_518: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009F0090"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(6),
      I1 => \tmp10_0_0_mid2_reg_1497[6]_i_2_n_5\,
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => \tmp10_0_0_reg_1388_reg_n_5_[6]\,
      O => ram_reg_0_i_518_n_5
    );
ram_reg_0_i_519: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000069FF00006900"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1497[5]_i_2_n_5\,
      I1 => p_shl19_cast_mid1_fu_654_p1(9),
      I2 => p_shl19_cast_mid1_fu_654_p1(5),
      I3 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I4 => icmp_ln32_reg_1417,
      I5 => \tmp10_0_0_reg_1388_reg_n_5_[5]\,
      O => ram_reg_0_i_519_n_5
    );
ram_reg_0_i_521: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(4),
      I1 => tmp10_1_0_mid2_reg_1502_reg(3),
      O => ram_reg_0_i_521_n_5
    );
ram_reg_0_i_522: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(3),
      I1 => tmp10_1_0_mid2_reg_1502_reg(2),
      O => ram_reg_0_i_522_n_5
    );
ram_reg_0_i_523: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(2),
      I1 => tmp10_1_0_mid2_reg_1502_reg(1),
      O => ram_reg_0_i_523_n_5
    );
ram_reg_0_i_524: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_1_reg_1509(1),
      I1 => tmp10_1_0_mid2_reg_1502_reg(0),
      O => sext_ln38_7_fu_933_p1(1)
    );
ram_reg_0_i_525: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(4),
      I1 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I2 => icmp_ln32_reg_1417,
      O => ram_reg_0_i_525_n_5
    );
ram_reg_0_i_526: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(3),
      I1 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I2 => icmp_ln32_reg_1417,
      O => ram_reg_0_i_526_n_5
    );
ram_reg_0_i_527: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(1),
      I1 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I2 => icmp_ln32_reg_1417,
      O => ram_reg_0_i_527_n_5
    );
ram_reg_0_i_528: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090009F009F0090"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(8),
      I1 => \tmp10_0_0_mid2_reg_1497[4]_i_2_n_5\,
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => \tmp10_0_0_reg_1388_reg_n_5_[4]\,
      I5 => out_w_0_reg_311(4),
      O => ram_reg_0_i_528_n_5
    );
ram_reg_0_i_529: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => icmp_ln32_reg_1417,
      I1 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I2 => out_w_0_reg_311(3),
      I3 => tmp10_0_0_mid2_fu_675_p3(3),
      O => ram_reg_0_i_529_n_5
    );
\ram_reg_0_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_input_r_address0(9),
      I1 => Q(1),
      I2 => ram_reg_0_20,
      I3 => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(9),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \ap_CS_fsm_reg[5]_13\
    );
ram_reg_0_i_530: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00060F060F060006"
    )
        port map (
      I0 => out_w_0_reg_311(2),
      I1 => \tmp10_0_0_reg_1388_reg_n_5_[2]\,
      I2 => icmp_ln32_reg_1417,
      I3 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I4 => p_shl19_cast_mid1_fu_654_p1(6),
      I5 => p_shl19_cast_mid1_fu_654_p1(5),
      O => ram_reg_0_i_530_n_5
    );
ram_reg_0_i_531: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F060006"
    )
        port map (
      I0 => out_w_0_reg_311(1),
      I1 => \tmp10_0_0_reg_1388_reg_n_5_[1]\,
      I2 => icmp_ln32_reg_1417,
      I3 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I4 => p_shl19_cast_mid1_fu_654_p1(5),
      O => ram_reg_0_i_531_n_5
    );
\ram_reg_0_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_output_r_address0(6),
      I1 => Q(1),
      I2 => P(6),
      I3 => ram_reg_0_22(6),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \add_ln46_reg_1576_pp0_iter1_reg_reg[6]_0\
    );
\ram_reg_0_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_input_r_address0(8),
      I1 => Q(1),
      I2 => ram_reg_0_19,
      I3 => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(8),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \ap_CS_fsm_reg[5]_12\
    );
\ram_reg_0_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_output_r_address0(5),
      I1 => Q(1),
      I2 => P(5),
      I3 => ram_reg_0_22(5),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \add_ln46_reg_1576_pp0_iter1_reg_reg[5]_0\
    );
\ram_reg_0_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_input_r_address0(7),
      I1 => Q(1),
      I2 => ram_reg_0_18,
      I3 => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(7),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \ap_CS_fsm_reg[5]_11\
    );
\ram_reg_0_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_output_r_address0(4),
      I1 => Q(1),
      I2 => P(4),
      I3 => ram_reg_0_22(4),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \add_ln46_reg_1576_pp0_iter1_reg_reg[4]_0\
    );
\ram_reg_0_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_input_r_address0(6),
      I1 => Q(1),
      I2 => ram_reg_0_17,
      I3 => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(6),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \ap_CS_fsm_reg[5]_10\
    );
\ram_reg_0_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_output_r_address0(3),
      I1 => Q(1),
      I2 => P(3),
      I3 => ram_reg_0_22(3),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \add_ln46_reg_1576_pp0_iter1_reg_reg[3]_0\
    );
\ram_reg_0_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_input_r_address0(5),
      I1 => Q(1),
      I2 => ram_reg_0_16,
      I3 => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(5),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \ap_CS_fsm_reg[5]_9\
    );
\ram_reg_0_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_output_r_address0(2),
      I1 => Q(1),
      I2 => P(2),
      I3 => ram_reg_0_22(2),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \add_ln46_reg_1576_pp0_iter1_reg_reg[2]_0\
    );
\ram_reg_0_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_input_r_address0(4),
      I1 => Q(1),
      I2 => ram_reg_0_15,
      I3 => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(4),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \ap_CS_fsm_reg[5]_8\
    );
\ram_reg_0_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_output_r_address0(1),
      I1 => Q(1),
      I2 => P(1),
      I3 => ram_reg_0_22(1),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \add_ln46_reg_1576_pp0_iter1_reg_reg[1]_0\
    );
\ram_reg_0_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_input_r_address0(3),
      I1 => Q(1),
      I2 => ram_reg_0_14,
      I3 => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(3),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \ap_CS_fsm_reg[5]_7\
    );
\ram_reg_0_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_output_r_address0(0),
      I1 => Q(1),
      I2 => P(0),
      I3 => ram_reg_0_22(0),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \add_ln46_reg_1576_pp0_iter1_reg_reg[0]_0\
    );
\ram_reg_0_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_input_r_address0(2),
      I1 => Q(1),
      I2 => ram_reg_0_13,
      I3 => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(2),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \ap_CS_fsm_reg[5]_6\
    );
\ram_reg_0_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_input_r_address0(1),
      I1 => Q(1),
      I2 => ram_reg_0_12,
      I3 => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(1),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \ap_CS_fsm_reg[5]_5\
    );
ram_reg_0_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => grp_depthwise_conv2d_fix_fu_475_output_r_ce0
    );
\ram_reg_0_i_88__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_input_r_address0(0),
      I1 => Q(1),
      I2 => ram_reg_0_11,
      I3 => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(0),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_0,
      O => \ap_CS_fsm_reg[5]_4\
    );
ram_reg_0_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000F800F8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_475_output_r_ce0,
      I1 => Q(1),
      I2 => ram_reg_0_i_19,
      I3 => ram_reg_0_i_19_0,
      I4 => ram_reg_0_i_19_1,
      I5 => ram_reg_0_0,
      O => \ap_CS_fsm_reg[5]_1\
    );
ram_reg_0_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_211_n_7,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ram_reg_0_i_212_n_7,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln38_6_reg_1566(10),
      I5 => ap_CS_fsm_pp0_stage4,
      O => grp_depthwise_conv2d_fix_fu_475_input_r_address1(1)
    );
\ram_reg_2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_2,
      I1 => Q(1),
      I2 => grp_depthwise_conv2d_fix_fu_475_output_r_ce0,
      I3 => \icmp_ln24_reg_1408_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => ram_reg_2_0,
      I5 => ram_reg_2_1,
      O => WEA(1)
    );
\ram_reg_5_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_2,
      I1 => Q(1),
      I2 => grp_depthwise_conv2d_fix_fu_475_output_r_ce0,
      I3 => \icmp_ln24_reg_1408_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => ram_reg_2_0,
      I5 => ram_reg_2_1,
      O => \ap_CS_fsm_reg[5]_2\(0)
    );
\ram_reg_7_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_2,
      I1 => Q(1),
      I2 => grp_depthwise_conv2d_fix_fu_475_output_r_ce0,
      I3 => \icmp_ln24_reg_1408_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => ram_reg_2_0,
      I5 => ram_reg_2_1,
      O => \ap_CS_fsm_reg[5]_2\(1)
    );
\select_ln24_17_reg_1464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => select_ln24_19_fu_785_p3,
      Q => select_ln24_17_reg_1464_reg,
      R => '0'
    );
\select_ln24_23_reg_1546[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => p_shl13_cast_mid170_c_fu_833_p1(5),
      I1 => icmp_ln32_reg_1417,
      I2 => or_ln27_1_fu_1087_p3(0),
      I3 => \select_ln24_23_reg_1546[0]_i_2_n_5\,
      I4 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I5 => select_ln24_23_reg_1546,
      O => \select_ln24_23_reg_1546[0]_i_1_n_5\
    );
\select_ln24_23_reg_1546[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage2,
      O => \select_ln24_23_reg_1546[0]_i_2_n_5\
    );
\select_ln24_23_reg_1546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln24_23_reg_1546[0]_i_1_n_5\,
      Q => select_ln24_23_reg_1546,
      R => '0'
    );
\select_ln24_reg_1434[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => network_mul_mul_16s_15s_30_1_1_U7_n_38,
      I1 => select_ln32_reg_1628(0),
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I4 => out_h_0_reg_300(0),
      O => select_ln24_fu_527_p3(0)
    );
\select_ln24_reg_1434[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => select_ln32_reg_1628(1),
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => out_h_0_reg_300(1),
      O => \select_ln24_reg_1434[1]_i_1_n_5\
    );
\select_ln24_reg_1434[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => out_h_0_reg_300(2),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I3 => select_ln32_reg_1628(2),
      O => \select_ln24_reg_1434[2]_i_1_n_5\
    );
\select_ln24_reg_1434[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => out_h_0_reg_300(3),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I3 => select_ln32_reg_1628(3),
      O => \select_ln24_reg_1434[3]_i_1_n_5\
    );
\select_ln24_reg_1434[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln24_fu_509_p2,
      I2 => network_mul_mul_16s_15s_30_1_1_U7_n_38,
      O => \select_ln24_reg_1434[4]_i_1_n_5\
    );
\select_ln24_reg_1434[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_h_0_reg_300(4),
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln32_reg_1628(4),
      O => \select_ln24_reg_1434[4]_i_2_n_5\
    );
\select_ln24_reg_1434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_14170,
      D => select_ln24_fu_527_p3(0),
      Q => select_ln24_reg_1434(0),
      R => '0'
    );
\select_ln24_reg_1434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_14170,
      D => \select_ln24_reg_1434[1]_i_1_n_5\,
      Q => select_ln24_reg_1434(1),
      R => \select_ln24_reg_1434[4]_i_1_n_5\
    );
\select_ln24_reg_1434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_14170,
      D => \select_ln24_reg_1434[2]_i_1_n_5\,
      Q => select_ln24_reg_1434(2),
      R => \select_ln24_reg_1434[4]_i_1_n_5\
    );
\select_ln24_reg_1434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_14170,
      D => \select_ln24_reg_1434[3]_i_1_n_5\,
      Q => select_ln24_reg_1434(3),
      R => \select_ln24_reg_1434[4]_i_1_n_5\
    );
\select_ln24_reg_1434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_14170,
      D => \select_ln24_reg_1434[4]_i_2_n_5\,
      Q => select_ln24_reg_1434(4),
      R => \select_ln24_reg_1434[4]_i_1_n_5\
    );
\select_ln27_reg_1383[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033AAAA3F33AAAA"
    )
        port map (
      I0 => \select_ln27_reg_1383_reg_n_5_[0]\,
      I1 => or_ln27_1_fu_1087_p3(0),
      I2 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => select_ln24_23_reg_1546,
      O => \select_ln27_reg_1383[0]_i_1_n_5\
    );
\select_ln27_reg_1383[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCAAAAC0CCAAAA"
    )
        port map (
      I0 => \select_ln27_reg_1383_reg_n_5_[1]\,
      I1 => or_ln27_1_fu_1087_p3(0),
      I2 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => select_ln24_23_reg_1546,
      O => \select_ln27_reg_1383[1]_i_1_n_5\
    );
\select_ln27_reg_1383_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln27_reg_1383[0]_i_1_n_5\,
      Q => \select_ln27_reg_1383_reg_n_5_[0]\,
      R => '0'
    );
\select_ln27_reg_1383_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln27_reg_1383[1]_i_1_n_5\,
      Q => \select_ln27_reg_1383_reg_n_5_[1]\,
      R => '0'
    );
\select_ln32_3_reg_1663[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => icmp_ln32_reg_1417,
      O => \select_ln32_3_reg_1663[9]_i_1_n_5\
    );
\select_ln32_3_reg_1663[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      O => reg_339211_out
    );
\select_ln32_3_reg_1663_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => reg_339211_out,
      D => add_ln32_3_reg_1618(0),
      Q => \select_ln32_3_reg_1663_reg_n_5_[0]\,
      S => \select_ln32_3_reg_1663[9]_i_1_n_5\
    );
\select_ln32_3_reg_1663_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339211_out,
      D => add_ln32_3_reg_1618(1),
      Q => \select_ln32_3_reg_1663_reg_n_5_[1]\,
      R => \select_ln32_3_reg_1663[9]_i_1_n_5\
    );
\select_ln32_3_reg_1663_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339211_out,
      D => add_ln32_3_reg_1618(2),
      Q => \select_ln32_3_reg_1663_reg_n_5_[2]\,
      R => \select_ln32_3_reg_1663[9]_i_1_n_5\
    );
\select_ln32_3_reg_1663_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339211_out,
      D => add_ln32_3_reg_1618(3),
      Q => \select_ln32_3_reg_1663_reg_n_5_[3]\,
      R => \select_ln32_3_reg_1663[9]_i_1_n_5\
    );
\select_ln32_3_reg_1663_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339211_out,
      D => add_ln32_3_reg_1618(4),
      Q => \select_ln32_3_reg_1663_reg_n_5_[4]\,
      R => \select_ln32_3_reg_1663[9]_i_1_n_5\
    );
\select_ln32_3_reg_1663_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339211_out,
      D => add_ln32_3_reg_1618(5),
      Q => \select_ln32_3_reg_1663_reg_n_5_[5]\,
      R => \select_ln32_3_reg_1663[9]_i_1_n_5\
    );
\select_ln32_3_reg_1663_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339211_out,
      D => add_ln32_3_reg_1618(6),
      Q => \select_ln32_3_reg_1663_reg_n_5_[6]\,
      R => \select_ln32_3_reg_1663[9]_i_1_n_5\
    );
\select_ln32_3_reg_1663_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339211_out,
      D => add_ln32_3_reg_1618(7),
      Q => \select_ln32_3_reg_1663_reg_n_5_[7]\,
      R => \select_ln32_3_reg_1663[9]_i_1_n_5\
    );
\select_ln32_3_reg_1663_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339211_out,
      D => add_ln32_3_reg_1618(8),
      Q => \select_ln32_3_reg_1663_reg_n_5_[8]\,
      R => \select_ln32_3_reg_1663[9]_i_1_n_5\
    );
\select_ln32_3_reg_1663_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339211_out,
      D => add_ln32_3_reg_1618(9),
      Q => \select_ln32_3_reg_1663_reg_n_5_[9]\,
      R => \select_ln32_3_reg_1663[9]_i_1_n_5\
    );
\select_ln32_reg_1628[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(5),
      I1 => and_ln24_reg_1484,
      I2 => select_ln24_reg_1434(0),
      O => select_ln32_fu_1107_p3(0)
    );
\select_ln32_reg_1628[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(6),
      I1 => and_ln24_reg_1484,
      I2 => select_ln24_reg_1434(1),
      O => select_ln32_fu_1107_p3(1)
    );
\select_ln32_reg_1628[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(7),
      I1 => and_ln24_reg_1484,
      I2 => select_ln24_reg_1434(2),
      O => select_ln32_fu_1107_p3(2)
    );
\select_ln32_reg_1628[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(8),
      I1 => and_ln24_reg_1484,
      I2 => select_ln24_reg_1434(3),
      O => select_ln32_fu_1107_p3(3)
    );
\select_ln32_reg_1628[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(9),
      I1 => and_ln24_reg_1484,
      I2 => select_ln24_reg_1434(4),
      O => select_ln32_fu_1107_p3(4)
    );
\select_ln32_reg_1628_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339211_out,
      D => select_ln32_fu_1107_p3(0),
      Q => select_ln32_reg_1628(0),
      R => '0'
    );
\select_ln32_reg_1628_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339211_out,
      D => select_ln32_fu_1107_p3(1),
      Q => select_ln32_reg_1628(1),
      R => '0'
    );
\select_ln32_reg_1628_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339211_out,
      D => select_ln32_fu_1107_p3(2),
      Q => select_ln32_reg_1628(2),
      R => '0'
    );
\select_ln32_reg_1628_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339211_out,
      D => select_ln32_fu_1107_p3(3),
      Q => select_ln32_reg_1628(3),
      R => '0'
    );
\select_ln32_reg_1628_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339211_out,
      D => select_ln32_fu_1107_p3(4),
      Q => select_ln32_reg_1628(4),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1497[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(5),
      I1 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I2 => icmp_ln32_reg_1417,
      I3 => \tmp10_0_0_reg_1388_reg_n_5_[1]\,
      O => tmp10_0_0_mid2_fu_675_p3(1)
    );
\tmp10_0_0_mid2_reg_1497[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006F0060"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(5),
      I1 => p_shl19_cast_mid1_fu_654_p1(6),
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => \tmp10_0_0_reg_1388_reg_n_5_[2]\,
      O => tmp10_0_0_mid2_fu_675_p3(2)
    );
\tmp10_0_0_mid2_reg_1497[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000056FF00005600"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(7),
      I1 => p_shl19_cast_mid1_fu_654_p1(6),
      I2 => p_shl19_cast_mid1_fu_654_p1(5),
      I3 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I4 => icmp_ln32_reg_1417,
      I5 => \tmp10_0_0_reg_1388_reg_n_5_[3]\,
      O => tmp10_0_0_mid2_fu_675_p3(3)
    );
\tmp10_0_0_mid2_reg_1497[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009F0090"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(8),
      I1 => \tmp10_0_0_mid2_reg_1497[4]_i_2_n_5\,
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => \tmp10_0_0_reg_1388_reg_n_5_[4]\,
      O => tmp10_0_0_mid2_fu_675_p3(4)
    );
\tmp10_0_0_mid2_reg_1497[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(6),
      I1 => p_shl19_cast_mid1_fu_654_p1(5),
      I2 => p_shl19_cast_mid1_fu_654_p1(7),
      O => \tmp10_0_0_mid2_reg_1497[4]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1497[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000069FF00006900"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1497[5]_i_2_n_5\,
      I1 => p_shl19_cast_mid1_fu_654_p1(9),
      I2 => p_shl19_cast_mid1_fu_654_p1(5),
      I3 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I4 => icmp_ln32_reg_1417,
      I5 => \tmp10_0_0_reg_1388_reg_n_5_[5]\,
      O => tmp10_0_0_mid2_fu_675_p3(5)
    );
\tmp10_0_0_mid2_reg_1497[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(7),
      I1 => p_shl19_cast_mid1_fu_654_p1(5),
      I2 => p_shl19_cast_mid1_fu_654_p1(6),
      I3 => p_shl19_cast_mid1_fu_654_p1(8),
      O => \tmp10_0_0_mid2_reg_1497[5]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1497[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009F0090"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(6),
      I1 => \tmp10_0_0_mid2_reg_1497[6]_i_2_n_5\,
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => \tmp10_0_0_reg_1388_reg_n_5_[6]\,
      O => tmp10_0_0_mid2_fu_675_p3(6)
    );
\tmp10_0_0_mid2_reg_1497[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CCCD"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(7),
      I1 => p_shl19_cast_mid1_fu_654_p1(5),
      I2 => p_shl19_cast_mid1_fu_654_p1(6),
      I3 => p_shl19_cast_mid1_fu_654_p1(8),
      I4 => p_shl19_cast_mid1_fu_654_p1(9),
      O => \tmp10_0_0_mid2_reg_1497[6]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1497[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006F0060"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(7),
      I1 => \tmp10_0_0_mid2_reg_1497[7]_i_2_n_5\,
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => \tmp10_0_0_reg_1388_reg_n_5_[7]\,
      O => tmp10_0_0_mid2_fu_675_p3(7)
    );
\tmp10_0_0_mid2_reg_1497[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0F0A0E"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(9),
      I1 => p_shl19_cast_mid1_fu_654_p1(8),
      I2 => p_shl19_cast_mid1_fu_654_p1(6),
      I3 => p_shl19_cast_mid1_fu_654_p1(5),
      I4 => p_shl19_cast_mid1_fu_654_p1(7),
      O => \tmp10_0_0_mid2_reg_1497[7]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1497[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006F0060"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(8),
      I1 => \tmp10_0_0_mid2_reg_1497[9]_i_2_n_5\,
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => \tmp10_0_0_reg_1388_reg_n_5_[8]\,
      O => tmp10_0_0_mid2_fu_675_p3(8)
    );
\tmp10_0_0_mid2_reg_1497[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0A000A0C0A0C0A"
    )
        port map (
      I0 => \tmp10_0_0_reg_1388_reg_n_5_[9]\,
      I1 => p_shl19_cast_mid1_fu_654_p1(9),
      I2 => icmp_ln32_reg_1417,
      I3 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I4 => p_shl19_cast_mid1_fu_654_p1(8),
      I5 => \tmp10_0_0_mid2_reg_1497[9]_i_2_n_5\,
      O => tmp10_0_0_mid2_fu_675_p3(9)
    );
\tmp10_0_0_mid2_reg_1497[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003310"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_654_p1(5),
      I1 => p_shl19_cast_mid1_fu_654_p1(6),
      I2 => p_shl19_cast_mid1_fu_654_p1(8),
      I3 => p_shl19_cast_mid1_fu_654_p1(9),
      I4 => p_shl19_cast_mid1_fu_654_p1(7),
      O => \tmp10_0_0_mid2_reg_1497[9]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1497_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_0_0_mid2_fu_675_p3(1),
      Q => tmp10_0_0_mid2_reg_1497_reg(0),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1497_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_0_0_mid2_fu_675_p3(2),
      Q => tmp10_0_0_mid2_reg_1497_reg(1),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1497_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_0_0_mid2_fu_675_p3(3),
      Q => tmp10_0_0_mid2_reg_1497_reg(2),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1497_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_0_0_mid2_fu_675_p3(4),
      Q => tmp10_0_0_mid2_reg_1497_reg(3),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1497_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_0_0_mid2_fu_675_p3(5),
      Q => tmp10_0_0_mid2_reg_1497_reg(4),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1497_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_0_0_mid2_fu_675_p3(6),
      Q => tmp10_0_0_mid2_reg_1497_reg(5),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1497_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_0_0_mid2_fu_675_p3(7),
      Q => tmp10_0_0_mid2_reg_1497_reg(6),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1497_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_0_0_mid2_fu_675_p3(8),
      Q => tmp10_0_0_mid2_reg_1497_reg(7),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1497_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_0_0_mid2_fu_675_p3(9),
      Q => tmp10_0_0_mid2_reg_1497_reg(8),
      R => '0'
    );
\tmp10_0_0_reg_1388[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => select_ln32_reg_1628(0),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I3 => out_h_0_reg_300(0),
      O => ap_phi_mux_out_h_0_phi_fu_304_p4(0)
    );
\tmp10_0_0_reg_1388[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555533C3A5A533C3"
    )
        port map (
      I0 => out_h_0_reg_300(2),
      I1 => select_ln32_reg_1628(2),
      I2 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I3 => select_ln32_reg_1628(1),
      I4 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I5 => out_h_0_reg_300(1),
      O => \tmp10_0_0_reg_1388[3]_i_1_n_5\
    );
\tmp10_0_0_reg_1388[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747B84747474747"
    )
        port map (
      I0 => out_h_0_reg_300(3),
      I1 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I2 => select_ln32_reg_1628(3),
      I3 => tmp10_1_0_fu_435_p2(3),
      I4 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I5 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      O => \tmp10_0_0_reg_1388[4]_i_1_n_5\
    );
\tmp10_0_0_reg_1388[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A666666"
    )
        port map (
      I0 => \select_ln24_reg_1434[4]_i_2_n_5\,
      I1 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I2 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I3 => tmp10_1_0_fu_435_p2(3),
      I4 => tmp10_1_0_fu_435_p2(4),
      O => tmp10_0_0_fu_399_p2(5)
    );
\tmp10_0_0_reg_1388[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33334666"
    )
        port map (
      I0 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I1 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I2 => tmp10_1_0_fu_435_p2(3),
      I3 => tmp10_1_0_fu_435_p2(4),
      I4 => \select_ln24_reg_1434[4]_i_2_n_5\,
      O => \tmp10_0_0_reg_1388[6]_i_1_n_5\
    );
\tmp10_0_0_reg_1388[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FB00FA5"
    )
        port map (
      I0 => \select_ln24_reg_1434[4]_i_2_n_5\,
      I1 => tmp10_1_0_fu_435_p2(4),
      I2 => tmp10_1_0_fu_435_p2(3),
      I3 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I4 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      O => \tmp10_0_0_reg_1388[7]_i_1_n_5\
    );
\tmp10_0_0_reg_1388[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AF500F7"
    )
        port map (
      I0 => tmp10_1_0_fu_435_p2(3),
      I1 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I2 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I3 => tmp10_1_0_fu_435_p2(4),
      I4 => \select_ln24_reg_1434[4]_i_2_n_5\,
      O => \tmp10_0_0_reg_1388[8]_i_1_n_5\
    );
\tmp10_0_0_reg_1388[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4CC"
    )
        port map (
      I0 => tmp10_1_0_fu_435_p2(4),
      I1 => \select_ln24_reg_1434[4]_i_2_n_5\,
      I2 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I3 => tmp10_1_0_fu_435_p2(3),
      O => tmp10_0_0_fu_399_p2(9)
    );
\tmp10_0_0_reg_1388_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_phi_mux_out_h_0_phi_fu_304_p4(0),
      Q => \tmp10_0_0_reg_1388_reg_n_5_[1]\,
      R => '0'
    );
\tmp10_0_0_reg_1388_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \out_h_reg_1456[1]_i_1_n_5\,
      Q => \tmp10_0_0_reg_1388_reg_n_5_[2]\,
      R => '0'
    );
\tmp10_0_0_reg_1388_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_0_0_reg_1388[3]_i_1_n_5\,
      Q => \tmp10_0_0_reg_1388_reg_n_5_[3]\,
      R => '0'
    );
\tmp10_0_0_reg_1388_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_0_0_reg_1388[4]_i_1_n_5\,
      Q => \tmp10_0_0_reg_1388_reg_n_5_[4]\,
      R => '0'
    );
\tmp10_0_0_reg_1388_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_0_0_fu_399_p2(5),
      Q => \tmp10_0_0_reg_1388_reg_n_5_[5]\,
      R => '0'
    );
\tmp10_0_0_reg_1388_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_0_0_reg_1388[6]_i_1_n_5\,
      Q => \tmp10_0_0_reg_1388_reg_n_5_[6]\,
      R => '0'
    );
\tmp10_0_0_reg_1388_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_0_0_reg_1388[7]_i_1_n_5\,
      Q => \tmp10_0_0_reg_1388_reg_n_5_[7]\,
      R => '0'
    );
\tmp10_0_0_reg_1388_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_0_0_reg_1388[8]_i_1_n_5\,
      Q => \tmp10_0_0_reg_1388_reg_n_5_[8]\,
      R => '0'
    );
\tmp10_0_0_reg_1388_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_0_0_fu_399_p2(9),
      Q => \tmp10_0_0_reg_1388_reg_n_5_[9]\,
      R => '0'
    );
\tmp10_1_0_mid2_reg_1502[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => select_ln24_reg_1434(0),
      I1 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I2 => icmp_ln32_reg_1417,
      I3 => tmp10_1_0_reg_1393_reg(0),
      O => tmp10_1_0_mid2_fu_718_p3(1)
    );
\tmp10_1_0_mid2_reg_1502[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F0090"
    )
        port map (
      I0 => select_ln24_reg_1434(0),
      I1 => select_ln24_reg_1434(1),
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => tmp10_1_0_reg_1393_reg(1),
      O => tmp10_1_0_mid2_fu_718_p3(2)
    );
\tmp10_1_0_mid2_reg_1502[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF93FF00009300"
    )
        port map (
      I0 => select_ln24_reg_1434(0),
      I1 => select_ln24_reg_1434(2),
      I2 => select_ln24_reg_1434(1),
      I3 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I4 => icmp_ln32_reg_1417,
      I5 => tmp10_1_0_reg_1393_reg(2),
      O => tmp10_1_0_mid2_fu_718_p3(3)
    );
\tmp10_1_0_mid2_reg_1502[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555FFFF95550000"
    )
        port map (
      I0 => select_ln24_reg_1434(3),
      I1 => select_ln24_reg_1434(0),
      I2 => select_ln24_reg_1434(1),
      I3 => select_ln24_reg_1434(2),
      I4 => p_1_in17_out,
      I5 => tmp10_1_0_reg_1393_reg(3),
      O => tmp10_1_0_mid2_fu_718_p3(4)
    );
\tmp10_1_0_mid2_reg_1502[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A5FFFF95A50000"
    )
        port map (
      I0 => select_ln24_reg_1434(4),
      I1 => \tmp10_1_0_mid2_reg_1502[5]_i_2_n_5\,
      I2 => select_ln24_reg_1434(0),
      I3 => select_ln24_reg_1434(1),
      I4 => p_1_in17_out,
      I5 => tmp10_1_0_reg_1393_reg(4),
      O => tmp10_1_0_mid2_fu_718_p3(5)
    );
\tmp10_1_0_mid2_reg_1502[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => select_ln24_reg_1434(2),
      I1 => select_ln24_reg_1434(3),
      O => \tmp10_1_0_mid2_reg_1502[5]_i_2_n_5\
    );
\tmp10_1_0_mid2_reg_1502[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F0090"
    )
        port map (
      I0 => select_ln24_reg_1434(1),
      I1 => \tmp10_1_0_mid2_reg_1502[8]_i_2_n_5\,
      I2 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1417,
      I4 => tmp10_1_0_reg_1393_reg(5),
      O => tmp10_1_0_mid2_fu_718_p3(6)
    );
\tmp10_1_0_mid2_reg_1502[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA6FF0000A600"
    )
        port map (
      I0 => select_ln24_reg_1434(2),
      I1 => select_ln24_reg_1434(1),
      I2 => \tmp10_1_0_mid2_reg_1502[8]_i_2_n_5\,
      I3 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I4 => icmp_ln32_reg_1417,
      I5 => tmp10_1_0_reg_1393_reg(6),
      O => tmp10_1_0_mid2_fu_718_p3(7)
    );
\tmp10_1_0_mid2_reg_1502[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAFFFF9AAA0000"
    )
        port map (
      I0 => select_ln24_reg_1434(3),
      I1 => \tmp10_1_0_mid2_reg_1502[8]_i_2_n_5\,
      I2 => select_ln24_reg_1434(1),
      I3 => select_ln24_reg_1434(2),
      I4 => p_1_in17_out,
      I5 => tmp10_1_0_reg_1393_reg(7),
      O => tmp10_1_0_mid2_fu_718_p3(8)
    );
\tmp10_1_0_mid2_reg_1502[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFFD555"
    )
        port map (
      I0 => select_ln24_reg_1434(0),
      I1 => select_ln24_reg_1434(1),
      I2 => select_ln24_reg_1434(3),
      I3 => select_ln24_reg_1434(2),
      I4 => select_ln24_reg_1434(4),
      O => \tmp10_1_0_mid2_reg_1502[8]_i_2_n_5\
    );
\tmp10_1_0_mid2_reg_1502[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => icmp_ln32_reg_1417,
      O => \tmp10_1_0_mid2_reg_1502[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1502[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF2AAA0000"
    )
        port map (
      I0 => select_ln24_reg_1434(4),
      I1 => select_ln24_reg_1434(2),
      I2 => select_ln24_reg_1434(3),
      I3 => select_ln24_reg_1434(1),
      I4 => p_1_in17_out,
      I5 => tmp10_1_0_reg_1393_reg(8),
      O => tmp10_1_0_mid2_fu_718_p3(9)
    );
\tmp10_1_0_mid2_reg_1502_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_1_0_mid2_fu_718_p3(1),
      Q => tmp10_1_0_mid2_reg_1502_reg(0),
      S => \tmp10_1_0_mid2_reg_1502[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1502_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_1_0_mid2_fu_718_p3(2),
      Q => tmp10_1_0_mid2_reg_1502_reg(1),
      S => \tmp10_1_0_mid2_reg_1502[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1502_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_1_0_mid2_fu_718_p3(3),
      Q => tmp10_1_0_mid2_reg_1502_reg(2),
      S => \tmp10_1_0_mid2_reg_1502[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1502_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_1_0_mid2_fu_718_p3(4),
      Q => tmp10_1_0_mid2_reg_1502_reg(3),
      S => \tmp10_1_0_mid2_reg_1502[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1502_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_1_0_mid2_fu_718_p3(5),
      Q => tmp10_1_0_mid2_reg_1502_reg(4),
      R => \tmp10_1_0_mid2_reg_1502[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1502_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_1_0_mid2_fu_718_p3(6),
      Q => tmp10_1_0_mid2_reg_1502_reg(5),
      R => \tmp10_1_0_mid2_reg_1502[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1502_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_1_0_mid2_fu_718_p3(7),
      Q => tmp10_1_0_mid2_reg_1502_reg(6),
      R => \tmp10_1_0_mid2_reg_1502[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1502_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_1_0_mid2_fu_718_p3(8),
      Q => tmp10_1_0_mid2_reg_1502_reg(7),
      R => \tmp10_1_0_mid2_reg_1502[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1502_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => tmp10_1_0_mid2_fu_718_p3(9),
      Q => tmp10_1_0_mid2_reg_1502_reg(8),
      R => \tmp10_1_0_mid2_reg_1502[9]_i_1_n_5\
    );
\tmp10_1_0_reg_1393[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => out_h_0_reg_300(0),
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln32_reg_1628(0),
      O => \tmp10_1_0_reg_1393[1]_i_1_n_5\
    );
\tmp10_1_0_reg_1393[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"515D"
    )
        port map (
      I0 => out_h_0_reg_300(1),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I3 => select_ln32_reg_1628(1),
      O => tmp10_1_0_fu_435_p2(2)
    );
\tmp10_1_0_reg_1393[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => select_ln32_reg_1628(2),
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => out_h_0_reg_300(2),
      O => tmp10_1_0_fu_435_p2(3)
    );
\tmp10_1_0_reg_1393[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => select_ln32_reg_1628(3),
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => out_h_0_reg_300(3),
      O => tmp10_1_0_fu_435_p2(4)
    );
\tmp10_1_0_reg_1393[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"478B74B8"
    )
        port map (
      I0 => out_h_0_reg_300(0),
      I1 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I2 => select_ln32_reg_1628(0),
      I3 => out_h_0_reg_300(4),
      I4 => select_ln32_reg_1628(4),
      O => tmp10_1_0_fu_435_p2(5)
    );
\tmp10_1_0_reg_1393[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77887388"
    )
        port map (
      I0 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I1 => \select_ln24_reg_1434[4]_i_2_n_5\,
      I2 => tmp10_1_0_fu_435_p2(4),
      I3 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I4 => tmp10_1_0_fu_435_p2(3),
      O => \tmp10_1_0_reg_1393[6]_i_1_n_5\
    );
\tmp10_1_0_reg_1393[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4B490F0F"
    )
        port map (
      I0 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I1 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I2 => tmp10_1_0_fu_435_p2(3),
      I3 => tmp10_1_0_fu_435_p2(4),
      I4 => \select_ln24_reg_1434[4]_i_2_n_5\,
      O => \tmp10_1_0_reg_1393[7]_i_1_n_5\
    );
\tmp10_1_0_reg_1393[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33319333"
    )
        port map (
      I0 => \select_ln24_reg_1434[4]_i_2_n_5\,
      I1 => tmp10_1_0_fu_435_p2(4),
      I2 => tmp10_1_0_fu_435_p2(3),
      I3 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I4 => \select_ln24_reg_1434[1]_i_1_n_5\,
      O => \tmp10_1_0_reg_1393[8]_i_1_n_5\
    );
\tmp10_1_0_reg_1393[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFB0000"
    )
        port map (
      I0 => tmp10_1_0_fu_435_p2(3),
      I1 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I2 => tmp10_1_0_fu_435_p2(4),
      I3 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I4 => \select_ln24_reg_1434[4]_i_2_n_5\,
      O => tmp10_1_0_fu_435_p2(9)
    );
\tmp10_1_0_reg_1393_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      Q => tmp10_1_0_reg_1393_reg(0),
      R => '0'
    );
\tmp10_1_0_reg_1393_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_1_0_fu_435_p2(2),
      Q => tmp10_1_0_reg_1393_reg(1),
      R => '0'
    );
\tmp10_1_0_reg_1393_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_1_0_fu_435_p2(3),
      Q => tmp10_1_0_reg_1393_reg(2),
      R => '0'
    );
\tmp10_1_0_reg_1393_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_1_0_fu_435_p2(4),
      Q => tmp10_1_0_reg_1393_reg(3),
      R => '0'
    );
\tmp10_1_0_reg_1393_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_1_0_fu_435_p2(5),
      Q => tmp10_1_0_reg_1393_reg(4),
      R => '0'
    );
\tmp10_1_0_reg_1393_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_1_0_reg_1393[6]_i_1_n_5\,
      Q => tmp10_1_0_reg_1393_reg(5),
      R => '0'
    );
\tmp10_1_0_reg_1393_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_1_0_reg_1393[7]_i_1_n_5\,
      Q => tmp10_1_0_reg_1393_reg(6),
      R => '0'
    );
\tmp10_1_0_reg_1393_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_1_0_reg_1393[8]_i_1_n_5\,
      Q => tmp10_1_0_reg_1393_reg(7),
      R => '0'
    );
\tmp10_1_0_reg_1393_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_1_0_fu_435_p2(9),
      Q => tmp10_1_0_reg_1393_reg(8),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1591[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => select_ln24_reg_1434(0),
      I1 => and_ln24_reg_1484,
      I2 => \tmp10_0_0_reg_1388_reg_n_5_[1]\,
      O => tmp10_2_0_mid2_fu_1017_p3(1)
    );
\tmp10_2_0_mid2_reg_1591[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln24_reg_1434(1),
      I1 => and_ln24_reg_1484,
      I2 => tmp10_2_0_reg_1398_reg(1),
      O => tmp10_2_0_mid2_fu_1017_p3(2)
    );
\tmp10_2_0_mid2_reg_1591[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => tmp10_2_0_reg_1398_reg(2),
      I1 => select_ln24_reg_1434(1),
      I2 => select_ln24_reg_1434(2),
      I3 => and_ln24_reg_1484,
      O => tmp10_2_0_mid2_fu_1017_p3(3)
    );
\tmp10_2_0_mid2_reg_1591[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87FF8700"
    )
        port map (
      I0 => select_ln24_reg_1434(1),
      I1 => select_ln24_reg_1434(2),
      I2 => select_ln24_reg_1434(3),
      I3 => and_ln24_reg_1484,
      I4 => tmp10_2_0_reg_1398_reg(3),
      O => tmp10_2_0_mid2_fu_1017_p3(4)
    );
\tmp10_2_0_mid2_reg_1591[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => select_ln24_reg_1434(0),
      I1 => \tmp10_2_0_mid2_reg_1591[5]_i_2_n_5\,
      I2 => select_ln24_reg_1434(4),
      I3 => and_ln24_reg_1484,
      I4 => tmp10_2_0_reg_1398_reg(4),
      O => tmp10_2_0_mid2_fu_1017_p3(5)
    );
\tmp10_2_0_mid2_reg_1591[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => select_ln24_reg_1434(1),
      I1 => select_ln24_reg_1434(3),
      I2 => select_ln24_reg_1434(2),
      O => \tmp10_2_0_mid2_reg_1591[5]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1591[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => select_ln24_reg_1434(1),
      I1 => select_ln24_reg_1434(0),
      I2 => \tmp10_2_0_mid2_reg_1591[6]_i_2_n_5\,
      I3 => and_ln24_reg_1484,
      I4 => tmp10_2_0_reg_1398_reg(5),
      O => tmp10_2_0_mid2_fu_1017_p3(6)
    );
\tmp10_2_0_mid2_reg_1591[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20009555"
    )
        port map (
      I0 => select_ln24_reg_1434(4),
      I1 => select_ln24_reg_1434(1),
      I2 => select_ln24_reg_1434(3),
      I3 => select_ln24_reg_1434(2),
      I4 => select_ln24_reg_1434(0),
      O => \tmp10_2_0_mid2_reg_1591[6]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1591[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11EFFFFE11E0000"
    )
        port map (
      I0 => select_ln24_reg_1434(0),
      I1 => select_ln24_reg_1434(1),
      I2 => select_ln24_reg_1434(2),
      I3 => \tmp10_2_0_mid2_reg_1591[7]_i_2_n_5\,
      I4 => and_ln24_reg_1484,
      I5 => tmp10_2_0_reg_1398_reg(6),
      O => tmp10_2_0_mid2_fu_1017_p3(7)
    );
\tmp10_2_0_mid2_reg_1591[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"152A40AA"
    )
        port map (
      I0 => select_ln24_reg_1434(0),
      I1 => select_ln24_reg_1434(2),
      I2 => select_ln24_reg_1434(3),
      I3 => select_ln24_reg_1434(1),
      I4 => select_ln24_reg_1434(4),
      O => \tmp10_2_0_mid2_reg_1591[7]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1591[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1591[8]_i_2_n_5\,
      I1 => and_ln24_reg_1484,
      I2 => tmp10_2_0_reg_1398_reg(7),
      O => tmp10_2_0_mid2_fu_1017_p3(8)
    );
\tmp10_2_0_mid2_reg_1591[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57807F88"
    )
        port map (
      I0 => select_ln24_reg_1434(2),
      I1 => select_ln24_reg_1434(1),
      I2 => select_ln24_reg_1434(0),
      I3 => select_ln24_reg_1434(3),
      I4 => select_ln24_reg_1434(4),
      O => \tmp10_2_0_mid2_reg_1591[8]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1591[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => icmp_ln32_reg_1417,
      I3 => and_ln24_reg_1484,
      O => \tmp10_2_0_mid2_reg_1591[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1591[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      O => p_12_in
    );
\tmp10_2_0_mid2_reg_1591[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1591[9]_i_4_n_5\,
      I1 => and_ln24_reg_1484,
      I2 => tmp10_2_0_reg_1398_reg(8),
      O => tmp10_2_0_mid2_fu_1017_p3(9)
    );
\tmp10_2_0_mid2_reg_1591[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FF8000"
    )
        port map (
      I0 => select_ln24_reg_1434(3),
      I1 => select_ln24_reg_1434(0),
      I2 => select_ln24_reg_1434(1),
      I3 => select_ln24_reg_1434(2),
      I4 => select_ln24_reg_1434(4),
      O => \tmp10_2_0_mid2_reg_1591[9]_i_4_n_5\
    );
\tmp10_2_0_mid2_reg_1591_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => tmp10_2_0_mid2_fu_1017_p3(1),
      Q => tmp10_2_0_mid2_reg_1591(1),
      R => \tmp10_2_0_mid2_reg_1591[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1591_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => tmp10_2_0_mid2_fu_1017_p3(2),
      Q => tmp10_2_0_mid2_reg_1591(2),
      S => \tmp10_2_0_mid2_reg_1591[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1591_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => tmp10_2_0_mid2_fu_1017_p3(3),
      Q => tmp10_2_0_mid2_reg_1591(3),
      S => \tmp10_2_0_mid2_reg_1591[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1591_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => tmp10_2_0_mid2_fu_1017_p3(4),
      Q => tmp10_2_0_mid2_reg_1591(4),
      S => \tmp10_2_0_mid2_reg_1591[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1591_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => tmp10_2_0_mid2_fu_1017_p3(5),
      Q => tmp10_2_0_mid2_reg_1591(5),
      S => \tmp10_2_0_mid2_reg_1591[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1591_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => tmp10_2_0_mid2_fu_1017_p3(6),
      Q => tmp10_2_0_mid2_reg_1591(6),
      R => \tmp10_2_0_mid2_reg_1591[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1591_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => tmp10_2_0_mid2_fu_1017_p3(7),
      Q => tmp10_2_0_mid2_reg_1591(7),
      R => \tmp10_2_0_mid2_reg_1591[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1591_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => tmp10_2_0_mid2_fu_1017_p3(8),
      Q => tmp10_2_0_mid2_reg_1591(8),
      R => \tmp10_2_0_mid2_reg_1591[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1591_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => tmp10_2_0_mid2_fu_1017_p3(9),
      Q => tmp10_2_0_mid2_reg_1591(9),
      R => \tmp10_2_0_mid2_reg_1591[9]_i_1_n_5\
    );
\tmp10_2_0_reg_1398[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B7447"
    )
        port map (
      I0 => out_h_0_reg_300(0),
      I1 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I2 => select_ln32_reg_1628(0),
      I3 => select_ln32_reg_1628(1),
      I4 => out_h_0_reg_300(1),
      O => p_0_in(1)
    );
\tmp10_2_0_reg_1398[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8338BCC74FF47"
    )
        port map (
      I0 => out_h_0_reg_300(1),
      I1 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I2 => select_ln32_reg_1628(1),
      I3 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I4 => select_ln32_reg_1628(2),
      I5 => out_h_0_reg_300(2),
      O => p_0_in(2)
    );
\tmp10_2_0_reg_1398[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404FBFBFB04FB"
    )
        port map (
      I0 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I1 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I2 => tmp10_1_0_fu_435_p2(3),
      I3 => select_ln32_reg_1628(3),
      I4 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I5 => out_h_0_reg_300(3),
      O => p_0_in(3)
    );
\tmp10_2_0_reg_1398[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404A4F45B0BABFB"
    )
        port map (
      I0 => \out_h_reg_1456[4]_i_2_n_5\,
      I1 => select_ln32_reg_1628(0),
      I2 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I3 => out_h_0_reg_300(0),
      I4 => out_h_0_reg_300(4),
      I5 => select_ln32_reg_1628(4),
      O => \tmp10_2_0_reg_1398[5]_i_1_n_5\
    );
\tmp10_2_0_reg_1398[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE11E311"
    )
        port map (
      I0 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I1 => \select_ln24_reg_1434[4]_i_2_n_5\,
      I2 => tmp10_1_0_fu_435_p2(3),
      I3 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I4 => tmp10_1_0_fu_435_p2(4),
      O => \tmp10_2_0_reg_1398[6]_i_1_n_5\
    );
\tmp10_2_0_reg_1398[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0BC7"
    )
        port map (
      I0 => tmp10_1_0_fu_435_p2(4),
      I1 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I2 => tmp10_1_0_fu_435_p2(3),
      I3 => \select_ln24_reg_1434[4]_i_2_n_5\,
      I4 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      O => \tmp10_2_0_reg_1398[7]_i_1_n_5\
    );
\tmp10_2_0_reg_1398[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50555755"
    )
        port map (
      I0 => tmp10_1_0_fu_435_p2(4),
      I1 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I2 => tmp10_1_0_fu_435_p2(3),
      I3 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I4 => \select_ln24_reg_1434[4]_i_2_n_5\,
      O => p_0_in(7)
    );
\tmp10_2_0_reg_1398[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => select_ln32_reg_1628(4),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      I3 => out_h_0_reg_300(4),
      I4 => \out_h_reg_1456[4]_i_2_n_5\,
      O => p_0_in(8)
    );
\tmp10_2_0_reg_1398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => p_0_in(1),
      Q => tmp10_2_0_reg_1398_reg(1),
      R => '0'
    );
\tmp10_2_0_reg_1398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => p_0_in(2),
      Q => tmp10_2_0_reg_1398_reg(2),
      R => '0'
    );
\tmp10_2_0_reg_1398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => p_0_in(3),
      Q => tmp10_2_0_reg_1398_reg(3),
      R => '0'
    );
\tmp10_2_0_reg_1398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_2_0_reg_1398[5]_i_1_n_5\,
      Q => tmp10_2_0_reg_1398_reg(4),
      R => '0'
    );
\tmp10_2_0_reg_1398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_2_0_reg_1398[6]_i_1_n_5\,
      Q => tmp10_2_0_reg_1398_reg(5),
      R => '0'
    );
\tmp10_2_0_reg_1398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_2_0_reg_1398[7]_i_1_n_5\,
      Q => tmp10_2_0_reg_1398_reg(6),
      R => '0'
    );
\tmp10_2_0_reg_1398_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => p_0_in(7),
      Q => tmp10_2_0_reg_1398_reg(7),
      R => '0'
    );
\tmp10_2_0_reg_1398_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => p_0_in(8),
      Q => tmp10_2_0_reg_1398_reg(8),
      R => '0'
    );
\tmp12_reg_1403[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => select_ln24_23_reg_1546,
      I1 => or_ln27_1_fu_1087_p3(0),
      I2 => select_ln32_reg_1628(0),
      I3 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I4 => out_h_0_reg_300(0),
      O => tmp11_fu_473_p2(0)
    );
\tmp12_reg_1403[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D002E33D1CCE2FF"
    )
        port map (
      I0 => select_ln24_23_reg_1546,
      I1 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I2 => or_ln27_1_fu_1087_p3(0),
      I3 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I4 => select_ln32_reg_1628(1),
      I5 => out_h_0_reg_300(1),
      O => tmp12_fu_503_p2(3)
    );
\tmp12_reg_1403[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAAAA9A9A9A"
    )
        port map (
      I0 => tmp10_1_0_fu_435_p2(3),
      I1 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I2 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I3 => or_ln27_1_fu_1087_p3(0),
      I4 => network_mul_mul_16s_15s_30_1_1_U7_n_39,
      I5 => select_ln24_23_reg_1546,
      O => tmp12_fu_503_p2(4)
    );
\tmp12_reg_1403[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65555AA"
    )
        port map (
      I0 => tmp10_1_0_fu_435_p2(4),
      I1 => tmp10_1_0_fu_435_p2(3),
      I2 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I3 => data4,
      I4 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      O => tmp12_fu_503_p2(5)
    );
\tmp12_reg_1403[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D52AA956956AA956"
    )
        port map (
      I0 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I1 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I2 => data4,
      I3 => \select_ln24_reg_1434[4]_i_2_n_5\,
      I4 => tmp10_1_0_fu_435_p2(4),
      I5 => tmp10_1_0_fu_435_p2(3),
      O => tmp12_fu_503_p2(6)
    );
\tmp12_reg_1403[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C666CCC423336663"
    )
        port map (
      I0 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I1 => tmp10_1_0_fu_435_p2(3),
      I2 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I3 => data4,
      I4 => tmp10_1_0_fu_435_p2(4),
      I5 => \select_ln24_reg_1434[4]_i_2_n_5\,
      O => \tmp12_reg_1403[7]_i_1_n_5\
    );
\tmp12_reg_1403[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9113333188893333"
    )
        port map (
      I0 => \select_ln24_reg_1434[4]_i_2_n_5\,
      I1 => tmp10_1_0_fu_435_p2(4),
      I2 => data4,
      I3 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I4 => tmp10_1_0_fu_435_p2(3),
      I5 => \select_ln24_reg_1434[1]_i_1_n_5\,
      O => \tmp12_reg_1403[8]_i_1_n_5\
    );
\tmp12_reg_1403[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F7F7E700000000"
    )
        port map (
      I0 => tmp10_1_0_fu_435_p2(4),
      I1 => tmp10_1_0_fu_435_p2(3),
      I2 => \select_ln24_reg_1434[1]_i_1_n_5\,
      I3 => data4,
      I4 => \tmp10_1_0_reg_1393[1]_i_1_n_5\,
      I5 => \select_ln24_reg_1434[4]_i_2_n_5\,
      O => tmp12_fu_503_p2(9)
    );
\tmp12_reg_1403_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp11_fu_473_p2(0),
      Q => \tmp12_reg_1403_reg_n_5_[2]\,
      R => '0'
    );
\tmp12_reg_1403_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp12_fu_503_p2(3),
      Q => \tmp12_reg_1403_reg_n_5_[3]\,
      R => '0'
    );
\tmp12_reg_1403_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp12_fu_503_p2(4),
      Q => \tmp12_reg_1403_reg_n_5_[4]\,
      R => '0'
    );
\tmp12_reg_1403_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp12_fu_503_p2(5),
      Q => \tmp12_reg_1403_reg_n_5_[5]\,
      R => '0'
    );
\tmp12_reg_1403_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp12_fu_503_p2(6),
      Q => \tmp12_reg_1403_reg_n_5_[6]\,
      R => '0'
    );
\tmp12_reg_1403_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp12_reg_1403[7]_i_1_n_5\,
      Q => \tmp12_reg_1403_reg_n_5_[7]\,
      R => '0'
    );
\tmp12_reg_1403_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp12_reg_1403[8]_i_1_n_5\,
      Q => \tmp12_reg_1403_reg_n_5_[8]\,
      R => '0'
    );
\tmp12_reg_1403_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp12_fu_503_p2(9),
      Q => \tmp12_reg_1403_reg_n_5_[9]\,
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_20,
      Q => trunc_ln46_1_reg_1603(0),
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_10,
      Q => trunc_ln46_1_reg_1603(10),
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_9,
      Q => trunc_ln46_1_reg_1603(11),
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_8,
      Q => trunc_ln46_1_reg_1603(12),
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_7,
      Q => trunc_ln46_1_reg_1603(13),
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_6,
      Q => trunc_ln46_1_reg_1603(14),
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_5,
      Q => trunc_ln46_1_reg_1603(15),
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_19,
      Q => trunc_ln46_1_reg_1603(1),
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_18,
      Q => trunc_ln46_1_reg_1603(2),
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_17,
      Q => trunc_ln46_1_reg_1603(3),
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_16,
      Q => trunc_ln46_1_reg_1603(4),
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_15,
      Q => trunc_ln46_1_reg_1603(5),
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_14,
      Q => trunc_ln46_1_reg_1603(6),
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_13,
      Q => trunc_ln46_1_reg_1603(7),
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_12,
      Q => trunc_ln46_1_reg_1603(8),
      R => '0'
    );
\trunc_ln46_1_reg_1603_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_11,
      Q => trunc_ln46_1_reg_1603(9),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_20,
      Q => trunc_ln46_2_reg_1633(0),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_10,
      Q => trunc_ln46_2_reg_1633(10),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_9,
      Q => trunc_ln46_2_reg_1633(11),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_8,
      Q => trunc_ln46_2_reg_1633(12),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_7,
      Q => trunc_ln46_2_reg_1633(13),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_6,
      Q => trunc_ln46_2_reg_1633(14),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_5,
      Q => trunc_ln46_2_reg_1633(15),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_19,
      Q => trunc_ln46_2_reg_1633(1),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_18,
      Q => trunc_ln46_2_reg_1633(2),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_17,
      Q => trunc_ln46_2_reg_1633(3),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_16,
      Q => trunc_ln46_2_reg_1633(4),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_15,
      Q => trunc_ln46_2_reg_1633(5),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_14,
      Q => trunc_ln46_2_reg_1633(6),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_13,
      Q => trunc_ln46_2_reg_1633(7),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_12,
      Q => trunc_ln46_2_reg_1633(8),
      R => '0'
    );
\trunc_ln46_2_reg_1633_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_11,
      Q => trunc_ln46_2_reg_1633(9),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_20,
      Q => trunc_ln46_3_reg_1638(0),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_10,
      Q => trunc_ln46_3_reg_1638(10),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_9,
      Q => trunc_ln46_3_reg_1638(11),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_8,
      Q => trunc_ln46_3_reg_1638(12),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_7,
      Q => trunc_ln46_3_reg_1638(13),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_6,
      Q => trunc_ln46_3_reg_1638(14),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_5,
      Q => trunc_ln46_3_reg_1638(15),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_19,
      Q => trunc_ln46_3_reg_1638(1),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_18,
      Q => trunc_ln46_3_reg_1638(2),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_17,
      Q => trunc_ln46_3_reg_1638(3),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_16,
      Q => trunc_ln46_3_reg_1638(4),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_15,
      Q => trunc_ln46_3_reg_1638(5),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_14,
      Q => trunc_ln46_3_reg_1638(6),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_13,
      Q => trunc_ln46_3_reg_1638(7),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_12,
      Q => trunc_ln46_3_reg_1638(8),
      R => '0'
    );
\trunc_ln46_3_reg_1638_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_10_reg_16530,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_11,
      Q => trunc_ln46_3_reg_1638(9),
      R => '0'
    );
\trunc_ln46_4_reg_1673[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \icmp_ln24_reg_1408_reg_n_5_[0]\,
      O => add_ln46_3_reg_16880
    );
\trunc_ln46_4_reg_1673_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_20,
      Q => trunc_ln46_4_reg_1673(0),
      R => '0'
    );
\trunc_ln46_4_reg_1673_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_10,
      Q => trunc_ln46_4_reg_1673(10),
      R => '0'
    );
\trunc_ln46_4_reg_1673_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_9,
      Q => trunc_ln46_4_reg_1673(11),
      R => '0'
    );
\trunc_ln46_4_reg_1673_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_8,
      Q => trunc_ln46_4_reg_1673(12),
      R => '0'
    );
\trunc_ln46_4_reg_1673_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_7,
      Q => trunc_ln46_4_reg_1673(13),
      R => '0'
    );
\trunc_ln46_4_reg_1673_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_6,
      Q => trunc_ln46_4_reg_1673(14),
      R => '0'
    );
\trunc_ln46_4_reg_1673_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_5,
      Q => trunc_ln46_4_reg_1673(15),
      R => '0'
    );
\trunc_ln46_4_reg_1673_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_19,
      Q => trunc_ln46_4_reg_1673(1),
      R => '0'
    );
\trunc_ln46_4_reg_1673_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_18,
      Q => trunc_ln46_4_reg_1673(2),
      R => '0'
    );
\trunc_ln46_4_reg_1673_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_17,
      Q => trunc_ln46_4_reg_1673(3),
      R => '0'
    );
\trunc_ln46_4_reg_1673_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_16,
      Q => trunc_ln46_4_reg_1673(4),
      R => '0'
    );
\trunc_ln46_4_reg_1673_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_15,
      Q => trunc_ln46_4_reg_1673(5),
      R => '0'
    );
\trunc_ln46_4_reg_1673_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_14,
      Q => trunc_ln46_4_reg_1673(6),
      R => '0'
    );
\trunc_ln46_4_reg_1673_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_13,
      Q => trunc_ln46_4_reg_1673(7),
      R => '0'
    );
\trunc_ln46_4_reg_1673_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_12,
      Q => trunc_ln46_4_reg_1673(8),
      R => '0'
    );
\trunc_ln46_4_reg_1673_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_11,
      Q => trunc_ln46_4_reg_1673(9),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_20,
      Q => trunc_ln46_5_reg_1678(0),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_10,
      Q => trunc_ln46_5_reg_1678(10),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_9,
      Q => trunc_ln46_5_reg_1678(11),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_8,
      Q => trunc_ln46_5_reg_1678(12),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_7,
      Q => trunc_ln46_5_reg_1678(13),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_6,
      Q => trunc_ln46_5_reg_1678(14),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_5,
      Q => trunc_ln46_5_reg_1678(15),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_19,
      Q => trunc_ln46_5_reg_1678(1),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_18,
      Q => trunc_ln46_5_reg_1678(2),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_17,
      Q => trunc_ln46_5_reg_1678(3),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_16,
      Q => trunc_ln46_5_reg_1678(4),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_15,
      Q => trunc_ln46_5_reg_1678(5),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_14,
      Q => trunc_ln46_5_reg_1678(6),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_13,
      Q => trunc_ln46_5_reg_1678(7),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_12,
      Q => trunc_ln46_5_reg_1678(8),
      R => '0'
    );
\trunc_ln46_5_reg_1678_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_3_reg_16880,
      D => network_mul_mul_16s_15s_30_1_1_U7_n_11,
      Q => trunc_ln46_5_reg_1678(9),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_20,
      Q => trunc_ln46_6_reg_1693(0),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_10,
      Q => trunc_ln46_6_reg_1693(10),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_9,
      Q => trunc_ln46_6_reg_1693(11),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_8,
      Q => trunc_ln46_6_reg_1693(12),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_7,
      Q => trunc_ln46_6_reg_1693(13),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_6,
      Q => trunc_ln46_6_reg_1693(14),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_5,
      Q => trunc_ln46_6_reg_1693(15),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_19,
      Q => trunc_ln46_6_reg_1693(1),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_18,
      Q => trunc_ln46_6_reg_1693(2),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_17,
      Q => trunc_ln46_6_reg_1693(3),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_16,
      Q => trunc_ln46_6_reg_1693(4),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_15,
      Q => trunc_ln46_6_reg_1693(5),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_14,
      Q => trunc_ln46_6_reg_1693(6),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_13,
      Q => trunc_ln46_6_reg_1693(7),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_12,
      Q => trunc_ln46_6_reg_1693(8),
      R => '0'
    );
\trunc_ln46_6_reg_1693_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U8_n_11,
      Q => trunc_ln46_6_reg_1693(9),
      R => '0'
    );
\trunc_ln46_7_reg_1698[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln24_reg_1408_pp0_iter1_reg_reg_n_5_[0]\,
      O => p_8_in
    );
\trunc_ln46_7_reg_1698_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_20,
      Q => trunc_ln46_7_reg_1698(0),
      R => '0'
    );
\trunc_ln46_7_reg_1698_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_10,
      Q => trunc_ln46_7_reg_1698(10),
      R => '0'
    );
\trunc_ln46_7_reg_1698_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_9,
      Q => trunc_ln46_7_reg_1698(11),
      R => '0'
    );
\trunc_ln46_7_reg_1698_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_8,
      Q => trunc_ln46_7_reg_1698(12),
      R => '0'
    );
\trunc_ln46_7_reg_1698_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_7,
      Q => trunc_ln46_7_reg_1698(13),
      R => '0'
    );
\trunc_ln46_7_reg_1698_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_6,
      Q => trunc_ln46_7_reg_1698(14),
      R => '0'
    );
\trunc_ln46_7_reg_1698_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_5,
      Q => trunc_ln46_7_reg_1698(15),
      R => '0'
    );
\trunc_ln46_7_reg_1698_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_19,
      Q => trunc_ln46_7_reg_1698(1),
      R => '0'
    );
\trunc_ln46_7_reg_1698_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_18,
      Q => trunc_ln46_7_reg_1698(2),
      R => '0'
    );
\trunc_ln46_7_reg_1698_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_17,
      Q => trunc_ln46_7_reg_1698(3),
      R => '0'
    );
\trunc_ln46_7_reg_1698_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_16,
      Q => trunc_ln46_7_reg_1698(4),
      R => '0'
    );
\trunc_ln46_7_reg_1698_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_15,
      Q => trunc_ln46_7_reg_1698(5),
      R => '0'
    );
\trunc_ln46_7_reg_1698_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_14,
      Q => trunc_ln46_7_reg_1698(6),
      R => '0'
    );
\trunc_ln46_7_reg_1698_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_13,
      Q => trunc_ln46_7_reg_1698(7),
      R => '0'
    );
\trunc_ln46_7_reg_1698_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_12,
      Q => trunc_ln46_7_reg_1698(8),
      R => '0'
    );
\trunc_ln46_7_reg_1698_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => network_mul_mul_16s_15s_30_1_1_U9_n_11,
      Q => trunc_ln46_7_reg_1698(9),
      R => '0'
    );
\trunc_ln_reg_1598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_20,
      Q => trunc_ln_reg_1598(0),
      R => '0'
    );
\trunc_ln_reg_1598_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_10,
      Q => trunc_ln_reg_1598(10),
      R => '0'
    );
\trunc_ln_reg_1598_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_9,
      Q => trunc_ln_reg_1598(11),
      R => '0'
    );
\trunc_ln_reg_1598_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_8,
      Q => trunc_ln_reg_1598(12),
      R => '0'
    );
\trunc_ln_reg_1598_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_7,
      Q => trunc_ln_reg_1598(13),
      R => '0'
    );
\trunc_ln_reg_1598_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_6,
      Q => trunc_ln_reg_1598(14),
      R => '0'
    );
\trunc_ln_reg_1598_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_5,
      Q => trunc_ln_reg_1598(15),
      R => '0'
    );
\trunc_ln_reg_1598_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_19,
      Q => trunc_ln_reg_1598(1),
      R => '0'
    );
\trunc_ln_reg_1598_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_18,
      Q => trunc_ln_reg_1598(2),
      R => '0'
    );
\trunc_ln_reg_1598_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_17,
      Q => trunc_ln_reg_1598(3),
      R => '0'
    );
\trunc_ln_reg_1598_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_16,
      Q => trunc_ln_reg_1598(4),
      R => '0'
    );
\trunc_ln_reg_1598_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_15,
      Q => trunc_ln_reg_1598(5),
      R => '0'
    );
\trunc_ln_reg_1598_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_14,
      Q => trunc_ln_reg_1598(6),
      R => '0'
    );
\trunc_ln_reg_1598_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_13,
      Q => trunc_ln_reg_1598(7),
      R => '0'
    );
\trunc_ln_reg_1598_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_12,
      Q => trunc_ln_reg_1598(8),
      R => '0'
    );
\trunc_ln_reg_1598_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_12_in,
      D => network_mul_mul_16s_15s_30_1_1_U6_n_11,
      Q => trunc_ln_reg_1598(9),
      R => '0'
    );
\xor_ln24_2_reg_1474[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => or_ln27_1_fu_1087_p3(0),
      I1 => icmp_ln32_reg_1417,
      O => \xor_ln24_2_reg_1474[0]_i_1_n_5\
    );
\xor_ln24_2_reg_1474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => \xor_ln24_2_reg_1474[0]_i_1_n_5\,
      Q => xor_ln24_2_reg_1474,
      R => '0'
    );
\zext_ln38_12_reg_1526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => zext_ln38_12_fu_751_p1(0),
      Q => zext_ln38_12_reg_1526_reg(0),
      R => '0'
    );
\zext_ln38_12_reg_1526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => zext_ln38_12_fu_751_p1(1),
      Q => zext_ln38_12_reg_1526_reg(1),
      R => '0'
    );
\zext_ln38_12_reg_1526_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => zext_ln38_12_fu_751_p1(2),
      Q => zext_ln38_12_reg_1526_reg(2),
      R => '0'
    );
\zext_ln38_12_reg_1526_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => zext_ln38_12_fu_751_p1(3),
      Q => zext_ln38_12_reg_1526_reg(3),
      R => '0'
    );
\zext_ln38_12_reg_1526_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => zext_ln38_12_fu_751_p1(4),
      Q => zext_ln38_12_reg_1526_reg(4),
      R => '0'
    );
\zext_ln38_1_reg_1509[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(0),
      I1 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I2 => icmp_ln32_reg_1417,
      O => out_w_0_mid2_fu_639_p3(0)
    );
\zext_ln38_1_reg_1509[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(1),
      I1 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I2 => icmp_ln32_reg_1417,
      O => out_w_0_mid2_fu_639_p3(1)
    );
\zext_ln38_1_reg_1509[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(2),
      I1 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I2 => icmp_ln32_reg_1417,
      O => out_w_0_mid2_fu_639_p3(2)
    );
\zext_ln38_1_reg_1509[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(3),
      I1 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I2 => icmp_ln32_reg_1417,
      O => out_w_0_mid2_fu_639_p3(3)
    );
\zext_ln38_1_reg_1509[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(4),
      I1 => \icmp_ln33_reg_1451_reg_n_5_[0]\,
      I2 => icmp_ln32_reg_1417,
      O => out_w_0_mid2_fu_639_p3(4)
    );
\zext_ln38_1_reg_1509_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => out_w_0_mid2_fu_639_p3(0),
      Q => zext_ln38_1_reg_1509(0),
      R => '0'
    );
\zext_ln38_1_reg_1509_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => out_w_0_mid2_fu_639_p3(1),
      Q => zext_ln38_1_reg_1509(1),
      R => '0'
    );
\zext_ln38_1_reg_1509_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => out_w_0_mid2_fu_639_p3(2),
      Q => zext_ln38_1_reg_1509(2),
      R => '0'
    );
\zext_ln38_1_reg_1509_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => out_w_0_mid2_fu_639_p3(3),
      Q => zext_ln38_1_reg_1509(3),
      R => '0'
    );
\zext_ln38_1_reg_1509_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14840,
      D => out_w_0_mid2_fu_639_p3(4),
      Q => zext_ln38_1_reg_1509(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_depthwise_conv2d_fix_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_depthwise_conv2d_fix_1_fu_451_input_r_address0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    reg_3551 : out STD_LOGIC;
    grp_depthwise_conv2d_fix_1_fu_451_input_r_ce1 : out STD_LOGIC;
    grp_depthwise_conv2d_fix_1_fu_451_output_r_ce0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    SeparableConv2D_3_w_s_ce0 : out STD_LOGIC;
    SeparableConv2D_2_w_s_ce0 : out STD_LOGIC;
    SeparableConv2D_3_w_s_ce1 : out STD_LOGIC;
    SeparableConv2D_2_w_s_ce1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_13\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_i_36__0\ : in STD_LOGIC;
    MemBank_B_address01 : in STD_LOGIC;
    data4 : in STD_LOGIC;
    grp_depthwise_conv2d_fix_2_fu_427_input_r_address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MemBank_A_address01 : in STD_LOGIC;
    MemBank_B_address011_out : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_7_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_2 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_6_0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_5_0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_4_0 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_depthwise_conv2d_fix_1 : entity is "depthwise_conv2d_fix_1";
end bd_0_hls_inst_0_depthwise_conv2d_fix_1;

architecture STRUCTURE of bd_0_hls_inst_0_depthwise_conv2d_fix_1 is
  signal A_1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal B_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln23_fu_702_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln23_reg_1370 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln23_reg_13700 : STD_LOGIC;
  signal \add_ln23_reg_1370[10]_i_3_n_5\ : STD_LOGIC;
  signal add_ln32_2_fu_606_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln32_2_reg_1295 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln32_2_reg_12950 : STD_LOGIC;
  signal \add_ln32_2_reg_1295[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln32_2_reg_1295[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln32_2_reg_1295[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln32_2_reg_1295[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln32_2_reg_1295[7]_i_3_n_5\ : STD_LOGIC;
  signal add_ln38_14_fu_751_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln38_15_fu_761_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln38_16_fu_852_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln38_17_fu_861_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln38_18_fu_935_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln38_19_fu_944_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln38_20_fu_953_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln38_20_reg_1484 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln38_20_reg_14840 : STD_LOGIC;
  signal \add_ln38_20_reg_1484[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln38_20_reg_1484[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln38_20_reg_1484[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln38_20_reg_1484[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln38_20_reg_1484_reg[10]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln38_20_reg_1484_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln38_20_reg_1484_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln38_20_reg_1484_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln38_20_reg_1484_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln38_20_reg_1484_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln38_20_reg_1484_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln38_20_reg_1484_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln38_20_reg_1484_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln38_20_reg_1484_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln46_10_fu_1005_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln46_10_reg_1514 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln46_10_reg_15140 : STD_LOGIC;
  signal \add_ln46_10_reg_1514[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_10_reg_1514_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln46_12_fu_1052_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln46_12_reg_1529 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln46_12_reg_1529[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_12_reg_1529_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln46_13_fu_1058_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln46_13_reg_1534 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln46_13_reg_1534[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_13_reg_1534_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln46_17_fu_1096_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln46_17_reg_15490 : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[11]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[11]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[11]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[11]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[11]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_11_n_10\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_11_n_11\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_11_n_6\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_11_n_7\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_11_n_8\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_11_n_9\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[7]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[7]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_17_reg_1549_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln46_reg_15440 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_12_n_10 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_12_n_11 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_12_n_12 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_12_n_7 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_12_n_8 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_13_n_7 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_13_n_8 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_14_n_10 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_14_n_11 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_14_n_12 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_14_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_14_n_6 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_14_n_7 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_14_n_8 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_14_n_9 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_15_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_15_n_6 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_15_n_7 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_15_n_8 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_16_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_17_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_18_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_19_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_20_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_21_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_22_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_23_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_24_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_25_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_26_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_27_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_28_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_29_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_30_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_31_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_32_n_5 : STD_LOGIC;
  signal add_ln46_reg_1544_reg_i_4_n_5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_NS_fsm115_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_5\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal ap_phi_mux_indvar_flatten_phi_fu_326_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_out_h_0_phi_fu_337_p4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data4_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_451_ap_ready : STD_LOGIC;
  signal \^grp_depthwise_conv2d_fix_1_fu_451_input_r_ce1\ : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_output_r_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal icmp_ln23_fu_472_p2 : STD_LOGIC;
  signal \icmp_ln23_reg_1228[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln32_reg_1237 : STD_LOGIC;
  signal \icmp_ln32_reg_1237[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1237[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1237[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1237[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1237[0]_i_9_n_5\ : STD_LOGIC;
  signal indvar_flatten48_reg_298 : STD_LOGIC;
  signal indvar_flatten48_reg_2980 : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[0]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[10]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[1]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[2]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[3]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[4]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[5]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[6]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[7]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[8]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[9]\ : STD_LOGIC;
  signal indvar_flatten_reg_322 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln38_18_fu_535_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mul_ln38_fu_457_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mul_ln46_fu_693_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mul_ln46_reg_1360 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \mul_ln46_reg_1360[3]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln46_reg_1360[3]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln46_reg_1360[3]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln46_reg_1360[3]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln46_reg_1360[3]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln46_reg_1360[6]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln46_reg_1360[6]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln46_reg_1360[6]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln46_reg_1360[6]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln46_reg_1360[6]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln46_reg_1360_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln46_reg_1360_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln46_reg_1360_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln46_reg_1360_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln46_reg_1360_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln46_reg_1360_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U64_n_21 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U64_n_22 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_23 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_24 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_25 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_26 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_27 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_28 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_29 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_30 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_31 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_32 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_33 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_34 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_35 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_36 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U65_n_37 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U66_n_9 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U68_n_9 : STD_LOGIC;
  signal \out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal out_d_0_reg_310 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_d_reg_1232 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_0_reg_333 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_reg_1271 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_h_reg_1271[2]_i_2_n_5\ : STD_LOGIC;
  signal \out_h_reg_1271[2]_i_3_n_5\ : STD_LOGIC;
  signal out_w_0_mid2_reg_1276 : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276[2]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276[3]_i_2_n_5\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276_reg_n_5_[3]\ : STD_LOGIC;
  signal out_w_0_reg_344 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_reg_1344 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_w_reg_1344[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_reg_1344[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_reg_1344[2]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_reg_1344[3]_i_2_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal \q0_reg_i_17__0_n_5\ : STD_LOGIC;
  signal q0_reg_i_18_n_5 : STD_LOGIC;
  signal \q0_reg_i_19__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_20__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_21__0_n_5\ : STD_LOGIC;
  signal q0_reg_i_22_n_5 : STD_LOGIC;
  signal \q0_reg_i_23__0_n_5\ : STD_LOGIC;
  signal q0_reg_i_24_n_5 : STD_LOGIC;
  signal \q0_reg_i_25__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_26__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_27__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_28__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_29__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_30__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_31__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_32__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_33__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_34__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_35__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_36__0_n_5\ : STD_LOGIC;
  signal q0_reg_i_37_n_5 : STD_LOGIC;
  signal q0_reg_i_38_n_5 : STD_LOGIC;
  signal \q0_reg_i_39__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_40__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_41__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_42__0_n_5\ : STD_LOGIC;
  signal q0_reg_i_43_n_5 : STD_LOGIC;
  signal q0_reg_i_44_n_5 : STD_LOGIC;
  signal q0_reg_i_45_n_5 : STD_LOGIC;
  signal q0_reg_i_46_n_5 : STD_LOGIC;
  signal q0_reg_i_47_n_5 : STD_LOGIC;
  signal q0_reg_i_48_n_5 : STD_LOGIC;
  signal q0_reg_i_49_n_5 : STD_LOGIC;
  signal q0_reg_i_50_n_5 : STD_LOGIC;
  signal q0_reg_i_51_n_5 : STD_LOGIC;
  signal q0_reg_i_52_n_5 : STD_LOGIC;
  signal ram_reg_0_i_225_n_7 : STD_LOGIC;
  signal ram_reg_0_i_225_n_8 : STD_LOGIC;
  signal ram_reg_0_i_226_n_5 : STD_LOGIC;
  signal ram_reg_0_i_248_n_5 : STD_LOGIC;
  signal ram_reg_0_i_248_n_6 : STD_LOGIC;
  signal ram_reg_0_i_248_n_7 : STD_LOGIC;
  signal ram_reg_0_i_248_n_8 : STD_LOGIC;
  signal ram_reg_0_i_249_n_5 : STD_LOGIC;
  signal ram_reg_0_i_278_n_5 : STD_LOGIC;
  signal ram_reg_0_i_279_n_7 : STD_LOGIC;
  signal ram_reg_0_i_279_n_8 : STD_LOGIC;
  signal ram_reg_0_i_280_n_5 : STD_LOGIC;
  signal ram_reg_0_i_285_n_5 : STD_LOGIC;
  signal ram_reg_0_i_290_n_5 : STD_LOGIC;
  signal ram_reg_0_i_295_n_5 : STD_LOGIC;
  signal ram_reg_0_i_296_n_5 : STD_LOGIC;
  signal ram_reg_0_i_296_n_6 : STD_LOGIC;
  signal ram_reg_0_i_296_n_7 : STD_LOGIC;
  signal ram_reg_0_i_296_n_8 : STD_LOGIC;
  signal ram_reg_0_i_300_n_5 : STD_LOGIC;
  signal ram_reg_0_i_304_n_5 : STD_LOGIC;
  signal ram_reg_0_i_310_n_5 : STD_LOGIC;
  signal ram_reg_0_i_315_n_5 : STD_LOGIC;
  signal ram_reg_0_i_316_n_5 : STD_LOGIC;
  signal ram_reg_0_i_316_n_6 : STD_LOGIC;
  signal ram_reg_0_i_316_n_7 : STD_LOGIC;
  signal ram_reg_0_i_316_n_8 : STD_LOGIC;
  signal ram_reg_0_i_324_n_5 : STD_LOGIC;
  signal ram_reg_0_i_328_n_5 : STD_LOGIC;
  signal ram_reg_0_i_332_n_5 : STD_LOGIC;
  signal ram_reg_0_i_345_n_5 : STD_LOGIC;
  signal ram_reg_0_i_345_n_6 : STD_LOGIC;
  signal ram_reg_0_i_345_n_7 : STD_LOGIC;
  signal ram_reg_0_i_345_n_8 : STD_LOGIC;
  signal ram_reg_0_i_346_n_10 : STD_LOGIC;
  signal ram_reg_0_i_346_n_11 : STD_LOGIC;
  signal ram_reg_0_i_346_n_12 : STD_LOGIC;
  signal ram_reg_0_i_346_n_7 : STD_LOGIC;
  signal ram_reg_0_i_346_n_8 : STD_LOGIC;
  signal ram_reg_0_i_347_n_7 : STD_LOGIC;
  signal ram_reg_0_i_347_n_8 : STD_LOGIC;
  signal ram_reg_0_i_348_n_7 : STD_LOGIC;
  signal ram_reg_0_i_348_n_8 : STD_LOGIC;
  signal ram_reg_0_i_349_n_5 : STD_LOGIC;
  signal ram_reg_0_i_350_n_5 : STD_LOGIC;
  signal ram_reg_0_i_351_n_5 : STD_LOGIC;
  signal ram_reg_0_i_352_n_5 : STD_LOGIC;
  signal ram_reg_0_i_353_n_5 : STD_LOGIC;
  signal ram_reg_0_i_360_n_5 : STD_LOGIC;
  signal ram_reg_0_i_361_n_5 : STD_LOGIC;
  signal ram_reg_0_i_362_n_5 : STD_LOGIC;
  signal ram_reg_0_i_364_n_5 : STD_LOGIC;
  signal ram_reg_0_i_365_n_5 : STD_LOGIC;
  signal ram_reg_0_i_366_n_5 : STD_LOGIC;
  signal ram_reg_0_i_367_n_5 : STD_LOGIC;
  signal ram_reg_0_i_368_n_5 : STD_LOGIC;
  signal ram_reg_0_i_369_n_10 : STD_LOGIC;
  signal ram_reg_0_i_369_n_11 : STD_LOGIC;
  signal ram_reg_0_i_369_n_12 : STD_LOGIC;
  signal ram_reg_0_i_369_n_5 : STD_LOGIC;
  signal ram_reg_0_i_369_n_6 : STD_LOGIC;
  signal ram_reg_0_i_369_n_7 : STD_LOGIC;
  signal ram_reg_0_i_369_n_8 : STD_LOGIC;
  signal ram_reg_0_i_369_n_9 : STD_LOGIC;
  signal ram_reg_0_i_370_n_5 : STD_LOGIC;
  signal ram_reg_0_i_370_n_6 : STD_LOGIC;
  signal ram_reg_0_i_370_n_7 : STD_LOGIC;
  signal ram_reg_0_i_370_n_8 : STD_LOGIC;
  signal ram_reg_0_i_371_n_5 : STD_LOGIC;
  signal ram_reg_0_i_371_n_6 : STD_LOGIC;
  signal ram_reg_0_i_371_n_7 : STD_LOGIC;
  signal ram_reg_0_i_371_n_8 : STD_LOGIC;
  signal ram_reg_0_i_412_n_10 : STD_LOGIC;
  signal ram_reg_0_i_412_n_11 : STD_LOGIC;
  signal ram_reg_0_i_412_n_12 : STD_LOGIC;
  signal ram_reg_0_i_412_n_7 : STD_LOGIC;
  signal ram_reg_0_i_412_n_8 : STD_LOGIC;
  signal ram_reg_0_i_413_n_7 : STD_LOGIC;
  signal ram_reg_0_i_413_n_8 : STD_LOGIC;
  signal ram_reg_0_i_414_n_7 : STD_LOGIC;
  signal ram_reg_0_i_414_n_8 : STD_LOGIC;
  signal ram_reg_0_i_425_n_10 : STD_LOGIC;
  signal ram_reg_0_i_425_n_11 : STD_LOGIC;
  signal ram_reg_0_i_425_n_12 : STD_LOGIC;
  signal ram_reg_0_i_425_n_5 : STD_LOGIC;
  signal ram_reg_0_i_425_n_6 : STD_LOGIC;
  signal ram_reg_0_i_425_n_7 : STD_LOGIC;
  signal ram_reg_0_i_425_n_8 : STD_LOGIC;
  signal ram_reg_0_i_425_n_9 : STD_LOGIC;
  signal ram_reg_0_i_426_n_5 : STD_LOGIC;
  signal ram_reg_0_i_426_n_6 : STD_LOGIC;
  signal ram_reg_0_i_426_n_7 : STD_LOGIC;
  signal ram_reg_0_i_426_n_8 : STD_LOGIC;
  signal ram_reg_0_i_427_n_5 : STD_LOGIC;
  signal ram_reg_0_i_427_n_6 : STD_LOGIC;
  signal ram_reg_0_i_427_n_7 : STD_LOGIC;
  signal ram_reg_0_i_427_n_8 : STD_LOGIC;
  signal ram_reg_0_i_442_n_10 : STD_LOGIC;
  signal ram_reg_0_i_442_n_11 : STD_LOGIC;
  signal ram_reg_0_i_442_n_12 : STD_LOGIC;
  signal ram_reg_0_i_442_n_5 : STD_LOGIC;
  signal ram_reg_0_i_442_n_6 : STD_LOGIC;
  signal ram_reg_0_i_442_n_7 : STD_LOGIC;
  signal ram_reg_0_i_442_n_8 : STD_LOGIC;
  signal ram_reg_0_i_442_n_9 : STD_LOGIC;
  signal ram_reg_0_i_443_n_5 : STD_LOGIC;
  signal ram_reg_0_i_443_n_6 : STD_LOGIC;
  signal ram_reg_0_i_443_n_7 : STD_LOGIC;
  signal ram_reg_0_i_443_n_8 : STD_LOGIC;
  signal ram_reg_0_i_444_n_5 : STD_LOGIC;
  signal ram_reg_0_i_444_n_6 : STD_LOGIC;
  signal ram_reg_0_i_444_n_7 : STD_LOGIC;
  signal ram_reg_0_i_444_n_8 : STD_LOGIC;
  signal ram_reg_0_i_445_n_5 : STD_LOGIC;
  signal ram_reg_0_i_446_n_5 : STD_LOGIC;
  signal ram_reg_0_i_447_n_5 : STD_LOGIC;
  signal ram_reg_0_i_448_n_5 : STD_LOGIC;
  signal ram_reg_0_i_456_n_10 : STD_LOGIC;
  signal ram_reg_0_i_456_n_11 : STD_LOGIC;
  signal ram_reg_0_i_456_n_12 : STD_LOGIC;
  signal ram_reg_0_i_456_n_5 : STD_LOGIC;
  signal ram_reg_0_i_456_n_6 : STD_LOGIC;
  signal ram_reg_0_i_456_n_7 : STD_LOGIC;
  signal ram_reg_0_i_456_n_8 : STD_LOGIC;
  signal ram_reg_0_i_456_n_9 : STD_LOGIC;
  signal ram_reg_0_i_457_n_5 : STD_LOGIC;
  signal ram_reg_0_i_457_n_6 : STD_LOGIC;
  signal ram_reg_0_i_457_n_7 : STD_LOGIC;
  signal ram_reg_0_i_457_n_8 : STD_LOGIC;
  signal ram_reg_0_i_458_n_5 : STD_LOGIC;
  signal ram_reg_0_i_458_n_6 : STD_LOGIC;
  signal ram_reg_0_i_458_n_7 : STD_LOGIC;
  signal ram_reg_0_i_458_n_8 : STD_LOGIC;
  signal ram_reg_0_i_467_n_5 : STD_LOGIC;
  signal ram_reg_0_i_468_n_5 : STD_LOGIC;
  signal ram_reg_0_i_469_n_5 : STD_LOGIC;
  signal ram_reg_0_i_470_n_5 : STD_LOGIC;
  signal ram_reg_0_i_471_n_5 : STD_LOGIC;
  signal ram_reg_0_i_472_n_5 : STD_LOGIC;
  signal ram_reg_0_i_473_n_5 : STD_LOGIC;
  signal ram_reg_0_i_474_n_5 : STD_LOGIC;
  signal ram_reg_0_i_475_n_5 : STD_LOGIC;
  signal ram_reg_0_i_476_n_5 : STD_LOGIC;
  signal ram_reg_0_i_477_n_5 : STD_LOGIC;
  signal ram_reg_0_i_478_n_5 : STD_LOGIC;
  signal ram_reg_0_i_479_n_5 : STD_LOGIC;
  signal ram_reg_0_i_536_n_5 : STD_LOGIC;
  signal ram_reg_0_i_537_n_5 : STD_LOGIC;
  signal ram_reg_0_i_538_n_5 : STD_LOGIC;
  signal ram_reg_0_i_539_n_5 : STD_LOGIC;
  signal ram_reg_0_i_540_n_5 : STD_LOGIC;
  signal ram_reg_0_i_541_n_5 : STD_LOGIC;
  signal ram_reg_0_i_542_n_5 : STD_LOGIC;
  signal ram_reg_0_i_543_n_5 : STD_LOGIC;
  signal ram_reg_0_i_544_n_5 : STD_LOGIC;
  signal ram_reg_0_i_545_n_5 : STD_LOGIC;
  signal ram_reg_0_i_546_n_5 : STD_LOGIC;
  signal ram_reg_0_i_547_n_5 : STD_LOGIC;
  signal ram_reg_0_i_80_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_83__0_n_5\ : STD_LOGIC;
  signal \ram_reg_1_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_1_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_2_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_2_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_3_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_3_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_4_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_4_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_5_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_5_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_6_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_6_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_7_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_7_i_6__0_n_5\ : STD_LOGIC;
  signal reg_3550 : STD_LOGIC;
  signal reg_3552 : STD_LOGIC;
  signal reg_3600 : STD_LOGIC;
  signal select_ln24_10_fu_540_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln24_14_reg_1265 : STD_LOGIC;
  signal \select_ln24_14_reg_1265[0]_i_2_n_5\ : STD_LOGIC;
  signal select_ln24_8_reg_1255 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln24_8_reg_1255[3]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[3]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[3]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[3]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[3]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[3]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[3]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[3]_i_9_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[5]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[5]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[5]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal select_ln24_9_fu_898_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln24_9_reg_1453 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \select_ln24_9_reg_1453_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln24_9_reg_1453_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln24_9_reg_1453_reg_n_5_[2]\ : STD_LOGIC;
  signal select_ln24_fu_488_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln24_reg_1245 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln32_2_reg_1489 : STD_LOGIC;
  signal \select_ln32_2_reg_1489_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln32_2_reg_1489_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln32_2_reg_1489_reg_n_5_[2]\ : STD_LOGIC;
  signal \select_ln32_2_reg_1489_reg_n_5_[3]\ : STD_LOGIC;
  signal \select_ln32_2_reg_1489_reg_n_5_[4]\ : STD_LOGIC;
  signal \select_ln32_2_reg_1489_reg_n_5_[5]\ : STD_LOGIC;
  signal \select_ln32_2_reg_1489_reg_n_5_[6]\ : STD_LOGIC;
  signal \select_ln32_2_reg_1489_reg_n_5_[7]\ : STD_LOGIC;
  signal select_ln32_fu_904_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln32_reg_1459 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp10_0_0_mid2_fu_640_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp10_0_0_mid2_reg_1320 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp10_0_0_mid2_reg_13200 : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[10]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[1]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[1]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[1]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[1]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[1]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[1]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[5]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[5]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[5]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[5]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[5]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_11_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_12_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_13_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_14_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_15_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_16_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_17_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_8_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_9_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_11\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_7\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_8\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal tmp10_0_0_mid2_v_v_reg_1288 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tmp10_0_0_mid2_v_v_reg_1288[1]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[1]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[1]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[1]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[2]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[2]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[2]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[2]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[3]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[3]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_10_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_11_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_12_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_13_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_15_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_16_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_17_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_18_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_19_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_8_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_9_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[5]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_10_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_11_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_12_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_13_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_14_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_15_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_6\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_7\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_8\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_6\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_7\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_8\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_n_8\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_n_8\ : STD_LOGIC;
  signal tmp10_1_0_mid2_fu_654_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp10_1_0_mid2_reg_1325 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp10_1_0_mid2_reg_1325[10]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[10]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[1]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[1]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[1]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[1]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[1]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[1]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[5]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[5]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[5]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[5]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_11_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_12_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_13_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_14_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_15_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_16_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_17_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_18_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_19_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_20_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_21_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_22_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_23_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_24_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_25_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_26_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_8_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_9_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_11\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_7\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_8\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal tmp10_2_0_mid2_fu_737_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp10_2_0_mid2_reg_1385 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp10_2_0_mid2_reg_13850 : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[10]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[10]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[1]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[1]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[1]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[1]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[1]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[1]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[5]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[5]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[5]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[5]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[5]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_11_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_12_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_13_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_14_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_15_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_16_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_17_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_18_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_19_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_20_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_21_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_22_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_23_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_24_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_8_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_9_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_11\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_7\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_8\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal tmp11_fu_697_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp11_mid1_fu_814_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp11_reg_13650 : STD_LOGIC;
  signal \tmp11_reg_1365[3]_i_2_n_5\ : STD_LOGIC;
  signal \tmp11_reg_1365[3]_i_3_n_5\ : STD_LOGIC;
  signal \tmp11_reg_1365[3]_i_4_n_5\ : STD_LOGIC;
  signal \tmp11_reg_1365[3]_i_5_n_5\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg[6]_i_2_n_8\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg_n_5_[0]\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg_n_5_[1]\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg_n_5_[2]\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg_n_5_[3]\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg_n_5_[4]\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg_n_5_[5]\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg_n_5_[6]\ : STD_LOGIC;
  signal trunc_ln46_1_reg_1499 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_2_reg_1504 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_3_reg_1519 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_4_reg_1524 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_5_reg_1539 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \trunc_ln46_5_reg_1539[15]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln46_8_reg_1469 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_9_reg_1428 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal trunc_ln46_s_reg_1464 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln_reg_1423 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zext_ln24_19_reg_1300 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zext_ln38_13_reg_1332 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zext_ln38_15_reg_1349_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \zext_ln38_17_reg_1392[1]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln38_17_reg_1392[2]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln38_17_reg_1392[3]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln38_1_cast14_reg_1180[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln38_1_cast14_reg_1180[4]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln38_1_cast14_reg_1180_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln38_2_cast_mid_fu_588_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zext_ln38_2_cast_reg_1223_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \zext_ln46_2_reg_1218[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln46_2_reg_1218[1]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln46_2_reg_1218[2]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln46_2_reg_1218[3]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln46_2_reg_1218_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln38_20_reg_1484_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln38_20_reg_1484_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln46_10_reg_1514_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln46_12_reg_1529_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln46_13_reg_1534_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln46_17_reg_1549_reg[15]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln46_17_reg_1549_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln46_reg_1544_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln46_reg_1544_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln46_reg_1544_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln46_reg_1544_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln46_reg_1544_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln46_reg_1544_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln46_reg_1544_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln46_reg_1544_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln46_reg_1544_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln46_reg_1544_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 11 );
  signal NLW_add_ln46_reg_1544_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln46_reg_1544_reg_i_12_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln46_reg_1544_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln46_reg_1544_reg_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln46_reg_1544_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln23_reg_1228_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln46_reg_1360_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln46_reg_1360_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_225_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_225_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_279_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_279_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_346_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_346_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_347_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_347_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_348_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_348_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_412_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_412_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_413_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_413_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_414_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_414_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_select_ln24_8_reg_1255_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_select_ln24_8_reg_1255_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp10_0_0_mid2_reg_1320_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp10_0_0_mid2_reg_1320_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp10_0_0_mid2_reg_1320_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp10_0_0_mid2_reg_1320_reg[9]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp10_0_0_mid2_reg_1320_reg[9]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp10_1_0_mid2_reg_1325_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp10_1_0_mid2_reg_1325_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp10_1_0_mid2_reg_1325_reg[9]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp10_1_0_mid2_reg_1325_reg[9]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp10_2_0_mid2_reg_1385_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp10_2_0_mid2_reg_1385_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp10_2_0_mid2_reg_1385_reg[9]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp10_2_0_mid2_reg_1385_reg[9]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp11_reg_1365_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp11_reg_1365_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[9]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \add_ln32_2_reg_1295[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \add_ln32_2_reg_1295[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \add_ln32_2_reg_1295[2]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \add_ln32_2_reg_1295[3]_i_2\ : label is "soft_lutpair15";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_11\ : label is "lutpair53";
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_12\ : label is "lutpair52";
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_13\ : label is "lutpair51";
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_14\ : label is "lutpair50";
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_15\ : label is "lutpair54";
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_16\ : label is "lutpair53";
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_17\ : label is "lutpair52";
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_18\ : label is "lutpair51";
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_2\ : label is "lutpair71";
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_3\ : label is "lutpair70";
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_4\ : label is "lutpair69";
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_5\ : label is "lutpair68";
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_6\ : label is "lutpair72";
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_7\ : label is "lutpair71";
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_8\ : label is "lutpair70";
  attribute HLUTNM of \add_ln46_17_reg_1549[11]_i_9\ : label is "lutpair69";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_12\ : label is "lutpair60";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_13\ : label is "lutpair59";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_14\ : label is "lutpair58";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_17\ : label is "lutpair60";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_18\ : label is "lutpair59";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_19\ : label is "lutpair57";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_20\ : label is "lutpair56";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_21\ : label is "lutpair55";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_22\ : label is "lutpair54";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_23\ : label is "lutpair58";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_24\ : label is "lutpair57";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_25\ : label is "lutpair56";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_26\ : label is "lutpair55";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_3\ : label is "lutpair74";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_4\ : label is "lutpair73";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_5\ : label is "lutpair72";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_8\ : label is "lutpair74";
  attribute HLUTNM of \add_ln46_17_reg_1549[15]_i_9\ : label is "lutpair73";
  attribute HLUTNM of \add_ln46_17_reg_1549[3]_i_2\ : label is "lutpair63";
  attribute HLUTNM of \add_ln46_17_reg_1549[3]_i_3\ : label is "lutpair62";
  attribute HLUTNM of \add_ln46_17_reg_1549[3]_i_4\ : label is "lutpair61";
  attribute HLUTNM of \add_ln46_17_reg_1549[3]_i_5\ : label is "lutpair64";
  attribute HLUTNM of \add_ln46_17_reg_1549[3]_i_6\ : label is "lutpair63";
  attribute HLUTNM of \add_ln46_17_reg_1549[3]_i_7\ : label is "lutpair62";
  attribute HLUTNM of \add_ln46_17_reg_1549[3]_i_8\ : label is "lutpair61";
  attribute HLUTNM of \add_ln46_17_reg_1549[7]_i_11\ : label is "lutpair49";
  attribute HLUTNM of \add_ln46_17_reg_1549[7]_i_12\ : label is "lutpair48";
  attribute HLUTNM of \add_ln46_17_reg_1549[7]_i_13\ : label is "lutpair47";
  attribute HLUTNM of \add_ln46_17_reg_1549[7]_i_14\ : label is "lutpair50";
  attribute HLUTNM of \add_ln46_17_reg_1549[7]_i_15\ : label is "lutpair49";
  attribute HLUTNM of \add_ln46_17_reg_1549[7]_i_16\ : label is "lutpair48";
  attribute HLUTNM of \add_ln46_17_reg_1549[7]_i_17\ : label is "lutpair47";
  attribute HLUTNM of \add_ln46_17_reg_1549[7]_i_2\ : label is "lutpair67";
  attribute HLUTNM of \add_ln46_17_reg_1549[7]_i_3\ : label is "lutpair66";
  attribute HLUTNM of \add_ln46_17_reg_1549[7]_i_4\ : label is "lutpair65";
  attribute HLUTNM of \add_ln46_17_reg_1549[7]_i_5\ : label is "lutpair64";
  attribute HLUTNM of \add_ln46_17_reg_1549[7]_i_6\ : label is "lutpair68";
  attribute HLUTNM of \add_ln46_17_reg_1549[7]_i_7\ : label is "lutpair67";
  attribute HLUTNM of \add_ln46_17_reg_1549[7]_i_8\ : label is "lutpair66";
  attribute HLUTNM of \add_ln46_17_reg_1549[7]_i_9\ : label is "lutpair65";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of add_ln46_reg_1544_reg_i_12 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln46_reg_1544_reg_i_13 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln46_reg_1544_reg_i_14 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln46_reg_1544_reg_i_15 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_CS_fsm[21]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_CS_fsm[29]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_CS_fsm[30]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair18";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg_i_1 : label is "soft_lutpair32";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln46_reg_1360_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln46_reg_1360_reg[6]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \out_d_reg_1232[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \out_w_reg_1344[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \out_w_reg_1344[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \out_w_reg_1344[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \out_w_reg_1344[3]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q0_reg_i_19__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q0_reg_i_20__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q0_reg_i_31__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \q0_reg_i_33__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q0_reg_i_35__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of q0_reg_i_37 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of q0_reg_i_38 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \q0_reg_i_40__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \q0_reg_i_42__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of q0_reg_i_43 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of q0_reg_i_45 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of q0_reg_i_47 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of q0_reg_i_48 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of q0_reg_i_49 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of q0_reg_i_50 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of q0_reg_i_51 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of q0_reg_i_52 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of ram_reg_0_i_134 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of ram_reg_0_i_280 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of ram_reg_0_i_98 : label is "soft_lutpair19";
  attribute METHODOLOGY_DRC_VIOS of \select_ln24_8_reg_1255_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \select_ln24_8_reg_1255_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \select_ln24_9_reg_1453[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \select_ln24_9_reg_1453[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \select_ln24_9_reg_1453[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \select_ln24_9_reg_1453[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \select_ln32_reg_1459[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \select_ln32_reg_1459[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \select_ln32_reg_1459[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \select_ln32_reg_1459[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1320[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1320[5]_i_7\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1320[9]_i_11\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1320[9]_i_12\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1320[9]_i_13\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_v_v_reg_1288[3]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_v_v_reg_1288[4]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_v_v_reg_1288[6]_i_7\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_v_v_reg_1288[6]_i_9\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[10]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_11\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_13\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_14\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_16\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_17\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_18\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_19\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_21\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[10]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[5]_i_7\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_11\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_13\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_14\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_16\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_17\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_18\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_19\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_20\ : label is "soft_lutpair22";
  attribute METHODOLOGY_DRC_VIOS of \tmp11_reg_1365_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp11_reg_1365_reg[6]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \zext_ln38_17_reg_1392[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \zext_ln38_17_reg_1392[3]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \zext_ln38_1_cast14_reg_1180[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \zext_ln38_1_cast14_reg_1180[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \zext_ln46_2_reg_1218[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \zext_ln46_2_reg_1218[2]_i_1\ : label is "soft_lutpair3";
begin
  \ap_CS_fsm_reg[5]_0\(0) <= \^ap_cs_fsm_reg[5]_0\(0);
  grp_depthwise_conv2d_fix_1_fu_451_input_r_ce1 <= \^grp_depthwise_conv2d_fix_1_fu_451_input_r_ce1\;
\add_ln23_reg_1370[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      O => add_ln23_fu_702_p2(0)
    );
\add_ln23_reg_1370[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter0,
      O => add_ln23_reg_13700
    );
\add_ln23_reg_1370[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[8]\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[6]\,
      I2 => \add_ln23_reg_1370[10]_i_3_n_5\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[7]\,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[9]\,
      I5 => \indvar_flatten48_reg_298_reg_n_5_[10]\,
      O => add_ln23_fu_702_p2(10)
    );
\add_ln23_reg_1370[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[5]\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[3]\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[2]\,
      I5 => \indvar_flatten48_reg_298_reg_n_5_[4]\,
      O => \add_ln23_reg_1370[10]_i_3_n_5\
    );
\add_ln23_reg_1370[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      O => add_ln23_fu_702_p2(1)
    );
\add_ln23_reg_1370[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[2]\,
      O => add_ln23_fu_702_p2(2)
    );
\add_ln23_reg_1370[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[2]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[3]\,
      O => add_ln23_fu_702_p2(3)
    );
\add_ln23_reg_1370[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[2]\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[3]\,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[4]\,
      O => add_ln23_fu_702_p2(4)
    );
\add_ln23_reg_1370[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[3]\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[2]\,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[4]\,
      I5 => \indvar_flatten48_reg_298_reg_n_5_[5]\,
      O => add_ln23_fu_702_p2(5)
    );
\add_ln23_reg_1370[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln23_reg_1370[10]_i_3_n_5\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[6]\,
      O => add_ln23_fu_702_p2(6)
    );
\add_ln23_reg_1370[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln23_reg_1370[10]_i_3_n_5\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[6]\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[7]\,
      O => add_ln23_fu_702_p2(7)
    );
\add_ln23_reg_1370[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[6]\,
      I1 => \add_ln23_reg_1370[10]_i_3_n_5\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[7]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[8]\,
      O => add_ln23_fu_702_p2(8)
    );
\add_ln23_reg_1370[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[7]\,
      I1 => \add_ln23_reg_1370[10]_i_3_n_5\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[6]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[8]\,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[9]\,
      O => add_ln23_fu_702_p2(9)
    );
\add_ln23_reg_1370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(0),
      Q => add_ln23_reg_1370(0),
      R => '0'
    );
\add_ln23_reg_1370_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(10),
      Q => add_ln23_reg_1370(10),
      R => '0'
    );
\add_ln23_reg_1370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(1),
      Q => add_ln23_reg_1370(1),
      R => '0'
    );
\add_ln23_reg_1370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(2),
      Q => add_ln23_reg_1370(2),
      R => '0'
    );
\add_ln23_reg_1370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(3),
      Q => add_ln23_reg_1370(3),
      R => '0'
    );
\add_ln23_reg_1370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(4),
      Q => add_ln23_reg_1370(4),
      R => '0'
    );
\add_ln23_reg_1370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(5),
      Q => add_ln23_reg_1370(5),
      R => '0'
    );
\add_ln23_reg_1370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(6),
      Q => add_ln23_reg_1370(6),
      R => '0'
    );
\add_ln23_reg_1370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(7),
      Q => add_ln23_reg_1370(7),
      R => '0'
    );
\add_ln23_reg_1370_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(8),
      Q => add_ln23_reg_1370(8),
      R => '0'
    );
\add_ln23_reg_1370_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(9),
      Q => add_ln23_reg_1370(9),
      R => '0'
    );
\add_ln32_2_reg_1295[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => indvar_flatten_reg_322(0),
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \select_ln32_2_reg_1489_reg_n_5_[0]\,
      O => add_ln32_2_fu_606_p2(0)
    );
\add_ln32_2_reg_1295[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => indvar_flatten_reg_322(0),
      I1 => \select_ln32_2_reg_1489_reg_n_5_[0]\,
      I2 => indvar_flatten_reg_322(1),
      I3 => indvar_flatten48_reg_2980,
      I4 => \select_ln32_2_reg_1489_reg_n_5_[1]\,
      O => add_ln32_2_fu_606_p2(1)
    );
\add_ln32_2_reg_1295[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(0),
      I1 => \select_ln32_2_reg_1489_reg_n_5_[1]\,
      I2 => indvar_flatten_reg_322(1),
      I3 => indvar_flatten_reg_322(2),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_2_reg_1489_reg_n_5_[2]\,
      O => add_ln32_2_fu_606_p2(2)
    );
\add_ln32_2_reg_1295[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln32_2_reg_1489_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => indvar_flatten_reg_322(0),
      O => ap_phi_mux_indvar_flatten_phi_fu_326_p4(0)
    );
\add_ln32_2_reg_1295[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \add_ln32_2_reg_1295[3]_i_2_n_5\,
      I1 => \select_ln32_2_reg_1489_reg_n_5_[2]\,
      I2 => indvar_flatten_reg_322(2),
      I3 => indvar_flatten_reg_322(3),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_2_reg_1489_reg_n_5_[3]\,
      O => add_ln32_2_fu_606_p2(3)
    );
\add_ln32_2_reg_1295[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => indvar_flatten_reg_322(1),
      I1 => \select_ln32_2_reg_1489_reg_n_5_[1]\,
      I2 => indvar_flatten_reg_322(0),
      I3 => indvar_flatten48_reg_2980,
      I4 => \select_ln32_2_reg_1489_reg_n_5_[0]\,
      O => \add_ln32_2_reg_1295[3]_i_2_n_5\
    );
\add_ln32_2_reg_1295[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \add_ln32_2_reg_1295[4]_i_2_n_5\,
      I1 => \select_ln32_2_reg_1489_reg_n_5_[3]\,
      I2 => indvar_flatten_reg_322(3),
      I3 => indvar_flatten_reg_322(4),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_2_reg_1489_reg_n_5_[4]\,
      O => add_ln32_2_fu_606_p2(4)
    );
\add_ln32_2_reg_1295[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => indvar_flatten_reg_322(2),
      I1 => \select_ln32_2_reg_1489_reg_n_5_[2]\,
      I2 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(0),
      I3 => \select_ln32_2_reg_1489_reg_n_5_[1]\,
      I4 => indvar_flatten48_reg_2980,
      I5 => indvar_flatten_reg_322(1),
      O => \add_ln32_2_reg_1295[4]_i_2_n_5\
    );
\add_ln32_2_reg_1295[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \add_ln32_2_reg_1295[5]_i_2_n_5\,
      I1 => \select_ln32_2_reg_1489_reg_n_5_[4]\,
      I2 => indvar_flatten_reg_322(4),
      I3 => indvar_flatten_reg_322(5),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_2_reg_1489_reg_n_5_[5]\,
      O => add_ln32_2_fu_606_p2(5)
    );
\add_ln32_2_reg_1295[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => indvar_flatten_reg_322(3),
      I1 => \select_ln32_2_reg_1489_reg_n_5_[3]\,
      I2 => \add_ln32_2_reg_1295[3]_i_2_n_5\,
      I3 => \select_ln32_2_reg_1489_reg_n_5_[2]\,
      I4 => indvar_flatten48_reg_2980,
      I5 => indvar_flatten_reg_322(2),
      O => \add_ln32_2_reg_1295[5]_i_2_n_5\
    );
\add_ln32_2_reg_1295[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \add_ln32_2_reg_1295[6]_i_2_n_5\,
      I1 => \select_ln32_2_reg_1489_reg_n_5_[5]\,
      I2 => indvar_flatten_reg_322(5),
      I3 => indvar_flatten_reg_322(6),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_2_reg_1489_reg_n_5_[6]\,
      O => add_ln32_2_fu_606_p2(6)
    );
\add_ln32_2_reg_1295[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => indvar_flatten_reg_322(4),
      I1 => \select_ln32_2_reg_1489_reg_n_5_[4]\,
      I2 => \add_ln32_2_reg_1295[4]_i_2_n_5\,
      I3 => \select_ln32_2_reg_1489_reg_n_5_[3]\,
      I4 => indvar_flatten48_reg_2980,
      I5 => indvar_flatten_reg_322(3),
      O => \add_ln32_2_reg_1295[6]_i_2_n_5\
    );
\add_ln32_2_reg_1295[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln23_fu_472_p2,
      O => add_ln32_2_reg_12950
    );
\add_ln32_2_reg_1295[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \add_ln32_2_reg_1295[7]_i_3_n_5\,
      I1 => \select_ln32_2_reg_1489_reg_n_5_[6]\,
      I2 => indvar_flatten_reg_322(6),
      I3 => indvar_flatten_reg_322(7),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_2_reg_1489_reg_n_5_[7]\,
      O => add_ln32_2_fu_606_p2(7)
    );
\add_ln32_2_reg_1295[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => indvar_flatten_reg_322(5),
      I1 => \select_ln32_2_reg_1489_reg_n_5_[5]\,
      I2 => \add_ln32_2_reg_1295[5]_i_2_n_5\,
      I3 => \select_ln32_2_reg_1489_reg_n_5_[4]\,
      I4 => indvar_flatten48_reg_2980,
      I5 => indvar_flatten_reg_322(4),
      O => \add_ln32_2_reg_1295[7]_i_3_n_5\
    );
\add_ln32_2_reg_1295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(0),
      Q => add_ln32_2_reg_1295(0),
      R => '0'
    );
\add_ln32_2_reg_1295_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(1),
      Q => add_ln32_2_reg_1295(1),
      R => '0'
    );
\add_ln32_2_reg_1295_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(2),
      Q => add_ln32_2_reg_1295(2),
      R => '0'
    );
\add_ln32_2_reg_1295_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(3),
      Q => add_ln32_2_reg_1295(3),
      R => '0'
    );
\add_ln32_2_reg_1295_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(4),
      Q => add_ln32_2_reg_1295(4),
      R => '0'
    );
\add_ln32_2_reg_1295_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(5),
      Q => add_ln32_2_reg_1295(5),
      R => '0'
    );
\add_ln32_2_reg_1295_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(6),
      Q => add_ln32_2_reg_1295(6),
      R => '0'
    );
\add_ln32_2_reg_1295_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(7),
      Q => add_ln32_2_reg_1295(7),
      R => '0'
    );
\add_ln38_20_reg_1484[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      O => add_ln38_20_reg_14840
    );
\add_ln38_20_reg_1484[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(3),
      I1 => C(3),
      O => \add_ln38_20_reg_1484[3]_i_2_n_5\
    );
\add_ln38_20_reg_1484[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(2),
      I1 => C(2),
      O => \add_ln38_20_reg_1484[3]_i_3_n_5\
    );
\add_ln38_20_reg_1484[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(1),
      I1 => C(1),
      O => \add_ln38_20_reg_1484[3]_i_4_n_5\
    );
\add_ln38_20_reg_1484[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(0),
      I1 => C(0),
      O => \add_ln38_20_reg_1484[3]_i_5_n_5\
    );
\add_ln38_20_reg_1484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => add_ln38_20_fu_953_p2(0),
      Q => add_ln38_20_reg_1484(0),
      R => '0'
    );
\add_ln38_20_reg_1484_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => add_ln38_20_fu_953_p2(10),
      Q => add_ln38_20_reg_1484(10),
      R => '0'
    );
\add_ln38_20_reg_1484_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln38_20_reg_1484_reg[7]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln38_20_reg_1484_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln38_20_reg_1484_reg[10]_i_2_n_7\,
      CO(0) => \add_ln38_20_reg_1484_reg[10]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp10_2_0_mid2_reg_1385(9 downto 8),
      O(3) => \NLW_add_ln38_20_reg_1484_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln38_20_fu_953_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp10_2_0_mid2_reg_1385(10 downto 8)
    );
\add_ln38_20_reg_1484_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => add_ln38_20_fu_953_p2(1),
      Q => add_ln38_20_reg_1484(1),
      R => '0'
    );
\add_ln38_20_reg_1484_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => add_ln38_20_fu_953_p2(2),
      Q => add_ln38_20_reg_1484(2),
      R => '0'
    );
\add_ln38_20_reg_1484_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => add_ln38_20_fu_953_p2(3),
      Q => add_ln38_20_reg_1484(3),
      R => '0'
    );
\add_ln38_20_reg_1484_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln38_20_reg_1484_reg[3]_i_1_n_5\,
      CO(2) => \add_ln38_20_reg_1484_reg[3]_i_1_n_6\,
      CO(1) => \add_ln38_20_reg_1484_reg[3]_i_1_n_7\,
      CO(0) => \add_ln38_20_reg_1484_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_2_0_mid2_reg_1385(3 downto 0),
      O(3 downto 0) => add_ln38_20_fu_953_p2(3 downto 0),
      S(3) => \add_ln38_20_reg_1484[3]_i_2_n_5\,
      S(2) => \add_ln38_20_reg_1484[3]_i_3_n_5\,
      S(1) => \add_ln38_20_reg_1484[3]_i_4_n_5\,
      S(0) => \add_ln38_20_reg_1484[3]_i_5_n_5\
    );
\add_ln38_20_reg_1484_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => add_ln38_20_fu_953_p2(4),
      Q => add_ln38_20_reg_1484(4),
      R => '0'
    );
\add_ln38_20_reg_1484_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => add_ln38_20_fu_953_p2(5),
      Q => add_ln38_20_reg_1484(5),
      R => '0'
    );
\add_ln38_20_reg_1484_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => add_ln38_20_fu_953_p2(6),
      Q => add_ln38_20_reg_1484(6),
      R => '0'
    );
\add_ln38_20_reg_1484_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => add_ln38_20_fu_953_p2(7),
      Q => add_ln38_20_reg_1484(7),
      R => '0'
    );
\add_ln38_20_reg_1484_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln38_20_reg_1484_reg[3]_i_1_n_5\,
      CO(3) => \add_ln38_20_reg_1484_reg[7]_i_1_n_5\,
      CO(2) => \add_ln38_20_reg_1484_reg[7]_i_1_n_6\,
      CO(1) => \add_ln38_20_reg_1484_reg[7]_i_1_n_7\,
      CO(0) => \add_ln38_20_reg_1484_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_2_0_mid2_reg_1385(7 downto 4),
      O(3 downto 0) => add_ln38_20_fu_953_p2(7 downto 4),
      S(3 downto 0) => tmp10_2_0_mid2_reg_1385(7 downto 4)
    );
\add_ln38_20_reg_1484_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => add_ln38_20_fu_953_p2(8),
      Q => add_ln38_20_reg_1484(8),
      R => '0'
    );
\add_ln38_20_reg_1484_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => add_ln38_20_fu_953_p2(9),
      Q => add_ln38_20_reg_1484(9),
      R => '0'
    );
\add_ln46_10_reg_1514[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(11),
      I1 => trunc_ln46_s_reg_1464(11),
      O => \add_ln46_10_reg_1514[11]_i_2_n_5\
    );
\add_ln46_10_reg_1514[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(10),
      I1 => trunc_ln46_s_reg_1464(10),
      O => \add_ln46_10_reg_1514[11]_i_3_n_5\
    );
\add_ln46_10_reg_1514[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(9),
      I1 => trunc_ln46_s_reg_1464(9),
      O => \add_ln46_10_reg_1514[11]_i_4_n_5\
    );
\add_ln46_10_reg_1514[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(8),
      I1 => trunc_ln46_s_reg_1464(8),
      O => \add_ln46_10_reg_1514[11]_i_5_n_5\
    );
\add_ln46_10_reg_1514[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(15),
      I1 => trunc_ln46_s_reg_1464(15),
      O => \add_ln46_10_reg_1514[15]_i_2_n_5\
    );
\add_ln46_10_reg_1514[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(14),
      I1 => trunc_ln46_s_reg_1464(14),
      O => \add_ln46_10_reg_1514[15]_i_3_n_5\
    );
\add_ln46_10_reg_1514[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(13),
      I1 => trunc_ln46_s_reg_1464(13),
      O => \add_ln46_10_reg_1514[15]_i_4_n_5\
    );
\add_ln46_10_reg_1514[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(12),
      I1 => trunc_ln46_s_reg_1464(12),
      O => \add_ln46_10_reg_1514[15]_i_5_n_5\
    );
\add_ln46_10_reg_1514[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(3),
      I1 => trunc_ln46_s_reg_1464(3),
      O => \add_ln46_10_reg_1514[3]_i_2_n_5\
    );
\add_ln46_10_reg_1514[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(2),
      I1 => trunc_ln46_s_reg_1464(2),
      O => \add_ln46_10_reg_1514[3]_i_3_n_5\
    );
\add_ln46_10_reg_1514[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(1),
      I1 => trunc_ln46_s_reg_1464(1),
      O => \add_ln46_10_reg_1514[3]_i_4_n_5\
    );
\add_ln46_10_reg_1514[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(0),
      I1 => trunc_ln46_s_reg_1464(0),
      O => \add_ln46_10_reg_1514[3]_i_5_n_5\
    );
\add_ln46_10_reg_1514[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(7),
      I1 => trunc_ln46_s_reg_1464(7),
      O => \add_ln46_10_reg_1514[7]_i_2_n_5\
    );
\add_ln46_10_reg_1514[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(6),
      I1 => trunc_ln46_s_reg_1464(6),
      O => \add_ln46_10_reg_1514[7]_i_3_n_5\
    );
\add_ln46_10_reg_1514[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(5),
      I1 => trunc_ln46_s_reg_1464(5),
      O => \add_ln46_10_reg_1514[7]_i_4_n_5\
    );
\add_ln46_10_reg_1514[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_8_reg_1469(4),
      I1 => trunc_ln46_s_reg_1464(4),
      O => \add_ln46_10_reg_1514[7]_i_5_n_5\
    );
\add_ln46_10_reg_1514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(0),
      Q => add_ln46_10_reg_1514(0),
      R => '0'
    );
\add_ln46_10_reg_1514_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(10),
      Q => add_ln46_10_reg_1514(10),
      R => '0'
    );
\add_ln46_10_reg_1514_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(11),
      Q => add_ln46_10_reg_1514(11),
      R => '0'
    );
\add_ln46_10_reg_1514_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_10_reg_1514_reg[7]_i_1_n_5\,
      CO(3) => \add_ln46_10_reg_1514_reg[11]_i_1_n_5\,
      CO(2) => \add_ln46_10_reg_1514_reg[11]_i_1_n_6\,
      CO(1) => \add_ln46_10_reg_1514_reg[11]_i_1_n_7\,
      CO(0) => \add_ln46_10_reg_1514_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln46_8_reg_1469(11 downto 8),
      O(3 downto 0) => add_ln46_10_fu_1005_p2(11 downto 8),
      S(3) => \add_ln46_10_reg_1514[11]_i_2_n_5\,
      S(2) => \add_ln46_10_reg_1514[11]_i_3_n_5\,
      S(1) => \add_ln46_10_reg_1514[11]_i_4_n_5\,
      S(0) => \add_ln46_10_reg_1514[11]_i_5_n_5\
    );
\add_ln46_10_reg_1514_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(12),
      Q => add_ln46_10_reg_1514(12),
      R => '0'
    );
\add_ln46_10_reg_1514_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(13),
      Q => add_ln46_10_reg_1514(13),
      R => '0'
    );
\add_ln46_10_reg_1514_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(14),
      Q => add_ln46_10_reg_1514(14),
      R => '0'
    );
\add_ln46_10_reg_1514_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(15),
      Q => add_ln46_10_reg_1514(15),
      R => '0'
    );
\add_ln46_10_reg_1514_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_10_reg_1514_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln46_10_reg_1514_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln46_10_reg_1514_reg[15]_i_1_n_6\,
      CO(1) => \add_ln46_10_reg_1514_reg[15]_i_1_n_7\,
      CO(0) => \add_ln46_10_reg_1514_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln46_8_reg_1469(14 downto 12),
      O(3 downto 0) => add_ln46_10_fu_1005_p2(15 downto 12),
      S(3) => \add_ln46_10_reg_1514[15]_i_2_n_5\,
      S(2) => \add_ln46_10_reg_1514[15]_i_3_n_5\,
      S(1) => \add_ln46_10_reg_1514[15]_i_4_n_5\,
      S(0) => \add_ln46_10_reg_1514[15]_i_5_n_5\
    );
\add_ln46_10_reg_1514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(1),
      Q => add_ln46_10_reg_1514(1),
      R => '0'
    );
\add_ln46_10_reg_1514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(2),
      Q => add_ln46_10_reg_1514(2),
      R => '0'
    );
\add_ln46_10_reg_1514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(3),
      Q => add_ln46_10_reg_1514(3),
      R => '0'
    );
\add_ln46_10_reg_1514_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_10_reg_1514_reg[3]_i_1_n_5\,
      CO(2) => \add_ln46_10_reg_1514_reg[3]_i_1_n_6\,
      CO(1) => \add_ln46_10_reg_1514_reg[3]_i_1_n_7\,
      CO(0) => \add_ln46_10_reg_1514_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln46_8_reg_1469(3 downto 0),
      O(3 downto 0) => add_ln46_10_fu_1005_p2(3 downto 0),
      S(3) => \add_ln46_10_reg_1514[3]_i_2_n_5\,
      S(2) => \add_ln46_10_reg_1514[3]_i_3_n_5\,
      S(1) => \add_ln46_10_reg_1514[3]_i_4_n_5\,
      S(0) => \add_ln46_10_reg_1514[3]_i_5_n_5\
    );
\add_ln46_10_reg_1514_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(4),
      Q => add_ln46_10_reg_1514(4),
      R => '0'
    );
\add_ln46_10_reg_1514_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(5),
      Q => add_ln46_10_reg_1514(5),
      R => '0'
    );
\add_ln46_10_reg_1514_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(6),
      Q => add_ln46_10_reg_1514(6),
      R => '0'
    );
\add_ln46_10_reg_1514_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(7),
      Q => add_ln46_10_reg_1514(7),
      R => '0'
    );
\add_ln46_10_reg_1514_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_10_reg_1514_reg[3]_i_1_n_5\,
      CO(3) => \add_ln46_10_reg_1514_reg[7]_i_1_n_5\,
      CO(2) => \add_ln46_10_reg_1514_reg[7]_i_1_n_6\,
      CO(1) => \add_ln46_10_reg_1514_reg[7]_i_1_n_7\,
      CO(0) => \add_ln46_10_reg_1514_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln46_8_reg_1469(7 downto 4),
      O(3 downto 0) => add_ln46_10_fu_1005_p2(7 downto 4),
      S(3) => \add_ln46_10_reg_1514[7]_i_2_n_5\,
      S(2) => \add_ln46_10_reg_1514[7]_i_3_n_5\,
      S(1) => \add_ln46_10_reg_1514[7]_i_4_n_5\,
      S(0) => \add_ln46_10_reg_1514[7]_i_5_n_5\
    );
\add_ln46_10_reg_1514_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(8),
      Q => add_ln46_10_reg_1514(8),
      R => '0'
    );
\add_ln46_10_reg_1514_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => add_ln46_10_fu_1005_p2(9),
      Q => add_ln46_10_reg_1514(9),
      R => '0'
    );
\add_ln46_12_reg_1529[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_30_1_1_U65_n_30,
      I1 => add_ln46_10_reg_1514(11),
      I2 => trunc_ln46_9_reg_1428(11),
      I3 => trunc_ln_reg_1423(11),
      I4 => add_ln46_10_reg_1514(10),
      I5 => trunc_ln46_9_reg_1428(10),
      O => \add_ln46_12_reg_1529[11]_i_6_n_5\
    );
\add_ln46_12_reg_1529[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_30_1_1_U65_n_31,
      I1 => add_ln46_10_reg_1514(10),
      I2 => trunc_ln46_9_reg_1428(10),
      I3 => trunc_ln_reg_1423(10),
      I4 => add_ln46_10_reg_1514(9),
      I5 => trunc_ln46_9_reg_1428(9),
      O => \add_ln46_12_reg_1529[11]_i_7_n_5\
    );
\add_ln46_12_reg_1529[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_30_1_1_U65_n_32,
      I1 => add_ln46_10_reg_1514(9),
      I2 => trunc_ln46_9_reg_1428(9),
      I3 => trunc_ln_reg_1423(9),
      I4 => add_ln46_10_reg_1514(8),
      I5 => trunc_ln46_9_reg_1428(8),
      O => \add_ln46_12_reg_1529[11]_i_8_n_5\
    );
\add_ln46_12_reg_1529[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_30_1_1_U65_n_33,
      I1 => add_ln46_10_reg_1514(8),
      I2 => trunc_ln46_9_reg_1428(8),
      I3 => trunc_ln_reg_1423(8),
      I4 => add_ln46_10_reg_1514(7),
      I5 => trunc_ln46_9_reg_1428(7),
      O => \add_ln46_12_reg_1529[11]_i_9_n_5\
    );
\add_ln46_12_reg_1529[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_30_1_1_U65_n_34,
      I1 => add_ln46_10_reg_1514(14),
      I2 => trunc_ln46_9_reg_1428(14),
      I3 => trunc_ln_reg_1423(14),
      I4 => add_ln46_10_reg_1514(13),
      I5 => trunc_ln46_9_reg_1428(13),
      O => \add_ln46_12_reg_1529[15]_i_6_n_5\
    );
\add_ln46_12_reg_1529[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_30_1_1_U65_n_35,
      I1 => add_ln46_10_reg_1514(13),
      I2 => trunc_ln46_9_reg_1428(13),
      I3 => trunc_ln_reg_1423(13),
      I4 => add_ln46_10_reg_1514(12),
      I5 => trunc_ln46_9_reg_1428(12),
      O => \add_ln46_12_reg_1529[15]_i_7_n_5\
    );
\add_ln46_12_reg_1529[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_30_1_1_U65_n_36,
      I1 => add_ln46_10_reg_1514(12),
      I2 => trunc_ln46_9_reg_1428(12),
      I3 => trunc_ln_reg_1423(12),
      I4 => add_ln46_10_reg_1514(11),
      I5 => trunc_ln46_9_reg_1428(11),
      O => \add_ln46_12_reg_1529[15]_i_8_n_5\
    );
\add_ln46_12_reg_1529[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln46_10_reg_1514(1),
      I1 => trunc_ln46_9_reg_1428(1),
      I2 => trunc_ln_reg_1423(1),
      O => \add_ln46_12_reg_1529[3]_i_4_n_5\
    );
\add_ln46_12_reg_1529[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_30_1_1_U65_n_24,
      I1 => add_ln46_10_reg_1514(3),
      I2 => trunc_ln46_9_reg_1428(3),
      I3 => trunc_ln_reg_1423(3),
      I4 => add_ln46_10_reg_1514(2),
      I5 => trunc_ln46_9_reg_1428(2),
      O => \add_ln46_12_reg_1529[3]_i_5_n_5\
    );
\add_ln46_12_reg_1529[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => add_ln46_10_reg_1514(2),
      I1 => trunc_ln46_9_reg_1428(2),
      I2 => trunc_ln_reg_1423(2),
      I3 => trunc_ln46_9_reg_1428(1),
      I4 => add_ln46_10_reg_1514(1),
      I5 => trunc_ln_reg_1423(1),
      O => \add_ln46_12_reg_1529[3]_i_6_n_5\
    );
\add_ln46_12_reg_1529[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln46_10_reg_1514(0),
      I1 => trunc_ln46_9_reg_1428(0),
      I2 => trunc_ln_reg_1423(0),
      O => \add_ln46_12_reg_1529[3]_i_8_n_5\
    );
\add_ln46_12_reg_1529[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_30_1_1_U65_n_26,
      I1 => add_ln46_10_reg_1514(7),
      I2 => trunc_ln46_9_reg_1428(7),
      I3 => trunc_ln_reg_1423(7),
      I4 => add_ln46_10_reg_1514(6),
      I5 => trunc_ln46_9_reg_1428(6),
      O => \add_ln46_12_reg_1529[7]_i_6_n_5\
    );
\add_ln46_12_reg_1529[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_30_1_1_U65_n_27,
      I1 => add_ln46_10_reg_1514(6),
      I2 => trunc_ln46_9_reg_1428(6),
      I3 => trunc_ln_reg_1423(6),
      I4 => add_ln46_10_reg_1514(5),
      I5 => trunc_ln46_9_reg_1428(5),
      O => \add_ln46_12_reg_1529[7]_i_7_n_5\
    );
\add_ln46_12_reg_1529[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_30_1_1_U65_n_28,
      I1 => add_ln46_10_reg_1514(5),
      I2 => trunc_ln46_9_reg_1428(5),
      I3 => trunc_ln_reg_1423(5),
      I4 => add_ln46_10_reg_1514(4),
      I5 => trunc_ln46_9_reg_1428(4),
      O => \add_ln46_12_reg_1529[7]_i_8_n_5\
    );
\add_ln46_12_reg_1529[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_30_1_1_U65_n_29,
      I1 => add_ln46_10_reg_1514(4),
      I2 => trunc_ln46_9_reg_1428(4),
      I3 => trunc_ln_reg_1423(4),
      I4 => add_ln46_10_reg_1514(3),
      I5 => trunc_ln46_9_reg_1428(3),
      O => \add_ln46_12_reg_1529[7]_i_9_n_5\
    );
\add_ln46_12_reg_1529_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(0),
      Q => add_ln46_12_reg_1529(0),
      R => '0'
    );
\add_ln46_12_reg_1529_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(10),
      Q => add_ln46_12_reg_1529(10),
      R => '0'
    );
\add_ln46_12_reg_1529_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(11),
      Q => add_ln46_12_reg_1529(11),
      R => '0'
    );
\add_ln46_12_reg_1529_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_12_reg_1529_reg[7]_i_1_n_5\,
      CO(3) => \add_ln46_12_reg_1529_reg[11]_i_1_n_5\,
      CO(2) => \add_ln46_12_reg_1529_reg[11]_i_1_n_6\,
      CO(1) => \add_ln46_12_reg_1529_reg[11]_i_1_n_7\,
      CO(0) => \add_ln46_12_reg_1529_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => network_mul_mul_16s_16s_30_1_1_U65_n_30,
      DI(2) => network_mul_mul_16s_16s_30_1_1_U65_n_31,
      DI(1) => network_mul_mul_16s_16s_30_1_1_U65_n_32,
      DI(0) => network_mul_mul_16s_16s_30_1_1_U65_n_33,
      O(3 downto 0) => add_ln46_12_fu_1052_p2(11 downto 8),
      S(3) => \add_ln46_12_reg_1529[11]_i_6_n_5\,
      S(2) => \add_ln46_12_reg_1529[11]_i_7_n_5\,
      S(1) => \add_ln46_12_reg_1529[11]_i_8_n_5\,
      S(0) => \add_ln46_12_reg_1529[11]_i_9_n_5\
    );
\add_ln46_12_reg_1529_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(12),
      Q => add_ln46_12_reg_1529(12),
      R => '0'
    );
\add_ln46_12_reg_1529_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(13),
      Q => add_ln46_12_reg_1529(13),
      R => '0'
    );
\add_ln46_12_reg_1529_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(14),
      Q => add_ln46_12_reg_1529(14),
      R => '0'
    );
\add_ln46_12_reg_1529_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(15),
      Q => add_ln46_12_reg_1529(15),
      R => '0'
    );
\add_ln46_12_reg_1529_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_12_reg_1529_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln46_12_reg_1529_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln46_12_reg_1529_reg[15]_i_1_n_6\,
      CO(1) => \add_ln46_12_reg_1529_reg[15]_i_1_n_7\,
      CO(0) => \add_ln46_12_reg_1529_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => network_mul_mul_16s_16s_30_1_1_U65_n_34,
      DI(1) => network_mul_mul_16s_16s_30_1_1_U65_n_35,
      DI(0) => network_mul_mul_16s_16s_30_1_1_U65_n_36,
      O(3 downto 0) => add_ln46_12_fu_1052_p2(15 downto 12),
      S(3) => network_mul_mul_16s_16s_30_1_1_U65_n_37,
      S(2) => \add_ln46_12_reg_1529[15]_i_6_n_5\,
      S(1) => \add_ln46_12_reg_1529[15]_i_7_n_5\,
      S(0) => \add_ln46_12_reg_1529[15]_i_8_n_5\
    );
\add_ln46_12_reg_1529_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(1),
      Q => add_ln46_12_reg_1529(1),
      R => '0'
    );
\add_ln46_12_reg_1529_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(2),
      Q => add_ln46_12_reg_1529(2),
      R => '0'
    );
\add_ln46_12_reg_1529_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(3),
      Q => add_ln46_12_reg_1529(3),
      R => '0'
    );
\add_ln46_12_reg_1529_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_12_reg_1529_reg[3]_i_1_n_5\,
      CO(2) => \add_ln46_12_reg_1529_reg[3]_i_1_n_6\,
      CO(1) => \add_ln46_12_reg_1529_reg[3]_i_1_n_7\,
      CO(0) => \add_ln46_12_reg_1529_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => network_mul_mul_16s_16s_30_1_1_U65_n_24,
      DI(2) => network_mul_mul_16s_16s_30_1_1_U65_n_25,
      DI(1) => \add_ln46_12_reg_1529[3]_i_4_n_5\,
      DI(0) => trunc_ln_reg_1423(0),
      O(3 downto 0) => add_ln46_12_fu_1052_p2(3 downto 0),
      S(3) => \add_ln46_12_reg_1529[3]_i_5_n_5\,
      S(2) => \add_ln46_12_reg_1529[3]_i_6_n_5\,
      S(1) => network_mul_mul_16s_16s_30_1_1_U65_n_23,
      S(0) => \add_ln46_12_reg_1529[3]_i_8_n_5\
    );
\add_ln46_12_reg_1529_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(4),
      Q => add_ln46_12_reg_1529(4),
      R => '0'
    );
\add_ln46_12_reg_1529_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(5),
      Q => add_ln46_12_reg_1529(5),
      R => '0'
    );
\add_ln46_12_reg_1529_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(6),
      Q => add_ln46_12_reg_1529(6),
      R => '0'
    );
\add_ln46_12_reg_1529_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(7),
      Q => add_ln46_12_reg_1529(7),
      R => '0'
    );
\add_ln46_12_reg_1529_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_12_reg_1529_reg[3]_i_1_n_5\,
      CO(3) => \add_ln46_12_reg_1529_reg[7]_i_1_n_5\,
      CO(2) => \add_ln46_12_reg_1529_reg[7]_i_1_n_6\,
      CO(1) => \add_ln46_12_reg_1529_reg[7]_i_1_n_7\,
      CO(0) => \add_ln46_12_reg_1529_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => network_mul_mul_16s_16s_30_1_1_U65_n_26,
      DI(2) => network_mul_mul_16s_16s_30_1_1_U65_n_27,
      DI(1) => network_mul_mul_16s_16s_30_1_1_U65_n_28,
      DI(0) => network_mul_mul_16s_16s_30_1_1_U65_n_29,
      O(3 downto 0) => add_ln46_12_fu_1052_p2(7 downto 4),
      S(3) => \add_ln46_12_reg_1529[7]_i_6_n_5\,
      S(2) => \add_ln46_12_reg_1529[7]_i_7_n_5\,
      S(1) => \add_ln46_12_reg_1529[7]_i_8_n_5\,
      S(0) => \add_ln46_12_reg_1529[7]_i_9_n_5\
    );
\add_ln46_12_reg_1529_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(8),
      Q => add_ln46_12_reg_1529(8),
      R => '0'
    );
\add_ln46_12_reg_1529_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_12_fu_1052_p2(9),
      Q => add_ln46_12_reg_1529(9),
      R => '0'
    );
\add_ln46_13_reg_1534[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(11),
      I1 => trunc_ln46_1_reg_1499(11),
      O => \add_ln46_13_reg_1534[11]_i_2_n_5\
    );
\add_ln46_13_reg_1534[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(10),
      I1 => trunc_ln46_1_reg_1499(10),
      O => \add_ln46_13_reg_1534[11]_i_3_n_5\
    );
\add_ln46_13_reg_1534[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(9),
      I1 => trunc_ln46_1_reg_1499(9),
      O => \add_ln46_13_reg_1534[11]_i_4_n_5\
    );
\add_ln46_13_reg_1534[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(8),
      I1 => trunc_ln46_1_reg_1499(8),
      O => \add_ln46_13_reg_1534[11]_i_5_n_5\
    );
\add_ln46_13_reg_1534[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(15),
      I1 => trunc_ln46_1_reg_1499(15),
      O => \add_ln46_13_reg_1534[15]_i_2_n_5\
    );
\add_ln46_13_reg_1534[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(14),
      I1 => trunc_ln46_1_reg_1499(14),
      O => \add_ln46_13_reg_1534[15]_i_3_n_5\
    );
\add_ln46_13_reg_1534[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(13),
      I1 => trunc_ln46_1_reg_1499(13),
      O => \add_ln46_13_reg_1534[15]_i_4_n_5\
    );
\add_ln46_13_reg_1534[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(12),
      I1 => trunc_ln46_1_reg_1499(12),
      O => \add_ln46_13_reg_1534[15]_i_5_n_5\
    );
\add_ln46_13_reg_1534[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(3),
      I1 => trunc_ln46_1_reg_1499(3),
      O => \add_ln46_13_reg_1534[3]_i_2_n_5\
    );
\add_ln46_13_reg_1534[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(2),
      I1 => trunc_ln46_1_reg_1499(2),
      O => \add_ln46_13_reg_1534[3]_i_3_n_5\
    );
\add_ln46_13_reg_1534[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(1),
      I1 => trunc_ln46_1_reg_1499(1),
      O => \add_ln46_13_reg_1534[3]_i_4_n_5\
    );
\add_ln46_13_reg_1534[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(0),
      I1 => trunc_ln46_1_reg_1499(0),
      O => \add_ln46_13_reg_1534[3]_i_5_n_5\
    );
\add_ln46_13_reg_1534[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(7),
      I1 => trunc_ln46_1_reg_1499(7),
      O => \add_ln46_13_reg_1534[7]_i_2_n_5\
    );
\add_ln46_13_reg_1534[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(6),
      I1 => trunc_ln46_1_reg_1499(6),
      O => \add_ln46_13_reg_1534[7]_i_3_n_5\
    );
\add_ln46_13_reg_1534[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(5),
      I1 => trunc_ln46_1_reg_1499(5),
      O => \add_ln46_13_reg_1534[7]_i_4_n_5\
    );
\add_ln46_13_reg_1534[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(4),
      I1 => trunc_ln46_1_reg_1499(4),
      O => \add_ln46_13_reg_1534[7]_i_5_n_5\
    );
\add_ln46_13_reg_1534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(0),
      Q => add_ln46_13_reg_1534(0),
      R => '0'
    );
\add_ln46_13_reg_1534_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(10),
      Q => add_ln46_13_reg_1534(10),
      R => '0'
    );
\add_ln46_13_reg_1534_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(11),
      Q => add_ln46_13_reg_1534(11),
      R => '0'
    );
\add_ln46_13_reg_1534_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_13_reg_1534_reg[7]_i_1_n_5\,
      CO(3) => \add_ln46_13_reg_1534_reg[11]_i_1_n_5\,
      CO(2) => \add_ln46_13_reg_1534_reg[11]_i_1_n_6\,
      CO(1) => \add_ln46_13_reg_1534_reg[11]_i_1_n_7\,
      CO(0) => \add_ln46_13_reg_1534_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln46_2_reg_1504(11 downto 8),
      O(3 downto 0) => add_ln46_13_fu_1058_p2(11 downto 8),
      S(3) => \add_ln46_13_reg_1534[11]_i_2_n_5\,
      S(2) => \add_ln46_13_reg_1534[11]_i_3_n_5\,
      S(1) => \add_ln46_13_reg_1534[11]_i_4_n_5\,
      S(0) => \add_ln46_13_reg_1534[11]_i_5_n_5\
    );
\add_ln46_13_reg_1534_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(12),
      Q => add_ln46_13_reg_1534(12),
      R => '0'
    );
\add_ln46_13_reg_1534_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(13),
      Q => add_ln46_13_reg_1534(13),
      R => '0'
    );
\add_ln46_13_reg_1534_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(14),
      Q => add_ln46_13_reg_1534(14),
      R => '0'
    );
\add_ln46_13_reg_1534_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(15),
      Q => add_ln46_13_reg_1534(15),
      R => '0'
    );
\add_ln46_13_reg_1534_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_13_reg_1534_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln46_13_reg_1534_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln46_13_reg_1534_reg[15]_i_1_n_6\,
      CO(1) => \add_ln46_13_reg_1534_reg[15]_i_1_n_7\,
      CO(0) => \add_ln46_13_reg_1534_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln46_2_reg_1504(14 downto 12),
      O(3 downto 0) => add_ln46_13_fu_1058_p2(15 downto 12),
      S(3) => \add_ln46_13_reg_1534[15]_i_2_n_5\,
      S(2) => \add_ln46_13_reg_1534[15]_i_3_n_5\,
      S(1) => \add_ln46_13_reg_1534[15]_i_4_n_5\,
      S(0) => \add_ln46_13_reg_1534[15]_i_5_n_5\
    );
\add_ln46_13_reg_1534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(1),
      Q => add_ln46_13_reg_1534(1),
      R => '0'
    );
\add_ln46_13_reg_1534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(2),
      Q => add_ln46_13_reg_1534(2),
      R => '0'
    );
\add_ln46_13_reg_1534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(3),
      Q => add_ln46_13_reg_1534(3),
      R => '0'
    );
\add_ln46_13_reg_1534_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_13_reg_1534_reg[3]_i_1_n_5\,
      CO(2) => \add_ln46_13_reg_1534_reg[3]_i_1_n_6\,
      CO(1) => \add_ln46_13_reg_1534_reg[3]_i_1_n_7\,
      CO(0) => \add_ln46_13_reg_1534_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln46_2_reg_1504(3 downto 0),
      O(3 downto 0) => add_ln46_13_fu_1058_p2(3 downto 0),
      S(3) => \add_ln46_13_reg_1534[3]_i_2_n_5\,
      S(2) => \add_ln46_13_reg_1534[3]_i_3_n_5\,
      S(1) => \add_ln46_13_reg_1534[3]_i_4_n_5\,
      S(0) => \add_ln46_13_reg_1534[3]_i_5_n_5\
    );
\add_ln46_13_reg_1534_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(4),
      Q => add_ln46_13_reg_1534(4),
      R => '0'
    );
\add_ln46_13_reg_1534_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(5),
      Q => add_ln46_13_reg_1534(5),
      R => '0'
    );
\add_ln46_13_reg_1534_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(6),
      Q => add_ln46_13_reg_1534(6),
      R => '0'
    );
\add_ln46_13_reg_1534_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(7),
      Q => add_ln46_13_reg_1534(7),
      R => '0'
    );
\add_ln46_13_reg_1534_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_13_reg_1534_reg[3]_i_1_n_5\,
      CO(3) => \add_ln46_13_reg_1534_reg[7]_i_1_n_5\,
      CO(2) => \add_ln46_13_reg_1534_reg[7]_i_1_n_6\,
      CO(1) => \add_ln46_13_reg_1534_reg[7]_i_1_n_7\,
      CO(0) => \add_ln46_13_reg_1534_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln46_2_reg_1504(7 downto 4),
      O(3 downto 0) => add_ln46_13_fu_1058_p2(7 downto 4),
      S(3) => \add_ln46_13_reg_1534[7]_i_2_n_5\,
      S(2) => \add_ln46_13_reg_1534[7]_i_3_n_5\,
      S(1) => \add_ln46_13_reg_1534[7]_i_4_n_5\,
      S(0) => \add_ln46_13_reg_1534[7]_i_5_n_5\
    );
\add_ln46_13_reg_1534_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(8),
      Q => add_ln46_13_reg_1534(8),
      R => '0'
    );
\add_ln46_13_reg_1534_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln46_13_fu_1058_p2(9),
      Q => add_ln46_13_reg_1534(9),
      R => '0'
    );
\add_ln46_17_reg_1549[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(6),
      I1 => add_ln46_13_reg_1534(6),
      I2 => add_ln46_12_reg_1529(6),
      O => \add_ln46_17_reg_1549[11]_i_11_n_5\
    );
\add_ln46_17_reg_1549[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(5),
      I1 => add_ln46_13_reg_1534(5),
      I2 => add_ln46_12_reg_1529(5),
      O => \add_ln46_17_reg_1549[11]_i_12_n_5\
    );
\add_ln46_17_reg_1549[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(4),
      I1 => add_ln46_13_reg_1534(4),
      I2 => add_ln46_12_reg_1529(4),
      O => \add_ln46_17_reg_1549[11]_i_13_n_5\
    );
\add_ln46_17_reg_1549[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(3),
      I1 => add_ln46_13_reg_1534(3),
      I2 => add_ln46_12_reg_1529(3),
      O => \add_ln46_17_reg_1549[11]_i_14_n_5\
    );
\add_ln46_17_reg_1549[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(7),
      I1 => add_ln46_13_reg_1534(7),
      I2 => add_ln46_12_reg_1529(7),
      I3 => \add_ln46_17_reg_1549[11]_i_11_n_5\,
      O => \add_ln46_17_reg_1549[11]_i_15_n_5\
    );
\add_ln46_17_reg_1549[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(6),
      I1 => add_ln46_13_reg_1534(6),
      I2 => add_ln46_12_reg_1529(6),
      I3 => \add_ln46_17_reg_1549[11]_i_12_n_5\,
      O => \add_ln46_17_reg_1549[11]_i_16_n_5\
    );
\add_ln46_17_reg_1549[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(5),
      I1 => add_ln46_13_reg_1534(5),
      I2 => add_ln46_12_reg_1529(5),
      I3 => \add_ln46_17_reg_1549[11]_i_13_n_5\,
      O => \add_ln46_17_reg_1549[11]_i_17_n_5\
    );
\add_ln46_17_reg_1549[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(4),
      I1 => add_ln46_13_reg_1534(4),
      I2 => add_ln46_12_reg_1529(4),
      I3 => \add_ln46_17_reg_1549[11]_i_14_n_5\,
      O => \add_ln46_17_reg_1549[11]_i_18_n_5\
    );
\add_ln46_17_reg_1549[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[15]_i_11_n_10\,
      I1 => trunc_ln46_4_reg_1524(10),
      I2 => trunc_ln46_5_reg_1539(10),
      O => \add_ln46_17_reg_1549[11]_i_2_n_5\
    );
\add_ln46_17_reg_1549[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[15]_i_11_n_11\,
      I1 => trunc_ln46_4_reg_1524(9),
      I2 => trunc_ln46_5_reg_1539(9),
      O => \add_ln46_17_reg_1549[11]_i_3_n_5\
    );
\add_ln46_17_reg_1549[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[15]_i_11_n_12\,
      I1 => trunc_ln46_4_reg_1524(8),
      I2 => trunc_ln46_5_reg_1539(8),
      O => \add_ln46_17_reg_1549[11]_i_4_n_5\
    );
\add_ln46_17_reg_1549[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[11]_i_10_n_9\,
      I1 => trunc_ln46_4_reg_1524(7),
      I2 => trunc_ln46_5_reg_1539(7),
      O => \add_ln46_17_reg_1549[11]_i_5_n_5\
    );
\add_ln46_17_reg_1549[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[15]_i_11_n_9\,
      I1 => trunc_ln46_4_reg_1524(11),
      I2 => trunc_ln46_5_reg_1539(11),
      I3 => \add_ln46_17_reg_1549[11]_i_2_n_5\,
      O => \add_ln46_17_reg_1549[11]_i_6_n_5\
    );
\add_ln46_17_reg_1549[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[15]_i_11_n_10\,
      I1 => trunc_ln46_4_reg_1524(10),
      I2 => trunc_ln46_5_reg_1539(10),
      I3 => \add_ln46_17_reg_1549[11]_i_3_n_5\,
      O => \add_ln46_17_reg_1549[11]_i_7_n_5\
    );
\add_ln46_17_reg_1549[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[15]_i_11_n_11\,
      I1 => trunc_ln46_4_reg_1524(9),
      I2 => trunc_ln46_5_reg_1539(9),
      I3 => \add_ln46_17_reg_1549[11]_i_4_n_5\,
      O => \add_ln46_17_reg_1549[11]_i_8_n_5\
    );
\add_ln46_17_reg_1549[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[15]_i_11_n_12\,
      I1 => trunc_ln46_4_reg_1524(8),
      I2 => trunc_ln46_5_reg_1539(8),
      I3 => \add_ln46_17_reg_1549[11]_i_5_n_5\,
      O => \add_ln46_17_reg_1549[11]_i_9_n_5\
    );
\add_ln46_17_reg_1549[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\,
      O => add_ln46_17_reg_15490
    );
\add_ln46_17_reg_1549[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(13),
      I1 => add_ln46_13_reg_1534(13),
      I2 => add_ln46_12_reg_1529(13),
      O => \add_ln46_17_reg_1549[15]_i_12_n_5\
    );
\add_ln46_17_reg_1549[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(12),
      I1 => add_ln46_13_reg_1534(12),
      I2 => add_ln46_12_reg_1529(12),
      O => \add_ln46_17_reg_1549[15]_i_13_n_5\
    );
\add_ln46_17_reg_1549[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(11),
      I1 => add_ln46_13_reg_1534(11),
      I2 => add_ln46_12_reg_1529(11),
      O => \add_ln46_17_reg_1549[15]_i_14_n_5\
    );
\add_ln46_17_reg_1549[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln46_12_reg_1529(14),
      I1 => add_ln46_13_reg_1534(14),
      I2 => trunc_ln46_3_reg_1519(14),
      I3 => add_ln46_13_reg_1534(15),
      I4 => trunc_ln46_3_reg_1519(15),
      I5 => add_ln46_12_reg_1529(15),
      O => \add_ln46_17_reg_1549[15]_i_15_n_5\
    );
\add_ln46_17_reg_1549[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_17_reg_1549[15]_i_12_n_5\,
      I1 => add_ln46_13_reg_1534(14),
      I2 => trunc_ln46_3_reg_1519(14),
      I3 => add_ln46_12_reg_1529(14),
      O => \add_ln46_17_reg_1549[15]_i_16_n_5\
    );
\add_ln46_17_reg_1549[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(13),
      I1 => add_ln46_13_reg_1534(13),
      I2 => add_ln46_12_reg_1529(13),
      I3 => \add_ln46_17_reg_1549[15]_i_13_n_5\,
      O => \add_ln46_17_reg_1549[15]_i_17_n_5\
    );
\add_ln46_17_reg_1549[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(12),
      I1 => add_ln46_13_reg_1534(12),
      I2 => add_ln46_12_reg_1529(12),
      I3 => \add_ln46_17_reg_1549[15]_i_14_n_5\,
      O => \add_ln46_17_reg_1549[15]_i_18_n_5\
    );
\add_ln46_17_reg_1549[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(10),
      I1 => add_ln46_13_reg_1534(10),
      I2 => add_ln46_12_reg_1529(10),
      O => \add_ln46_17_reg_1549[15]_i_19_n_5\
    );
\add_ln46_17_reg_1549[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(9),
      I1 => add_ln46_13_reg_1534(9),
      I2 => add_ln46_12_reg_1529(9),
      O => \add_ln46_17_reg_1549[15]_i_20_n_5\
    );
\add_ln46_17_reg_1549[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(8),
      I1 => add_ln46_13_reg_1534(8),
      I2 => add_ln46_12_reg_1529(8),
      O => \add_ln46_17_reg_1549[15]_i_21_n_5\
    );
\add_ln46_17_reg_1549[15]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(7),
      I1 => add_ln46_13_reg_1534(7),
      I2 => add_ln46_12_reg_1529(7),
      O => \add_ln46_17_reg_1549[15]_i_22_n_5\
    );
\add_ln46_17_reg_1549[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(11),
      I1 => add_ln46_13_reg_1534(11),
      I2 => add_ln46_12_reg_1529(11),
      I3 => \add_ln46_17_reg_1549[15]_i_19_n_5\,
      O => \add_ln46_17_reg_1549[15]_i_23_n_5\
    );
\add_ln46_17_reg_1549[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(10),
      I1 => add_ln46_13_reg_1534(10),
      I2 => add_ln46_12_reg_1529(10),
      I3 => \add_ln46_17_reg_1549[15]_i_20_n_5\,
      O => \add_ln46_17_reg_1549[15]_i_24_n_5\
    );
\add_ln46_17_reg_1549[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(9),
      I1 => add_ln46_13_reg_1534(9),
      I2 => add_ln46_12_reg_1529(9),
      I3 => \add_ln46_17_reg_1549[15]_i_21_n_5\,
      O => \add_ln46_17_reg_1549[15]_i_25_n_5\
    );
\add_ln46_17_reg_1549[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(8),
      I1 => add_ln46_13_reg_1534(8),
      I2 => add_ln46_12_reg_1529(8),
      I3 => \add_ln46_17_reg_1549[15]_i_22_n_5\,
      O => \add_ln46_17_reg_1549[15]_i_26_n_5\
    );
\add_ln46_17_reg_1549[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[15]_i_10_n_11\,
      I1 => trunc_ln46_4_reg_1524(13),
      I2 => trunc_ln46_5_reg_1539(13),
      O => \add_ln46_17_reg_1549[15]_i_3_n_5\
    );
\add_ln46_17_reg_1549[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[15]_i_10_n_12\,
      I1 => trunc_ln46_4_reg_1524(12),
      I2 => trunc_ln46_5_reg_1539(12),
      O => \add_ln46_17_reg_1549[15]_i_4_n_5\
    );
\add_ln46_17_reg_1549[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[15]_i_11_n_9\,
      I1 => trunc_ln46_4_reg_1524(11),
      I2 => trunc_ln46_5_reg_1539(11),
      O => \add_ln46_17_reg_1549[15]_i_5_n_5\
    );
\add_ln46_17_reg_1549[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => trunc_ln46_5_reg_1539(14),
      I1 => trunc_ln46_4_reg_1524(14),
      I2 => \add_ln46_17_reg_1549_reg[15]_i_10_n_10\,
      I3 => trunc_ln46_4_reg_1524(15),
      I4 => \add_ln46_17_reg_1549_reg[15]_i_10_n_9\,
      I5 => trunc_ln46_5_reg_1539(15),
      O => \add_ln46_17_reg_1549[15]_i_6_n_5\
    );
\add_ln46_17_reg_1549[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_17_reg_1549[15]_i_3_n_5\,
      I1 => trunc_ln46_4_reg_1524(14),
      I2 => \add_ln46_17_reg_1549_reg[15]_i_10_n_10\,
      I3 => trunc_ln46_5_reg_1539(14),
      O => \add_ln46_17_reg_1549[15]_i_7_n_5\
    );
\add_ln46_17_reg_1549[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[15]_i_10_n_11\,
      I1 => trunc_ln46_4_reg_1524(13),
      I2 => trunc_ln46_5_reg_1539(13),
      I3 => \add_ln46_17_reg_1549[15]_i_4_n_5\,
      O => \add_ln46_17_reg_1549[15]_i_8_n_5\
    );
\add_ln46_17_reg_1549[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[15]_i_10_n_12\,
      I1 => trunc_ln46_4_reg_1524(12),
      I2 => trunc_ln46_5_reg_1539(12),
      I3 => \add_ln46_17_reg_1549[15]_i_5_n_5\,
      O => \add_ln46_17_reg_1549[15]_i_9_n_5\
    );
\add_ln46_17_reg_1549[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[7]_i_10_n_10\,
      I1 => trunc_ln46_4_reg_1524(2),
      I2 => trunc_ln46_5_reg_1539(2),
      O => \add_ln46_17_reg_1549[3]_i_2_n_5\
    );
\add_ln46_17_reg_1549[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[7]_i_10_n_11\,
      I1 => trunc_ln46_4_reg_1524(1),
      I2 => trunc_ln46_5_reg_1539(1),
      O => \add_ln46_17_reg_1549[3]_i_3_n_5\
    );
\add_ln46_17_reg_1549[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[7]_i_10_n_12\,
      I1 => trunc_ln46_4_reg_1524(0),
      I2 => trunc_ln46_5_reg_1539(0),
      O => \add_ln46_17_reg_1549[3]_i_4_n_5\
    );
\add_ln46_17_reg_1549[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[7]_i_10_n_9\,
      I1 => trunc_ln46_4_reg_1524(3),
      I2 => trunc_ln46_5_reg_1539(3),
      I3 => \add_ln46_17_reg_1549[3]_i_2_n_5\,
      O => \add_ln46_17_reg_1549[3]_i_5_n_5\
    );
\add_ln46_17_reg_1549[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[7]_i_10_n_10\,
      I1 => trunc_ln46_4_reg_1524(2),
      I2 => trunc_ln46_5_reg_1539(2),
      I3 => \add_ln46_17_reg_1549[3]_i_3_n_5\,
      O => \add_ln46_17_reg_1549[3]_i_6_n_5\
    );
\add_ln46_17_reg_1549[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[7]_i_10_n_11\,
      I1 => trunc_ln46_4_reg_1524(1),
      I2 => trunc_ln46_5_reg_1539(1),
      I3 => \add_ln46_17_reg_1549[3]_i_4_n_5\,
      O => \add_ln46_17_reg_1549[3]_i_7_n_5\
    );
\add_ln46_17_reg_1549[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[7]_i_10_n_12\,
      I1 => trunc_ln46_4_reg_1524(0),
      I2 => trunc_ln46_5_reg_1539(0),
      O => \add_ln46_17_reg_1549[3]_i_8_n_5\
    );
\add_ln46_17_reg_1549[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(2),
      I1 => add_ln46_13_reg_1534(2),
      I2 => add_ln46_12_reg_1529(2),
      O => \add_ln46_17_reg_1549[7]_i_11_n_5\
    );
\add_ln46_17_reg_1549[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(1),
      I1 => add_ln46_13_reg_1534(1),
      I2 => add_ln46_12_reg_1529(1),
      O => \add_ln46_17_reg_1549[7]_i_12_n_5\
    );
\add_ln46_17_reg_1549[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(0),
      I1 => add_ln46_13_reg_1534(0),
      I2 => add_ln46_12_reg_1529(0),
      O => \add_ln46_17_reg_1549[7]_i_13_n_5\
    );
\add_ln46_17_reg_1549[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(3),
      I1 => add_ln46_13_reg_1534(3),
      I2 => add_ln46_12_reg_1529(3),
      I3 => \add_ln46_17_reg_1549[7]_i_11_n_5\,
      O => \add_ln46_17_reg_1549[7]_i_14_n_5\
    );
\add_ln46_17_reg_1549[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(2),
      I1 => add_ln46_13_reg_1534(2),
      I2 => add_ln46_12_reg_1529(2),
      I3 => \add_ln46_17_reg_1549[7]_i_12_n_5\,
      O => \add_ln46_17_reg_1549[7]_i_15_n_5\
    );
\add_ln46_17_reg_1549[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(1),
      I1 => add_ln46_13_reg_1534(1),
      I2 => add_ln46_12_reg_1529(1),
      I3 => \add_ln46_17_reg_1549[7]_i_13_n_5\,
      O => \add_ln46_17_reg_1549[7]_i_16_n_5\
    );
\add_ln46_17_reg_1549[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => trunc_ln46_3_reg_1519(0),
      I1 => add_ln46_13_reg_1534(0),
      I2 => add_ln46_12_reg_1529(0),
      O => \add_ln46_17_reg_1549[7]_i_17_n_5\
    );
\add_ln46_17_reg_1549[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[11]_i_10_n_10\,
      I1 => trunc_ln46_4_reg_1524(6),
      I2 => trunc_ln46_5_reg_1539(6),
      O => \add_ln46_17_reg_1549[7]_i_2_n_5\
    );
\add_ln46_17_reg_1549[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[11]_i_10_n_11\,
      I1 => trunc_ln46_4_reg_1524(5),
      I2 => trunc_ln46_5_reg_1539(5),
      O => \add_ln46_17_reg_1549[7]_i_3_n_5\
    );
\add_ln46_17_reg_1549[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[11]_i_10_n_12\,
      I1 => trunc_ln46_4_reg_1524(4),
      I2 => trunc_ln46_5_reg_1539(4),
      O => \add_ln46_17_reg_1549[7]_i_4_n_5\
    );
\add_ln46_17_reg_1549[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[7]_i_10_n_9\,
      I1 => trunc_ln46_4_reg_1524(3),
      I2 => trunc_ln46_5_reg_1539(3),
      O => \add_ln46_17_reg_1549[7]_i_5_n_5\
    );
\add_ln46_17_reg_1549[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[11]_i_10_n_9\,
      I1 => trunc_ln46_4_reg_1524(7),
      I2 => trunc_ln46_5_reg_1539(7),
      I3 => \add_ln46_17_reg_1549[7]_i_2_n_5\,
      O => \add_ln46_17_reg_1549[7]_i_6_n_5\
    );
\add_ln46_17_reg_1549[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[11]_i_10_n_10\,
      I1 => trunc_ln46_4_reg_1524(6),
      I2 => trunc_ln46_5_reg_1539(6),
      I3 => \add_ln46_17_reg_1549[7]_i_3_n_5\,
      O => \add_ln46_17_reg_1549[7]_i_7_n_5\
    );
\add_ln46_17_reg_1549[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[11]_i_10_n_11\,
      I1 => trunc_ln46_4_reg_1524(5),
      I2 => trunc_ln46_5_reg_1539(5),
      I3 => \add_ln46_17_reg_1549[7]_i_4_n_5\,
      O => \add_ln46_17_reg_1549[7]_i_8_n_5\
    );
\add_ln46_17_reg_1549[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_17_reg_1549_reg[11]_i_10_n_12\,
      I1 => trunc_ln46_4_reg_1524(4),
      I2 => trunc_ln46_5_reg_1539(4),
      I3 => \add_ln46_17_reg_1549[7]_i_5_n_5\,
      O => \add_ln46_17_reg_1549[7]_i_9_n_5\
    );
\add_ln46_17_reg_1549_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(0),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(0),
      R => '0'
    );
\add_ln46_17_reg_1549_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(10),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(10),
      R => '0'
    );
\add_ln46_17_reg_1549_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(11),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(11),
      R => '0'
    );
\add_ln46_17_reg_1549_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_17_reg_1549_reg[7]_i_1_n_5\,
      CO(3) => \add_ln46_17_reg_1549_reg[11]_i_1_n_5\,
      CO(2) => \add_ln46_17_reg_1549_reg[11]_i_1_n_6\,
      CO(1) => \add_ln46_17_reg_1549_reg[11]_i_1_n_7\,
      CO(0) => \add_ln46_17_reg_1549_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_17_reg_1549[11]_i_2_n_5\,
      DI(2) => \add_ln46_17_reg_1549[11]_i_3_n_5\,
      DI(1) => \add_ln46_17_reg_1549[11]_i_4_n_5\,
      DI(0) => \add_ln46_17_reg_1549[11]_i_5_n_5\,
      O(3 downto 0) => add_ln46_17_fu_1096_p2(11 downto 8),
      S(3) => \add_ln46_17_reg_1549[11]_i_6_n_5\,
      S(2) => \add_ln46_17_reg_1549[11]_i_7_n_5\,
      S(1) => \add_ln46_17_reg_1549[11]_i_8_n_5\,
      S(0) => \add_ln46_17_reg_1549[11]_i_9_n_5\
    );
\add_ln46_17_reg_1549_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_17_reg_1549_reg[7]_i_10_n_5\,
      CO(3) => \add_ln46_17_reg_1549_reg[11]_i_10_n_5\,
      CO(2) => \add_ln46_17_reg_1549_reg[11]_i_10_n_6\,
      CO(1) => \add_ln46_17_reg_1549_reg[11]_i_10_n_7\,
      CO(0) => \add_ln46_17_reg_1549_reg[11]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_17_reg_1549[11]_i_11_n_5\,
      DI(2) => \add_ln46_17_reg_1549[11]_i_12_n_5\,
      DI(1) => \add_ln46_17_reg_1549[11]_i_13_n_5\,
      DI(0) => \add_ln46_17_reg_1549[11]_i_14_n_5\,
      O(3) => \add_ln46_17_reg_1549_reg[11]_i_10_n_9\,
      O(2) => \add_ln46_17_reg_1549_reg[11]_i_10_n_10\,
      O(1) => \add_ln46_17_reg_1549_reg[11]_i_10_n_11\,
      O(0) => \add_ln46_17_reg_1549_reg[11]_i_10_n_12\,
      S(3) => \add_ln46_17_reg_1549[11]_i_15_n_5\,
      S(2) => \add_ln46_17_reg_1549[11]_i_16_n_5\,
      S(1) => \add_ln46_17_reg_1549[11]_i_17_n_5\,
      S(0) => \add_ln46_17_reg_1549[11]_i_18_n_5\
    );
\add_ln46_17_reg_1549_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(12),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(12),
      R => '0'
    );
\add_ln46_17_reg_1549_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(13),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(13),
      R => '0'
    );
\add_ln46_17_reg_1549_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(14),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(14),
      R => '0'
    );
\add_ln46_17_reg_1549_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(15),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(15),
      R => '0'
    );
\add_ln46_17_reg_1549_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_17_reg_1549_reg[15]_i_11_n_5\,
      CO(3) => \NLW_add_ln46_17_reg_1549_reg[15]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \add_ln46_17_reg_1549_reg[15]_i_10_n_6\,
      CO(1) => \add_ln46_17_reg_1549_reg[15]_i_10_n_7\,
      CO(0) => \add_ln46_17_reg_1549_reg[15]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln46_17_reg_1549[15]_i_12_n_5\,
      DI(1) => \add_ln46_17_reg_1549[15]_i_13_n_5\,
      DI(0) => \add_ln46_17_reg_1549[15]_i_14_n_5\,
      O(3) => \add_ln46_17_reg_1549_reg[15]_i_10_n_9\,
      O(2) => \add_ln46_17_reg_1549_reg[15]_i_10_n_10\,
      O(1) => \add_ln46_17_reg_1549_reg[15]_i_10_n_11\,
      O(0) => \add_ln46_17_reg_1549_reg[15]_i_10_n_12\,
      S(3) => \add_ln46_17_reg_1549[15]_i_15_n_5\,
      S(2) => \add_ln46_17_reg_1549[15]_i_16_n_5\,
      S(1) => \add_ln46_17_reg_1549[15]_i_17_n_5\,
      S(0) => \add_ln46_17_reg_1549[15]_i_18_n_5\
    );
\add_ln46_17_reg_1549_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_17_reg_1549_reg[11]_i_10_n_5\,
      CO(3) => \add_ln46_17_reg_1549_reg[15]_i_11_n_5\,
      CO(2) => \add_ln46_17_reg_1549_reg[15]_i_11_n_6\,
      CO(1) => \add_ln46_17_reg_1549_reg[15]_i_11_n_7\,
      CO(0) => \add_ln46_17_reg_1549_reg[15]_i_11_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_17_reg_1549[15]_i_19_n_5\,
      DI(2) => \add_ln46_17_reg_1549[15]_i_20_n_5\,
      DI(1) => \add_ln46_17_reg_1549[15]_i_21_n_5\,
      DI(0) => \add_ln46_17_reg_1549[15]_i_22_n_5\,
      O(3) => \add_ln46_17_reg_1549_reg[15]_i_11_n_9\,
      O(2) => \add_ln46_17_reg_1549_reg[15]_i_11_n_10\,
      O(1) => \add_ln46_17_reg_1549_reg[15]_i_11_n_11\,
      O(0) => \add_ln46_17_reg_1549_reg[15]_i_11_n_12\,
      S(3) => \add_ln46_17_reg_1549[15]_i_23_n_5\,
      S(2) => \add_ln46_17_reg_1549[15]_i_24_n_5\,
      S(1) => \add_ln46_17_reg_1549[15]_i_25_n_5\,
      S(0) => \add_ln46_17_reg_1549[15]_i_26_n_5\
    );
\add_ln46_17_reg_1549_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_17_reg_1549_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln46_17_reg_1549_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln46_17_reg_1549_reg[15]_i_2_n_6\,
      CO(1) => \add_ln46_17_reg_1549_reg[15]_i_2_n_7\,
      CO(0) => \add_ln46_17_reg_1549_reg[15]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln46_17_reg_1549[15]_i_3_n_5\,
      DI(1) => \add_ln46_17_reg_1549[15]_i_4_n_5\,
      DI(0) => \add_ln46_17_reg_1549[15]_i_5_n_5\,
      O(3 downto 0) => add_ln46_17_fu_1096_p2(15 downto 12),
      S(3) => \add_ln46_17_reg_1549[15]_i_6_n_5\,
      S(2) => \add_ln46_17_reg_1549[15]_i_7_n_5\,
      S(1) => \add_ln46_17_reg_1549[15]_i_8_n_5\,
      S(0) => \add_ln46_17_reg_1549[15]_i_9_n_5\
    );
\add_ln46_17_reg_1549_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(1),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(1),
      R => '0'
    );
\add_ln46_17_reg_1549_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(2),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(2),
      R => '0'
    );
\add_ln46_17_reg_1549_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(3),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(3),
      R => '0'
    );
\add_ln46_17_reg_1549_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_17_reg_1549_reg[3]_i_1_n_5\,
      CO(2) => \add_ln46_17_reg_1549_reg[3]_i_1_n_6\,
      CO(1) => \add_ln46_17_reg_1549_reg[3]_i_1_n_7\,
      CO(0) => \add_ln46_17_reg_1549_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_17_reg_1549[3]_i_2_n_5\,
      DI(2) => \add_ln46_17_reg_1549[3]_i_3_n_5\,
      DI(1) => \add_ln46_17_reg_1549[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln46_17_fu_1096_p2(3 downto 0),
      S(3) => \add_ln46_17_reg_1549[3]_i_5_n_5\,
      S(2) => \add_ln46_17_reg_1549[3]_i_6_n_5\,
      S(1) => \add_ln46_17_reg_1549[3]_i_7_n_5\,
      S(0) => \add_ln46_17_reg_1549[3]_i_8_n_5\
    );
\add_ln46_17_reg_1549_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(4),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(4),
      R => '0'
    );
\add_ln46_17_reg_1549_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(5),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(5),
      R => '0'
    );
\add_ln46_17_reg_1549_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(6),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(6),
      R => '0'
    );
\add_ln46_17_reg_1549_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(7),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(7),
      R => '0'
    );
\add_ln46_17_reg_1549_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_17_reg_1549_reg[3]_i_1_n_5\,
      CO(3) => \add_ln46_17_reg_1549_reg[7]_i_1_n_5\,
      CO(2) => \add_ln46_17_reg_1549_reg[7]_i_1_n_6\,
      CO(1) => \add_ln46_17_reg_1549_reg[7]_i_1_n_7\,
      CO(0) => \add_ln46_17_reg_1549_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_17_reg_1549[7]_i_2_n_5\,
      DI(2) => \add_ln46_17_reg_1549[7]_i_3_n_5\,
      DI(1) => \add_ln46_17_reg_1549[7]_i_4_n_5\,
      DI(0) => \add_ln46_17_reg_1549[7]_i_5_n_5\,
      O(3 downto 0) => add_ln46_17_fu_1096_p2(7 downto 4),
      S(3) => \add_ln46_17_reg_1549[7]_i_6_n_5\,
      S(2) => \add_ln46_17_reg_1549[7]_i_7_n_5\,
      S(1) => \add_ln46_17_reg_1549[7]_i_8_n_5\,
      S(0) => \add_ln46_17_reg_1549[7]_i_9_n_5\
    );
\add_ln46_17_reg_1549_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_17_reg_1549_reg[7]_i_10_n_5\,
      CO(2) => \add_ln46_17_reg_1549_reg[7]_i_10_n_6\,
      CO(1) => \add_ln46_17_reg_1549_reg[7]_i_10_n_7\,
      CO(0) => \add_ln46_17_reg_1549_reg[7]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_17_reg_1549[7]_i_11_n_5\,
      DI(2) => \add_ln46_17_reg_1549[7]_i_12_n_5\,
      DI(1) => \add_ln46_17_reg_1549[7]_i_13_n_5\,
      DI(0) => '0',
      O(3) => \add_ln46_17_reg_1549_reg[7]_i_10_n_9\,
      O(2) => \add_ln46_17_reg_1549_reg[7]_i_10_n_10\,
      O(1) => \add_ln46_17_reg_1549_reg[7]_i_10_n_11\,
      O(0) => \add_ln46_17_reg_1549_reg[7]_i_10_n_12\,
      S(3) => \add_ln46_17_reg_1549[7]_i_14_n_5\,
      S(2) => \add_ln46_17_reg_1549[7]_i_15_n_5\,
      S(1) => \add_ln46_17_reg_1549[7]_i_16_n_5\,
      S(0) => \add_ln46_17_reg_1549[7]_i_17_n_5\
    );
\add_ln46_17_reg_1549_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(8),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(8),
      R => '0'
    );
\add_ln46_17_reg_1549_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_17_reg_15490,
      D => add_ln46_17_fu_1096_p2(9),
      Q => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(9),
      R => '0'
    );
add_ln46_reg_1544_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 7) => B"00000000000000000000000",
      A(6 downto 0) => \out\(6 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln46_reg_1544_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3) => Q(5),
      B(2 downto 1) => B"11",
      B(0) => add_ln46_reg_1544_reg_i_4_n_5,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln46_reg_1544_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => zext_ln38_13_reg_1332(3 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln46_reg_1544_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln46_reg_1544_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_11_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm115_out,
      CEC => ap_CS_fsm_pp0_stage1,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => add_ln46_reg_15440,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln46_reg_1544_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln46_reg_1544_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 11) => NLW_add_ln46_reg_1544_reg_P_UNCONNECTED(47 downto 11),
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_add_ln46_reg_1544_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln46_reg_1544_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln46_reg_1544_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln46_reg_1544_reg_UNDERFLOW_UNCONNECTED
    );
add_ln46_reg_1544_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => \tmp11_reg_1365_reg_n_5_[1]\,
      I2 => add_ln46_reg_1544_reg_i_14_n_11,
      I3 => select_ln24_14_reg_1265,
      I4 => tmp11_mid1_fu_814_p2(1),
      O => \out\(1)
    );
add_ln46_reg_1544_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => \tmp11_reg_1365_reg_n_5_[0]\,
      I2 => add_ln46_reg_1544_reg_i_14_n_12,
      I3 => select_ln24_14_reg_1265,
      I4 => tmp11_mid1_fu_814_p2(0),
      O => \out\(0)
    );
add_ln46_reg_1544_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln46_reg_1544_reg_i_14_n_5,
      CO(3 downto 2) => NLW_add_ln46_reg_1544_reg_i_12_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln46_reg_1544_reg_i_12_n_7,
      CO(0) => add_ln46_reg_1544_reg_i_12_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln46_reg_1544_reg_i_16_n_5,
      DI(0) => add_ln46_reg_1544_reg_i_17_n_5,
      O(3) => NLW_add_ln46_reg_1544_reg_i_12_O_UNCONNECTED(3),
      O(2) => add_ln46_reg_1544_reg_i_12_n_10,
      O(1) => add_ln46_reg_1544_reg_i_12_n_11,
      O(0) => add_ln46_reg_1544_reg_i_12_n_12,
      S(3) => '0',
      S(2) => add_ln46_reg_1544_reg_i_18_n_5,
      S(1) => add_ln46_reg_1544_reg_i_19_n_5,
      S(0) => add_ln46_reg_1544_reg_i_20_n_5
    );
add_ln46_reg_1544_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln46_reg_1544_reg_i_15_n_5,
      CO(3 downto 2) => NLW_add_ln46_reg_1544_reg_i_13_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln46_reg_1544_reg_i_13_n_7,
      CO(0) => add_ln46_reg_1544_reg_i_13_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_add_ln46_reg_1544_reg_i_13_O_UNCONNECTED(3),
      O(2 downto 0) => tmp11_mid1_fu_814_p2(6 downto 4),
      S(3) => '0',
      S(2) => add_ln46_reg_1544_reg_i_21_n_5,
      S(1) => add_ln46_reg_1544_reg_i_22_n_5,
      S(0) => add_ln46_reg_1544_reg_i_23_n_5
    );
add_ln46_reg_1544_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln46_reg_1544_reg_i_14_n_5,
      CO(2) => add_ln46_reg_1544_reg_i_14_n_6,
      CO(1) => add_ln46_reg_1544_reg_i_14_n_7,
      CO(0) => add_ln46_reg_1544_reg_i_14_n_8,
      CYINIT => '0',
      DI(3) => add_ln46_reg_1544_reg_i_24_n_5,
      DI(2) => out_d_reg_1232(0),
      DI(1) => out_d_reg_1232(0),
      DI(0) => '0',
      O(3) => add_ln46_reg_1544_reg_i_14_n_9,
      O(2) => add_ln46_reg_1544_reg_i_14_n_10,
      O(1) => add_ln46_reg_1544_reg_i_14_n_11,
      O(0) => add_ln46_reg_1544_reg_i_14_n_12,
      S(3) => add_ln46_reg_1544_reg_i_25_n_5,
      S(2) => add_ln46_reg_1544_reg_i_26_n_5,
      S(1) => add_ln46_reg_1544_reg_i_27_n_5,
      S(0) => add_ln46_reg_1544_reg_i_28_n_5
    );
add_ln46_reg_1544_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln46_reg_1544_reg_i_15_n_5,
      CO(2) => add_ln46_reg_1544_reg_i_15_n_6,
      CO(1) => add_ln46_reg_1544_reg_i_15_n_7,
      CO(0) => add_ln46_reg_1544_reg_i_15_n_8,
      CYINIT => '0',
      DI(3 downto 0) => out_h_reg_1271(3 downto 0),
      O(3 downto 0) => tmp11_mid1_fu_814_p2(3 downto 0),
      S(3) => add_ln46_reg_1544_reg_i_29_n_5,
      S(2) => add_ln46_reg_1544_reg_i_30_n_5,
      S(1) => add_ln46_reg_1544_reg_i_31_n_5,
      S(0) => add_ln46_reg_1544_reg_i_32_n_5
    );
add_ln46_reg_1544_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => out_d_reg_1232(0),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => out_d_reg_1232(2),
      I3 => out_d_reg_1232(3),
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      I5 => out_d_reg_1232(1),
      O => add_ln46_reg_1544_reg_i_16_n_5
    );
add_ln46_reg_1544_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"708F0FF00FF00FF0"
    )
        port map (
      I0 => out_d_reg_1232(0),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => out_d_reg_1232(2),
      I3 => out_d_reg_1232(3),
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      I5 => out_d_reg_1232(1),
      O => add_ln46_reg_1544_reg_i_17_n_5
    );
add_ln46_reg_1544_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3840"
    )
        port map (
      I0 => out_d_reg_1232(1),
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => out_d_reg_1232(3),
      I3 => out_d_reg_1232(2),
      O => add_ln46_reg_1544_reg_i_18_n_5
    );
add_ln46_reg_1544_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700F0000FF0FF000"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => out_d_reg_1232(0),
      I2 => out_d_reg_1232(2),
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      I4 => out_d_reg_1232(3),
      I5 => out_d_reg_1232(1),
      O => add_ln46_reg_1544_reg_i_19_n_5
    );
add_ln46_reg_1544_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm115_out
    );
add_ln46_reg_1544_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA2A55AAFFF00FF0"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => out_d_reg_1232(0),
      I2 => out_d_reg_1232(2),
      I3 => out_d_reg_1232(3),
      I4 => zext_ln38_1_cast14_reg_1180_reg(0),
      I5 => out_d_reg_1232(1),
      O => add_ln46_reg_1544_reg_i_20_n_5
    );
add_ln46_reg_1544_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln46_reg_1544_reg_i_12_n_10,
      I1 => icmp_ln32_reg_1237,
      I2 => mul_ln46_reg_1360(6),
      O => add_ln46_reg_1544_reg_i_21_n_5
    );
add_ln46_reg_1544_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln46_reg_1544_reg_i_12_n_11,
      I1 => icmp_ln32_reg_1237,
      I2 => mul_ln46_reg_1360(5),
      O => add_ln46_reg_1544_reg_i_22_n_5
    );
add_ln46_reg_1544_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln46_reg_1544_reg_i_12_n_12,
      I1 => icmp_ln32_reg_1237,
      I2 => mul_ln46_reg_1360(4),
      O => add_ln46_reg_1544_reg_i_23_n_5
    );
add_ln46_reg_1544_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => out_d_reg_1232(2),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => out_d_reg_1232(3),
      I3 => out_d_reg_1232(1),
      O => add_ln46_reg_1544_reg_i_24_n_5
    );
add_ln46_reg_1544_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95C0953F953F6AC0"
    )
        port map (
      I0 => out_d_reg_1232(3),
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => out_d_reg_1232(0),
      I3 => zext_ln38_1_cast14_reg_1180_reg(0),
      I4 => out_d_reg_1232(2),
      I5 => out_d_reg_1232(1),
      O => add_ln46_reg_1544_reg_i_25_n_5
    );
add_ln46_reg_1544_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => out_d_reg_1232(2),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => out_d_reg_1232(1),
      I3 => out_d_reg_1232(0),
      O => add_ln46_reg_1544_reg_i_26_n_5
    );
add_ln46_reg_1544_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_d_reg_1232(0),
      I1 => out_d_reg_1232(1),
      I2 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => add_ln46_reg_1544_reg_i_27_n_5
    );
add_ln46_reg_1544_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => out_d_reg_1232(0),
      O => add_ln46_reg_1544_reg_i_28_n_5
    );
add_ln46_reg_1544_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_1271(3),
      I1 => mul_ln46_reg_1360(3),
      I2 => icmp_ln32_reg_1237,
      I3 => add_ln46_reg_1544_reg_i_14_n_9,
      O => add_ln46_reg_1544_reg_i_29_n_5
    );
add_ln46_reg_1544_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\,
      O => add_ln46_reg_15440
    );
add_ln46_reg_1544_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_1271(2),
      I1 => mul_ln46_reg_1360(2),
      I2 => icmp_ln32_reg_1237,
      I3 => add_ln46_reg_1544_reg_i_14_n_10,
      O => add_ln46_reg_1544_reg_i_30_n_5
    );
add_ln46_reg_1544_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_1271(1),
      I1 => mul_ln46_reg_1360(1),
      I2 => icmp_ln32_reg_1237,
      I3 => add_ln46_reg_1544_reg_i_14_n_11,
      O => add_ln46_reg_1544_reg_i_31_n_5
    );
add_ln46_reg_1544_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_1271(0),
      I1 => mul_ln46_reg_1360(0),
      I2 => icmp_ln32_reg_1237,
      I3 => add_ln46_reg_1544_reg_i_14_n_12,
      O => add_ln46_reg_1544_reg_i_32_n_5
    );
add_ln46_reg_1544_reg_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => add_ln46_reg_1544_reg_i_4_n_5
    );
add_ln46_reg_1544_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => \tmp11_reg_1365_reg_n_5_[6]\,
      I2 => add_ln46_reg_1544_reg_i_12_n_10,
      I3 => select_ln24_14_reg_1265,
      I4 => tmp11_mid1_fu_814_p2(6),
      O => \out\(6)
    );
add_ln46_reg_1544_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => \tmp11_reg_1365_reg_n_5_[5]\,
      I2 => add_ln46_reg_1544_reg_i_12_n_11,
      I3 => select_ln24_14_reg_1265,
      I4 => tmp11_mid1_fu_814_p2(5),
      O => \out\(5)
    );
add_ln46_reg_1544_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => \tmp11_reg_1365_reg_n_5_[4]\,
      I2 => add_ln46_reg_1544_reg_i_12_n_12,
      I3 => select_ln24_14_reg_1265,
      I4 => tmp11_mid1_fu_814_p2(4),
      O => \out\(4)
    );
add_ln46_reg_1544_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => \tmp11_reg_1365_reg_n_5_[3]\,
      I2 => add_ln46_reg_1544_reg_i_14_n_9,
      I3 => select_ln24_14_reg_1265,
      I4 => tmp11_mid1_fu_814_p2(3),
      O => \out\(3)
    );
add_ln46_reg_1544_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => \tmp11_reg_1365_reg_n_5_[2]\,
      I2 => add_ln46_reg_1544_reg_i_14_n_10,
      I3 => select_ln24_14_reg_1265,
      I4 => tmp11_mid1_fu_814_p2(2),
      O => \out\(2)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_1_fu_451_ap_ready,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => grp_depthwise_conv2d_fix_1_fu_451_ap_ready,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg,
      I4 => Q(3),
      O => D(0)
    );
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA20"
    )
        port map (
      I0 => Q(3),
      I1 => grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_depthwise_conv2d_fix_1_fu_451_ap_ready,
      O => D(1)
    );
\ap_CS_fsm[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => grp_depthwise_conv2d_fix_1_fu_451_ap_ready,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg,
      I4 => Q(5),
      O => D(2)
    );
\ap_CS_fsm[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA20"
    )
        port map (
      I0 => Q(5),
      I1 => grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_depthwise_conv2d_fix_1_fu_451_ap_ready,
      O => D(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00A0A0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage0,
      Q => ap_CS_fsm_pp0_stage1,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage3,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => \^ap_cs_fsm_reg[5]_0\(0),
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => grp_depthwise_conv2d_fix_1_fu_451_ap_ready,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA00EA00EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => ap_rst_n,
      I4 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I5 => ap_CS_fsm_pp0_stage2,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C000A0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_451_ap_ready,
      I1 => Q(4),
      I2 => Q(2),
      I3 => grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg,
      O => \ap_CS_fsm_reg[6]_0\
    );
\icmp_ln23_reg_1228[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200C011220C001D"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[9]\,
      I1 => indvar_flatten48_reg_2980,
      I2 => add_ln23_reg_1370(9),
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      I4 => \indvar_flatten48_reg_298_reg_n_5_[10]\,
      I5 => add_ln23_reg_1370(10),
      O => \icmp_ln23_reg_1228[0]_i_2_n_5\
    );
\icmp_ln23_reg_1228[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82888222"
    )
        port map (
      I0 => \icmp_ln23_reg_1228[0]_i_6_n_5\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => add_ln23_reg_1370(8),
      I3 => indvar_flatten48_reg_2980,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[8]\,
      O => \icmp_ln23_reg_1228[0]_i_3_n_5\
    );
\icmp_ln23_reg_1228[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82888222"
    )
        port map (
      I0 => \icmp_ln23_reg_1228[0]_i_7_n_5\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => add_ln23_reg_1370(5),
      I3 => indvar_flatten48_reg_2980,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[5]\,
      O => \icmp_ln23_reg_1228[0]_i_4_n_5\
    );
\icmp_ln23_reg_1228[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => add_ln23_reg_1370(1),
      I1 => indvar_flatten48_reg_2980,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      I3 => add_ln23_reg_1370(0),
      I4 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      I5 => \icmp_ln23_reg_1228[0]_i_8_n_5\,
      O => \icmp_ln23_reg_1228[0]_i_5_n_5\
    );
\icmp_ln23_reg_1228[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A5999900A5"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => add_ln23_reg_1370(7),
      I2 => \indvar_flatten48_reg_298_reg_n_5_[7]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[6]\,
      I4 => indvar_flatten48_reg_2980,
      I5 => add_ln23_reg_1370(6),
      O => \icmp_ln23_reg_1228[0]_i_6_n_5\
    );
\icmp_ln23_reg_1228[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A5999900A5"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => add_ln23_reg_1370(3),
      I2 => \indvar_flatten48_reg_298_reg_n_5_[3]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[4]\,
      I4 => indvar_flatten48_reg_2980,
      I5 => add_ln23_reg_1370(4),
      O => \icmp_ln23_reg_1228[0]_i_7_n_5\
    );
\icmp_ln23_reg_1228[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => add_ln23_reg_1370(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[2]\,
      O => \icmp_ln23_reg_1228[0]_i_8_n_5\
    );
\icmp_ln23_reg_1228_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      Q => \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln23_reg_1228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln23_fu_472_p2,
      Q => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln23_reg_1228_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln23_fu_472_p2,
      CO(2) => \icmp_ln23_reg_1228_reg[0]_i_1_n_6\,
      CO(1) => \icmp_ln23_reg_1228_reg[0]_i_1_n_7\,
      CO(0) => \icmp_ln23_reg_1228_reg[0]_i_1_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln23_reg_1228_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln23_reg_1228[0]_i_2_n_5\,
      S(2) => \icmp_ln23_reg_1228[0]_i_3_n_5\,
      S(1) => \icmp_ln23_reg_1228[0]_i_4_n_5\,
      S(0) => \icmp_ln23_reg_1228[0]_i_5_n_5\
    );
\icmp_ln32_reg_1237[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400101014001"
    )
        port map (
      I0 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I3 => indvar_flatten_reg_322(7),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_2_reg_1489_reg_n_5_[7]\,
      O => p_0_in1_in
    );
\icmp_ln32_reg_1237[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(3),
      I1 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(1),
      I2 => \icmp_ln32_reg_1237[0]_i_6_n_5\,
      I3 => \icmp_ln32_reg_1237[0]_i_7_n_5\,
      I4 => \icmp_ln32_reg_1237[0]_i_8_n_5\,
      I5 => \icmp_ln32_reg_1237[0]_i_9_n_5\,
      O => \icmp_ln32_reg_1237[0]_i_2_n_5\
    );
\icmp_ln32_reg_1237[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln32_2_reg_1489_reg_n_5_[6]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => indvar_flatten_reg_322(6),
      O => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6)
    );
\icmp_ln32_reg_1237[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln32_2_reg_1489_reg_n_5_[3]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => indvar_flatten_reg_322(3),
      O => ap_phi_mux_indvar_flatten_phi_fu_326_p4(3)
    );
\icmp_ln32_reg_1237[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln32_2_reg_1489_reg_n_5_[1]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => indvar_flatten_reg_322(1),
      O => ap_phi_mux_indvar_flatten_phi_fu_326_p4(1)
    );
\icmp_ln32_reg_1237[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555BAAA8AAA"
    )
        port map (
      I0 => indvar_flatten_reg_322(0),
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln32_2_reg_1489_reg_n_5_[0]\,
      I5 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \icmp_ln32_reg_1237[0]_i_6_n_5\
    );
\icmp_ln32_reg_1237[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656666666A666666"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => indvar_flatten_reg_322(4),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln32_2_reg_1489_reg_n_5_[4]\,
      O => \icmp_ln32_reg_1237[0]_i_7_n_5\
    );
\icmp_ln32_reg_1237[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656666666A666666"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => indvar_flatten_reg_322(2),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln32_2_reg_1489_reg_n_5_[2]\,
      O => \icmp_ln32_reg_1237[0]_i_8_n_5\
    );
\icmp_ln32_reg_1237[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555BAAA8AAA"
    )
        port map (
      I0 => indvar_flatten_reg_322(5),
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln32_2_reg_1489_reg_n_5_[5]\,
      I5 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \icmp_ln32_reg_1237[0]_i_9_n_5\
    );
\icmp_ln32_reg_1237_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => p_0_in1_in,
      Q => icmp_ln32_reg_1237,
      R => '0'
    );
\indvar_flatten48_reg_298[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg,
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      O => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(0),
      Q => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(10),
      Q => \indvar_flatten48_reg_298_reg_n_5_[10]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(1),
      Q => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(2),
      Q => \indvar_flatten48_reg_298_reg_n_5_[2]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(3),
      Q => \indvar_flatten48_reg_298_reg_n_5_[3]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(4),
      Q => \indvar_flatten48_reg_298_reg_n_5_[4]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(5),
      Q => \indvar_flatten48_reg_298_reg_n_5_[5]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(6),
      Q => \indvar_flatten48_reg_298_reg_n_5_[6]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(7),
      Q => \indvar_flatten48_reg_298_reg_n_5_[7]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(8),
      Q => \indvar_flatten48_reg_298_reg_n_5_[8]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(9),
      Q => \indvar_flatten48_reg_298_reg_n_5_[9]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_2_reg_1489_reg_n_5_[0]\,
      Q => indvar_flatten_reg_322(0),
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_2_reg_1489_reg_n_5_[1]\,
      Q => indvar_flatten_reg_322(1),
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_2_reg_1489_reg_n_5_[2]\,
      Q => indvar_flatten_reg_322(2),
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_2_reg_1489_reg_n_5_[3]\,
      Q => indvar_flatten_reg_322(3),
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_2_reg_1489_reg_n_5_[4]\,
      Q => indvar_flatten_reg_322(4),
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_2_reg_1489_reg_n_5_[5]\,
      Q => indvar_flatten_reg_322(5),
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_2_reg_1489_reg_n_5_[6]\,
      Q => indvar_flatten_reg_322(6),
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_2_reg_1489_reg_n_5_[7]\,
      Q => indvar_flatten_reg_322(7),
      R => indvar_flatten48_reg_298
    );
\mul_ln46_reg_1360[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => zext_ln46_2_reg_1218_reg(2),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => zext_ln46_2_reg_1218_reg(3),
      I3 => zext_ln46_2_reg_1218_reg(1),
      O => \mul_ln46_reg_1360[3]_i_2_n_5\
    );
\mul_ln46_reg_1360[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95C0953F953F6AC0"
    )
        port map (
      I0 => zext_ln46_2_reg_1218_reg(3),
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => zext_ln46_2_reg_1218_reg(0),
      I3 => zext_ln38_1_cast14_reg_1180_reg(0),
      I4 => zext_ln46_2_reg_1218_reg(2),
      I5 => zext_ln46_2_reg_1218_reg(1),
      O => \mul_ln46_reg_1360[3]_i_3_n_5\
    );
\mul_ln46_reg_1360[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln46_2_reg_1218_reg(2),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => zext_ln46_2_reg_1218_reg(1),
      I3 => zext_ln46_2_reg_1218_reg(0),
      O => \mul_ln46_reg_1360[3]_i_4_n_5\
    );
\mul_ln46_reg_1360[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => zext_ln46_2_reg_1218_reg(0),
      I1 => zext_ln46_2_reg_1218_reg(1),
      I2 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \mul_ln46_reg_1360[3]_i_5_n_5\
    );
\mul_ln46_reg_1360[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => zext_ln46_2_reg_1218_reg(0),
      O => \mul_ln46_reg_1360[3]_i_6_n_5\
    );
\mul_ln46_reg_1360[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => zext_ln46_2_reg_1218_reg(0),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => zext_ln46_2_reg_1218_reg(2),
      I3 => zext_ln46_2_reg_1218_reg(3),
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      I5 => zext_ln46_2_reg_1218_reg(1),
      O => \mul_ln46_reg_1360[6]_i_2_n_5\
    );
\mul_ln46_reg_1360[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"708F0FF00FF00FF0"
    )
        port map (
      I0 => zext_ln46_2_reg_1218_reg(0),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => zext_ln46_2_reg_1218_reg(2),
      I3 => zext_ln46_2_reg_1218_reg(3),
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      I5 => zext_ln46_2_reg_1218_reg(1),
      O => \mul_ln46_reg_1360[6]_i_3_n_5\
    );
\mul_ln46_reg_1360[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3840"
    )
        port map (
      I0 => zext_ln46_2_reg_1218_reg(1),
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => zext_ln46_2_reg_1218_reg(3),
      I3 => zext_ln46_2_reg_1218_reg(2),
      O => \mul_ln46_reg_1360[6]_i_4_n_5\
    );
\mul_ln46_reg_1360[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700F0000FF0FF000"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => zext_ln46_2_reg_1218_reg(0),
      I2 => zext_ln46_2_reg_1218_reg(2),
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      I4 => zext_ln46_2_reg_1218_reg(3),
      I5 => zext_ln46_2_reg_1218_reg(1),
      O => \mul_ln46_reg_1360[6]_i_5_n_5\
    );
\mul_ln46_reg_1360[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA2A55AAFFF00FF0"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => zext_ln46_2_reg_1218_reg(0),
      I2 => zext_ln46_2_reg_1218_reg(2),
      I3 => zext_ln46_2_reg_1218_reg(3),
      I4 => zext_ln38_1_cast14_reg_1180_reg(0),
      I5 => zext_ln46_2_reg_1218_reg(1),
      O => \mul_ln46_reg_1360[6]_i_6_n_5\
    );
\mul_ln46_reg_1360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => mul_ln46_fu_693_p2(0),
      Q => mul_ln46_reg_1360(0),
      R => '0'
    );
\mul_ln46_reg_1360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => mul_ln46_fu_693_p2(1),
      Q => mul_ln46_reg_1360(1),
      R => '0'
    );
\mul_ln46_reg_1360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => mul_ln46_fu_693_p2(2),
      Q => mul_ln46_reg_1360(2),
      R => '0'
    );
\mul_ln46_reg_1360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => mul_ln46_fu_693_p2(3),
      Q => mul_ln46_reg_1360(3),
      R => '0'
    );
\mul_ln46_reg_1360_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln46_reg_1360_reg[3]_i_1_n_5\,
      CO(2) => \mul_ln46_reg_1360_reg[3]_i_1_n_6\,
      CO(1) => \mul_ln46_reg_1360_reg[3]_i_1_n_7\,
      CO(0) => \mul_ln46_reg_1360_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln46_reg_1360[3]_i_2_n_5\,
      DI(2) => zext_ln46_2_reg_1218_reg(0),
      DI(1) => zext_ln46_2_reg_1218_reg(0),
      DI(0) => '0',
      O(3 downto 0) => mul_ln46_fu_693_p2(3 downto 0),
      S(3) => \mul_ln46_reg_1360[3]_i_3_n_5\,
      S(2) => \mul_ln46_reg_1360[3]_i_4_n_5\,
      S(1) => \mul_ln46_reg_1360[3]_i_5_n_5\,
      S(0) => \mul_ln46_reg_1360[3]_i_6_n_5\
    );
\mul_ln46_reg_1360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => mul_ln46_fu_693_p2(4),
      Q => mul_ln46_reg_1360(4),
      R => '0'
    );
\mul_ln46_reg_1360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => mul_ln46_fu_693_p2(5),
      Q => mul_ln46_reg_1360(5),
      R => '0'
    );
\mul_ln46_reg_1360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => mul_ln46_fu_693_p2(6),
      Q => mul_ln46_reg_1360(6),
      R => '0'
    );
\mul_ln46_reg_1360_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln46_reg_1360_reg[3]_i_1_n_5\,
      CO(3 downto 2) => \NLW_mul_ln46_reg_1360_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mul_ln46_reg_1360_reg[6]_i_1_n_7\,
      CO(0) => \mul_ln46_reg_1360_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln46_reg_1360[6]_i_2_n_5\,
      DI(0) => \mul_ln46_reg_1360[6]_i_3_n_5\,
      O(3) => \NLW_mul_ln46_reg_1360_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => mul_ln46_fu_693_p2(6 downto 4),
      S(3) => '0',
      S(2) => \mul_ln46_reg_1360[6]_i_4_n_5\,
      S(1) => \mul_ln46_reg_1360[6]_i_5_n_5\,
      S(0) => \mul_ln46_reg_1360[6]_i_6_n_5\
    );
network_mul_mul_16s_16s_30_1_1_U64: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_35
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(14 downto 0) => B(14 downto 0),
      P(15 downto 0) => trunc_ln_reg_1423(15 downto 0),
      Q(4) => \^ap_cs_fsm_reg[5]_0\(0),
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[2]\ => network_mul_mul_16s_16s_30_1_1_U64_n_21,
      \ap_CS_fsm_reg[2]_0\ => network_mul_mul_16s_16s_30_1_1_U64_n_22,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      indvar_flatten48_reg_2980 => indvar_flatten48_reg_2980,
      \^p\ => ap_enable_reg_pp0_iter1_reg_n_5,
      p_0 => \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\,
      p_1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      p_11_in => p_11_in,
      reg_3551 => reg_3551
    );
network_mul_mul_16s_16s_30_1_1_U65: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_36
     port map (
      DI(1) => network_mul_mul_16s_16s_30_1_1_U65_n_24,
      DI(0) => network_mul_mul_16s_16s_30_1_1_U65_n_25,
      P(14 downto 0) => trunc_ln46_9_reg_1428(14 downto 0),
      Q(3) => \^ap_cs_fsm_reg[5]_0\(0),
      Q(2) => ap_CS_fsm_pp0_stage3,
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(0) => network_mul_mul_16s_16s_30_1_1_U65_n_23,
      \add_ln46_10_reg_1514_reg[13]\(0) => network_mul_mul_16s_16s_30_1_1_U65_n_37,
      \add_ln46_12_reg_1529[15]_i_5\(14 downto 0) => trunc_ln_reg_1423(15 downto 1),
      \add_ln46_12_reg_1529[15]_i_5_0\(15 downto 0) => add_ln46_10_reg_1514(15 downto 0),
      \ap_CS_fsm_reg[5]\ => network_mul_mul_16s_16s_30_1_1_U65_n_20,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      indvar_flatten48_reg_2980 => indvar_flatten48_reg_2980,
      \out_d_0_reg_310_reg[0]\ => ap_enable_reg_pp0_iter1_reg_n_5,
      \out_d_0_reg_310_reg[0]_0\ => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      \^p\(3) => network_mul_mul_16s_16s_30_1_1_U65_n_26,
      \^p\(2) => network_mul_mul_16s_16s_30_1_1_U65_n_27,
      \^p\(1) => network_mul_mul_16s_16s_30_1_1_U65_n_28,
      \^p\(0) => network_mul_mul_16s_16s_30_1_1_U65_n_29,
      p_0(3) => network_mul_mul_16s_16s_30_1_1_U65_n_30,
      p_0(2) => network_mul_mul_16s_16s_30_1_1_U65_n_31,
      p_0(1) => network_mul_mul_16s_16s_30_1_1_U65_n_32,
      p_0(0) => network_mul_mul_16s_16s_30_1_1_U65_n_33,
      p_1(2) => network_mul_mul_16s_16s_30_1_1_U65_n_34,
      p_1(1) => network_mul_mul_16s_16s_30_1_1_U65_n_35,
      p_1(0) => network_mul_mul_16s_16s_30_1_1_U65_n_36,
      p_11_in => p_11_in,
      p_2(14 downto 0) => p_0(14 downto 0),
      p_3(15 downto 0) => \^p\(15 downto 0),
      reg_3600 => reg_3600
    );
network_mul_mul_16s_16s_30_1_1_U66: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_37
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(15) => network_mul_mul_16s_16s_30_1_1_U66_n_5,
      D(14) => network_mul_mul_16s_16s_30_1_1_U66_n_6,
      D(13) => network_mul_mul_16s_16s_30_1_1_U66_n_7,
      D(12) => network_mul_mul_16s_16s_30_1_1_U66_n_8,
      D(11) => network_mul_mul_16s_16s_30_1_1_U66_n_9,
      D(10) => network_mul_mul_16s_16s_30_1_1_U66_n_10,
      D(9) => network_mul_mul_16s_16s_30_1_1_U66_n_11,
      D(8) => network_mul_mul_16s_16s_30_1_1_U66_n_12,
      D(7) => network_mul_mul_16s_16s_30_1_1_U66_n_13,
      D(6) => network_mul_mul_16s_16s_30_1_1_U66_n_14,
      D(5) => network_mul_mul_16s_16s_30_1_1_U66_n_15,
      D(4) => network_mul_mul_16s_16s_30_1_1_U66_n_16,
      D(3) => network_mul_mul_16s_16s_30_1_1_U66_n_17,
      D(2) => network_mul_mul_16s_16s_30_1_1_U66_n_18,
      D(1) => network_mul_mul_16s_16s_30_1_1_U66_n_19,
      D(0) => network_mul_mul_16s_16s_30_1_1_U66_n_20,
      Q(1) => \^ap_cs_fsm_reg[5]_0\(0),
      Q(0) => ap_CS_fsm_pp0_stage2,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p => network_mul_mul_16s_16s_30_1_1_U64_n_21,
      p_0(14 downto 0) => p_1(14 downto 0),
      p_1 => \icmp_ln23_reg_1228_reg_n_5_[0]\
    );
network_mul_mul_16s_16s_30_1_1_U67: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_38
     port map (
      B(14 downto 0) => B(14 downto 0),
      D(15 downto 0) => p_0_in(15 downto 0),
      ap_clk => ap_clk,
      p => network_mul_mul_16s_16s_30_1_1_U65_n_20,
      p_0 => network_mul_mul_16s_16s_30_1_1_U64_n_22,
      p_1(15 downto 0) => \^p\(15 downto 0)
    );
network_mul_mul_16s_16s_30_1_1_U68: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_39
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(15) => network_mul_mul_16s_16s_30_1_1_U68_n_5,
      D(14) => network_mul_mul_16s_16s_30_1_1_U68_n_6,
      D(13) => network_mul_mul_16s_16s_30_1_1_U68_n_7,
      D(12) => network_mul_mul_16s_16s_30_1_1_U68_n_8,
      D(11) => network_mul_mul_16s_16s_30_1_1_U68_n_9,
      D(10) => network_mul_mul_16s_16s_30_1_1_U68_n_10,
      D(9) => network_mul_mul_16s_16s_30_1_1_U68_n_11,
      D(8) => network_mul_mul_16s_16s_30_1_1_U68_n_12,
      D(7) => network_mul_mul_16s_16s_30_1_1_U68_n_13,
      D(6) => network_mul_mul_16s_16s_30_1_1_U68_n_14,
      D(5) => network_mul_mul_16s_16s_30_1_1_U68_n_15,
      D(4) => network_mul_mul_16s_16s_30_1_1_U68_n_16,
      D(3) => network_mul_mul_16s_16s_30_1_1_U68_n_17,
      D(2) => network_mul_mul_16s_16s_30_1_1_U68_n_18,
      D(1) => network_mul_mul_16s_16s_30_1_1_U68_n_19,
      D(0) => network_mul_mul_16s_16s_30_1_1_U68_n_20,
      ap_clk => ap_clk,
      p => network_mul_mul_16s_16s_30_1_1_U64_n_21,
      p_0(14 downto 0) => p_0(14 downto 0),
      reg_3600 => reg_3600
    );
\out_d_0_reg_310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      Q => out_d_0_reg_310(0),
      R => indvar_flatten48_reg_298
    );
\out_d_0_reg_310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      Q => out_d_0_reg_310(1),
      R => indvar_flatten48_reg_298
    );
\out_d_0_reg_310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      Q => out_d_0_reg_310(2),
      R => indvar_flatten48_reg_298
    );
\out_d_0_reg_310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => select_ln24_9_reg_1453(3),
      Q => out_d_0_reg_310(3),
      R => indvar_flatten48_reg_298
    );
\out_d_reg_1232[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => out_d_0_reg_310(0),
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      O => B_2(0)
    );
\out_d_reg_1232[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => out_d_0_reg_310(0),
      I1 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I2 => out_d_0_reg_310(1),
      I3 => indvar_flatten48_reg_2980,
      I4 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      O => B_2(1)
    );
\out_d_reg_1232[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      I1 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I2 => out_d_0_reg_310(1),
      I3 => out_d_0_reg_310(2),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      O => B_2(2)
    );
\out_d_reg_1232[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F8080807F80"
    )
        port map (
      I0 => \zext_ln46_2_reg_1218[1]_i_1_n_5\,
      I1 => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      I2 => \zext_ln46_2_reg_1218[2]_i_1_n_5\,
      I3 => out_d_0_reg_310(3),
      I4 => indvar_flatten48_reg_2980,
      I5 => select_ln24_9_reg_1453(3),
      O => B_2(3)
    );
\out_d_reg_1232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => B_2(0),
      Q => out_d_reg_1232(0),
      R => '0'
    );
\out_d_reg_1232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => B_2(1),
      Q => out_d_reg_1232(1),
      R => '0'
    );
\out_d_reg_1232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => B_2(2),
      Q => out_d_reg_1232(2),
      R => '0'
    );
\out_d_reg_1232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => B_2(3),
      Q => out_d_reg_1232(3),
      R => '0'
    );
\out_h_0_reg_333_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => select_ln32_reg_1459(0),
      Q => out_h_0_reg_333(0),
      R => indvar_flatten48_reg_298
    );
\out_h_0_reg_333_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => select_ln32_reg_1459(1),
      Q => out_h_0_reg_333(1),
      R => indvar_flatten48_reg_298
    );
\out_h_0_reg_333_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => select_ln32_reg_1459(2),
      Q => out_h_0_reg_333(2),
      R => indvar_flatten48_reg_298
    );
\out_h_0_reg_333_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => select_ln32_reg_1459(3),
      Q => out_h_0_reg_333(3),
      R => indvar_flatten48_reg_298
    );
\out_h_reg_1271[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFFBF"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => select_ln32_reg_1459(0),
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_h_0_reg_333(0),
      O => zext_ln38_2_cast_mid_fu_588_p1(0)
    );
\out_h_reg_1271[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"455555548AAAAAA8"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      I1 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      I2 => zext_ln38_1_cast14_reg_1180_reg(4),
      I3 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I4 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7),
      I5 => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      O => zext_ln38_2_cast_mid_fu_588_p1(1)
    );
\out_h_reg_1271[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7700770788008808"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      I1 => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      I2 => \out_h_reg_1271[2]_i_2_n_5\,
      I3 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      I4 => \out_h_reg_1271[2]_i_3_n_5\,
      I5 => ap_phi_mux_out_h_0_phi_fu_337_p4(2),
      O => zext_ln38_2_cast_mid_fu_588_p1(2)
    );
\out_h_reg_1271[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A0000000A000"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => \select_ln32_2_reg_1489_reg_n_5_[6]\,
      I2 => indvar_flatten_reg_322(6),
      I3 => indvar_flatten_reg_322(7),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_2_reg_1489_reg_n_5_[7]\,
      O => \out_h_reg_1271[2]_i_2_n_5\
    );
\out_h_reg_1271[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000511110005"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => \select_ln32_2_reg_1489_reg_n_5_[6]\,
      I2 => indvar_flatten_reg_322(6),
      I3 => indvar_flatten_reg_322(7),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_2_reg_1489_reg_n_5_[7]\,
      O => \out_h_reg_1271[2]_i_3_n_5\
    );
\out_h_reg_1271[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      I1 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      I2 => ap_phi_mux_out_h_0_phi_fu_337_p4(2),
      I3 => p_0_in1_in,
      I4 => ap_phi_mux_out_h_0_phi_fu_337_p4(3),
      O => zext_ln38_2_cast_mid_fu_588_p1(3)
    );
\out_h_reg_1271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => zext_ln38_2_cast_mid_fu_588_p1(0),
      Q => out_h_reg_1271(0),
      R => '0'
    );
\out_h_reg_1271_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => zext_ln38_2_cast_mid_fu_588_p1(1),
      Q => out_h_reg_1271(1),
      R => '0'
    );
\out_h_reg_1271_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => zext_ln38_2_cast_mid_fu_588_p1(2),
      Q => out_h_reg_1271(2),
      R => '0'
    );
\out_h_reg_1271_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => zext_ln38_2_cast_mid_fu_588_p1(3),
      Q => out_h_reg_1271(3),
      R => '0'
    );
\out_w_0_mid2_reg_1276[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => out_w_reg_1344(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_w_0_reg_344(0),
      O => \out_w_0_mid2_reg_1276[0]_i_1_n_5\
    );
\out_w_0_mid2_reg_1276[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => out_w_reg_1344(1),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => out_w_0_reg_344(1),
      O => \out_w_0_mid2_reg_1276[1]_i_1_n_5\
    );
\out_w_0_mid2_reg_1276[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => out_w_reg_1344(2),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => out_w_0_reg_344(2),
      O => \out_w_0_mid2_reg_1276[2]_i_1_n_5\
    );
\out_w_0_mid2_reg_1276[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => icmp_ln23_fu_472_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => p_0_in1_in,
      I3 => p_1_in,
      O => out_w_0_mid2_reg_1276
    );
\out_w_0_mid2_reg_1276[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => out_w_reg_1344(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_w_0_reg_344(3),
      O => \out_w_0_mid2_reg_1276[3]_i_2_n_5\
    );
\out_w_0_mid2_reg_1276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => \out_w_0_mid2_reg_1276[0]_i_1_n_5\,
      Q => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      R => out_w_0_mid2_reg_1276
    );
\out_w_0_mid2_reg_1276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => \out_w_0_mid2_reg_1276[1]_i_1_n_5\,
      Q => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      R => out_w_0_mid2_reg_1276
    );
\out_w_0_mid2_reg_1276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => \out_w_0_mid2_reg_1276[2]_i_1_n_5\,
      Q => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      R => out_w_0_mid2_reg_1276
    );
\out_w_0_mid2_reg_1276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => \out_w_0_mid2_reg_1276[3]_i_2_n_5\,
      Q => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      R => out_w_0_mid2_reg_1276
    );
\out_w_0_reg_344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => out_w_reg_1344(0),
      Q => out_w_0_reg_344(0),
      R => indvar_flatten48_reg_298
    );
\out_w_0_reg_344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => out_w_reg_1344(1),
      Q => out_w_0_reg_344(1),
      R => indvar_flatten48_reg_298
    );
\out_w_0_reg_344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => out_w_reg_1344(2),
      Q => out_w_0_reg_344(2),
      R => indvar_flatten48_reg_298
    );
\out_w_0_reg_344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => out_w_reg_1344(3),
      Q => out_w_0_reg_344(3),
      R => indvar_flatten48_reg_298
    );
\out_w_reg_1344[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      O => \out_w_reg_1344[0]_i_1_n_5\
    );
\out_w_reg_1344[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      O => \out_w_reg_1344[1]_i_1_n_5\
    );
\out_w_reg_1344[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      O => \out_w_reg_1344[2]_i_1_n_5\
    );
\out_w_reg_1344[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage1,
      O => reg_3550
    );
\out_w_reg_1344[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      I3 => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      O => \out_w_reg_1344[3]_i_2_n_5\
    );
\out_w_reg_1344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3550,
      D => \out_w_reg_1344[0]_i_1_n_5\,
      Q => out_w_reg_1344(0),
      R => '0'
    );
\out_w_reg_1344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3550,
      D => \out_w_reg_1344[1]_i_1_n_5\,
      Q => out_w_reg_1344(1),
      R => '0'
    );
\out_w_reg_1344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3550,
      D => \out_w_reg_1344[2]_i_1_n_5\,
      Q => out_w_reg_1344(2),
      R => '0'
    );
\out_w_reg_1344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3550,
      D => \out_w_reg_1344[3]_i_2_n_5\,
      Q => out_w_reg_1344(3),
      R => '0'
    );
\q0_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB83030B8B83030"
    )
        port map (
      I0 => \q0_reg_i_31__0_n_5\,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => \q0_reg_i_32__0_n_5\,
      I3 => \q0_reg_i_33__0_n_5\,
      I4 => zext_ln24_19_reg_1300(5),
      I5 => ap_CS_fsm_pp0_stage3,
      O => ADDRBWRADDR(6)
    );
\q0_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2FF00F8F8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \q0_reg_i_33__0_n_5\,
      I2 => \q0_reg_i_34__0_n_5\,
      I3 => \q0_reg_i_31__0_n_5\,
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => zext_ln24_19_reg_1300(5),
      O => ADDRBWRADDR(5)
    );
\q0_reg_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2FF00F8F8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \q0_reg_i_35__0_n_5\,
      I2 => \q0_reg_i_36__0_n_5\,
      I3 => q0_reg_i_37_n_5,
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => zext_ln24_19_reg_1300(4),
      O => ADDRBWRADDR(4)
    );
\q0_reg_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF7272FF00D8D8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => q0_reg_i_38_n_5,
      I2 => \q0_reg_i_39__0_n_5\,
      I3 => \q0_reg_i_40__0_n_5\,
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => zext_ln24_19_reg_1300(3),
      O => ADDRBWRADDR(3)
    );
\q0_reg_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA0EEE4055F444E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \q0_reg_i_41__0_n_5\,
      I2 => zext_ln24_19_reg_1300(1),
      I3 => zext_ln24_19_reg_1300(0),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => zext_ln24_19_reg_1300(2),
      O => ADDRBWRADDR(2)
    );
\q0_reg_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEF55015501AAEF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => select_ln24_8_reg_1255(1),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => zext_ln24_19_reg_1300(0),
      I5 => zext_ln24_19_reg_1300(1),
      O => ADDRBWRADDR(1)
    );
\q0_reg_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33373332"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => zext_ln24_19_reg_1300(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => select_ln24_8_reg_1255(0),
      O => ADDRBWRADDR(0)
    );
\q0_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \q0_reg_i_17__0_n_5\
    );
q0_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800F00088000000"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(3),
      I1 => zext_ln24_19_reg_1300(4),
      I2 => \q0_reg_i_42__0_n_5\,
      I3 => zext_ln24_19_reg_1300(5),
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => ap_CS_fsm_pp0_stage3,
      O => q0_reg_i_18_n_5
    );
\q0_reg_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \q0_reg_i_19__0_n_5\
    );
\q0_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA800000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \q0_reg_i_17__0_n_5\,
      I5 => Q(5),
      O => SeparableConv2D_3_w_s_ce0
    );
\q0_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88888880"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \q0_reg_i_17__0_n_5\,
      O => SeparableConv2D_2_w_s_ce0
    );
\q0_reg_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => select_ln24_8_reg_1255(4),
      I1 => select_ln24_8_reg_1255(2),
      I2 => select_ln24_8_reg_1255(0),
      I3 => select_ln24_8_reg_1255(1),
      I4 => select_ln24_8_reg_1255(3),
      O => \q0_reg_i_20__0_n_5\
    );
\q0_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => q0_reg_i_22_n_5,
      I1 => zext_ln24_19_reg_1300(5),
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => zext_ln24_19_reg_1300(3),
      I4 => zext_ln24_19_reg_1300(2),
      I5 => zext_ln24_19_reg_1300(4),
      O => \q0_reg_i_21__0_n_5\
    );
q0_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      O => q0_reg_i_22_n_5
    );
\q0_reg_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"660066FF66F066FF"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(5),
      I1 => q0_reg_i_43_n_5,
      I2 => data4_0(5),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => q0_reg_i_44_n_5,
      I5 => ap_CS_fsm_pp0_stage1,
      O => \q0_reg_i_23__0_n_5\
    );
q0_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF2222F0008888"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \q0_reg_i_42__0_n_5\,
      I2 => zext_ln24_19_reg_1300(4),
      I3 => zext_ln24_19_reg_1300(3),
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => zext_ln24_19_reg_1300(5),
      O => q0_reg_i_24_n_5
    );
\q0_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"660066FF66F066FF"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(4),
      I1 => q0_reg_i_45_n_5,
      I2 => data4_0(4),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => q0_reg_i_46_n_5,
      I5 => ap_CS_fsm_pp0_stage1,
      O => \q0_reg_i_25__0_n_5\
    );
\q0_reg_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFA8FFAA0000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => zext_ln24_19_reg_1300(1),
      I2 => zext_ln24_19_reg_1300(2),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => zext_ln24_19_reg_1300(4),
      I5 => zext_ln24_19_reg_1300(3),
      O => \q0_reg_i_26__0_n_5\
    );
\q0_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99FF9900990F9900"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(3),
      I1 => zext_ln24_19_reg_1300(2),
      I2 => data4_0(3),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => q0_reg_i_47_n_5,
      I5 => ap_CS_fsm_pp0_stage1,
      O => \q0_reg_i_27__0_n_5\
    );
\q0_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCAAAA00000000"
    )
        port map (
      I0 => data4_0(2),
      I1 => select_ln24_8_reg_1255(2),
      I2 => select_ln24_8_reg_1255(1),
      I3 => select_ln24_8_reg_1255(0),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \q0_reg_i_19__0_n_5\,
      O => \q0_reg_i_28__0_n_5\
    );
\q0_reg_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003CAA"
    )
        port map (
      I0 => data4_0(1),
      I1 => select_ln24_8_reg_1255(1),
      I2 => select_ln24_8_reg_1255(0),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => q0_reg_i_22_n_5,
      I5 => ap_CS_fsm_pp0_stage2,
      O => \q0_reg_i_29__0_n_5\
    );
\q0_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC800000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => Q(5),
      O => SeparableConv2D_3_w_s_ce1
    );
\q0_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC800000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => Q(3),
      O => SeparableConv2D_2_w_s_ce1
    );
\q0_reg_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB1B1"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => data4_0(0),
      I2 => select_ln24_8_reg_1255(0),
      I3 => zext_ln24_19_reg_1300(0),
      I4 => ap_CS_fsm_pp0_stage2,
      O => \q0_reg_i_30__0_n_5\
    );
\q0_reg_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(4),
      I1 => zext_ln24_19_reg_1300(1),
      I2 => zext_ln24_19_reg_1300(0),
      I3 => zext_ln24_19_reg_1300(2),
      I4 => zext_ln24_19_reg_1300(3),
      O => \q0_reg_i_31__0_n_5\
    );
\q0_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008888F000"
    )
        port map (
      I0 => q0_reg_i_48_n_5,
      I1 => zext_ln24_19_reg_1300(5),
      I2 => q0_reg_i_49_n_5,
      I3 => select_ln24_8_reg_1255(5),
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => ap_CS_fsm_pp0_stage3,
      O => \q0_reg_i_32__0_n_5\
    );
\q0_reg_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(4),
      I1 => zext_ln24_19_reg_1300(0),
      I2 => zext_ln24_19_reg_1300(1),
      I3 => zext_ln24_19_reg_1300(2),
      I4 => zext_ln24_19_reg_1300(3),
      O => \q0_reg_i_33__0_n_5\
    );
\q0_reg_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000012DEDE12"
    )
        port map (
      I0 => q0_reg_i_49_n_5,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => select_ln24_8_reg_1255(5),
      I3 => q0_reg_i_48_n_5,
      I4 => zext_ln24_19_reg_1300(5),
      I5 => ap_CS_fsm_pp0_stage3,
      O => \q0_reg_i_34__0_n_5\
    );
\q0_reg_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(3),
      I1 => zext_ln24_19_reg_1300(2),
      I2 => zext_ln24_19_reg_1300(1),
      I3 => zext_ln24_19_reg_1300(0),
      O => \q0_reg_i_35__0_n_5\
    );
\q0_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000012DEDE12"
    )
        port map (
      I0 => q0_reg_i_50_n_5,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => select_ln24_8_reg_1255(4),
      I3 => q0_reg_i_51_n_5,
      I4 => zext_ln24_19_reg_1300(4),
      I5 => ap_CS_fsm_pp0_stage3,
      O => \q0_reg_i_36__0_n_5\
    );
q0_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(3),
      I1 => zext_ln24_19_reg_1300(2),
      I2 => zext_ln24_19_reg_1300(0),
      I3 => zext_ln24_19_reg_1300(1),
      O => q0_reg_i_37_n_5
    );
q0_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(0),
      I1 => zext_ln24_19_reg_1300(1),
      I2 => zext_ln24_19_reg_1300(2),
      O => q0_reg_i_38_n_5
    );
\q0_reg_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"660F66F066F066F0"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(3),
      I1 => q0_reg_i_52_n_5,
      I2 => select_ln24_8_reg_1255(3),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => select_ln24_8_reg_1255(1),
      I5 => select_ln24_8_reg_1255(2),
      O => \q0_reg_i_39__0_n_5\
    );
\q0_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => q0_reg_i_18_n_5,
      I1 => \q0_reg_i_19__0_n_5\,
      I2 => select_ln24_8_reg_1255(5),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \q0_reg_i_20__0_n_5\,
      I5 => \q0_reg_i_21__0_n_5\,
      O => ADDRARDADDR(6)
    );
\q0_reg_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(1),
      I1 => zext_ln24_19_reg_1300(0),
      I2 => zext_ln24_19_reg_1300(2),
      O => \q0_reg_i_40__0_n_5\
    );
\q0_reg_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060606F6F6F6F606"
    )
        port map (
      I0 => select_ln24_8_reg_1255(2),
      I1 => select_ln24_8_reg_1255(1),
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => zext_ln24_19_reg_1300(1),
      I4 => zext_ln24_19_reg_1300(0),
      I5 => zext_ln24_19_reg_1300(2),
      O => \q0_reg_i_41__0_n_5\
    );
\q0_reg_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(4),
      I1 => zext_ln24_19_reg_1300(1),
      I2 => zext_ln24_19_reg_1300(2),
      I3 => zext_ln24_19_reg_1300(3),
      O => \q0_reg_i_42__0_n_5\
    );
q0_reg_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(4),
      I1 => zext_ln24_19_reg_1300(2),
      I2 => zext_ln24_19_reg_1300(3),
      O => q0_reg_i_43_n_5
    );
q0_reg_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => select_ln24_8_reg_1255(5),
      I1 => \q0_reg_i_20__0_n_5\,
      I2 => ap_CS_fsm_pp0_stage1,
      O => q0_reg_i_44_n_5
    );
q0_reg_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(3),
      I1 => zext_ln24_19_reg_1300(2),
      O => q0_reg_i_45_n_5
    );
q0_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95555555FFFFFFFF"
    )
        port map (
      I0 => select_ln24_8_reg_1255(4),
      I1 => select_ln24_8_reg_1255(3),
      I2 => select_ln24_8_reg_1255(1),
      I3 => select_ln24_8_reg_1255(0),
      I4 => select_ln24_8_reg_1255(2),
      I5 => ap_CS_fsm_pp0_stage1,
      O => q0_reg_i_46_n_5
    );
q0_reg_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9555FFFF"
    )
        port map (
      I0 => select_ln24_8_reg_1255(3),
      I1 => select_ln24_8_reg_1255(2),
      I2 => select_ln24_8_reg_1255(0),
      I3 => select_ln24_8_reg_1255(1),
      I4 => ap_CS_fsm_pp0_stage1,
      O => q0_reg_i_47_n_5
    );
q0_reg_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(4),
      I1 => zext_ln24_19_reg_1300(2),
      I2 => zext_ln24_19_reg_1300(1),
      I3 => zext_ln24_19_reg_1300(0),
      I4 => zext_ln24_19_reg_1300(3),
      O => q0_reg_i_48_n_5
    );
q0_reg_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => select_ln24_8_reg_1255(4),
      I1 => select_ln24_8_reg_1255(2),
      I2 => select_ln24_8_reg_1255(1),
      I3 => select_ln24_8_reg_1255(3),
      O => q0_reg_i_49_n_5
    );
\q0_reg_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg_i_23__0_n_5\,
      I1 => q0_reg_i_24_n_5,
      O => ADDRARDADDR(5),
      S => q0_reg_i_22_n_5
    );
q0_reg_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => select_ln24_8_reg_1255(3),
      I1 => select_ln24_8_reg_1255(1),
      I2 => select_ln24_8_reg_1255(2),
      O => q0_reg_i_50_n_5
    );
q0_reg_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(3),
      I1 => zext_ln24_19_reg_1300(0),
      I2 => zext_ln24_19_reg_1300(1),
      I3 => zext_ln24_19_reg_1300(2),
      O => q0_reg_i_51_n_5
    );
q0_reg_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(2),
      I1 => zext_ln24_19_reg_1300(1),
      I2 => zext_ln24_19_reg_1300(0),
      O => q0_reg_i_52_n_5
    );
\q0_reg_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg_i_25__0_n_5\,
      I1 => \q0_reg_i_26__0_n_5\,
      O => ADDRARDADDR(4),
      S => q0_reg_i_22_n_5
    );
\q0_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF03FC5555"
    )
        port map (
      I0 => \q0_reg_i_27__0_n_5\,
      I1 => zext_ln24_19_reg_1300(2),
      I2 => zext_ln24_19_reg_1300(1),
      I3 => zext_ln24_19_reg_1300(3),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => ADDRARDADDR(3)
    );
\q0_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE1A5E0A4"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => zext_ln24_19_reg_1300(2),
      I3 => zext_ln24_19_reg_1300(1),
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \q0_reg_i_28__0_n_5\,
      O => ADDRARDADDR(2)
    );
\q0_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAFFAEA"
    )
        port map (
      I0 => \q0_reg_i_29__0_n_5\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => zext_ln24_19_reg_1300(1),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_CS_fsm_pp0_stage3,
      O => ADDRARDADDR(1)
    );
\q0_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC5"
    )
        port map (
      I0 => \q0_reg_i_30__0_n_5\,
      I1 => zext_ln24_19_reg_1300(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      O => ADDRARDADDR(0)
    );
ram_reg_0_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => add_ln38_18_fu_935_p2(0),
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ram_reg_0_i_249_n_5,
      I3 => Q(3),
      I4 => Q(5),
      I5 => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(0),
      O => \ap_CS_fsm_reg[5]_3\
    );
ram_reg_0_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333300022222222"
    )
        port map (
      I0 => \ram_reg_0_i_36__0\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \^grp_depthwise_conv2d_fix_1_fu_451_input_r_ce1\,
      I5 => MemBank_B_address01,
      O => \ap_CS_fsm_reg[5]_1\
    );
ram_reg_0_i_134: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage3,
      O => \^grp_depthwise_conv2d_fix_1_fu_451_input_r_ce1\
    );
ram_reg_0_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_278_n_5,
      I1 => add_ln38_19_fu_944_p2(10),
      I2 => add_ln38_20_reg_1484(10),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_280_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(10)
    );
ram_reg_0_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_285_n_5,
      I1 => add_ln38_19_fu_944_p2(9),
      I2 => add_ln38_20_reg_1484(9),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_280_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(9)
    );
ram_reg_0_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_290_n_5,
      I1 => add_ln38_19_fu_944_p2(8),
      I2 => add_ln38_20_reg_1484(8),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_280_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(8)
    );
\ram_reg_0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => ram_reg_0_i_80_n_5,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(1),
      I5 => ram_reg_0,
      O => d0(1)
    );
ram_reg_0_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_295_n_5,
      I1 => add_ln38_19_fu_944_p2(7),
      I2 => add_ln38_20_reg_1484(7),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_280_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(7)
    );
ram_reg_0_i_178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_300_n_5,
      I1 => add_ln38_19_fu_944_p2(6),
      I2 => add_ln38_20_reg_1484(6),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_280_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(6)
    );
\ram_reg_0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_0_i_83__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(0),
      I5 => ram_reg_0_0,
      O => d0(0)
    );
ram_reg_0_i_183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_304_n_5,
      I1 => add_ln38_19_fu_944_p2(5),
      I2 => add_ln38_20_reg_1484(5),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_280_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(5)
    );
ram_reg_0_i_188: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_310_n_5,
      I1 => add_ln38_19_fu_944_p2(4),
      I2 => add_ln38_20_reg_1484(4),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_280_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(4)
    );
ram_reg_0_i_193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_315_n_5,
      I1 => add_ln38_19_fu_944_p2(3),
      I2 => add_ln38_20_reg_1484(3),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_280_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(3)
    );
ram_reg_0_i_199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_324_n_5,
      I1 => add_ln38_19_fu_944_p2(2),
      I2 => add_ln38_20_reg_1484(2),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_280_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(2)
    );
ram_reg_0_i_204: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_328_n_5,
      I1 => add_ln38_19_fu_944_p2(1),
      I2 => add_ln38_20_reg_1484(1),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_280_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(1)
    );
ram_reg_0_i_209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_332_n_5,
      I1 => add_ln38_19_fu_944_p2(0),
      I2 => add_ln38_20_reg_1484(0),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_280_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(0)
    );
ram_reg_0_i_225: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_345_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_225_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_225_n_7,
      CO(0) => ram_reg_0_i_225_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_0_i_225_O_UNCONNECTED(3),
      O(2 downto 0) => add_ln38_18_fu_935_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp10_2_0_mid2_reg_1385(10 downto 8)
    );
ram_reg_0_i_226: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_346_n_10,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln38_14_fu_751_p2(10),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln38_16_fu_852_p2(10),
      O => ram_reg_0_i_226_n_5
    );
ram_reg_0_i_229: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => add_ln38_18_fu_935_p2(9),
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ram_reg_0_i_349_n_5,
      I3 => Q(3),
      I4 => Q(5),
      I5 => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(9),
      O => \ap_CS_fsm_reg[5]_12\
    );
ram_reg_0_i_232: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => add_ln38_18_fu_935_p2(8),
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ram_reg_0_i_350_n_5,
      I3 => Q(3),
      I4 => Q(5),
      I5 => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(8),
      O => \ap_CS_fsm_reg[5]_11\
    );
ram_reg_0_i_234: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => add_ln38_18_fu_935_p2(7),
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ram_reg_0_i_351_n_5,
      I3 => Q(3),
      I4 => Q(5),
      I5 => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(7),
      O => \ap_CS_fsm_reg[5]_10\
    );
ram_reg_0_i_236: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => add_ln38_18_fu_935_p2(6),
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ram_reg_0_i_352_n_5,
      I3 => Q(3),
      I4 => Q(5),
      I5 => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(6),
      O => \ap_CS_fsm_reg[5]_9\
    );
ram_reg_0_i_238: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => add_ln38_18_fu_935_p2(5),
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ram_reg_0_i_353_n_5,
      I3 => Q(3),
      I4 => Q(5),
      I5 => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(5),
      O => \ap_CS_fsm_reg[5]_8\
    );
ram_reg_0_i_241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => add_ln38_18_fu_935_p2(4),
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ram_reg_0_i_360_n_5,
      I3 => Q(3),
      I4 => Q(5),
      I5 => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(4),
      O => \ap_CS_fsm_reg[5]_7\
    );
ram_reg_0_i_243: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => add_ln38_18_fu_935_p2(3),
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ram_reg_0_i_361_n_5,
      I3 => Q(3),
      I4 => Q(5),
      I5 => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(3),
      O => \ap_CS_fsm_reg[5]_6\
    );
ram_reg_0_i_245: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => add_ln38_18_fu_935_p2(2),
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ram_reg_0_i_362_n_5,
      I3 => Q(3),
      I4 => Q(5),
      I5 => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(2),
      O => \ap_CS_fsm_reg[5]_5\
    );
ram_reg_0_i_247: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => add_ln38_18_fu_935_p2(1),
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ram_reg_0_i_364_n_5,
      I3 => Q(3),
      I4 => Q(5),
      I5 => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(1),
      O => \ap_CS_fsm_reg[5]_4\
    );
ram_reg_0_i_248: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_248_n_5,
      CO(2) => ram_reg_0_i_248_n_6,
      CO(1) => ram_reg_0_i_248_n_7,
      CO(0) => ram_reg_0_i_248_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln38_13_reg_1332(3 downto 0),
      O(3 downto 0) => add_ln38_18_fu_935_p2(3 downto 0),
      S(3) => ram_reg_0_i_365_n_5,
      S(2) => ram_reg_0_i_366_n_5,
      S(1) => ram_reg_0_i_367_n_5,
      S(0) => ram_reg_0_i_368_n_5
    );
ram_reg_0_i_249: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_369_n_12,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln38_14_fu_751_p2(0),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln38_16_fu_852_p2(0),
      O => ram_reg_0_i_249_n_5
    );
ram_reg_0_i_278: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_412_n_10,
      I2 => add_ln38_15_fu_761_p2(10),
      I3 => add_ln38_17_fu_861_p2(10),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_278_n_5
    );
ram_reg_0_i_279: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_296_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_279_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_279_n_7,
      CO(0) => ram_reg_0_i_279_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp10_2_0_mid2_reg_1385(9 downto 8),
      O(3) => NLW_ram_reg_0_i_279_O_UNCONNECTED(3),
      O(2 downto 0) => add_ln38_19_fu_944_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp10_2_0_mid2_reg_1385(10 downto 8)
    );
ram_reg_0_i_280: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_280_n_5
    );
ram_reg_0_i_285: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_412_n_11,
      I2 => add_ln38_15_fu_761_p2(9),
      I3 => add_ln38_17_fu_861_p2(9),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_285_n_5
    );
ram_reg_0_i_290: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_412_n_12,
      I2 => add_ln38_15_fu_761_p2(8),
      I3 => add_ln38_17_fu_861_p2(8),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_290_n_5
    );
ram_reg_0_i_295: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_425_n_9,
      I2 => add_ln38_15_fu_761_p2(7),
      I3 => add_ln38_17_fu_861_p2(7),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_295_n_5
    );
ram_reg_0_i_296: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_316_n_5,
      CO(3) => ram_reg_0_i_296_n_5,
      CO(2) => ram_reg_0_i_296_n_6,
      CO(1) => ram_reg_0_i_296_n_7,
      CO(0) => ram_reg_0_i_296_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_2_0_mid2_reg_1385(7 downto 4),
      O(3 downto 0) => add_ln38_19_fu_944_p2(7 downto 4),
      S(3 downto 0) => tmp10_2_0_mid2_reg_1385(7 downto 4)
    );
ram_reg_0_i_300: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_425_n_10,
      I2 => add_ln38_15_fu_761_p2(6),
      I3 => add_ln38_17_fu_861_p2(6),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_300_n_5
    );
ram_reg_0_i_304: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_425_n_11,
      I2 => add_ln38_15_fu_761_p2(5),
      I3 => add_ln38_17_fu_861_p2(5),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_304_n_5
    );
ram_reg_0_i_310: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_425_n_12,
      I2 => add_ln38_15_fu_761_p2(4),
      I3 => add_ln38_17_fu_861_p2(4),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_310_n_5
    );
ram_reg_0_i_315: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_442_n_9,
      I2 => add_ln38_15_fu_761_p2(3),
      I3 => add_ln38_17_fu_861_p2(3),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_315_n_5
    );
ram_reg_0_i_316: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_316_n_5,
      CO(2) => ram_reg_0_i_316_n_6,
      CO(1) => ram_reg_0_i_316_n_7,
      CO(0) => ram_reg_0_i_316_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_2_0_mid2_reg_1385(3 downto 0),
      O(3 downto 0) => add_ln38_19_fu_944_p2(3 downto 0),
      S(3) => ram_reg_0_i_445_n_5,
      S(2) => ram_reg_0_i_446_n_5,
      S(1) => ram_reg_0_i_447_n_5,
      S(0) => ram_reg_0_i_448_n_5
    );
ram_reg_0_i_324: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_442_n_10,
      I2 => add_ln38_15_fu_761_p2(2),
      I3 => add_ln38_17_fu_861_p2(2),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_324_n_5
    );
ram_reg_0_i_328: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_442_n_11,
      I2 => add_ln38_15_fu_761_p2(1),
      I3 => add_ln38_17_fu_861_p2(1),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_328_n_5
    );
ram_reg_0_i_332: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_442_n_12,
      I2 => add_ln38_15_fu_761_p2(0),
      I3 => add_ln38_17_fu_861_p2(0),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_332_n_5
    );
ram_reg_0_i_345: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_248_n_5,
      CO(3) => ram_reg_0_i_345_n_5,
      CO(2) => ram_reg_0_i_345_n_6,
      CO(1) => ram_reg_0_i_345_n_7,
      CO(0) => ram_reg_0_i_345_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln38_18_fu_935_p2(7 downto 4),
      S(3 downto 0) => tmp10_2_0_mid2_reg_1385(7 downto 4)
    );
ram_reg_0_i_346: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_456_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_346_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_346_n_7,
      CO(0) => ram_reg_0_i_346_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_0_i_346_O_UNCONNECTED(3),
      O(2) => ram_reg_0_i_346_n_10,
      O(1) => ram_reg_0_i_346_n_11,
      O(0) => ram_reg_0_i_346_n_12,
      S(3) => '0',
      S(2 downto 0) => tmp10_0_0_mid2_fu_640_p2(10 downto 8)
    );
ram_reg_0_i_347: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_457_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_347_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_347_n_7,
      CO(0) => ram_reg_0_i_347_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_0_i_347_O_UNCONNECTED(3),
      O(2 downto 0) => add_ln38_14_fu_751_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp10_0_0_mid2_reg_1320(10 downto 8)
    );
ram_reg_0_i_348: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_458_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_348_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_348_n_7,
      CO(0) => ram_reg_0_i_348_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp10_1_0_mid2_reg_1325(9 downto 8),
      O(3) => NLW_ram_reg_0_i_348_O_UNCONNECTED(3),
      O(2 downto 0) => add_ln38_16_fu_852_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp10_1_0_mid2_reg_1325(10 downto 8)
    );
ram_reg_0_i_349: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_346_n_11,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln38_14_fu_751_p2(9),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln38_16_fu_852_p2(9),
      O => ram_reg_0_i_349_n_5
    );
ram_reg_0_i_350: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_346_n_12,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln38_14_fu_751_p2(8),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln38_16_fu_852_p2(8),
      O => ram_reg_0_i_350_n_5
    );
ram_reg_0_i_351: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_456_n_9,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln38_14_fu_751_p2(7),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln38_16_fu_852_p2(7),
      O => ram_reg_0_i_351_n_5
    );
ram_reg_0_i_352: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_456_n_10,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln38_14_fu_751_p2(6),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln38_16_fu_852_p2(6),
      O => ram_reg_0_i_352_n_5
    );
ram_reg_0_i_353: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_456_n_11,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln38_14_fu_751_p2(5),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln38_16_fu_852_p2(5),
      O => ram_reg_0_i_353_n_5
    );
ram_reg_0_i_360: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_456_n_12,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln38_14_fu_751_p2(4),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln38_16_fu_852_p2(4),
      O => ram_reg_0_i_360_n_5
    );
ram_reg_0_i_361: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_369_n_9,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln38_14_fu_751_p2(3),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln38_16_fu_852_p2(3),
      O => ram_reg_0_i_361_n_5
    );
ram_reg_0_i_362: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_369_n_10,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln38_14_fu_751_p2(2),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln38_16_fu_852_p2(2),
      O => ram_reg_0_i_362_n_5
    );
ram_reg_0_i_364: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_369_n_11,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln38_14_fu_751_p2(1),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln38_16_fu_852_p2(1),
      O => ram_reg_0_i_364_n_5
    );
ram_reg_0_i_365: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_13_reg_1332(3),
      I1 => tmp10_2_0_mid2_reg_1385(3),
      O => ram_reg_0_i_365_n_5
    );
ram_reg_0_i_366: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_13_reg_1332(2),
      I1 => tmp10_2_0_mid2_reg_1385(2),
      O => ram_reg_0_i_366_n_5
    );
ram_reg_0_i_367: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_13_reg_1332(1),
      I1 => tmp10_2_0_mid2_reg_1385(1),
      O => ram_reg_0_i_367_n_5
    );
ram_reg_0_i_368: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_13_reg_1332(0),
      I1 => tmp10_2_0_mid2_reg_1385(0),
      O => ram_reg_0_i_368_n_5
    );
ram_reg_0_i_369: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_369_n_5,
      CO(2) => ram_reg_0_i_369_n_6,
      CO(1) => ram_reg_0_i_369_n_7,
      CO(0) => ram_reg_0_i_369_n_8,
      CYINIT => '0',
      DI(3 downto 1) => tmp10_0_0_mid2_fu_640_p2(3 downto 1),
      DI(0) => ram_reg_0_i_467_n_5,
      O(3) => ram_reg_0_i_369_n_9,
      O(2) => ram_reg_0_i_369_n_10,
      O(1) => ram_reg_0_i_369_n_11,
      O(0) => ram_reg_0_i_369_n_12,
      S(3) => ram_reg_0_i_468_n_5,
      S(2) => ram_reg_0_i_469_n_5,
      S(1) => ram_reg_0_i_470_n_5,
      S(0) => ram_reg_0_i_471_n_5
    );
ram_reg_0_i_370: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_370_n_5,
      CO(2) => ram_reg_0_i_370_n_6,
      CO(1) => ram_reg_0_i_370_n_7,
      CO(0) => ram_reg_0_i_370_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_0_0_mid2_reg_1320(3 downto 0),
      O(3 downto 0) => add_ln38_14_fu_751_p2(3 downto 0),
      S(3) => ram_reg_0_i_472_n_5,
      S(2) => ram_reg_0_i_473_n_5,
      S(1) => ram_reg_0_i_474_n_5,
      S(0) => ram_reg_0_i_475_n_5
    );
ram_reg_0_i_371: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_371_n_5,
      CO(2) => ram_reg_0_i_371_n_6,
      CO(1) => ram_reg_0_i_371_n_7,
      CO(0) => ram_reg_0_i_371_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_1_0_mid2_reg_1325(3 downto 0),
      O(3 downto 0) => add_ln38_16_fu_852_p2(3 downto 0),
      S(3) => ram_reg_0_i_476_n_5,
      S(2) => ram_reg_0_i_477_n_5,
      S(1) => ram_reg_0_i_478_n_5,
      S(0) => ram_reg_0_i_479_n_5
    );
ram_reg_0_i_412: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_425_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_412_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_412_n_7,
      CO(0) => ram_reg_0_i_412_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_0_i_412_O_UNCONNECTED(3),
      O(2) => ram_reg_0_i_412_n_10,
      O(1) => ram_reg_0_i_412_n_11,
      O(0) => ram_reg_0_i_412_n_12,
      S(3) => '0',
      S(2 downto 0) => tmp10_0_0_mid2_fu_640_p2(10 downto 8)
    );
ram_reg_0_i_413: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_426_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_413_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_413_n_7,
      CO(0) => ram_reg_0_i_413_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_0_i_413_O_UNCONNECTED(3),
      O(2 downto 0) => add_ln38_15_fu_761_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp10_1_0_mid2_reg_1325(10 downto 8)
    );
ram_reg_0_i_414: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_427_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_414_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_414_n_7,
      CO(0) => ram_reg_0_i_414_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp10_1_0_mid2_reg_1325(9 downto 8),
      O(3) => NLW_ram_reg_0_i_414_O_UNCONNECTED(3),
      O(2 downto 0) => add_ln38_17_fu_861_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp10_1_0_mid2_reg_1325(10 downto 8)
    );
ram_reg_0_i_425: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_442_n_5,
      CO(3) => ram_reg_0_i_425_n_5,
      CO(2) => ram_reg_0_i_425_n_6,
      CO(1) => ram_reg_0_i_425_n_7,
      CO(0) => ram_reg_0_i_425_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => ram_reg_0_i_425_n_9,
      O(2) => ram_reg_0_i_425_n_10,
      O(1) => ram_reg_0_i_425_n_11,
      O(0) => ram_reg_0_i_425_n_12,
      S(3 downto 0) => tmp10_0_0_mid2_fu_640_p2(7 downto 4)
    );
ram_reg_0_i_426: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_443_n_5,
      CO(3) => ram_reg_0_i_426_n_5,
      CO(2) => ram_reg_0_i_426_n_6,
      CO(1) => ram_reg_0_i_426_n_7,
      CO(0) => ram_reg_0_i_426_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln38_15_fu_761_p2(7 downto 4),
      S(3 downto 0) => tmp10_1_0_mid2_reg_1325(7 downto 4)
    );
ram_reg_0_i_427: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_444_n_5,
      CO(3) => ram_reg_0_i_427_n_5,
      CO(2) => ram_reg_0_i_427_n_6,
      CO(1) => ram_reg_0_i_427_n_7,
      CO(0) => ram_reg_0_i_427_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_1_0_mid2_reg_1325(7 downto 4),
      O(3 downto 0) => add_ln38_17_fu_861_p2(7 downto 4),
      S(3 downto 0) => tmp10_1_0_mid2_reg_1325(7 downto 4)
    );
ram_reg_0_i_442: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_442_n_5,
      CO(2) => ram_reg_0_i_442_n_6,
      CO(1) => ram_reg_0_i_442_n_7,
      CO(0) => ram_reg_0_i_442_n_8,
      CYINIT => '0',
      DI(3) => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      DI(2) => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      DI(1) => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      DI(0) => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      O(3) => ram_reg_0_i_442_n_9,
      O(2) => ram_reg_0_i_442_n_10,
      O(1) => ram_reg_0_i_442_n_11,
      O(0) => ram_reg_0_i_442_n_12,
      S(3) => ram_reg_0_i_536_n_5,
      S(2) => ram_reg_0_i_537_n_5,
      S(1) => ram_reg_0_i_538_n_5,
      S(0) => ram_reg_0_i_539_n_5
    );
ram_reg_0_i_443: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_443_n_5,
      CO(2) => ram_reg_0_i_443_n_6,
      CO(1) => ram_reg_0_i_443_n_7,
      CO(0) => ram_reg_0_i_443_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln38_13_reg_1332(3 downto 0),
      O(3 downto 0) => add_ln38_15_fu_761_p2(3 downto 0),
      S(3) => ram_reg_0_i_540_n_5,
      S(2) => ram_reg_0_i_541_n_5,
      S(1) => ram_reg_0_i_542_n_5,
      S(0) => ram_reg_0_i_543_n_5
    );
ram_reg_0_i_444: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_444_n_5,
      CO(2) => ram_reg_0_i_444_n_6,
      CO(1) => ram_reg_0_i_444_n_7,
      CO(0) => ram_reg_0_i_444_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_1_0_mid2_reg_1325(3 downto 0),
      O(3 downto 0) => add_ln38_17_fu_861_p2(3 downto 0),
      S(3) => ram_reg_0_i_544_n_5,
      S(2) => ram_reg_0_i_545_n_5,
      S(1) => ram_reg_0_i_546_n_5,
      S(0) => ram_reg_0_i_547_n_5
    );
ram_reg_0_i_445: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(3),
      I1 => zext_ln38_15_reg_1349_reg(3),
      O => ram_reg_0_i_445_n_5
    );
ram_reg_0_i_446: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(2),
      I1 => zext_ln38_15_reg_1349_reg(2),
      O => ram_reg_0_i_446_n_5
    );
ram_reg_0_i_447: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(1),
      I1 => zext_ln38_15_reg_1349_reg(1),
      O => ram_reg_0_i_447_n_5
    );
ram_reg_0_i_448: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(0),
      I1 => zext_ln38_15_reg_1349_reg(0),
      O => ram_reg_0_i_448_n_5
    );
ram_reg_0_i_456: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_369_n_5,
      CO(3) => ram_reg_0_i_456_n_5,
      CO(2) => ram_reg_0_i_456_n_6,
      CO(1) => ram_reg_0_i_456_n_7,
      CO(0) => ram_reg_0_i_456_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => ram_reg_0_i_456_n_9,
      O(2) => ram_reg_0_i_456_n_10,
      O(1) => ram_reg_0_i_456_n_11,
      O(0) => ram_reg_0_i_456_n_12,
      S(3 downto 0) => tmp10_0_0_mid2_fu_640_p2(7 downto 4)
    );
ram_reg_0_i_457: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_370_n_5,
      CO(3) => ram_reg_0_i_457_n_5,
      CO(2) => ram_reg_0_i_457_n_6,
      CO(1) => ram_reg_0_i_457_n_7,
      CO(0) => ram_reg_0_i_457_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln38_14_fu_751_p2(7 downto 4),
      S(3 downto 0) => tmp10_0_0_mid2_reg_1320(7 downto 4)
    );
ram_reg_0_i_458: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_371_n_5,
      CO(3) => ram_reg_0_i_458_n_5,
      CO(2) => ram_reg_0_i_458_n_6,
      CO(1) => ram_reg_0_i_458_n_7,
      CO(0) => ram_reg_0_i_458_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_1_0_mid2_reg_1325(7 downto 4),
      O(3 downto 0) => add_ln38_16_fu_852_p2(7 downto 4),
      S(3 downto 0) => tmp10_1_0_mid2_reg_1325(7 downto 4)
    );
ram_reg_0_i_467: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => ram_reg_0_i_467_n_5
    );
ram_reg_0_i_468: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => tmp10_0_0_mid2_fu_640_p2(3),
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      I3 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      I4 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      O => ram_reg_0_i_468_n_5
    );
ram_reg_0_i_469: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => tmp10_0_0_mid2_fu_640_p2(2),
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      I3 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      O => ram_reg_0_i_469_n_5
    );
ram_reg_0_i_470: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp10_0_0_mid2_fu_640_p2(1),
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      O => ram_reg_0_i_470_n_5
    );
ram_reg_0_i_471: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      O => ram_reg_0_i_471_n_5
    );
ram_reg_0_i_472: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1320(3),
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      I3 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      O => ram_reg_0_i_472_n_5
    );
ram_reg_0_i_473: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1320(2),
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      O => ram_reg_0_i_473_n_5
    );
ram_reg_0_i_474: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1320(1),
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      O => ram_reg_0_i_474_n_5
    );
ram_reg_0_i_475: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1320(0),
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      O => ram_reg_0_i_475_n_5
    );
ram_reg_0_i_476: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(3),
      I1 => zext_ln38_15_reg_1349_reg(3),
      O => ram_reg_0_i_476_n_5
    );
ram_reg_0_i_477: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(2),
      I1 => zext_ln38_15_reg_1349_reg(2),
      O => ram_reg_0_i_477_n_5
    );
ram_reg_0_i_478: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(1),
      I1 => zext_ln38_15_reg_1349_reg(1),
      O => ram_reg_0_i_478_n_5
    );
ram_reg_0_i_479: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(0),
      I1 => zext_ln38_15_reg_1349_reg(0),
      O => ram_reg_0_i_479_n_5
    );
ram_reg_0_i_536: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      I1 => tmp10_0_0_mid2_fu_640_p2(3),
      O => ram_reg_0_i_536_n_5
    );
ram_reg_0_i_537: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      I1 => tmp10_0_0_mid2_fu_640_p2(2),
      O => ram_reg_0_i_537_n_5
    );
ram_reg_0_i_538: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      I1 => tmp10_0_0_mid2_fu_640_p2(1),
      O => ram_reg_0_i_538_n_5
    );
ram_reg_0_i_539: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      O => ram_reg_0_i_539_n_5
    );
ram_reg_0_i_540: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_13_reg_1332(3),
      I1 => tmp10_1_0_mid2_reg_1325(3),
      O => ram_reg_0_i_540_n_5
    );
ram_reg_0_i_541: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_13_reg_1332(2),
      I1 => tmp10_1_0_mid2_reg_1325(2),
      O => ram_reg_0_i_541_n_5
    );
ram_reg_0_i_542: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_13_reg_1332(1),
      I1 => tmp10_1_0_mid2_reg_1325(1),
      O => ram_reg_0_i_542_n_5
    );
ram_reg_0_i_543: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_13_reg_1332(0),
      I1 => tmp10_1_0_mid2_reg_1325(0),
      O => ram_reg_0_i_543_n_5
    );
ram_reg_0_i_544: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(3),
      I1 => C(3),
      O => ram_reg_0_i_544_n_5
    );
ram_reg_0_i_545: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(2),
      I1 => C(2),
      O => ram_reg_0_i_545_n_5
    );
ram_reg_0_i_546: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(1),
      I1 => C(1),
      O => ram_reg_0_i_546_n_5
    );
ram_reg_0_i_547: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(0),
      I1 => C(0),
      O => ram_reg_0_i_547_n_5
    );
ram_reg_0_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(1),
      I3 => ram_reg_7_0(1),
      I4 => Q(1),
      I5 => ram_reg_7_1(1),
      O => ram_reg_0_i_80_n_5
    );
\ram_reg_0_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(0),
      I3 => ram_reg_7_0(0),
      I4 => Q(1),
      I5 => ram_reg_7_1(0),
      O => \ram_reg_0_i_83__0_n_5\
    );
ram_reg_0_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000022222222"
    )
        port map (
      I0 => data4,
      I1 => Q(1),
      I2 => \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => MemBank_B_address01,
      O => \ap_CS_fsm_reg[5]_2\
    );
ram_reg_0_i_98: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_451_output_r_ce0
    );
ram_reg_0_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => add_ln38_18_fu_935_p2(10),
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ram_reg_0_i_226_n_5,
      I3 => Q(3),
      I4 => Q(5),
      I5 => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(10),
      O => \ap_CS_fsm_reg[5]_13\
    );
\ram_reg_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_1_i_3__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(3),
      I5 => ram_reg_1,
      O => d0(3)
    );
\ram_reg_1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_1_i_5__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(2),
      I5 => ram_reg_1_0,
      O => d0(2)
    );
\ram_reg_1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(3),
      I3 => ram_reg_7_0(3),
      I4 => Q(1),
      I5 => ram_reg_7_1(3),
      O => \ram_reg_1_i_3__0_n_5\
    );
\ram_reg_1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(2),
      I3 => ram_reg_7_0(2),
      I4 => Q(1),
      I5 => ram_reg_7_1(2),
      O => \ram_reg_1_i_5__0_n_5\
    );
\ram_reg_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_2_i_4__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(5),
      I5 => ram_reg_2,
      O => d0(5)
    );
\ram_reg_2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_2_i_6__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(4),
      I5 => ram_reg_2_0,
      O => d0(4)
    );
\ram_reg_2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(5),
      I3 => ram_reg_7_0(5),
      I4 => Q(1),
      I5 => ram_reg_7_1(5),
      O => \ram_reg_2_i_4__0_n_5\
    );
\ram_reg_2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(4),
      I3 => ram_reg_7_0(4),
      I4 => Q(1),
      I5 => ram_reg_7_1(4),
      O => \ram_reg_2_i_6__0_n_5\
    );
\ram_reg_3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_3_i_3__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(7),
      I5 => ram_reg_3,
      O => d0(7)
    );
\ram_reg_3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_3_i_5__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(6),
      I5 => ram_reg_3_0,
      O => d0(6)
    );
\ram_reg_3_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(7),
      I3 => ram_reg_7_0(7),
      I4 => Q(1),
      I5 => ram_reg_7_1(7),
      O => \ram_reg_3_i_3__0_n_5\
    );
\ram_reg_3_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(6),
      I3 => ram_reg_7_0(6),
      I4 => Q(1),
      I5 => ram_reg_7_1(6),
      O => \ram_reg_3_i_5__0_n_5\
    );
\ram_reg_4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_4_i_3__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(9),
      I5 => ram_reg_4,
      O => d0(9)
    );
\ram_reg_4_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_4_i_5__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(8),
      I5 => ram_reg_4_0,
      O => d0(8)
    );
\ram_reg_4_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(9),
      I3 => ram_reg_7_0(9),
      I4 => Q(1),
      I5 => ram_reg_7_1(9),
      O => \ram_reg_4_i_3__0_n_5\
    );
\ram_reg_4_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(8),
      I3 => ram_reg_7_0(8),
      I4 => Q(1),
      I5 => ram_reg_7_1(8),
      O => \ram_reg_4_i_5__0_n_5\
    );
\ram_reg_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_5_i_4__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(11),
      I5 => ram_reg_5,
      O => d0(11)
    );
\ram_reg_5_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_5_i_6__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(10),
      I5 => ram_reg_5_0,
      O => d0(10)
    );
\ram_reg_5_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(11),
      I3 => ram_reg_7_0(11),
      I4 => Q(1),
      I5 => ram_reg_7_1(11),
      O => \ram_reg_5_i_4__0_n_5\
    );
\ram_reg_5_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(10),
      I3 => ram_reg_7_0(10),
      I4 => Q(1),
      I5 => ram_reg_7_1(10),
      O => \ram_reg_5_i_6__0_n_5\
    );
\ram_reg_6_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_6_i_3__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(13),
      I5 => ram_reg_6,
      O => d0(13)
    );
\ram_reg_6_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_6_i_5__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(12),
      I5 => ram_reg_6_0,
      O => d0(12)
    );
\ram_reg_6_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(13),
      I3 => ram_reg_7_0(13),
      I4 => Q(1),
      I5 => ram_reg_7_1(13),
      O => \ram_reg_6_i_3__0_n_5\
    );
\ram_reg_6_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(12),
      I3 => ram_reg_7_0(12),
      I4 => Q(1),
      I5 => ram_reg_7_1(12),
      O => \ram_reg_6_i_5__0_n_5\
    );
\ram_reg_7_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_7_i_4__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(15),
      I5 => ram_reg_7,
      O => d0(15)
    );
\ram_reg_7_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_7_i_6__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(14),
      I5 => ram_reg_7_2,
      O => d0(14)
    );
\ram_reg_7_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(15),
      I3 => ram_reg_7_0(15),
      I4 => Q(1),
      I5 => ram_reg_7_1(15),
      O => \ram_reg_7_i_4__0_n_5\
    );
\ram_reg_7_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_451_output_r_d0(14),
      I3 => ram_reg_7_0(14),
      I4 => Q(1),
      I5 => ram_reg_7_1(14),
      O => \ram_reg_7_i_6__0_n_5\
    );
\select_ln24_14_reg_1265[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090000090"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => \out_w_0_mid2_reg_1276[3]_i_2_n_5\,
      I2 => \select_ln24_14_reg_1265[0]_i_2_n_5\,
      I3 => \out_w_0_mid2_reg_1276[0]_i_1_n_5\,
      I4 => zext_ln38_1_cast14_reg_1180_reg(0),
      I5 => p_0_in1_in,
      O => p_1_in
    );
\select_ln24_14_reg_1265[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => out_w_0_reg_344(1),
      I1 => out_w_reg_1344(1),
      I2 => out_w_0_reg_344(2),
      I3 => indvar_flatten48_reg_2980,
      I4 => out_w_reg_1344(2),
      O => \select_ln24_14_reg_1265[0]_i_2_n_5\
    );
\select_ln24_14_reg_1265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => p_1_in,
      Q => select_ln24_14_reg_1265,
      R => '0'
    );
\select_ln24_8_reg_1255[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => B_2(3),
      I1 => p_0_in1_in,
      I2 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I3 => indvar_flatten48_reg_2980,
      I4 => out_d_0_reg_310(0),
      O => \select_ln24_8_reg_1255[3]_i_2_n_5\
    );
\select_ln24_8_reg_1255[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => B_2(2),
      O => \select_ln24_8_reg_1255[3]_i_3_n_5\
    );
\select_ln24_8_reg_1255[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A808A2A208A80"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I2 => indvar_flatten48_reg_2980,
      I3 => out_d_0_reg_310(1),
      I4 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I5 => out_d_0_reg_310(0),
      O => \select_ln24_8_reg_1255[3]_i_4_n_5\
    );
\select_ln24_8_reg_1255[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202222222A222222"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => out_d_0_reg_310(0),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      O => \select_ln24_8_reg_1255[3]_i_5_n_5\
    );
\select_ln24_8_reg_1255[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA03F35555FC0C"
    )
        port map (
      I0 => B_2(3),
      I1 => out_d_0_reg_310(3),
      I2 => indvar_flatten48_reg_2980,
      I3 => select_ln24_9_reg_1453(3),
      I4 => p_0_in1_in,
      I5 => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      O => \select_ln24_8_reg_1255[3]_i_6_n_5\
    );
\select_ln24_8_reg_1255[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => B_2(2),
      I1 => p_0_in1_in,
      I2 => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      I3 => indvar_flatten48_reg_2980,
      I4 => out_d_0_reg_310(2),
      O => \select_ln24_8_reg_1255[3]_i_7_n_5\
    );
\select_ln24_8_reg_1255[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FC05F5F3FC0A0A0"
    )
        port map (
      I0 => out_d_0_reg_310(0),
      I1 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I2 => p_0_in1_in,
      I3 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I4 => indvar_flatten48_reg_2980,
      I5 => out_d_0_reg_310(1),
      O => \select_ln24_8_reg_1255[3]_i_8_n_5\
    );
\select_ln24_8_reg_1255[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I5 => out_d_0_reg_310(0),
      O => \select_ln24_8_reg_1255[3]_i_9_n_5\
    );
\select_ln24_8_reg_1255[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAA8AAA"
    )
        port map (
      I0 => out_d_0_reg_310(1),
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I5 => p_0_in1_in,
      O => \select_ln24_8_reg_1255[5]_i_2_n_5\
    );
\select_ln24_8_reg_1255[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      I1 => indvar_flatten48_reg_2980,
      I2 => out_d_0_reg_310(2),
      I3 => B_2(2),
      I4 => p_0_in1_in,
      O => \select_ln24_8_reg_1255[5]_i_3_n_5\
    );
\select_ln24_8_reg_1255[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335ACC5AFFF000F0"
    )
        port map (
      I0 => out_d_0_reg_310(0),
      I1 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I2 => out_d_0_reg_310(1),
      I3 => indvar_flatten48_reg_2980,
      I4 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I5 => p_0_in1_in,
      O => \select_ln24_8_reg_1255[5]_i_4_n_5\
    );
\select_ln24_8_reg_1255_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => data4_0(0),
      Q => select_ln24_8_reg_1255(0),
      R => '0'
    );
\select_ln24_8_reg_1255_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => data4_0(1),
      Q => select_ln24_8_reg_1255(1),
      R => '0'
    );
\select_ln24_8_reg_1255_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => data4_0(2),
      Q => select_ln24_8_reg_1255(2),
      R => '0'
    );
\select_ln24_8_reg_1255_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => data4_0(3),
      Q => select_ln24_8_reg_1255(3),
      R => '0'
    );
\select_ln24_8_reg_1255_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln24_8_reg_1255_reg[3]_i_1_n_5\,
      CO(2) => \select_ln24_8_reg_1255_reg[3]_i_1_n_6\,
      CO(1) => \select_ln24_8_reg_1255_reg[3]_i_1_n_7\,
      CO(0) => \select_ln24_8_reg_1255_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln24_8_reg_1255[3]_i_2_n_5\,
      DI(2) => \select_ln24_8_reg_1255[3]_i_3_n_5\,
      DI(1) => \select_ln24_8_reg_1255[3]_i_4_n_5\,
      DI(0) => \select_ln24_8_reg_1255[3]_i_5_n_5\,
      O(3 downto 0) => data4_0(3 downto 0),
      S(3) => \select_ln24_8_reg_1255[3]_i_6_n_5\,
      S(2) => \select_ln24_8_reg_1255[3]_i_7_n_5\,
      S(1) => \select_ln24_8_reg_1255[3]_i_8_n_5\,
      S(0) => \select_ln24_8_reg_1255[3]_i_9_n_5\
    );
\select_ln24_8_reg_1255_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => data4_0(4),
      Q => select_ln24_8_reg_1255(4),
      R => '0'
    );
\select_ln24_8_reg_1255_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => data4_0(5),
      Q => select_ln24_8_reg_1255(5),
      R => '0'
    );
\select_ln24_8_reg_1255_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln24_8_reg_1255_reg[3]_i_1_n_5\,
      CO(3 downto 1) => \NLW_select_ln24_8_reg_1255_reg[5]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \select_ln24_8_reg_1255_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \select_ln24_8_reg_1255[5]_i_2_n_5\,
      O(3 downto 2) => \NLW_select_ln24_8_reg_1255_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data4_0(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \select_ln24_8_reg_1255[5]_i_3_n_5\,
      S(0) => \select_ln24_8_reg_1255[5]_i_4_n_5\
    );
\select_ln24_9_reg_1453[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1232(0),
      I1 => icmp_ln32_reg_1237,
      I2 => out_d_0_reg_310(0),
      O => select_ln24_9_fu_898_p3(0)
    );
\select_ln24_9_reg_1453[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1232(1),
      I1 => icmp_ln32_reg_1237,
      I2 => out_d_0_reg_310(1),
      O => select_ln24_9_fu_898_p3(1)
    );
\select_ln24_9_reg_1453[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1232(2),
      I1 => icmp_ln32_reg_1237,
      I2 => out_d_0_reg_310(2),
      O => select_ln24_9_fu_898_p3(2)
    );
\select_ln24_9_reg_1453[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1232(3),
      I1 => icmp_ln32_reg_1237,
      I2 => out_d_0_reg_310(3),
      O => select_ln24_9_fu_898_p3(3)
    );
\select_ln24_9_reg_1453_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln24_9_fu_898_p3(0),
      Q => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      R => '0'
    );
\select_ln24_9_reg_1453_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln24_9_fu_898_p3(1),
      Q => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      R => '0'
    );
\select_ln24_9_reg_1453_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln24_9_fu_898_p3(2),
      Q => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      R => '0'
    );
\select_ln24_9_reg_1453_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln24_9_fu_898_p3(3),
      Q => select_ln24_9_reg_1453(3),
      R => '0'
    );
\select_ln24_reg_1245[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AA8"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      I1 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      I4 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      O => select_ln24_fu_488_p3(0)
    );
\select_ln24_reg_1245[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AA8"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      I1 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      I4 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      O => select_ln24_fu_488_p3(1)
    );
\select_ln24_reg_1245[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AA8"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(2),
      I1 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      I4 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      O => select_ln24_fu_488_p3(2)
    );
\select_ln24_reg_1245[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln32_2_reg_1489_reg_n_5_[7]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => indvar_flatten_reg_322(7),
      O => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7)
    );
\select_ln24_reg_1245[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => out_h_0_reg_333(3),
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => select_ln32_reg_1459(3),
      I4 => p_0_in1_in,
      O => select_ln24_fu_488_p3(3)
    );
\select_ln24_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => select_ln24_fu_488_p3(0),
      Q => select_ln24_reg_1245(0),
      R => '0'
    );
\select_ln24_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => select_ln24_fu_488_p3(1),
      Q => select_ln24_reg_1245(1),
      R => '0'
    );
\select_ln24_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => select_ln24_fu_488_p3(2),
      Q => select_ln24_reg_1245(2),
      R => '0'
    );
\select_ln24_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => select_ln24_fu_488_p3(3),
      Q => select_ln24_reg_1245(3),
      R => '0'
    );
\select_ln32_2_reg_1489[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1237,
      O => select_ln32_2_reg_1489
    );
\select_ln32_2_reg_1489[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      O => reg_3552
    );
\select_ln32_2_reg_1489_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(0),
      Q => \select_ln32_2_reg_1489_reg_n_5_[0]\,
      S => select_ln32_2_reg_1489
    );
\select_ln32_2_reg_1489_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(1),
      Q => \select_ln32_2_reg_1489_reg_n_5_[1]\,
      R => select_ln32_2_reg_1489
    );
\select_ln32_2_reg_1489_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(2),
      Q => \select_ln32_2_reg_1489_reg_n_5_[2]\,
      R => select_ln32_2_reg_1489
    );
\select_ln32_2_reg_1489_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(3),
      Q => \select_ln32_2_reg_1489_reg_n_5_[3]\,
      R => select_ln32_2_reg_1489
    );
\select_ln32_2_reg_1489_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(4),
      Q => \select_ln32_2_reg_1489_reg_n_5_[4]\,
      R => select_ln32_2_reg_1489
    );
\select_ln32_2_reg_1489_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(5),
      Q => \select_ln32_2_reg_1489_reg_n_5_[5]\,
      R => select_ln32_2_reg_1489
    );
\select_ln32_2_reg_1489_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(6),
      Q => \select_ln32_2_reg_1489_reg_n_5_[6]\,
      R => select_ln32_2_reg_1489
    );
\select_ln32_2_reg_1489_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(7),
      Q => \select_ln32_2_reg_1489_reg_n_5_[7]\,
      R => select_ln32_2_reg_1489
    );
\select_ln32_reg_1459[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1271(0),
      I1 => select_ln24_14_reg_1265,
      I2 => select_ln24_reg_1245(0),
      O => select_ln32_fu_904_p3(0)
    );
\select_ln32_reg_1459[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1271(1),
      I1 => select_ln24_14_reg_1265,
      I2 => select_ln24_reg_1245(1),
      O => select_ln32_fu_904_p3(1)
    );
\select_ln32_reg_1459[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1271(2),
      I1 => select_ln24_14_reg_1265,
      I2 => select_ln24_reg_1245(2),
      O => select_ln32_fu_904_p3(2)
    );
\select_ln32_reg_1459[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1271(3),
      I1 => select_ln24_14_reg_1265,
      I2 => select_ln24_reg_1245(3),
      O => select_ln32_fu_904_p3(3)
    );
\select_ln32_reg_1459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln32_fu_904_p3(0),
      Q => select_ln32_reg_1459(0),
      R => '0'
    );
\select_ln32_reg_1459_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln32_fu_904_p3(1),
      Q => select_ln32_reg_1459(1),
      R => '0'
    );
\select_ln32_reg_1459_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln32_fu_904_p3(2),
      Q => select_ln32_reg_1459(2),
      R => '0'
    );
\select_ln32_reg_1459_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln32_fu_904_p3(3),
      Q => select_ln32_reg_1459(3),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => tmp10_0_0_mid2_fu_640_p2(0)
    );
\tmp10_0_0_mid2_reg_1320[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I2 => zext_ln38_1_cast14_reg_1180_reg(4),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(6),
      O => \tmp10_0_0_mid2_reg_1320[10]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1320[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_0_0_mid2_reg_1320[1]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1320[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_reg_1320[1]_i_3_n_5\
    );
\tmp10_0_0_mid2_reg_1320[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_0_0_mid2_reg_1320[1]_i_4_n_5\
    );
\tmp10_0_0_mid2_reg_1320[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_0_0_mid2_reg_1320[1]_i_5_n_5\
    );
\tmp10_0_0_mid2_reg_1320[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_reg_1320[1]_i_6_n_5\
    );
\tmp10_0_0_mid2_reg_1320[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_reg_1320[1]_i_7_n_5\
    );
\tmp10_0_0_mid2_reg_1320[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_11\,
      O => \tmp10_0_0_mid2_reg_1320[5]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1320[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12\,
      O => \tmp10_0_0_mid2_reg_1320[5]_i_3_n_5\
    );
\tmp10_0_0_mid2_reg_1320[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669A5A56969A5A5"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_11\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => \tmp10_0_0_mid2_reg_1320[5]_i_7_n_5\,
      I3 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12\,
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(0),
      O => \tmp10_0_0_mid2_reg_1320[5]_i_4_n_5\
    );
\tmp10_0_0_mid2_reg_1320[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => zext_ln38_1_cast14_reg_1180_reg(4),
      I3 => zext_ln38_1_cast14_reg_1180_reg(0),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(1),
      O => \tmp10_0_0_mid2_reg_1320[5]_i_5_n_5\
    );
\tmp10_0_0_mid2_reg_1320[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_9\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      O => \tmp10_0_0_mid2_reg_1320[5]_i_6_n_5\
    );
\tmp10_0_0_mid2_reg_1320[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_reg_1320[5]_i_7_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_11_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12\,
      I3 => zext_ln38_1_cast14_reg_1180_reg(0),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_12_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_13_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I2 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5\,
      O => \tmp10_0_0_mid2_reg_1320[9]_i_14_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(6),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_15_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(5),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_16_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(4),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_17_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC80800080008000"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I4 => zext_ln38_1_cast14_reg_1180_reg(0),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(5),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00808000B3CCFF80"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5\,
      I4 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I5 => \tmp10_0_0_mid2_reg_1320[9]_i_11_n_5\,
      O => \tmp10_0_0_mid2_reg_1320[9]_i_3_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEE288828882888"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320[9]_i_12_n_5\,
      I1 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10\,
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      I4 => zext_ln38_1_cast14_reg_1180_reg(0),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_4_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320[9]_i_12_n_5\,
      I1 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10\,
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      I4 => zext_ln38_1_cast14_reg_1180_reg(0),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_5_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320[9]_i_2_n_5\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(6),
      I2 => zext_ln38_1_cast14_reg_1180_reg(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_6_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699699969996999"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320[9]_i_3_n_5\,
      I1 => \tmp10_0_0_mid2_reg_1320[9]_i_13_n_5\,
      I2 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      I4 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5\,
      I5 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_7_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696969696969"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320[9]_i_4_n_5\,
      I1 => \tmp10_0_0_mid2_reg_1320[9]_i_11_n_5\,
      I2 => \tmp10_0_0_mid2_reg_1320[9]_i_14_n_5\,
      I3 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10\,
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_8_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320[9]_i_5_n_5\,
      I1 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_11\,
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_9_n_5\
    );
\tmp10_0_0_mid2_reg_1320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(0),
      Q => tmp10_0_0_mid2_reg_1320(0),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(10),
      Q => tmp10_0_0_mid2_reg_1320(10),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_5\,
      CO(3 downto 0) => \NLW_tmp10_0_0_mid2_reg_1320_reg[10]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp10_0_0_mid2_reg_1320_reg[10]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp10_0_0_mid2_fu_640_p2(10),
      S(3 downto 1) => B"000",
      S(0) => \tmp10_0_0_mid2_reg_1320[10]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(1),
      Q => tmp10_0_0_mid2_reg_1320(1),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5\,
      CO(2) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_6\,
      CO(1) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_7\,
      CO(0) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_0_0_mid2_reg_1320[1]_i_2_n_5\,
      DI(2) => '0',
      DI(1) => \tmp10_0_0_mid2_reg_1320[1]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_9\,
      O(2) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_10\,
      O(1) => tmp10_0_0_mid2_fu_640_p2(1),
      O(0) => \NLW_tmp10_0_0_mid2_reg_1320_reg[1]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp10_0_0_mid2_reg_1320[1]_i_4_n_5\,
      S(2) => \tmp10_0_0_mid2_reg_1320[1]_i_5_n_5\,
      S(1) => \tmp10_0_0_mid2_reg_1320[1]_i_6_n_5\,
      S(0) => \tmp10_0_0_mid2_reg_1320[1]_i_7_n_5\
    );
\tmp10_0_0_mid2_reg_1320_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(2),
      Q => tmp10_0_0_mid2_reg_1320(2),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(3),
      Q => tmp10_0_0_mid2_reg_1320(3),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(4),
      Q => tmp10_0_0_mid2_reg_1320(4),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(5),
      Q => tmp10_0_0_mid2_reg_1320(5),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_5\,
      CO(2) => \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_6\,
      CO(1) => \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_7\,
      CO(0) => \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_0_0_mid2_reg_1320[5]_i_2_n_5\,
      DI(2) => \tmp10_0_0_mid2_reg_1320[5]_i_3_n_5\,
      DI(1) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => tmp10_0_0_mid2_fu_640_p2(5 downto 2),
      S(3) => \tmp10_0_0_mid2_reg_1320[5]_i_4_n_5\,
      S(2) => \tmp10_0_0_mid2_reg_1320[5]_i_5_n_5\,
      S(1) => \tmp10_0_0_mid2_reg_1320[5]_i_6_n_5\,
      S(0) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_10\
    );
\tmp10_0_0_mid2_reg_1320_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(6),
      Q => tmp10_0_0_mid2_reg_1320(6),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(7),
      Q => tmp10_0_0_mid2_reg_1320(7),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(8),
      Q => tmp10_0_0_mid2_reg_1320(8),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(9),
      Q => tmp10_0_0_mid2_reg_1320(9),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_5\,
      CO(3) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_5\,
      CO(2) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_6\,
      CO(1) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_7\,
      CO(0) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_0_0_mid2_reg_1320[9]_i_2_n_5\,
      DI(2) => \tmp10_0_0_mid2_reg_1320[9]_i_3_n_5\,
      DI(1) => \tmp10_0_0_mid2_reg_1320[9]_i_4_n_5\,
      DI(0) => \tmp10_0_0_mid2_reg_1320[9]_i_5_n_5\,
      O(3 downto 0) => tmp10_0_0_mid2_fu_640_p2(9 downto 6),
      S(3) => \tmp10_0_0_mid2_reg_1320[9]_i_6_n_5\,
      S(2) => \tmp10_0_0_mid2_reg_1320[9]_i_7_n_5\,
      S(1) => \tmp10_0_0_mid2_reg_1320[9]_i_8_n_5\,
      S(0) => \tmp10_0_0_mid2_reg_1320[9]_i_9_n_5\
    );
\tmp10_0_0_mid2_reg_1320_reg[9]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5\,
      CO(3) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5\,
      CO(2) => \NLW_tmp10_0_0_mid2_reg_1320_reg[9]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_7\,
      CO(0) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp10_0_0_mid2_reg_1320_reg[9]_i_10_O_UNCONNECTED\(3),
      O(2) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10\,
      O(1) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_11\,
      O(0) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12\,
      S(3) => '1',
      S(2) => \tmp10_0_0_mid2_reg_1320[9]_i_15_n_5\,
      S(1) => \tmp10_0_0_mid2_reg_1320[9]_i_16_n_5\,
      S(0) => \tmp10_0_0_mid2_reg_1320[9]_i_17_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A959A6A"
    )
        port map (
      I0 => p_1_in,
      I1 => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      I2 => zext_ln38_1_cast14_reg_1180_reg(0),
      I3 => p_0_in1_in,
      I4 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      O => A_1(0)
    );
\tmp10_0_0_mid2_v_v_reg_1288[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFF8FFF800F8"
    )
        port map (
      I0 => mul_ln38_18_fu_535_p2(1),
      I1 => p_0_in1_in,
      I2 => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_2_n_5\,
      I3 => p_1_in,
      I4 => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_3_n_5\,
      I5 => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_4_n_5\,
      O => A_1(1)
    );
\tmp10_0_0_mid2_v_v_reg_1288[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114414141141414"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_5_n_5\,
      I2 => mul_ln38_fu_457_p2(1),
      I3 => select_ln32_reg_1459(1),
      I4 => indvar_flatten48_reg_2980,
      I5 => out_h_0_reg_333(1),
      O => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_2_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF960096"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      I1 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      I2 => mul_ln38_fu_457_p2(1),
      I3 => p_0_in1_in,
      I4 => mul_ln38_18_fu_535_p2(1),
      O => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_3_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044004088448848"
    )
        port map (
      I0 => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => \out_h_reg_1271[2]_i_2_n_5\,
      I3 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      I4 => \out_h_reg_1271[2]_i_3_n_5\,
      I5 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      O => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_4_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I1 => out_d_0_reg_310(0),
      I2 => zext_ln38_1_cast14_reg_1180_reg(0),
      I3 => out_h_0_reg_333(0),
      I4 => indvar_flatten48_reg_2980,
      I5 => select_ln32_reg_1459(0),
      O => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_5_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFF8FFF800F8"
    )
        port map (
      I0 => mul_ln38_18_fu_535_p2(2),
      I1 => p_0_in1_in,
      I2 => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_2_n_5\,
      I3 => p_1_in,
      I4 => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_3_n_5\,
      I5 => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_4_n_5\,
      O => A_1(2)
    );
\tmp10_0_0_mid2_v_v_reg_1288[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114414141141414"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_5_n_5\,
      I2 => mul_ln38_fu_457_p2(2),
      I3 => select_ln32_reg_1459(2),
      I4 => indvar_flatten48_reg_2980,
      I5 => out_h_0_reg_333(2),
      O => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_2_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF956A0000956A"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(2),
      I1 => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      I2 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      I3 => mul_ln38_fu_457_p2(2),
      I4 => p_0_in1_in,
      I5 => mul_ln38_18_fu_535_p2(2),
      O => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_3_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808F8A8F808A80"
    )
        port map (
      I0 => select_ln24_10_fu_540_p3(0),
      I1 => mul_ln38_18_fu_535_p2(1),
      I2 => p_0_in1_in,
      I3 => mul_ln38_fu_457_p2(1),
      I4 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      I5 => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      O => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_4_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_5_n_5\,
      I1 => mul_ln38_fu_457_p2(1),
      I2 => select_ln32_reg_1459(1),
      I3 => indvar_flatten48_reg_2980,
      I4 => out_h_0_reg_333(1),
      O => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_5_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFE000040010000"
    )
        port map (
      I0 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I3 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7),
      I4 => zext_ln38_1_cast14_reg_1180_reg(0),
      I5 => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      O => select_ln24_10_fu_540_p3(0)
    );
\tmp10_0_0_mid2_v_v_reg_1288[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8F8FF00F8F8"
    )
        port map (
      I0 => mul_ln38_18_fu_535_p2(3),
      I1 => p_0_in1_in,
      I2 => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_2_n_5\,
      I3 => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5\,
      I4 => p_1_in,
      I5 => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_4_n_5\,
      O => A_1(3)
    );
\tmp10_0_0_mid2_v_v_reg_1288[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2112212121121212"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5\,
      I1 => p_0_in1_in,
      I2 => mul_ln38_fu_457_p2(3),
      I3 => select_ln32_reg_1459(3),
      I4 => indvar_flatten48_reg_2980,
      I5 => out_h_0_reg_333(3),
      O => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_2_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => zext_ln38_2_cast_mid_fu_588_p1(1),
      I1 => select_ln24_10_fu_540_p3(1),
      I2 => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_4_n_5\,
      I3 => select_ln24_10_fu_540_p3(2),
      I4 => zext_ln38_2_cast_mid_fu_588_p1(2),
      O => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln38_2_cast_mid_fu_588_p1(3),
      I1 => mul_ln38_fu_457_p2(3),
      I2 => p_0_in1_in,
      I3 => mul_ln38_18_fu_535_p2(3),
      O => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_4_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFE20000002"
    )
        port map (
      I0 => mul_ln38_18_fu_535_p2(1),
      I1 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      I2 => zext_ln38_1_cast14_reg_1180_reg(4),
      I3 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I4 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7),
      I5 => mul_ln38_fu_457_p2(1),
      O => select_ln24_10_fu_540_p3(1)
    );
\tmp10_0_0_mid2_v_v_reg_1288[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFE20000002"
    )
        port map (
      I0 => mul_ln38_18_fu_535_p2(2),
      I1 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      I2 => zext_ln38_1_cast14_reg_1180_reg(4),
      I3 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I4 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7),
      I5 => mul_ln38_fu_457_p2(2),
      O => select_ln24_10_fu_540_p3(2)
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F35CAC0C035CA"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_2_n_5\,
      I1 => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_3_n_5\,
      I2 => p_1_in,
      I3 => mul_ln38_fu_457_p2(4),
      I4 => p_0_in1_in,
      I5 => mul_ln38_18_fu_535_p2(4),
      O => A_1(4)
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335ACC00000000"
    )
        port map (
      I0 => select_ln24_9_reg_1453(3),
      I1 => out_d_0_reg_310(3),
      I2 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I3 => indvar_flatten48_reg_2980,
      I4 => out_d_0_reg_310(0),
      I5 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_10_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => out_d_0_reg_310(2),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_11_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => out_d_0_reg_310(1),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_12_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D001D001DFFE200"
    )
        port map (
      I0 => out_d_0_reg_310(1),
      I1 => indvar_flatten48_reg_2980,
      I2 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I3 => zext_ln38_1_cast14_reg_1180_reg(0),
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      I5 => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_13_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202222222A222222"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => out_d_0_reg_310(0),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      O => mul_ln38_18_fu_535_p2(0)
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => B_2(2),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_15_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D001D001DFFE200"
    )
        port map (
      I0 => out_d_0_reg_310(1),
      I1 => indvar_flatten48_reg_2980,
      I2 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I3 => zext_ln38_1_cast14_reg_1180_reg(0),
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      I5 => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_16_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => B_2(3),
      I1 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I2 => indvar_flatten48_reg_2980,
      I3 => out_d_0_reg_310(0),
      I4 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_17_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => B_2(2),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_18_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A808A2A208A80"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I2 => indvar_flatten48_reg_2980,
      I3 => out_d_0_reg_310(1),
      I4 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I5 => out_d_0_reg_310(0),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_19_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5\,
      I1 => mul_ln38_fu_457_p2(3),
      I2 => select_ln32_reg_1459(3),
      I3 => indvar_flatten48_reg_2980,
      I4 => out_h_0_reg_333(3),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_2_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA8A80"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5\,
      I1 => mul_ln38_18_fu_535_p2(3),
      I2 => p_0_in1_in,
      I3 => mul_ln38_fu_457_p2(3),
      I4 => zext_ln38_2_cast_mid_fu_588_p1(3),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_3_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFB800B800B800"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I1 => indvar_flatten48_reg_2980,
      I2 => out_d_0_reg_310(1),
      I3 => zext_ln38_1_cast14_reg_1180_reg(0),
      I4 => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      I5 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_6_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => out_d_0_reg_310(0),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      O => mul_ln38_fu_457_p2(0)
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => out_d_0_reg_310(2),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_8_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFB800B800B800"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I1 => indvar_flatten48_reg_2980,
      I2 => out_d_0_reg_310(1),
      I3 => zext_ln38_1_cast14_reg_1180_reg(0),
      I4 => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      I5 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_9_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F35CAC0C035CA"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[5]_i_2_n_5\,
      I1 => \tmp10_0_0_mid2_v_v_reg_1288[5]_i_3_n_5\,
      I2 => p_1_in,
      I3 => mul_ln38_fu_457_p2(5),
      I4 => p_0_in1_in,
      I5 => mul_ln38_18_fu_535_p2(5),
      O => A_1(5)
    );
\tmp10_0_0_mid2_v_v_reg_1288[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA808A8080000"
    )
        port map (
      I0 => mul_ln38_fu_457_p2(4),
      I1 => out_h_0_reg_333(3),
      I2 => indvar_flatten48_reg_2980,
      I3 => select_ln32_reg_1459(3),
      I4 => mul_ln38_fu_457_p2(3),
      I5 => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[5]_i_2_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E200E2000000"
    )
        port map (
      I0 => mul_ln38_fu_457_p2(4),
      I1 => p_0_in1_in,
      I2 => mul_ln38_18_fu_535_p2(4),
      I3 => zext_ln38_2_cast_mid_fu_588_p1(3),
      I4 => select_ln24_10_fu_540_p3(3),
      I5 => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[5]_i_3_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F35CAC0C035CA"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_2_n_5\,
      I1 => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_3_n_5\,
      I2 => p_1_in,
      I3 => mul_ln38_fu_457_p2(6),
      I4 => p_0_in1_in,
      I5 => mul_ln38_18_fu_535_p2(6),
      O => A_1(6)
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I1 => indvar_flatten48_reg_2980,
      I2 => out_d_0_reg_310(1),
      I3 => zext_ln38_1_cast14_reg_1180_reg(0),
      I4 => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      I5 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_10_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7C0C0C0"
    )
        port map (
      I0 => \zext_ln46_2_reg_1218[1]_i_1_n_5\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => \zext_ln46_2_reg_1218[3]_i_1_n_5\,
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      I4 => \zext_ln46_2_reg_1218[2]_i_1_n_5\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_11_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7C0C0C0"
    )
        port map (
      I0 => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => \zext_ln46_2_reg_1218[2]_i_1_n_5\,
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      I4 => \zext_ln46_2_reg_1218[1]_i_1_n_5\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_12_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => out_d_0_reg_310(1),
      I1 => indvar_flatten48_reg_2980,
      I2 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I3 => zext_ln38_1_cast14_reg_1180_reg(0),
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      I5 => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_13_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27D8D87828888888"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => \zext_ln46_2_reg_1218[3]_i_1_n_5\,
      I2 => \zext_ln46_2_reg_1218[2]_i_1_n_5\,
      I3 => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      I4 => \zext_ln46_2_reg_1218[1]_i_1_n_5\,
      I5 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_14_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"27D82888"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => \zext_ln46_2_reg_1218[2]_i_1_n_5\,
      I2 => \zext_ln46_2_reg_1218[1]_i_1_n_5\,
      I3 => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_15_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8800000"
    )
        port map (
      I0 => mul_ln38_fu_457_p2(5),
      I1 => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5\,
      I2 => mul_ln38_fu_457_p2(3),
      I3 => ap_phi_mux_out_h_0_phi_fu_337_p4(3),
      I4 => mul_ln38_fu_457_p2(4),
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_2_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8800000"
    )
        port map (
      I0 => select_ln24_10_fu_540_p3(5),
      I1 => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5\,
      I2 => select_ln24_10_fu_540_p3(3),
      I3 => zext_ln38_2_cast_mid_fu_588_p1(3),
      I4 => select_ln24_10_fu_540_p3(4),
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_3_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_5_n_5\,
      I1 => mul_ln38_fu_457_p2(2),
      I2 => select_ln32_reg_1459(2),
      I3 => indvar_flatten48_reg_2980,
      I4 => out_h_0_reg_333(2),
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln38_18_fu_535_p2(5),
      I1 => p_0_in1_in,
      I2 => mul_ln38_fu_457_p2(5),
      O => select_ln24_10_fu_540_p3(5)
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln38_18_fu_535_p2(3),
      I1 => p_0_in1_in,
      I2 => mul_ln38_fu_457_p2(3),
      O => select_ln24_10_fu_540_p3(3)
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln38_18_fu_535_p2(4),
      I1 => p_0_in1_in,
      I2 => mul_ln38_fu_457_p2(4),
      O => select_ln24_10_fu_540_p3(4)
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => A_1(0),
      Q => tmp10_0_0_mid2_v_v_reg_1288(0),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => A_1(1),
      Q => tmp10_0_0_mid2_v_v_reg_1288(1),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => A_1(2),
      Q => tmp10_0_0_mid2_v_v_reg_1288(2),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => A_1(3),
      Q => tmp10_0_0_mid2_v_v_reg_1288(3),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => A_1(4),
      Q => tmp10_0_0_mid2_v_v_reg_1288(4),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_5\,
      CO(2) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_6\,
      CO(1) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_7\,
      CO(0) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_6_n_5\,
      DI(2) => mul_ln38_fu_457_p2(0),
      DI(1) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_8_n_5\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln38_fu_457_p2(4 downto 1),
      S(3) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_9_n_5\,
      S(2) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_10_n_5\,
      S(1) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_11_n_5\,
      S(0) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_12_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_5\,
      CO(2) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_6\,
      CO(1) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_7\,
      CO(0) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_13_n_5\,
      DI(2) => mul_ln38_18_fu_535_p2(0),
      DI(1) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_15_n_5\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln38_18_fu_535_p2(4 downto 1),
      S(3) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_16_n_5\,
      S(2) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_17_n_5\,
      S(1) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_18_n_5\,
      S(0) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_19_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => A_1(5),
      Q => tmp10_0_0_mid2_v_v_reg_1288(5),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => A_1(6),
      Q => tmp10_0_0_mid2_v_v_reg_1288(6),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_5\,
      CO(3 downto 1) => \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_10_n_5\,
      O(3 downto 2) => \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln38_fu_457_p2(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_11_n_5\,
      S(0) => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_12_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_5\,
      CO(3 downto 1) => \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_13_n_5\,
      O(3 downto 2) => \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln38_18_fu_535_p2(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_14_n_5\,
      S(0) => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_15_n_5\
    );
\tmp10_1_0_mid2_reg_1325[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"044CC000"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => \tmp10_1_0_mid2_reg_1325[10]_i_3_n_5\,
      I3 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(6),
      O => \tmp10_1_0_mid2_reg_1325[10]_i_2_n_5\
    );
\tmp10_1_0_mid2_reg_1325[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_1_0_mid2_reg_1325[10]_i_3_n_5\
    );
\tmp10_1_0_mid2_reg_1325[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_1_0_mid2_reg_1325[1]_i_2_n_5\
    );
\tmp10_1_0_mid2_reg_1325[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_1_0_mid2_reg_1325[1]_i_3_n_5\
    );
\tmp10_1_0_mid2_reg_1325[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_1_0_mid2_reg_1325[1]_i_4_n_5\
    );
\tmp10_1_0_mid2_reg_1325[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_1_0_mid2_reg_1325[1]_i_5_n_5\
    );
\tmp10_1_0_mid2_reg_1325[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_1_0_mid2_reg_1325[1]_i_6_n_5\
    );
\tmp10_1_0_mid2_reg_1325[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      O => \tmp10_1_0_mid2_reg_1325[1]_i_7_n_5\
    );
\tmp10_1_0_mid2_reg_1325[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_11\,
      O => \tmp10_1_0_mid2_reg_1325[5]_i_2_n_5\
    );
\tmp10_1_0_mid2_reg_1325[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\,
      O => \tmp10_1_0_mid2_reg_1325[5]_i_3_n_5\
    );
\tmp10_1_0_mid2_reg_1325[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696A5A59669A5A5"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_11\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => \tmp10_1_0_mid2_reg_1325[9]_i_16_n_5\,
      I3 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\,
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(0),
      O => \tmp10_1_0_mid2_reg_1325[5]_i_4_n_5\
    );
\tmp10_1_0_mid2_reg_1325[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA965A66"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => zext_ln38_1_cast14_reg_1180_reg(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(1),
      O => \tmp10_1_0_mid2_reg_1325[5]_i_5_n_5\
    );
\tmp10_1_0_mid2_reg_1325[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_9\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_1_0_mid2_reg_1325[5]_i_6_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_11_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325[9]_i_26_n_5\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_12_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95FF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_13_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9555FFFF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_14_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95555555FFFFFFFF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I5 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_15_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95FF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_16_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D57F2A80"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_17_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9555FFFF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_18_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888000"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_19_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088000000CCCC880"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => \tmp10_1_0_mid2_reg_1325[9]_i_11_n_5\,
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I5 => \tmp10_1_0_mid2_reg_1325[9]_i_12_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_2_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I5 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_20_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\,
      I2 => zext_ln38_1_cast14_reg_1180_reg(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_21_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5557FFF2AAA8000"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I5 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_22_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => \tmp10_1_0_mid2_reg_1325[10]_i_3_n_5\,
      I2 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(6),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_23_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => \tmp10_1_0_mid2_reg_1325[9]_i_26_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_24_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(4),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_25_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(5),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_26_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2002F22F"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10\,
      I1 => \tmp10_1_0_mid2_reg_1325[9]_i_13_n_5\,
      I2 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5\,
      I3 => \tmp10_1_0_mid2_reg_1325[9]_i_14_n_5\,
      I4 => \tmp10_1_0_mid2_reg_1325[9]_i_15_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_3_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFF0040"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\,
      I3 => \tmp10_1_0_mid2_reg_1325[9]_i_16_n_5\,
      I4 => \tmp10_1_0_mid2_reg_1325[9]_i_17_n_5\,
      I5 => \tmp10_1_0_mid2_reg_1325[9]_i_18_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_4_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF00400040FFBF"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325[9]_i_16_n_5\,
      I1 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\,
      I2 => zext_ln38_1_cast14_reg_1180_reg(4),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I4 => \tmp10_1_0_mid2_reg_1325[9]_i_17_n_5\,
      I5 => \tmp10_1_0_mid2_reg_1325[9]_i_18_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_5_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996A55A9666AAAA"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325[9]_i_2_n_5\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(6),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I3 => \tmp10_1_0_mid2_reg_1325[10]_i_3_n_5\,
      I4 => zext_ln38_1_cast14_reg_1180_reg(0),
      I5 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_6_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2B44B4BB42DD2"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325[9]_i_15_n_5\,
      I1 => \tmp10_1_0_mid2_reg_1325[9]_i_19_n_5\,
      I2 => \tmp10_1_0_mid2_reg_1325[9]_i_12_n_5\,
      I3 => \tmp10_1_0_mid2_reg_1325[9]_i_20_n_5\,
      I4 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5\,
      I5 => \tmp10_1_0_mid2_reg_1325[9]_i_14_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_7_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2B44B4BB42DD2"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325[9]_i_18_n_5\,
      I1 => \tmp10_1_0_mid2_reg_1325[9]_i_21_n_5\,
      I2 => \tmp10_1_0_mid2_reg_1325[9]_i_15_n_5\,
      I3 => \tmp10_1_0_mid2_reg_1325[9]_i_22_n_5\,
      I4 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10\,
      I5 => \tmp10_1_0_mid2_reg_1325[9]_i_13_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_8_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325[9]_i_5_n_5\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_11\,
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_9_n_5\
    );
\tmp10_1_0_mid2_reg_1325_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(0),
      Q => tmp10_1_0_mid2_reg_1325(0),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(10),
      Q => tmp10_1_0_mid2_reg_1325(10),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_5\,
      CO(3 downto 0) => \NLW_tmp10_1_0_mid2_reg_1325_reg[10]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp10_1_0_mid2_reg_1325_reg[10]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp10_1_0_mid2_fu_654_p2(10),
      S(3 downto 1) => B"000",
      S(0) => \tmp10_1_0_mid2_reg_1325[10]_i_2_n_5\
    );
\tmp10_1_0_mid2_reg_1325_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(1),
      Q => tmp10_1_0_mid2_reg_1325(1),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_5\,
      CO(2) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_6\,
      CO(1) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_7\,
      CO(0) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_1_0_mid2_reg_1325[1]_i_2_n_5\,
      DI(2) => '0',
      DI(1) => \tmp10_1_0_mid2_reg_1325[1]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_9\,
      O(2) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_10\,
      O(1 downto 0) => tmp10_1_0_mid2_fu_654_p2(1 downto 0),
      S(3) => \tmp10_1_0_mid2_reg_1325[1]_i_4_n_5\,
      S(2) => \tmp10_1_0_mid2_reg_1325[1]_i_5_n_5\,
      S(1) => \tmp10_1_0_mid2_reg_1325[1]_i_6_n_5\,
      S(0) => \tmp10_1_0_mid2_reg_1325[1]_i_7_n_5\
    );
\tmp10_1_0_mid2_reg_1325_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(2),
      Q => tmp10_1_0_mid2_reg_1325(2),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(3),
      Q => tmp10_1_0_mid2_reg_1325(3),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(4),
      Q => tmp10_1_0_mid2_reg_1325(4),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(5),
      Q => tmp10_1_0_mid2_reg_1325(5),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_5\,
      CO(2) => \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_6\,
      CO(1) => \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_7\,
      CO(0) => \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_1_0_mid2_reg_1325[5]_i_2_n_5\,
      DI(2) => \tmp10_1_0_mid2_reg_1325[5]_i_3_n_5\,
      DI(1) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => tmp10_1_0_mid2_fu_654_p2(5 downto 2),
      S(3) => \tmp10_1_0_mid2_reg_1325[5]_i_4_n_5\,
      S(2) => \tmp10_1_0_mid2_reg_1325[5]_i_5_n_5\,
      S(1) => \tmp10_1_0_mid2_reg_1325[5]_i_6_n_5\,
      S(0) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_10\
    );
\tmp10_1_0_mid2_reg_1325_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(6),
      Q => tmp10_1_0_mid2_reg_1325(6),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(7),
      Q => tmp10_1_0_mid2_reg_1325(7),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(8),
      Q => tmp10_1_0_mid2_reg_1325(8),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(9),
      Q => tmp10_1_0_mid2_reg_1325(9),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_5\,
      CO(3) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_5\,
      CO(2) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_6\,
      CO(1) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_7\,
      CO(0) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_1_0_mid2_reg_1325[9]_i_2_n_5\,
      DI(2) => \tmp10_1_0_mid2_reg_1325[9]_i_3_n_5\,
      DI(1) => \tmp10_1_0_mid2_reg_1325[9]_i_4_n_5\,
      DI(0) => \tmp10_1_0_mid2_reg_1325[9]_i_5_n_5\,
      O(3 downto 0) => tmp10_1_0_mid2_fu_654_p2(9 downto 6),
      S(3) => \tmp10_1_0_mid2_reg_1325[9]_i_6_n_5\,
      S(2) => \tmp10_1_0_mid2_reg_1325[9]_i_7_n_5\,
      S(1) => \tmp10_1_0_mid2_reg_1325[9]_i_8_n_5\,
      S(0) => \tmp10_1_0_mid2_reg_1325[9]_i_9_n_5\
    );
\tmp10_1_0_mid2_reg_1325_reg[9]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_5\,
      CO(3) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5\,
      CO(2) => \NLW_tmp10_1_0_mid2_reg_1325_reg[9]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_7\,
      CO(0) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp10_1_0_mid2_reg_1325_reg[9]_i_10_O_UNCONNECTED\(3),
      O(2) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10\,
      O(1) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_11\,
      O(0) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\,
      S(3) => '1',
      S(2) => \tmp10_1_0_mid2_reg_1325[9]_i_23_n_5\,
      S(1) => \tmp10_1_0_mid2_reg_1325[9]_i_24_n_5\,
      S(0) => \tmp10_1_0_mid2_reg_1325[9]_i_25_n_5\
    );
\tmp10_2_0_mid2_reg_1385[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"044CC000"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => \tmp10_2_0_mid2_reg_1385[10]_i_3_n_5\,
      I3 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(6),
      O => \tmp10_2_0_mid2_reg_1385[10]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1385[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_2_0_mid2_reg_1385[10]_i_3_n_5\
    );
\tmp10_2_0_mid2_reg_1385[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_2_0_mid2_reg_1385[1]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1385[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      O => \tmp10_2_0_mid2_reg_1385[1]_i_3_n_5\
    );
\tmp10_2_0_mid2_reg_1385[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_2_0_mid2_reg_1385[1]_i_4_n_5\
    );
\tmp10_2_0_mid2_reg_1385[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_2_0_mid2_reg_1385[1]_i_5_n_5\
    );
\tmp10_2_0_mid2_reg_1385[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      O => \tmp10_2_0_mid2_reg_1385[1]_i_6_n_5\
    );
\tmp10_2_0_mid2_reg_1385[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_2_0_mid2_reg_1385[1]_i_7_n_5\
    );
\tmp10_2_0_mid2_reg_1385[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_11\,
      O => \tmp10_2_0_mid2_reg_1385[5]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1385[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12\,
      O => \tmp10_2_0_mid2_reg_1385[5]_i_3_n_5\
    );
\tmp10_2_0_mid2_reg_1385[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996A5A59696A5A5"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_11\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => \tmp10_2_0_mid2_reg_1385[5]_i_7_n_5\,
      I3 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12\,
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(0),
      O => \tmp10_2_0_mid2_reg_1385[5]_i_4_n_5\
    );
\tmp10_2_0_mid2_reg_1385[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A956A6A"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => zext_ln38_1_cast14_reg_1180_reg(4),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_2_0_mid2_reg_1385[5]_i_5_n_5\
    );
\tmp10_2_0_mid2_reg_1385[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_9\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      O => \tmp10_2_0_mid2_reg_1385[5]_i_6_n_5\
    );
\tmp10_2_0_mid2_reg_1385[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_2_0_mid2_reg_1385[5]_i_7_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_11_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95555555FFFFFFFF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I5 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_12_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D57F2A80"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I4 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_13_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9555FFFF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_14_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12\,
      I3 => zext_ln38_1_cast14_reg_1180_reg(0),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_15_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95FF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_16_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_17_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_18_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95FF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_19_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088000000CCCC880"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_5\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => \tmp10_2_0_mid2_reg_1385[9]_i_11_n_5\,
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I5 => \tmp10_2_0_mid2_reg_1385[9]_i_12_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_20_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => \tmp10_2_0_mid2_reg_1385[9]_i_24_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_21_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(5),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_22_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => zext_ln38_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(4),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_23_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(6),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_24_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08800000FFFF0880"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10\,
      I1 => zext_ln38_1_cast14_reg_1180_reg(4),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => \tmp10_2_0_mid2_reg_1385[9]_i_13_n_5\,
      I5 => \tmp10_2_0_mid2_reg_1385[9]_i_14_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_3_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82288888EBBEEEEE"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385[9]_i_15_n_5\,
      I1 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10\,
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      I5 => \tmp10_2_0_mid2_reg_1385[9]_i_16_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_4_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996666696699999"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385[9]_i_15_n_5\,
      I1 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10\,
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => zext_ln38_1_cast14_reg_1180_reg(4),
      I5 => \tmp10_2_0_mid2_reg_1385[9]_i_16_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_5_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996A55A9666AAAA"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385[9]_i_2_n_5\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(6),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I3 => \tmp10_2_0_mid2_reg_1385[10]_i_3_n_5\,
      I4 => zext_ln38_1_cast14_reg_1180_reg(0),
      I5 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_6_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2B44B4BB42DD2"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385[9]_i_14_n_5\,
      I1 => \tmp10_2_0_mid2_reg_1385[9]_i_17_n_5\,
      I2 => \tmp10_2_0_mid2_reg_1385[9]_i_12_n_5\,
      I3 => \tmp10_2_0_mid2_reg_1385[9]_i_18_n_5\,
      I4 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_5\,
      I5 => \tmp10_2_0_mid2_reg_1385[9]_i_19_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_7_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2B44B4BB42DD2"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385[9]_i_16_n_5\,
      I1 => \tmp10_2_0_mid2_reg_1385[9]_i_15_n_5\,
      I2 => \tmp10_2_0_mid2_reg_1385[9]_i_14_n_5\,
      I3 => \tmp10_2_0_mid2_reg_1385[9]_i_13_n_5\,
      I4 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10\,
      I5 => \tmp10_2_0_mid2_reg_1385[9]_i_20_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_8_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385[9]_i_5_n_5\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_11\,
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_9_n_5\
    );
\tmp10_2_0_mid2_reg_1385_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(0),
      Q => tmp10_2_0_mid2_reg_1385(0),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(10),
      Q => tmp10_2_0_mid2_reg_1385(10),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_5\,
      CO(3 downto 0) => \NLW_tmp10_2_0_mid2_reg_1385_reg[10]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp10_2_0_mid2_reg_1385_reg[10]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp10_2_0_mid2_fu_737_p2(10),
      S(3 downto 1) => B"000",
      S(0) => \tmp10_2_0_mid2_reg_1385[10]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1385_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(1),
      Q => tmp10_2_0_mid2_reg_1385(1),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_5\,
      CO(2) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_6\,
      CO(1) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_7\,
      CO(0) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_2_0_mid2_reg_1385[1]_i_2_n_5\,
      DI(2) => '0',
      DI(1) => \tmp10_2_0_mid2_reg_1385[1]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_9\,
      O(2) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_10\,
      O(1 downto 0) => tmp10_2_0_mid2_fu_737_p2(1 downto 0),
      S(3) => \tmp10_2_0_mid2_reg_1385[1]_i_4_n_5\,
      S(2) => \tmp10_2_0_mid2_reg_1385[1]_i_5_n_5\,
      S(1) => \tmp10_2_0_mid2_reg_1385[1]_i_6_n_5\,
      S(0) => \tmp10_2_0_mid2_reg_1385[1]_i_7_n_5\
    );
\tmp10_2_0_mid2_reg_1385_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(2),
      Q => tmp10_2_0_mid2_reg_1385(2),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(3),
      Q => tmp10_2_0_mid2_reg_1385(3),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(4),
      Q => tmp10_2_0_mid2_reg_1385(4),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(5),
      Q => tmp10_2_0_mid2_reg_1385(5),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_5\,
      CO(2) => \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_6\,
      CO(1) => \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_7\,
      CO(0) => \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_2_0_mid2_reg_1385[5]_i_2_n_5\,
      DI(2) => \tmp10_2_0_mid2_reg_1385[5]_i_3_n_5\,
      DI(1) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => tmp10_2_0_mid2_fu_737_p2(5 downto 2),
      S(3) => \tmp10_2_0_mid2_reg_1385[5]_i_4_n_5\,
      S(2) => \tmp10_2_0_mid2_reg_1385[5]_i_5_n_5\,
      S(1) => \tmp10_2_0_mid2_reg_1385[5]_i_6_n_5\,
      S(0) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_10\
    );
\tmp10_2_0_mid2_reg_1385_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(6),
      Q => tmp10_2_0_mid2_reg_1385(6),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(7),
      Q => tmp10_2_0_mid2_reg_1385(7),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(8),
      Q => tmp10_2_0_mid2_reg_1385(8),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(9),
      Q => tmp10_2_0_mid2_reg_1385(9),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_5\,
      CO(3) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_5\,
      CO(2) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_6\,
      CO(1) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_7\,
      CO(0) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_2_0_mid2_reg_1385[9]_i_2_n_5\,
      DI(2) => \tmp10_2_0_mid2_reg_1385[9]_i_3_n_5\,
      DI(1) => \tmp10_2_0_mid2_reg_1385[9]_i_4_n_5\,
      DI(0) => \tmp10_2_0_mid2_reg_1385[9]_i_5_n_5\,
      O(3 downto 0) => tmp10_2_0_mid2_fu_737_p2(9 downto 6),
      S(3) => \tmp10_2_0_mid2_reg_1385[9]_i_6_n_5\,
      S(2) => \tmp10_2_0_mid2_reg_1385[9]_i_7_n_5\,
      S(1) => \tmp10_2_0_mid2_reg_1385[9]_i_8_n_5\,
      S(0) => \tmp10_2_0_mid2_reg_1385[9]_i_9_n_5\
    );
\tmp10_2_0_mid2_reg_1385_reg[9]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_5\,
      CO(3) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_5\,
      CO(2) => \NLW_tmp10_2_0_mid2_reg_1385_reg[9]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_7\,
      CO(0) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp10_2_0_mid2_reg_1385_reg[9]_i_10_O_UNCONNECTED\(3),
      O(2) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10\,
      O(1) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_11\,
      O(0) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12\,
      S(3) => '1',
      S(2) => \tmp10_2_0_mid2_reg_1385[9]_i_21_n_5\,
      S(1) => \tmp10_2_0_mid2_reg_1385[9]_i_22_n_5\,
      S(0) => \tmp10_2_0_mid2_reg_1385[9]_i_23_n_5\
    );
\tmp11_reg_1365[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_2_cast_reg_1223_reg(3),
      I1 => mul_ln46_fu_693_p2(3),
      O => \tmp11_reg_1365[3]_i_2_n_5\
    );
\tmp11_reg_1365[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_2_cast_reg_1223_reg(2),
      I1 => mul_ln46_fu_693_p2(2),
      O => \tmp11_reg_1365[3]_i_3_n_5\
    );
\tmp11_reg_1365[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_2_cast_reg_1223_reg(1),
      I1 => mul_ln46_fu_693_p2(1),
      O => \tmp11_reg_1365[3]_i_4_n_5\
    );
\tmp11_reg_1365[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_2_cast_reg_1223_reg(0),
      I1 => mul_ln46_fu_693_p2(0),
      O => \tmp11_reg_1365[3]_i_5_n_5\
    );
\tmp11_reg_1365[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => select_ln24_14_reg_1265,
      I2 => ap_CS_fsm_pp0_stage2,
      O => tmp11_reg_13650
    );
\tmp11_reg_1365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp11_reg_13650,
      D => tmp11_fu_697_p2(0),
      Q => \tmp11_reg_1365_reg_n_5_[0]\,
      R => '0'
    );
\tmp11_reg_1365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp11_reg_13650,
      D => tmp11_fu_697_p2(1),
      Q => \tmp11_reg_1365_reg_n_5_[1]\,
      R => '0'
    );
\tmp11_reg_1365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp11_reg_13650,
      D => tmp11_fu_697_p2(2),
      Q => \tmp11_reg_1365_reg_n_5_[2]\,
      R => '0'
    );
\tmp11_reg_1365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp11_reg_13650,
      D => tmp11_fu_697_p2(3),
      Q => \tmp11_reg_1365_reg_n_5_[3]\,
      R => '0'
    );
\tmp11_reg_1365_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp11_reg_1365_reg[3]_i_1_n_5\,
      CO(2) => \tmp11_reg_1365_reg[3]_i_1_n_6\,
      CO(1) => \tmp11_reg_1365_reg[3]_i_1_n_7\,
      CO(0) => \tmp11_reg_1365_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln38_2_cast_reg_1223_reg(3 downto 0),
      O(3 downto 0) => tmp11_fu_697_p2(3 downto 0),
      S(3) => \tmp11_reg_1365[3]_i_2_n_5\,
      S(2) => \tmp11_reg_1365[3]_i_3_n_5\,
      S(1) => \tmp11_reg_1365[3]_i_4_n_5\,
      S(0) => \tmp11_reg_1365[3]_i_5_n_5\
    );
\tmp11_reg_1365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp11_reg_13650,
      D => tmp11_fu_697_p2(4),
      Q => \tmp11_reg_1365_reg_n_5_[4]\,
      R => '0'
    );
\tmp11_reg_1365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp11_reg_13650,
      D => tmp11_fu_697_p2(5),
      Q => \tmp11_reg_1365_reg_n_5_[5]\,
      R => '0'
    );
\tmp11_reg_1365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp11_reg_13650,
      D => tmp11_fu_697_p2(6),
      Q => \tmp11_reg_1365_reg_n_5_[6]\,
      R => '0'
    );
\tmp11_reg_1365_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp11_reg_1365_reg[3]_i_1_n_5\,
      CO(3 downto 2) => \NLW_tmp11_reg_1365_reg[6]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp11_reg_1365_reg[6]_i_2_n_7\,
      CO(0) => \tmp11_reg_1365_reg[6]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp11_reg_1365_reg[6]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp11_fu_697_p2(6 downto 4),
      S(3) => '0',
      S(2 downto 0) => mul_ln46_fu_693_p2(6 downto 4)
    );
\trunc_ln46_1_reg_1499[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      O => add_ln46_10_reg_15140
    );
\trunc_ln46_1_reg_1499_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_20,
      Q => trunc_ln46_1_reg_1499(0),
      R => '0'
    );
\trunc_ln46_1_reg_1499_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_10,
      Q => trunc_ln46_1_reg_1499(10),
      R => '0'
    );
\trunc_ln46_1_reg_1499_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_9,
      Q => trunc_ln46_1_reg_1499(11),
      R => '0'
    );
\trunc_ln46_1_reg_1499_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_8,
      Q => trunc_ln46_1_reg_1499(12),
      R => '0'
    );
\trunc_ln46_1_reg_1499_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_7,
      Q => trunc_ln46_1_reg_1499(13),
      R => '0'
    );
\trunc_ln46_1_reg_1499_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_6,
      Q => trunc_ln46_1_reg_1499(14),
      R => '0'
    );
\trunc_ln46_1_reg_1499_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_5,
      Q => trunc_ln46_1_reg_1499(15),
      R => '0'
    );
\trunc_ln46_1_reg_1499_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_19,
      Q => trunc_ln46_1_reg_1499(1),
      R => '0'
    );
\trunc_ln46_1_reg_1499_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_18,
      Q => trunc_ln46_1_reg_1499(2),
      R => '0'
    );
\trunc_ln46_1_reg_1499_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_17,
      Q => trunc_ln46_1_reg_1499(3),
      R => '0'
    );
\trunc_ln46_1_reg_1499_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_16,
      Q => trunc_ln46_1_reg_1499(4),
      R => '0'
    );
\trunc_ln46_1_reg_1499_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_15,
      Q => trunc_ln46_1_reg_1499(5),
      R => '0'
    );
\trunc_ln46_1_reg_1499_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_14,
      Q => trunc_ln46_1_reg_1499(6),
      R => '0'
    );
\trunc_ln46_1_reg_1499_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_13,
      Q => trunc_ln46_1_reg_1499(7),
      R => '0'
    );
\trunc_ln46_1_reg_1499_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_12,
      Q => trunc_ln46_1_reg_1499(8),
      R => '0'
    );
\trunc_ln46_1_reg_1499_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_11,
      Q => trunc_ln46_1_reg_1499(9),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(0),
      Q => trunc_ln46_2_reg_1504(0),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(10),
      Q => trunc_ln46_2_reg_1504(10),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(11),
      Q => trunc_ln46_2_reg_1504(11),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(12),
      Q => trunc_ln46_2_reg_1504(12),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(13),
      Q => trunc_ln46_2_reg_1504(13),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(14),
      Q => trunc_ln46_2_reg_1504(14),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(15),
      Q => trunc_ln46_2_reg_1504(15),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(1),
      Q => trunc_ln46_2_reg_1504(1),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(2),
      Q => trunc_ln46_2_reg_1504(2),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(3),
      Q => trunc_ln46_2_reg_1504(3),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(4),
      Q => trunc_ln46_2_reg_1504(4),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(5),
      Q => trunc_ln46_2_reg_1504(5),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(6),
      Q => trunc_ln46_2_reg_1504(6),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(7),
      Q => trunc_ln46_2_reg_1504(7),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(8),
      Q => trunc_ln46_2_reg_1504(8),
      R => '0'
    );
\trunc_ln46_2_reg_1504_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_10_reg_15140,
      D => p_0_in(9),
      Q => trunc_ln46_2_reg_1504(9),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_20,
      Q => trunc_ln46_3_reg_1519(0),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_10,
      Q => trunc_ln46_3_reg_1519(10),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_9,
      Q => trunc_ln46_3_reg_1519(11),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_8,
      Q => trunc_ln46_3_reg_1519(12),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_7,
      Q => trunc_ln46_3_reg_1519(13),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_6,
      Q => trunc_ln46_3_reg_1519(14),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_5,
      Q => trunc_ln46_3_reg_1519(15),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_19,
      Q => trunc_ln46_3_reg_1519(1),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_18,
      Q => trunc_ln46_3_reg_1519(2),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_17,
      Q => trunc_ln46_3_reg_1519(3),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_16,
      Q => trunc_ln46_3_reg_1519(4),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_15,
      Q => trunc_ln46_3_reg_1519(5),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_14,
      Q => trunc_ln46_3_reg_1519(6),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_13,
      Q => trunc_ln46_3_reg_1519(7),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_12,
      Q => trunc_ln46_3_reg_1519(8),
      R => '0'
    );
\trunc_ln46_3_reg_1519_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_11,
      Q => trunc_ln46_3_reg_1519(9),
      R => '0'
    );
\trunc_ln46_4_reg_1524[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\,
      O => p_7_in
    );
\trunc_ln46_4_reg_1524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(0),
      Q => trunc_ln46_4_reg_1524(0),
      R => '0'
    );
\trunc_ln46_4_reg_1524_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(10),
      Q => trunc_ln46_4_reg_1524(10),
      R => '0'
    );
\trunc_ln46_4_reg_1524_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(11),
      Q => trunc_ln46_4_reg_1524(11),
      R => '0'
    );
\trunc_ln46_4_reg_1524_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(12),
      Q => trunc_ln46_4_reg_1524(12),
      R => '0'
    );
\trunc_ln46_4_reg_1524_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(13),
      Q => trunc_ln46_4_reg_1524(13),
      R => '0'
    );
\trunc_ln46_4_reg_1524_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(14),
      Q => trunc_ln46_4_reg_1524(14),
      R => '0'
    );
\trunc_ln46_4_reg_1524_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(15),
      Q => trunc_ln46_4_reg_1524(15),
      R => '0'
    );
\trunc_ln46_4_reg_1524_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(1),
      Q => trunc_ln46_4_reg_1524(1),
      R => '0'
    );
\trunc_ln46_4_reg_1524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(2),
      Q => trunc_ln46_4_reg_1524(2),
      R => '0'
    );
\trunc_ln46_4_reg_1524_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(3),
      Q => trunc_ln46_4_reg_1524(3),
      R => '0'
    );
\trunc_ln46_4_reg_1524_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(4),
      Q => trunc_ln46_4_reg_1524(4),
      R => '0'
    );
\trunc_ln46_4_reg_1524_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(5),
      Q => trunc_ln46_4_reg_1524(5),
      R => '0'
    );
\trunc_ln46_4_reg_1524_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(6),
      Q => trunc_ln46_4_reg_1524(6),
      R => '0'
    );
\trunc_ln46_4_reg_1524_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(7),
      Q => trunc_ln46_4_reg_1524(7),
      R => '0'
    );
\trunc_ln46_4_reg_1524_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(8),
      Q => trunc_ln46_4_reg_1524(8),
      R => '0'
    );
\trunc_ln46_4_reg_1524_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(9),
      Q => trunc_ln46_4_reg_1524(9),
      R => '0'
    );
\trunc_ln46_5_reg_1539[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\,
      O => \trunc_ln46_5_reg_1539[15]_i_1_n_5\
    );
\trunc_ln46_5_reg_1539_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_20,
      Q => trunc_ln46_5_reg_1539(0),
      R => '0'
    );
\trunc_ln46_5_reg_1539_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_10,
      Q => trunc_ln46_5_reg_1539(10),
      R => '0'
    );
\trunc_ln46_5_reg_1539_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_9,
      Q => trunc_ln46_5_reg_1539(11),
      R => '0'
    );
\trunc_ln46_5_reg_1539_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_8,
      Q => trunc_ln46_5_reg_1539(12),
      R => '0'
    );
\trunc_ln46_5_reg_1539_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_7,
      Q => trunc_ln46_5_reg_1539(13),
      R => '0'
    );
\trunc_ln46_5_reg_1539_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_6,
      Q => trunc_ln46_5_reg_1539(14),
      R => '0'
    );
\trunc_ln46_5_reg_1539_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_5,
      Q => trunc_ln46_5_reg_1539(15),
      R => '0'
    );
\trunc_ln46_5_reg_1539_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_19,
      Q => trunc_ln46_5_reg_1539(1),
      R => '0'
    );
\trunc_ln46_5_reg_1539_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_18,
      Q => trunc_ln46_5_reg_1539(2),
      R => '0'
    );
\trunc_ln46_5_reg_1539_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_17,
      Q => trunc_ln46_5_reg_1539(3),
      R => '0'
    );
\trunc_ln46_5_reg_1539_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_16,
      Q => trunc_ln46_5_reg_1539(4),
      R => '0'
    );
\trunc_ln46_5_reg_1539_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_15,
      Q => trunc_ln46_5_reg_1539(5),
      R => '0'
    );
\trunc_ln46_5_reg_1539_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_14,
      Q => trunc_ln46_5_reg_1539(6),
      R => '0'
    );
\trunc_ln46_5_reg_1539_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_13,
      Q => trunc_ln46_5_reg_1539(7),
      R => '0'
    );
\trunc_ln46_5_reg_1539_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_12,
      Q => trunc_ln46_5_reg_1539(8),
      R => '0'
    );
\trunc_ln46_5_reg_1539_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln46_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_30_1_1_U68_n_11,
      Q => trunc_ln46_5_reg_1539(9),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(0),
      Q => trunc_ln46_8_reg_1469(0),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(10),
      Q => trunc_ln46_8_reg_1469(10),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(11),
      Q => trunc_ln46_8_reg_1469(11),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(12),
      Q => trunc_ln46_8_reg_1469(12),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(13),
      Q => trunc_ln46_8_reg_1469(13),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(14),
      Q => trunc_ln46_8_reg_1469(14),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(15),
      Q => trunc_ln46_8_reg_1469(15),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(1),
      Q => trunc_ln46_8_reg_1469(1),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(2),
      Q => trunc_ln46_8_reg_1469(2),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(3),
      Q => trunc_ln46_8_reg_1469(3),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(4),
      Q => trunc_ln46_8_reg_1469(4),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(5),
      Q => trunc_ln46_8_reg_1469(5),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(6),
      Q => trunc_ln46_8_reg_1469(6),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(7),
      Q => trunc_ln46_8_reg_1469(7),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(8),
      Q => trunc_ln46_8_reg_1469(8),
      R => '0'
    );
\trunc_ln46_8_reg_1469_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => p_0_in(9),
      Q => trunc_ln46_8_reg_1469(9),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_20,
      Q => trunc_ln46_s_reg_1464(0),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_10,
      Q => trunc_ln46_s_reg_1464(10),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_9,
      Q => trunc_ln46_s_reg_1464(11),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_8,
      Q => trunc_ln46_s_reg_1464(12),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_7,
      Q => trunc_ln46_s_reg_1464(13),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_6,
      Q => trunc_ln46_s_reg_1464(14),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_5,
      Q => trunc_ln46_s_reg_1464(15),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_19,
      Q => trunc_ln46_s_reg_1464(1),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_18,
      Q => trunc_ln46_s_reg_1464(2),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_17,
      Q => trunc_ln46_s_reg_1464(3),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_16,
      Q => trunc_ln46_s_reg_1464(4),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_15,
      Q => trunc_ln46_s_reg_1464(5),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_14,
      Q => trunc_ln46_s_reg_1464(6),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_13,
      Q => trunc_ln46_s_reg_1464(7),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_12,
      Q => trunc_ln46_s_reg_1464(8),
      R => '0'
    );
\trunc_ln46_s_reg_1464_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln38_20_reg_14840,
      D => network_mul_mul_16s_16s_30_1_1_U66_n_11,
      Q => trunc_ln46_s_reg_1464(9),
      R => '0'
    );
\zext_ln24_19_reg_1300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => select_ln24_8_reg_1255(0),
      Q => zext_ln24_19_reg_1300(0),
      R => '0'
    );
\zext_ln24_19_reg_1300_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => select_ln24_8_reg_1255(1),
      Q => zext_ln24_19_reg_1300(1),
      R => '0'
    );
\zext_ln24_19_reg_1300_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => select_ln24_8_reg_1255(2),
      Q => zext_ln24_19_reg_1300(2),
      R => '0'
    );
\zext_ln24_19_reg_1300_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => select_ln24_8_reg_1255(3),
      Q => zext_ln24_19_reg_1300(3),
      R => '0'
    );
\zext_ln24_19_reg_1300_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => select_ln24_8_reg_1255(4),
      Q => zext_ln24_19_reg_1300(4),
      R => '0'
    );
\zext_ln24_19_reg_1300_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => select_ln24_8_reg_1255(5),
      Q => zext_ln24_19_reg_1300(5),
      R => '0'
    );
\zext_ln38_13_reg_1332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      Q => zext_ln38_13_reg_1332(0),
      R => '0'
    );
\zext_ln38_13_reg_1332_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      Q => zext_ln38_13_reg_1332(1),
      R => '0'
    );
\zext_ln38_13_reg_1332_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      Q => zext_ln38_13_reg_1332(2),
      R => '0'
    );
\zext_ln38_13_reg_1332_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      Q => zext_ln38_13_reg_1332(3),
      R => '0'
    );
\zext_ln38_15_reg_1349[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      O => tmp10_0_0_mid2_reg_13200
    );
\zext_ln38_15_reg_1349_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_reg_1344[0]_i_1_n_5\,
      Q => zext_ln38_15_reg_1349_reg(0),
      R => '0'
    );
\zext_ln38_15_reg_1349_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_reg_1344[1]_i_1_n_5\,
      Q => zext_ln38_15_reg_1349_reg(1),
      R => '0'
    );
\zext_ln38_15_reg_1349_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_reg_1344[2]_i_1_n_5\,
      Q => zext_ln38_15_reg_1349_reg(2),
      R => '0'
    );
\zext_ln38_15_reg_1349_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_reg_1344[3]_i_2_n_5\,
      Q => zext_ln38_15_reg_1349_reg(3),
      R => '0'
    );
\zext_ln38_17_reg_1392[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      O => \zext_ln38_17_reg_1392[1]_i_1_n_5\
    );
\zext_ln38_17_reg_1392[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      O => \zext_ln38_17_reg_1392[2]_i_1_n_5\
    );
\zext_ln38_17_reg_1392[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      O => tmp10_2_0_mid2_reg_13850
    );
\zext_ln38_17_reg_1392[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      O => \zext_ln38_17_reg_1392[3]_i_2_n_5\
    );
\zext_ln38_17_reg_1392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      Q => C(0),
      R => '0'
    );
\zext_ln38_17_reg_1392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => \zext_ln38_17_reg_1392[1]_i_1_n_5\,
      Q => C(1),
      R => '0'
    );
\zext_ln38_17_reg_1392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => \zext_ln38_17_reg_1392[2]_i_1_n_5\,
      Q => C(2),
      R => '0'
    );
\zext_ln38_17_reg_1392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => \zext_ln38_17_reg_1392[3]_i_2_n_5\,
      Q => C(3),
      R => '0'
    );
\zext_ln38_1_cast14_reg_1180[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(5),
      I1 => grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => zext_ln38_1_cast14_reg_1180_reg(0),
      O => \zext_ln38_1_cast14_reg_1180[0]_i_1_n_5\
    );
\zext_ln38_1_cast14_reg_1180[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(5),
      I1 => grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => zext_ln38_1_cast14_reg_1180_reg(4),
      O => \zext_ln38_1_cast14_reg_1180[4]_i_1_n_5\
    );
\zext_ln38_1_cast14_reg_1180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln38_1_cast14_reg_1180[0]_i_1_n_5\,
      Q => zext_ln38_1_cast14_reg_1180_reg(0),
      R => '0'
    );
\zext_ln38_1_cast14_reg_1180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln38_1_cast14_reg_1180[4]_i_1_n_5\,
      Q => zext_ln38_1_cast14_reg_1180_reg(4),
      R => '0'
    );
\zext_ln38_2_cast_reg_1223[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln32_reg_1459(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_h_0_reg_333(0),
      O => ap_phi_mux_out_h_0_phi_fu_337_p4(0)
    );
\zext_ln38_2_cast_reg_1223[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln32_reg_1459(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_h_0_reg_333(1),
      O => ap_phi_mux_out_h_0_phi_fu_337_p4(1)
    );
\zext_ln38_2_cast_reg_1223[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln32_reg_1459(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_h_0_reg_333(2),
      O => ap_phi_mux_out_h_0_phi_fu_337_p4(2)
    );
\zext_ln38_2_cast_reg_1223[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln32_reg_1459(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_h_0_reg_333(3),
      O => ap_phi_mux_out_h_0_phi_fu_337_p4(3)
    );
\zext_ln38_2_cast_reg_1223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      Q => zext_ln38_2_cast_reg_1223_reg(0),
      R => '0'
    );
\zext_ln38_2_cast_reg_1223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      Q => zext_ln38_2_cast_reg_1223_reg(1),
      R => '0'
    );
\zext_ln38_2_cast_reg_1223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_phi_mux_out_h_0_phi_fu_337_p4(2),
      Q => zext_ln38_2_cast_reg_1223_reg(2),
      R => '0'
    );
\zext_ln38_2_cast_reg_1223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_phi_mux_out_h_0_phi_fu_337_p4(3),
      Q => zext_ln38_2_cast_reg_1223_reg(3),
      R => '0'
    );
\zext_ln46_2_reg_1218[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_d_0_reg_310(0),
      O => \zext_ln46_2_reg_1218[0]_i_1_n_5\
    );
\zext_ln46_2_reg_1218[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_d_0_reg_310(1),
      O => \zext_ln46_2_reg_1218[1]_i_1_n_5\
    );
\zext_ln46_2_reg_1218[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_d_0_reg_310(2),
      O => \zext_ln46_2_reg_1218[2]_i_1_n_5\
    );
\zext_ln46_2_reg_1218[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln24_9_reg_1453(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_d_0_reg_310(3),
      O => \zext_ln46_2_reg_1218[3]_i_1_n_5\
    );
\zext_ln46_2_reg_1218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln46_2_reg_1218[0]_i_1_n_5\,
      Q => zext_ln46_2_reg_1218_reg(0),
      R => '0'
    );
\zext_ln46_2_reg_1218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln46_2_reg_1218[1]_i_1_n_5\,
      Q => zext_ln46_2_reg_1218_reg(1),
      R => '0'
    );
\zext_ln46_2_reg_1218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln46_2_reg_1218[2]_i_1_n_5\,
      Q => zext_ln46_2_reg_1218_reg(2),
      R => '0'
    );
\zext_ln46_2_reg_1218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln46_2_reg_1218[3]_i_1_n_5\,
      Q => zext_ln46_2_reg_1218_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_depthwise_conv2d_fix_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_depthwise_conv2d_fix_2_fu_427_input_r_address1 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_enable_reg_pp0_iter0_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[37]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SeparableConv2D_4_w_s_ce0 : out STD_LOGIC;
    SeparableConv2D_1_w_s_ce0 : out STD_LOGIC;
    SeparableConv2D_4_w_s_ce1 : out STD_LOGIC;
    SeparableConv2D_1_w_s_ce1 : out STD_LOGIC;
    data4 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_10\ : out STD_LOGIC;
    add_ln38_10_reg_1519_reg_0 : out STD_LOGIC;
    add_ln38_10_reg_1519_reg_1 : out STD_LOGIC;
    add_ln38_10_reg_1519_reg_2 : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \add_ln46_9_reg_1574_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    MemBank_B_ce01 : in STD_LOGIC;
    grp_depthwise_conv2d_fix_1_fu_451_output_r_ce0 : in STD_LOGIC;
    MemBank_B_address01 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_depthwise_conv2d_fix_2 : entity is "depthwise_conv2d_fix_2";
end bd_0_hls_inst_0_depthwise_conv2d_fix_2;

architecture STRUCTURE of bd_0_hls_inst_0_depthwise_conv2d_fix_2 is
  signal A : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal B_0 : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal add_ln23_fu_789_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln23_reg_1443 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln23_reg_14430 : STD_LOGIC;
  signal \add_ln23_reg_1443_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_1443_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_reg_1443_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_1443_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln23_reg_1443_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_1443_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_reg_1443_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_1443_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln23_reg_1443_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_1443_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_reg_1443_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_1443_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln32_1_fu_665_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln32_1_reg_1356 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln32_1_reg_13560 : STD_LOGIC;
  signal \add_ln32_1_reg_1356[9]_i_3_n_5\ : STD_LOGIC;
  signal add_ln38_10_reg_15190 : STD_LOGIC;
  signal add_ln38_10_reg_1519_reg_n_100 : STD_LOGIC;
  signal add_ln38_10_reg_1519_reg_n_101 : STD_LOGIC;
  signal add_ln38_10_reg_1519_reg_n_102 : STD_LOGIC;
  signal add_ln38_10_reg_1519_reg_n_103 : STD_LOGIC;
  signal add_ln38_10_reg_1519_reg_n_104 : STD_LOGIC;
  signal add_ln38_10_reg_1519_reg_n_105 : STD_LOGIC;
  signal add_ln38_10_reg_1519_reg_n_106 : STD_LOGIC;
  signal add_ln38_10_reg_1519_reg_n_107 : STD_LOGIC;
  signal add_ln38_10_reg_1519_reg_n_108 : STD_LOGIC;
  signal add_ln38_10_reg_1519_reg_n_109 : STD_LOGIC;
  signal add_ln38_10_reg_1519_reg_n_110 : STD_LOGIC;
  signal add_ln38_10_reg_1519_reg_n_97 : STD_LOGIC;
  signal add_ln38_10_reg_1519_reg_n_98 : STD_LOGIC;
  signal add_ln38_10_reg_1519_reg_n_99 : STD_LOGIC;
  signal add_ln38_3_fu_761_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal add_ln46_4_fu_995_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln46_4_reg_1539 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln46_4_reg_1539[11]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[11]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[11]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[11]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[15]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[15]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[15]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[15]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[15]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[15]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[15]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[11]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[11]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[11]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[11]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[11]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_9_n_10\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_9_n_11\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_9_n_6\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_9_n_7\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_9_n_8\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[15]_i_9_n_9\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[7]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[7]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_4_reg_1539_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln46_5_fu_1068_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln46_5_reg_1559 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln46_5_reg_15590 : STD_LOGIC;
  signal \add_ln46_5_reg_1559[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_5_reg_1559_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln46_9_fu_1106_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln46_9_reg_15740 : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[11]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[11]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[11]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[11]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[11]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_11_n_10\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_11_n_11\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_11_n_6\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_11_n_7\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_11_n_8\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_11_n_9\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[7]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[7]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln46_9_reg_1574_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln46_reg_15690 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_13_n_6 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_13_n_7 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_13_n_8 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_14_n_6 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_14_n_7 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_14_n_8 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_15_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_15_n_6 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_15_n_7 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_15_n_8 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_16_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_16_n_6 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_16_n_7 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_16_n_8 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_17_n_10 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_17_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_17_n_6 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_17_n_7 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_17_n_8 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_17_n_9 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_22_n_7 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_22_n_8 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_23_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_23_n_6 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_23_n_7 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_23_n_8 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_24_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_25_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_26_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_27_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_28_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_29_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_30_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_32_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_33_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_34_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_35_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_36_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_37_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_38_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_39_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_40_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_41_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_42_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_43_n_10 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_43_n_11 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_43_n_12 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_43_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_43_n_7 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_43_n_8 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_44_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_45_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_46_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_47_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_48_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_49_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_50_n_5 : STD_LOGIC;
  signal add_ln46_reg_1569_reg_i_51_n_5 : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_1__2_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_2_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_5 : STD_LOGIC;
  signal data4_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_427_ap_done : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_ap_ready : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_output_height : STD_LOGIC_VECTOR ( 1 to 1 );
  signal icmp_ln23_fu_483_p2 : STD_LOGIC;
  signal \icmp_ln23_reg_1239[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1239[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1239[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1239[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1239[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1239[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1239[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1239[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1239[0]_i_9_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1239_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln23_reg_1239_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1239_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln23_reg_1239_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln23_reg_1239_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \icmp_ln23_reg_1239_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln32_reg_1248 : STD_LOGIC;
  signal icmp_ln32_reg_12480 : STD_LOGIC;
  signal \icmp_ln32_reg_1248[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1248[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1248[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1248[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1248[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1248[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1248[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1248[0]_i_9_n_5\ : STD_LOGIC;
  signal icmp_ln32_reg_1248_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln32_reg_1248_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1248_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln32_reg_1248_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln32_reg_1248_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal icmp_ln33_1_fu_555_p2 : STD_LOGIC;
  signal icmp_ln33_1_reg_1293 : STD_LOGIC;
  signal \icmp_ln33_1_reg_1293[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln33_1_reg_1293[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln33_1_reg_1293[0]_i_4_n_5\ : STD_LOGIC;
  signal indvar_flatten48_reg_3040 : STD_LOGIC;
  signal \indvar_flatten48_reg_304[13]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[0]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[10]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[11]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[12]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[13]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[1]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[2]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[3]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[4]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[5]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[6]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[7]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[8]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[9]\ : STD_LOGIC;
  signal indvar_flatten_reg_328 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mul_ln38_1_fu_550_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln38_1_reg_1287 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \mul_ln38_1_reg_1287[1]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[1]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[1]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[1]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[1]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[1]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[5]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[5]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[5]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[5]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[5]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[5]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[5]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[5]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[8]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[8]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[8]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[8]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[8]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[8]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287[8]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[5]_i_3_n_10\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[5]_i_3_n_11\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[5]_i_3_n_12\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[5]_i_3_n_8\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln38_1_reg_1287_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal mul_ln38_fu_478_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln38_reg_1233 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \mul_ln38_reg_1233[1]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[1]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[1]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[1]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[1]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[1]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[5]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[5]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[5]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[5]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[5]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[5]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[5]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[5]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[8]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[8]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[8]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[8]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[8]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[8]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[8]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233[8]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[5]_i_3_n_10\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[5]_i_3_n_11\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[5]_i_3_n_12\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[5]_i_3_n_8\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln38_reg_1233_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal mul_ln46_1_fu_757_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln46_1_reg_1421 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln46_1_reg_14210 : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[1]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[1]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[1]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[1]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[1]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[5]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[5]_i_11_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[5]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[5]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[5]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[5]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[5]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[5]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[5]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[8]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[8]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[8]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[8]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421[8]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[5]_i_3_n_10\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[5]_i_3_n_11\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[5]_i_3_n_12\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[5]_i_3_n_8\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln46_1_reg_1421_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal mul_ln46_fu_1001_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \mul_ln4_reg_1213[7]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln4_reg_1213[9]_i_1_n_5\ : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_21 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_22 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_23 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_24 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_25 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_26 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_27 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_28 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_29 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_30 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_31 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_32 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_33 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_34 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_35 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_36 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_37 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_38 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_39 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_40 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_41 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_42 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_43 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_44 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_45 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_46 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_47 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_48 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_49 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U34_n_50 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_21 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_23 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_24 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_25 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_26 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_27 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_28 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_29 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_30 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_31 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_32 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_33 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_34 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_35 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_36 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_37 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_38 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_39 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U35_n_40 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U38_n_21 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U40_n_22 : STD_LOGIC;
  signal \out\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal out_d_0_reg_316 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_1243 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_d_reg_1243[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_d_reg_1243[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_d_reg_1243[2]_i_1_n_5\ : STD_LOGIC;
  signal \out_d_reg_1243[3]_i_1_n_5\ : STD_LOGIC;
  signal \out_d_reg_1243[3]_i_2_n_5\ : STD_LOGIC;
  signal \out_d_reg_1243[4]_i_1_n_5\ : STD_LOGIC;
  signal \out_d_reg_1243[4]_i_2_n_5\ : STD_LOGIC;
  signal out_h_0_reg_340 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_fu_560_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_reg_1298 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_h_reg_1298[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_1298[2]_i_2_n_5\ : STD_LOGIC;
  signal \out_h_reg_1298[4]_i_2_n_5\ : STD_LOGIC;
  signal out_w_0_mid2_reg_1325 : STD_LOGIC;
  signal out_w_0_mid2_reg_13250 : STD_LOGIC;
  signal \out_w_0_mid2_reg_1325_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1325_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1325_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1325_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1325_reg_n_5_[4]\ : STD_LOGIC;
  signal out_w_0_reg_352 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_reg_1390 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_w_reg_1390[4]_i_1_n_5\ : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal q0_reg_i_19_n_5 : STD_LOGIC;
  signal q0_reg_i_20_n_5 : STD_LOGIC;
  signal q0_reg_i_21_n_5 : STD_LOGIC;
  signal \q0_reg_i_22__0_n_5\ : STD_LOGIC;
  signal q0_reg_i_23_n_5 : STD_LOGIC;
  signal \q0_reg_i_24__0_n_5\ : STD_LOGIC;
  signal q0_reg_i_25_n_5 : STD_LOGIC;
  signal q0_reg_i_26_n_5 : STD_LOGIC;
  signal q0_reg_i_27_n_5 : STD_LOGIC;
  signal q0_reg_i_28_n_5 : STD_LOGIC;
  signal q0_reg_i_29_n_5 : STD_LOGIC;
  signal q0_reg_i_30_n_5 : STD_LOGIC;
  signal q0_reg_i_31_n_5 : STD_LOGIC;
  signal q0_reg_i_32_n_5 : STD_LOGIC;
  signal q0_reg_i_33_n_5 : STD_LOGIC;
  signal q0_reg_i_34_n_5 : STD_LOGIC;
  signal q0_reg_i_35_n_5 : STD_LOGIC;
  signal q0_reg_i_36_n_5 : STD_LOGIC;
  signal \q0_reg_i_37__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_38__0_n_5\ : STD_LOGIC;
  signal q0_reg_i_39_n_5 : STD_LOGIC;
  signal q0_reg_i_40_n_5 : STD_LOGIC;
  signal q0_reg_i_41_n_5 : STD_LOGIC;
  signal q0_reg_i_42_n_5 : STD_LOGIC;
  signal ram_reg_0_i_213_n_5 : STD_LOGIC;
  signal ram_reg_0_i_214_n_5 : STD_LOGIC;
  signal ram_reg_0_i_215_n_5 : STD_LOGIC;
  signal ram_reg_0_i_216_n_5 : STD_LOGIC;
  signal ram_reg_0_i_216_n_6 : STD_LOGIC;
  signal ram_reg_0_i_216_n_7 : STD_LOGIC;
  signal ram_reg_0_i_216_n_8 : STD_LOGIC;
  signal ram_reg_0_i_217_n_5 : STD_LOGIC;
  signal ram_reg_0_i_218_n_5 : STD_LOGIC;
  signal ram_reg_0_i_219_n_5 : STD_LOGIC;
  signal ram_reg_0_i_220_n_5 : STD_LOGIC;
  signal ram_reg_0_i_221_n_5 : STD_LOGIC;
  signal ram_reg_0_i_222_n_5 : STD_LOGIC;
  signal ram_reg_0_i_223_n_5 : STD_LOGIC;
  signal ram_reg_0_i_224_n_5 : STD_LOGIC;
  signal ram_reg_0_i_250_n_5 : STD_LOGIC;
  signal ram_reg_0_i_250_n_6 : STD_LOGIC;
  signal ram_reg_0_i_250_n_7 : STD_LOGIC;
  signal ram_reg_0_i_250_n_8 : STD_LOGIC;
  signal ram_reg_0_i_265_n_11 : STD_LOGIC;
  signal ram_reg_0_i_265_n_12 : STD_LOGIC;
  signal ram_reg_0_i_265_n_8 : STD_LOGIC;
  signal ram_reg_0_i_271_n_10 : STD_LOGIC;
  signal ram_reg_0_i_271_n_11 : STD_LOGIC;
  signal ram_reg_0_i_271_n_12 : STD_LOGIC;
  signal ram_reg_0_i_271_n_5 : STD_LOGIC;
  signal ram_reg_0_i_271_n_6 : STD_LOGIC;
  signal ram_reg_0_i_271_n_7 : STD_LOGIC;
  signal ram_reg_0_i_271_n_8 : STD_LOGIC;
  signal ram_reg_0_i_271_n_9 : STD_LOGIC;
  signal ram_reg_0_i_294_n_10 : STD_LOGIC;
  signal ram_reg_0_i_294_n_11 : STD_LOGIC;
  signal ram_reg_0_i_294_n_12 : STD_LOGIC;
  signal ram_reg_0_i_294_n_5 : STD_LOGIC;
  signal ram_reg_0_i_294_n_6 : STD_LOGIC;
  signal ram_reg_0_i_294_n_7 : STD_LOGIC;
  signal ram_reg_0_i_294_n_8 : STD_LOGIC;
  signal ram_reg_0_i_294_n_9 : STD_LOGIC;
  signal ram_reg_0_i_314_n_10 : STD_LOGIC;
  signal ram_reg_0_i_314_n_11 : STD_LOGIC;
  signal ram_reg_0_i_314_n_12 : STD_LOGIC;
  signal ram_reg_0_i_314_n_5 : STD_LOGIC;
  signal ram_reg_0_i_314_n_6 : STD_LOGIC;
  signal ram_reg_0_i_314_n_7 : STD_LOGIC;
  signal ram_reg_0_i_314_n_8 : STD_LOGIC;
  signal ram_reg_0_i_314_n_9 : STD_LOGIC;
  signal ram_reg_0_i_337_n_5 : STD_LOGIC;
  signal ram_reg_0_i_338_n_5 : STD_LOGIC;
  signal ram_reg_0_i_339_n_5 : STD_LOGIC;
  signal ram_reg_0_i_340_n_5 : STD_LOGIC;
  signal ram_reg_0_i_341_n_5 : STD_LOGIC;
  signal ram_reg_0_i_342_n_5 : STD_LOGIC;
  signal ram_reg_0_i_343_n_5 : STD_LOGIC;
  signal ram_reg_0_i_344_n_5 : STD_LOGIC;
  signal ram_reg_0_i_372_n_5 : STD_LOGIC;
  signal ram_reg_0_i_373_n_5 : STD_LOGIC;
  signal ram_reg_0_i_374_n_5 : STD_LOGIC;
  signal ram_reg_0_i_375_n_5 : STD_LOGIC;
  signal ram_reg_0_i_376_n_5 : STD_LOGIC;
  signal ram_reg_0_i_377_n_5 : STD_LOGIC;
  signal ram_reg_0_i_378_n_5 : STD_LOGIC;
  signal ram_reg_0_i_379_n_5 : STD_LOGIC;
  signal ram_reg_0_i_397_n_5 : STD_LOGIC;
  signal ram_reg_0_i_399_n_5 : STD_LOGIC;
  signal ram_reg_0_i_400_n_5 : STD_LOGIC;
  signal ram_reg_0_i_408_n_5 : STD_LOGIC;
  signal ram_reg_0_i_409_n_5 : STD_LOGIC;
  signal ram_reg_0_i_410_n_5 : STD_LOGIC;
  signal ram_reg_0_i_411_n_5 : STD_LOGIC;
  signal ram_reg_0_i_421_n_5 : STD_LOGIC;
  signal ram_reg_0_i_422_n_5 : STD_LOGIC;
  signal ram_reg_0_i_423_n_5 : STD_LOGIC;
  signal ram_reg_0_i_424_n_5 : STD_LOGIC;
  signal ram_reg_0_i_438_n_5 : STD_LOGIC;
  signal ram_reg_0_i_439_n_5 : STD_LOGIC;
  signal ram_reg_0_i_440_n_5 : STD_LOGIC;
  signal ram_reg_0_i_441_n_5 : STD_LOGIC;
  signal ram_reg_0_i_455_n_5 : STD_LOGIC;
  signal ram_reg_0_i_480_n_5 : STD_LOGIC;
  signal ram_reg_0_i_481_n_5 : STD_LOGIC;
  signal ram_reg_0_i_482_n_5 : STD_LOGIC;
  signal ram_reg_0_i_548_n_5 : STD_LOGIC;
  signal ram_reg_0_i_93_n_8 : STD_LOGIC;
  signal ram_reg_0_i_97_n_5 : STD_LOGIC;
  signal ram_reg_0_i_97_n_6 : STD_LOGIC;
  signal ram_reg_0_i_97_n_7 : STD_LOGIC;
  signal ram_reg_0_i_97_n_8 : STD_LOGIC;
  signal reg_364 : STD_LOGIC;
  signal reg_3690 : STD_LOGIC;
  signal reg_3730 : STD_LOGIC;
  signal reg_377 : STD_LOGIC;
  signal reg_3822 : STD_LOGIC;
  signal select_ln24_1_reg_1270 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln24_1_reg_1270[3]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[3]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[3]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[3]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[3]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[3]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[3]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[3]_i_9_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[7]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[7]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[7]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[7]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[7]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[7]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[7]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal select_ln24_2_fu_823_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln24_2_reg_1458 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \select_ln24_2_reg_1458_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln24_2_reg_1458_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln24_2_reg_1458_reg_n_5_[2]\ : STD_LOGIC;
  signal \select_ln24_2_reg_1458_reg_n_5_[3]\ : STD_LOGIC;
  signal select_ln24_3_fu_595_p3 : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal select_ln24_7_reg_1319 : STD_LOGIC;
  signal select_ln24_7_reg_1319_pp0_iter1_reg : STD_LOGIC;
  signal select_ln24_fu_499_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln24_reg_1260 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \select_ln24_reg_1260[2]_i_1_n_5\ : STD_LOGIC;
  signal select_ln32_1_reg_1489 : STD_LOGIC;
  signal \select_ln32_1_reg_1489_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln32_1_reg_1489_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln32_1_reg_1489_reg_n_5_[2]\ : STD_LOGIC;
  signal \select_ln32_1_reg_1489_reg_n_5_[3]\ : STD_LOGIC;
  signal \select_ln32_1_reg_1489_reg_n_5_[4]\ : STD_LOGIC;
  signal \select_ln32_1_reg_1489_reg_n_5_[5]\ : STD_LOGIC;
  signal \select_ln32_1_reg_1489_reg_n_5_[6]\ : STD_LOGIC;
  signal \select_ln32_1_reg_1489_reg_n_5_[7]\ : STD_LOGIC;
  signal \select_ln32_1_reg_1489_reg_n_5_[8]\ : STD_LOGIC;
  signal \select_ln32_1_reg_1489_reg_n_5_[9]\ : STD_LOGIC;
  signal select_ln32_fu_829_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln32_reg_1464 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp10_0_0_mid2_reg_1342_reg_i_10_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_11_n_6 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_11_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_11_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_12_n_6 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_12_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_12_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_13_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_13_n_6 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_13_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_13_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_14_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_14_n_6 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_14_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_14_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_19_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_20_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_21_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_22_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_23_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_24_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_25_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_26_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_2_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_3_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_4_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_5_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_6_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_7_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_8_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_i_9_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_n_100 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_n_101 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_n_102 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_n_103 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_n_104 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_n_105 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_n_106 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_n_107 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_n_108 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_n_109 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_n_110 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_n_97 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_n_98 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1342_reg_n_99 : STD_LOGIC;
  signal tmp10_0_0_mid2_v_v_reg_1337 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp10_1_0_mid2_reg_1349_reg_i_10_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_i_11_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_i_12_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_i_13_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_i_14_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_i_1_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_i_2_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_i_3_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_i_4_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_i_5_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_i_6_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_i_7_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_i_8_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_i_9_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_n_100 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_n_101 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_n_102 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_n_103 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_n_104 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_n_105 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_n_106 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_n_107 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_n_108 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_n_109 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_n_110 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_n_97 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_n_98 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1349_reg_n_99 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_13710 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1371_reg_i_9_n_5 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1371_reg_n_100 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1371_reg_n_101 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1371_reg_n_102 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1371_reg_n_103 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1371_reg_n_104 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1371_reg_n_105 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1371_reg_n_106 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1371_reg_n_107 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1371_reg_n_108 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1371_reg_n_109 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1371_reg_n_110 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1371_reg_n_97 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1371_reg_n_98 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1371_reg_n_99 : STD_LOGIC;
  signal tmp11_fu_1005_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp11_mid1_fu_1030_p2 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal tmp_0_0_fu_570_p2 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal tmp_0_0_mid1_fu_627_p2 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal tmp_1_reg_1218 : STD_LOGIC_VECTOR ( 13 downto 11 );
  signal trunc_ln46_1_reg_1499 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_2_reg_1504 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_3_reg_1524 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_4_reg_1529 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_5_reg_1549 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_6_reg_1554 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_7_reg_1564 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln46_s_reg_1474 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln_reg_1469 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal zext_ln38_1_reg_1378 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln38_2_cast_mid_reg_1332_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln38_2_cast_reg_1304_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln38_3_fu_723_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln38_3_reg_1395_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln38_5_reg_1427_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \zext_ln46_1_reg_1228[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln46_1_reg_1228[1]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln46_1_reg_1228[2]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln46_1_reg_1228[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln46_1_reg_1228[4]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln46_1_reg_1228_pp0_iter1_reg_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln46_1_reg_1228_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln23_reg_1443_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln23_reg_1443_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln38_10_reg_1519_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln38_10_reg_1519_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln38_10_reg_1519_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln38_10_reg_1519_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln38_10_reg_1519_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln38_10_reg_1519_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln38_10_reg_1519_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln38_10_reg_1519_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln38_10_reg_1519_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln38_10_reg_1519_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln38_10_reg_1519_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_add_ln46_4_reg_1539_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln46_4_reg_1539_reg[15]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln46_5_reg_1559_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln46_9_reg_1574_reg[15]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln46_9_reg_1574_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln46_reg_1569_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln46_reg_1569_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln46_reg_1569_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln46_reg_1569_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln46_reg_1569_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln46_reg_1569_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln46_reg_1569_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln46_reg_1569_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln46_reg_1569_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln46_reg_1569_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln46_reg_1569_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln46_reg_1569_reg_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln46_reg_1569_reg_i_14_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln46_reg_1569_reg_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln46_reg_1569_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln46_reg_1569_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln46_reg_1569_reg_i_22_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln46_reg_1569_reg_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln46_reg_1569_reg_i_43_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_add_ln46_reg_1569_reg_i_43_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln23_reg_1239_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln23_reg_1239_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln23_reg_1239_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln32_reg_1248_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln38_1_reg_1287_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_mul_ln38_1_reg_1287_reg[5]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mul_ln38_1_reg_1287_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mul_ln38_1_reg_1287_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln38_1_reg_1287_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mul_ln38_reg_1233_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_mul_ln38_reg_1233_reg[5]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mul_ln38_reg_1233_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mul_ln38_reg_1233_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln38_reg_1233_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mul_ln46_1_reg_1421_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_mul_ln46_1_reg_1421_reg[5]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mul_ln46_1_reg_1421_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mul_ln46_1_reg_1421_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln46_1_reg_1421_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_265_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_265_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_93_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_93_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_select_ln24_1_reg_1270_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_select_ln24_1_reg_1270_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp10_0_0_mid2_reg_1342_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_0_0_mid2_reg_1342_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_0_0_mid2_reg_1342_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_0_0_mid2_reg_1342_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_0_0_mid2_reg_1342_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_0_0_mid2_reg_1342_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_0_0_mid2_reg_1342_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp10_0_0_mid2_reg_1342_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp10_0_0_mid2_reg_1342_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp10_0_0_mid2_reg_1342_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_tmp10_0_0_mid2_reg_1342_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp10_0_0_mid2_reg_1342_reg_i_11_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp10_0_0_mid2_reg_1342_reg_i_12_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp10_0_0_mid2_reg_1342_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_tmp10_0_0_mid2_reg_1342_reg_i_14_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_tmp10_1_0_mid2_reg_1349_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_1_0_mid2_reg_1349_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_1_0_mid2_reg_1349_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_1_0_mid2_reg_1349_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_1_0_mid2_reg_1349_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_1_0_mid2_reg_1349_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_1_0_mid2_reg_1349_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp10_1_0_mid2_reg_1349_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp10_1_0_mid2_reg_1349_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp10_1_0_mid2_reg_1349_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_tmp10_1_0_mid2_reg_1349_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp10_2_0_mid2_reg_1371_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_2_0_mid2_reg_1371_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_2_0_mid2_reg_1371_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_2_0_mid2_reg_1371_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_2_0_mid2_reg_1371_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_2_0_mid2_reg_1371_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_2_0_mid2_reg_1371_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp10_2_0_mid2_reg_1371_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp10_2_0_mid2_reg_1371_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp10_2_0_mid2_reg_1371_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_tmp10_2_0_mid2_reg_1371_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln32_1_reg_1356[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \add_ln32_1_reg_1356[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \add_ln32_1_reg_1356[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \add_ln32_1_reg_1356[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \add_ln32_1_reg_1356[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \add_ln32_1_reg_1356[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \add_ln32_1_reg_1356[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \add_ln32_1_reg_1356[9]_i_2\ : label is "soft_lutpair50";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln46_4_reg_1539[11]_i_2\ : label is "lutpair10";
  attribute HLUTNM of \add_ln46_4_reg_1539[11]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \add_ln46_4_reg_1539[11]_i_4\ : label is "lutpair8";
  attribute HLUTNM of \add_ln46_4_reg_1539[11]_i_5\ : label is "lutpair7";
  attribute HLUTNM of \add_ln46_4_reg_1539[11]_i_6\ : label is "lutpair11";
  attribute HLUTNM of \add_ln46_4_reg_1539[11]_i_7\ : label is "lutpair10";
  attribute HLUTNM of \add_ln46_4_reg_1539[11]_i_8\ : label is "lutpair9";
  attribute HLUTNM of \add_ln46_4_reg_1539[11]_i_9\ : label is "lutpair8";
  attribute HLUTNM of \add_ln46_4_reg_1539[15]_i_2\ : label is "lutpair13";
  attribute HLUTNM of \add_ln46_4_reg_1539[15]_i_3\ : label is "lutpair12";
  attribute HLUTNM of \add_ln46_4_reg_1539[15]_i_4\ : label is "lutpair11";
  attribute HLUTNM of \add_ln46_4_reg_1539[15]_i_7\ : label is "lutpair13";
  attribute HLUTNM of \add_ln46_4_reg_1539[15]_i_8\ : label is "lutpair12";
  attribute HLUTNM of \add_ln46_4_reg_1539[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \add_ln46_4_reg_1539[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \add_ln46_4_reg_1539[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \add_ln46_4_reg_1539[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \add_ln46_4_reg_1539[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \add_ln46_4_reg_1539[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \add_ln46_4_reg_1539[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \add_ln46_4_reg_1539[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \add_ln46_4_reg_1539[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \add_ln46_4_reg_1539[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \add_ln46_4_reg_1539[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \add_ln46_4_reg_1539[7]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \add_ln46_4_reg_1539[7]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \add_ln46_4_reg_1539[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \add_ln46_4_reg_1539[7]_i_9\ : label is "lutpair4";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_11\ : label is "lutpair20";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_12\ : label is "lutpair19";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_13\ : label is "lutpair18";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_14\ : label is "lutpair17";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_15\ : label is "lutpair21";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_16\ : label is "lutpair20";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_17\ : label is "lutpair19";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_18\ : label is "lutpair18";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_2\ : label is "lutpair38";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_3\ : label is "lutpair37";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_4\ : label is "lutpair36";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_5\ : label is "lutpair35";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_6\ : label is "lutpair39";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_7\ : label is "lutpair38";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_8\ : label is "lutpair37";
  attribute HLUTNM of \add_ln46_9_reg_1574[11]_i_9\ : label is "lutpair36";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_12\ : label is "lutpair27";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_13\ : label is "lutpair26";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_14\ : label is "lutpair25";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_17\ : label is "lutpair27";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_18\ : label is "lutpair26";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_19\ : label is "lutpair24";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_20\ : label is "lutpair23";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_21\ : label is "lutpair22";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_22\ : label is "lutpair21";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_23\ : label is "lutpair25";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_24\ : label is "lutpair24";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_25\ : label is "lutpair23";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_26\ : label is "lutpair22";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_3\ : label is "lutpair41";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_4\ : label is "lutpair40";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_5\ : label is "lutpair39";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_8\ : label is "lutpair41";
  attribute HLUTNM of \add_ln46_9_reg_1574[15]_i_9\ : label is "lutpair40";
  attribute HLUTNM of \add_ln46_9_reg_1574[3]_i_2\ : label is "lutpair30";
  attribute HLUTNM of \add_ln46_9_reg_1574[3]_i_3\ : label is "lutpair29";
  attribute HLUTNM of \add_ln46_9_reg_1574[3]_i_4\ : label is "lutpair28";
  attribute HLUTNM of \add_ln46_9_reg_1574[3]_i_5\ : label is "lutpair31";
  attribute HLUTNM of \add_ln46_9_reg_1574[3]_i_6\ : label is "lutpair30";
  attribute HLUTNM of \add_ln46_9_reg_1574[3]_i_7\ : label is "lutpair29";
  attribute HLUTNM of \add_ln46_9_reg_1574[3]_i_8\ : label is "lutpair28";
  attribute HLUTNM of \add_ln46_9_reg_1574[7]_i_11\ : label is "lutpair16";
  attribute HLUTNM of \add_ln46_9_reg_1574[7]_i_12\ : label is "lutpair15";
  attribute HLUTNM of \add_ln46_9_reg_1574[7]_i_13\ : label is "lutpair14";
  attribute HLUTNM of \add_ln46_9_reg_1574[7]_i_14\ : label is "lutpair17";
  attribute HLUTNM of \add_ln46_9_reg_1574[7]_i_15\ : label is "lutpair16";
  attribute HLUTNM of \add_ln46_9_reg_1574[7]_i_16\ : label is "lutpair15";
  attribute HLUTNM of \add_ln46_9_reg_1574[7]_i_17\ : label is "lutpair14";
  attribute HLUTNM of \add_ln46_9_reg_1574[7]_i_2\ : label is "lutpair34";
  attribute HLUTNM of \add_ln46_9_reg_1574[7]_i_3\ : label is "lutpair33";
  attribute HLUTNM of \add_ln46_9_reg_1574[7]_i_4\ : label is "lutpair32";
  attribute HLUTNM of \add_ln46_9_reg_1574[7]_i_5\ : label is "lutpair31";
  attribute HLUTNM of \add_ln46_9_reg_1574[7]_i_6\ : label is "lutpair35";
  attribute HLUTNM of \add_ln46_9_reg_1574[7]_i_7\ : label is "lutpair34";
  attribute HLUTNM of \add_ln46_9_reg_1574[7]_i_8\ : label is "lutpair33";
  attribute HLUTNM of \add_ln46_9_reg_1574[7]_i_9\ : label is "lutpair32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of add_ln46_reg_1569_reg_i_13 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln46_reg_1569_reg_i_14 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln46_reg_1569_reg_i_15 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln46_reg_1569_reg_i_16 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln46_reg_1569_reg_i_17 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln46_reg_1569_reg_i_22 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln46_reg_1569_reg_i_23 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute HLUTNM of add_ln46_reg_1569_reg_i_34 : label is "lutpair42";
  attribute HLUTNM of add_ln46_reg_1569_reg_i_37 : label is "lutpair45";
  attribute HLUTNM of add_ln46_reg_1569_reg_i_38 : label is "lutpair128";
  attribute HLUTNM of add_ln46_reg_1569_reg_i_41 : label is "lutpair45";
  attribute METHODOLOGY_DRC_VIOS of add_ln46_reg_1569_reg_i_43 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute HLUTNM of add_ln46_reg_1569_reg_i_44 : label is "lutpair128";
  attribute HLUTNM of add_ln46_reg_1569_reg_i_48 : label is "lutpair42";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_CS_fsm[37]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_CS_fsm[38]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__2\ : label is "soft_lutpair68";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_2 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg_i_1 : label is "soft_lutpair62";
  attribute HLUTNM of \mul_ln38_1_reg_1287[8]_i_2\ : label is "lutpair44";
  attribute HLUTNM of \mul_ln38_1_reg_1287[8]_i_6\ : label is "lutpair44";
  attribute SOFT_HLUTNM of \mul_ln38_1_reg_1287[8]_i_8\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mul_ln38_reg_1233[8]_i_7\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \mul_ln38_reg_1233[8]_i_9\ : label is "soft_lutpair47";
  attribute HLUTNM of \mul_ln46_1_reg_1421[1]_i_4\ : label is "lutpair43";
  attribute HLUTNM of \mul_ln46_1_reg_1421[5]_i_4\ : label is "lutpair129";
  attribute HLUTNM of \mul_ln46_1_reg_1421[5]_i_8\ : label is "lutpair43";
  attribute HLUTNM of \mul_ln46_1_reg_1421[8]_i_2\ : label is "lutpair46";
  attribute HLUTNM of \mul_ln46_1_reg_1421[8]_i_3\ : label is "lutpair129";
  attribute HLUTNM of \mul_ln46_1_reg_1421[8]_i_6\ : label is "lutpair46";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln46_1_reg_1421_reg[1]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln46_1_reg_1421_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln46_1_reg_1421_reg[5]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln46_1_reg_1421_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mul_ln4_reg_1213[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mul_ln4_reg_1213[9]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \out_d_reg_1243[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \out_d_reg_1243[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \out_h_reg_1298[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \out_w_reg_1390[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \out_w_reg_1390[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \out_w_reg_1390[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \out_w_reg_1390[4]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of q0_reg_i_19 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \q0_reg_i_22__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \q0_reg_i_24__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of q0_reg_i_25 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of q0_reg_i_28 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of q0_reg_i_32 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of q0_reg_i_33 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \q0_reg_i_38__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of q0_reg_i_39 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of q0_reg_i_40 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of q0_reg_i_41 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of q0_reg_i_42 : label is "soft_lutpair49";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_216 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_250 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_265 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_271 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_294 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_314 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of ram_reg_0_i_397 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of ram_reg_0_i_480 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of ram_reg_0_i_548 : label is "soft_lutpair51";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_93 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_97 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \select_ln24_1_reg_1270[7]_i_8\ : label is "soft_lutpair59";
  attribute METHODOLOGY_DRC_VIOS of \select_ln24_1_reg_1270_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \select_ln24_1_reg_1270_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \select_ln24_2_reg_1458[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \select_ln24_2_reg_1458[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \select_ln24_2_reg_1458[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \select_ln24_2_reg_1458[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \select_ln24_reg_1260[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \select_ln32_reg_1464[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \select_ln32_reg_1464[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \select_ln32_reg_1464[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \select_ln32_reg_1464[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \zext_ln46_1_reg_1228[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \zext_ln46_1_reg_1228[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \zext_ln46_1_reg_1228[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \zext_ln46_1_reg_1228[4]_i_1\ : label is "soft_lutpair48";
begin
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \ap_CS_fsm_reg[5]_0\(0) <= \^ap_cs_fsm_reg[5]_0\(0);
\add_ln23_reg_1443[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten48_reg_304_reg_n_5_[0]\,
      O => add_ln23_fu_789_p2(0)
    );
\add_ln23_reg_1443[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      O => add_ln23_reg_14430
    );
\add_ln23_reg_1443_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14430,
      D => add_ln23_fu_789_p2(0),
      Q => add_ln23_reg_1443(0),
      R => '0'
    );
\add_ln23_reg_1443_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14430,
      D => add_ln23_fu_789_p2(10),
      Q => add_ln23_reg_1443(10),
      R => '0'
    );
\add_ln23_reg_1443_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14430,
      D => add_ln23_fu_789_p2(11),
      Q => add_ln23_reg_1443(11),
      R => '0'
    );
\add_ln23_reg_1443_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14430,
      D => add_ln23_fu_789_p2(12),
      Q => add_ln23_reg_1443(12),
      R => '0'
    );
\add_ln23_reg_1443_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_reg_1443_reg[8]_i_1_n_5\,
      CO(3) => \add_ln23_reg_1443_reg[12]_i_1_n_5\,
      CO(2) => \add_ln23_reg_1443_reg[12]_i_1_n_6\,
      CO(1) => \add_ln23_reg_1443_reg[12]_i_1_n_7\,
      CO(0) => \add_ln23_reg_1443_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln23_fu_789_p2(12 downto 9),
      S(3) => \indvar_flatten48_reg_304_reg_n_5_[12]\,
      S(2) => \indvar_flatten48_reg_304_reg_n_5_[11]\,
      S(1) => \indvar_flatten48_reg_304_reg_n_5_[10]\,
      S(0) => \indvar_flatten48_reg_304_reg_n_5_[9]\
    );
\add_ln23_reg_1443_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14430,
      D => add_ln23_fu_789_p2(13),
      Q => add_ln23_reg_1443(13),
      R => '0'
    );
\add_ln23_reg_1443_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_reg_1443_reg[12]_i_1_n_5\,
      CO(3 downto 0) => \NLW_add_ln23_reg_1443_reg[13]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln23_reg_1443_reg[13]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln23_fu_789_p2(13),
      S(3 downto 1) => B"000",
      S(0) => \indvar_flatten48_reg_304_reg_n_5_[13]\
    );
\add_ln23_reg_1443_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14430,
      D => add_ln23_fu_789_p2(1),
      Q => add_ln23_reg_1443(1),
      R => '0'
    );
\add_ln23_reg_1443_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14430,
      D => add_ln23_fu_789_p2(2),
      Q => add_ln23_reg_1443(2),
      R => '0'
    );
\add_ln23_reg_1443_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14430,
      D => add_ln23_fu_789_p2(3),
      Q => add_ln23_reg_1443(3),
      R => '0'
    );
\add_ln23_reg_1443_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14430,
      D => add_ln23_fu_789_p2(4),
      Q => add_ln23_reg_1443(4),
      R => '0'
    );
\add_ln23_reg_1443_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln23_reg_1443_reg[4]_i_1_n_5\,
      CO(2) => \add_ln23_reg_1443_reg[4]_i_1_n_6\,
      CO(1) => \add_ln23_reg_1443_reg[4]_i_1_n_7\,
      CO(0) => \add_ln23_reg_1443_reg[4]_i_1_n_8\,
      CYINIT => \indvar_flatten48_reg_304_reg_n_5_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln23_fu_789_p2(4 downto 1),
      S(3) => \indvar_flatten48_reg_304_reg_n_5_[4]\,
      S(2) => \indvar_flatten48_reg_304_reg_n_5_[3]\,
      S(1) => \indvar_flatten48_reg_304_reg_n_5_[2]\,
      S(0) => \indvar_flatten48_reg_304_reg_n_5_[1]\
    );
\add_ln23_reg_1443_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14430,
      D => add_ln23_fu_789_p2(5),
      Q => add_ln23_reg_1443(5),
      R => '0'
    );
\add_ln23_reg_1443_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14430,
      D => add_ln23_fu_789_p2(6),
      Q => add_ln23_reg_1443(6),
      R => '0'
    );
\add_ln23_reg_1443_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14430,
      D => add_ln23_fu_789_p2(7),
      Q => add_ln23_reg_1443(7),
      R => '0'
    );
\add_ln23_reg_1443_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14430,
      D => add_ln23_fu_789_p2(8),
      Q => add_ln23_reg_1443(8),
      R => '0'
    );
\add_ln23_reg_1443_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_reg_1443_reg[4]_i_1_n_5\,
      CO(3) => \add_ln23_reg_1443_reg[8]_i_1_n_5\,
      CO(2) => \add_ln23_reg_1443_reg[8]_i_1_n_6\,
      CO(1) => \add_ln23_reg_1443_reg[8]_i_1_n_7\,
      CO(0) => \add_ln23_reg_1443_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln23_fu_789_p2(8 downto 5),
      S(3) => \indvar_flatten48_reg_304_reg_n_5_[8]\,
      S(2) => \indvar_flatten48_reg_304_reg_n_5_[7]\,
      S(1) => \indvar_flatten48_reg_304_reg_n_5_[6]\,
      S(0) => \indvar_flatten48_reg_304_reg_n_5_[5]\
    );
\add_ln23_reg_1443_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14430,
      D => add_ln23_fu_789_p2(9),
      Q => add_ln23_reg_1443(9),
      R => '0'
    );
\add_ln32_1_reg_1356[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_328(0),
      O => add_ln32_1_fu_665_p2(0)
    );
\add_ln32_1_reg_1356[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_328(0),
      I1 => indvar_flatten_reg_328(1),
      O => add_ln32_1_fu_665_p2(1)
    );
\add_ln32_1_reg_1356[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_328(2),
      I1 => indvar_flatten_reg_328(0),
      I2 => indvar_flatten_reg_328(1),
      O => add_ln32_1_fu_665_p2(2)
    );
\add_ln32_1_reg_1356[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten_reg_328(3),
      I1 => indvar_flatten_reg_328(1),
      I2 => indvar_flatten_reg_328(0),
      I3 => indvar_flatten_reg_328(2),
      O => add_ln32_1_fu_665_p2(3)
    );
\add_ln32_1_reg_1356[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_328(4),
      I1 => indvar_flatten_reg_328(2),
      I2 => indvar_flatten_reg_328(0),
      I3 => indvar_flatten_reg_328(1),
      I4 => indvar_flatten_reg_328(3),
      O => add_ln32_1_fu_665_p2(4)
    );
\add_ln32_1_reg_1356[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_328(5),
      I1 => indvar_flatten_reg_328(3),
      I2 => indvar_flatten_reg_328(1),
      I3 => indvar_flatten_reg_328(0),
      I4 => indvar_flatten_reg_328(2),
      I5 => indvar_flatten_reg_328(4),
      O => add_ln32_1_fu_665_p2(5)
    );
\add_ln32_1_reg_1356[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => indvar_flatten_reg_328(6),
      I1 => \add_ln32_1_reg_1356[9]_i_3_n_5\,
      O => add_ln32_1_fu_665_p2(6)
    );
\add_ln32_1_reg_1356[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => indvar_flatten_reg_328(7),
      I1 => \add_ln32_1_reg_1356[9]_i_3_n_5\,
      I2 => indvar_flatten_reg_328(6),
      O => add_ln32_1_fu_665_p2(7)
    );
\add_ln32_1_reg_1356[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => indvar_flatten_reg_328(6),
      I1 => \add_ln32_1_reg_1356[9]_i_3_n_5\,
      I2 => indvar_flatten_reg_328(7),
      I3 => indvar_flatten_reg_328(8),
      O => add_ln32_1_fu_665_p2(8)
    );
\add_ln32_1_reg_1356[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => icmp_ln32_reg_1248,
      O => add_ln32_1_reg_13560
    );
\add_ln32_1_reg_1356[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_328(9),
      I1 => indvar_flatten_reg_328(6),
      I2 => \add_ln32_1_reg_1356[9]_i_3_n_5\,
      I3 => indvar_flatten_reg_328(7),
      I4 => indvar_flatten_reg_328(8),
      O => add_ln32_1_fu_665_p2(9)
    );
\add_ln32_1_reg_1356[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => indvar_flatten_reg_328(4),
      I1 => indvar_flatten_reg_328(2),
      I2 => indvar_flatten_reg_328(0),
      I3 => indvar_flatten_reg_328(1),
      I4 => indvar_flatten_reg_328(3),
      I5 => indvar_flatten_reg_328(5),
      O => \add_ln32_1_reg_1356[9]_i_3_n_5\
    );
\add_ln32_1_reg_1356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13560,
      D => add_ln32_1_fu_665_p2(0),
      Q => add_ln32_1_reg_1356(0),
      R => '0'
    );
\add_ln32_1_reg_1356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13560,
      D => add_ln32_1_fu_665_p2(1),
      Q => add_ln32_1_reg_1356(1),
      R => '0'
    );
\add_ln32_1_reg_1356_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13560,
      D => add_ln32_1_fu_665_p2(2),
      Q => add_ln32_1_reg_1356(2),
      R => '0'
    );
\add_ln32_1_reg_1356_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13560,
      D => add_ln32_1_fu_665_p2(3),
      Q => add_ln32_1_reg_1356(3),
      R => '0'
    );
\add_ln32_1_reg_1356_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13560,
      D => add_ln32_1_fu_665_p2(4),
      Q => add_ln32_1_reg_1356(4),
      R => '0'
    );
\add_ln32_1_reg_1356_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13560,
      D => add_ln32_1_fu_665_p2(5),
      Q => add_ln32_1_reg_1356(5),
      R => '0'
    );
\add_ln32_1_reg_1356_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13560,
      D => add_ln32_1_fu_665_p2(6),
      Q => add_ln32_1_reg_1356(6),
      R => '0'
    );
\add_ln32_1_reg_1356_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13560,
      D => add_ln32_1_fu_665_p2(7),
      Q => add_ln32_1_reg_1356(7),
      R => '0'
    );
\add_ln32_1_reg_1356_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13560,
      D => add_ln32_1_fu_665_p2(8),
      Q => add_ln32_1_reg_1356(8),
      R => '0'
    );
\add_ln32_1_reg_1356_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13560,
      D => add_ln32_1_fu_665_p2(9),
      Q => add_ln32_1_reg_1356(9),
      R => '0'
    );
add_ln38_10_reg_1519_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 1) => A(8 downto 1),
      A(0) => tmp10_0_0_mid2_v_v_reg_1337(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln38_10_reg_1519_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000001",
      B(3) => Q(6),
      B(2) => Q(6),
      B(1) => Q(6),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln38_10_reg_1519_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 1) => add_ln38_3_fu_761_p2(4 downto 1),
      C(0) => \out_w_0_mid2_reg_1325_reg_n_5_[0]\,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln38_10_reg_1519_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln38_10_reg_1519_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => mul_ln46_1_reg_14210,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => tmp10_2_0_mid2_reg_13710,
      CEP => add_ln38_10_reg_15190,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln38_10_reg_1519_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln38_10_reg_1519_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln38_10_reg_1519_reg_P_UNCONNECTED(47 downto 14),
      P(13) => add_ln38_10_reg_1519_reg_n_97,
      P(12) => add_ln38_10_reg_1519_reg_n_98,
      P(11) => add_ln38_10_reg_1519_reg_n_99,
      P(10) => add_ln38_10_reg_1519_reg_n_100,
      P(9) => add_ln38_10_reg_1519_reg_n_101,
      P(8) => add_ln38_10_reg_1519_reg_n_102,
      P(7) => add_ln38_10_reg_1519_reg_n_103,
      P(6) => add_ln38_10_reg_1519_reg_n_104,
      P(5) => add_ln38_10_reg_1519_reg_n_105,
      P(4) => add_ln38_10_reg_1519_reg_n_106,
      P(3) => add_ln38_10_reg_1519_reg_n_107,
      P(2) => add_ln38_10_reg_1519_reg_n_108,
      P(1) => add_ln38_10_reg_1519_reg_n_109,
      P(0) => add_ln38_10_reg_1519_reg_n_110,
      PATTERNBDETECT => NLW_add_ln38_10_reg_1519_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln38_10_reg_1519_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln38_10_reg_1519_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln38_10_reg_1519_reg_UNDERFLOW_UNCONNECTED
    );
\add_ln46_4_reg_1539[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1469(6),
      I1 => trunc_ln46_s_reg_1474(6),
      O => \add_ln46_4_reg_1539[11]_i_11_n_5\
    );
\add_ln46_4_reg_1539[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1469(5),
      I1 => trunc_ln46_s_reg_1474(5),
      O => \add_ln46_4_reg_1539[11]_i_12_n_5\
    );
\add_ln46_4_reg_1539[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1469(4),
      I1 => trunc_ln46_s_reg_1474(4),
      O => \add_ln46_4_reg_1539[11]_i_13_n_5\
    );
\add_ln46_4_reg_1539[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1469(3),
      I1 => trunc_ln46_s_reg_1474(3),
      O => \add_ln46_4_reg_1539[11]_i_14_n_5\
    );
\add_ln46_4_reg_1539[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[15]_i_10_n_10\,
      I1 => trunc_ln46_1_reg_1499(10),
      I2 => trunc_ln46_2_reg_1504(10),
      O => \add_ln46_4_reg_1539[11]_i_2_n_5\
    );
\add_ln46_4_reg_1539[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[15]_i_10_n_11\,
      I1 => trunc_ln46_1_reg_1499(9),
      I2 => trunc_ln46_2_reg_1504(9),
      O => \add_ln46_4_reg_1539[11]_i_3_n_5\
    );
\add_ln46_4_reg_1539[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[15]_i_10_n_12\,
      I1 => trunc_ln46_1_reg_1499(8),
      I2 => trunc_ln46_2_reg_1504(8),
      O => \add_ln46_4_reg_1539[11]_i_4_n_5\
    );
\add_ln46_4_reg_1539[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[11]_i_10_n_9\,
      I1 => trunc_ln46_1_reg_1499(7),
      I2 => trunc_ln46_2_reg_1504(7),
      O => \add_ln46_4_reg_1539[11]_i_5_n_5\
    );
\add_ln46_4_reg_1539[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[15]_i_10_n_9\,
      I1 => trunc_ln46_1_reg_1499(11),
      I2 => trunc_ln46_2_reg_1504(11),
      I3 => \add_ln46_4_reg_1539[11]_i_2_n_5\,
      O => \add_ln46_4_reg_1539[11]_i_6_n_5\
    );
\add_ln46_4_reg_1539[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[15]_i_10_n_10\,
      I1 => trunc_ln46_1_reg_1499(10),
      I2 => trunc_ln46_2_reg_1504(10),
      I3 => \add_ln46_4_reg_1539[11]_i_3_n_5\,
      O => \add_ln46_4_reg_1539[11]_i_7_n_5\
    );
\add_ln46_4_reg_1539[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[15]_i_10_n_11\,
      I1 => trunc_ln46_1_reg_1499(9),
      I2 => trunc_ln46_2_reg_1504(9),
      I3 => \add_ln46_4_reg_1539[11]_i_4_n_5\,
      O => \add_ln46_4_reg_1539[11]_i_8_n_5\
    );
\add_ln46_4_reg_1539[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[15]_i_10_n_12\,
      I1 => trunc_ln46_1_reg_1499(8),
      I2 => trunc_ln46_2_reg_1504(8),
      I3 => \add_ln46_4_reg_1539[11]_i_5_n_5\,
      O => \add_ln46_4_reg_1539[11]_i_9_n_5\
    );
\add_ln46_4_reg_1539[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1469(13),
      I1 => trunc_ln46_s_reg_1474(13),
      O => \add_ln46_4_reg_1539[15]_i_11_n_5\
    );
\add_ln46_4_reg_1539[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1469(12),
      I1 => trunc_ln46_s_reg_1474(12),
      O => \add_ln46_4_reg_1539[15]_i_12_n_5\
    );
\add_ln46_4_reg_1539[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1469(11),
      I1 => trunc_ln46_s_reg_1474(11),
      O => \add_ln46_4_reg_1539[15]_i_13_n_5\
    );
\add_ln46_4_reg_1539[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1469(10),
      I1 => trunc_ln46_s_reg_1474(10),
      O => \add_ln46_4_reg_1539[15]_i_18_n_5\
    );
\add_ln46_4_reg_1539[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1469(9),
      I1 => trunc_ln46_s_reg_1474(9),
      O => \add_ln46_4_reg_1539[15]_i_19_n_5\
    );
\add_ln46_4_reg_1539[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[15]_i_9_n_11\,
      I1 => trunc_ln46_1_reg_1499(13),
      I2 => trunc_ln46_2_reg_1504(13),
      O => \add_ln46_4_reg_1539[15]_i_2_n_5\
    );
\add_ln46_4_reg_1539[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1469(8),
      I1 => trunc_ln46_s_reg_1474(8),
      O => \add_ln46_4_reg_1539[15]_i_20_n_5\
    );
\add_ln46_4_reg_1539[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1469(7),
      I1 => trunc_ln46_s_reg_1474(7),
      O => \add_ln46_4_reg_1539[15]_i_21_n_5\
    );
\add_ln46_4_reg_1539[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[15]_i_9_n_12\,
      I1 => trunc_ln46_1_reg_1499(12),
      I2 => trunc_ln46_2_reg_1504(12),
      O => \add_ln46_4_reg_1539[15]_i_3_n_5\
    );
\add_ln46_4_reg_1539[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[15]_i_10_n_9\,
      I1 => trunc_ln46_1_reg_1499(11),
      I2 => trunc_ln46_2_reg_1504(11),
      O => \add_ln46_4_reg_1539[15]_i_4_n_5\
    );
\add_ln46_4_reg_1539[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => trunc_ln46_2_reg_1504(14),
      I1 => trunc_ln46_1_reg_1499(14),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9_n_10\,
      I3 => trunc_ln46_1_reg_1499(15),
      I4 => \add_ln46_4_reg_1539_reg[15]_i_9_n_9\,
      I5 => trunc_ln46_2_reg_1504(15),
      O => \add_ln46_4_reg_1539[15]_i_5_n_5\
    );
\add_ln46_4_reg_1539[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_4_reg_1539[15]_i_2_n_5\,
      I1 => trunc_ln46_1_reg_1499(14),
      I2 => \add_ln46_4_reg_1539_reg[15]_i_9_n_10\,
      I3 => trunc_ln46_2_reg_1504(14),
      O => \add_ln46_4_reg_1539[15]_i_6_n_5\
    );
\add_ln46_4_reg_1539[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[15]_i_9_n_11\,
      I1 => trunc_ln46_1_reg_1499(13),
      I2 => trunc_ln46_2_reg_1504(13),
      I3 => \add_ln46_4_reg_1539[15]_i_3_n_5\,
      O => \add_ln46_4_reg_1539[15]_i_7_n_5\
    );
\add_ln46_4_reg_1539[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[15]_i_9_n_12\,
      I1 => trunc_ln46_1_reg_1499(12),
      I2 => trunc_ln46_2_reg_1504(12),
      I3 => \add_ln46_4_reg_1539[15]_i_4_n_5\,
      O => \add_ln46_4_reg_1539[15]_i_8_n_5\
    );
\add_ln46_4_reg_1539[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[7]_i_10_n_10\,
      I1 => trunc_ln46_1_reg_1499(2),
      I2 => trunc_ln46_2_reg_1504(2),
      O => \add_ln46_4_reg_1539[3]_i_2_n_5\
    );
\add_ln46_4_reg_1539[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[7]_i_10_n_11\,
      I1 => trunc_ln46_1_reg_1499(1),
      I2 => trunc_ln46_2_reg_1504(1),
      O => \add_ln46_4_reg_1539[3]_i_3_n_5\
    );
\add_ln46_4_reg_1539[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[7]_i_10_n_12\,
      I1 => trunc_ln46_1_reg_1499(0),
      I2 => trunc_ln46_2_reg_1504(0),
      O => \add_ln46_4_reg_1539[3]_i_4_n_5\
    );
\add_ln46_4_reg_1539[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[7]_i_10_n_9\,
      I1 => trunc_ln46_1_reg_1499(3),
      I2 => trunc_ln46_2_reg_1504(3),
      I3 => \add_ln46_4_reg_1539[3]_i_2_n_5\,
      O => \add_ln46_4_reg_1539[3]_i_5_n_5\
    );
\add_ln46_4_reg_1539[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[7]_i_10_n_10\,
      I1 => trunc_ln46_1_reg_1499(2),
      I2 => trunc_ln46_2_reg_1504(2),
      I3 => \add_ln46_4_reg_1539[3]_i_3_n_5\,
      O => \add_ln46_4_reg_1539[3]_i_6_n_5\
    );
\add_ln46_4_reg_1539[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[7]_i_10_n_11\,
      I1 => trunc_ln46_1_reg_1499(1),
      I2 => trunc_ln46_2_reg_1504(1),
      I3 => \add_ln46_4_reg_1539[3]_i_4_n_5\,
      O => \add_ln46_4_reg_1539[3]_i_7_n_5\
    );
\add_ln46_4_reg_1539[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[7]_i_10_n_12\,
      I1 => trunc_ln46_1_reg_1499(0),
      I2 => trunc_ln46_2_reg_1504(0),
      O => \add_ln46_4_reg_1539[3]_i_8_n_5\
    );
\add_ln46_4_reg_1539[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1469(2),
      I1 => trunc_ln46_s_reg_1474(2),
      O => \add_ln46_4_reg_1539[7]_i_11_n_5\
    );
\add_ln46_4_reg_1539[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1469(1),
      I1 => trunc_ln46_s_reg_1474(1),
      O => \add_ln46_4_reg_1539[7]_i_12_n_5\
    );
\add_ln46_4_reg_1539[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1469(0),
      I1 => trunc_ln46_s_reg_1474(0),
      O => \add_ln46_4_reg_1539[7]_i_13_n_5\
    );
\add_ln46_4_reg_1539[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1469(0),
      I1 => trunc_ln46_s_reg_1474(0),
      O => \add_ln46_4_reg_1539[7]_i_17_n_5\
    );
\add_ln46_4_reg_1539[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[11]_i_10_n_10\,
      I1 => trunc_ln46_1_reg_1499(6),
      I2 => trunc_ln46_2_reg_1504(6),
      O => \add_ln46_4_reg_1539[7]_i_2_n_5\
    );
\add_ln46_4_reg_1539[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[11]_i_10_n_11\,
      I1 => trunc_ln46_1_reg_1499(5),
      I2 => trunc_ln46_2_reg_1504(5),
      O => \add_ln46_4_reg_1539[7]_i_3_n_5\
    );
\add_ln46_4_reg_1539[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[11]_i_10_n_12\,
      I1 => trunc_ln46_1_reg_1499(4),
      I2 => trunc_ln46_2_reg_1504(4),
      O => \add_ln46_4_reg_1539[7]_i_4_n_5\
    );
\add_ln46_4_reg_1539[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[7]_i_10_n_9\,
      I1 => trunc_ln46_1_reg_1499(3),
      I2 => trunc_ln46_2_reg_1504(3),
      O => \add_ln46_4_reg_1539[7]_i_5_n_5\
    );
\add_ln46_4_reg_1539[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[11]_i_10_n_9\,
      I1 => trunc_ln46_1_reg_1499(7),
      I2 => trunc_ln46_2_reg_1504(7),
      I3 => \add_ln46_4_reg_1539[7]_i_2_n_5\,
      O => \add_ln46_4_reg_1539[7]_i_6_n_5\
    );
\add_ln46_4_reg_1539[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[11]_i_10_n_10\,
      I1 => trunc_ln46_1_reg_1499(6),
      I2 => trunc_ln46_2_reg_1504(6),
      I3 => \add_ln46_4_reg_1539[7]_i_3_n_5\,
      O => \add_ln46_4_reg_1539[7]_i_7_n_5\
    );
\add_ln46_4_reg_1539[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[11]_i_10_n_11\,
      I1 => trunc_ln46_1_reg_1499(5),
      I2 => trunc_ln46_2_reg_1504(5),
      I3 => \add_ln46_4_reg_1539[7]_i_4_n_5\,
      O => \add_ln46_4_reg_1539[7]_i_8_n_5\
    );
\add_ln46_4_reg_1539[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_4_reg_1539_reg[11]_i_10_n_12\,
      I1 => trunc_ln46_1_reg_1499(4),
      I2 => trunc_ln46_2_reg_1504(4),
      I3 => \add_ln46_4_reg_1539[7]_i_5_n_5\,
      O => \add_ln46_4_reg_1539[7]_i_9_n_5\
    );
\add_ln46_4_reg_1539_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(0),
      Q => add_ln46_4_reg_1539(0),
      R => '0'
    );
\add_ln46_4_reg_1539_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(10),
      Q => add_ln46_4_reg_1539(10),
      R => '0'
    );
\add_ln46_4_reg_1539_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(11),
      Q => add_ln46_4_reg_1539(11),
      R => '0'
    );
\add_ln46_4_reg_1539_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_4_reg_1539_reg[7]_i_1_n_5\,
      CO(3) => \add_ln46_4_reg_1539_reg[11]_i_1_n_5\,
      CO(2) => \add_ln46_4_reg_1539_reg[11]_i_1_n_6\,
      CO(1) => \add_ln46_4_reg_1539_reg[11]_i_1_n_7\,
      CO(0) => \add_ln46_4_reg_1539_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_4_reg_1539[11]_i_2_n_5\,
      DI(2) => \add_ln46_4_reg_1539[11]_i_3_n_5\,
      DI(1) => \add_ln46_4_reg_1539[11]_i_4_n_5\,
      DI(0) => \add_ln46_4_reg_1539[11]_i_5_n_5\,
      O(3 downto 0) => add_ln46_4_fu_995_p2(11 downto 8),
      S(3) => \add_ln46_4_reg_1539[11]_i_6_n_5\,
      S(2) => \add_ln46_4_reg_1539[11]_i_7_n_5\,
      S(1) => \add_ln46_4_reg_1539[11]_i_8_n_5\,
      S(0) => \add_ln46_4_reg_1539[11]_i_9_n_5\
    );
\add_ln46_4_reg_1539_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_4_reg_1539_reg[7]_i_10_n_5\,
      CO(3) => \add_ln46_4_reg_1539_reg[11]_i_10_n_5\,
      CO(2) => \add_ln46_4_reg_1539_reg[11]_i_10_n_6\,
      CO(1) => \add_ln46_4_reg_1539_reg[11]_i_10_n_7\,
      CO(0) => \add_ln46_4_reg_1539_reg[11]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_4_reg_1539[11]_i_11_n_5\,
      DI(2) => \add_ln46_4_reg_1539[11]_i_12_n_5\,
      DI(1) => \add_ln46_4_reg_1539[11]_i_13_n_5\,
      DI(0) => \add_ln46_4_reg_1539[11]_i_14_n_5\,
      O(3) => \add_ln46_4_reg_1539_reg[11]_i_10_n_9\,
      O(2) => \add_ln46_4_reg_1539_reg[11]_i_10_n_10\,
      O(1) => \add_ln46_4_reg_1539_reg[11]_i_10_n_11\,
      O(0) => \add_ln46_4_reg_1539_reg[11]_i_10_n_12\,
      S(3) => network_mul_mul_16s_16s_30_1_1_U34_n_39,
      S(2) => network_mul_mul_16s_16s_30_1_1_U34_n_40,
      S(1) => network_mul_mul_16s_16s_30_1_1_U34_n_41,
      S(0) => network_mul_mul_16s_16s_30_1_1_U34_n_42
    );
\add_ln46_4_reg_1539_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(12),
      Q => add_ln46_4_reg_1539(12),
      R => '0'
    );
\add_ln46_4_reg_1539_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(13),
      Q => add_ln46_4_reg_1539(13),
      R => '0'
    );
\add_ln46_4_reg_1539_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(14),
      Q => add_ln46_4_reg_1539(14),
      R => '0'
    );
\add_ln46_4_reg_1539_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(15),
      Q => add_ln46_4_reg_1539(15),
      R => '0'
    );
\add_ln46_4_reg_1539_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_4_reg_1539_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln46_4_reg_1539_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln46_4_reg_1539_reg[15]_i_1_n_6\,
      CO(1) => \add_ln46_4_reg_1539_reg[15]_i_1_n_7\,
      CO(0) => \add_ln46_4_reg_1539_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln46_4_reg_1539[15]_i_2_n_5\,
      DI(1) => \add_ln46_4_reg_1539[15]_i_3_n_5\,
      DI(0) => \add_ln46_4_reg_1539[15]_i_4_n_5\,
      O(3 downto 0) => add_ln46_4_fu_995_p2(15 downto 12),
      S(3) => \add_ln46_4_reg_1539[15]_i_5_n_5\,
      S(2) => \add_ln46_4_reg_1539[15]_i_6_n_5\,
      S(1) => \add_ln46_4_reg_1539[15]_i_7_n_5\,
      S(0) => \add_ln46_4_reg_1539[15]_i_8_n_5\
    );
\add_ln46_4_reg_1539_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_4_reg_1539_reg[11]_i_10_n_5\,
      CO(3) => \add_ln46_4_reg_1539_reg[15]_i_10_n_5\,
      CO(2) => \add_ln46_4_reg_1539_reg[15]_i_10_n_6\,
      CO(1) => \add_ln46_4_reg_1539_reg[15]_i_10_n_7\,
      CO(0) => \add_ln46_4_reg_1539_reg[15]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_4_reg_1539[15]_i_18_n_5\,
      DI(2) => \add_ln46_4_reg_1539[15]_i_19_n_5\,
      DI(1) => \add_ln46_4_reg_1539[15]_i_20_n_5\,
      DI(0) => \add_ln46_4_reg_1539[15]_i_21_n_5\,
      O(3) => \add_ln46_4_reg_1539_reg[15]_i_10_n_9\,
      O(2) => \add_ln46_4_reg_1539_reg[15]_i_10_n_10\,
      O(1) => \add_ln46_4_reg_1539_reg[15]_i_10_n_11\,
      O(0) => \add_ln46_4_reg_1539_reg[15]_i_10_n_12\,
      S(3) => network_mul_mul_16s_16s_30_1_1_U34_n_43,
      S(2) => network_mul_mul_16s_16s_30_1_1_U34_n_44,
      S(1) => network_mul_mul_16s_16s_30_1_1_U34_n_45,
      S(0) => network_mul_mul_16s_16s_30_1_1_U34_n_46
    );
\add_ln46_4_reg_1539_reg[15]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_4_reg_1539_reg[15]_i_10_n_5\,
      CO(3) => \NLW_add_ln46_4_reg_1539_reg[15]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \add_ln46_4_reg_1539_reg[15]_i_9_n_6\,
      CO(1) => \add_ln46_4_reg_1539_reg[15]_i_9_n_7\,
      CO(0) => \add_ln46_4_reg_1539_reg[15]_i_9_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln46_4_reg_1539[15]_i_11_n_5\,
      DI(1) => \add_ln46_4_reg_1539[15]_i_12_n_5\,
      DI(0) => \add_ln46_4_reg_1539[15]_i_13_n_5\,
      O(3) => \add_ln46_4_reg_1539_reg[15]_i_9_n_9\,
      O(2) => \add_ln46_4_reg_1539_reg[15]_i_9_n_10\,
      O(1) => \add_ln46_4_reg_1539_reg[15]_i_9_n_11\,
      O(0) => \add_ln46_4_reg_1539_reg[15]_i_9_n_12\,
      S(3) => network_mul_mul_16s_16s_30_1_1_U34_n_47,
      S(2) => network_mul_mul_16s_16s_30_1_1_U34_n_48,
      S(1) => network_mul_mul_16s_16s_30_1_1_U34_n_49,
      S(0) => network_mul_mul_16s_16s_30_1_1_U34_n_50
    );
\add_ln46_4_reg_1539_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(1),
      Q => add_ln46_4_reg_1539(1),
      R => '0'
    );
\add_ln46_4_reg_1539_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(2),
      Q => add_ln46_4_reg_1539(2),
      R => '0'
    );
\add_ln46_4_reg_1539_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(3),
      Q => add_ln46_4_reg_1539(3),
      R => '0'
    );
\add_ln46_4_reg_1539_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_4_reg_1539_reg[3]_i_1_n_5\,
      CO(2) => \add_ln46_4_reg_1539_reg[3]_i_1_n_6\,
      CO(1) => \add_ln46_4_reg_1539_reg[3]_i_1_n_7\,
      CO(0) => \add_ln46_4_reg_1539_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_4_reg_1539[3]_i_2_n_5\,
      DI(2) => \add_ln46_4_reg_1539[3]_i_3_n_5\,
      DI(1) => \add_ln46_4_reg_1539[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln46_4_fu_995_p2(3 downto 0),
      S(3) => \add_ln46_4_reg_1539[3]_i_5_n_5\,
      S(2) => \add_ln46_4_reg_1539[3]_i_6_n_5\,
      S(1) => \add_ln46_4_reg_1539[3]_i_7_n_5\,
      S(0) => \add_ln46_4_reg_1539[3]_i_8_n_5\
    );
\add_ln46_4_reg_1539_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(4),
      Q => add_ln46_4_reg_1539(4),
      R => '0'
    );
\add_ln46_4_reg_1539_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(5),
      Q => add_ln46_4_reg_1539(5),
      R => '0'
    );
\add_ln46_4_reg_1539_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(6),
      Q => add_ln46_4_reg_1539(6),
      R => '0'
    );
\add_ln46_4_reg_1539_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(7),
      Q => add_ln46_4_reg_1539(7),
      R => '0'
    );
\add_ln46_4_reg_1539_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_4_reg_1539_reg[3]_i_1_n_5\,
      CO(3) => \add_ln46_4_reg_1539_reg[7]_i_1_n_5\,
      CO(2) => \add_ln46_4_reg_1539_reg[7]_i_1_n_6\,
      CO(1) => \add_ln46_4_reg_1539_reg[7]_i_1_n_7\,
      CO(0) => \add_ln46_4_reg_1539_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_4_reg_1539[7]_i_2_n_5\,
      DI(2) => \add_ln46_4_reg_1539[7]_i_3_n_5\,
      DI(1) => \add_ln46_4_reg_1539[7]_i_4_n_5\,
      DI(0) => \add_ln46_4_reg_1539[7]_i_5_n_5\,
      O(3 downto 0) => add_ln46_4_fu_995_p2(7 downto 4),
      S(3) => \add_ln46_4_reg_1539[7]_i_6_n_5\,
      S(2) => \add_ln46_4_reg_1539[7]_i_7_n_5\,
      S(1) => \add_ln46_4_reg_1539[7]_i_8_n_5\,
      S(0) => \add_ln46_4_reg_1539[7]_i_9_n_5\
    );
\add_ln46_4_reg_1539_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_4_reg_1539_reg[7]_i_10_n_5\,
      CO(2) => \add_ln46_4_reg_1539_reg[7]_i_10_n_6\,
      CO(1) => \add_ln46_4_reg_1539_reg[7]_i_10_n_7\,
      CO(0) => \add_ln46_4_reg_1539_reg[7]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_4_reg_1539[7]_i_11_n_5\,
      DI(2) => \add_ln46_4_reg_1539[7]_i_12_n_5\,
      DI(1) => \add_ln46_4_reg_1539[7]_i_13_n_5\,
      DI(0) => '0',
      O(3) => \add_ln46_4_reg_1539_reg[7]_i_10_n_9\,
      O(2) => \add_ln46_4_reg_1539_reg[7]_i_10_n_10\,
      O(1) => \add_ln46_4_reg_1539_reg[7]_i_10_n_11\,
      O(0) => \add_ln46_4_reg_1539_reg[7]_i_10_n_12\,
      S(3) => network_mul_mul_16s_16s_30_1_1_U34_n_36,
      S(2) => network_mul_mul_16s_16s_30_1_1_U34_n_37,
      S(1) => network_mul_mul_16s_16s_30_1_1_U34_n_38,
      S(0) => \add_ln46_4_reg_1539[7]_i_17_n_5\
    );
\add_ln46_4_reg_1539_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(8),
      Q => add_ln46_4_reg_1539(8),
      R => '0'
    );
\add_ln46_4_reg_1539_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln46_4_fu_995_p2(9),
      Q => add_ln46_4_reg_1539(9),
      R => '0'
    );
\add_ln46_5_reg_1559[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(11),
      I1 => trunc_ln46_3_reg_1524(11),
      O => \add_ln46_5_reg_1559[11]_i_2_n_5\
    );
\add_ln46_5_reg_1559[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(10),
      I1 => trunc_ln46_3_reg_1524(10),
      O => \add_ln46_5_reg_1559[11]_i_3_n_5\
    );
\add_ln46_5_reg_1559[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(9),
      I1 => trunc_ln46_3_reg_1524(9),
      O => \add_ln46_5_reg_1559[11]_i_4_n_5\
    );
\add_ln46_5_reg_1559[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(8),
      I1 => trunc_ln46_3_reg_1524(8),
      O => \add_ln46_5_reg_1559[11]_i_5_n_5\
    );
\add_ln46_5_reg_1559[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(15),
      I1 => trunc_ln46_3_reg_1524(15),
      O => \add_ln46_5_reg_1559[15]_i_2_n_5\
    );
\add_ln46_5_reg_1559[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(14),
      I1 => trunc_ln46_3_reg_1524(14),
      O => \add_ln46_5_reg_1559[15]_i_3_n_5\
    );
\add_ln46_5_reg_1559[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(13),
      I1 => trunc_ln46_3_reg_1524(13),
      O => \add_ln46_5_reg_1559[15]_i_4_n_5\
    );
\add_ln46_5_reg_1559[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(12),
      I1 => trunc_ln46_3_reg_1524(12),
      O => \add_ln46_5_reg_1559[15]_i_5_n_5\
    );
\add_ln46_5_reg_1559[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(3),
      I1 => trunc_ln46_3_reg_1524(3),
      O => \add_ln46_5_reg_1559[3]_i_2_n_5\
    );
\add_ln46_5_reg_1559[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(2),
      I1 => trunc_ln46_3_reg_1524(2),
      O => \add_ln46_5_reg_1559[3]_i_3_n_5\
    );
\add_ln46_5_reg_1559[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(1),
      I1 => trunc_ln46_3_reg_1524(1),
      O => \add_ln46_5_reg_1559[3]_i_4_n_5\
    );
\add_ln46_5_reg_1559[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(0),
      I1 => trunc_ln46_3_reg_1524(0),
      O => \add_ln46_5_reg_1559[3]_i_5_n_5\
    );
\add_ln46_5_reg_1559[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(7),
      I1 => trunc_ln46_3_reg_1524(7),
      O => \add_ln46_5_reg_1559[7]_i_2_n_5\
    );
\add_ln46_5_reg_1559[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(6),
      I1 => trunc_ln46_3_reg_1524(6),
      O => \add_ln46_5_reg_1559[7]_i_3_n_5\
    );
\add_ln46_5_reg_1559[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(5),
      I1 => trunc_ln46_3_reg_1524(5),
      O => \add_ln46_5_reg_1559[7]_i_4_n_5\
    );
\add_ln46_5_reg_1559[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln46_4_reg_1529(4),
      I1 => trunc_ln46_3_reg_1524(4),
      O => \add_ln46_5_reg_1559[7]_i_5_n_5\
    );
\add_ln46_5_reg_1559_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(0),
      Q => add_ln46_5_reg_1559(0),
      R => '0'
    );
\add_ln46_5_reg_1559_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(10),
      Q => add_ln46_5_reg_1559(10),
      R => '0'
    );
\add_ln46_5_reg_1559_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(11),
      Q => add_ln46_5_reg_1559(11),
      R => '0'
    );
\add_ln46_5_reg_1559_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_5_reg_1559_reg[7]_i_1_n_5\,
      CO(3) => \add_ln46_5_reg_1559_reg[11]_i_1_n_5\,
      CO(2) => \add_ln46_5_reg_1559_reg[11]_i_1_n_6\,
      CO(1) => \add_ln46_5_reg_1559_reg[11]_i_1_n_7\,
      CO(0) => \add_ln46_5_reg_1559_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln46_4_reg_1529(11 downto 8),
      O(3 downto 0) => add_ln46_5_fu_1068_p2(11 downto 8),
      S(3) => \add_ln46_5_reg_1559[11]_i_2_n_5\,
      S(2) => \add_ln46_5_reg_1559[11]_i_3_n_5\,
      S(1) => \add_ln46_5_reg_1559[11]_i_4_n_5\,
      S(0) => \add_ln46_5_reg_1559[11]_i_5_n_5\
    );
\add_ln46_5_reg_1559_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(12),
      Q => add_ln46_5_reg_1559(12),
      R => '0'
    );
\add_ln46_5_reg_1559_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(13),
      Q => add_ln46_5_reg_1559(13),
      R => '0'
    );
\add_ln46_5_reg_1559_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(14),
      Q => add_ln46_5_reg_1559(14),
      R => '0'
    );
\add_ln46_5_reg_1559_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(15),
      Q => add_ln46_5_reg_1559(15),
      R => '0'
    );
\add_ln46_5_reg_1559_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_5_reg_1559_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln46_5_reg_1559_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln46_5_reg_1559_reg[15]_i_1_n_6\,
      CO(1) => \add_ln46_5_reg_1559_reg[15]_i_1_n_7\,
      CO(0) => \add_ln46_5_reg_1559_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln46_4_reg_1529(14 downto 12),
      O(3 downto 0) => add_ln46_5_fu_1068_p2(15 downto 12),
      S(3) => \add_ln46_5_reg_1559[15]_i_2_n_5\,
      S(2) => \add_ln46_5_reg_1559[15]_i_3_n_5\,
      S(1) => \add_ln46_5_reg_1559[15]_i_4_n_5\,
      S(0) => \add_ln46_5_reg_1559[15]_i_5_n_5\
    );
\add_ln46_5_reg_1559_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(1),
      Q => add_ln46_5_reg_1559(1),
      R => '0'
    );
\add_ln46_5_reg_1559_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(2),
      Q => add_ln46_5_reg_1559(2),
      R => '0'
    );
\add_ln46_5_reg_1559_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(3),
      Q => add_ln46_5_reg_1559(3),
      R => '0'
    );
\add_ln46_5_reg_1559_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_5_reg_1559_reg[3]_i_1_n_5\,
      CO(2) => \add_ln46_5_reg_1559_reg[3]_i_1_n_6\,
      CO(1) => \add_ln46_5_reg_1559_reg[3]_i_1_n_7\,
      CO(0) => \add_ln46_5_reg_1559_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln46_4_reg_1529(3 downto 0),
      O(3 downto 0) => add_ln46_5_fu_1068_p2(3 downto 0),
      S(3) => \add_ln46_5_reg_1559[3]_i_2_n_5\,
      S(2) => \add_ln46_5_reg_1559[3]_i_3_n_5\,
      S(1) => \add_ln46_5_reg_1559[3]_i_4_n_5\,
      S(0) => \add_ln46_5_reg_1559[3]_i_5_n_5\
    );
\add_ln46_5_reg_1559_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(4),
      Q => add_ln46_5_reg_1559(4),
      R => '0'
    );
\add_ln46_5_reg_1559_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(5),
      Q => add_ln46_5_reg_1559(5),
      R => '0'
    );
\add_ln46_5_reg_1559_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(6),
      Q => add_ln46_5_reg_1559(6),
      R => '0'
    );
\add_ln46_5_reg_1559_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(7),
      Q => add_ln46_5_reg_1559(7),
      R => '0'
    );
\add_ln46_5_reg_1559_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_5_reg_1559_reg[3]_i_1_n_5\,
      CO(3) => \add_ln46_5_reg_1559_reg[7]_i_1_n_5\,
      CO(2) => \add_ln46_5_reg_1559_reg[7]_i_1_n_6\,
      CO(1) => \add_ln46_5_reg_1559_reg[7]_i_1_n_7\,
      CO(0) => \add_ln46_5_reg_1559_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln46_4_reg_1529(7 downto 4),
      O(3 downto 0) => add_ln46_5_fu_1068_p2(7 downto 4),
      S(3) => \add_ln46_5_reg_1559[7]_i_2_n_5\,
      S(2) => \add_ln46_5_reg_1559[7]_i_3_n_5\,
      S(1) => \add_ln46_5_reg_1559[7]_i_4_n_5\,
      S(0) => \add_ln46_5_reg_1559[7]_i_5_n_5\
    );
\add_ln46_5_reg_1559_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(8),
      Q => add_ln46_5_reg_1559(8),
      R => '0'
    );
\add_ln46_5_reg_1559_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_5_reg_15590,
      D => add_ln46_5_fu_1068_p2(9),
      Q => add_ln46_5_reg_1559(9),
      R => '0'
    );
\add_ln46_9_reg_1574[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(6),
      I1 => add_ln46_5_reg_1559(6),
      I2 => add_ln46_4_reg_1539(6),
      O => \add_ln46_9_reg_1574[11]_i_11_n_5\
    );
\add_ln46_9_reg_1574[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(5),
      I1 => add_ln46_5_reg_1559(5),
      I2 => add_ln46_4_reg_1539(5),
      O => \add_ln46_9_reg_1574[11]_i_12_n_5\
    );
\add_ln46_9_reg_1574[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(4),
      I1 => add_ln46_5_reg_1559(4),
      I2 => add_ln46_4_reg_1539(4),
      O => \add_ln46_9_reg_1574[11]_i_13_n_5\
    );
\add_ln46_9_reg_1574[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(3),
      I1 => add_ln46_5_reg_1559(3),
      I2 => add_ln46_4_reg_1539(3),
      O => \add_ln46_9_reg_1574[11]_i_14_n_5\
    );
\add_ln46_9_reg_1574[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(7),
      I1 => add_ln46_5_reg_1559(7),
      I2 => add_ln46_4_reg_1539(7),
      I3 => \add_ln46_9_reg_1574[11]_i_11_n_5\,
      O => \add_ln46_9_reg_1574[11]_i_15_n_5\
    );
\add_ln46_9_reg_1574[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(6),
      I1 => add_ln46_5_reg_1559(6),
      I2 => add_ln46_4_reg_1539(6),
      I3 => \add_ln46_9_reg_1574[11]_i_12_n_5\,
      O => \add_ln46_9_reg_1574[11]_i_16_n_5\
    );
\add_ln46_9_reg_1574[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(5),
      I1 => add_ln46_5_reg_1559(5),
      I2 => add_ln46_4_reg_1539(5),
      I3 => \add_ln46_9_reg_1574[11]_i_13_n_5\,
      O => \add_ln46_9_reg_1574[11]_i_17_n_5\
    );
\add_ln46_9_reg_1574[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(4),
      I1 => add_ln46_5_reg_1559(4),
      I2 => add_ln46_4_reg_1539(4),
      I3 => \add_ln46_9_reg_1574[11]_i_14_n_5\,
      O => \add_ln46_9_reg_1574[11]_i_18_n_5\
    );
\add_ln46_9_reg_1574[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[15]_i_11_n_10\,
      I1 => trunc_ln46_6_reg_1554(10),
      I2 => trunc_ln46_7_reg_1564(10),
      O => \add_ln46_9_reg_1574[11]_i_2_n_5\
    );
\add_ln46_9_reg_1574[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[15]_i_11_n_11\,
      I1 => trunc_ln46_6_reg_1554(9),
      I2 => trunc_ln46_7_reg_1564(9),
      O => \add_ln46_9_reg_1574[11]_i_3_n_5\
    );
\add_ln46_9_reg_1574[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[15]_i_11_n_12\,
      I1 => trunc_ln46_6_reg_1554(8),
      I2 => trunc_ln46_7_reg_1564(8),
      O => \add_ln46_9_reg_1574[11]_i_4_n_5\
    );
\add_ln46_9_reg_1574[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[11]_i_10_n_9\,
      I1 => trunc_ln46_6_reg_1554(7),
      I2 => trunc_ln46_7_reg_1564(7),
      O => \add_ln46_9_reg_1574[11]_i_5_n_5\
    );
\add_ln46_9_reg_1574[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[15]_i_11_n_9\,
      I1 => trunc_ln46_6_reg_1554(11),
      I2 => trunc_ln46_7_reg_1564(11),
      I3 => \add_ln46_9_reg_1574[11]_i_2_n_5\,
      O => \add_ln46_9_reg_1574[11]_i_6_n_5\
    );
\add_ln46_9_reg_1574[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[15]_i_11_n_10\,
      I1 => trunc_ln46_6_reg_1554(10),
      I2 => trunc_ln46_7_reg_1564(10),
      I3 => \add_ln46_9_reg_1574[11]_i_3_n_5\,
      O => \add_ln46_9_reg_1574[11]_i_7_n_5\
    );
\add_ln46_9_reg_1574[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[15]_i_11_n_11\,
      I1 => trunc_ln46_6_reg_1554(9),
      I2 => trunc_ln46_7_reg_1564(9),
      I3 => \add_ln46_9_reg_1574[11]_i_4_n_5\,
      O => \add_ln46_9_reg_1574[11]_i_8_n_5\
    );
\add_ln46_9_reg_1574[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[15]_i_11_n_12\,
      I1 => trunc_ln46_6_reg_1554(8),
      I2 => trunc_ln46_7_reg_1564(8),
      I3 => \add_ln46_9_reg_1574[11]_i_5_n_5\,
      O => \add_ln46_9_reg_1574[11]_i_9_n_5\
    );
\add_ln46_9_reg_1574[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \icmp_ln23_reg_1239_pp0_iter1_reg_reg_n_5_[0]\,
      O => add_ln46_9_reg_15740
    );
\add_ln46_9_reg_1574[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(13),
      I1 => add_ln46_5_reg_1559(13),
      I2 => add_ln46_4_reg_1539(13),
      O => \add_ln46_9_reg_1574[15]_i_12_n_5\
    );
\add_ln46_9_reg_1574[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(12),
      I1 => add_ln46_5_reg_1559(12),
      I2 => add_ln46_4_reg_1539(12),
      O => \add_ln46_9_reg_1574[15]_i_13_n_5\
    );
\add_ln46_9_reg_1574[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(11),
      I1 => add_ln46_5_reg_1559(11),
      I2 => add_ln46_4_reg_1539(11),
      O => \add_ln46_9_reg_1574[15]_i_14_n_5\
    );
\add_ln46_9_reg_1574[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln46_4_reg_1539(14),
      I1 => add_ln46_5_reg_1559(14),
      I2 => trunc_ln46_5_reg_1549(14),
      I3 => add_ln46_5_reg_1559(15),
      I4 => trunc_ln46_5_reg_1549(15),
      I5 => add_ln46_4_reg_1539(15),
      O => \add_ln46_9_reg_1574[15]_i_15_n_5\
    );
\add_ln46_9_reg_1574[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_9_reg_1574[15]_i_12_n_5\,
      I1 => add_ln46_5_reg_1559(14),
      I2 => trunc_ln46_5_reg_1549(14),
      I3 => add_ln46_4_reg_1539(14),
      O => \add_ln46_9_reg_1574[15]_i_16_n_5\
    );
\add_ln46_9_reg_1574[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(13),
      I1 => add_ln46_5_reg_1559(13),
      I2 => add_ln46_4_reg_1539(13),
      I3 => \add_ln46_9_reg_1574[15]_i_13_n_5\,
      O => \add_ln46_9_reg_1574[15]_i_17_n_5\
    );
\add_ln46_9_reg_1574[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(12),
      I1 => add_ln46_5_reg_1559(12),
      I2 => add_ln46_4_reg_1539(12),
      I3 => \add_ln46_9_reg_1574[15]_i_14_n_5\,
      O => \add_ln46_9_reg_1574[15]_i_18_n_5\
    );
\add_ln46_9_reg_1574[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(10),
      I1 => add_ln46_5_reg_1559(10),
      I2 => add_ln46_4_reg_1539(10),
      O => \add_ln46_9_reg_1574[15]_i_19_n_5\
    );
\add_ln46_9_reg_1574[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(9),
      I1 => add_ln46_5_reg_1559(9),
      I2 => add_ln46_4_reg_1539(9),
      O => \add_ln46_9_reg_1574[15]_i_20_n_5\
    );
\add_ln46_9_reg_1574[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(8),
      I1 => add_ln46_5_reg_1559(8),
      I2 => add_ln46_4_reg_1539(8),
      O => \add_ln46_9_reg_1574[15]_i_21_n_5\
    );
\add_ln46_9_reg_1574[15]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(7),
      I1 => add_ln46_5_reg_1559(7),
      I2 => add_ln46_4_reg_1539(7),
      O => \add_ln46_9_reg_1574[15]_i_22_n_5\
    );
\add_ln46_9_reg_1574[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(11),
      I1 => add_ln46_5_reg_1559(11),
      I2 => add_ln46_4_reg_1539(11),
      I3 => \add_ln46_9_reg_1574[15]_i_19_n_5\,
      O => \add_ln46_9_reg_1574[15]_i_23_n_5\
    );
\add_ln46_9_reg_1574[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(10),
      I1 => add_ln46_5_reg_1559(10),
      I2 => add_ln46_4_reg_1539(10),
      I3 => \add_ln46_9_reg_1574[15]_i_20_n_5\,
      O => \add_ln46_9_reg_1574[15]_i_24_n_5\
    );
\add_ln46_9_reg_1574[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(9),
      I1 => add_ln46_5_reg_1559(9),
      I2 => add_ln46_4_reg_1539(9),
      I3 => \add_ln46_9_reg_1574[15]_i_21_n_5\,
      O => \add_ln46_9_reg_1574[15]_i_25_n_5\
    );
\add_ln46_9_reg_1574[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(8),
      I1 => add_ln46_5_reg_1559(8),
      I2 => add_ln46_4_reg_1539(8),
      I3 => \add_ln46_9_reg_1574[15]_i_22_n_5\,
      O => \add_ln46_9_reg_1574[15]_i_26_n_5\
    );
\add_ln46_9_reg_1574[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[15]_i_10_n_11\,
      I1 => trunc_ln46_6_reg_1554(13),
      I2 => trunc_ln46_7_reg_1564(13),
      O => \add_ln46_9_reg_1574[15]_i_3_n_5\
    );
\add_ln46_9_reg_1574[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[15]_i_10_n_12\,
      I1 => trunc_ln46_6_reg_1554(12),
      I2 => trunc_ln46_7_reg_1564(12),
      O => \add_ln46_9_reg_1574[15]_i_4_n_5\
    );
\add_ln46_9_reg_1574[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[15]_i_11_n_9\,
      I1 => trunc_ln46_6_reg_1554(11),
      I2 => trunc_ln46_7_reg_1564(11),
      O => \add_ln46_9_reg_1574[15]_i_5_n_5\
    );
\add_ln46_9_reg_1574[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => trunc_ln46_7_reg_1564(14),
      I1 => trunc_ln46_6_reg_1554(14),
      I2 => \add_ln46_9_reg_1574_reg[15]_i_10_n_10\,
      I3 => trunc_ln46_6_reg_1554(15),
      I4 => \add_ln46_9_reg_1574_reg[15]_i_10_n_9\,
      I5 => trunc_ln46_7_reg_1564(15),
      O => \add_ln46_9_reg_1574[15]_i_6_n_5\
    );
\add_ln46_9_reg_1574[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_9_reg_1574[15]_i_3_n_5\,
      I1 => trunc_ln46_6_reg_1554(14),
      I2 => \add_ln46_9_reg_1574_reg[15]_i_10_n_10\,
      I3 => trunc_ln46_7_reg_1564(14),
      O => \add_ln46_9_reg_1574[15]_i_7_n_5\
    );
\add_ln46_9_reg_1574[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[15]_i_10_n_11\,
      I1 => trunc_ln46_6_reg_1554(13),
      I2 => trunc_ln46_7_reg_1564(13),
      I3 => \add_ln46_9_reg_1574[15]_i_4_n_5\,
      O => \add_ln46_9_reg_1574[15]_i_8_n_5\
    );
\add_ln46_9_reg_1574[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[15]_i_10_n_12\,
      I1 => trunc_ln46_6_reg_1554(12),
      I2 => trunc_ln46_7_reg_1564(12),
      I3 => \add_ln46_9_reg_1574[15]_i_5_n_5\,
      O => \add_ln46_9_reg_1574[15]_i_9_n_5\
    );
\add_ln46_9_reg_1574[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[7]_i_10_n_10\,
      I1 => trunc_ln46_6_reg_1554(2),
      I2 => trunc_ln46_7_reg_1564(2),
      O => \add_ln46_9_reg_1574[3]_i_2_n_5\
    );
\add_ln46_9_reg_1574[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[7]_i_10_n_11\,
      I1 => trunc_ln46_6_reg_1554(1),
      I2 => trunc_ln46_7_reg_1564(1),
      O => \add_ln46_9_reg_1574[3]_i_3_n_5\
    );
\add_ln46_9_reg_1574[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[7]_i_10_n_12\,
      I1 => trunc_ln46_6_reg_1554(0),
      I2 => trunc_ln46_7_reg_1564(0),
      O => \add_ln46_9_reg_1574[3]_i_4_n_5\
    );
\add_ln46_9_reg_1574[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[7]_i_10_n_9\,
      I1 => trunc_ln46_6_reg_1554(3),
      I2 => trunc_ln46_7_reg_1564(3),
      I3 => \add_ln46_9_reg_1574[3]_i_2_n_5\,
      O => \add_ln46_9_reg_1574[3]_i_5_n_5\
    );
\add_ln46_9_reg_1574[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[7]_i_10_n_10\,
      I1 => trunc_ln46_6_reg_1554(2),
      I2 => trunc_ln46_7_reg_1564(2),
      I3 => \add_ln46_9_reg_1574[3]_i_3_n_5\,
      O => \add_ln46_9_reg_1574[3]_i_6_n_5\
    );
\add_ln46_9_reg_1574[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[7]_i_10_n_11\,
      I1 => trunc_ln46_6_reg_1554(1),
      I2 => trunc_ln46_7_reg_1564(1),
      I3 => \add_ln46_9_reg_1574[3]_i_4_n_5\,
      O => \add_ln46_9_reg_1574[3]_i_7_n_5\
    );
\add_ln46_9_reg_1574[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[7]_i_10_n_12\,
      I1 => trunc_ln46_6_reg_1554(0),
      I2 => trunc_ln46_7_reg_1564(0),
      O => \add_ln46_9_reg_1574[3]_i_8_n_5\
    );
\add_ln46_9_reg_1574[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(2),
      I1 => add_ln46_5_reg_1559(2),
      I2 => add_ln46_4_reg_1539(2),
      O => \add_ln46_9_reg_1574[7]_i_11_n_5\
    );
\add_ln46_9_reg_1574[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(1),
      I1 => add_ln46_5_reg_1559(1),
      I2 => add_ln46_4_reg_1539(1),
      O => \add_ln46_9_reg_1574[7]_i_12_n_5\
    );
\add_ln46_9_reg_1574[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(0),
      I1 => add_ln46_5_reg_1559(0),
      I2 => add_ln46_4_reg_1539(0),
      O => \add_ln46_9_reg_1574[7]_i_13_n_5\
    );
\add_ln46_9_reg_1574[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(3),
      I1 => add_ln46_5_reg_1559(3),
      I2 => add_ln46_4_reg_1539(3),
      I3 => \add_ln46_9_reg_1574[7]_i_11_n_5\,
      O => \add_ln46_9_reg_1574[7]_i_14_n_5\
    );
\add_ln46_9_reg_1574[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(2),
      I1 => add_ln46_5_reg_1559(2),
      I2 => add_ln46_4_reg_1539(2),
      I3 => \add_ln46_9_reg_1574[7]_i_12_n_5\,
      O => \add_ln46_9_reg_1574[7]_i_15_n_5\
    );
\add_ln46_9_reg_1574[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(1),
      I1 => add_ln46_5_reg_1559(1),
      I2 => add_ln46_4_reg_1539(1),
      I3 => \add_ln46_9_reg_1574[7]_i_13_n_5\,
      O => \add_ln46_9_reg_1574[7]_i_16_n_5\
    );
\add_ln46_9_reg_1574[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => trunc_ln46_5_reg_1549(0),
      I1 => add_ln46_5_reg_1559(0),
      I2 => add_ln46_4_reg_1539(0),
      O => \add_ln46_9_reg_1574[7]_i_17_n_5\
    );
\add_ln46_9_reg_1574[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[11]_i_10_n_10\,
      I1 => trunc_ln46_6_reg_1554(6),
      I2 => trunc_ln46_7_reg_1564(6),
      O => \add_ln46_9_reg_1574[7]_i_2_n_5\
    );
\add_ln46_9_reg_1574[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[11]_i_10_n_11\,
      I1 => trunc_ln46_6_reg_1554(5),
      I2 => trunc_ln46_7_reg_1564(5),
      O => \add_ln46_9_reg_1574[7]_i_3_n_5\
    );
\add_ln46_9_reg_1574[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[11]_i_10_n_12\,
      I1 => trunc_ln46_6_reg_1554(4),
      I2 => trunc_ln46_7_reg_1564(4),
      O => \add_ln46_9_reg_1574[7]_i_4_n_5\
    );
\add_ln46_9_reg_1574[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[7]_i_10_n_9\,
      I1 => trunc_ln46_6_reg_1554(3),
      I2 => trunc_ln46_7_reg_1564(3),
      O => \add_ln46_9_reg_1574[7]_i_5_n_5\
    );
\add_ln46_9_reg_1574[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[11]_i_10_n_9\,
      I1 => trunc_ln46_6_reg_1554(7),
      I2 => trunc_ln46_7_reg_1564(7),
      I3 => \add_ln46_9_reg_1574[7]_i_2_n_5\,
      O => \add_ln46_9_reg_1574[7]_i_6_n_5\
    );
\add_ln46_9_reg_1574[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[11]_i_10_n_10\,
      I1 => trunc_ln46_6_reg_1554(6),
      I2 => trunc_ln46_7_reg_1564(6),
      I3 => \add_ln46_9_reg_1574[7]_i_3_n_5\,
      O => \add_ln46_9_reg_1574[7]_i_7_n_5\
    );
\add_ln46_9_reg_1574[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[11]_i_10_n_11\,
      I1 => trunc_ln46_6_reg_1554(5),
      I2 => trunc_ln46_7_reg_1564(5),
      I3 => \add_ln46_9_reg_1574[7]_i_4_n_5\,
      O => \add_ln46_9_reg_1574[7]_i_8_n_5\
    );
\add_ln46_9_reg_1574[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln46_9_reg_1574_reg[11]_i_10_n_12\,
      I1 => trunc_ln46_6_reg_1554(4),
      I2 => trunc_ln46_7_reg_1564(4),
      I3 => \add_ln46_9_reg_1574[7]_i_5_n_5\,
      O => \add_ln46_9_reg_1574[7]_i_9_n_5\
    );
\add_ln46_9_reg_1574_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(0),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(0),
      R => '0'
    );
\add_ln46_9_reg_1574_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(10),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(10),
      R => '0'
    );
\add_ln46_9_reg_1574_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(11),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(11),
      R => '0'
    );
\add_ln46_9_reg_1574_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_9_reg_1574_reg[7]_i_1_n_5\,
      CO(3) => \add_ln46_9_reg_1574_reg[11]_i_1_n_5\,
      CO(2) => \add_ln46_9_reg_1574_reg[11]_i_1_n_6\,
      CO(1) => \add_ln46_9_reg_1574_reg[11]_i_1_n_7\,
      CO(0) => \add_ln46_9_reg_1574_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_9_reg_1574[11]_i_2_n_5\,
      DI(2) => \add_ln46_9_reg_1574[11]_i_3_n_5\,
      DI(1) => \add_ln46_9_reg_1574[11]_i_4_n_5\,
      DI(0) => \add_ln46_9_reg_1574[11]_i_5_n_5\,
      O(3 downto 0) => add_ln46_9_fu_1106_p2(11 downto 8),
      S(3) => \add_ln46_9_reg_1574[11]_i_6_n_5\,
      S(2) => \add_ln46_9_reg_1574[11]_i_7_n_5\,
      S(1) => \add_ln46_9_reg_1574[11]_i_8_n_5\,
      S(0) => \add_ln46_9_reg_1574[11]_i_9_n_5\
    );
\add_ln46_9_reg_1574_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_9_reg_1574_reg[7]_i_10_n_5\,
      CO(3) => \add_ln46_9_reg_1574_reg[11]_i_10_n_5\,
      CO(2) => \add_ln46_9_reg_1574_reg[11]_i_10_n_6\,
      CO(1) => \add_ln46_9_reg_1574_reg[11]_i_10_n_7\,
      CO(0) => \add_ln46_9_reg_1574_reg[11]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_9_reg_1574[11]_i_11_n_5\,
      DI(2) => \add_ln46_9_reg_1574[11]_i_12_n_5\,
      DI(1) => \add_ln46_9_reg_1574[11]_i_13_n_5\,
      DI(0) => \add_ln46_9_reg_1574[11]_i_14_n_5\,
      O(3) => \add_ln46_9_reg_1574_reg[11]_i_10_n_9\,
      O(2) => \add_ln46_9_reg_1574_reg[11]_i_10_n_10\,
      O(1) => \add_ln46_9_reg_1574_reg[11]_i_10_n_11\,
      O(0) => \add_ln46_9_reg_1574_reg[11]_i_10_n_12\,
      S(3) => \add_ln46_9_reg_1574[11]_i_15_n_5\,
      S(2) => \add_ln46_9_reg_1574[11]_i_16_n_5\,
      S(1) => \add_ln46_9_reg_1574[11]_i_17_n_5\,
      S(0) => \add_ln46_9_reg_1574[11]_i_18_n_5\
    );
\add_ln46_9_reg_1574_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(12),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(12),
      R => '0'
    );
\add_ln46_9_reg_1574_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(13),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(13),
      R => '0'
    );
\add_ln46_9_reg_1574_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(14),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(14),
      R => '0'
    );
\add_ln46_9_reg_1574_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(15),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(15),
      R => '0'
    );
\add_ln46_9_reg_1574_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_9_reg_1574_reg[15]_i_11_n_5\,
      CO(3) => \NLW_add_ln46_9_reg_1574_reg[15]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \add_ln46_9_reg_1574_reg[15]_i_10_n_6\,
      CO(1) => \add_ln46_9_reg_1574_reg[15]_i_10_n_7\,
      CO(0) => \add_ln46_9_reg_1574_reg[15]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln46_9_reg_1574[15]_i_12_n_5\,
      DI(1) => \add_ln46_9_reg_1574[15]_i_13_n_5\,
      DI(0) => \add_ln46_9_reg_1574[15]_i_14_n_5\,
      O(3) => \add_ln46_9_reg_1574_reg[15]_i_10_n_9\,
      O(2) => \add_ln46_9_reg_1574_reg[15]_i_10_n_10\,
      O(1) => \add_ln46_9_reg_1574_reg[15]_i_10_n_11\,
      O(0) => \add_ln46_9_reg_1574_reg[15]_i_10_n_12\,
      S(3) => \add_ln46_9_reg_1574[15]_i_15_n_5\,
      S(2) => \add_ln46_9_reg_1574[15]_i_16_n_5\,
      S(1) => \add_ln46_9_reg_1574[15]_i_17_n_5\,
      S(0) => \add_ln46_9_reg_1574[15]_i_18_n_5\
    );
\add_ln46_9_reg_1574_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_9_reg_1574_reg[11]_i_10_n_5\,
      CO(3) => \add_ln46_9_reg_1574_reg[15]_i_11_n_5\,
      CO(2) => \add_ln46_9_reg_1574_reg[15]_i_11_n_6\,
      CO(1) => \add_ln46_9_reg_1574_reg[15]_i_11_n_7\,
      CO(0) => \add_ln46_9_reg_1574_reg[15]_i_11_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_9_reg_1574[15]_i_19_n_5\,
      DI(2) => \add_ln46_9_reg_1574[15]_i_20_n_5\,
      DI(1) => \add_ln46_9_reg_1574[15]_i_21_n_5\,
      DI(0) => \add_ln46_9_reg_1574[15]_i_22_n_5\,
      O(3) => \add_ln46_9_reg_1574_reg[15]_i_11_n_9\,
      O(2) => \add_ln46_9_reg_1574_reg[15]_i_11_n_10\,
      O(1) => \add_ln46_9_reg_1574_reg[15]_i_11_n_11\,
      O(0) => \add_ln46_9_reg_1574_reg[15]_i_11_n_12\,
      S(3) => \add_ln46_9_reg_1574[15]_i_23_n_5\,
      S(2) => \add_ln46_9_reg_1574[15]_i_24_n_5\,
      S(1) => \add_ln46_9_reg_1574[15]_i_25_n_5\,
      S(0) => \add_ln46_9_reg_1574[15]_i_26_n_5\
    );
\add_ln46_9_reg_1574_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_9_reg_1574_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln46_9_reg_1574_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln46_9_reg_1574_reg[15]_i_2_n_6\,
      CO(1) => \add_ln46_9_reg_1574_reg[15]_i_2_n_7\,
      CO(0) => \add_ln46_9_reg_1574_reg[15]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln46_9_reg_1574[15]_i_3_n_5\,
      DI(1) => \add_ln46_9_reg_1574[15]_i_4_n_5\,
      DI(0) => \add_ln46_9_reg_1574[15]_i_5_n_5\,
      O(3 downto 0) => add_ln46_9_fu_1106_p2(15 downto 12),
      S(3) => \add_ln46_9_reg_1574[15]_i_6_n_5\,
      S(2) => \add_ln46_9_reg_1574[15]_i_7_n_5\,
      S(1) => \add_ln46_9_reg_1574[15]_i_8_n_5\,
      S(0) => \add_ln46_9_reg_1574[15]_i_9_n_5\
    );
\add_ln46_9_reg_1574_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(1),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(1),
      R => '0'
    );
\add_ln46_9_reg_1574_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(2),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(2),
      R => '0'
    );
\add_ln46_9_reg_1574_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(3),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(3),
      R => '0'
    );
\add_ln46_9_reg_1574_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_9_reg_1574_reg[3]_i_1_n_5\,
      CO(2) => \add_ln46_9_reg_1574_reg[3]_i_1_n_6\,
      CO(1) => \add_ln46_9_reg_1574_reg[3]_i_1_n_7\,
      CO(0) => \add_ln46_9_reg_1574_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_9_reg_1574[3]_i_2_n_5\,
      DI(2) => \add_ln46_9_reg_1574[3]_i_3_n_5\,
      DI(1) => \add_ln46_9_reg_1574[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln46_9_fu_1106_p2(3 downto 0),
      S(3) => \add_ln46_9_reg_1574[3]_i_5_n_5\,
      S(2) => \add_ln46_9_reg_1574[3]_i_6_n_5\,
      S(1) => \add_ln46_9_reg_1574[3]_i_7_n_5\,
      S(0) => \add_ln46_9_reg_1574[3]_i_8_n_5\
    );
\add_ln46_9_reg_1574_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(4),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(4),
      R => '0'
    );
\add_ln46_9_reg_1574_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(5),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(5),
      R => '0'
    );
\add_ln46_9_reg_1574_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(6),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(6),
      R => '0'
    );
\add_ln46_9_reg_1574_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(7),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(7),
      R => '0'
    );
\add_ln46_9_reg_1574_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln46_9_reg_1574_reg[3]_i_1_n_5\,
      CO(3) => \add_ln46_9_reg_1574_reg[7]_i_1_n_5\,
      CO(2) => \add_ln46_9_reg_1574_reg[7]_i_1_n_6\,
      CO(1) => \add_ln46_9_reg_1574_reg[7]_i_1_n_7\,
      CO(0) => \add_ln46_9_reg_1574_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_9_reg_1574[7]_i_2_n_5\,
      DI(2) => \add_ln46_9_reg_1574[7]_i_3_n_5\,
      DI(1) => \add_ln46_9_reg_1574[7]_i_4_n_5\,
      DI(0) => \add_ln46_9_reg_1574[7]_i_5_n_5\,
      O(3 downto 0) => add_ln46_9_fu_1106_p2(7 downto 4),
      S(3) => \add_ln46_9_reg_1574[7]_i_6_n_5\,
      S(2) => \add_ln46_9_reg_1574[7]_i_7_n_5\,
      S(1) => \add_ln46_9_reg_1574[7]_i_8_n_5\,
      S(0) => \add_ln46_9_reg_1574[7]_i_9_n_5\
    );
\add_ln46_9_reg_1574_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln46_9_reg_1574_reg[7]_i_10_n_5\,
      CO(2) => \add_ln46_9_reg_1574_reg[7]_i_10_n_6\,
      CO(1) => \add_ln46_9_reg_1574_reg[7]_i_10_n_7\,
      CO(0) => \add_ln46_9_reg_1574_reg[7]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln46_9_reg_1574[7]_i_11_n_5\,
      DI(2) => \add_ln46_9_reg_1574[7]_i_12_n_5\,
      DI(1) => \add_ln46_9_reg_1574[7]_i_13_n_5\,
      DI(0) => '0',
      O(3) => \add_ln46_9_reg_1574_reg[7]_i_10_n_9\,
      O(2) => \add_ln46_9_reg_1574_reg[7]_i_10_n_10\,
      O(1) => \add_ln46_9_reg_1574_reg[7]_i_10_n_11\,
      O(0) => \add_ln46_9_reg_1574_reg[7]_i_10_n_12\,
      S(3) => \add_ln46_9_reg_1574[7]_i_14_n_5\,
      S(2) => \add_ln46_9_reg_1574[7]_i_15_n_5\,
      S(1) => \add_ln46_9_reg_1574[7]_i_16_n_5\,
      S(0) => \add_ln46_9_reg_1574[7]_i_17_n_5\
    );
\add_ln46_9_reg_1574_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(8),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(8),
      R => '0'
    );
\add_ln46_9_reg_1574_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln46_9_reg_15740,
      D => add_ln46_9_fu_1106_p2(9),
      Q => \add_ln46_9_reg_1574_reg[15]_0\(9),
      R => '0'
    );
add_ln46_reg_1569_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 0) => \out\(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln46_reg_1569_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => Q(6),
      B(3 downto 2) => B"11",
      B(1) => grp_depthwise_conv2d_fix_2_fu_427_output_height(1),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln46_reg_1569_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 0) => zext_ln38_1_reg_1378(4 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln46_reg_1569_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln46_reg_1569_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => add_ln46_5_reg_15590,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => ap_CS_fsm_pp0_stage2,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => add_ln46_reg_15690,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln46_reg_1569_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln46_reg_1569_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln46_reg_1569_reg_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => P(13 downto 0),
      PATTERNBDETECT => NLW_add_ln46_reg_1569_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln46_reg_1569_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln46_reg_1569_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln46_reg_1569_reg_UNDERFLOW_UNCONNECTED
    );
add_ln46_reg_1569_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp11_mid1_fu_1030_p2(2),
      I1 => select_ln24_7_reg_1319_pp0_iter1_reg,
      I2 => mul_ln46_1_reg_1421(2),
      I3 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I4 => tmp11_fu_1005_p2(2),
      O => \out\(2)
    );
add_ln46_reg_1569_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7844787778BB7888"
    )
        port map (
      I0 => zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg(1),
      I1 => select_ln24_7_reg_1319_pp0_iter1_reg,
      I2 => mul_ln46_1_reg_1421(1),
      I3 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I4 => zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg(1),
      I5 => mul_ln46_fu_1001_p2(1),
      O => \out\(1)
    );
add_ln46_reg_1569_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg(0),
      I1 => select_ln24_7_reg_1319_pp0_iter1_reg,
      I2 => zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg(0),
      I3 => icmp_ln32_reg_1248_pp0_iter1_reg,
      O => \out\(0)
    );
add_ln46_reg_1569_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln46_reg_1569_reg_i_15_n_5,
      CO(3) => NLW_add_ln46_reg_1569_reg_i_13_CO_UNCONNECTED(3),
      CO(2) => add_ln46_reg_1569_reg_i_13_n_6,
      CO(1) => add_ln46_reg_1569_reg_i_13_n_7,
      CO(0) => add_ln46_reg_1569_reg_i_13_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp11_mid1_fu_1030_p2(8 downto 5),
      S(3 downto 0) => B_0(8 downto 5)
    );
add_ln46_reg_1569_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln46_reg_1569_reg_i_16_n_5,
      CO(3) => NLW_add_ln46_reg_1569_reg_i_14_CO_UNCONNECTED(3),
      CO(2) => add_ln46_reg_1569_reg_i_14_n_6,
      CO(1) => add_ln46_reg_1569_reg_i_14_n_7,
      CO(0) => add_ln46_reg_1569_reg_i_14_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp11_fu_1005_p2(8 downto 5),
      S(3 downto 0) => mul_ln46_fu_1001_p2(8 downto 5)
    );
add_ln46_reg_1569_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln46_reg_1569_reg_i_15_n_5,
      CO(2) => add_ln46_reg_1569_reg_i_15_n_6,
      CO(1) => add_ln46_reg_1569_reg_i_15_n_7,
      CO(0) => add_ln46_reg_1569_reg_i_15_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg(4 downto 1),
      O(3 downto 1) => tmp11_mid1_fu_1030_p2(4 downto 2),
      O(0) => NLW_add_ln46_reg_1569_reg_i_15_O_UNCONNECTED(0),
      S(3) => add_ln46_reg_1569_reg_i_24_n_5,
      S(2) => add_ln46_reg_1569_reg_i_25_n_5,
      S(1) => add_ln46_reg_1569_reg_i_26_n_5,
      S(0) => add_ln46_reg_1569_reg_i_27_n_5
    );
add_ln46_reg_1569_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln46_reg_1569_reg_i_16_n_5,
      CO(2) => add_ln46_reg_1569_reg_i_16_n_6,
      CO(1) => add_ln46_reg_1569_reg_i_16_n_7,
      CO(0) => add_ln46_reg_1569_reg_i_16_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg(4 downto 1),
      O(3 downto 1) => tmp11_fu_1005_p2(4 downto 2),
      O(0) => NLW_add_ln46_reg_1569_reg_i_16_O_UNCONNECTED(0),
      S(3) => add_ln46_reg_1569_reg_i_28_n_5,
      S(2) => add_ln46_reg_1569_reg_i_29_n_5,
      S(1) => add_ln46_reg_1569_reg_i_30_n_5,
      S(0) => tmp11_fu_1005_p2(1)
    );
add_ln46_reg_1569_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln46_reg_1569_reg_i_17_n_5,
      CO(2) => add_ln46_reg_1569_reg_i_17_n_6,
      CO(1) => add_ln46_reg_1569_reg_i_17_n_7,
      CO(0) => add_ln46_reg_1569_reg_i_17_n_8,
      CYINIT => '0',
      DI(3) => add_ln46_reg_1569_reg_i_32_n_5,
      DI(2) => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(0),
      DI(1) => add_ln46_reg_1569_reg_i_33_n_5,
      DI(0) => '0',
      O(3) => add_ln46_reg_1569_reg_i_17_n_9,
      O(2) => add_ln46_reg_1569_reg_i_17_n_10,
      O(1) => mul_ln46_fu_1001_p2(1),
      O(0) => NLW_add_ln46_reg_1569_reg_i_17_O_UNCONNECTED(0),
      S(3) => add_ln46_reg_1569_reg_i_34_n_5,
      S(2) => add_ln46_reg_1569_reg_i_35_n_5,
      S(1) => add_ln46_reg_1569_reg_i_36_n_5,
      S(0) => '0'
    );
add_ln46_reg_1569_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln46_1_reg_1421(8),
      I1 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I2 => mul_ln46_fu_1001_p2(8),
      O => B_0(8)
    );
add_ln46_reg_1569_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln46_1_reg_1421(7),
      I1 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I2 => mul_ln46_fu_1001_p2(7),
      O => B_0(7)
    );
add_ln46_reg_1569_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => \icmp_ln23_reg_1239_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp0_stage3,
      O => add_ln46_reg_15690
    );
add_ln46_reg_1569_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln46_1_reg_1421(6),
      I1 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I2 => mul_ln46_fu_1001_p2(6),
      O => B_0(6)
    );
add_ln46_reg_1569_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln46_1_reg_1421(5),
      I1 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I2 => mul_ln46_fu_1001_p2(5),
      O => B_0(5)
    );
add_ln46_reg_1569_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln46_reg_1569_reg_i_23_n_5,
      CO(3 downto 2) => NLW_add_ln46_reg_1569_reg_i_22_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln46_reg_1569_reg_i_22_n_7,
      CO(0) => add_ln46_reg_1569_reg_i_22_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln46_reg_1569_reg_i_37_n_5,
      DI(0) => add_ln46_reg_1569_reg_i_38_n_5,
      O(3) => NLW_add_ln46_reg_1569_reg_i_22_O_UNCONNECTED(3),
      O(2 downto 0) => mul_ln46_fu_1001_p2(8 downto 6),
      S(3) => '0',
      S(2) => add_ln46_reg_1569_reg_i_39_n_5,
      S(1) => add_ln46_reg_1569_reg_i_40_n_5,
      S(0) => add_ln46_reg_1569_reg_i_41_n_5
    );
add_ln46_reg_1569_reg_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln46_reg_1569_reg_i_23_n_5,
      CO(2) => add_ln46_reg_1569_reg_i_23_n_6,
      CO(1) => add_ln46_reg_1569_reg_i_23_n_7,
      CO(0) => add_ln46_reg_1569_reg_i_23_n_8,
      CYINIT => '0',
      DI(3) => add_ln46_reg_1569_reg_i_42_n_5,
      DI(2) => add_ln46_reg_1569_reg_i_43_n_12,
      DI(1) => add_ln46_reg_1569_reg_i_17_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln46_fu_1001_p2(5 downto 2),
      S(3) => add_ln46_reg_1569_reg_i_44_n_5,
      S(2) => add_ln46_reg_1569_reg_i_45_n_5,
      S(1) => add_ln46_reg_1569_reg_i_17_n_9,
      S(0) => add_ln46_reg_1569_reg_i_17_n_10
    );
add_ln46_reg_1569_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg(4),
      I1 => mul_ln46_fu_1001_p2(4),
      I2 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I3 => mul_ln46_1_reg_1421(4),
      O => add_ln46_reg_1569_reg_i_24_n_5
    );
add_ln46_reg_1569_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg(3),
      I1 => mul_ln46_fu_1001_p2(3),
      I2 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I3 => mul_ln46_1_reg_1421(3),
      O => add_ln46_reg_1569_reg_i_25_n_5
    );
add_ln46_reg_1569_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg(2),
      I1 => mul_ln46_fu_1001_p2(2),
      I2 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I3 => mul_ln46_1_reg_1421(2),
      O => add_ln46_reg_1569_reg_i_26_n_5
    );
add_ln46_reg_1569_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg(1),
      I1 => mul_ln46_fu_1001_p2(1),
      I2 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I3 => mul_ln46_1_reg_1421(1),
      O => add_ln46_reg_1569_reg_i_27_n_5
    );
add_ln46_reg_1569_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg(4),
      I1 => mul_ln46_fu_1001_p2(4),
      O => add_ln46_reg_1569_reg_i_28_n_5
    );
add_ln46_reg_1569_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg(3),
      I1 => mul_ln46_fu_1001_p2(3),
      O => add_ln46_reg_1569_reg_i_29_n_5
    );
add_ln46_reg_1569_reg_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => grp_depthwise_conv2d_fix_2_fu_427_output_height(1)
    );
add_ln46_reg_1569_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg(2),
      I1 => mul_ln46_fu_1001_p2(2),
      O => add_ln46_reg_1569_reg_i_30_n_5
    );
add_ln46_reg_1569_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg(1),
      I1 => mul_ln46_fu_1001_p2(1),
      O => tmp11_fu_1005_p2(1)
    );
add_ln46_reg_1569_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(2),
      I1 => tmp_1_reg_1218(11),
      I2 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(1),
      I3 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(0),
      O => add_ln46_reg_1569_reg_i_32_n_5
    );
add_ln46_reg_1569_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(0),
      I1 => tmp_1_reg_1218(11),
      O => add_ln46_reg_1569_reg_i_33_n_5
    );
add_ln46_reg_1569_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp_1_reg_1218(11),
      I1 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(2),
      I2 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(0),
      I3 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(1),
      O => add_ln46_reg_1569_reg_i_34_n_5
    );
add_ln46_reg_1569_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(1),
      I1 => tmp_1_reg_1218(11),
      I2 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(0),
      O => add_ln46_reg_1569_reg_i_35_n_5
    );
add_ln46_reg_1569_reg_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(0),
      I1 => tmp_1_reg_1218(11),
      O => add_ln46_reg_1569_reg_i_36_n_5
    );
add_ln46_reg_1569_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(4),
      I1 => add_ln46_reg_1569_reg_i_43_n_10,
      I2 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(3),
      O => add_ln46_reg_1569_reg_i_37_n_5
    );
add_ln46_reg_1569_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA80"
    )
        port map (
      I0 => add_ln46_reg_1569_reg_i_43_n_11,
      I1 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(4),
      I2 => tmp_1_reg_1218(11),
      I3 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(3),
      O => add_ln46_reg_1569_reg_i_38_n_5
    );
add_ln46_reg_1569_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3480"
    )
        port map (
      I0 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(3),
      I1 => tmp_1_reg_1218(13),
      I2 => add_ln46_reg_1569_reg_i_43_n_5,
      I3 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(4),
      O => add_ln46_reg_1569_reg_i_39_n_5
    );
add_ln46_reg_1569_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp11_mid1_fu_1030_p2(8),
      I1 => select_ln24_7_reg_1319_pp0_iter1_reg,
      I2 => mul_ln46_1_reg_1421(8),
      I3 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I4 => tmp11_fu_1005_p2(8),
      O => \out\(8)
    );
add_ln46_reg_1569_reg_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => add_ln46_reg_1569_reg_i_37_n_5,
      I1 => tmp_1_reg_1218(13),
      I2 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(3),
      I3 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(4),
      I4 => add_ln46_reg_1569_reg_i_43_n_5,
      O => add_ln46_reg_1569_reg_i_40_n_5
    );
add_ln46_reg_1569_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(4),
      I1 => add_ln46_reg_1569_reg_i_43_n_10,
      I2 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(3),
      I3 => add_ln46_reg_1569_reg_i_38_n_5,
      O => add_ln46_reg_1569_reg_i_41_n_5
    );
add_ln46_reg_1569_reg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(3),
      I1 => tmp_1_reg_1218(11),
      I2 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(4),
      I3 => add_ln46_reg_1569_reg_i_43_n_11,
      O => add_ln46_reg_1569_reg_i_42_n_5
    );
add_ln46_reg_1569_reg_i_43: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln46_reg_1569_reg_i_17_n_5,
      CO(3) => add_ln46_reg_1569_reg_i_43_n_5,
      CO(2) => NLW_add_ln46_reg_1569_reg_i_43_CO_UNCONNECTED(2),
      CO(1) => add_ln46_reg_1569_reg_i_43_n_7,
      CO(0) => add_ln46_reg_1569_reg_i_43_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => add_ln46_reg_1569_reg_i_46_n_5,
      DI(1) => add_ln46_reg_1569_reg_i_47_n_5,
      DI(0) => add_ln46_reg_1569_reg_i_48_n_5,
      O(3) => NLW_add_ln46_reg_1569_reg_i_43_O_UNCONNECTED(3),
      O(2) => add_ln46_reg_1569_reg_i_43_n_10,
      O(1) => add_ln46_reg_1569_reg_i_43_n_11,
      O(0) => add_ln46_reg_1569_reg_i_43_n_12,
      S(3) => '1',
      S(2) => add_ln46_reg_1569_reg_i_49_n_5,
      S(1) => add_ln46_reg_1569_reg_i_50_n_5,
      S(0) => add_ln46_reg_1569_reg_i_51_n_5
    );
add_ln46_reg_1569_reg_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => add_ln46_reg_1569_reg_i_43_n_11,
      I1 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(4),
      I2 => tmp_1_reg_1218(11),
      I3 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(3),
      O => add_ln46_reg_1569_reg_i_44_n_5
    );
add_ln46_reg_1569_reg_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_ln46_reg_1569_reg_i_43_n_12,
      I1 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(3),
      I2 => tmp_1_reg_1218(11),
      O => add_ln46_reg_1569_reg_i_45_n_5
    );
add_ln46_reg_1569_reg_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_1_reg_1218(13),
      I1 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(2),
      O => add_ln46_reg_1569_reg_i_46_n_5
    );
add_ln46_reg_1569_reg_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(1),
      I1 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(2),
      I2 => tmp_1_reg_1218(13),
      I3 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(0),
      O => add_ln46_reg_1569_reg_i_47_n_5
    );
add_ln46_reg_1569_reg_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tmp_1_reg_1218(11),
      I1 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(2),
      I2 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(0),
      I3 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(1),
      O => add_ln46_reg_1569_reg_i_48_n_5
    );
add_ln46_reg_1569_reg_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(1),
      I1 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(2),
      I2 => tmp_1_reg_1218(13),
      O => add_ln46_reg_1569_reg_i_49_n_5
    );
add_ln46_reg_1569_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp11_mid1_fu_1030_p2(7),
      I1 => select_ln24_7_reg_1319_pp0_iter1_reg,
      I2 => mul_ln46_1_reg_1421(7),
      I3 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I4 => tmp11_fu_1005_p2(7),
      O => \out\(7)
    );
add_ln46_reg_1569_reg_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C740"
    )
        port map (
      I0 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(0),
      I1 => tmp_1_reg_1218(13),
      I2 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(1),
      I3 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(2),
      O => add_ln46_reg_1569_reg_i_50_n_5
    );
add_ln46_reg_1569_reg_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => add_ln46_reg_1569_reg_i_48_n_5,
      I1 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(1),
      I2 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(2),
      I3 => tmp_1_reg_1218(13),
      I4 => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(0),
      O => add_ln46_reg_1569_reg_i_51_n_5
    );
add_ln46_reg_1569_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp11_mid1_fu_1030_p2(6),
      I1 => select_ln24_7_reg_1319_pp0_iter1_reg,
      I2 => mul_ln46_1_reg_1421(6),
      I3 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I4 => tmp11_fu_1005_p2(6),
      O => \out\(6)
    );
add_ln46_reg_1569_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp11_mid1_fu_1030_p2(5),
      I1 => select_ln24_7_reg_1319_pp0_iter1_reg,
      I2 => mul_ln46_1_reg_1421(5),
      I3 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I4 => tmp11_fu_1005_p2(5),
      O => \out\(5)
    );
add_ln46_reg_1569_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp11_mid1_fu_1030_p2(4),
      I1 => select_ln24_7_reg_1319_pp0_iter1_reg,
      I2 => mul_ln46_1_reg_1421(4),
      I3 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I4 => tmp11_fu_1005_p2(4),
      O => \out\(4)
    );
add_ln46_reg_1569_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp11_mid1_fu_1030_p2(3),
      I1 => select_ln24_7_reg_1319_pp0_iter1_reg,
      I2 => mul_ln46_1_reg_1421(3),
      I3 => icmp_ln32_reg_1248_pp0_iter1_reg,
      I4 => tmp11_fu_1005_p2(3),
      O => \out\(3)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_427_ap_ready,
      I1 => grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_depthwise_conv2d_fix_2_fu_427_ap_done
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg,
      I3 => grp_depthwise_conv2d_fix_2_fu_427_ap_ready,
      I4 => Q(2),
      O => \ap_CS_fsm_reg[37]\(0)
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(2),
      I1 => grp_depthwise_conv2d_fix_2_fu_427_ap_ready,
      I2 => grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => \ap_CS_fsm_reg[37]\(1)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg,
      I3 => grp_depthwise_conv2d_fix_2_fu_427_ap_ready,
      I4 => Q(6),
      O => \ap_CS_fsm_reg[37]\(2)
    );
\ap_CS_fsm[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(6),
      I1 => grp_depthwise_conv2d_fix_2_fu_427_ap_ready,
      I2 => grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => \ap_CS_fsm_reg[37]\(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \ap_CS_fsm[6]_i_1__2_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_2_fu_427_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage0,
      Q => ap_CS_fsm_pp0_stage1,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage3,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => \^ap_cs_fsm_reg[5]_0\(0),
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[6]_i_1__2_n_5\,
      Q => grp_depthwise_conv2d_fix_2_fu_427_ap_ready,
      R => SS(0)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777700000000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_i_1_n_5
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_5,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F051F00000000000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_i_1_n_5
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_5,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C055C00000000000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter2_i_2_n_5,
      I4 => ap_enable_reg_pp0_iter2_reg_n_5,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter2_i_1_n_5
    );
ap_enable_reg_pp0_iter2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_CS_fsm_pp0_stage2,
      O => ap_enable_reg_pp0_iter2_i_2_n_5
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_5,
      Q => ap_enable_reg_pp0_iter2_reg_n_5,
      R => '0'
    );
grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_427_ap_ready,
      I1 => Q(5),
      I2 => Q(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg,
      O => \ap_CS_fsm_reg[6]_0\
    );
\icmp_ln23_reg_1239[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => add_ln23_reg_1443(5),
      I1 => add_ln23_reg_1443(4),
      I2 => add_ln23_reg_1443(3),
      O => \icmp_ln23_reg_1239[0]_i_10_n_5\
    );
\icmp_ln23_reg_1239[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => add_ln23_reg_1443(2),
      I1 => add_ln23_reg_1443(1),
      I2 => add_ln23_reg_1443(0),
      O => \icmp_ln23_reg_1239[0]_i_11_n_5\
    );
\icmp_ln23_reg_1239[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA00005000533"
    )
        port map (
      I0 => \indvar_flatten48_reg_304_reg_n_5_[13]\,
      I1 => add_ln23_reg_1443(13),
      I2 => \indvar_flatten48_reg_304_reg_n_5_[12]\,
      I3 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I4 => add_ln23_reg_1443(12),
      I5 => tmp_1_reg_1218(13),
      O => \icmp_ln23_reg_1239[0]_i_3_n_5\
    );
\icmp_ln23_reg_1239[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000AAAA2AAA"
    )
        port map (
      I0 => \icmp_ln23_reg_1239[0]_i_8_n_5\,
      I1 => add_ln23_reg_1443(9),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I5 => \indvar_flatten48_reg_304_reg_n_5_[9]\,
      O => \icmp_ln23_reg_1239[0]_i_4_n_5\
    );
\icmp_ln23_reg_1239[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A88802220222A"
    )
        port map (
      I0 => \icmp_ln23_reg_1239[0]_i_9_n_5\,
      I1 => \indvar_flatten48_reg_304_reg_n_5_[6]\,
      I2 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => add_ln23_reg_1443(6),
      I5 => tmp_1_reg_1218(11),
      O => \icmp_ln23_reg_1239[0]_i_5_n_5\
    );
\icmp_ln23_reg_1239[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101FF01010100"
    )
        port map (
      I0 => \indvar_flatten48_reg_304_reg_n_5_[5]\,
      I1 => \indvar_flatten48_reg_304_reg_n_5_[4]\,
      I2 => \indvar_flatten48_reg_304_reg_n_5_[3]\,
      I3 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => \icmp_ln23_reg_1239[0]_i_10_n_5\,
      O => \icmp_ln23_reg_1239[0]_i_6_n_5\
    );
\icmp_ln23_reg_1239[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101FF01010100"
    )
        port map (
      I0 => \indvar_flatten48_reg_304_reg_n_5_[0]\,
      I1 => \indvar_flatten48_reg_304_reg_n_5_[2]\,
      I2 => \indvar_flatten48_reg_304_reg_n_5_[1]\,
      I3 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => \icmp_ln23_reg_1239[0]_i_11_n_5\,
      O => \icmp_ln23_reg_1239[0]_i_7_n_5\
    );
\icmp_ln23_reg_1239[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA00005000533"
    )
        port map (
      I0 => \indvar_flatten48_reg_304_reg_n_5_[11]\,
      I1 => add_ln23_reg_1443(11),
      I2 => \indvar_flatten48_reg_304_reg_n_5_[10]\,
      I3 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I4 => add_ln23_reg_1443(10),
      I5 => tmp_1_reg_1218(11),
      O => \icmp_ln23_reg_1239[0]_i_8_n_5\
    );
\icmp_ln23_reg_1239[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300003000355"
    )
        port map (
      I0 => add_ln23_reg_1443(7),
      I1 => \indvar_flatten48_reg_304_reg_n_5_[7]\,
      I2 => \indvar_flatten48_reg_304_reg_n_5_[8]\,
      I3 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I4 => add_ln23_reg_1443(8),
      I5 => tmp_1_reg_1218(13),
      O => \icmp_ln23_reg_1239[0]_i_9_n_5\
    );
\icmp_ln23_reg_1239_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      Q => \icmp_ln23_reg_1239_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln23_reg_1239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln23_fu_483_p2,
      Q => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln23_reg_1239_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln23_reg_1239_reg[0]_i_2_n_5\,
      CO(3 downto 1) => \NLW_icmp_ln23_reg_1239_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln23_fu_483_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln23_reg_1239_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln23_reg_1239[0]_i_3_n_5\
    );
\icmp_ln23_reg_1239_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln23_reg_1239_reg[0]_i_2_n_5\,
      CO(2) => \icmp_ln23_reg_1239_reg[0]_i_2_n_6\,
      CO(1) => \icmp_ln23_reg_1239_reg[0]_i_2_n_7\,
      CO(0) => \icmp_ln23_reg_1239_reg[0]_i_2_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln23_reg_1239_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln23_reg_1239[0]_i_4_n_5\,
      S(2) => \icmp_ln23_reg_1239[0]_i_5_n_5\,
      S(1) => \icmp_ln23_reg_1239[0]_i_6_n_5\,
      S(0) => \icmp_ln23_reg_1239[0]_i_7_n_5\
    );
\icmp_ln32_reg_1248[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln23_fu_483_p2,
      O => icmp_ln32_reg_12480
    );
\icmp_ln32_reg_1248[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => tmp_1_reg_1218(11),
      I1 => \select_ln32_1_reg_1489_reg_n_5_[2]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I5 => indvar_flatten_reg_328(2),
      O => \icmp_ln32_reg_1248[0]_i_10_n_5\
    );
\icmp_ln32_reg_1248[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA55559555"
    )
        port map (
      I0 => tmp_1_reg_1218(13),
      I1 => \select_ln32_1_reg_1489_reg_n_5_[9]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I5 => indvar_flatten_reg_328(9),
      O => \icmp_ln32_reg_1248[0]_i_3_n_5\
    );
\icmp_ln32_reg_1248[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044411141"
    )
        port map (
      I0 => \icmp_ln32_reg_1248[0]_i_7_n_5\,
      I1 => tmp_1_reg_1218(13),
      I2 => \select_ln32_1_reg_1489_reg_n_5_[8]\,
      I3 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I4 => indvar_flatten_reg_328(8),
      I5 => \icmp_ln32_reg_1248[0]_i_8_n_5\,
      O => \icmp_ln32_reg_1248[0]_i_4_n_5\
    );
\icmp_ln32_reg_1248[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => indvar_flatten_reg_328(5),
      I1 => \select_ln32_1_reg_1489_reg_n_5_[5]\,
      I2 => \icmp_ln32_reg_1248[0]_i_9_n_5\,
      I3 => \select_ln32_1_reg_1489_reg_n_5_[3]\,
      I4 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I5 => indvar_flatten_reg_328(3),
      O => \icmp_ln32_reg_1248[0]_i_5_n_5\
    );
\icmp_ln32_reg_1248[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000511110005"
    )
        port map (
      I0 => \icmp_ln32_reg_1248[0]_i_10_n_5\,
      I1 => indvar_flatten_reg_328(1),
      I2 => \select_ln32_1_reg_1489_reg_n_5_[1]\,
      I3 => \select_ln32_1_reg_1489_reg_n_5_[0]\,
      I4 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I5 => indvar_flatten_reg_328(0),
      O => \icmp_ln32_reg_1248[0]_i_6_n_5\
    );
\icmp_ln32_reg_1248[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => tmp_1_reg_1218(11),
      I1 => \select_ln32_1_reg_1489_reg_n_5_[7]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I5 => indvar_flatten_reg_328(7),
      O => \icmp_ln32_reg_1248[0]_i_7_n_5\
    );
\icmp_ln32_reg_1248[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => tmp_1_reg_1218(11),
      I1 => \select_ln32_1_reg_1489_reg_n_5_[6]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I5 => indvar_flatten_reg_328(6),
      O => \icmp_ln32_reg_1248[0]_i_8_n_5\
    );
\icmp_ln32_reg_1248[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA55559555"
    )
        port map (
      I0 => tmp_1_reg_1218(13),
      I1 => \select_ln32_1_reg_1489_reg_n_5_[4]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I5 => indvar_flatten_reg_328(4),
      O => \icmp_ln32_reg_1248[0]_i_9_n_5\
    );
\icmp_ln32_reg_1248_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln32_reg_1248,
      Q => icmp_ln32_reg_1248_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln32_reg_1248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      Q => icmp_ln32_reg_1248,
      R => '0'
    );
\icmp_ln32_reg_1248_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      CO(2) => \icmp_ln32_reg_1248_reg[0]_i_2_n_6\,
      CO(1) => \icmp_ln32_reg_1248_reg[0]_i_2_n_7\,
      CO(0) => \icmp_ln32_reg_1248_reg[0]_i_2_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln32_reg_1248_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln32_reg_1248[0]_i_3_n_5\,
      S(2) => \icmp_ln32_reg_1248[0]_i_4_n_5\,
      S(1) => \icmp_ln32_reg_1248[0]_i_5_n_5\,
      S(0) => \icmp_ln32_reg_1248[0]_i_6_n_5\
    );
\icmp_ln33_1_reg_1293[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C3A5A500C3"
    )
        port map (
      I0 => out_w_0_reg_352(4),
      I1 => out_w_reg_1390(4),
      I2 => tmp_1_reg_1218(13),
      I3 => \icmp_ln33_1_reg_1293[0]_i_2_n_5\,
      I4 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I5 => \icmp_ln33_1_reg_1293[0]_i_4_n_5\,
      O => icmp_ln33_1_fu_555_p2
    );
\icmp_ln33_1_reg_1293[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFDF"
    )
        port map (
      I0 => out_w_reg_1390(3),
      I1 => out_w_reg_1390(0),
      I2 => out_w_reg_1390(2),
      I3 => out_w_reg_1390(1),
      I4 => tmp_1_reg_1218(11),
      O => \icmp_ln33_1_reg_1293[0]_i_2_n_5\
    );
\icmp_ln33_1_reg_1293[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => \icmp_ln33_1_reg_1293[0]_i_3_n_5\
    );
\icmp_ln33_1_reg_1293[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6FFFFF"
    )
        port map (
      I0 => out_w_0_reg_352(1),
      I1 => tmp_1_reg_1218(11),
      I2 => out_w_0_reg_352(3),
      I3 => out_w_0_reg_352(0),
      I4 => out_w_0_reg_352(2),
      O => \icmp_ln33_1_reg_1293[0]_i_4_n_5\
    );
\icmp_ln33_1_reg_1293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => icmp_ln33_1_fu_555_p2,
      Q => icmp_ln33_1_reg_1293,
      R => '0'
    );
\indvar_flatten48_reg_304[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg,
      O => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      O => indvar_flatten48_reg_3040
    );
\indvar_flatten48_reg_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1443(0),
      Q => \indvar_flatten48_reg_304_reg_n_5_[0]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1443(10),
      Q => \indvar_flatten48_reg_304_reg_n_5_[10]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1443(11),
      Q => \indvar_flatten48_reg_304_reg_n_5_[11]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1443(12),
      Q => \indvar_flatten48_reg_304_reg_n_5_[12]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1443(13),
      Q => \indvar_flatten48_reg_304_reg_n_5_[13]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1443(1),
      Q => \indvar_flatten48_reg_304_reg_n_5_[1]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1443(2),
      Q => \indvar_flatten48_reg_304_reg_n_5_[2]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1443(3),
      Q => \indvar_flatten48_reg_304_reg_n_5_[3]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1443(4),
      Q => \indvar_flatten48_reg_304_reg_n_5_[4]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1443(5),
      Q => \indvar_flatten48_reg_304_reg_n_5_[5]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1443(6),
      Q => \indvar_flatten48_reg_304_reg_n_5_[6]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1443(7),
      Q => \indvar_flatten48_reg_304_reg_n_5_[7]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1443(8),
      Q => \indvar_flatten48_reg_304_reg_n_5_[8]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1443(9),
      Q => \indvar_flatten48_reg_304_reg_n_5_[9]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_1_reg_1489_reg_n_5_[0]\,
      Q => indvar_flatten_reg_328(0),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_1_reg_1489_reg_n_5_[1]\,
      Q => indvar_flatten_reg_328(1),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_1_reg_1489_reg_n_5_[2]\,
      Q => indvar_flatten_reg_328(2),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_1_reg_1489_reg_n_5_[3]\,
      Q => indvar_flatten_reg_328(3),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_1_reg_1489_reg_n_5_[4]\,
      Q => indvar_flatten_reg_328(4),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_1_reg_1489_reg_n_5_[5]\,
      Q => indvar_flatten_reg_328(5),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_1_reg_1489_reg_n_5_[6]\,
      Q => indvar_flatten_reg_328(6),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_1_reg_1489_reg_n_5_[7]\,
      Q => indvar_flatten_reg_328(7),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_1_reg_1489_reg_n_5_[8]\,
      Q => indvar_flatten_reg_328(8),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_1_reg_1489_reg_n_5_[9]\,
      Q => indvar_flatten_reg_328(9),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\mul_ln38_1_reg_1287[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B847000000FF0000"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I2 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I3 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      I4 => tmp_1_reg_1218(13),
      I5 => \out_d_reg_1243[0]_i_1_n_5\,
      O => \mul_ln38_1_reg_1287[1]_i_2_n_5\
    );
\mul_ln38_1_reg_1287[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"478B74B800000000"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I2 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I3 => out_d_0_reg_316(0),
      I4 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      I5 => tmp_1_reg_1218(13),
      O => \mul_ln38_1_reg_1287[1]_i_3_n_5\
    );
\mul_ln38_1_reg_1287[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7F00000000"
    )
        port map (
      I0 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I4 => out_d_0_reg_316(0),
      I5 => tmp_1_reg_1218(13),
      O => \mul_ln38_1_reg_1287[1]_i_4_n_5\
    );
\mul_ln38_1_reg_1287[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B847000000FF0000"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I2 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I3 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      I4 => tmp_1_reg_1218(13),
      I5 => \out_d_reg_1243[0]_i_1_n_5\,
      O => \mul_ln38_1_reg_1287[1]_i_5_n_5\
    );
\mul_ln38_1_reg_1287[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3050"
    )
        port map (
      I0 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I1 => out_d_0_reg_316(1),
      I2 => tmp_1_reg_1218(13),
      I3 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      O => \mul_ln38_1_reg_1287[1]_i_6_n_5\
    );
\mul_ln38_1_reg_1287[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7F00000000"
    )
        port map (
      I0 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I4 => out_d_0_reg_316(0),
      I5 => tmp_1_reg_1218(13),
      O => \mul_ln38_1_reg_1287[1]_i_7_n_5\
    );
\mul_ln38_1_reg_1287[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747FF00FFFFFF00"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I2 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I3 => \out_d_reg_1243[0]_i_1_n_5\,
      I4 => tmp_1_reg_1218(13),
      I5 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      O => \mul_ln38_1_reg_1287[5]_i_10_n_5\
    );
\mul_ln38_1_reg_1287[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mul_ln38_1_reg_1287[8]_i_7_n_5\,
      I1 => \mul_ln38_1_reg_1287[8]_i_8_n_5\,
      I2 => \mul_ln38_1_reg_1287_reg[5]_i_3_n_11\,
      O => \mul_ln38_1_reg_1287[5]_i_2_n_5\
    );
\mul_ln38_1_reg_1287[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mul_ln38_1_reg_1287[8]_i_7_n_5\,
      I1 => \mul_ln38_1_reg_1287[8]_i_8_n_5\,
      I2 => \mul_ln38_1_reg_1287_reg[5]_i_3_n_11\,
      O => \mul_ln38_1_reg_1287[5]_i_4_n_5\
    );
\mul_ln38_1_reg_1287[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln38_1_reg_1287_reg[5]_i_3_n_12\,
      I1 => \mul_ln38_1_reg_1287[8]_i_7_n_5\,
      O => \mul_ln38_1_reg_1287[5]_i_5_n_5\
    );
\mul_ln38_1_reg_1287[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088800008000888"
    )
        port map (
      I0 => tmp_1_reg_1218(13),
      I1 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      I2 => out_d_0_reg_316(1),
      I3 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I4 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I5 => \out_d_reg_1243[0]_i_1_n_5\,
      O => \mul_ln38_1_reg_1287[5]_i_6_n_5\
    );
\mul_ln38_1_reg_1287[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0C0C0C0A0C0"
    )
        port map (
      I0 => \out_d_reg_1243[0]_i_1_n_5\,
      I1 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      I2 => tmp_1_reg_1218(13),
      I3 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I4 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I5 => out_d_0_reg_316(1),
      O => \mul_ln38_1_reg_1287[5]_i_7_n_5\
    );
\mul_ln38_1_reg_1287[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444DDD4D33300030"
    )
        port map (
      I0 => tmp_1_reg_1218(13),
      I1 => \out_d_reg_1243[0]_i_1_n_5\,
      I2 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I3 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I4 => out_d_0_reg_316(1),
      I5 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      O => \mul_ln38_1_reg_1287[5]_i_8_n_5\
    );
\mul_ln38_1_reg_1287[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B847B84700FFB847"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I2 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I3 => \out_d_reg_1243[0]_i_1_n_5\,
      I4 => tmp_1_reg_1218(13),
      I5 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      O => \mul_ln38_1_reg_1287[5]_i_9_n_5\
    );
\mul_ln38_1_reg_1287[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \mul_ln38_1_reg_1287_reg[5]_i_3_n_10\,
      I1 => \mul_ln38_1_reg_1287[8]_i_7_n_5\,
      I2 => \mul_ln38_1_reg_1287[8]_i_8_n_5\,
      O => \mul_ln38_1_reg_1287[8]_i_2_n_5\
    );
\mul_ln38_1_reg_1287[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFB80000FF00"
    )
        port map (
      I0 => out_d_0_reg_316(4),
      I1 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I2 => select_ln24_2_reg_1458(4),
      I3 => \mul_ln38_1_reg_1287_reg[5]_i_3_n_11\,
      I4 => \mul_ln38_1_reg_1287[8]_i_8_n_5\,
      I5 => \mul_ln38_1_reg_1287[8]_i_7_n_5\,
      O => \mul_ln38_1_reg_1287[8]_i_3_n_5\
    );
\mul_ln38_1_reg_1287[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A107"
    )
        port map (
      I0 => \out_d_reg_1243[3]_i_1_n_5\,
      I1 => tmp_1_reg_1218(13),
      I2 => \out_d_reg_1243[4]_i_2_n_5\,
      I3 => \mul_ln38_1_reg_1287_reg[5]_i_3_n_5\,
      O => \mul_ln38_1_reg_1287[8]_i_4_n_5\
    );
\mul_ln38_1_reg_1287[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \mul_ln38_1_reg_1287[8]_i_2_n_5\,
      I1 => \mul_ln38_1_reg_1287_reg[5]_i_3_n_5\,
      I2 => \mul_ln38_1_reg_1287[8]_i_8_n_5\,
      I3 => \out_d_reg_1243[3]_i_1_n_5\,
      O => \mul_ln38_1_reg_1287[8]_i_5_n_5\
    );
\mul_ln38_1_reg_1287[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \mul_ln38_1_reg_1287_reg[5]_i_3_n_10\,
      I1 => \mul_ln38_1_reg_1287[8]_i_7_n_5\,
      I2 => \mul_ln38_1_reg_1287[8]_i_8_n_5\,
      I3 => \mul_ln38_1_reg_1287[8]_i_3_n_5\,
      O => \mul_ln38_1_reg_1287[8]_i_6_n_5\
    );
\mul_ln38_1_reg_1287[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_d_reg_1243[3]_i_1_n_5\,
      I1 => tmp_1_reg_1218(13),
      O => \mul_ln38_1_reg_1287[8]_i_7_n_5\
    );
\mul_ln38_1_reg_1287[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out_d_reg_1243[4]_i_2_n_5\,
      I1 => tmp_1_reg_1218(13),
      O => \mul_ln38_1_reg_1287[8]_i_8_n_5\
    );
\mul_ln38_1_reg_1287_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => mul_ln38_1_fu_550_p2(1),
      Q => mul_ln38_1_reg_1287(1),
      R => '0'
    );
\mul_ln38_1_reg_1287_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln38_1_reg_1287_reg[1]_i_1_n_5\,
      CO(2) => \mul_ln38_1_reg_1287_reg[1]_i_1_n_6\,
      CO(1) => \mul_ln38_1_reg_1287_reg[1]_i_1_n_7\,
      CO(0) => \mul_ln38_1_reg_1287_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln38_1_reg_1287[1]_i_2_n_5\,
      DI(2) => \mul_ln38_1_reg_1287[1]_i_3_n_5\,
      DI(1) => \mul_ln38_1_reg_1287[1]_i_4_n_5\,
      DI(0) => '0',
      O(3) => \mul_ln38_1_reg_1287_reg[1]_i_1_n_9\,
      O(2) => \mul_ln38_1_reg_1287_reg[1]_i_1_n_10\,
      O(1) => mul_ln38_1_fu_550_p2(1),
      O(0) => \NLW_mul_ln38_1_reg_1287_reg[1]_i_1_O_UNCONNECTED\(0),
      S(3) => \mul_ln38_1_reg_1287[1]_i_5_n_5\,
      S(2) => \mul_ln38_1_reg_1287[1]_i_6_n_5\,
      S(1) => \mul_ln38_1_reg_1287[1]_i_7_n_5\,
      S(0) => '0'
    );
\mul_ln38_1_reg_1287_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => mul_ln38_1_fu_550_p2(2),
      Q => mul_ln38_1_reg_1287(2),
      R => '0'
    );
\mul_ln38_1_reg_1287_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => mul_ln38_1_fu_550_p2(3),
      Q => mul_ln38_1_reg_1287(3),
      R => '0'
    );
\mul_ln38_1_reg_1287_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => mul_ln38_1_fu_550_p2(4),
      Q => mul_ln38_1_reg_1287(4),
      R => '0'
    );
\mul_ln38_1_reg_1287_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => mul_ln38_1_fu_550_p2(5),
      Q => mul_ln38_1_reg_1287(5),
      R => '0'
    );
\mul_ln38_1_reg_1287_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln38_1_reg_1287_reg[5]_i_1_n_5\,
      CO(2) => \mul_ln38_1_reg_1287_reg[5]_i_1_n_6\,
      CO(1) => \mul_ln38_1_reg_1287_reg[5]_i_1_n_7\,
      CO(0) => \mul_ln38_1_reg_1287_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln38_1_reg_1287[5]_i_2_n_5\,
      DI(2) => \mul_ln38_1_reg_1287_reg[5]_i_3_n_12\,
      DI(1) => \mul_ln38_1_reg_1287_reg[1]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln38_1_fu_550_p2(5 downto 2),
      S(3) => \mul_ln38_1_reg_1287[5]_i_4_n_5\,
      S(2) => \mul_ln38_1_reg_1287[5]_i_5_n_5\,
      S(1) => \mul_ln38_1_reg_1287_reg[1]_i_1_n_9\,
      S(0) => \mul_ln38_1_reg_1287_reg[1]_i_1_n_10\
    );
\mul_ln38_1_reg_1287_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln38_1_reg_1287_reg[1]_i_1_n_5\,
      CO(3) => \mul_ln38_1_reg_1287_reg[5]_i_3_n_5\,
      CO(2) => \NLW_mul_ln38_1_reg_1287_reg[5]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \mul_ln38_1_reg_1287_reg[5]_i_3_n_7\,
      CO(0) => \mul_ln38_1_reg_1287_reg[5]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_ln38_1_reg_1287[5]_i_6_n_5\,
      DI(1) => \mul_ln38_1_reg_1287[5]_i_7_n_5\,
      DI(0) => \mul_ln38_1_reg_1287[5]_i_7_n_5\,
      O(3) => \NLW_mul_ln38_1_reg_1287_reg[5]_i_3_O_UNCONNECTED\(3),
      O(2) => \mul_ln38_1_reg_1287_reg[5]_i_3_n_10\,
      O(1) => \mul_ln38_1_reg_1287_reg[5]_i_3_n_11\,
      O(0) => \mul_ln38_1_reg_1287_reg[5]_i_3_n_12\,
      S(3) => '1',
      S(2) => \mul_ln38_1_reg_1287[5]_i_8_n_5\,
      S(1) => \mul_ln38_1_reg_1287[5]_i_9_n_5\,
      S(0) => \mul_ln38_1_reg_1287[5]_i_10_n_5\
    );
\mul_ln38_1_reg_1287_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => mul_ln38_1_fu_550_p2(6),
      Q => mul_ln38_1_reg_1287(6),
      R => '0'
    );
\mul_ln38_1_reg_1287_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => mul_ln38_1_fu_550_p2(7),
      Q => mul_ln38_1_reg_1287(7),
      R => '0'
    );
\mul_ln38_1_reg_1287_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => mul_ln38_1_fu_550_p2(8),
      Q => mul_ln38_1_reg_1287(8),
      R => '0'
    );
\mul_ln38_1_reg_1287_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln38_1_reg_1287_reg[5]_i_1_n_5\,
      CO(3 downto 2) => \NLW_mul_ln38_1_reg_1287_reg[8]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mul_ln38_1_reg_1287_reg[8]_i_1_n_7\,
      CO(0) => \mul_ln38_1_reg_1287_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln38_1_reg_1287[8]_i_2_n_5\,
      DI(0) => \mul_ln38_1_reg_1287[8]_i_3_n_5\,
      O(3) => \NLW_mul_ln38_1_reg_1287_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => mul_ln38_1_fu_550_p2(8 downto 6),
      S(3) => '0',
      S(2) => \mul_ln38_1_reg_1287[8]_i_4_n_5\,
      S(1) => \mul_ln38_1_reg_1287[8]_i_5_n_5\,
      S(0) => \mul_ln38_1_reg_1287[8]_i_6_n_5\
    );
\mul_ln38_reg_1233[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A95900000000"
    )
        port map (
      I0 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      I1 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I2 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I3 => out_d_0_reg_316(1),
      I4 => \out_d_reg_1243[0]_i_1_n_5\,
      I5 => tmp_1_reg_1218(13),
      O => \mul_ln38_reg_1233[1]_i_2_n_5\
    );
\mul_ln38_reg_1233[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA00008000"
    )
        port map (
      I0 => tmp_1_reg_1218(13),
      I1 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I5 => out_d_0_reg_316(1),
      O => \mul_ln38_reg_1233[1]_i_3_n_5\
    );
\mul_ln38_reg_1233[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA00008000"
    )
        port map (
      I0 => tmp_1_reg_1218(13),
      I1 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I5 => out_d_0_reg_316(0),
      O => \mul_ln38_reg_1233[1]_i_4_n_5\
    );
\mul_ln38_reg_1233[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A95900000000"
    )
        port map (
      I0 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      I1 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I2 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I3 => out_d_0_reg_316(1),
      I4 => \out_d_reg_1243[0]_i_1_n_5\,
      I5 => tmp_1_reg_1218(13),
      O => \mul_ln38_reg_1233[1]_i_5_n_5\
    );
\mul_ln38_reg_1233[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335ACC00000000"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I2 => out_d_0_reg_316(0),
      I3 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I4 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      I5 => tmp_1_reg_1218(13),
      O => \mul_ln38_reg_1233[1]_i_6_n_5\
    );
\mul_ln38_reg_1233[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA00008000"
    )
        port map (
      I0 => tmp_1_reg_1218(13),
      I1 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I5 => out_d_0_reg_316(0),
      O => \mul_ln38_reg_1233[1]_i_7_n_5\
    );
\mul_ln38_reg_1233[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAA2A00000000"
    )
        port map (
      I0 => out_d_0_reg_316(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I4 => \select_ln24_2_reg_1458_reg_n_5_[2]\,
      I5 => tmp_1_reg_1218(13),
      O => \mul_ln38_reg_1233[5]_i_10_n_5\
    );
\mul_ln38_reg_1233[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFB8FFB8004700"
    )
        port map (
      I0 => out_d_0_reg_316(3),
      I1 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I2 => \select_ln24_2_reg_1458_reg_n_5_[3]\,
      I3 => tmp_1_reg_1218(13),
      I4 => \mul_ln38_reg_1233[8]_i_7_n_5\,
      I5 => \mul_ln38_reg_1233_reg[5]_i_3_n_11\,
      O => \mul_ln38_reg_1233[5]_i_2_n_5\
    );
\mul_ln38_reg_1233[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFB8FFB8004700"
    )
        port map (
      I0 => out_d_0_reg_316(3),
      I1 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I2 => \select_ln24_2_reg_1458_reg_n_5_[3]\,
      I3 => tmp_1_reg_1218(13),
      I4 => \mul_ln38_reg_1233[8]_i_7_n_5\,
      I5 => \mul_ln38_reg_1233_reg[5]_i_3_n_11\,
      O => \mul_ln38_reg_1233[5]_i_4_n_5\
    );
\mul_ln38_reg_1233[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6665666AAAAAAAAA"
    )
        port map (
      I0 => \mul_ln38_reg_1233_reg[5]_i_3_n_12\,
      I1 => out_d_0_reg_316(3),
      I2 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => \select_ln24_2_reg_1458_reg_n_5_[3]\,
      I5 => tmp_1_reg_1218(13),
      O => \mul_ln38_reg_1233[5]_i_5_n_5\
    );
\mul_ln38_reg_1233[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8C8C0808088C08"
    )
        port map (
      I0 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      I1 => tmp_1_reg_1218(13),
      I2 => \out_d_reg_1243[0]_i_1_n_5\,
      I3 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I4 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I5 => out_d_0_reg_316(1),
      O => \mul_ln38_reg_1233[5]_i_6_n_5\
    );
\mul_ln38_reg_1233[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F0077775F000000"
    )
        port map (
      I0 => tmp_1_reg_1218(13),
      I1 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I2 => out_d_0_reg_316(1),
      I3 => out_d_0_reg_316(2),
      I4 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I5 => \select_ln24_2_reg_1458_reg_n_5_[2]\,
      O => \mul_ln38_reg_1233[5]_i_7_n_5\
    );
\mul_ln38_reg_1233[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A9595956A6A6A"
    )
        port map (
      I0 => \mul_ln38_reg_1233[5]_i_6_n_5\,
      I1 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      I2 => tmp_1_reg_1218(13),
      I3 => out_d_0_reg_316(1),
      I4 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I5 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      O => \mul_ln38_reg_1233[5]_i_8_n_5\
    );
\mul_ln38_reg_1233[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \mul_ln38_reg_1233[5]_i_6_n_5\,
      I1 => \mul_ln38_reg_1233[1]_i_3_n_5\,
      I2 => \mul_ln38_reg_1233[5]_i_10_n_5\,
      I3 => out_d_0_reg_316(0),
      I4 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I5 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      O => \mul_ln38_reg_1233[5]_i_9_n_5\
    );
\mul_ln38_reg_1233[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FF000000B800"
    )
        port map (
      I0 => out_d_0_reg_316(3),
      I1 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I2 => \select_ln24_2_reg_1458_reg_n_5_[3]\,
      I3 => tmp_1_reg_1218(13),
      I4 => \mul_ln38_reg_1233[8]_i_7_n_5\,
      I5 => \mul_ln38_reg_1233_reg[5]_i_3_n_10\,
      O => \mul_ln38_reg_1233[8]_i_2_n_5\
    );
\mul_ln38_reg_1233[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FF000000B800"
    )
        port map (
      I0 => out_d_0_reg_316(3),
      I1 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I2 => \select_ln24_2_reg_1458_reg_n_5_[3]\,
      I3 => tmp_1_reg_1218(13),
      I4 => \mul_ln38_reg_1233[8]_i_7_n_5\,
      I5 => \mul_ln38_reg_1233_reg[5]_i_3_n_11\,
      O => \mul_ln38_reg_1233[8]_i_3_n_5\
    );
\mul_ln38_reg_1233[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1C1C1131313C113"
    )
        port map (
      I0 => tmp_1_reg_1218(13),
      I1 => \mul_ln38_reg_1233[8]_i_7_n_5\,
      I2 => \mul_ln38_reg_1233_reg[5]_i_3_n_5\,
      I3 => \select_ln24_2_reg_1458_reg_n_5_[3]\,
      I4 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I5 => out_d_0_reg_316(3),
      O => \mul_ln38_reg_1233[8]_i_4_n_5\
    );
\mul_ln38_reg_1233[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \mul_ln38_reg_1233[8]_i_2_n_5\,
      I1 => \mul_ln38_reg_1233_reg[5]_i_3_n_5\,
      I2 => \mul_ln38_reg_1233[8]_i_8_n_5\,
      I3 => out_d_0_reg_316(3),
      I4 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I5 => \select_ln24_2_reg_1458_reg_n_5_[3]\,
      O => \mul_ln38_reg_1233[8]_i_5_n_5\
    );
\mul_ln38_reg_1233[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669666"
    )
        port map (
      I0 => \mul_ln38_reg_1233[8]_i_3_n_5\,
      I1 => \mul_ln38_reg_1233_reg[5]_i_3_n_10\,
      I2 => \mul_ln38_reg_1233[8]_i_7_n_5\,
      I3 => tmp_1_reg_1218(13),
      I4 => \mul_ln38_reg_1233[8]_i_9_n_5\,
      O => \mul_ln38_reg_1233[8]_i_6_n_5\
    );
\mul_ln38_reg_1233[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => out_d_0_reg_316(4),
      I1 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln24_2_reg_1458(4),
      O => \mul_ln38_reg_1233[8]_i_7_n_5\
    );
\mul_ln38_reg_1233[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA00008000"
    )
        port map (
      I0 => tmp_1_reg_1218(13),
      I1 => select_ln24_2_reg_1458(4),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I5 => out_d_0_reg_316(4),
      O => \mul_ln38_reg_1233[8]_i_8_n_5\
    );
\mul_ln38_reg_1233[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => out_d_0_reg_316(3),
      I1 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln24_2_reg_1458_reg_n_5_[3]\,
      O => \mul_ln38_reg_1233[8]_i_9_n_5\
    );
\mul_ln38_reg_1233_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => mul_ln38_fu_478_p2(1),
      Q => mul_ln38_reg_1233(1),
      R => '0'
    );
\mul_ln38_reg_1233_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln38_reg_1233_reg[1]_i_1_n_5\,
      CO(2) => \mul_ln38_reg_1233_reg[1]_i_1_n_6\,
      CO(1) => \mul_ln38_reg_1233_reg[1]_i_1_n_7\,
      CO(0) => \mul_ln38_reg_1233_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln38_reg_1233[1]_i_2_n_5\,
      DI(2) => \mul_ln38_reg_1233[1]_i_3_n_5\,
      DI(1) => \mul_ln38_reg_1233[1]_i_4_n_5\,
      DI(0) => '0',
      O(3) => \mul_ln38_reg_1233_reg[1]_i_1_n_9\,
      O(2) => \mul_ln38_reg_1233_reg[1]_i_1_n_10\,
      O(1) => mul_ln38_fu_478_p2(1),
      O(0) => \NLW_mul_ln38_reg_1233_reg[1]_i_1_O_UNCONNECTED\(0),
      S(3) => \mul_ln38_reg_1233[1]_i_5_n_5\,
      S(2) => \mul_ln38_reg_1233[1]_i_6_n_5\,
      S(1) => \mul_ln38_reg_1233[1]_i_7_n_5\,
      S(0) => '0'
    );
\mul_ln38_reg_1233_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => mul_ln38_fu_478_p2(2),
      Q => mul_ln38_reg_1233(2),
      R => '0'
    );
\mul_ln38_reg_1233_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => mul_ln38_fu_478_p2(3),
      Q => mul_ln38_reg_1233(3),
      R => '0'
    );
\mul_ln38_reg_1233_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => mul_ln38_fu_478_p2(4),
      Q => mul_ln38_reg_1233(4),
      R => '0'
    );
\mul_ln38_reg_1233_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => mul_ln38_fu_478_p2(5),
      Q => mul_ln38_reg_1233(5),
      R => '0'
    );
\mul_ln38_reg_1233_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln38_reg_1233_reg[5]_i_1_n_5\,
      CO(2) => \mul_ln38_reg_1233_reg[5]_i_1_n_6\,
      CO(1) => \mul_ln38_reg_1233_reg[5]_i_1_n_7\,
      CO(0) => \mul_ln38_reg_1233_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln38_reg_1233[5]_i_2_n_5\,
      DI(2) => \mul_ln38_reg_1233_reg[5]_i_3_n_12\,
      DI(1) => \mul_ln38_reg_1233_reg[1]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln38_fu_478_p2(5 downto 2),
      S(3) => \mul_ln38_reg_1233[5]_i_4_n_5\,
      S(2) => \mul_ln38_reg_1233[5]_i_5_n_5\,
      S(1) => \mul_ln38_reg_1233_reg[1]_i_1_n_9\,
      S(0) => \mul_ln38_reg_1233_reg[1]_i_1_n_10\
    );
\mul_ln38_reg_1233_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln38_reg_1233_reg[1]_i_1_n_5\,
      CO(3) => \mul_ln38_reg_1233_reg[5]_i_3_n_5\,
      CO(2) => \NLW_mul_ln38_reg_1233_reg[5]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \mul_ln38_reg_1233_reg[5]_i_3_n_7\,
      CO(0) => \mul_ln38_reg_1233_reg[5]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      DI(1) => \mul_ln38_reg_1233[5]_i_6_n_5\,
      DI(0) => \mul_ln38_reg_1233[5]_i_6_n_5\,
      O(3) => \NLW_mul_ln38_reg_1233_reg[5]_i_3_O_UNCONNECTED\(3),
      O(2) => \mul_ln38_reg_1233_reg[5]_i_3_n_10\,
      O(1) => \mul_ln38_reg_1233_reg[5]_i_3_n_11\,
      O(0) => \mul_ln38_reg_1233_reg[5]_i_3_n_12\,
      S(3) => '1',
      S(2) => \mul_ln38_reg_1233[5]_i_7_n_5\,
      S(1) => \mul_ln38_reg_1233[5]_i_8_n_5\,
      S(0) => \mul_ln38_reg_1233[5]_i_9_n_5\
    );
\mul_ln38_reg_1233_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => mul_ln38_fu_478_p2(6),
      Q => mul_ln38_reg_1233(6),
      R => '0'
    );
\mul_ln38_reg_1233_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => mul_ln38_fu_478_p2(7),
      Q => mul_ln38_reg_1233(7),
      R => '0'
    );
\mul_ln38_reg_1233_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => mul_ln38_fu_478_p2(8),
      Q => mul_ln38_reg_1233(8),
      R => '0'
    );
\mul_ln38_reg_1233_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln38_reg_1233_reg[5]_i_1_n_5\,
      CO(3 downto 2) => \NLW_mul_ln38_reg_1233_reg[8]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mul_ln38_reg_1233_reg[8]_i_1_n_7\,
      CO(0) => \mul_ln38_reg_1233_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln38_reg_1233[8]_i_2_n_5\,
      DI(0) => \mul_ln38_reg_1233[8]_i_3_n_5\,
      O(3) => \NLW_mul_ln38_reg_1233_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => mul_ln38_fu_478_p2(8 downto 6),
      S(3) => '0',
      S(2) => \mul_ln38_reg_1233[8]_i_4_n_5\,
      S(1) => \mul_ln38_reg_1233[8]_i_5_n_5\,
      S(0) => \mul_ln38_reg_1233[8]_i_6_n_5\
    );
\mul_ln46_1_reg_1421[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => out_d_reg_1243(2),
      I1 => tmp_1_reg_1218(11),
      I2 => out_d_reg_1243(1),
      I3 => out_d_reg_1243(0),
      O => \mul_ln46_1_reg_1421[1]_i_2_n_5\
    );
\mul_ln46_1_reg_1421[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_1_reg_1218(11),
      I1 => out_d_reg_1243(0),
      O => \mul_ln46_1_reg_1421[1]_i_3_n_5\
    );
\mul_ln46_1_reg_1421[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp_1_reg_1218(11),
      I1 => out_d_reg_1243(2),
      I2 => out_d_reg_1243(0),
      I3 => out_d_reg_1243(1),
      O => \mul_ln46_1_reg_1421[1]_i_4_n_5\
    );
\mul_ln46_1_reg_1421[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_d_reg_1243(1),
      I1 => tmp_1_reg_1218(11),
      I2 => out_d_reg_1243(0),
      O => \mul_ln46_1_reg_1421[1]_i_5_n_5\
    );
\mul_ln46_1_reg_1421[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_1_reg_1218(11),
      I1 => out_d_reg_1243(0),
      O => \mul_ln46_1_reg_1421[1]_i_6_n_5\
    );
\mul_ln46_1_reg_1421[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C740"
    )
        port map (
      I0 => out_d_reg_1243(0),
      I1 => tmp_1_reg_1218(13),
      I2 => out_d_reg_1243(1),
      I3 => out_d_reg_1243(2),
      O => \mul_ln46_1_reg_1421[5]_i_10_n_5\
    );
\mul_ln46_1_reg_1421[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \mul_ln46_1_reg_1421[5]_i_8_n_5\,
      I1 => out_d_reg_1243(1),
      I2 => out_d_reg_1243(2),
      I3 => tmp_1_reg_1218(13),
      I4 => out_d_reg_1243(0),
      O => \mul_ln46_1_reg_1421[5]_i_11_n_5\
    );
\mul_ln46_1_reg_1421[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => out_d_reg_1243(3),
      I1 => tmp_1_reg_1218(11),
      I2 => out_d_reg_1243(4),
      I3 => \mul_ln46_1_reg_1421_reg[5]_i_3_n_11\,
      O => \mul_ln46_1_reg_1421[5]_i_2_n_5\
    );
\mul_ln46_1_reg_1421[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \mul_ln46_1_reg_1421_reg[5]_i_3_n_11\,
      I1 => out_d_reg_1243(4),
      I2 => tmp_1_reg_1218(11),
      I3 => out_d_reg_1243(3),
      O => \mul_ln46_1_reg_1421[5]_i_4_n_5\
    );
\mul_ln46_1_reg_1421[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mul_ln46_1_reg_1421_reg[5]_i_3_n_12\,
      I1 => out_d_reg_1243(3),
      I2 => tmp_1_reg_1218(11),
      O => \mul_ln46_1_reg_1421[5]_i_5_n_5\
    );
\mul_ln46_1_reg_1421[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_1_reg_1218(13),
      I1 => out_d_reg_1243(2),
      O => \mul_ln46_1_reg_1421[5]_i_6_n_5\
    );
\mul_ln46_1_reg_1421[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => out_d_reg_1243(1),
      I1 => out_d_reg_1243(2),
      I2 => tmp_1_reg_1218(13),
      I3 => out_d_reg_1243(0),
      O => \mul_ln46_1_reg_1421[5]_i_7_n_5\
    );
\mul_ln46_1_reg_1421[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tmp_1_reg_1218(11),
      I1 => out_d_reg_1243(2),
      I2 => out_d_reg_1243(0),
      I3 => out_d_reg_1243(1),
      O => \mul_ln46_1_reg_1421[5]_i_8_n_5\
    );
\mul_ln46_1_reg_1421[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => out_d_reg_1243(1),
      I1 => out_d_reg_1243(2),
      I2 => tmp_1_reg_1218(13),
      O => \mul_ln46_1_reg_1421[5]_i_9_n_5\
    );
\mul_ln46_1_reg_1421[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => out_d_reg_1243(4),
      I1 => \mul_ln46_1_reg_1421_reg[5]_i_3_n_10\,
      I2 => out_d_reg_1243(3),
      O => \mul_ln46_1_reg_1421[8]_i_2_n_5\
    );
\mul_ln46_1_reg_1421[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA80"
    )
        port map (
      I0 => \mul_ln46_1_reg_1421_reg[5]_i_3_n_11\,
      I1 => out_d_reg_1243(4),
      I2 => tmp_1_reg_1218(11),
      I3 => out_d_reg_1243(3),
      O => \mul_ln46_1_reg_1421[8]_i_3_n_5\
    );
\mul_ln46_1_reg_1421[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3480"
    )
        port map (
      I0 => out_d_reg_1243(3),
      I1 => tmp_1_reg_1218(13),
      I2 => \mul_ln46_1_reg_1421_reg[5]_i_3_n_5\,
      I3 => out_d_reg_1243(4),
      O => \mul_ln46_1_reg_1421[8]_i_4_n_5\
    );
\mul_ln46_1_reg_1421[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \mul_ln46_1_reg_1421[8]_i_2_n_5\,
      I1 => tmp_1_reg_1218(13),
      I2 => out_d_reg_1243(3),
      I3 => out_d_reg_1243(4),
      I4 => \mul_ln46_1_reg_1421_reg[5]_i_3_n_5\,
      O => \mul_ln46_1_reg_1421[8]_i_5_n_5\
    );
\mul_ln46_1_reg_1421[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => out_d_reg_1243(4),
      I1 => \mul_ln46_1_reg_1421_reg[5]_i_3_n_10\,
      I2 => out_d_reg_1243(3),
      I3 => \mul_ln46_1_reg_1421[8]_i_3_n_5\,
      O => \mul_ln46_1_reg_1421[8]_i_6_n_5\
    );
\mul_ln46_1_reg_1421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln46_1_reg_14210,
      D => mul_ln46_1_fu_757_p2(1),
      Q => mul_ln46_1_reg_1421(1),
      R => '0'
    );
\mul_ln46_1_reg_1421_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln46_1_reg_1421_reg[1]_i_1_n_5\,
      CO(2) => \mul_ln46_1_reg_1421_reg[1]_i_1_n_6\,
      CO(1) => \mul_ln46_1_reg_1421_reg[1]_i_1_n_7\,
      CO(0) => \mul_ln46_1_reg_1421_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln46_1_reg_1421[1]_i_2_n_5\,
      DI(2) => out_d_reg_1243(0),
      DI(1) => \mul_ln46_1_reg_1421[1]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \mul_ln46_1_reg_1421_reg[1]_i_1_n_9\,
      O(2) => \mul_ln46_1_reg_1421_reg[1]_i_1_n_10\,
      O(1) => mul_ln46_1_fu_757_p2(1),
      O(0) => \NLW_mul_ln46_1_reg_1421_reg[1]_i_1_O_UNCONNECTED\(0),
      S(3) => \mul_ln46_1_reg_1421[1]_i_4_n_5\,
      S(2) => \mul_ln46_1_reg_1421[1]_i_5_n_5\,
      S(1) => \mul_ln46_1_reg_1421[1]_i_6_n_5\,
      S(0) => '0'
    );
\mul_ln46_1_reg_1421_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln46_1_reg_14210,
      D => mul_ln46_1_fu_757_p2(2),
      Q => mul_ln46_1_reg_1421(2),
      R => '0'
    );
\mul_ln46_1_reg_1421_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln46_1_reg_14210,
      D => mul_ln46_1_fu_757_p2(3),
      Q => mul_ln46_1_reg_1421(3),
      R => '0'
    );
\mul_ln46_1_reg_1421_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln46_1_reg_14210,
      D => mul_ln46_1_fu_757_p2(4),
      Q => mul_ln46_1_reg_1421(4),
      R => '0'
    );
\mul_ln46_1_reg_1421_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln46_1_reg_14210,
      D => mul_ln46_1_fu_757_p2(5),
      Q => mul_ln46_1_reg_1421(5),
      R => '0'
    );
\mul_ln46_1_reg_1421_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln46_1_reg_1421_reg[5]_i_1_n_5\,
      CO(2) => \mul_ln46_1_reg_1421_reg[5]_i_1_n_6\,
      CO(1) => \mul_ln46_1_reg_1421_reg[5]_i_1_n_7\,
      CO(0) => \mul_ln46_1_reg_1421_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln46_1_reg_1421[5]_i_2_n_5\,
      DI(2) => \mul_ln46_1_reg_1421_reg[5]_i_3_n_12\,
      DI(1) => \mul_ln46_1_reg_1421_reg[1]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln46_1_fu_757_p2(5 downto 2),
      S(3) => \mul_ln46_1_reg_1421[5]_i_4_n_5\,
      S(2) => \mul_ln46_1_reg_1421[5]_i_5_n_5\,
      S(1) => \mul_ln46_1_reg_1421_reg[1]_i_1_n_9\,
      S(0) => \mul_ln46_1_reg_1421_reg[1]_i_1_n_10\
    );
\mul_ln46_1_reg_1421_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln46_1_reg_1421_reg[1]_i_1_n_5\,
      CO(3) => \mul_ln46_1_reg_1421_reg[5]_i_3_n_5\,
      CO(2) => \NLW_mul_ln46_1_reg_1421_reg[5]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \mul_ln46_1_reg_1421_reg[5]_i_3_n_7\,
      CO(0) => \mul_ln46_1_reg_1421_reg[5]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_ln46_1_reg_1421[5]_i_6_n_5\,
      DI(1) => \mul_ln46_1_reg_1421[5]_i_7_n_5\,
      DI(0) => \mul_ln46_1_reg_1421[5]_i_8_n_5\,
      O(3) => \NLW_mul_ln46_1_reg_1421_reg[5]_i_3_O_UNCONNECTED\(3),
      O(2) => \mul_ln46_1_reg_1421_reg[5]_i_3_n_10\,
      O(1) => \mul_ln46_1_reg_1421_reg[5]_i_3_n_11\,
      O(0) => \mul_ln46_1_reg_1421_reg[5]_i_3_n_12\,
      S(3) => '1',
      S(2) => \mul_ln46_1_reg_1421[5]_i_9_n_5\,
      S(1) => \mul_ln46_1_reg_1421[5]_i_10_n_5\,
      S(0) => \mul_ln46_1_reg_1421[5]_i_11_n_5\
    );
\mul_ln46_1_reg_1421_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln46_1_reg_14210,
      D => mul_ln46_1_fu_757_p2(6),
      Q => mul_ln46_1_reg_1421(6),
      R => '0'
    );
\mul_ln46_1_reg_1421_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln46_1_reg_14210,
      D => mul_ln46_1_fu_757_p2(7),
      Q => mul_ln46_1_reg_1421(7),
      R => '0'
    );
\mul_ln46_1_reg_1421_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln46_1_reg_14210,
      D => mul_ln46_1_fu_757_p2(8),
      Q => mul_ln46_1_reg_1421(8),
      R => '0'
    );
\mul_ln46_1_reg_1421_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln46_1_reg_1421_reg[5]_i_1_n_5\,
      CO(3 downto 2) => \NLW_mul_ln46_1_reg_1421_reg[8]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mul_ln46_1_reg_1421_reg[8]_i_1_n_7\,
      CO(0) => \mul_ln46_1_reg_1421_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln46_1_reg_1421[8]_i_2_n_5\,
      DI(0) => \mul_ln46_1_reg_1421[8]_i_3_n_5\,
      O(3) => \NLW_mul_ln46_1_reg_1421_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => mul_ln46_1_fu_757_p2(8 downto 6),
      S(3) => '0',
      S(2) => \mul_ln46_1_reg_1421[8]_i_4_n_5\,
      S(1) => \mul_ln46_1_reg_1421[8]_i_5_n_5\,
      S(0) => \mul_ln46_1_reg_1421[8]_i_6_n_5\
    );
\mul_ln4_reg_1213[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(6),
      I1 => grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => tmp_1_reg_1218(11),
      O => \mul_ln4_reg_1213[7]_i_1_n_5\
    );
\mul_ln4_reg_1213[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(6),
      I1 => grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => tmp_1_reg_1218(13),
      O => \mul_ln4_reg_1213[9]_i_1_n_5\
    );
\mul_ln4_reg_1213_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln4_reg_1213[7]_i_1_n_5\,
      Q => tmp_1_reg_1218(11),
      R => '0'
    );
\mul_ln4_reg_1213_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln4_reg_1213[9]_i_1_n_5\,
      Q => tmp_1_reg_1218(13),
      R => '0'
    );
network_mul_mul_16s_16s_30_1_1_U34: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1
     port map (
      A(0) => network_mul_mul_16s_16s_30_1_1_U38_n_21,
      D(15 downto 0) => D(15 downto 0),
      P(13 downto 0) => trunc_ln_reg_1469(13 downto 0),
      Q(3) => \^ap_cs_fsm_reg[5]_0\(0),
      Q(2) => ap_CS_fsm_pp0_stage3,
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage1,
      S(2) => network_mul_mul_16s_16s_30_1_1_U34_n_36,
      S(1) => network_mul_mul_16s_16s_30_1_1_U34_n_37,
      S(0) => network_mul_mul_16s_16s_30_1_1_U34_n_38,
      \add_ln46_4_reg_1539_reg[15]_i_9\(15 downto 0) => trunc_ln46_s_reg_1474(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \icmp_ln23_reg_1239_reg[0]\ => network_mul_mul_16s_16s_30_1_1_U34_n_19,
      \^p\(3) => network_mul_mul_16s_16s_30_1_1_U34_n_39,
      \^p\(2) => network_mul_mul_16s_16s_30_1_1_U34_n_40,
      \^p\(1) => network_mul_mul_16s_16s_30_1_1_U34_n_41,
      \^p\(0) => network_mul_mul_16s_16s_30_1_1_U34_n_42,
      p_0(3) => network_mul_mul_16s_16s_30_1_1_U34_n_43,
      p_0(2) => network_mul_mul_16s_16s_30_1_1_U34_n_44,
      p_0(1) => network_mul_mul_16s_16s_30_1_1_U34_n_45,
      p_0(0) => network_mul_mul_16s_16s_30_1_1_U34_n_46,
      p_1(3) => network_mul_mul_16s_16s_30_1_1_U34_n_47,
      p_1(2) => network_mul_mul_16s_16s_30_1_1_U34_n_48,
      p_1(1) => network_mul_mul_16s_16s_30_1_1_U34_n_49,
      p_1(0) => network_mul_mul_16s_16s_30_1_1_U34_n_50,
      p_2 => network_mul_mul_16s_16s_30_1_1_U35_n_23,
      p_3(14 downto 0) => p_1(14 downto 0),
      p_4 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      p_5 => \^ap_cs_fsm_reg[1]_0\,
      p_6 => \icmp_ln23_reg_1239_pp0_iter1_reg_reg_n_5_[0]\,
      p_7 => ap_enable_reg_pp0_iter1_reg_n_5,
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_7(14) => network_mul_mul_16s_16s_30_1_1_U34_n_21,
      ram_reg_7(13) => network_mul_mul_16s_16s_30_1_1_U34_n_22,
      ram_reg_7(12) => network_mul_mul_16s_16s_30_1_1_U34_n_23,
      ram_reg_7(11) => network_mul_mul_16s_16s_30_1_1_U34_n_24,
      ram_reg_7(10) => network_mul_mul_16s_16s_30_1_1_U34_n_25,
      ram_reg_7(9) => network_mul_mul_16s_16s_30_1_1_U34_n_26,
      ram_reg_7(8) => network_mul_mul_16s_16s_30_1_1_U34_n_27,
      ram_reg_7(7) => network_mul_mul_16s_16s_30_1_1_U34_n_28,
      ram_reg_7(6) => network_mul_mul_16s_16s_30_1_1_U34_n_29,
      ram_reg_7(5) => network_mul_mul_16s_16s_30_1_1_U34_n_30,
      ram_reg_7(4) => network_mul_mul_16s_16s_30_1_1_U34_n_31,
      ram_reg_7(3) => network_mul_mul_16s_16s_30_1_1_U34_n_32,
      ram_reg_7(2) => network_mul_mul_16s_16s_30_1_1_U34_n_33,
      ram_reg_7(1) => network_mul_mul_16s_16s_30_1_1_U34_n_34,
      ram_reg_7(0) => network_mul_mul_16s_16s_30_1_1_U34_n_35,
      reg_364 => reg_364
    );
network_mul_mul_16s_16s_30_1_1_U35: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_19
     port map (
      A(15) => network_mul_mul_16s_16s_30_1_1_U35_n_24,
      A(14) => network_mul_mul_16s_16s_30_1_1_U35_n_25,
      A(13) => network_mul_mul_16s_16s_30_1_1_U35_n_26,
      A(12) => network_mul_mul_16s_16s_30_1_1_U35_n_27,
      A(11) => network_mul_mul_16s_16s_30_1_1_U35_n_28,
      A(10) => network_mul_mul_16s_16s_30_1_1_U35_n_29,
      A(9) => network_mul_mul_16s_16s_30_1_1_U35_n_30,
      A(8) => network_mul_mul_16s_16s_30_1_1_U35_n_31,
      A(7) => network_mul_mul_16s_16s_30_1_1_U35_n_32,
      A(6) => network_mul_mul_16s_16s_30_1_1_U35_n_33,
      A(5) => network_mul_mul_16s_16s_30_1_1_U35_n_34,
      A(4) => network_mul_mul_16s_16s_30_1_1_U35_n_35,
      A(3) => network_mul_mul_16s_16s_30_1_1_U35_n_36,
      A(2) => network_mul_mul_16s_16s_30_1_1_U35_n_37,
      A(1) => network_mul_mul_16s_16s_30_1_1_U35_n_38,
      A(0) => network_mul_mul_16s_16s_30_1_1_U35_n_39,
      D(15 downto 0) => D(15 downto 0),
      Q(4) => \^ap_cs_fsm_reg[5]_0\(0),
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[5]\ => network_mul_mul_16s_16s_30_1_1_U35_n_23,
      \ap_CS_fsm_reg[5]_0\ => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \icmp_ln23_reg_1239_pp0_iter1_reg_reg[0]\ => network_mul_mul_16s_16s_30_1_1_U35_n_21,
      p(15 downto 0) => trunc_ln46_s_reg_1474(15 downto 0),
      p_0(14 downto 0) => p_0(14 downto 0),
      p_1 => \icmp_ln23_reg_1239_pp0_iter1_reg_reg_n_5_[0]\,
      p_2 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      p_3 => ap_enable_reg_pp0_iter1_reg_n_5,
      q0(15 downto 0) => q0(15 downto 0),
      reg_3690 => reg_3690
    );
network_mul_mul_16s_16s_30_1_1_U36: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_20
     port map (
      D(0) => D(15),
      P(15 downto 0) => trunc_ln46_1_reg_1499(15 downto 0),
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      add_ln38_10_reg_15190 => add_ln38_10_reg_15190,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \^p\ => network_mul_mul_16s_16s_30_1_1_U34_n_19,
      p_0(14 downto 0) => \^p\(14 downto 0),
      p_1(14) => network_mul_mul_16s_16s_30_1_1_U34_n_21,
      p_1(13) => network_mul_mul_16s_16s_30_1_1_U34_n_22,
      p_1(12) => network_mul_mul_16s_16s_30_1_1_U34_n_23,
      p_1(11) => network_mul_mul_16s_16s_30_1_1_U34_n_24,
      p_1(10) => network_mul_mul_16s_16s_30_1_1_U34_n_25,
      p_1(9) => network_mul_mul_16s_16s_30_1_1_U34_n_26,
      p_1(8) => network_mul_mul_16s_16s_30_1_1_U34_n_27,
      p_1(7) => network_mul_mul_16s_16s_30_1_1_U34_n_28,
      p_1(6) => network_mul_mul_16s_16s_30_1_1_U34_n_29,
      p_1(5) => network_mul_mul_16s_16s_30_1_1_U34_n_30,
      p_1(4) => network_mul_mul_16s_16s_30_1_1_U34_n_31,
      p_1(3) => network_mul_mul_16s_16s_30_1_1_U34_n_32,
      p_1(2) => network_mul_mul_16s_16s_30_1_1_U34_n_33,
      p_1(1) => network_mul_mul_16s_16s_30_1_1_U34_n_34,
      p_1(0) => network_mul_mul_16s_16s_30_1_1_U34_n_35,
      p_2 => ap_enable_reg_pp0_iter1_reg_n_5,
      p_3 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      p_4 => \icmp_ln23_reg_1239_pp0_iter1_reg_reg_n_5_[0]\,
      q0(0) => q0(15),
      reg_3730 => reg_3730
    );
network_mul_mul_16s_16s_30_1_1_U37: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_21
     port map (
      A(15) => network_mul_mul_16s_16s_30_1_1_U35_n_24,
      A(14) => network_mul_mul_16s_16s_30_1_1_U35_n_25,
      A(13) => network_mul_mul_16s_16s_30_1_1_U35_n_26,
      A(12) => network_mul_mul_16s_16s_30_1_1_U35_n_27,
      A(11) => network_mul_mul_16s_16s_30_1_1_U35_n_28,
      A(10) => network_mul_mul_16s_16s_30_1_1_U35_n_29,
      A(9) => network_mul_mul_16s_16s_30_1_1_U35_n_30,
      A(8) => network_mul_mul_16s_16s_30_1_1_U35_n_31,
      A(7) => network_mul_mul_16s_16s_30_1_1_U35_n_32,
      A(6) => network_mul_mul_16s_16s_30_1_1_U35_n_33,
      A(5) => network_mul_mul_16s_16s_30_1_1_U35_n_34,
      A(4) => network_mul_mul_16s_16s_30_1_1_U35_n_35,
      A(3) => network_mul_mul_16s_16s_30_1_1_U35_n_36,
      A(2) => network_mul_mul_16s_16s_30_1_1_U35_n_37,
      A(1) => network_mul_mul_16s_16s_30_1_1_U35_n_38,
      A(0) => network_mul_mul_16s_16s_30_1_1_U35_n_39,
      B(14 downto 0) => B(14 downto 0),
      P(15 downto 0) => trunc_ln46_2_reg_1504(15 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage3,
      Q(0) => ap_CS_fsm_pp0_stage0,
      add_ln38_10_reg_15190 => add_ln38_10_reg_15190,
      \ap_CS_fsm_reg[1]\ => \^ap_cs_fsm_reg[1]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \^p\ => network_mul_mul_16s_16s_30_1_1_U35_n_21,
      p_0 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      p_1 => ap_enable_reg_pp0_iter1_reg_n_5,
      reg_377 => reg_377
    );
network_mul_mul_16s_16s_30_1_1_U38: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_22
     port map (
      A(0) => network_mul_mul_16s_16s_30_1_1_U38_n_21,
      D(0) => D(15),
      E(0) => p_11_in,
      P(15 downto 0) => trunc_ln46_3_reg_1524(15 downto 0),
      Q(2) => ap_CS_fsm_pp0_stage3,
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \^p\ => network_mul_mul_16s_16s_30_1_1_U34_n_19,
      p_0(14 downto 0) => p_0(14 downto 0),
      p_1(14) => network_mul_mul_16s_16s_30_1_1_U34_n_21,
      p_1(13) => network_mul_mul_16s_16s_30_1_1_U34_n_22,
      p_1(12) => network_mul_mul_16s_16s_30_1_1_U34_n_23,
      p_1(11) => network_mul_mul_16s_16s_30_1_1_U34_n_24,
      p_1(10) => network_mul_mul_16s_16s_30_1_1_U34_n_25,
      p_1(9) => network_mul_mul_16s_16s_30_1_1_U34_n_26,
      p_1(8) => network_mul_mul_16s_16s_30_1_1_U34_n_27,
      p_1(7) => network_mul_mul_16s_16s_30_1_1_U34_n_28,
      p_1(6) => network_mul_mul_16s_16s_30_1_1_U34_n_29,
      p_1(5) => network_mul_mul_16s_16s_30_1_1_U34_n_30,
      p_1(4) => network_mul_mul_16s_16s_30_1_1_U34_n_31,
      p_1(3) => network_mul_mul_16s_16s_30_1_1_U34_n_32,
      p_1(2) => network_mul_mul_16s_16s_30_1_1_U34_n_33,
      p_1(1) => network_mul_mul_16s_16s_30_1_1_U34_n_34,
      p_1(0) => network_mul_mul_16s_16s_30_1_1_U34_n_35,
      p_2 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      p_3 => \icmp_ln23_reg_1239_pp0_iter1_reg_reg_n_5_[0]\,
      p_4 => ap_enable_reg_pp0_iter1_reg_n_5,
      q0(0) => q0(15)
    );
network_mul_mul_16s_16s_30_1_1_U39: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_23
     port map (
      A(15) => network_mul_mul_16s_16s_30_1_1_U35_n_24,
      A(14) => network_mul_mul_16s_16s_30_1_1_U35_n_25,
      A(13) => network_mul_mul_16s_16s_30_1_1_U35_n_26,
      A(12) => network_mul_mul_16s_16s_30_1_1_U35_n_27,
      A(11) => network_mul_mul_16s_16s_30_1_1_U35_n_28,
      A(10) => network_mul_mul_16s_16s_30_1_1_U35_n_29,
      A(9) => network_mul_mul_16s_16s_30_1_1_U35_n_30,
      A(8) => network_mul_mul_16s_16s_30_1_1_U35_n_31,
      A(7) => network_mul_mul_16s_16s_30_1_1_U35_n_32,
      A(6) => network_mul_mul_16s_16s_30_1_1_U35_n_33,
      A(5) => network_mul_mul_16s_16s_30_1_1_U35_n_34,
      A(4) => network_mul_mul_16s_16s_30_1_1_U35_n_35,
      A(3) => network_mul_mul_16s_16s_30_1_1_U35_n_36,
      A(2) => network_mul_mul_16s_16s_30_1_1_U35_n_37,
      A(1) => network_mul_mul_16s_16s_30_1_1_U35_n_38,
      A(0) => network_mul_mul_16s_16s_30_1_1_U35_n_39,
      E(0) => p_11_in,
      P(15 downto 0) => trunc_ln46_4_reg_1529(15 downto 0),
      Q(0) => ap_CS_fsm_pp0_stage1,
      ap_clk => ap_clk,
      \^p\ => network_mul_mul_16s_16s_30_1_1_U35_n_21,
      p_0(14 downto 0) => p_1(14 downto 0),
      p_1 => \icmp_ln23_reg_1239_pp0_iter1_reg_reg_n_5_[0]\,
      reg_364 => reg_364
    );
network_mul_mul_16s_16s_30_1_1_U40: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_24
     port map (
      A(0) => network_mul_mul_16s_16s_30_1_1_U40_n_22,
      D(0) => D(15),
      P(15 downto 0) => trunc_ln46_5_reg_1549(15 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage1,
      add_ln46_5_reg_15590 => add_ln46_5_reg_15590,
      ap_clk => ap_clk,
      \^p\ => network_mul_mul_16s_16s_30_1_1_U34_n_19,
      p_0(14 downto 0) => p_0(14 downto 0),
      p_1(14) => network_mul_mul_16s_16s_30_1_1_U34_n_21,
      p_1(13) => network_mul_mul_16s_16s_30_1_1_U34_n_22,
      p_1(12) => network_mul_mul_16s_16s_30_1_1_U34_n_23,
      p_1(11) => network_mul_mul_16s_16s_30_1_1_U34_n_24,
      p_1(10) => network_mul_mul_16s_16s_30_1_1_U34_n_25,
      p_1(9) => network_mul_mul_16s_16s_30_1_1_U34_n_26,
      p_1(8) => network_mul_mul_16s_16s_30_1_1_U34_n_27,
      p_1(7) => network_mul_mul_16s_16s_30_1_1_U34_n_28,
      p_1(6) => network_mul_mul_16s_16s_30_1_1_U34_n_29,
      p_1(5) => network_mul_mul_16s_16s_30_1_1_U34_n_30,
      p_1(4) => network_mul_mul_16s_16s_30_1_1_U34_n_31,
      p_1(3) => network_mul_mul_16s_16s_30_1_1_U34_n_32,
      p_1(2) => network_mul_mul_16s_16s_30_1_1_U34_n_33,
      p_1(1) => network_mul_mul_16s_16s_30_1_1_U34_n_34,
      p_1(0) => network_mul_mul_16s_16s_30_1_1_U34_n_35,
      p_2 => \icmp_ln23_reg_1239_pp0_iter1_reg_reg_n_5_[0]\,
      p_3 => ap_enable_reg_pp0_iter1_reg_n_5,
      q0(0) => q0(15),
      reg_3690 => reg_3690
    );
network_mul_mul_16s_16s_30_1_1_U41: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_25
     port map (
      A(15) => network_mul_mul_16s_16s_30_1_1_U35_n_24,
      A(14) => network_mul_mul_16s_16s_30_1_1_U35_n_25,
      A(13) => network_mul_mul_16s_16s_30_1_1_U35_n_26,
      A(12) => network_mul_mul_16s_16s_30_1_1_U35_n_27,
      A(11) => network_mul_mul_16s_16s_30_1_1_U35_n_28,
      A(10) => network_mul_mul_16s_16s_30_1_1_U35_n_29,
      A(9) => network_mul_mul_16s_16s_30_1_1_U35_n_30,
      A(8) => network_mul_mul_16s_16s_30_1_1_U35_n_31,
      A(7) => network_mul_mul_16s_16s_30_1_1_U35_n_32,
      A(6) => network_mul_mul_16s_16s_30_1_1_U35_n_33,
      A(5) => network_mul_mul_16s_16s_30_1_1_U35_n_34,
      A(4) => network_mul_mul_16s_16s_30_1_1_U35_n_35,
      A(3) => network_mul_mul_16s_16s_30_1_1_U35_n_36,
      A(2) => network_mul_mul_16s_16s_30_1_1_U35_n_37,
      A(1) => network_mul_mul_16s_16s_30_1_1_U35_n_38,
      A(0) => network_mul_mul_16s_16s_30_1_1_U35_n_39,
      E(0) => add_ln46_5_reg_15590,
      P(15 downto 0) => trunc_ln46_6_reg_1554(15 downto 0),
      ap_clk => ap_clk,
      \^p\ => network_mul_mul_16s_16s_30_1_1_U35_n_21,
      p_0(14 downto 0) => \^p\(14 downto 0),
      reg_3730 => reg_3730
    );
network_mul_mul_16s_16s_30_1_1_U43: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_26
     port map (
      A(15) => network_mul_mul_16s_16s_30_1_1_U40_n_22,
      A(14) => network_mul_mul_16s_16s_30_1_1_U34_n_21,
      A(13) => network_mul_mul_16s_16s_30_1_1_U34_n_22,
      A(12) => network_mul_mul_16s_16s_30_1_1_U34_n_23,
      A(11) => network_mul_mul_16s_16s_30_1_1_U34_n_24,
      A(10) => network_mul_mul_16s_16s_30_1_1_U34_n_25,
      A(9) => network_mul_mul_16s_16s_30_1_1_U34_n_26,
      A(8) => network_mul_mul_16s_16s_30_1_1_U34_n_27,
      A(7) => network_mul_mul_16s_16s_30_1_1_U34_n_28,
      A(6) => network_mul_mul_16s_16s_30_1_1_U34_n_29,
      A(5) => network_mul_mul_16s_16s_30_1_1_U34_n_30,
      A(4) => network_mul_mul_16s_16s_30_1_1_U34_n_31,
      A(3) => network_mul_mul_16s_16s_30_1_1_U34_n_32,
      A(2) => network_mul_mul_16s_16s_30_1_1_U34_n_33,
      A(1) => network_mul_mul_16s_16s_30_1_1_U34_n_34,
      A(0) => network_mul_mul_16s_16s_30_1_1_U34_n_35,
      B(14 downto 0) => B(14 downto 0),
      D(0) => D(15),
      P(15 downto 0) => trunc_ln46_7_reg_1564(15 downto 0),
      Q(2) => ap_CS_fsm_pp0_stage3,
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage1,
      ap_clk => ap_clk,
      \^p\ => network_mul_mul_16s_16s_30_1_1_U34_n_19,
      p_0 => \icmp_ln23_reg_1239_pp0_iter1_reg_reg_n_5_[0]\,
      p_1 => ap_enable_reg_pp0_iter1_reg_n_5,
      q0(0) => q0(15),
      reg_377 => reg_377
    );
\out_d_0_reg_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      Q => out_d_0_reg_316(0),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_d_0_reg_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      Q => out_d_0_reg_316(1),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_d_0_reg_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln24_2_reg_1458_reg_n_5_[2]\,
      Q => out_d_0_reg_316(2),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_d_0_reg_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln24_2_reg_1458_reg_n_5_[3]\,
      Q => out_d_0_reg_316(3),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_d_0_reg_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => select_ln24_2_reg_1458(4),
      Q => out_d_0_reg_316(4),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_d_reg_1243[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => out_d_0_reg_316(0),
      I1 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      O => \out_d_reg_1243[0]_i_1_n_5\
    );
\out_d_reg_1243[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333335ACCCCCC5A"
    )
        port map (
      I0 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      I1 => out_d_0_reg_316(0),
      I2 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I5 => out_d_0_reg_316(1),
      O => \out_d_reg_1243[1]_i_1_n_5\
    );
\out_d_reg_1243[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBA4F45B0B5404"
    )
        port map (
      I0 => \out_d_reg_1243[0]_i_1_n_5\,
      I1 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I2 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I3 => out_d_0_reg_316(1),
      I4 => \select_ln24_2_reg_1458_reg_n_5_[2]\,
      I5 => out_d_0_reg_316(2),
      O => \out_d_reg_1243[2]_i_1_n_5\
    );
\out_d_reg_1243[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3A5AACCCCA5AA"
    )
        port map (
      I0 => \select_ln24_2_reg_1458_reg_n_5_[3]\,
      I1 => out_d_0_reg_316(3),
      I2 => \out_d_reg_1243[3]_i_2_n_5\,
      I3 => \select_ln24_2_reg_1458_reg_n_5_[2]\,
      I4 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I5 => out_d_0_reg_316(2),
      O => \out_d_reg_1243[3]_i_1_n_5\
    );
\out_d_reg_1243[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333335FFFFFFF5F"
    )
        port map (
      I0 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      I1 => out_d_0_reg_316(0),
      I2 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I5 => out_d_0_reg_316(1),
      O => \out_d_reg_1243[3]_i_2_n_5\
    );
\out_d_reg_1243[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_reg_1243[4]_i_2_n_5\,
      O => \out_d_reg_1243[4]_i_1_n_5\
    );
\out_d_reg_1243[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1D1D1DE21D1D"
    )
        port map (
      I0 => select_ln24_2_reg_1458(4),
      I1 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I2 => out_d_0_reg_316(4),
      I3 => \mul_ln38_reg_1233[8]_i_9_n_5\,
      I4 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      I5 => \out_d_reg_1243[3]_i_2_n_5\,
      O => \out_d_reg_1243[4]_i_2_n_5\
    );
\out_d_reg_1243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => \out_d_reg_1243[0]_i_1_n_5\,
      Q => out_d_reg_1243(0),
      R => '0'
    );
\out_d_reg_1243_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => \out_d_reg_1243[1]_i_1_n_5\,
      Q => out_d_reg_1243(1),
      R => '0'
    );
\out_d_reg_1243_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => \out_d_reg_1243[2]_i_1_n_5\,
      Q => out_d_reg_1243(2),
      R => '0'
    );
\out_d_reg_1243_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => \out_d_reg_1243[3]_i_1_n_5\,
      Q => out_d_reg_1243(3),
      R => '0'
    );
\out_d_reg_1243_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => \out_d_reg_1243[4]_i_1_n_5\,
      Q => out_d_reg_1243(4),
      R => '0'
    );
\out_h_0_reg_340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => select_ln32_reg_1464(0),
      Q => out_h_0_reg_340(0),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_h_0_reg_340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => select_ln32_reg_1464(1),
      Q => out_h_0_reg_340(1),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_h_0_reg_340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => select_ln32_reg_1464(2),
      Q => out_h_0_reg_340(2),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_h_0_reg_340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => select_ln32_reg_1464(3),
      Q => out_h_0_reg_340(3),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_h_0_reg_340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => select_ln32_reg_1464(4),
      Q => out_h_0_reg_340(4),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_h_reg_1298[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFFBF"
    )
        port map (
      I0 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      I1 => select_ln32_reg_1464(0),
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I4 => out_h_0_reg_340(0),
      O => out_h_fu_560_p2(0)
    );
\out_h_reg_1298[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A335ACC"
    )
        port map (
      I0 => out_h_0_reg_340(1),
      I1 => select_ln32_reg_1464(1),
      I2 => out_h_0_reg_340(0),
      I3 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I4 => select_ln32_reg_1464(0),
      I5 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      O => \out_h_reg_1298[1]_i_1_n_5\
    );
\out_h_reg_1298[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55540004AAABFFFB"
    )
        port map (
      I0 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      I1 => select_ln32_reg_1464(2),
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I4 => out_h_0_reg_340(2),
      I5 => \out_h_reg_1298[2]_i_2_n_5\,
      O => out_h_fu_560_p2(2)
    );
\out_h_reg_1298[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFF3F3F5FFFFFF"
    )
        port map (
      I0 => out_h_0_reg_340(0),
      I1 => select_ln32_reg_1464(0),
      I2 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      I3 => out_h_0_reg_340(1),
      I4 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I5 => select_ln32_reg_1464(1),
      O => \out_h_reg_1298[2]_i_2_n_5\
    );
\out_h_reg_1298[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE02FFFF01FD"
    )
        port map (
      I0 => select_ln32_reg_1464(3),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I3 => out_h_0_reg_340(3),
      I4 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      I5 => \out_h_reg_1298[4]_i_2_n_5\,
      O => out_h_fu_560_p2(3)
    );
\out_h_reg_1298[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540BABF45404540"
    )
        port map (
      I0 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      I1 => out_h_0_reg_340(4),
      I2 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I3 => select_ln32_reg_1464(4),
      I4 => \out_h_reg_1298[4]_i_2_n_5\,
      I5 => select_ln24_fu_499_p3(3),
      O => out_h_fu_560_p2(4)
    );
\out_h_reg_1298[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBABBBF"
    )
        port map (
      I0 => \out_h_reg_1298[2]_i_2_n_5\,
      I1 => out_h_0_reg_340(2),
      I2 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => select_ln32_reg_1464(2),
      I5 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      O => \out_h_reg_1298[4]_i_2_n_5\
    );
\out_h_reg_1298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => out_h_fu_560_p2(0),
      Q => out_h_reg_1298(0),
      R => '0'
    );
\out_h_reg_1298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => \out_h_reg_1298[1]_i_1_n_5\,
      Q => out_h_reg_1298(1),
      R => '0'
    );
\out_h_reg_1298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => out_h_fu_560_p2(2),
      Q => out_h_reg_1298(2),
      R => '0'
    );
\out_h_reg_1298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => out_h_fu_560_p2(3),
      Q => out_h_reg_1298(3),
      R => '0'
    );
\out_h_reg_1298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => out_h_fu_560_p2(4),
      Q => out_h_reg_1298(4),
      R => '0'
    );
\out_w_0_mid2_reg_1325[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => icmp_ln33_1_reg_1293,
      I3 => icmp_ln32_reg_1248,
      O => out_w_0_mid2_reg_1325
    );
\out_w_0_mid2_reg_1325[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      O => out_w_0_mid2_reg_13250
    );
\out_w_0_mid2_reg_1325_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => out_w_0_reg_352(0),
      Q => \out_w_0_mid2_reg_1325_reg_n_5_[0]\,
      R => out_w_0_mid2_reg_1325
    );
\out_w_0_mid2_reg_1325_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => out_w_0_reg_352(1),
      Q => \out_w_0_mid2_reg_1325_reg_n_5_[1]\,
      R => out_w_0_mid2_reg_1325
    );
\out_w_0_mid2_reg_1325_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => out_w_0_reg_352(2),
      Q => \out_w_0_mid2_reg_1325_reg_n_5_[2]\,
      R => out_w_0_mid2_reg_1325
    );
\out_w_0_mid2_reg_1325_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => out_w_0_reg_352(3),
      Q => \out_w_0_mid2_reg_1325_reg_n_5_[3]\,
      R => out_w_0_mid2_reg_1325
    );
\out_w_0_mid2_reg_1325_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => out_w_0_reg_352(4),
      Q => \out_w_0_mid2_reg_1325_reg_n_5_[4]\,
      R => out_w_0_mid2_reg_1325
    );
\out_w_0_reg_352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => out_w_reg_1390(0),
      Q => out_w_0_reg_352(0),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_w_0_reg_352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => out_w_reg_1390(1),
      Q => out_w_0_reg_352(1),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_w_0_reg_352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => out_w_reg_1390(2),
      Q => out_w_0_reg_352(2),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_w_0_reg_352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => out_w_reg_1390(3),
      Q => out_w_0_reg_352(3),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_w_0_reg_352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => out_w_reg_1390(4),
      Q => out_w_0_reg_352(4),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_w_reg_1390[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1325_reg_n_5_[0]\,
      O => zext_ln38_3_fu_723_p1(0)
    );
\out_w_reg_1390[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1325_reg_n_5_[0]\,
      I1 => \out_w_0_mid2_reg_1325_reg_n_5_[1]\,
      O => zext_ln38_3_fu_723_p1(1)
    );
\out_w_reg_1390[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1325_reg_n_5_[2]\,
      I1 => \out_w_0_mid2_reg_1325_reg_n_5_[1]\,
      I2 => \out_w_0_mid2_reg_1325_reg_n_5_[0]\,
      O => zext_ln38_3_fu_723_p1(2)
    );
\out_w_reg_1390[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1325_reg_n_5_[3]\,
      I1 => \out_w_0_mid2_reg_1325_reg_n_5_[0]\,
      I2 => \out_w_0_mid2_reg_1325_reg_n_5_[1]\,
      I3 => \out_w_0_mid2_reg_1325_reg_n_5_[2]\,
      O => zext_ln38_3_fu_723_p1(3)
    );
\out_w_reg_1390[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \out_w_reg_1390[4]_i_1_n_5\
    );
\out_w_reg_1390[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1325_reg_n_5_[4]\,
      I1 => \out_w_0_mid2_reg_1325_reg_n_5_[2]\,
      I2 => \out_w_0_mid2_reg_1325_reg_n_5_[1]\,
      I3 => \out_w_0_mid2_reg_1325_reg_n_5_[0]\,
      I4 => \out_w_0_mid2_reg_1325_reg_n_5_[3]\,
      O => zext_ln38_3_fu_723_p1(4)
    );
\out_w_reg_1390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_w_reg_1390[4]_i_1_n_5\,
      D => zext_ln38_3_fu_723_p1(0),
      Q => out_w_reg_1390(0),
      R => '0'
    );
\out_w_reg_1390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_w_reg_1390[4]_i_1_n_5\,
      D => zext_ln38_3_fu_723_p1(1),
      Q => out_w_reg_1390(1),
      R => '0'
    );
\out_w_reg_1390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_w_reg_1390[4]_i_1_n_5\,
      D => zext_ln38_3_fu_723_p1(2),
      Q => out_w_reg_1390(2),
      R => '0'
    );
\out_w_reg_1390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_w_reg_1390[4]_i_1_n_5\,
      D => zext_ln38_3_fu_723_p1(3),
      Q => out_w_reg_1390(3),
      R => '0'
    );
\out_w_reg_1390_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_w_reg_1390[4]_i_1_n_5\,
      D => zext_ln38_3_fu_723_p1(4),
      Q => out_w_reg_1390(4),
      R => '0'
    );
q0_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC8C0000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => q0_reg_i_19_n_5,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => Q(6),
      O => SeparableConv2D_4_w_s_ce0
    );
q0_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF40000000E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => data4_1(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => select_ln24_1_reg_1270(0),
      O => ADDRARDADDR(0)
    );
q0_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => select_ln24_1_reg_1270(7),
      I1 => select_ln24_1_reg_1270(5),
      I2 => select_ln24_1_reg_1270(3),
      I3 => select_ln24_1_reg_1270(4),
      I4 => select_ln24_1_reg_1270(6),
      I5 => q0_reg_i_34_n_5,
      O => ADDRBWRADDR(7)
    );
q0_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => select_ln24_1_reg_1270(6),
      I1 => select_ln24_1_reg_1270(4),
      I2 => select_ln24_1_reg_1270(3),
      I3 => select_ln24_1_reg_1270(5),
      I4 => q0_reg_i_34_n_5,
      O => ADDRBWRADDR(6)
    );
q0_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => select_ln24_1_reg_1270(5),
      I1 => select_ln24_1_reg_1270(3),
      I2 => select_ln24_1_reg_1270(4),
      I3 => q0_reg_i_34_n_5,
      O => ADDRBWRADDR(5)
    );
q0_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => select_ln24_1_reg_1270(4),
      I1 => select_ln24_1_reg_1270(3),
      I2 => q0_reg_i_34_n_5,
      O => ADDRBWRADDR(4)
    );
q0_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln24_1_reg_1270(3),
      I1 => q0_reg_i_34_n_5,
      O => ADDRBWRADDR(3)
    );
q0_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE88EE13117711EC"
    )
        port map (
      I0 => select_ln24_1_reg_1270(0),
      I1 => select_ln24_1_reg_1270(1),
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => select_ln24_1_reg_1270(2),
      O => ADDRBWRADDR(2)
    );
q0_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A85A57"
    )
        port map (
      I0 => select_ln24_1_reg_1270(0),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => select_ln24_1_reg_1270(1),
      O => ADDRBWRADDR(1)
    );
\q0_reg_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => select_ln24_1_reg_1270(0),
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage3,
      O => ADDRBWRADDR(0)
    );
q0_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      O => q0_reg_i_19_n_5
    );
\q0_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC8C0000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => q0_reg_i_19_n_5,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => Q(2),
      O => SeparableConv2D_1_w_s_ce0
    );
q0_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => Q(6),
      O => SeparableConv2D_4_w_s_ce1
    );
q0_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2822AAAA"
    )
        port map (
      I0 => q0_reg_i_35_n_5,
      I1 => select_ln24_1_reg_1270(7),
      I2 => \q0_reg_i_22__0_n_5\,
      I3 => select_ln24_1_reg_1270(2),
      I4 => ap_CS_fsm_pp0_stage2,
      O => q0_reg_i_20_n_5
    );
q0_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => select_ln24_1_reg_1270(6),
      I1 => select_ln24_1_reg_1270(5),
      I2 => select_ln24_1_reg_1270(4),
      I3 => select_ln24_1_reg_1270(3),
      I4 => select_ln24_1_reg_1270(2),
      I5 => select_ln24_1_reg_1270(1),
      O => q0_reg_i_21_n_5
    );
\q0_reg_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => select_ln24_1_reg_1270(5),
      I1 => select_ln24_1_reg_1270(3),
      I2 => select_ln24_1_reg_1270(4),
      I3 => select_ln24_1_reg_1270(6),
      O => \q0_reg_i_22__0_n_5\
    );
q0_reg_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => q0_reg_i_36_n_5,
      I1 => \q0_reg_i_37__0_n_5\,
      O => q0_reg_i_23_n_5,
      S => ap_CS_fsm_pp0_stage2
    );
\q0_reg_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFFFFF"
    )
        port map (
      I0 => select_ln24_1_reg_1270(1),
      I1 => select_ln24_1_reg_1270(2),
      I2 => select_ln24_1_reg_1270(3),
      I3 => select_ln24_1_reg_1270(4),
      I4 => select_ln24_1_reg_1270(5),
      O => \q0_reg_i_24__0_n_5\
    );
q0_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => select_ln24_1_reg_1270(4),
      I1 => select_ln24_1_reg_1270(3),
      I2 => select_ln24_1_reg_1270(5),
      O => q0_reg_i_25_n_5
    );
q0_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88B8888B88BBBBB"
    )
        port map (
      I0 => \q0_reg_i_38__0_n_5\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => select_ln24_1_reg_1270(5),
      I3 => q0_reg_i_39_n_5,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => data4_1(5),
      O => q0_reg_i_26_n_5
    );
q0_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln24_1_reg_1270(1),
      I1 => select_ln24_1_reg_1270(2),
      O => q0_reg_i_27_n_5
    );
q0_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => select_ln24_1_reg_1270(3),
      I1 => select_ln24_1_reg_1270(4),
      O => q0_reg_i_28_n_5
    );
q0_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"93C3828293C3D7D7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => select_ln24_1_reg_1270(4),
      I2 => q0_reg_i_40_n_5,
      I3 => q0_reg_i_41_n_5,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => data4_1(4),
      O => q0_reg_i_29_n_5
    );
\q0_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => Q(2),
      O => SeparableConv2D_1_w_s_ce1
    );
q0_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3C5533333C55"
    )
        port map (
      I0 => q0_reg_i_20_n_5,
      I1 => select_ln24_1_reg_1270(7),
      I2 => q0_reg_i_21_n_5,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => \q0_reg_i_22__0_n_5\,
      O => ADDRARDADDR(7)
    );
q0_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C3388229C33DD77"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => select_ln24_1_reg_1270(3),
      I2 => q0_reg_i_41_n_5,
      I3 => select_ln24_1_reg_1270(2),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => data4_1(3),
      O => q0_reg_i_30_n_5
    );
q0_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6A6AFF00"
    )
        port map (
      I0 => select_ln24_1_reg_1270(2),
      I1 => select_ln24_1_reg_1270(0),
      I2 => select_ln24_1_reg_1270(1),
      I3 => data4_1(2),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_CS_fsm_pp0_stage2,
      O => q0_reg_i_31_n_5
    );
q0_reg_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000880F"
    )
        port map (
      I0 => select_ln24_1_reg_1270(1),
      I1 => select_ln24_1_reg_1270(0),
      I2 => data4_1(1),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_CS_fsm_pp0_stage2,
      O => q0_reg_i_32_n_5
    );
q0_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => select_ln24_1_reg_1270(0),
      O => q0_reg_i_33_n_5
    );
q0_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAEAEEEEA8A0"
    )
        port map (
      I0 => select_ln24_1_reg_1270(2),
      I1 => select_ln24_1_reg_1270(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => select_ln24_1_reg_1270(1),
      O => q0_reg_i_34_n_5
    );
q0_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF650065FF"
    )
        port map (
      I0 => select_ln24_1_reg_1270(7),
      I1 => \q0_reg_i_22__0_n_5\,
      I2 => q0_reg_i_42_n_5,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => data4_1(7),
      I5 => ap_CS_fsm_pp0_stage2,
      O => q0_reg_i_35_n_5
    );
q0_reg_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"950095FF"
    )
        port map (
      I0 => select_ln24_1_reg_1270(6),
      I1 => select_ln24_1_reg_1270(5),
      I2 => q0_reg_i_39_n_5,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => data4_1(6),
      O => q0_reg_i_36_n_5
    );
\q0_reg_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => select_ln24_1_reg_1270(6),
      I1 => select_ln24_1_reg_1270(4),
      I2 => select_ln24_1_reg_1270(3),
      I3 => select_ln24_1_reg_1270(5),
      I4 => select_ln24_1_reg_1270(2),
      O => \q0_reg_i_37__0_n_5\
    );
\q0_reg_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => select_ln24_1_reg_1270(5),
      I1 => select_ln24_1_reg_1270(3),
      I2 => select_ln24_1_reg_1270(4),
      I3 => select_ln24_1_reg_1270(2),
      O => \q0_reg_i_38__0_n_5\
    );
q0_reg_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => select_ln24_1_reg_1270(4),
      I1 => select_ln24_1_reg_1270(3),
      I2 => select_ln24_1_reg_1270(2),
      I3 => select_ln24_1_reg_1270(1),
      I4 => select_ln24_1_reg_1270(0),
      O => q0_reg_i_39_n_5
    );
q0_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCC3553333C355"
    )
        port map (
      I0 => q0_reg_i_23_n_5,
      I1 => select_ln24_1_reg_1270(6),
      I2 => \q0_reg_i_24__0_n_5\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => q0_reg_i_25_n_5,
      O => ADDRARDADDR(6)
    );
q0_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => select_ln24_1_reg_1270(3),
      I1 => select_ln24_1_reg_1270(2),
      O => q0_reg_i_40_n_5
    );
q0_reg_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => select_ln24_1_reg_1270(1),
      I1 => select_ln24_1_reg_1270(0),
      O => q0_reg_i_41_n_5
    );
q0_reg_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => select_ln24_1_reg_1270(2),
      I1 => select_ln24_1_reg_1270(0),
      I2 => select_ln24_1_reg_1270(1),
      O => q0_reg_i_42_n_5
    );
q0_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC33CC33CCC35555"
    )
        port map (
      I0 => q0_reg_i_26_n_5,
      I1 => select_ln24_1_reg_1270(5),
      I2 => q0_reg_i_27_n_5,
      I3 => q0_reg_i_28_n_5,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => ADDRARDADDR(5)
    );
q0_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33CC33CCC3CC5555"
    )
        port map (
      I0 => q0_reg_i_29_n_5,
      I1 => select_ln24_1_reg_1270(4),
      I2 => q0_reg_i_27_n_5,
      I3 => select_ln24_1_reg_1270(3),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => ADDRARDADDR(4)
    );
q0_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333333333C5555"
    )
        port map (
      I0 => q0_reg_i_30_n_5,
      I1 => select_ln24_1_reg_1270(3),
      I2 => select_ln24_1_reg_1270(2),
      I3 => select_ln24_1_reg_1270(1),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => ADDRARDADDR(3)
    );
q0_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4000CF0F40F0C"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => q0_reg_i_31_n_5,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => select_ln24_1_reg_1270(2),
      I5 => select_ln24_1_reg_1270(1),
      O => ADDRARDADDR(2)
    );
q0_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0000FF5501"
    )
        port map (
      I0 => q0_reg_i_32_n_5,
      I1 => q0_reg_i_33_n_5,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => select_ln24_1_reg_1270(1),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => ADDRARDADDR(1)
    );
ram_reg_0_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm_reg[4]_0\
    );
ram_reg_0_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045554000"
    )
        port map (
      I0 => MemBank_B_address01,
      I1 => add_ln38_10_reg_1519_reg_n_97,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ram_reg_0_i_265_n_11,
      I5 => Q(0),
      O => add_ln38_10_reg_1519_reg_2
    );
ram_reg_0_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045554000"
    )
        port map (
      I0 => MemBank_B_address01,
      I1 => add_ln38_10_reg_1519_reg_n_98,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ram_reg_0_i_265_n_12,
      I5 => Q(0),
      O => add_ln38_10_reg_1519_reg_1
    );
ram_reg_0_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045554000"
    )
        port map (
      I0 => MemBank_B_address01,
      I1 => add_ln38_10_reg_1519_reg_n_99,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ram_reg_0_i_271_n_9,
      I5 => Q(0),
      O => add_ln38_10_reg_1519_reg_0
    );
ram_reg_0_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_271_n_10,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln38_10_reg_1519_reg_n_100,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_10\
    );
ram_reg_0_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_271_n_11,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln38_10_reg_1519_reg_n_101,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_9\
    );
ram_reg_0_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_271_n_12,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln38_10_reg_1519_reg_n_102,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_8\
    );
ram_reg_0_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_294_n_9,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln38_10_reg_1519_reg_n_103,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_7\
    );
ram_reg_0_i_177: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_294_n_10,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln38_10_reg_1519_reg_n_104,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_6\
    );
ram_reg_0_i_182: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_294_n_11,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln38_10_reg_1519_reg_n_105,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_5\
    );
ram_reg_0_i_187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_294_n_12,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln38_10_reg_1519_reg_n_106,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_4\
    );
ram_reg_0_i_192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_314_n_9,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln38_10_reg_1519_reg_n_107,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_3\
    );
ram_reg_0_i_198: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_314_n_10,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln38_10_reg_1519_reg_n_108,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_2\
    );
ram_reg_0_i_203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_314_n_11,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln38_10_reg_1519_reg_n_109,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_1\
    );
ram_reg_0_i_208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_314_n_12,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln38_10_reg_1519_reg_n_110,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_0\
    );
ram_reg_0_i_213: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_98,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_213_n_5
    );
ram_reg_0_i_214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_97,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_97,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_97,
      O => ram_reg_0_i_214_n_5
    );
ram_reg_0_i_215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_98,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_98,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_98,
      O => ram_reg_0_i_215_n_5
    );
ram_reg_0_i_216: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_250_n_5,
      CO(3) => ram_reg_0_i_216_n_5,
      CO(2) => ram_reg_0_i_216_n_6,
      CO(1) => ram_reg_0_i_216_n_7,
      CO(0) => ram_reg_0_i_216_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_337_n_5,
      DI(2) => ram_reg_0_i_338_n_5,
      DI(1) => ram_reg_0_i_339_n_5,
      DI(0) => ram_reg_0_i_340_n_5,
      O(3 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(7 downto 4),
      S(3) => ram_reg_0_i_341_n_5,
      S(2) => ram_reg_0_i_342_n_5,
      S(1) => ram_reg_0_i_343_n_5,
      S(0) => ram_reg_0_i_344_n_5
    );
ram_reg_0_i_217: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_99,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_217_n_5
    );
ram_reg_0_i_218: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_100,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_218_n_5
    );
ram_reg_0_i_219: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_101,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_219_n_5
    );
ram_reg_0_i_220: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_102,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_220_n_5
    );
ram_reg_0_i_221: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_99,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_99,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_99,
      O => ram_reg_0_i_221_n_5
    );
ram_reg_0_i_222: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_100,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_100,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_100,
      O => ram_reg_0_i_222_n_5
    );
ram_reg_0_i_223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_101,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_101,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_101,
      O => ram_reg_0_i_223_n_5
    );
ram_reg_0_i_224: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_102,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_102,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_102,
      O => ram_reg_0_i_224_n_5
    );
ram_reg_0_i_250: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_250_n_5,
      CO(2) => ram_reg_0_i_250_n_6,
      CO(1) => ram_reg_0_i_250_n_7,
      CO(0) => ram_reg_0_i_250_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_372_n_5,
      DI(2) => ram_reg_0_i_373_n_5,
      DI(1) => ram_reg_0_i_374_n_5,
      DI(0) => ram_reg_0_i_375_n_5,
      O(3 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(3 downto 0),
      S(3) => ram_reg_0_i_376_n_5,
      S(2) => ram_reg_0_i_377_n_5,
      S(1) => ram_reg_0_i_378_n_5,
      S(0) => ram_reg_0_i_379_n_5
    );
ram_reg_0_i_260: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBAFFBAFF0000"
    )
        port map (
      I0 => ram_reg_0_i_397_n_5,
      I1 => q0_reg_i_19_n_5,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => Q(6),
      I5 => Q(2),
      O => ap_enable_reg_pp0_iter0_reg_0
    );
ram_reg_0_i_265: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_271_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_265_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_265_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_3_in(12),
      O(3 downto 2) => NLW_ram_reg_0_i_265_O_UNCONNECTED(3 downto 2),
      O(1) => ram_reg_0_i_265_n_11,
      O(0) => ram_reg_0_i_265_n_12,
      S(3 downto 2) => B"00",
      S(1) => ram_reg_0_i_399_n_5,
      S(0) => ram_reg_0_i_400_n_5
    );
ram_reg_0_i_271: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_294_n_5,
      CO(3) => ram_reg_0_i_271_n_5,
      CO(2) => ram_reg_0_i_271_n_6,
      CO(1) => ram_reg_0_i_271_n_7,
      CO(0) => ram_reg_0_i_271_n_8,
      CYINIT => '0',
      DI(3 downto 0) => p_3_in(11 downto 8),
      O(3) => ram_reg_0_i_271_n_9,
      O(2) => ram_reg_0_i_271_n_10,
      O(1) => ram_reg_0_i_271_n_11,
      O(0) => ram_reg_0_i_271_n_12,
      S(3) => ram_reg_0_i_408_n_5,
      S(2) => ram_reg_0_i_409_n_5,
      S(1) => ram_reg_0_i_410_n_5,
      S(0) => ram_reg_0_i_411_n_5
    );
ram_reg_0_i_294: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_314_n_5,
      CO(3) => ram_reg_0_i_294_n_5,
      CO(2) => ram_reg_0_i_294_n_6,
      CO(1) => ram_reg_0_i_294_n_7,
      CO(0) => ram_reg_0_i_294_n_8,
      CYINIT => '0',
      DI(3 downto 0) => p_3_in(7 downto 4),
      O(3) => ram_reg_0_i_294_n_9,
      O(2) => ram_reg_0_i_294_n_10,
      O(1) => ram_reg_0_i_294_n_11,
      O(0) => ram_reg_0_i_294_n_12,
      S(3) => ram_reg_0_i_421_n_5,
      S(2) => ram_reg_0_i_422_n_5,
      S(1) => ram_reg_0_i_423_n_5,
      S(0) => ram_reg_0_i_424_n_5
    );
ram_reg_0_i_314: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_314_n_5,
      CO(2) => ram_reg_0_i_314_n_6,
      CO(1) => ram_reg_0_i_314_n_7,
      CO(0) => ram_reg_0_i_314_n_8,
      CYINIT => '0',
      DI(3 downto 0) => p_3_in(3 downto 0),
      O(3) => ram_reg_0_i_314_n_9,
      O(2) => ram_reg_0_i_314_n_10,
      O(1) => ram_reg_0_i_314_n_11,
      O(0) => ram_reg_0_i_314_n_12,
      S(3) => ram_reg_0_i_438_n_5,
      S(2) => ram_reg_0_i_439_n_5,
      S(1) => ram_reg_0_i_440_n_5,
      S(0) => ram_reg_0_i_441_n_5
    );
ram_reg_0_i_337: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_103,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_337_n_5
    );
ram_reg_0_i_338: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_104,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_338_n_5
    );
ram_reg_0_i_339: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_105,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_339_n_5
    );
ram_reg_0_i_340: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_106,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_106,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln38_3_reg_1395_reg(4),
      O => ram_reg_0_i_340_n_5
    );
ram_reg_0_i_341: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_103,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_103,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_103,
      O => ram_reg_0_i_341_n_5
    );
ram_reg_0_i_342: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_104,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_104,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_104,
      O => ram_reg_0_i_342_n_5
    );
ram_reg_0_i_343: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_105,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_105,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_105,
      O => ram_reg_0_i_343_n_5
    );
ram_reg_0_i_344: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => ram_reg_0_i_340_n_5,
      I1 => tmp10_2_0_mid2_reg_1371_reg_n_106,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => ram_reg_0_i_455_n_5,
      I4 => add_ln23_reg_14430,
      I5 => zext_ln38_3_reg_1395_reg(4),
      O => ram_reg_0_i_344_n_5
    );
ram_reg_0_i_372: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_107,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_107,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln38_3_reg_1395_reg(3),
      O => ram_reg_0_i_372_n_5
    );
ram_reg_0_i_373: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_108,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_108,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln38_3_reg_1395_reg(2),
      O => ram_reg_0_i_373_n_5
    );
ram_reg_0_i_374: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_109,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_109,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln38_3_reg_1395_reg(1),
      O => ram_reg_0_i_374_n_5
    );
ram_reg_0_i_375: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_110,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_110,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln38_3_reg_1395_reg(0),
      O => ram_reg_0_i_375_n_5
    );
ram_reg_0_i_376: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => ram_reg_0_i_372_n_5,
      I1 => tmp10_2_0_mid2_reg_1371_reg_n_107,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => ram_reg_0_i_480_n_5,
      I4 => add_ln23_reg_14430,
      I5 => zext_ln38_3_reg_1395_reg(3),
      O => ram_reg_0_i_376_n_5
    );
ram_reg_0_i_377: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65556AAA"
    )
        port map (
      I0 => ram_reg_0_i_373_n_5,
      I1 => tmp10_2_0_mid2_reg_1371_reg_n_108,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ram_reg_0_i_481_n_5,
      O => ram_reg_0_i_377_n_5
    );
ram_reg_0_i_378: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDD1DEEE222E2"
    )
        port map (
      I0 => zext_ln38_3_reg_1395_reg(1),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => tmp10_0_0_mid2_reg_1342_reg_n_109,
      I3 => add_ln23_reg_14430,
      I4 => tmp10_1_0_mid2_reg_1349_reg_n_109,
      I5 => ram_reg_0_i_482_n_5,
      O => ram_reg_0_i_378_n_5
    );
ram_reg_0_i_379: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => ram_reg_0_i_375_n_5,
      I1 => tmp10_2_0_mid2_reg_1371_reg_n_110,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => \out_w_0_mid2_reg_1325_reg_n_5_[0]\,
      I4 => add_ln23_reg_14430,
      I5 => zext_ln38_3_reg_1395_reg(0),
      O => ram_reg_0_i_379_n_5
    );
ram_reg_0_i_397: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => ap_CS_fsm_pp0_stage1,
      O => ram_reg_0_i_397_n_5
    );
ram_reg_0_i_398: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_98,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1349_reg_n_98,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(12)
    );
ram_reg_0_i_399: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFC02A2A3F00"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1342_reg_n_97,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => tmp10_1_0_mid2_reg_1349_reg_n_97,
      I4 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_97,
      O => ram_reg_0_i_399_n_5
    );
ram_reg_0_i_400: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_98,
      I1 => tmp10_2_0_mid2_reg_1371_reg_n_98,
      I2 => tmp10_0_0_mid2_reg_1342_reg_n_98,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      O => ram_reg_0_i_400_n_5
    );
ram_reg_0_i_404: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_99,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1349_reg_n_99,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(11)
    );
ram_reg_0_i_405: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_100,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1349_reg_n_100,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(10)
    );
ram_reg_0_i_406: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_101,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1349_reg_n_101,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(9)
    );
ram_reg_0_i_407: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_102,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1349_reg_n_102,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(8)
    );
ram_reg_0_i_408: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_99,
      I1 => tmp10_2_0_mid2_reg_1371_reg_n_99,
      I2 => tmp10_0_0_mid2_reg_1342_reg_n_99,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      O => ram_reg_0_i_408_n_5
    );
ram_reg_0_i_409: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_100,
      I1 => tmp10_2_0_mid2_reg_1371_reg_n_100,
      I2 => tmp10_0_0_mid2_reg_1342_reg_n_100,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      O => ram_reg_0_i_409_n_5
    );
ram_reg_0_i_410: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_101,
      I1 => tmp10_2_0_mid2_reg_1371_reg_n_101,
      I2 => tmp10_0_0_mid2_reg_1342_reg_n_101,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      O => ram_reg_0_i_410_n_5
    );
ram_reg_0_i_411: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_102,
      I1 => tmp10_2_0_mid2_reg_1371_reg_n_102,
      I2 => tmp10_0_0_mid2_reg_1342_reg_n_102,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      O => ram_reg_0_i_411_n_5
    );
ram_reg_0_i_417: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_103,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1349_reg_n_103,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(7)
    );
ram_reg_0_i_418: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_104,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1349_reg_n_104,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(6)
    );
ram_reg_0_i_419: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_105,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1349_reg_n_105,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(5)
    );
ram_reg_0_i_420: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B800B8B8B8"
    )
        port map (
      I0 => zext_ln38_3_fu_723_p1(4),
      I1 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      I2 => tmp10_1_0_mid2_reg_1349_reg_n_106,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_106,
      O => p_3_in(4)
    );
ram_reg_0_i_421: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_103,
      I1 => tmp10_2_0_mid2_reg_1371_reg_n_103,
      I2 => tmp10_0_0_mid2_reg_1342_reg_n_103,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      O => ram_reg_0_i_421_n_5
    );
ram_reg_0_i_422: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_104,
      I1 => tmp10_2_0_mid2_reg_1371_reg_n_104,
      I2 => tmp10_0_0_mid2_reg_1342_reg_n_104,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      O => ram_reg_0_i_422_n_5
    );
ram_reg_0_i_423: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1349_reg_n_105,
      I1 => tmp10_2_0_mid2_reg_1371_reg_n_105,
      I2 => tmp10_0_0_mid2_reg_1342_reg_n_105,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      O => ram_reg_0_i_423_n_5
    );
ram_reg_0_i_424: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDD1DEEE222E2"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_106,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => tmp10_1_0_mid2_reg_1349_reg_n_106,
      I3 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      I4 => zext_ln38_3_fu_723_p1(4),
      I5 => p_2_in(4),
      O => ram_reg_0_i_424_n_5
    );
ram_reg_0_i_434: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B800B8B8B8"
    )
        port map (
      I0 => zext_ln38_3_fu_723_p1(3),
      I1 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      I2 => tmp10_1_0_mid2_reg_1349_reg_n_107,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_107,
      O => p_3_in(3)
    );
ram_reg_0_i_435: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B800B8B8B8"
    )
        port map (
      I0 => zext_ln38_3_fu_723_p1(2),
      I1 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      I2 => tmp10_1_0_mid2_reg_1349_reg_n_108,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_108,
      O => p_3_in(2)
    );
ram_reg_0_i_436: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1325_reg_n_5_[0]\,
      I1 => \out_w_0_mid2_reg_1325_reg_n_5_[1]\,
      I2 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      I3 => tmp10_1_0_mid2_reg_1349_reg_n_109,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_109,
      O => p_3_in(1)
    );
ram_reg_0_i_437: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF74747400747474"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1325_reg_n_5_[0]\,
      I1 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      I2 => tmp10_1_0_mid2_reg_1349_reg_n_110,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_110,
      O => p_3_in(0)
    );
ram_reg_0_i_438: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDD1DEEE222E2"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_107,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => tmp10_1_0_mid2_reg_1349_reg_n_107,
      I3 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      I4 => zext_ln38_3_fu_723_p1(3),
      I5 => p_2_in(3),
      O => ram_reg_0_i_438_n_5
    );
ram_reg_0_i_439: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDD1DEEE222E2"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_108,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => tmp10_1_0_mid2_reg_1349_reg_n_108,
      I3 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      I4 => zext_ln38_3_fu_723_p1(2),
      I5 => p_2_in(2),
      O => ram_reg_0_i_439_n_5
    );
ram_reg_0_i_440: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDD1DEEE222E2"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_109,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => tmp10_1_0_mid2_reg_1349_reg_n_109,
      I3 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      I4 => zext_ln38_3_fu_723_p1(1),
      I5 => p_2_in(1),
      O => ram_reg_0_i_440_n_5
    );
ram_reg_0_i_441: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD1D111D22E2EEE2"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_n_110,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => tmp10_1_0_mid2_reg_1349_reg_n_110,
      I3 => network_mul_mul_16s_16s_30_1_1_U35_n_40,
      I4 => \out_w_0_mid2_reg_1325_reg_n_5_[0]\,
      I5 => p_2_in(0),
      O => ram_reg_0_i_441_n_5
    );
ram_reg_0_i_455: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1325_reg_n_5_[1]\,
      I1 => \out_w_0_mid2_reg_1325_reg_n_5_[2]\,
      I2 => \out_w_0_mid2_reg_1325_reg_n_5_[3]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \out_w_0_mid2_reg_1325_reg_n_5_[4]\,
      O => ram_reg_0_i_455_n_5
    );
ram_reg_0_i_480: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1325_reg_n_5_[2]\,
      I1 => \out_w_0_mid2_reg_1325_reg_n_5_[1]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => \out_w_0_mid2_reg_1325_reg_n_5_[3]\,
      O => ram_reg_0_i_480_n_5
    );
ram_reg_0_i_481: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3BFBFBF8C808080"
    )
        port map (
      I0 => zext_ln38_3_reg_1395_reg(2),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => \out_w_0_mid2_reg_1325_reg_n_5_[1]\,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \out_w_0_mid2_reg_1325_reg_n_5_[2]\,
      O => ram_reg_0_i_481_n_5
    );
ram_reg_0_i_482: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => zext_ln38_3_reg_1395_reg(1),
      I1 => add_ln23_reg_14430,
      I2 => \out_w_0_mid2_reg_1325_reg_n_5_[1]\,
      I3 => ram_reg_0_i_548_n_5,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1371_reg_n_109,
      O => ram_reg_0_i_482_n_5
    );
ram_reg_0_i_520: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => zext_ln38_5_reg_1427_reg(4),
      I1 => add_ln23_reg_14430,
      I2 => ram_reg_0_i_548_n_5,
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_106,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln38_1_reg_1378(4),
      O => p_2_in(4)
    );
ram_reg_0_i_532: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => zext_ln38_5_reg_1427_reg(3),
      I1 => add_ln23_reg_14430,
      I2 => ram_reg_0_i_548_n_5,
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_107,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln38_1_reg_1378(3),
      O => p_2_in(3)
    );
ram_reg_0_i_533: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => zext_ln38_5_reg_1427_reg(2),
      I1 => add_ln23_reg_14430,
      I2 => ram_reg_0_i_548_n_5,
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_108,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln38_1_reg_1378(2),
      O => p_2_in(2)
    );
ram_reg_0_i_534: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => zext_ln38_5_reg_1427_reg(1),
      I1 => add_ln23_reg_14430,
      I2 => ram_reg_0_i_548_n_5,
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_109,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln38_1_reg_1378(1),
      O => p_2_in(1)
    );
ram_reg_0_i_535: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => zext_ln38_5_reg_1427_reg(0),
      I1 => add_ln23_reg_14430,
      I2 => ram_reg_0_i_548_n_5,
      I3 => tmp10_0_0_mid2_reg_1342_reg_n_110,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln38_1_reg_1378(0),
      O => p_2_in(0)
    );
ram_reg_0_i_548: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_0_i_548_n_5
    );
ram_reg_0_i_93: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_97_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_93_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_93_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ram_reg_0_i_213_n_5,
      O(3 downto 2) => NLW_ram_reg_0_i_93_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => ram_reg_0_i_214_n_5,
      S(0) => ram_reg_0_i_215_n_5
    );
\ram_reg_0_i_93__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      I2 => \icmp_ln23_reg_1239_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter2_reg_n_5,
      O => data4
    );
\ram_reg_0_i_95__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => MemBank_B_ce01,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => Q(0),
      I4 => grp_depthwise_conv2d_fix_1_fu_451_output_r_ce0,
      I5 => MemBank_B_address01,
      O => \ap_CS_fsm_reg[1]_1\
    );
ram_reg_0_i_97: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_216_n_5,
      CO(3) => ram_reg_0_i_97_n_5,
      CO(2) => ram_reg_0_i_97_n_6,
      CO(1) => ram_reg_0_i_97_n_7,
      CO(0) => ram_reg_0_i_97_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_217_n_5,
      DI(2) => ram_reg_0_i_218_n_5,
      DI(1) => ram_reg_0_i_219_n_5,
      DI(0) => ram_reg_0_i_220_n_5,
      O(3 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(11 downto 8),
      S(3) => ram_reg_0_i_221_n_5,
      S(2) => ram_reg_0_i_222_n_5,
      S(1) => ram_reg_0_i_223_n_5,
      S(0) => ram_reg_0_i_224_n_5
    );
\select_ln24_1_reg_1270[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABA80000ABA8"
    )
        port map (
      I0 => out_d_0_reg_316(0),
      I1 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      I4 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      I5 => \out_d_reg_1243[3]_i_1_n_5\,
      O => \select_ln24_1_reg_1270[3]_i_2_n_5\
    );
\select_ln24_1_reg_1270[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAA8A22200020"
    )
        port map (
      I0 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      I1 => \out_d_reg_1243[0]_i_1_n_5\,
      I2 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I3 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I4 => out_d_0_reg_316(1),
      I5 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      O => \select_ln24_1_reg_1270[3]_i_3_n_5\
    );
\select_ln24_1_reg_1270[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"478B74B800000000"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I2 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I3 => out_d_0_reg_316(0),
      I4 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      I5 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      O => \select_ln24_1_reg_1270[3]_i_4_n_5\
    );
\select_ln24_1_reg_1270[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7F00000000"
    )
        port map (
      I0 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I4 => out_d_0_reg_316(0),
      I5 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      O => \select_ln24_1_reg_1270[3]_i_5_n_5\
    );
\select_ln24_1_reg_1270[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C6C6C6363636C63"
    )
        port map (
      I0 => \out_d_reg_1243[3]_i_1_n_5\,
      I1 => \out_d_reg_1243[0]_i_1_n_5\,
      I2 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      I3 => \select_ln24_2_reg_1458_reg_n_5_[3]\,
      I4 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I5 => out_d_0_reg_316(3),
      O => \select_ln24_1_reg_1270[3]_i_6_n_5\
    );
\select_ln24_1_reg_1270[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FFFF00B80000"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I2 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I3 => \out_d_reg_1243[0]_i_1_n_5\,
      I4 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      I5 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      O => \select_ln24_1_reg_1270[3]_i_7_n_5\
    );
\select_ln24_1_reg_1270[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAAF0FFF000"
    )
        port map (
      I0 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      I1 => out_d_0_reg_316(0),
      I2 => out_d_0_reg_316(1),
      I3 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I4 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I5 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      O => \select_ln24_1_reg_1270[3]_i_8_n_5\
    );
\select_ln24_1_reg_1270[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555BAAA8AAA"
    )
        port map (
      I0 => out_d_0_reg_316(0),
      I1 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      I5 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      O => \select_ln24_1_reg_1270[3]_i_9_n_5\
    );
\select_ln24_1_reg_1270[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455500004000"
    )
        port map (
      I0 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      I1 => \select_ln24_2_reg_1458_reg_n_5_[3]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I5 => out_d_0_reg_316(3),
      O => \select_ln24_1_reg_1270[7]_i_2_n_5\
    );
\select_ln24_1_reg_1270[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => out_d_0_reg_316(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I4 => \select_ln24_2_reg_1458_reg_n_5_[2]\,
      I5 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      O => \select_ln24_1_reg_1270[7]_i_3_n_5\
    );
\select_ln24_1_reg_1270[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFABA8ABA8"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I4 => \out_d_reg_1243[4]_i_2_n_5\,
      I5 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      O => \select_ln24_1_reg_1270[7]_i_4_n_5\
    );
\select_ln24_1_reg_1270[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABA80000ABA8"
    )
        port map (
      I0 => out_d_0_reg_316(3),
      I1 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => \select_ln24_2_reg_1458_reg_n_5_[3]\,
      I4 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      I5 => \out_d_reg_1243[3]_i_1_n_5\,
      O => \select_ln24_1_reg_1270[7]_i_5_n_5\
    );
\select_ln24_1_reg_1270[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA656AAAAAAAAA"
    )
        port map (
      I0 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      I1 => out_d_0_reg_316(1),
      I2 => \icmp_ln33_1_reg_1293[0]_i_3_n_5\,
      I3 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I4 => \out_d_reg_1243[0]_i_1_n_5\,
      I5 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      O => \select_ln24_1_reg_1270[7]_i_6_n_5\
    );
\select_ln24_1_reg_1270[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF00F00F2FD0"
    )
        port map (
      I0 => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      I1 => \mul_ln38_reg_1233[8]_i_9_n_5\,
      I2 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      I3 => \mul_ln38_reg_1233[8]_i_7_n_5\,
      I4 => \select_ln24_1_reg_1270[7]_i_8_n_5\,
      I5 => \out_d_reg_1243[0]_i_1_n_5\,
      O => \select_ln24_1_reg_1270[7]_i_7_n_5\
    );
\select_ln24_1_reg_1270[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      O => \select_ln24_1_reg_1270[7]_i_8_n_5\
    );
\select_ln24_1_reg_1270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => data4_1(0),
      Q => select_ln24_1_reg_1270(0),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => data4_1(1),
      Q => select_ln24_1_reg_1270(1),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => data4_1(2),
      Q => select_ln24_1_reg_1270(2),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => data4_1(3),
      Q => select_ln24_1_reg_1270(3),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln24_1_reg_1270_reg[3]_i_1_n_5\,
      CO(2) => \select_ln24_1_reg_1270_reg[3]_i_1_n_6\,
      CO(1) => \select_ln24_1_reg_1270_reg[3]_i_1_n_7\,
      CO(0) => \select_ln24_1_reg_1270_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln24_1_reg_1270[3]_i_2_n_5\,
      DI(2) => \select_ln24_1_reg_1270[3]_i_3_n_5\,
      DI(1) => \select_ln24_1_reg_1270[3]_i_4_n_5\,
      DI(0) => \select_ln24_1_reg_1270[3]_i_5_n_5\,
      O(3 downto 0) => data4_1(3 downto 0),
      S(3) => \select_ln24_1_reg_1270[3]_i_6_n_5\,
      S(2) => \select_ln24_1_reg_1270[3]_i_7_n_5\,
      S(1) => \select_ln24_1_reg_1270[3]_i_8_n_5\,
      S(0) => \select_ln24_1_reg_1270[3]_i_9_n_5\
    );
\select_ln24_1_reg_1270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => data4_1(4),
      Q => select_ln24_1_reg_1270(4),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => data4_1(5),
      Q => select_ln24_1_reg_1270(5),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => data4_1(6),
      Q => select_ln24_1_reg_1270(6),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => data4_1(7),
      Q => select_ln24_1_reg_1270(7),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln24_1_reg_1270_reg[3]_i_1_n_5\,
      CO(3) => data4_1(7),
      CO(2) => \NLW_select_ln24_1_reg_1270_reg[7]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \select_ln24_1_reg_1270_reg[7]_i_1_n_7\,
      CO(0) => \select_ln24_1_reg_1270_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \select_ln24_1_reg_1270[7]_i_2_n_5\,
      DI(1) => \select_ln24_1_reg_1270[7]_i_3_n_5\,
      DI(0) => \select_ln24_1_reg_1270[7]_i_4_n_5\,
      O(3) => \NLW_select_ln24_1_reg_1270_reg[7]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => data4_1(6 downto 4),
      S(3) => '1',
      S(2) => \select_ln24_1_reg_1270[7]_i_5_n_5\,
      S(1) => \select_ln24_1_reg_1270[7]_i_6_n_5\,
      S(0) => \select_ln24_1_reg_1270[7]_i_7_n_5\
    );
\select_ln24_2_reg_1458[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1243(0),
      I1 => icmp_ln32_reg_1248,
      I2 => out_d_0_reg_316(0),
      O => select_ln24_2_fu_823_p3(0)
    );
\select_ln24_2_reg_1458[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1243(1),
      I1 => icmp_ln32_reg_1248,
      I2 => out_d_0_reg_316(1),
      O => select_ln24_2_fu_823_p3(1)
    );
\select_ln24_2_reg_1458[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1243(2),
      I1 => icmp_ln32_reg_1248,
      I2 => out_d_0_reg_316(2),
      O => select_ln24_2_fu_823_p3(2)
    );
\select_ln24_2_reg_1458[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1243(3),
      I1 => icmp_ln32_reg_1248,
      I2 => out_d_0_reg_316(3),
      O => select_ln24_2_fu_823_p3(3)
    );
\select_ln24_2_reg_1458[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1243(4),
      I1 => icmp_ln32_reg_1248,
      I2 => out_d_0_reg_316(4),
      O => select_ln24_2_fu_823_p3(4)
    );
\select_ln24_2_reg_1458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => select_ln24_2_fu_823_p3(0),
      Q => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      R => '0'
    );
\select_ln24_2_reg_1458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => select_ln24_2_fu_823_p3(1),
      Q => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      R => '0'
    );
\select_ln24_2_reg_1458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => select_ln24_2_fu_823_p3(2),
      Q => \select_ln24_2_reg_1458_reg_n_5_[2]\,
      R => '0'
    );
\select_ln24_2_reg_1458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => select_ln24_2_fu_823_p3(3),
      Q => \select_ln24_2_reg_1458_reg_n_5_[3]\,
      R => '0'
    );
\select_ln24_2_reg_1458_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => select_ln24_2_fu_823_p3(4),
      Q => select_ln24_2_reg_1458(4),
      R => '0'
    );
\select_ln24_7_reg_1319[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln33_1_reg_1293,
      I1 => icmp_ln32_reg_1248,
      O => p_1_in
    );
\select_ln24_7_reg_1319_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln24_7_reg_1319,
      Q => select_ln24_7_reg_1319_pp0_iter1_reg,
      R => '0'
    );
\select_ln24_7_reg_1319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => p_1_in,
      Q => select_ln24_7_reg_1319,
      R => '0'
    );
\select_ln24_reg_1260[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => out_h_0_reg_340(0),
      I1 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => select_ln32_reg_1464(0),
      I4 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      O => select_ln24_fu_499_p3(0)
    );
\select_ln24_reg_1260[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => select_ln32_reg_1464(1),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I3 => out_h_0_reg_340(1),
      I4 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      O => select_ln24_fu_499_p3(1)
    );
\select_ln24_reg_1260[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55450040"
    )
        port map (
      I0 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      I1 => select_ln32_reg_1464(2),
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I4 => out_h_0_reg_340(2),
      O => \select_ln24_reg_1260[2]_i_1_n_5\
    );
\select_ln24_reg_1260[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBF0080"
    )
        port map (
      I0 => select_ln32_reg_1464(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I4 => out_h_0_reg_340(3),
      I5 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      O => select_ln24_fu_499_p3(3)
    );
\select_ln24_reg_1260[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => select_ln32_reg_1464(4),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I3 => out_h_0_reg_340(4),
      I4 => \icmp_ln32_reg_1248_reg[0]_i_2_n_5\,
      O => select_ln24_fu_499_p3(4)
    );
\select_ln24_reg_1260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => select_ln24_fu_499_p3(0),
      Q => select_ln24_reg_1260(0),
      R => '0'
    );
\select_ln24_reg_1260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => select_ln24_fu_499_p3(1),
      Q => select_ln24_reg_1260(1),
      R => '0'
    );
\select_ln24_reg_1260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => \select_ln24_reg_1260[2]_i_1_n_5\,
      Q => select_ln24_reg_1260(2),
      R => '0'
    );
\select_ln24_reg_1260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => select_ln24_fu_499_p3(3),
      Q => select_ln24_reg_1260(3),
      R => '0'
    );
\select_ln24_reg_1260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln32_reg_12480,
      D => select_ln24_fu_499_p3(4),
      Q => select_ln24_reg_1260(4),
      R => '0'
    );
\select_ln32_1_reg_1489[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => icmp_ln32_reg_1248,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      O => select_ln32_1_reg_1489
    );
\select_ln32_1_reg_1489[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter0,
      O => reg_3822
    );
\select_ln32_1_reg_1489_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => add_ln32_1_reg_1356(0),
      Q => \select_ln32_1_reg_1489_reg_n_5_[0]\,
      S => select_ln32_1_reg_1489
    );
\select_ln32_1_reg_1489_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => add_ln32_1_reg_1356(1),
      Q => \select_ln32_1_reg_1489_reg_n_5_[1]\,
      R => select_ln32_1_reg_1489
    );
\select_ln32_1_reg_1489_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => add_ln32_1_reg_1356(2),
      Q => \select_ln32_1_reg_1489_reg_n_5_[2]\,
      R => select_ln32_1_reg_1489
    );
\select_ln32_1_reg_1489_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => add_ln32_1_reg_1356(3),
      Q => \select_ln32_1_reg_1489_reg_n_5_[3]\,
      R => select_ln32_1_reg_1489
    );
\select_ln32_1_reg_1489_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => add_ln32_1_reg_1356(4),
      Q => \select_ln32_1_reg_1489_reg_n_5_[4]\,
      R => select_ln32_1_reg_1489
    );
\select_ln32_1_reg_1489_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => add_ln32_1_reg_1356(5),
      Q => \select_ln32_1_reg_1489_reg_n_5_[5]\,
      R => select_ln32_1_reg_1489
    );
\select_ln32_1_reg_1489_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => add_ln32_1_reg_1356(6),
      Q => \select_ln32_1_reg_1489_reg_n_5_[6]\,
      R => select_ln32_1_reg_1489
    );
\select_ln32_1_reg_1489_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => add_ln32_1_reg_1356(7),
      Q => \select_ln32_1_reg_1489_reg_n_5_[7]\,
      R => select_ln32_1_reg_1489
    );
\select_ln32_1_reg_1489_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => add_ln32_1_reg_1356(8),
      Q => \select_ln32_1_reg_1489_reg_n_5_[8]\,
      R => select_ln32_1_reg_1489
    );
\select_ln32_1_reg_1489_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => add_ln32_1_reg_1356(9),
      Q => \select_ln32_1_reg_1489_reg_n_5_[9]\,
      R => select_ln32_1_reg_1489
    );
\select_ln32_reg_1464[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1298(0),
      I1 => select_ln24_7_reg_1319,
      I2 => select_ln24_reg_1260(0),
      O => select_ln32_fu_829_p3(0)
    );
\select_ln32_reg_1464[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1298(1),
      I1 => select_ln24_7_reg_1319,
      I2 => select_ln24_reg_1260(1),
      O => select_ln32_fu_829_p3(1)
    );
\select_ln32_reg_1464[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1298(2),
      I1 => select_ln24_7_reg_1319,
      I2 => select_ln24_reg_1260(2),
      O => select_ln32_fu_829_p3(2)
    );
\select_ln32_reg_1464[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1298(3),
      I1 => select_ln24_7_reg_1319,
      I2 => select_ln24_reg_1260(3),
      O => select_ln32_fu_829_p3(3)
    );
\select_ln32_reg_1464[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1298(4),
      I1 => select_ln24_7_reg_1319,
      I2 => select_ln24_reg_1260(4),
      O => select_ln32_fu_829_p3(4)
    );
\select_ln32_reg_1464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => select_ln32_fu_829_p3(0),
      Q => select_ln32_reg_1464(0),
      R => '0'
    );
\select_ln32_reg_1464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => select_ln32_fu_829_p3(1),
      Q => select_ln32_reg_1464(1),
      R => '0'
    );
\select_ln32_reg_1464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => select_ln32_fu_829_p3(2),
      Q => select_ln32_reg_1464(2),
      R => '0'
    );
\select_ln32_reg_1464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => select_ln32_fu_829_p3(3),
      Q => select_ln32_reg_1464(3),
      R => '0'
    );
\select_ln32_reg_1464_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3822,
      D => select_ln32_fu_829_p3(4),
      Q => select_ln32_reg_1464(4),
      R => '0'
    );
tmp10_0_0_mid2_reg_1342_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => tmp10_0_0_mid2_reg_1342_reg_i_2_n_5,
      A(7) => tmp10_0_0_mid2_reg_1342_reg_i_3_n_5,
      A(6) => tmp10_0_0_mid2_reg_1342_reg_i_4_n_5,
      A(5) => tmp10_0_0_mid2_reg_1342_reg_i_5_n_5,
      A(4) => tmp10_0_0_mid2_reg_1342_reg_i_6_n_5,
      A(3) => tmp10_0_0_mid2_reg_1342_reg_i_7_n_5,
      A(2) => tmp10_0_0_mid2_reg_1342_reg_i_8_n_5,
      A(1) => tmp10_0_0_mid2_reg_1342_reg_i_9_n_5,
      A(0) => tmp10_0_0_mid2_reg_1342_reg_i_10_n_5,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp10_0_0_mid2_reg_1342_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000001",
      B(3) => Q(6),
      B(2) => Q(6),
      B(1) => Q(6),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp10_0_0_mid2_reg_1342_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp10_0_0_mid2_reg_1342_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp10_0_0_mid2_reg_1342_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => out_w_0_mid2_reg_13250,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp10_0_0_mid2_reg_1342_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp10_0_0_mid2_reg_1342_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_tmp10_0_0_mid2_reg_1342_reg_P_UNCONNECTED(47 downto 14),
      P(13) => tmp10_0_0_mid2_reg_1342_reg_n_97,
      P(12) => tmp10_0_0_mid2_reg_1342_reg_n_98,
      P(11) => tmp10_0_0_mid2_reg_1342_reg_n_99,
      P(10) => tmp10_0_0_mid2_reg_1342_reg_n_100,
      P(9) => tmp10_0_0_mid2_reg_1342_reg_n_101,
      P(8) => tmp10_0_0_mid2_reg_1342_reg_n_102,
      P(7) => tmp10_0_0_mid2_reg_1342_reg_n_103,
      P(6) => tmp10_0_0_mid2_reg_1342_reg_n_104,
      P(5) => tmp10_0_0_mid2_reg_1342_reg_n_105,
      P(4) => tmp10_0_0_mid2_reg_1342_reg_n_106,
      P(3) => tmp10_0_0_mid2_reg_1342_reg_n_107,
      P(2) => tmp10_0_0_mid2_reg_1342_reg_n_108,
      P(1) => tmp10_0_0_mid2_reg_1342_reg_n_109,
      P(0) => tmp10_0_0_mid2_reg_1342_reg_n_110,
      PATTERNBDETECT => NLW_tmp10_0_0_mid2_reg_1342_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp10_0_0_mid2_reg_1342_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp10_0_0_mid2_reg_1342_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp10_0_0_mid2_reg_1342_reg_UNDERFLOW_UNCONNECTED
    );
tmp10_0_0_mid2_reg_1342_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm1
    );
tmp10_0_0_mid2_reg_1342_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => out_h_0_reg_340(0),
      I1 => icmp_ln33_1_reg_1293,
      I2 => icmp_ln32_reg_1248,
      I3 => out_h_reg_1298(0),
      O => tmp10_0_0_mid2_reg_1342_reg_i_10_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => tmp10_0_0_mid2_reg_1342_reg_i_13_n_5,
      CO(3) => NLW_tmp10_0_0_mid2_reg_1342_reg_i_11_CO_UNCONNECTED(3),
      CO(2) => tmp10_0_0_mid2_reg_1342_reg_i_11_n_6,
      CO(1) => tmp10_0_0_mid2_reg_1342_reg_i_11_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1342_reg_i_11_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_0_0_mid1_fu_627_p2(8 downto 5),
      S(3 downto 0) => select_ln24_3_fu_595_p3(8 downto 5)
    );
tmp10_0_0_mid2_reg_1342_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => tmp10_0_0_mid2_reg_1342_reg_i_14_n_5,
      CO(3) => NLW_tmp10_0_0_mid2_reg_1342_reg_i_12_CO_UNCONNECTED(3),
      CO(2) => tmp10_0_0_mid2_reg_1342_reg_i_12_n_6,
      CO(1) => tmp10_0_0_mid2_reg_1342_reg_i_12_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1342_reg_i_12_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_0_0_fu_570_p2(8 downto 5),
      S(3 downto 0) => mul_ln38_reg_1233(8 downto 5)
    );
tmp10_0_0_mid2_reg_1342_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp10_0_0_mid2_reg_1342_reg_i_13_n_5,
      CO(2) => tmp10_0_0_mid2_reg_1342_reg_i_13_n_6,
      CO(1) => tmp10_0_0_mid2_reg_1342_reg_i_13_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1342_reg_i_13_n_8,
      CYINIT => '0',
      DI(3 downto 0) => out_h_reg_1298(4 downto 1),
      O(3 downto 1) => tmp_0_0_mid1_fu_627_p2(4 downto 2),
      O(0) => NLW_tmp10_0_0_mid2_reg_1342_reg_i_13_O_UNCONNECTED(0),
      S(3) => tmp10_0_0_mid2_reg_1342_reg_i_19_n_5,
      S(2) => tmp10_0_0_mid2_reg_1342_reg_i_20_n_5,
      S(1) => tmp10_0_0_mid2_reg_1342_reg_i_21_n_5,
      S(0) => tmp10_0_0_mid2_reg_1342_reg_i_22_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp10_0_0_mid2_reg_1342_reg_i_14_n_5,
      CO(2) => tmp10_0_0_mid2_reg_1342_reg_i_14_n_6,
      CO(1) => tmp10_0_0_mid2_reg_1342_reg_i_14_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1342_reg_i_14_n_8,
      CYINIT => '0',
      DI(3 downto 0) => out_h_0_reg_340(4 downto 1),
      O(3 downto 1) => tmp_0_0_fu_570_p2(4 downto 2),
      O(0) => NLW_tmp10_0_0_mid2_reg_1342_reg_i_14_O_UNCONNECTED(0),
      S(3) => tmp10_0_0_mid2_reg_1342_reg_i_23_n_5,
      S(2) => tmp10_0_0_mid2_reg_1342_reg_i_24_n_5,
      S(1) => tmp10_0_0_mid2_reg_1342_reg_i_25_n_5,
      S(0) => tmp10_0_0_mid2_reg_1342_reg_i_26_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln38_1_reg_1287(8),
      I1 => icmp_ln32_reg_1248,
      I2 => mul_ln38_reg_1233(8),
      O => select_ln24_3_fu_595_p3(8)
    );
tmp10_0_0_mid2_reg_1342_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln38_1_reg_1287(7),
      I1 => icmp_ln32_reg_1248,
      I2 => mul_ln38_reg_1233(7),
      O => select_ln24_3_fu_595_p3(7)
    );
tmp10_0_0_mid2_reg_1342_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln38_1_reg_1287(6),
      I1 => icmp_ln32_reg_1248,
      I2 => mul_ln38_reg_1233(6),
      O => select_ln24_3_fu_595_p3(6)
    );
tmp10_0_0_mid2_reg_1342_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln38_1_reg_1287(5),
      I1 => icmp_ln32_reg_1248,
      I2 => mul_ln38_reg_1233(5),
      O => select_ln24_3_fu_595_p3(5)
    );
tmp10_0_0_mid2_reg_1342_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_1298(4),
      I1 => mul_ln38_reg_1233(4),
      I2 => icmp_ln32_reg_1248,
      I3 => mul_ln38_1_reg_1287(4),
      O => tmp10_0_0_mid2_reg_1342_reg_i_19_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_627_p2(8),
      I1 => icmp_ln33_1_reg_1293,
      I2 => icmp_ln32_reg_1248,
      I3 => mul_ln38_1_reg_1287(8),
      I4 => tmp_0_0_fu_570_p2(8),
      O => tmp10_0_0_mid2_reg_1342_reg_i_2_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_1298(3),
      I1 => mul_ln38_reg_1233(3),
      I2 => icmp_ln32_reg_1248,
      I3 => mul_ln38_1_reg_1287(3),
      O => tmp10_0_0_mid2_reg_1342_reg_i_20_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_1298(2),
      I1 => mul_ln38_reg_1233(2),
      I2 => icmp_ln32_reg_1248,
      I3 => mul_ln38_1_reg_1287(2),
      O => tmp10_0_0_mid2_reg_1342_reg_i_21_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_1298(1),
      I1 => mul_ln38_reg_1233(1),
      I2 => icmp_ln32_reg_1248,
      I3 => mul_ln38_1_reg_1287(1),
      O => tmp10_0_0_mid2_reg_1342_reg_i_22_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_340(4),
      I1 => mul_ln38_reg_1233(4),
      O => tmp10_0_0_mid2_reg_1342_reg_i_23_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_340(3),
      I1 => mul_ln38_reg_1233(3),
      O => tmp10_0_0_mid2_reg_1342_reg_i_24_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_340(2),
      I1 => mul_ln38_reg_1233(2),
      O => tmp10_0_0_mid2_reg_1342_reg_i_25_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_340(1),
      I1 => mul_ln38_reg_1233(1),
      O => tmp10_0_0_mid2_reg_1342_reg_i_26_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_627_p2(7),
      I1 => icmp_ln33_1_reg_1293,
      I2 => icmp_ln32_reg_1248,
      I3 => mul_ln38_1_reg_1287(7),
      I4 => tmp_0_0_fu_570_p2(7),
      O => tmp10_0_0_mid2_reg_1342_reg_i_3_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_627_p2(6),
      I1 => icmp_ln33_1_reg_1293,
      I2 => icmp_ln32_reg_1248,
      I3 => mul_ln38_1_reg_1287(6),
      I4 => tmp_0_0_fu_570_p2(6),
      O => tmp10_0_0_mid2_reg_1342_reg_i_4_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_627_p2(5),
      I1 => icmp_ln33_1_reg_1293,
      I2 => icmp_ln32_reg_1248,
      I3 => mul_ln38_1_reg_1287(5),
      I4 => tmp_0_0_fu_570_p2(5),
      O => tmp10_0_0_mid2_reg_1342_reg_i_5_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_627_p2(4),
      I1 => icmp_ln33_1_reg_1293,
      I2 => icmp_ln32_reg_1248,
      I3 => mul_ln38_1_reg_1287(4),
      I4 => tmp_0_0_fu_570_p2(4),
      O => tmp10_0_0_mid2_reg_1342_reg_i_6_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_627_p2(3),
      I1 => icmp_ln33_1_reg_1293,
      I2 => icmp_ln32_reg_1248,
      I3 => mul_ln38_1_reg_1287(3),
      I4 => tmp_0_0_fu_570_p2(3),
      O => tmp10_0_0_mid2_reg_1342_reg_i_7_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_627_p2(2),
      I1 => icmp_ln33_1_reg_1293,
      I2 => icmp_ln32_reg_1248,
      I3 => mul_ln38_1_reg_1287(2),
      I4 => tmp_0_0_fu_570_p2(2),
      O => tmp10_0_0_mid2_reg_1342_reg_i_8_n_5
    );
tmp10_0_0_mid2_reg_1342_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404F707FB0BF808"
    )
        port map (
      I0 => out_h_reg_1298(1),
      I1 => icmp_ln33_1_reg_1293,
      I2 => icmp_ln32_reg_1248,
      I3 => mul_ln38_1_reg_1287(1),
      I4 => out_h_0_reg_340(1),
      I5 => mul_ln38_reg_1233(1),
      O => tmp10_0_0_mid2_reg_1342_reg_i_9_n_5
    );
\tmp10_0_0_mid2_v_v_reg_1337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => tmp10_0_0_mid2_reg_1342_reg_i_10_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1337(0),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1337_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => tmp10_0_0_mid2_reg_1342_reg_i_9_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1337(1),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1337_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => tmp10_0_0_mid2_reg_1342_reg_i_8_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1337(2),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1337_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => tmp10_0_0_mid2_reg_1342_reg_i_7_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1337(3),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1337_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => tmp10_0_0_mid2_reg_1342_reg_i_6_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1337(4),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1337_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => tmp10_0_0_mid2_reg_1342_reg_i_5_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1337(5),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1337_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => tmp10_0_0_mid2_reg_1342_reg_i_4_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1337(6),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1337_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => tmp10_0_0_mid2_reg_1342_reg_i_3_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1337(7),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1337_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => tmp10_0_0_mid2_reg_1342_reg_i_2_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1337(8),
      R => '0'
    );
tmp10_1_0_mid2_reg_1349_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => tmp10_1_0_mid2_reg_1349_reg_i_1_n_5,
      A(7) => tmp10_1_0_mid2_reg_1349_reg_i_2_n_5,
      A(6) => tmp10_1_0_mid2_reg_1349_reg_i_3_n_5,
      A(5) => tmp10_1_0_mid2_reg_1349_reg_i_4_n_5,
      A(4) => tmp10_1_0_mid2_reg_1349_reg_i_5_n_5,
      A(3) => tmp10_1_0_mid2_reg_1349_reg_i_6_n_5,
      A(2) => tmp10_1_0_mid2_reg_1349_reg_i_7_n_5,
      A(1) => tmp10_1_0_mid2_reg_1349_reg_i_8_n_5,
      A(0) => tmp10_1_0_mid2_reg_1349_reg_i_9_n_5,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp10_1_0_mid2_reg_1349_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000001",
      B(3) => Q(6),
      B(2) => Q(6),
      B(1) => Q(6),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp10_1_0_mid2_reg_1349_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp10_1_0_mid2_reg_1349_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp10_1_0_mid2_reg_1349_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => out_w_0_mid2_reg_13250,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp10_1_0_mid2_reg_1349_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp10_1_0_mid2_reg_1349_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_tmp10_1_0_mid2_reg_1349_reg_P_UNCONNECTED(47 downto 14),
      P(13) => tmp10_1_0_mid2_reg_1349_reg_n_97,
      P(12) => tmp10_1_0_mid2_reg_1349_reg_n_98,
      P(11) => tmp10_1_0_mid2_reg_1349_reg_n_99,
      P(10) => tmp10_1_0_mid2_reg_1349_reg_n_100,
      P(9) => tmp10_1_0_mid2_reg_1349_reg_n_101,
      P(8) => tmp10_1_0_mid2_reg_1349_reg_n_102,
      P(7) => tmp10_1_0_mid2_reg_1349_reg_n_103,
      P(6) => tmp10_1_0_mid2_reg_1349_reg_n_104,
      P(5) => tmp10_1_0_mid2_reg_1349_reg_n_105,
      P(4) => tmp10_1_0_mid2_reg_1349_reg_n_106,
      P(3) => tmp10_1_0_mid2_reg_1349_reg_n_107,
      P(2) => tmp10_1_0_mid2_reg_1349_reg_n_108,
      P(1) => tmp10_1_0_mid2_reg_1349_reg_n_109,
      P(0) => tmp10_1_0_mid2_reg_1349_reg_n_110,
      PATTERNBDETECT => NLW_tmp10_1_0_mid2_reg_1349_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp10_1_0_mid2_reg_1349_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp10_1_0_mid2_reg_1349_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp10_1_0_mid2_reg_1349_reg_UNDERFLOW_UNCONNECTED
    );
tmp10_1_0_mid2_reg_1349_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1342_reg_i_2_n_5,
      I1 => tmp10_1_0_mid2_reg_1349_reg_i_10_n_5,
      I2 => tmp10_0_0_mid2_reg_1342_reg_i_3_n_5,
      O => tmp10_1_0_mid2_reg_1349_reg_i_1_n_5
    );
tmp10_1_0_mid2_reg_1349_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1342_reg_i_4_n_5,
      I1 => tmp10_1_0_mid2_reg_1349_reg_i_12_n_5,
      I2 => tmp10_0_0_mid2_reg_1342_reg_i_5_n_5,
      O => tmp10_1_0_mid2_reg_1349_reg_i_10_n_5
    );
tmp10_1_0_mid2_reg_1349_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0CA00000000"
    )
        port map (
      I0 => tmp_0_0_fu_570_p2(5),
      I1 => mul_ln38_1_reg_1287(5),
      I2 => icmp_ln32_reg_1248,
      I3 => icmp_ln33_1_reg_1293,
      I4 => tmp_0_0_mid1_fu_627_p2(5),
      I5 => tmp10_1_0_mid2_reg_1349_reg_i_12_n_5,
      O => tmp10_1_0_mid2_reg_1349_reg_i_11_n_5
    );
tmp10_1_0_mid2_reg_1349_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1342_reg_i_6_n_5,
      I1 => tmp10_0_0_mid2_reg_1342_reg_i_8_n_5,
      I2 => tmp10_1_0_mid2_reg_1349_reg_i_9_n_5,
      I3 => tmp10_0_0_mid2_reg_1342_reg_i_9_n_5,
      I4 => tmp10_0_0_mid2_reg_1342_reg_i_7_n_5,
      O => tmp10_1_0_mid2_reg_1349_reg_i_12_n_5
    );
tmp10_1_0_mid2_reg_1349_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0CA00000000"
    )
        port map (
      I0 => tmp_0_0_fu_570_p2(3),
      I1 => mul_ln38_1_reg_1287(3),
      I2 => icmp_ln32_reg_1248,
      I3 => icmp_ln33_1_reg_1293,
      I4 => tmp_0_0_mid1_fu_627_p2(3),
      I5 => tmp10_1_0_mid2_reg_1349_reg_i_14_n_5,
      O => tmp10_1_0_mid2_reg_1349_reg_i_13_n_5
    );
tmp10_1_0_mid2_reg_1349_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080A080000000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1342_reg_i_8_n_5,
      I1 => out_h_reg_1298(0),
      I2 => icmp_ln32_reg_1248,
      I3 => icmp_ln33_1_reg_1293,
      I4 => out_h_0_reg_340(0),
      I5 => tmp10_0_0_mid2_reg_1342_reg_i_9_n_5,
      O => tmp10_1_0_mid2_reg_1349_reg_i_14_n_5
    );
tmp10_1_0_mid2_reg_1349_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30353F35CFCAC0CA"
    )
        port map (
      I0 => tmp_0_0_fu_570_p2(7),
      I1 => mul_ln38_1_reg_1287(7),
      I2 => icmp_ln32_reg_1248,
      I3 => icmp_ln33_1_reg_1293,
      I4 => tmp_0_0_mid1_fu_627_p2(7),
      I5 => tmp10_1_0_mid2_reg_1349_reg_i_10_n_5,
      O => tmp10_1_0_mid2_reg_1349_reg_i_2_n_5
    );
tmp10_1_0_mid2_reg_1349_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30353F35CFCAC0CA"
    )
        port map (
      I0 => tmp_0_0_fu_570_p2(6),
      I1 => mul_ln38_1_reg_1287(6),
      I2 => icmp_ln32_reg_1248,
      I3 => icmp_ln33_1_reg_1293,
      I4 => tmp_0_0_mid1_fu_627_p2(6),
      I5 => tmp10_1_0_mid2_reg_1349_reg_i_11_n_5,
      O => tmp10_1_0_mid2_reg_1349_reg_i_3_n_5
    );
tmp10_1_0_mid2_reg_1349_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30353F35CFCAC0CA"
    )
        port map (
      I0 => tmp_0_0_fu_570_p2(5),
      I1 => mul_ln38_1_reg_1287(5),
      I2 => icmp_ln32_reg_1248,
      I3 => icmp_ln33_1_reg_1293,
      I4 => tmp_0_0_mid1_fu_627_p2(5),
      I5 => tmp10_1_0_mid2_reg_1349_reg_i_12_n_5,
      O => tmp10_1_0_mid2_reg_1349_reg_i_4_n_5
    );
tmp10_1_0_mid2_reg_1349_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30353F35CFCAC0CA"
    )
        port map (
      I0 => tmp_0_0_fu_570_p2(4),
      I1 => mul_ln38_1_reg_1287(4),
      I2 => icmp_ln32_reg_1248,
      I3 => icmp_ln33_1_reg_1293,
      I4 => tmp_0_0_mid1_fu_627_p2(4),
      I5 => tmp10_1_0_mid2_reg_1349_reg_i_13_n_5,
      O => tmp10_1_0_mid2_reg_1349_reg_i_5_n_5
    );
tmp10_1_0_mid2_reg_1349_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30353F35CFCAC0CA"
    )
        port map (
      I0 => tmp_0_0_fu_570_p2(3),
      I1 => mul_ln38_1_reg_1287(3),
      I2 => icmp_ln32_reg_1248,
      I3 => icmp_ln33_1_reg_1293,
      I4 => tmp_0_0_mid1_fu_627_p2(3),
      I5 => tmp10_1_0_mid2_reg_1349_reg_i_14_n_5,
      O => tmp10_1_0_mid2_reg_1349_reg_i_6_n_5
    );
tmp10_1_0_mid2_reg_1349_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A5A6AAAAAAAAAA"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1342_reg_i_8_n_5,
      I1 => out_h_reg_1298(0),
      I2 => icmp_ln32_reg_1248,
      I3 => icmp_ln33_1_reg_1293,
      I4 => out_h_0_reg_340(0),
      I5 => tmp10_0_0_mid2_reg_1342_reg_i_9_n_5,
      O => tmp10_1_0_mid2_reg_1349_reg_i_7_n_5
    );
tmp10_1_0_mid2_reg_1349_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FD0E02"
    )
        port map (
      I0 => out_h_0_reg_340(0),
      I1 => icmp_ln33_1_reg_1293,
      I2 => icmp_ln32_reg_1248,
      I3 => out_h_reg_1298(0),
      I4 => tmp10_0_0_mid2_reg_1342_reg_i_9_n_5,
      O => tmp10_1_0_mid2_reg_1349_reg_i_8_n_5
    );
tmp10_1_0_mid2_reg_1349_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCDF"
    )
        port map (
      I0 => out_h_reg_1298(0),
      I1 => icmp_ln32_reg_1248,
      I2 => icmp_ln33_1_reg_1293,
      I3 => out_h_0_reg_340(0),
      O => tmp10_1_0_mid2_reg_1349_reg_i_9_n_5
    );
tmp10_2_0_mid2_reg_1371_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 1) => A(8 downto 1),
      A(0) => tmp10_0_0_mid2_v_v_reg_1337(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp10_2_0_mid2_reg_1371_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000001",
      B(3) => Q(6),
      B(2) => Q(6),
      B(1) => Q(6),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp10_2_0_mid2_reg_1371_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp10_2_0_mid2_reg_1371_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp10_2_0_mid2_reg_1371_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp10_2_0_mid2_reg_13710,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp10_2_0_mid2_reg_1371_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp10_2_0_mid2_reg_1371_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_tmp10_2_0_mid2_reg_1371_reg_P_UNCONNECTED(47 downto 14),
      P(13) => tmp10_2_0_mid2_reg_1371_reg_n_97,
      P(12) => tmp10_2_0_mid2_reg_1371_reg_n_98,
      P(11) => tmp10_2_0_mid2_reg_1371_reg_n_99,
      P(10) => tmp10_2_0_mid2_reg_1371_reg_n_100,
      P(9) => tmp10_2_0_mid2_reg_1371_reg_n_101,
      P(8) => tmp10_2_0_mid2_reg_1371_reg_n_102,
      P(7) => tmp10_2_0_mid2_reg_1371_reg_n_103,
      P(6) => tmp10_2_0_mid2_reg_1371_reg_n_104,
      P(5) => tmp10_2_0_mid2_reg_1371_reg_n_105,
      P(4) => tmp10_2_0_mid2_reg_1371_reg_n_106,
      P(3) => tmp10_2_0_mid2_reg_1371_reg_n_107,
      P(2) => tmp10_2_0_mid2_reg_1371_reg_n_108,
      P(1) => tmp10_2_0_mid2_reg_1371_reg_n_109,
      P(0) => tmp10_2_0_mid2_reg_1371_reg_n_110,
      PATTERNBDETECT => NLW_tmp10_2_0_mid2_reg_1371_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp10_2_0_mid2_reg_1371_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp10_2_0_mid2_reg_1371_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp10_2_0_mid2_reg_1371_reg_UNDERFLOW_UNCONNECTED
    );
tmp10_2_0_mid2_reg_1371_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_i_9_n_5,
      I1 => tmp10_0_0_mid2_v_v_reg_1337(7),
      I2 => tmp10_0_0_mid2_v_v_reg_1337(8),
      O => A(8)
    );
tmp10_2_0_mid2_reg_1371_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1371_reg_i_9_n_5,
      I1 => tmp10_0_0_mid2_v_v_reg_1337(7),
      O => A(7)
    );
tmp10_2_0_mid2_reg_1371_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1337(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1337(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1337(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1337(3),
      I4 => tmp10_0_0_mid2_v_v_reg_1337(5),
      I5 => tmp10_0_0_mid2_v_v_reg_1337(6),
      O => A(6)
    );
tmp10_2_0_mid2_reg_1371_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1337(3),
      I1 => tmp10_0_0_mid2_v_v_reg_1337(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1337(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1337(4),
      I4 => tmp10_0_0_mid2_v_v_reg_1337(5),
      O => A(5)
    );
tmp10_2_0_mid2_reg_1371_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1337(2),
      I1 => tmp10_0_0_mid2_v_v_reg_1337(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1337(3),
      I3 => tmp10_0_0_mid2_v_v_reg_1337(4),
      O => A(4)
    );
tmp10_2_0_mid2_reg_1371_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1337(1),
      I1 => tmp10_0_0_mid2_v_v_reg_1337(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1337(3),
      O => A(3)
    );
tmp10_2_0_mid2_reg_1371_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1337(1),
      I1 => tmp10_0_0_mid2_v_v_reg_1337(2),
      O => A(2)
    );
tmp10_2_0_mid2_reg_1371_reg_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1337(1),
      O => A(1)
    );
tmp10_2_0_mid2_reg_1371_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1337(6),
      I1 => tmp10_0_0_mid2_v_v_reg_1337(4),
      I2 => tmp10_0_0_mid2_v_v_reg_1337(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1337(1),
      I4 => tmp10_0_0_mid2_v_v_reg_1337(3),
      I5 => tmp10_0_0_mid2_v_v_reg_1337(5),
      O => tmp10_2_0_mid2_reg_1371_reg_i_9_n_5
    );
\zext_ln38_1_reg_1378[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      O => tmp10_2_0_mid2_reg_13710
    );
\zext_ln38_1_reg_1378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13710,
      D => \out_w_0_mid2_reg_1325_reg_n_5_[0]\,
      Q => zext_ln38_1_reg_1378(0),
      R => '0'
    );
\zext_ln38_1_reg_1378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13710,
      D => \out_w_0_mid2_reg_1325_reg_n_5_[1]\,
      Q => zext_ln38_1_reg_1378(1),
      R => '0'
    );
\zext_ln38_1_reg_1378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13710,
      D => \out_w_0_mid2_reg_1325_reg_n_5_[2]\,
      Q => zext_ln38_1_reg_1378(2),
      R => '0'
    );
\zext_ln38_1_reg_1378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13710,
      D => \out_w_0_mid2_reg_1325_reg_n_5_[3]\,
      Q => zext_ln38_1_reg_1378(3),
      R => '0'
    );
\zext_ln38_1_reg_1378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13710,
      D => \out_w_0_mid2_reg_1325_reg_n_5_[4]\,
      Q => zext_ln38_1_reg_1378(4),
      R => '0'
    );
\zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => zext_ln38_2_cast_mid_reg_1332_reg(0),
      Q => zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg(0),
      R => '0'
    );
\zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => zext_ln38_2_cast_mid_reg_1332_reg(1),
      Q => zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg(1),
      R => '0'
    );
\zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => zext_ln38_2_cast_mid_reg_1332_reg(2),
      Q => zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg(2),
      R => '0'
    );
\zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => zext_ln38_2_cast_mid_reg_1332_reg(3),
      Q => zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg(3),
      R => '0'
    );
\zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => zext_ln38_2_cast_mid_reg_1332_reg(4),
      Q => zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg_reg(4),
      R => '0'
    );
\zext_ln38_2_cast_mid_reg_1332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => out_h_reg_1298(0),
      Q => zext_ln38_2_cast_mid_reg_1332_reg(0),
      R => '0'
    );
\zext_ln38_2_cast_mid_reg_1332_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => out_h_reg_1298(1),
      Q => zext_ln38_2_cast_mid_reg_1332_reg(1),
      R => '0'
    );
\zext_ln38_2_cast_mid_reg_1332_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => out_h_reg_1298(2),
      Q => zext_ln38_2_cast_mid_reg_1332_reg(2),
      R => '0'
    );
\zext_ln38_2_cast_mid_reg_1332_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => out_h_reg_1298(3),
      Q => zext_ln38_2_cast_mid_reg_1332_reg(3),
      R => '0'
    );
\zext_ln38_2_cast_mid_reg_1332_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_13250,
      D => out_h_reg_1298(4),
      Q => zext_ln38_2_cast_mid_reg_1332_reg(4),
      R => '0'
    );
\zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => zext_ln38_2_cast_reg_1304_reg(0),
      Q => zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg(0),
      R => '0'
    );
\zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => zext_ln38_2_cast_reg_1304_reg(1),
      Q => zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg(1),
      R => '0'
    );
\zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => zext_ln38_2_cast_reg_1304_reg(2),
      Q => zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg(2),
      R => '0'
    );
\zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => zext_ln38_2_cast_reg_1304_reg(3),
      Q => zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg(3),
      R => '0'
    );
\zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => zext_ln38_2_cast_reg_1304_reg(4),
      Q => zext_ln38_2_cast_reg_1304_pp0_iter1_reg_reg(4),
      R => '0'
    );
\zext_ln38_2_cast_reg_1304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_h_0_reg_340(0),
      Q => zext_ln38_2_cast_reg_1304_reg(0),
      R => '0'
    );
\zext_ln38_2_cast_reg_1304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_h_0_reg_340(1),
      Q => zext_ln38_2_cast_reg_1304_reg(1),
      R => '0'
    );
\zext_ln38_2_cast_reg_1304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_h_0_reg_340(2),
      Q => zext_ln38_2_cast_reg_1304_reg(2),
      R => '0'
    );
\zext_ln38_2_cast_reg_1304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_h_0_reg_340(3),
      Q => zext_ln38_2_cast_reg_1304_reg(3),
      R => '0'
    );
\zext_ln38_2_cast_reg_1304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_h_0_reg_340(4),
      Q => zext_ln38_2_cast_reg_1304_reg(4),
      R => '0'
    );
\zext_ln38_3_reg_1395_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13710,
      D => zext_ln38_3_fu_723_p1(0),
      Q => zext_ln38_3_reg_1395_reg(0),
      R => '0'
    );
\zext_ln38_3_reg_1395_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13710,
      D => zext_ln38_3_fu_723_p1(1),
      Q => zext_ln38_3_reg_1395_reg(1),
      R => '0'
    );
\zext_ln38_3_reg_1395_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13710,
      D => zext_ln38_3_fu_723_p1(2),
      Q => zext_ln38_3_reg_1395_reg(2),
      R => '0'
    );
\zext_ln38_3_reg_1395_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13710,
      D => zext_ln38_3_fu_723_p1(3),
      Q => zext_ln38_3_reg_1395_reg(3),
      R => '0'
    );
\zext_ln38_3_reg_1395_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13710,
      D => zext_ln38_3_fu_723_p1(4),
      Q => zext_ln38_3_reg_1395_reg(4),
      R => '0'
    );
\zext_ln38_5_reg_1427[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1325_reg_n_5_[1]\,
      O => add_ln38_3_fu_761_p2(1)
    );
\zext_ln38_5_reg_1427[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1325_reg_n_5_[1]\,
      I1 => \out_w_0_mid2_reg_1325_reg_n_5_[2]\,
      O => add_ln38_3_fu_761_p2(2)
    );
\zext_ln38_5_reg_1427[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1325_reg_n_5_[3]\,
      I1 => \out_w_0_mid2_reg_1325_reg_n_5_[2]\,
      I2 => \out_w_0_mid2_reg_1325_reg_n_5_[1]\,
      O => add_ln38_3_fu_761_p2(3)
    );
\zext_ln38_5_reg_1427[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      O => mul_ln46_1_reg_14210
    );
\zext_ln38_5_reg_1427[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1325_reg_n_5_[4]\,
      I1 => \out_w_0_mid2_reg_1325_reg_n_5_[1]\,
      I2 => \out_w_0_mid2_reg_1325_reg_n_5_[2]\,
      I3 => \out_w_0_mid2_reg_1325_reg_n_5_[3]\,
      O => add_ln38_3_fu_761_p2(4)
    );
\zext_ln38_5_reg_1427_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln46_1_reg_14210,
      D => \out_w_0_mid2_reg_1325_reg_n_5_[0]\,
      Q => zext_ln38_5_reg_1427_reg(0),
      R => '0'
    );
\zext_ln38_5_reg_1427_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln46_1_reg_14210,
      D => add_ln38_3_fu_761_p2(1),
      Q => zext_ln38_5_reg_1427_reg(1),
      R => '0'
    );
\zext_ln38_5_reg_1427_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln46_1_reg_14210,
      D => add_ln38_3_fu_761_p2(2),
      Q => zext_ln38_5_reg_1427_reg(2),
      R => '0'
    );
\zext_ln38_5_reg_1427_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln46_1_reg_14210,
      D => add_ln38_3_fu_761_p2(3),
      Q => zext_ln38_5_reg_1427_reg(3),
      R => '0'
    );
\zext_ln38_5_reg_1427_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln46_1_reg_14210,
      D => add_ln38_3_fu_761_p2(4),
      Q => zext_ln38_5_reg_1427_reg(4),
      R => '0'
    );
\zext_ln46_1_reg_1228[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \select_ln24_2_reg_1458_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I3 => out_d_0_reg_316(0),
      O => \zext_ln46_1_reg_1228[0]_i_1_n_5\
    );
\zext_ln46_1_reg_1228[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \select_ln24_2_reg_1458_reg_n_5_[1]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I3 => out_d_0_reg_316(1),
      O => \zext_ln46_1_reg_1228[1]_i_1_n_5\
    );
\zext_ln46_1_reg_1228[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \select_ln24_2_reg_1458_reg_n_5_[2]\,
      I1 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => out_d_0_reg_316(2),
      O => \zext_ln46_1_reg_1228[2]_i_1_n_5\
    );
\zext_ln46_1_reg_1228[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \select_ln24_2_reg_1458_reg_n_5_[3]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I3 => out_d_0_reg_316(3),
      O => \zext_ln46_1_reg_1228[3]_i_1_n_5\
    );
\zext_ln46_1_reg_1228[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => select_ln24_2_reg_1458(4),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1239_reg_n_5_[0]\,
      I3 => out_d_0_reg_316(4),
      O => \zext_ln46_1_reg_1228[4]_i_1_n_5\
    );
\zext_ln46_1_reg_1228_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln46_1_reg_1228_reg(0),
      Q => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(0),
      R => '0'
    );
\zext_ln46_1_reg_1228_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln46_1_reg_1228_reg(1),
      Q => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(1),
      R => '0'
    );
\zext_ln46_1_reg_1228_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln46_1_reg_1228_reg(2),
      Q => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(2),
      R => '0'
    );
\zext_ln46_1_reg_1228_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln46_1_reg_1228_reg(3),
      Q => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(3),
      R => '0'
    );
\zext_ln46_1_reg_1228_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln46_1_reg_1228_reg(4),
      Q => zext_ln46_1_reg_1228_pp0_iter1_reg_reg(4),
      R => '0'
    );
\zext_ln46_1_reg_1228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln46_1_reg_1228[0]_i_1_n_5\,
      Q => zext_ln46_1_reg_1228_reg(0),
      R => '0'
    );
\zext_ln46_1_reg_1228_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln46_1_reg_1228[1]_i_1_n_5\,
      Q => zext_ln46_1_reg_1228_reg(1),
      R => '0'
    );
\zext_ln46_1_reg_1228_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln46_1_reg_1228[2]_i_1_n_5\,
      Q => zext_ln46_1_reg_1228_reg(2),
      R => '0'
    );
\zext_ln46_1_reg_1228_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln46_1_reg_1228[3]_i_1_n_5\,
      Q => zext_ln46_1_reg_1228_reg(3),
      R => '0'
    );
\zext_ln46_1_reg_1228_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln46_1_reg_1228[4]_i_1_n_5\,
      Q => zext_ln46_1_reg_1228_reg(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    output_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    output_r_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_1\ : out STD_LOGIC;
    input_r_address0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    trunc_ln42_fu_1389_p1 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_pointwise_conv2d_fix_1_fu_483_ap_start_reg : in STD_LOGIC;
    MemBank_B_address010_out : in STD_LOGIC;
    ram_reg_0_i_137 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_1 : entity is "pointwise_conv2d_fix_1";
end bd_0_hls_inst_0_pointwise_conv2d_fix_1;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_1 is
  signal A : STD_LOGIC_VECTOR ( 3 to 3 );
  signal add_ln23_fu_580_p2 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal add_ln23_reg_1532 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \add_ln23_reg_1532[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_1532[6]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_1532[7]_i_1_n_5\ : STD_LOGIC;
  signal add_ln43_1_fu_1252_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln43_1_reg_1639 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln43_1_reg_16390 : STD_LOGIC;
  signal \add_ln43_1_reg_1639[11]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639[11]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639[7]_i_5_n_5\ : STD_LOGIC;
  signal add_ln43_1_reg_1639_pp1_iter2_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln43_1_reg_1639_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[11]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[11]_i_4_n_6\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[11]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[11]_i_4_n_8\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[11]_i_9_n_6\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[11]_i_9_n_7\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[11]_i_9_n_8\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln43_1_reg_1639_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal and_ln31_reg_1588 : STD_LOGIC;
  signal and_ln31_reg_1588_pp1_iter1_reg : STD_LOGIC;
  signal and_ln31_reg_1588_pp1_iter2_reg : STD_LOGIC;
  signal and_ln31_reg_1588_pp1_iter3_reg : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_1__4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_1__3_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[2]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_phi_mux_in_d_0_phi_fu_569_p4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal buffer_0_reg_555 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \buffer_0_reg_555[11]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[11]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[11]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[11]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[11]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[11]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[11]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[11]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[15]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[15]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[15]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[15]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[15]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[15]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[15]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[15]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[19]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[19]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[19]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[19]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[19]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[22]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[22]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[22]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[22]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[22]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[3]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[3]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[3]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[3]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[3]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[3]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[3]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[3]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[7]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[7]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[7]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[7]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[7]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[7]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[7]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555[7]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[19]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[22]_i_2_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[22]_i_2_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[22]_i_2_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[22]_i_2_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_555_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_483_ap_ready : STD_LOGIC;
  signal i_0_reg_500 : STD_LOGIC;
  signal i_0_reg_5000 : STD_LOGIC;
  signal i_0_reg_500_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_fu_642_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal icmp_ln30_reg_1569_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln30_reg_1569_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln30_reg_1569_pp1_iter3_reg : STD_LOGIC;
  signal \icmp_ln30_reg_1569_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln32_fu_1065_p2 : STD_LOGIC;
  signal icmp_ln32_reg_1578 : STD_LOGIC;
  signal icmp_ln32_reg_1578_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln32_reg_1578_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln32_reg_1578_pp1_iter3_reg : STD_LOGIC;
  signal icmp_ln34_4_fu_1238_p2 : STD_LOGIC;
  signal icmp_ln34_4_reg_1635 : STD_LOGIC;
  signal \icmp_ln34_4_reg_1635[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln34_4_reg_1635_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln34_4_reg_1635_pp1_iter3_reg : STD_LOGIC;
  signal in_d_0_reg_565 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_d_0_reg_5651 : STD_LOGIC;
  signal in_d_fu_1201_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_d_reg_1619 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \in_d_reg_1619[3]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten18_reg_5110 : STD_LOGIC;
  signal \indvar_flatten18_reg_511[0]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten18_reg_511_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \indvar_flatten18_reg_511_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten18_reg_511_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_533[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_533[1]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_533[2]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_533[3]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_533[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_533[5]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_533[5]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_533[6]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_533[7]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_533[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_533[8]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten_reg_533_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal kernel_buffer_15_016_fu_448 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_016_fu_4480 : STD_LOGIC;
  signal \kernel_buffer_15_016_fu_448[31]_i_6_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_016_fu_448_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \kernel_buffer_15_016_fu_448_reg[31]_i_3_n_8\ : STD_LOGIC;
  signal kernel_buffer_15_45_fu_392 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_45_fu_3920 : STD_LOGIC;
  signal kernel_buffer_15_46_fu_396 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_46_fu_3960 : STD_LOGIC;
  signal kernel_buffer_15_47_fu_400 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_47_fu_4000 : STD_LOGIC;
  signal kernel_buffer_15_48_fu_404 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_48_fu_4040 : STD_LOGIC;
  signal kernel_buffer_15_49_fu_408 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_49_fu_4080 : STD_LOGIC;
  signal kernel_buffer_15_50_fu_412 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_50_fu_4120 : STD_LOGIC;
  signal kernel_buffer_15_51_fu_416 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_51_fu_4160 : STD_LOGIC;
  signal kernel_buffer_15_52_fu_420 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_52_fu_4200 : STD_LOGIC;
  signal kernel_buffer_15_53_fu_424 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_53_fu_4240 : STD_LOGIC;
  signal kernel_buffer_15_54_fu_428 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_54_fu_4280 : STD_LOGIC;
  signal kernel_buffer_15_55_fu_432 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_55_fu_4320 : STD_LOGIC;
  signal kernel_buffer_15_56_fu_436 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_56_fu_4360 : STD_LOGIC;
  signal kernel_buffer_15_57_fu_440 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_57_fu_4400 : STD_LOGIC;
  signal kernel_buffer_15_58_fu_444 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_58_fu_4440 : STD_LOGIC;
  signal kernel_buffer_15_fu_388 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_fu_3880 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_i_1_n_5 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_100 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_101 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_102 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_103 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_104 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_105 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_106 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_107 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_108 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_109 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_110 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_111 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_112 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_113 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_114 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_115 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_116 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_117 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_118 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_119 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_120 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_121 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_122 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_123 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_124 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_125 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_126 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_127 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_128 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_129 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_130 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_131 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_132 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_133 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_134 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_135 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_136 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_137 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_138 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_139 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_140 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_141 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_142 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_143 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_144 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_145 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_146 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_147 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_148 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_149 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_150 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_151 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_152 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_153 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_154 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_155 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_156 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_157 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_158 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_63 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_64 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_65 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_66 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_67 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_68 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_69 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_70 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_71 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_72 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_73 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_74 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_75 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_76 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_77 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_78 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_79 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_80 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_81 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_82 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_83 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_84 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_85 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_86 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_87 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_88 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_89 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_90 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_91 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_92 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_93 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_94 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_95 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_96 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_97 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_98 : STD_LOGIC;
  signal mul_ln37_fu_1345_p2_n_99 : STD_LOGIC;
  signal \mul_ln37_reg_1654[14]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln37_reg_1654[15]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln37_reg_1654[16]_i_1_n_5\ : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_i_1_n_5 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_63 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_64 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_65 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_66 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_67 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_68 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_69 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_70 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_71 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_72 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_73 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_74 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_75 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_76 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_77 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_78 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_79 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_80 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_81 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_82 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_83 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_84 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_85 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_86 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_87 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_88 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_89 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_90 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_91 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_92 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_93 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_94 : STD_LOGIC;
  signal mul_ln37_reg_1654_reg_n_95 : STD_LOGIC;
  signal mux_1_5 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18 : STD_LOGIC;
  signal network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21 : STD_LOGIC;
  signal network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_24 : STD_LOGIC;
  signal \network_mux_83_16_1_1_U54/mux_3_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal out_d_0_reg_478 : STD_LOGIC;
  signal \out_d_0_reg_478_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_478_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_478_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_478_reg_n_5_[3]\ : STD_LOGIC;
  signal out_d_fu_592_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_d_reg_1541 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_d_reg_1541[2]_i_1_n_5\ : STD_LOGIC;
  signal out_h_0_reg_522 : STD_LOGIC;
  signal \out_h_0_reg_522[0]_i_1_n_5\ : STD_LOGIC;
  signal out_h_0_reg_522_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_fu_1059_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal out_w_0_reg_544 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^output_r_address0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal phi_mul_reg_489 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal ram_reg_0_i_380_n_7 : STD_LOGIC;
  signal ram_reg_0_i_380_n_8 : STD_LOGIC;
  signal ram_reg_0_i_381_n_5 : STD_LOGIC;
  signal ram_reg_0_i_381_n_6 : STD_LOGIC;
  signal ram_reg_0_i_381_n_7 : STD_LOGIC;
  signal ram_reg_0_i_381_n_8 : STD_LOGIC;
  signal ram_reg_0_i_483_n_5 : STD_LOGIC;
  signal ram_reg_0_i_483_n_6 : STD_LOGIC;
  signal ram_reg_0_i_483_n_7 : STD_LOGIC;
  signal ram_reg_0_i_483_n_8 : STD_LOGIC;
  signal ram_reg_0_i_486_n_5 : STD_LOGIC;
  signal ram_reg_0_i_487_n_5 : STD_LOGIC;
  signal ram_reg_0_i_488_n_5 : STD_LOGIC;
  signal ram_reg_0_i_489_n_5 : STD_LOGIC;
  signal ram_reg_0_i_490_n_5 : STD_LOGIC;
  signal ram_reg_0_i_491_n_5 : STD_LOGIC;
  signal ram_reg_0_i_492_n_5 : STD_LOGIC;
  signal ram_reg_0_i_550_n_5 : STD_LOGIC;
  signal ram_reg_0_i_551_n_5 : STD_LOGIC;
  signal ram_reg_0_i_552_n_5 : STD_LOGIC;
  signal ram_reg_0_i_553_n_5 : STD_LOGIC;
  signal ram_reg_0_i_554_n_5 : STD_LOGIC;
  signal ram_reg_2_i_13_n_5 : STD_LOGIC;
  signal ram_reg_2_i_13_n_6 : STD_LOGIC;
  signal ram_reg_2_i_13_n_7 : STD_LOGIC;
  signal ram_reg_2_i_13_n_8 : STD_LOGIC;
  signal ram_reg_2_i_20_n_5 : STD_LOGIC;
  signal ram_reg_2_i_21_n_5 : STD_LOGIC;
  signal ram_reg_2_i_22_n_5 : STD_LOGIC;
  signal ram_reg_2_i_23_n_5 : STD_LOGIC;
  signal ram_reg_4_i_12_n_5 : STD_LOGIC;
  signal ram_reg_4_i_12_n_6 : STD_LOGIC;
  signal ram_reg_4_i_12_n_7 : STD_LOGIC;
  signal ram_reg_4_i_12_n_8 : STD_LOGIC;
  signal ram_reg_4_i_19_n_5 : STD_LOGIC;
  signal ram_reg_4_i_20_n_5 : STD_LOGIC;
  signal ram_reg_4_i_21_n_5 : STD_LOGIC;
  signal ram_reg_4_i_22_n_5 : STD_LOGIC;
  signal ram_reg_6_i_12_n_5 : STD_LOGIC;
  signal ram_reg_6_i_12_n_6 : STD_LOGIC;
  signal ram_reg_6_i_12_n_7 : STD_LOGIC;
  signal ram_reg_6_i_12_n_8 : STD_LOGIC;
  signal ram_reg_6_i_19_n_5 : STD_LOGIC;
  signal ram_reg_6_i_20_n_5 : STD_LOGIC;
  signal ram_reg_6_i_21_n_5 : STD_LOGIC;
  signal ram_reg_6_i_22_n_5 : STD_LOGIC;
  signal select_ln31_10_fu_1109_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal select_ln31_10_reg_1583_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal select_ln31_fu_1071_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal select_ln34_11_fu_1175_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln34_11_reg_1603 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln34_fu_1356_p3 : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal sext_ln33_reg_1546 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln37_4_fu_1371_p1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal sext_ln43_fu_1248_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal shl_ln_reg_1553 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal tmp_5_fu_657_p129 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal tmp_5_fu_657_p130 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_fu_1305_p18 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal trunc_ln37_reg_1614 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln37_reg_1614[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln37_reg_1614_pp1_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \trunc_ln37_reg_1614_pp1_iter1_reg_reg_n_5_[1]\ : STD_LOGIC;
  signal \trunc_ln37_reg_1614_pp1_iter1_reg_reg_n_5_[3]\ : STD_LOGIC;
  signal zext_ln23_reg_1527 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \NLW_add_ln43_1_reg_1639_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln43_1_reg_1639_reg[11]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln43_1_reg_1639_reg[11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_buffer_0_reg_555_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buffer_0_reg_555_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_indvar_flatten18_reg_511_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_kernel_buffer_15_016_fu_448_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_kernel_buffer_15_016_fu_448_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln37_fu_1345_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1345_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1345_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1345_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1345_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1345_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1345_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln37_fu_1345_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln37_fu_1345_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln37_reg_1654_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1654_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1654_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1654_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1654_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1654_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1654_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln37_reg_1654_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln37_reg_1654_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln37_reg_1654_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_ram_reg_0_i_380_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_380_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_483_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln23_reg_1532[10]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \add_ln23_reg_1532[3]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \add_ln23_reg_1532[4]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \add_ln23_reg_1532[5]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \add_ln23_reg_1532[6]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \add_ln23_reg_1532[9]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair228";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter0_i_1 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter1_i_1 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of grp_pointwise_conv2d_fix_1_fu_483_ap_start_reg_i_1 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \i_0_reg_500[1]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \i_0_reg_500[2]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \i_0_reg_500[3]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \i_0_reg_500[4]_i_3\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \in_d_reg_1619[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \in_d_reg_1619[3]_i_3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_533[0]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_533[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_533[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_533[3]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_533[5]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_533[6]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_533[7]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_533[8]_i_1\ : label is "soft_lutpair226";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_ln37_fu_1345_p2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mul_ln37_reg_1654[14]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \mul_ln37_reg_1654[15]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \out_d_reg_1541[1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \out_d_reg_1541[2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \out_d_reg_1541[3]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \out_h_0_reg_522[0]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \out_h_0_reg_522[1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \out_h_0_reg_522[2]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \out_h_0_reg_522[3]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \select_ln31_10_reg_1583[2]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \select_ln31_10_reg_1583[3]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \select_ln31_10_reg_1583[4]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \select_ln31_10_reg_1583[5]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \select_ln31_10_reg_1583[6]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \select_ln31_10_reg_1583[7]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1546[0]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1546[10]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1546[11]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1546[15]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1546[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1546[2]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1546[3]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1546[5]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1546[6]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1546[7]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1546[8]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1546[9]_i_1\ : label is "soft_lutpair247";
begin
  output_r_address0(11 downto 0) <= \^output_r_address0\(11 downto 0);
  output_r_ce0 <= \^output_r_ce0\;
\add_ln23_reg_1532[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_489(8),
      I1 => \add_ln23_reg_1532[10]_i_2_n_5\,
      I2 => phi_mul_reg_489(9),
      I3 => phi_mul_reg_489(10),
      O => add_ln23_fu_580_p2(10)
    );
\add_ln23_reg_1532[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => phi_mul_reg_489(6),
      I1 => phi_mul_reg_489(5),
      I2 => phi_mul_reg_489(3),
      I3 => phi_mul_reg_489(2),
      I4 => phi_mul_reg_489(4),
      I5 => phi_mul_reg_489(7),
      O => \add_ln23_reg_1532[10]_i_2_n_5\
    );
\add_ln23_reg_1532[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_489(2),
      O => add_ln23_fu_580_p2(2)
    );
\add_ln23_reg_1532[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_489(2),
      I1 => phi_mul_reg_489(3),
      O => add_ln23_fu_580_p2(3)
    );
\add_ln23_reg_1532[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phi_mul_reg_489(2),
      I1 => phi_mul_reg_489(3),
      I2 => phi_mul_reg_489(4),
      O => add_ln23_fu_580_p2(4)
    );
\add_ln23_reg_1532[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_489(3),
      I1 => phi_mul_reg_489(2),
      I2 => phi_mul_reg_489(4),
      I3 => phi_mul_reg_489(5),
      O => add_ln23_fu_580_p2(5)
    );
\add_ln23_reg_1532[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => phi_mul_reg_489(4),
      I1 => phi_mul_reg_489(2),
      I2 => phi_mul_reg_489(3),
      I3 => phi_mul_reg_489(5),
      I4 => phi_mul_reg_489(6),
      O => \add_ln23_reg_1532[6]_i_1_n_5\
    );
\add_ln23_reg_1532[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA15555555"
    )
        port map (
      I0 => phi_mul_reg_489(6),
      I1 => phi_mul_reg_489(5),
      I2 => phi_mul_reg_489(3),
      I3 => phi_mul_reg_489(2),
      I4 => phi_mul_reg_489(4),
      I5 => phi_mul_reg_489(7),
      O => \add_ln23_reg_1532[7]_i_1_n_5\
    );
\add_ln23_reg_1532[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln23_reg_1532[10]_i_2_n_5\,
      I1 => phi_mul_reg_489(8),
      O => add_ln23_fu_580_p2(8)
    );
\add_ln23_reg_1532[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln23_reg_1532[10]_i_2_n_5\,
      I1 => phi_mul_reg_489(8),
      I2 => phi_mul_reg_489(9),
      O => add_ln23_fu_580_p2(9)
    );
\add_ln23_reg_1532_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_580_p2(10),
      Q => add_ln23_reg_1532(10),
      R => '0'
    );
\add_ln23_reg_1532_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_580_p2(2),
      Q => add_ln23_reg_1532(2),
      R => '0'
    );
\add_ln23_reg_1532_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_580_p2(3),
      Q => add_ln23_reg_1532(3),
      R => '0'
    );
\add_ln23_reg_1532_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_580_p2(4),
      Q => add_ln23_reg_1532(4),
      R => '0'
    );
\add_ln23_reg_1532_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_580_p2(5),
      Q => add_ln23_reg_1532(5),
      R => '0'
    );
\add_ln23_reg_1532_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln23_reg_1532[6]_i_1_n_5\,
      Q => add_ln23_reg_1532(6),
      R => '0'
    );
\add_ln23_reg_1532_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln23_reg_1532[7]_i_1_n_5\,
      Q => add_ln23_reg_1532(7),
      R => '0'
    );
\add_ln23_reg_1532_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_580_p2(8),
      Q => add_ln23_reg_1532(8),
      R => '0'
    );
\add_ln23_reg_1532_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_580_p2(9),
      Q => add_ln23_reg_1532(9),
      R => '0'
    );
\add_ln43_1_reg_1639[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => in_d_reg_1619(0),
      I2 => in_d_reg_1619(3),
      I3 => in_d_reg_1619(1),
      I4 => in_d_reg_1619(2),
      I5 => in_d_reg_1619(4),
      O => add_ln43_1_reg_16390
    );
\add_ln43_1_reg_1639[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln34_11_reg_1603(3),
      I1 => select_ln31_10_reg_1583_reg(2),
      O => \add_ln43_1_reg_1639[11]_i_10_n_5\
    );
\add_ln43_1_reg_1639[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln34_11_reg_1603(2),
      I1 => select_ln31_10_reg_1583_reg(1),
      O => \add_ln43_1_reg_1639[11]_i_11_n_5\
    );
\add_ln43_1_reg_1639[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln34_11_reg_1603(1),
      I1 => select_ln31_10_reg_1583_reg(0),
      O => sext_ln43_fu_1248_p1(1)
    );
\add_ln43_1_reg_1639[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln43_fu_1248_p1(8),
      O => \add_ln43_1_reg_1639[11]_i_3_n_5\
    );
\add_ln43_1_reg_1639[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln23_reg_1527(10),
      O => \add_ln43_1_reg_1639[11]_i_5_n_5\
    );
\add_ln43_1_reg_1639[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln23_reg_1527(9),
      I1 => zext_ln23_reg_1527(10),
      O => \add_ln43_1_reg_1639[11]_i_6_n_5\
    );
\add_ln43_1_reg_1639[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln43_fu_1248_p1(8),
      I1 => zext_ln23_reg_1527(9),
      O => \add_ln43_1_reg_1639[11]_i_7_n_5\
    );
\add_ln43_1_reg_1639[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln43_fu_1248_p1(8),
      I1 => zext_ln23_reg_1527(8),
      O => \add_ln43_1_reg_1639[11]_i_8_n_5\
    );
\add_ln43_1_reg_1639[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_1527(3),
      I1 => sext_ln43_fu_1248_p1(3),
      O => \add_ln43_1_reg_1639[3]_i_2_n_5\
    );
\add_ln43_1_reg_1639[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_1527(2),
      I1 => sext_ln43_fu_1248_p1(2),
      O => \add_ln43_1_reg_1639[3]_i_3_n_5\
    );
\add_ln43_1_reg_1639[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln31_10_reg_1583_reg(0),
      I1 => select_ln34_11_reg_1603(1),
      O => \add_ln43_1_reg_1639[3]_i_4_n_5\
    );
\add_ln43_1_reg_1639[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => select_ln34_11_reg_1603(0),
      O => \add_ln43_1_reg_1639[3]_i_5_n_5\
    );
\add_ln43_1_reg_1639[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_1527(7),
      I1 => sext_ln43_fu_1248_p1(7),
      O => \add_ln43_1_reg_1639[7]_i_2_n_5\
    );
\add_ln43_1_reg_1639[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_1527(6),
      I1 => sext_ln43_fu_1248_p1(6),
      O => \add_ln43_1_reg_1639[7]_i_3_n_5\
    );
\add_ln43_1_reg_1639[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_1527(5),
      I1 => sext_ln43_fu_1248_p1(5),
      O => \add_ln43_1_reg_1639[7]_i_4_n_5\
    );
\add_ln43_1_reg_1639[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_1527(4),
      I1 => sext_ln43_fu_1248_p1(4),
      O => \add_ln43_1_reg_1639[7]_i_5_n_5\
    );
\add_ln43_1_reg_1639_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639(0),
      Q => add_ln43_1_reg_1639_pp1_iter2_reg(0),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639(10),
      Q => add_ln43_1_reg_1639_pp1_iter2_reg(10),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639(11),
      Q => add_ln43_1_reg_1639_pp1_iter2_reg(11),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639(1),
      Q => add_ln43_1_reg_1639_pp1_iter2_reg(1),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639(2),
      Q => add_ln43_1_reg_1639_pp1_iter2_reg(2),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639(3),
      Q => add_ln43_1_reg_1639_pp1_iter2_reg(3),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639(4),
      Q => add_ln43_1_reg_1639_pp1_iter2_reg(4),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639(5),
      Q => add_ln43_1_reg_1639_pp1_iter2_reg(5),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639(6),
      Q => add_ln43_1_reg_1639_pp1_iter2_reg(6),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639(7),
      Q => add_ln43_1_reg_1639_pp1_iter2_reg(7),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639(8),
      Q => add_ln43_1_reg_1639_pp1_iter2_reg(8),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639(9),
      Q => add_ln43_1_reg_1639_pp1_iter2_reg(9),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639_pp1_iter2_reg(0),
      Q => \^output_r_address0\(0),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter3_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639_pp1_iter2_reg(10),
      Q => \^output_r_address0\(10),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter3_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639_pp1_iter2_reg(11),
      Q => \^output_r_address0\(11),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639_pp1_iter2_reg(1),
      Q => \^output_r_address0\(1),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639_pp1_iter2_reg(2),
      Q => \^output_r_address0\(2),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639_pp1_iter2_reg(3),
      Q => \^output_r_address0\(3),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639_pp1_iter2_reg(4),
      Q => \^output_r_address0\(4),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639_pp1_iter2_reg(5),
      Q => \^output_r_address0\(5),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639_pp1_iter2_reg(6),
      Q => \^output_r_address0\(6),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639_pp1_iter2_reg(7),
      Q => \^output_r_address0\(7),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639_pp1_iter2_reg(8),
      Q => \^output_r_address0\(8),
      R => '0'
    );
\add_ln43_1_reg_1639_pp1_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1639_pp1_iter2_reg(9),
      Q => \^output_r_address0\(9),
      R => '0'
    );
\add_ln43_1_reg_1639_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16390,
      D => add_ln43_1_fu_1252_p2(0),
      Q => add_ln43_1_reg_1639(0),
      R => '0'
    );
\add_ln43_1_reg_1639_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16390,
      D => add_ln43_1_fu_1252_p2(10),
      Q => add_ln43_1_reg_1639(10),
      R => '0'
    );
\add_ln43_1_reg_1639_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16390,
      D => add_ln43_1_fu_1252_p2(11),
      Q => add_ln43_1_reg_1639(11),
      R => '0'
    );
\add_ln43_1_reg_1639_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln43_1_reg_1639_reg[7]_i_1_n_5\,
      CO(3) => \NLW_add_ln43_1_reg_1639_reg[11]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln43_1_reg_1639_reg[11]_i_2_n_6\,
      CO(1) => \add_ln43_1_reg_1639_reg[11]_i_2_n_7\,
      CO(0) => \add_ln43_1_reg_1639_reg[11]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => zext_ln23_reg_1527(9),
      DI(1) => \add_ln43_1_reg_1639[11]_i_3_n_5\,
      DI(0) => sext_ln43_fu_1248_p1(8),
      O(3 downto 0) => add_ln43_1_fu_1252_p2(11 downto 8),
      S(3) => \add_ln43_1_reg_1639[11]_i_5_n_5\,
      S(2) => \add_ln43_1_reg_1639[11]_i_6_n_5\,
      S(1) => \add_ln43_1_reg_1639[11]_i_7_n_5\,
      S(0) => \add_ln43_1_reg_1639[11]_i_8_n_5\
    );
\add_ln43_1_reg_1639_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln43_1_reg_1639_reg[11]_i_9_n_5\,
      CO(3) => \NLW_add_ln43_1_reg_1639_reg[11]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \add_ln43_1_reg_1639_reg[11]_i_4_n_6\,
      CO(1) => \add_ln43_1_reg_1639_reg[11]_i_4_n_7\,
      CO(0) => \add_ln43_1_reg_1639_reg[11]_i_4_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln43_fu_1248_p1(8 downto 5),
      S(3) => '0',
      S(2 downto 0) => select_ln31_10_reg_1583_reg(6 downto 4)
    );
\add_ln43_1_reg_1639_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln43_1_reg_1639_reg[11]_i_9_n_5\,
      CO(2) => \add_ln43_1_reg_1639_reg[11]_i_9_n_6\,
      CO(1) => \add_ln43_1_reg_1639_reg[11]_i_9_n_7\,
      CO(0) => \add_ln43_1_reg_1639_reg[11]_i_9_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => select_ln34_11_reg_1603(3 downto 1),
      O(3 downto 1) => sext_ln43_fu_1248_p1(4 downto 2),
      O(0) => \NLW_add_ln43_1_reg_1639_reg[11]_i_9_O_UNCONNECTED\(0),
      S(3) => select_ln31_10_reg_1583_reg(3),
      S(2) => \add_ln43_1_reg_1639[11]_i_10_n_5\,
      S(1) => \add_ln43_1_reg_1639[11]_i_11_n_5\,
      S(0) => sext_ln43_fu_1248_p1(1)
    );
\add_ln43_1_reg_1639_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16390,
      D => add_ln43_1_fu_1252_p2(1),
      Q => add_ln43_1_reg_1639(1),
      R => '0'
    );
\add_ln43_1_reg_1639_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16390,
      D => add_ln43_1_fu_1252_p2(2),
      Q => add_ln43_1_reg_1639(2),
      R => '0'
    );
\add_ln43_1_reg_1639_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16390,
      D => add_ln43_1_fu_1252_p2(3),
      Q => add_ln43_1_reg_1639(3),
      R => '0'
    );
\add_ln43_1_reg_1639_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln43_1_reg_1639_reg[3]_i_1_n_5\,
      CO(2) => \add_ln43_1_reg_1639_reg[3]_i_1_n_6\,
      CO(1) => \add_ln43_1_reg_1639_reg[3]_i_1_n_7\,
      CO(0) => \add_ln43_1_reg_1639_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => zext_ln23_reg_1527(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => add_ln43_1_fu_1252_p2(3 downto 0),
      S(3) => \add_ln43_1_reg_1639[3]_i_2_n_5\,
      S(2) => \add_ln43_1_reg_1639[3]_i_3_n_5\,
      S(1) => \add_ln43_1_reg_1639[3]_i_4_n_5\,
      S(0) => \add_ln43_1_reg_1639[3]_i_5_n_5\
    );
\add_ln43_1_reg_1639_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16390,
      D => add_ln43_1_fu_1252_p2(4),
      Q => add_ln43_1_reg_1639(4),
      R => '0'
    );
\add_ln43_1_reg_1639_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16390,
      D => add_ln43_1_fu_1252_p2(5),
      Q => add_ln43_1_reg_1639(5),
      R => '0'
    );
\add_ln43_1_reg_1639_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16390,
      D => add_ln43_1_fu_1252_p2(6),
      Q => add_ln43_1_reg_1639(6),
      R => '0'
    );
\add_ln43_1_reg_1639_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16390,
      D => add_ln43_1_fu_1252_p2(7),
      Q => add_ln43_1_reg_1639(7),
      R => '0'
    );
\add_ln43_1_reg_1639_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln43_1_reg_1639_reg[3]_i_1_n_5\,
      CO(3) => \add_ln43_1_reg_1639_reg[7]_i_1_n_5\,
      CO(2) => \add_ln43_1_reg_1639_reg[7]_i_1_n_6\,
      CO(1) => \add_ln43_1_reg_1639_reg[7]_i_1_n_7\,
      CO(0) => \add_ln43_1_reg_1639_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln23_reg_1527(7 downto 4),
      O(3 downto 0) => add_ln43_1_fu_1252_p2(7 downto 4),
      S(3) => \add_ln43_1_reg_1639[7]_i_2_n_5\,
      S(2) => \add_ln43_1_reg_1639[7]_i_3_n_5\,
      S(1) => \add_ln43_1_reg_1639[7]_i_4_n_5\,
      S(0) => \add_ln43_1_reg_1639[7]_i_5_n_5\
    );
\add_ln43_1_reg_1639_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16390,
      D => add_ln43_1_fu_1252_p2(8),
      Q => add_ln43_1_reg_1639(8),
      R => '0'
    );
\add_ln43_1_reg_1639_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16390,
      D => add_ln43_1_fu_1252_p2(9),
      Q => add_ln43_1_reg_1639(9),
      R => '0'
    );
\and_ln31_reg_1588_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => and_ln31_reg_1588,
      Q => and_ln31_reg_1588_pp1_iter1_reg,
      R => '0'
    );
\and_ln31_reg_1588_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => and_ln31_reg_1588_pp1_iter1_reg,
      Q => and_ln31_reg_1588_pp1_iter2_reg,
      R => '0'
    );
\and_ln31_reg_1588_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => and_ln31_reg_1588_pp1_iter2_reg,
      Q => and_ln31_reg_1588_pp1_iter3_reg,
      R => '0'
    );
\and_ln31_reg_1588_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => p_1_in,
      Q => and_ln31_reg_1588,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_483_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_pointwise_conv2d_fix_1_fu_483_ap_ready,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_pointwise_conv2d_fix_1_fu_483_ap_start_reg,
      I3 => grp_pointwise_conv2d_fix_1_fu_483_ap_ready,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => grp_pointwise_conv2d_fix_1_fu_483_ap_ready,
      I2 => grp_pointwise_conv2d_fix_1_fu_483_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(1)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_483_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state10,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_483_ap_ready,
      I1 => ap_CS_fsm_state2,
      I2 => ap_NS_fsm1,
      I3 => \ap_CS_fsm_reg_n_5_[2]\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_478_reg_n_5_[0]\,
      I2 => \out_d_0_reg_478_reg_n_5_[3]\,
      I3 => \out_d_0_reg_478_reg_n_5_[1]\,
      I4 => \out_d_0_reg_478_reg_n_5_[2]\,
      O => grp_pointwise_conv2d_fix_1_fu_483_ap_ready
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(4),
      I2 => i_0_reg_500_reg(2),
      I3 => i_0_reg_500_reg(1),
      I4 => i_0_reg_500_reg(3),
      I5 => i_0_reg_500_reg(0),
      O => \ap_CS_fsm[3]_i_1__4_n_5\
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm[4]_i_2_n_5\,
      I2 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BBBBBB"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3,
      I1 => \^output_r_ce0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      O => \ap_CS_fsm[4]_i_2_n_5\
    );
\ap_CS_fsm[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800080AAAA0080"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \^output_r_ce0\,
      I5 => ap_enable_reg_pp1_iter3,
      O => \ap_CS_fsm[5]_i_1__3_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_5_[2]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[3]_i_1__4_n_5\,
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[5]_i_1__3_n_5\,
      Q => ap_CS_fsm_state10,
      R => SS(0)
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_state4,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      O => ap_enable_reg_pp1_iter0_i_1_n_5
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_5,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_rst_n,
      I2 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      O => ap_enable_reg_pp1_iter1_i_1_n_5
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_5,
      Q => ap_enable_reg_pp1_iter1,
      R => '0'
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => SS(0)
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => SS(0)
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter3,
      Q => \^output_r_ce0\,
      R => SS(0)
    );
\buffer_0_reg_555[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(11),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[11]_i_2_n_5\
    );
\buffer_0_reg_555[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(10),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[11]_i_3_n_5\
    );
\buffer_0_reg_555[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(9),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[11]_i_4_n_5\
    );
\buffer_0_reg_555[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(8),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[11]_i_5_n_5\
    );
\buffer_0_reg_555[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(11),
      I1 => buffer_0_reg_555(11),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(11),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[11]_i_6_n_5\
    );
\buffer_0_reg_555[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(10),
      I1 => buffer_0_reg_555(10),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(10),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[11]_i_7_n_5\
    );
\buffer_0_reg_555[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(9),
      I1 => buffer_0_reg_555(9),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(9),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[11]_i_8_n_5\
    );
\buffer_0_reg_555[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(8),
      I1 => buffer_0_reg_555(8),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(8),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[11]_i_9_n_5\
    );
\buffer_0_reg_555[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(15),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[15]_i_2_n_5\
    );
\buffer_0_reg_555[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(14),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[15]_i_3_n_5\
    );
\buffer_0_reg_555[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(13),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[15]_i_4_n_5\
    );
\buffer_0_reg_555[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(12),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[15]_i_5_n_5\
    );
\buffer_0_reg_555[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(15),
      I1 => buffer_0_reg_555(15),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(15),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[15]_i_6_n_5\
    );
\buffer_0_reg_555[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(14),
      I1 => buffer_0_reg_555(14),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(15),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[15]_i_7_n_5\
    );
\buffer_0_reg_555[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(13),
      I1 => buffer_0_reg_555(13),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(15),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[15]_i_8_n_5\
    );
\buffer_0_reg_555[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(12),
      I1 => buffer_0_reg_555(12),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(15),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[15]_i_9_n_5\
    );
\buffer_0_reg_555[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(16),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[19]_i_2_n_5\
    );
\buffer_0_reg_555[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(17),
      I1 => buffer_0_reg_555(19),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(15),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[19]_i_3_n_5\
    );
\buffer_0_reg_555[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(17),
      I1 => buffer_0_reg_555(18),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(15),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[19]_i_4_n_5\
    );
\buffer_0_reg_555[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(17),
      I1 => buffer_0_reg_555(17),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(15),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[19]_i_5_n_5\
    );
\buffer_0_reg_555[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(16),
      I1 => buffer_0_reg_555(16),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(15),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[19]_i_6_n_5\
    );
\buffer_0_reg_555[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln30_reg_1569_pp1_iter3_reg,
      I2 => \^output_r_ce0\,
      O => \buffer_0_reg_555[22]_i_1_n_5\
    );
\buffer_0_reg_555[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(17),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[22]_i_3_n_5\
    );
\buffer_0_reg_555[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(17),
      I1 => buffer_0_reg_555(22),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(15),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[22]_i_4_n_5\
    );
\buffer_0_reg_555[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(17),
      I1 => buffer_0_reg_555(21),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(15),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[22]_i_5_n_5\
    );
\buffer_0_reg_555[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(17),
      I1 => buffer_0_reg_555(20),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(15),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[22]_i_6_n_5\
    );
\buffer_0_reg_555[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(3),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[3]_i_2_n_5\
    );
\buffer_0_reg_555[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(2),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[3]_i_3_n_5\
    );
\buffer_0_reg_555[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(1),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[3]_i_4_n_5\
    );
\buffer_0_reg_555[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(0),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[3]_i_5_n_5\
    );
\buffer_0_reg_555[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(3),
      I1 => buffer_0_reg_555(3),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(3),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[3]_i_6_n_5\
    );
\buffer_0_reg_555[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(2),
      I1 => buffer_0_reg_555(2),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(2),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[3]_i_7_n_5\
    );
\buffer_0_reg_555[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(1),
      I1 => buffer_0_reg_555(1),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(1),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[3]_i_8_n_5\
    );
\buffer_0_reg_555[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(0),
      I1 => buffer_0_reg_555(0),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(0),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[3]_i_9_n_5\
    );
\buffer_0_reg_555[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(7),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[7]_i_2_n_5\
    );
\buffer_0_reg_555[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(6),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[7]_i_3_n_5\
    );
\buffer_0_reg_555[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(5),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[7]_i_4_n_5\
    );
\buffer_0_reg_555[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(4),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[7]_i_5_n_5\
    );
\buffer_0_reg_555[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(7),
      I1 => buffer_0_reg_555(7),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(7),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[7]_i_6_n_5\
    );
\buffer_0_reg_555[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(6),
      I1 => buffer_0_reg_555(6),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(6),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[7]_i_7_n_5\
    );
\buffer_0_reg_555[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(5),
      I1 => buffer_0_reg_555(5),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(5),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[7]_i_8_n_5\
    );
\buffer_0_reg_555[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(4),
      I1 => buffer_0_reg_555(4),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(4),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_555[7]_i_9_n_5\
    );
\buffer_0_reg_555_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[3]_i_1_n_12\,
      Q => buffer_0_reg_555(0),
      R => '0'
    );
\buffer_0_reg_555_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[11]_i_1_n_10\,
      Q => buffer_0_reg_555(10),
      R => '0'
    );
\buffer_0_reg_555_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[11]_i_1_n_9\,
      Q => buffer_0_reg_555(11),
      R => '0'
    );
\buffer_0_reg_555_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_555_reg[7]_i_1_n_5\,
      CO(3) => \buffer_0_reg_555_reg[11]_i_1_n_5\,
      CO(2) => \buffer_0_reg_555_reg[11]_i_1_n_6\,
      CO(1) => \buffer_0_reg_555_reg[11]_i_1_n_7\,
      CO(0) => \buffer_0_reg_555_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_555[11]_i_2_n_5\,
      DI(2) => \buffer_0_reg_555[11]_i_3_n_5\,
      DI(1) => \buffer_0_reg_555[11]_i_4_n_5\,
      DI(0) => \buffer_0_reg_555[11]_i_5_n_5\,
      O(3) => \buffer_0_reg_555_reg[11]_i_1_n_9\,
      O(2) => \buffer_0_reg_555_reg[11]_i_1_n_10\,
      O(1) => \buffer_0_reg_555_reg[11]_i_1_n_11\,
      O(0) => \buffer_0_reg_555_reg[11]_i_1_n_12\,
      S(3) => \buffer_0_reg_555[11]_i_6_n_5\,
      S(2) => \buffer_0_reg_555[11]_i_7_n_5\,
      S(1) => \buffer_0_reg_555[11]_i_8_n_5\,
      S(0) => \buffer_0_reg_555[11]_i_9_n_5\
    );
\buffer_0_reg_555_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[15]_i_1_n_12\,
      Q => buffer_0_reg_555(12),
      R => '0'
    );
\buffer_0_reg_555_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[15]_i_1_n_11\,
      Q => buffer_0_reg_555(13),
      R => '0'
    );
\buffer_0_reg_555_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[15]_i_1_n_10\,
      Q => buffer_0_reg_555(14),
      R => '0'
    );
\buffer_0_reg_555_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[15]_i_1_n_9\,
      Q => buffer_0_reg_555(15),
      R => '0'
    );
\buffer_0_reg_555_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_555_reg[11]_i_1_n_5\,
      CO(3) => \buffer_0_reg_555_reg[15]_i_1_n_5\,
      CO(2) => \buffer_0_reg_555_reg[15]_i_1_n_6\,
      CO(1) => \buffer_0_reg_555_reg[15]_i_1_n_7\,
      CO(0) => \buffer_0_reg_555_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_555[15]_i_2_n_5\,
      DI(2) => \buffer_0_reg_555[15]_i_3_n_5\,
      DI(1) => \buffer_0_reg_555[15]_i_4_n_5\,
      DI(0) => \buffer_0_reg_555[15]_i_5_n_5\,
      O(3) => \buffer_0_reg_555_reg[15]_i_1_n_9\,
      O(2) => \buffer_0_reg_555_reg[15]_i_1_n_10\,
      O(1) => \buffer_0_reg_555_reg[15]_i_1_n_11\,
      O(0) => \buffer_0_reg_555_reg[15]_i_1_n_12\,
      S(3) => \buffer_0_reg_555[15]_i_6_n_5\,
      S(2) => \buffer_0_reg_555[15]_i_7_n_5\,
      S(1) => \buffer_0_reg_555[15]_i_8_n_5\,
      S(0) => \buffer_0_reg_555[15]_i_9_n_5\
    );
\buffer_0_reg_555_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[19]_i_1_n_12\,
      Q => buffer_0_reg_555(16),
      R => '0'
    );
\buffer_0_reg_555_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[19]_i_1_n_11\,
      Q => buffer_0_reg_555(17),
      R => '0'
    );
\buffer_0_reg_555_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[19]_i_1_n_10\,
      Q => buffer_0_reg_555(18),
      R => '0'
    );
\buffer_0_reg_555_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[19]_i_1_n_9\,
      Q => buffer_0_reg_555(19),
      R => '0'
    );
\buffer_0_reg_555_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_555_reg[15]_i_1_n_5\,
      CO(3) => \buffer_0_reg_555_reg[19]_i_1_n_5\,
      CO(2) => \buffer_0_reg_555_reg[19]_i_1_n_6\,
      CO(1) => \buffer_0_reg_555_reg[19]_i_1_n_7\,
      CO(0) => \buffer_0_reg_555_reg[19]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_555[22]_i_3_n_5\,
      DI(2) => \buffer_0_reg_555[22]_i_3_n_5\,
      DI(1) => \buffer_0_reg_555[22]_i_3_n_5\,
      DI(0) => \buffer_0_reg_555[19]_i_2_n_5\,
      O(3) => \buffer_0_reg_555_reg[19]_i_1_n_9\,
      O(2) => \buffer_0_reg_555_reg[19]_i_1_n_10\,
      O(1) => \buffer_0_reg_555_reg[19]_i_1_n_11\,
      O(0) => \buffer_0_reg_555_reg[19]_i_1_n_12\,
      S(3) => \buffer_0_reg_555[19]_i_3_n_5\,
      S(2) => \buffer_0_reg_555[19]_i_4_n_5\,
      S(1) => \buffer_0_reg_555[19]_i_5_n_5\,
      S(0) => \buffer_0_reg_555[19]_i_6_n_5\
    );
\buffer_0_reg_555_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[3]_i_1_n_11\,
      Q => buffer_0_reg_555(1),
      R => '0'
    );
\buffer_0_reg_555_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[22]_i_2_n_12\,
      Q => buffer_0_reg_555(20),
      R => '0'
    );
\buffer_0_reg_555_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[22]_i_2_n_11\,
      Q => buffer_0_reg_555(21),
      R => '0'
    );
\buffer_0_reg_555_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[22]_i_2_n_10\,
      Q => buffer_0_reg_555(22),
      R => '0'
    );
\buffer_0_reg_555_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_555_reg[19]_i_1_n_5\,
      CO(3 downto 2) => \NLW_buffer_0_reg_555_reg[22]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \buffer_0_reg_555_reg[22]_i_2_n_7\,
      CO(0) => \buffer_0_reg_555_reg[22]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buffer_0_reg_555[22]_i_3_n_5\,
      DI(0) => \buffer_0_reg_555[22]_i_3_n_5\,
      O(3) => \NLW_buffer_0_reg_555_reg[22]_i_2_O_UNCONNECTED\(3),
      O(2) => \buffer_0_reg_555_reg[22]_i_2_n_10\,
      O(1) => \buffer_0_reg_555_reg[22]_i_2_n_11\,
      O(0) => \buffer_0_reg_555_reg[22]_i_2_n_12\,
      S(3) => '0',
      S(2) => \buffer_0_reg_555[22]_i_4_n_5\,
      S(1) => \buffer_0_reg_555[22]_i_5_n_5\,
      S(0) => \buffer_0_reg_555[22]_i_6_n_5\
    );
\buffer_0_reg_555_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[3]_i_1_n_10\,
      Q => buffer_0_reg_555(2),
      R => '0'
    );
\buffer_0_reg_555_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[3]_i_1_n_9\,
      Q => buffer_0_reg_555(3),
      R => '0'
    );
\buffer_0_reg_555_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_555_reg[3]_i_1_n_5\,
      CO(2) => \buffer_0_reg_555_reg[3]_i_1_n_6\,
      CO(1) => \buffer_0_reg_555_reg[3]_i_1_n_7\,
      CO(0) => \buffer_0_reg_555_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_555[3]_i_2_n_5\,
      DI(2) => \buffer_0_reg_555[3]_i_3_n_5\,
      DI(1) => \buffer_0_reg_555[3]_i_4_n_5\,
      DI(0) => \buffer_0_reg_555[3]_i_5_n_5\,
      O(3) => \buffer_0_reg_555_reg[3]_i_1_n_9\,
      O(2) => \buffer_0_reg_555_reg[3]_i_1_n_10\,
      O(1) => \buffer_0_reg_555_reg[3]_i_1_n_11\,
      O(0) => \buffer_0_reg_555_reg[3]_i_1_n_12\,
      S(3) => \buffer_0_reg_555[3]_i_6_n_5\,
      S(2) => \buffer_0_reg_555[3]_i_7_n_5\,
      S(1) => \buffer_0_reg_555[3]_i_8_n_5\,
      S(0) => \buffer_0_reg_555[3]_i_9_n_5\
    );
\buffer_0_reg_555_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[7]_i_1_n_12\,
      Q => buffer_0_reg_555(4),
      R => '0'
    );
\buffer_0_reg_555_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[7]_i_1_n_11\,
      Q => buffer_0_reg_555(5),
      R => '0'
    );
\buffer_0_reg_555_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[7]_i_1_n_10\,
      Q => buffer_0_reg_555(6),
      R => '0'
    );
\buffer_0_reg_555_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[7]_i_1_n_9\,
      Q => buffer_0_reg_555(7),
      R => '0'
    );
\buffer_0_reg_555_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_555_reg[3]_i_1_n_5\,
      CO(3) => \buffer_0_reg_555_reg[7]_i_1_n_5\,
      CO(2) => \buffer_0_reg_555_reg[7]_i_1_n_6\,
      CO(1) => \buffer_0_reg_555_reg[7]_i_1_n_7\,
      CO(0) => \buffer_0_reg_555_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_555[7]_i_2_n_5\,
      DI(2) => \buffer_0_reg_555[7]_i_3_n_5\,
      DI(1) => \buffer_0_reg_555[7]_i_4_n_5\,
      DI(0) => \buffer_0_reg_555[7]_i_5_n_5\,
      O(3) => \buffer_0_reg_555_reg[7]_i_1_n_9\,
      O(2) => \buffer_0_reg_555_reg[7]_i_1_n_10\,
      O(1) => \buffer_0_reg_555_reg[7]_i_1_n_11\,
      O(0) => \buffer_0_reg_555_reg[7]_i_1_n_12\,
      S(3) => \buffer_0_reg_555[7]_i_6_n_5\,
      S(2) => \buffer_0_reg_555[7]_i_7_n_5\,
      S(1) => \buffer_0_reg_555[7]_i_8_n_5\,
      S(0) => \buffer_0_reg_555[7]_i_9_n_5\
    );
\buffer_0_reg_555_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[11]_i_1_n_12\,
      Q => buffer_0_reg_555(8),
      R => '0'
    );
\buffer_0_reg_555_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_555[22]_i_1_n_5\,
      D => \buffer_0_reg_555_reg[11]_i_1_n_11\,
      Q => buffer_0_reg_555(9),
      R => '0'
    );
grp_pointwise_conv2d_fix_1_fu_483_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_483_ap_ready,
      I1 => Q(0),
      I2 => grp_pointwise_conv2d_fix_1_fu_483_ap_start_reg,
      O => \ap_CS_fsm_reg[14]\
    );
\i_0_reg_500[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_500_reg(0),
      O => mux_1_5(15)
    );
\i_0_reg_500[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_500_reg(0),
      I1 => i_0_reg_500_reg(1),
      O => i_fu_642_p2(1)
    );
\i_0_reg_500[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_0_reg_500_reg(1),
      I1 => i_0_reg_500_reg(0),
      I2 => i_0_reg_500_reg(2),
      O => i_fu_642_p2(2)
    );
\i_0_reg_500[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_reg_500_reg(0),
      I1 => i_0_reg_500_reg(1),
      I2 => i_0_reg_500_reg(2),
      I3 => i_0_reg_500_reg(3),
      O => i_fu_642_p2(3)
    );
\i_0_reg_500[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEF0000"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[2]\,
      I1 => \out_d_0_reg_478_reg_n_5_[1]\,
      I2 => \out_d_0_reg_478_reg_n_5_[3]\,
      I3 => \out_d_0_reg_478_reg_n_5_[0]\,
      I4 => ap_CS_fsm_state2,
      I5 => ap_NS_fsm1,
      O => i_0_reg_500
    );
\i_0_reg_500[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00000000"
    )
        port map (
      I0 => i_0_reg_500_reg(0),
      I1 => i_0_reg_500_reg(3),
      I2 => i_0_reg_500_reg(1),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(4),
      I5 => \ap_CS_fsm_reg_n_5_[2]\,
      O => ap_NS_fsm1
    );
\i_0_reg_500[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_0_reg_500_reg(2),
      I1 => i_0_reg_500_reg(1),
      I2 => i_0_reg_500_reg(0),
      I3 => i_0_reg_500_reg(3),
      I4 => i_0_reg_500_reg(4),
      O => i_fu_642_p2(4)
    );
\i_0_reg_500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => mux_1_5(15),
      Q => i_0_reg_500_reg(0),
      R => i_0_reg_500
    );
\i_0_reg_500_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_642_p2(1),
      Q => i_0_reg_500_reg(1),
      R => i_0_reg_500
    );
\i_0_reg_500_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_642_p2(2),
      Q => i_0_reg_500_reg(2),
      R => i_0_reg_500
    );
\i_0_reg_500_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_642_p2(3),
      Q => i_0_reg_500_reg(3),
      R => i_0_reg_500
    );
\i_0_reg_500_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_642_p2(4),
      Q => i_0_reg_500_reg(4),
      R => i_0_reg_500
    );
\icmp_ln30_reg_1569_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => \icmp_ln30_reg_1569_reg_n_5_[0]\,
      Q => icmp_ln30_reg_1569_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln30_reg_1569_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln30_reg_1569_pp1_iter1_reg,
      Q => icmp_ln30_reg_1569_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln30_reg_1569_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln30_reg_1569_pp1_iter2_reg,
      Q => icmp_ln30_reg_1569_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln30_reg_1569_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      Q => \icmp_ln30_reg_1569_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln32_reg_1578_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => icmp_ln32_reg_1578,
      Q => icmp_ln32_reg_1578_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln32_reg_1578_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln32_reg_1578_pp1_iter1_reg,
      Q => icmp_ln32_reg_1578_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln32_reg_1578_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln32_reg_1578_pp1_iter2_reg,
      Q => icmp_ln32_reg_1578_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln32_reg_1578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => icmp_ln32_fu_1065_p2,
      Q => icmp_ln32_reg_1578,
      R => '0'
    );
\icmp_ln34_4_reg_1635[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln34_4_fu_1238_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \icmp_ln30_reg_1569_reg_n_5_[0]\,
      I3 => icmp_ln34_4_reg_1635,
      O => \icmp_ln34_4_reg_1635[0]_i_1_n_5\
    );
\icmp_ln34_4_reg_1635[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in_d_reg_1619(4),
      I1 => in_d_reg_1619(2),
      I2 => in_d_reg_1619(1),
      I3 => in_d_reg_1619(3),
      I4 => in_d_reg_1619(0),
      O => icmp_ln34_4_fu_1238_p2
    );
\icmp_ln34_4_reg_1635_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln34_4_reg_1635,
      Q => icmp_ln34_4_reg_1635_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln34_4_reg_1635_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln34_4_reg_1635_pp1_iter2_reg,
      Q => icmp_ln34_4_reg_1635_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln34_4_reg_1635_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln34_4_reg_1635[0]_i_1_n_5\,
      Q => icmp_ln34_4_reg_1635,
      R => '0'
    );
\in_d_0_reg_565_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5651,
      D => in_d_reg_1619(0),
      Q => in_d_0_reg_565(0),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_565_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5651,
      D => in_d_reg_1619(1),
      Q => in_d_0_reg_565(1),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_565_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5651,
      D => in_d_reg_1619(2),
      Q => in_d_0_reg_565(2),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_565_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5651,
      D => in_d_reg_1619(3),
      Q => in_d_0_reg_565(3),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_565_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5651,
      D => in_d_reg_1619(4),
      Q => in_d_0_reg_565(4),
      R => ap_CS_fsm_state4
    );
\in_d_reg_1619[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFFF"
    )
        port map (
      I0 => icmp_ln32_fu_1065_p2,
      I1 => p_1_in,
      I2 => in_d_reg_1619(0),
      I3 => in_d_0_reg_5651,
      I4 => in_d_0_reg_565(0),
      O => in_d_fu_1201_p2(0)
    );
\in_d_reg_1619[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A0303050A0C0C"
    )
        port map (
      I0 => in_d_reg_1619(0),
      I1 => in_d_0_reg_565(0),
      I2 => p_0_in0_out,
      I3 => in_d_reg_1619(1),
      I4 => in_d_0_reg_5651,
      I5 => in_d_0_reg_565(1),
      O => in_d_fu_1201_p2(1)
    );
\in_d_reg_1619[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA9A9A9AAAAAA"
    )
        port map (
      I0 => \in_d_reg_1619[3]_i_2_n_5\,
      I1 => icmp_ln32_fu_1065_p2,
      I2 => p_1_in,
      I3 => in_d_reg_1619(2),
      I4 => in_d_0_reg_5651,
      I5 => in_d_0_reg_565(2),
      O => in_d_fu_1201_p2(2)
    );
\in_d_reg_1619[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057F70000A808"
    )
        port map (
      I0 => \in_d_reg_1619[3]_i_2_n_5\,
      I1 => in_d_0_reg_565(2),
      I2 => in_d_0_reg_5651,
      I3 => in_d_reg_1619(2),
      I4 => p_0_in0_out,
      I5 => ap_phi_mux_in_d_0_phi_fu_569_p4(3),
      O => in_d_fu_1201_p2(3)
    );
\in_d_reg_1619[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000C0C0A000000"
    )
        port map (
      I0 => in_d_reg_1619(1),
      I1 => in_d_0_reg_565(1),
      I2 => p_0_in0_out,
      I3 => in_d_reg_1619(0),
      I4 => in_d_0_reg_5651,
      I5 => in_d_0_reg_565(0),
      O => \in_d_reg_1619[3]_i_2_n_5\
    );
\in_d_reg_1619[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln32_fu_1065_p2,
      I1 => p_1_in,
      O => p_0_in0_out
    );
\in_d_reg_1619[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1444444444444440"
    )
        port map (
      I0 => icmp_ln32_fu_1065_p2,
      I1 => ap_phi_mux_in_d_0_phi_fu_569_p4(4),
      I2 => ap_phi_mux_in_d_0_phi_fu_569_p4(2),
      I3 => ap_phi_mux_in_d_0_phi_fu_569_p4(1),
      I4 => ap_phi_mux_in_d_0_phi_fu_569_p4(3),
      I5 => ap_phi_mux_in_d_0_phi_fu_569_p4(0),
      O => in_d_fu_1201_p2(4)
    );
\in_d_reg_1619_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => in_d_fu_1201_p2(0),
      Q => in_d_reg_1619(0),
      R => '0'
    );
\in_d_reg_1619_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => in_d_fu_1201_p2(1),
      Q => in_d_reg_1619(1),
      R => '0'
    );
\in_d_reg_1619_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => in_d_fu_1201_p2(2),
      Q => in_d_reg_1619(2),
      R => '0'
    );
\in_d_reg_1619_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => in_d_fu_1201_p2(3),
      Q => in_d_reg_1619(3),
      R => '0'
    );
\in_d_reg_1619_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => in_d_fu_1201_p2(4),
      Q => in_d_reg_1619(4),
      R => '0'
    );
\indvar_flatten18_reg_511[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten18_reg_511_reg(0),
      O => \indvar_flatten18_reg_511[0]_i_2_n_5\
    );
\indvar_flatten18_reg_511_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten18_reg_511_reg[0]_i_1_n_12\,
      Q => indvar_flatten18_reg_511_reg(0),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_511_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten18_reg_511_reg[0]_i_1_n_5\,
      CO(2) => \indvar_flatten18_reg_511_reg[0]_i_1_n_6\,
      CO(1) => \indvar_flatten18_reg_511_reg[0]_i_1_n_7\,
      CO(0) => \indvar_flatten18_reg_511_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten18_reg_511_reg[0]_i_1_n_9\,
      O(2) => \indvar_flatten18_reg_511_reg[0]_i_1_n_10\,
      O(1) => \indvar_flatten18_reg_511_reg[0]_i_1_n_11\,
      O(0) => \indvar_flatten18_reg_511_reg[0]_i_1_n_12\,
      S(3 downto 1) => indvar_flatten18_reg_511_reg(3 downto 1),
      S(0) => \indvar_flatten18_reg_511[0]_i_2_n_5\
    );
\indvar_flatten18_reg_511_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten18_reg_511_reg[8]_i_1_n_10\,
      Q => indvar_flatten18_reg_511_reg(10),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_511_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten18_reg_511_reg[8]_i_1_n_9\,
      Q => indvar_flatten18_reg_511_reg(11),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_511_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten18_reg_511_reg[0]_i_1_n_11\,
      Q => indvar_flatten18_reg_511_reg(1),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_511_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten18_reg_511_reg[0]_i_1_n_10\,
      Q => indvar_flatten18_reg_511_reg(2),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_511_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten18_reg_511_reg[0]_i_1_n_9\,
      Q => indvar_flatten18_reg_511_reg(3),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_511_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten18_reg_511_reg[4]_i_1_n_12\,
      Q => indvar_flatten18_reg_511_reg(4),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_511_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten18_reg_511_reg[0]_i_1_n_5\,
      CO(3) => \indvar_flatten18_reg_511_reg[4]_i_1_n_5\,
      CO(2) => \indvar_flatten18_reg_511_reg[4]_i_1_n_6\,
      CO(1) => \indvar_flatten18_reg_511_reg[4]_i_1_n_7\,
      CO(0) => \indvar_flatten18_reg_511_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten18_reg_511_reg[4]_i_1_n_9\,
      O(2) => \indvar_flatten18_reg_511_reg[4]_i_1_n_10\,
      O(1) => \indvar_flatten18_reg_511_reg[4]_i_1_n_11\,
      O(0) => \indvar_flatten18_reg_511_reg[4]_i_1_n_12\,
      S(3 downto 0) => indvar_flatten18_reg_511_reg(7 downto 4)
    );
\indvar_flatten18_reg_511_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten18_reg_511_reg[4]_i_1_n_11\,
      Q => indvar_flatten18_reg_511_reg(5),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_511_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten18_reg_511_reg[4]_i_1_n_10\,
      Q => indvar_flatten18_reg_511_reg(6),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_511_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten18_reg_511_reg[4]_i_1_n_9\,
      Q => indvar_flatten18_reg_511_reg(7),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_511_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten18_reg_511_reg[8]_i_1_n_12\,
      Q => indvar_flatten18_reg_511_reg(8),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_511_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten18_reg_511_reg[4]_i_1_n_5\,
      CO(3) => \NLW_indvar_flatten18_reg_511_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten18_reg_511_reg[8]_i_1_n_6\,
      CO(1) => \indvar_flatten18_reg_511_reg[8]_i_1_n_7\,
      CO(0) => \indvar_flatten18_reg_511_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten18_reg_511_reg[8]_i_1_n_9\,
      O(2) => \indvar_flatten18_reg_511_reg[8]_i_1_n_10\,
      O(1) => \indvar_flatten18_reg_511_reg[8]_i_1_n_11\,
      O(0) => \indvar_flatten18_reg_511_reg[8]_i_1_n_12\,
      S(3 downto 0) => indvar_flatten18_reg_511_reg(11 downto 8)
    );
\indvar_flatten18_reg_511_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten18_reg_511_reg[8]_i_1_n_11\,
      Q => indvar_flatten18_reg_511_reg(9),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_533[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln32_fu_1065_p2,
      I1 => indvar_flatten_reg_533_reg(0),
      O => \indvar_flatten_reg_533[0]_i_1_n_5\
    );
\indvar_flatten_reg_533[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => indvar_flatten_reg_533_reg(1),
      I1 => indvar_flatten_reg_533_reg(0),
      I2 => icmp_ln32_fu_1065_p2,
      O => \indvar_flatten_reg_533[1]_i_1_n_5\
    );
\indvar_flatten_reg_533[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => indvar_flatten_reg_533_reg(2),
      I1 => indvar_flatten_reg_533_reg(1),
      I2 => indvar_flatten_reg_533_reg(0),
      I3 => icmp_ln32_fu_1065_p2,
      O => \indvar_flatten_reg_533[2]_i_1_n_5\
    );
\indvar_flatten_reg_533[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => indvar_flatten_reg_533_reg(3),
      I1 => indvar_flatten_reg_533_reg(2),
      I2 => indvar_flatten_reg_533_reg(0),
      I3 => indvar_flatten_reg_533_reg(1),
      I4 => icmp_ln32_fu_1065_p2,
      O => \indvar_flatten_reg_533[3]_i_1_n_5\
    );
\indvar_flatten_reg_533[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_533_reg(4),
      I1 => indvar_flatten_reg_533_reg(3),
      I2 => indvar_flatten_reg_533_reg(1),
      I3 => indvar_flatten_reg_533_reg(0),
      I4 => indvar_flatten_reg_533_reg(2),
      I5 => icmp_ln32_fu_1065_p2,
      O => \indvar_flatten_reg_533[4]_i_1_n_5\
    );
\indvar_flatten_reg_533[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => indvar_flatten_reg_533_reg(5),
      I1 => \indvar_flatten_reg_533[5]_i_2_n_5\,
      I2 => icmp_ln32_fu_1065_p2,
      O => \indvar_flatten_reg_533[5]_i_1_n_5\
    );
\indvar_flatten_reg_533[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => indvar_flatten_reg_533_reg(4),
      I1 => indvar_flatten_reg_533_reg(2),
      I2 => indvar_flatten_reg_533_reg(0),
      I3 => indvar_flatten_reg_533_reg(1),
      I4 => indvar_flatten_reg_533_reg(3),
      O => \indvar_flatten_reg_533[5]_i_2_n_5\
    );
\indvar_flatten_reg_533[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => indvar_flatten_reg_533_reg(6),
      I1 => \indvar_flatten_reg_533[8]_i_2_n_5\,
      I2 => icmp_ln32_fu_1065_p2,
      O => \indvar_flatten_reg_533[6]_i_1_n_5\
    );
\indvar_flatten_reg_533[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => indvar_flatten_reg_533_reg(7),
      I1 => indvar_flatten_reg_533_reg(6),
      I2 => \indvar_flatten_reg_533[8]_i_2_n_5\,
      I3 => icmp_ln32_fu_1065_p2,
      O => \indvar_flatten_reg_533[7]_i_1_n_5\
    );
\indvar_flatten_reg_533[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => indvar_flatten_reg_533_reg(8),
      I1 => indvar_flatten_reg_533_reg(7),
      I2 => \indvar_flatten_reg_533[8]_i_2_n_5\,
      I3 => indvar_flatten_reg_533_reg(6),
      I4 => icmp_ln32_fu_1065_p2,
      O => \indvar_flatten_reg_533[8]_i_1_n_5\
    );
\indvar_flatten_reg_533[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => indvar_flatten_reg_533_reg(5),
      I1 => indvar_flatten_reg_533_reg(3),
      I2 => indvar_flatten_reg_533_reg(1),
      I3 => indvar_flatten_reg_533_reg(0),
      I4 => indvar_flatten_reg_533_reg(2),
      I5 => indvar_flatten_reg_533_reg(4),
      O => \indvar_flatten_reg_533[8]_i_2_n_5\
    );
\indvar_flatten_reg_533_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten_reg_533[0]_i_1_n_5\,
      Q => indvar_flatten_reg_533_reg(0),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_533_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten_reg_533[1]_i_1_n_5\,
      Q => indvar_flatten_reg_533_reg(1),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_533_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten_reg_533[2]_i_1_n_5\,
      Q => indvar_flatten_reg_533_reg(2),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_533_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten_reg_533[3]_i_1_n_5\,
      Q => indvar_flatten_reg_533_reg(3),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_533_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten_reg_533[4]_i_1_n_5\,
      Q => indvar_flatten_reg_533_reg(4),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_533_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten_reg_533[5]_i_1_n_5\,
      Q => indvar_flatten_reg_533_reg(5),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_533_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten_reg_533[6]_i_1_n_5\,
      Q => indvar_flatten_reg_533_reg(6),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_533_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten_reg_533[7]_i_1_n_5\,
      Q => indvar_flatten_reg_533_reg(7),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_533_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => \indvar_flatten_reg_533[8]_i_1_n_5\,
      Q => indvar_flatten_reg_533_reg(8),
      R => ap_CS_fsm_state4
    );
\kernel_buffer_15_016_fu_448[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D44A188A78C84E1F"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(0),
      I3 => i_0_reg_500_reg(3),
      I4 => i_0_reg_500_reg(1),
      I5 => i_0_reg_500_reg(2),
      O => mux_6_0(0)
    );
\kernel_buffer_15_016_fu_448[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BC36B00B0D63C4A"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(0),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_1(0)
    );
\kernel_buffer_15_016_fu_448[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1745E408DE37779B"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(0),
      I4 => i_0_reg_500_reg(2),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_0(10)
    );
\kernel_buffer_15_016_fu_448[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BD15DE80731D857"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(0),
      I3 => i_0_reg_500_reg(3),
      I4 => i_0_reg_500_reg(2),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_1(10)
    );
\kernel_buffer_15_016_fu_448[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"93BECBC5FB84D152"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(0),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_0(11)
    );
\kernel_buffer_15_016_fu_448[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4FB840EE522A371"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(0),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_1(11)
    );
\kernel_buffer_15_016_fu_448[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B87FB6E48BC9E591"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(1),
      I5 => i_0_reg_500_reg(0),
      O => mux_6_0(12)
    );
\kernel_buffer_15_016_fu_448[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9166C795E7748FC2"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(1),
      I5 => i_0_reg_500_reg(0),
      O => mux_6_1(12)
    );
\kernel_buffer_15_016_fu_448[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5EB5CCC6A134D1D7"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(2),
      I3 => i_0_reg_500_reg(0),
      I4 => i_0_reg_500_reg(3),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_0(13)
    );
\kernel_buffer_15_016_fu_448[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DA981D51DD8018"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(1),
      I5 => i_0_reg_500_reg(0),
      O => mux_6_1(13)
    );
\kernel_buffer_15_016_fu_448[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC9917D96B837D49"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(0),
      I4 => i_0_reg_500_reg(1),
      I5 => i_0_reg_500_reg(2),
      O => mux_6_0(1)
    );
\kernel_buffer_15_016_fu_448[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02393B1D8D614410"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(1),
      I4 => i_0_reg_500_reg(2),
      I5 => i_0_reg_500_reg(0),
      O => mux_6_1(1)
    );
\kernel_buffer_15_016_fu_448[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2317D5A87EB0F4AA"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(0),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_0(2)
    );
\kernel_buffer_15_016_fu_448[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A3AAD66497C6A15"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(0),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_1(2)
    );
\kernel_buffer_15_016_fu_448[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(1),
      I2 => i_0_reg_500_reg(2),
      I3 => i_0_reg_500_reg(3),
      I4 => i_0_reg_500_reg(0),
      O => kernel_buffer_15_016_fu_4480
    );
\kernel_buffer_15_016_fu_448[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5EB5CCC6B135D1D7"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(2),
      I3 => i_0_reg_500_reg(0),
      I4 => i_0_reg_500_reg(3),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_0(15)
    );
\kernel_buffer_15_016_fu_448[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DA891D55DD8058"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(1),
      I5 => i_0_reg_500_reg(0),
      O => mux_6_1(15)
    );
\kernel_buffer_15_016_fu_448[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_reg_1553(4),
      I1 => i_0_reg_500_reg(4),
      O => \kernel_buffer_15_016_fu_448[31]_i_6_n_5\
    );
\kernel_buffer_15_016_fu_448[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_reg_1553(4),
      I1 => i_0_reg_500_reg(4),
      O => tmp_5_fu_657_p129(4)
    );
\kernel_buffer_15_016_fu_448[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF7E5FE5F24D7E8A"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(0),
      I4 => i_0_reg_500_reg(2),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_0(3)
    );
\kernel_buffer_15_016_fu_448[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80D3F097B3AE586D"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(1),
      I5 => i_0_reg_500_reg(0),
      O => mux_6_1(3)
    );
\kernel_buffer_15_016_fu_448[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78E01D596648EEEC"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(2),
      I3 => i_0_reg_500_reg(0),
      I4 => i_0_reg_500_reg(3),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_0(4)
    );
\kernel_buffer_15_016_fu_448[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BCBCE4C20A3EB29"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(0),
      I4 => i_0_reg_500_reg(2),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_1(4)
    );
\kernel_buffer_15_016_fu_448[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF5F488AE9B3F285"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(0),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_0(5)
    );
\kernel_buffer_15_016_fu_448[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E04B035E553C930"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(1),
      I5 => i_0_reg_500_reg(0),
      O => mux_6_1(5)
    );
\kernel_buffer_15_016_fu_448[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9904F0048D23A305"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(0),
      I4 => i_0_reg_500_reg(2),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_0(6)
    );
\kernel_buffer_15_016_fu_448[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"641526AF8A5505F0"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(0),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_1(6)
    );
\kernel_buffer_15_016_fu_448[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40F55C4C42CA8255"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(1),
      I3 => i_0_reg_500_reg(3),
      I4 => i_0_reg_500_reg(2),
      I5 => i_0_reg_500_reg(0),
      O => mux_6_0(7)
    );
\kernel_buffer_15_016_fu_448[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51824D001E2C9079"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(2),
      I3 => i_0_reg_500_reg(3),
      I4 => i_0_reg_500_reg(0),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_1(7)
    );
\kernel_buffer_15_016_fu_448[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A0540FAFF1E232F"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(0),
      I4 => i_0_reg_500_reg(2),
      I5 => i_0_reg_500_reg(1),
      O => mux_6_0(8)
    );
\kernel_buffer_15_016_fu_448[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E4394B830CB0D5B"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(1),
      I4 => i_0_reg_500_reg(2),
      I5 => i_0_reg_500_reg(0),
      O => mux_6_1(8)
    );
\kernel_buffer_15_016_fu_448[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0839D21F4C1106C"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(1),
      I4 => i_0_reg_500_reg(2),
      I5 => i_0_reg_500_reg(0),
      O => mux_6_0(9)
    );
\kernel_buffer_15_016_fu_448[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C8685BB4E353EC8"
    )
        port map (
      I0 => tmp_5_fu_657_p129(5),
      I1 => tmp_5_fu_657_p129(4),
      I2 => i_0_reg_500_reg(2),
      I3 => i_0_reg_500_reg(3),
      I4 => i_0_reg_500_reg(1),
      I5 => i_0_reg_500_reg(0),
      O => mux_6_1(9)
    );
\kernel_buffer_15_016_fu_448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4480,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_016_fu_448(0),
      R => '0'
    );
\kernel_buffer_15_016_fu_448_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(0),
      I1 => mux_6_1(0),
      O => tmp_5_fu_657_p130(0),
      S => tmp_5_fu_657_p129(6)
    );
\kernel_buffer_15_016_fu_448_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4480,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_016_fu_448(10),
      R => '0'
    );
\kernel_buffer_15_016_fu_448_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(10),
      I1 => mux_6_1(10),
      O => tmp_5_fu_657_p130(10),
      S => tmp_5_fu_657_p129(6)
    );
\kernel_buffer_15_016_fu_448_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4480,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_016_fu_448(11),
      R => '0'
    );
\kernel_buffer_15_016_fu_448_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(11),
      I1 => mux_6_1(11),
      O => tmp_5_fu_657_p130(11),
      S => tmp_5_fu_657_p129(6)
    );
\kernel_buffer_15_016_fu_448_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4480,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_016_fu_448(12),
      R => '0'
    );
\kernel_buffer_15_016_fu_448_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(12),
      I1 => mux_6_1(12),
      O => tmp_5_fu_657_p130(12),
      S => tmp_5_fu_657_p129(6)
    );
\kernel_buffer_15_016_fu_448_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4480,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_016_fu_448(13),
      R => '0'
    );
\kernel_buffer_15_016_fu_448_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(13),
      I1 => mux_6_1(13),
      O => tmp_5_fu_657_p130(13),
      S => tmp_5_fu_657_p129(6)
    );
\kernel_buffer_15_016_fu_448_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4480,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_016_fu_448(1),
      R => '0'
    );
\kernel_buffer_15_016_fu_448_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(1),
      I1 => mux_6_1(1),
      O => tmp_5_fu_657_p130(1),
      S => tmp_5_fu_657_p129(6)
    );
\kernel_buffer_15_016_fu_448_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4480,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_016_fu_448(2),
      R => '0'
    );
\kernel_buffer_15_016_fu_448_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(2),
      I1 => mux_6_1(2),
      O => tmp_5_fu_657_p130(2),
      S => tmp_5_fu_657_p129(6)
    );
\kernel_buffer_15_016_fu_448_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4480,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_016_fu_448(31),
      R => '0'
    );
\kernel_buffer_15_016_fu_448_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(15),
      I1 => mux_6_1(15),
      O => tmp_5_fu_657_p130(15),
      S => tmp_5_fu_657_p129(6)
    );
\kernel_buffer_15_016_fu_448_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_kernel_buffer_15_016_fu_448_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \kernel_buffer_15_016_fu_448_reg[31]_i_3_n_7\,
      CO(0) => \kernel_buffer_15_016_fu_448_reg[31]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => shl_ln_reg_1553(4),
      O(3) => \NLW_kernel_buffer_15_016_fu_448_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 1) => tmp_5_fu_657_p129(6 downto 5),
      O(0) => \NLW_kernel_buffer_15_016_fu_448_reg[31]_i_3_O_UNCONNECTED\(0),
      S(3) => '0',
      S(2 downto 1) => shl_ln_reg_1553(6 downto 5),
      S(0) => \kernel_buffer_15_016_fu_448[31]_i_6_n_5\
    );
\kernel_buffer_15_016_fu_448_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4480,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_016_fu_448(3),
      R => '0'
    );
\kernel_buffer_15_016_fu_448_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(3),
      I1 => mux_6_1(3),
      O => tmp_5_fu_657_p130(3),
      S => tmp_5_fu_657_p129(6)
    );
\kernel_buffer_15_016_fu_448_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4480,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_016_fu_448(4),
      R => '0'
    );
\kernel_buffer_15_016_fu_448_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(4),
      I1 => mux_6_1(4),
      O => tmp_5_fu_657_p130(4),
      S => tmp_5_fu_657_p129(6)
    );
\kernel_buffer_15_016_fu_448_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4480,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_016_fu_448(5),
      R => '0'
    );
\kernel_buffer_15_016_fu_448_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(5),
      I1 => mux_6_1(5),
      O => tmp_5_fu_657_p130(5),
      S => tmp_5_fu_657_p129(6)
    );
\kernel_buffer_15_016_fu_448_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4480,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_016_fu_448(6),
      R => '0'
    );
\kernel_buffer_15_016_fu_448_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(6),
      I1 => mux_6_1(6),
      O => tmp_5_fu_657_p130(6),
      S => tmp_5_fu_657_p129(6)
    );
\kernel_buffer_15_016_fu_448_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4480,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_016_fu_448(7),
      R => '0'
    );
\kernel_buffer_15_016_fu_448_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(7),
      I1 => mux_6_1(7),
      O => tmp_5_fu_657_p130(7),
      S => tmp_5_fu_657_p129(6)
    );
\kernel_buffer_15_016_fu_448_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4480,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_016_fu_448(8),
      R => '0'
    );
\kernel_buffer_15_016_fu_448_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(8),
      I1 => mux_6_1(8),
      O => tmp_5_fu_657_p130(8),
      S => tmp_5_fu_657_p129(6)
    );
\kernel_buffer_15_016_fu_448_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4480,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_016_fu_448(9),
      R => '0'
    );
\kernel_buffer_15_016_fu_448_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(9),
      I1 => mux_6_1(9),
      O => tmp_5_fu_657_p130(9),
      S => tmp_5_fu_657_p129(6)
    );
\kernel_buffer_15_45_fu_392[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(2),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(1),
      I4 => i_0_reg_500_reg(0),
      O => kernel_buffer_15_45_fu_3920
    );
\kernel_buffer_15_45_fu_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3920,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_45_fu_392(0),
      R => '0'
    );
\kernel_buffer_15_45_fu_392_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3920,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_45_fu_392(10),
      R => '0'
    );
\kernel_buffer_15_45_fu_392_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3920,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_45_fu_392(11),
      R => '0'
    );
\kernel_buffer_15_45_fu_392_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3920,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_45_fu_392(12),
      R => '0'
    );
\kernel_buffer_15_45_fu_392_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3920,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_45_fu_392(13),
      R => '0'
    );
\kernel_buffer_15_45_fu_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3920,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_45_fu_392(1),
      R => '0'
    );
\kernel_buffer_15_45_fu_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3920,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_45_fu_392(2),
      R => '0'
    );
\kernel_buffer_15_45_fu_392_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3920,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_45_fu_392(31),
      R => '0'
    );
\kernel_buffer_15_45_fu_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3920,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_45_fu_392(3),
      R => '0'
    );
\kernel_buffer_15_45_fu_392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3920,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_45_fu_392(4),
      R => '0'
    );
\kernel_buffer_15_45_fu_392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3920,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_45_fu_392(5),
      R => '0'
    );
\kernel_buffer_15_45_fu_392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3920,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_45_fu_392(6),
      R => '0'
    );
\kernel_buffer_15_45_fu_392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3920,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_45_fu_392(7),
      R => '0'
    );
\kernel_buffer_15_45_fu_392_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3920,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_45_fu_392(8),
      R => '0'
    );
\kernel_buffer_15_45_fu_392_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3920,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_45_fu_392(9),
      R => '0'
    );
\kernel_buffer_15_46_fu_396[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(0),
      I2 => i_0_reg_500_reg(1),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(3),
      O => kernel_buffer_15_46_fu_3960
    );
\kernel_buffer_15_46_fu_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3960,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_46_fu_396(0),
      R => '0'
    );
\kernel_buffer_15_46_fu_396_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3960,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_46_fu_396(10),
      R => '0'
    );
\kernel_buffer_15_46_fu_396_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3960,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_46_fu_396(11),
      R => '0'
    );
\kernel_buffer_15_46_fu_396_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3960,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_46_fu_396(12),
      R => '0'
    );
\kernel_buffer_15_46_fu_396_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3960,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_46_fu_396(13),
      R => '0'
    );
\kernel_buffer_15_46_fu_396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3960,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_46_fu_396(1),
      R => '0'
    );
\kernel_buffer_15_46_fu_396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3960,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_46_fu_396(2),
      R => '0'
    );
\kernel_buffer_15_46_fu_396_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3960,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_46_fu_396(31),
      R => '0'
    );
\kernel_buffer_15_46_fu_396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3960,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_46_fu_396(3),
      R => '0'
    );
\kernel_buffer_15_46_fu_396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3960,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_46_fu_396(4),
      R => '0'
    );
\kernel_buffer_15_46_fu_396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3960,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_46_fu_396(5),
      R => '0'
    );
\kernel_buffer_15_46_fu_396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3960,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_46_fu_396(6),
      R => '0'
    );
\kernel_buffer_15_46_fu_396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3960,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_46_fu_396(7),
      R => '0'
    );
\kernel_buffer_15_46_fu_396_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3960,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_46_fu_396(8),
      R => '0'
    );
\kernel_buffer_15_46_fu_396_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3960,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_46_fu_396(9),
      R => '0'
    );
\kernel_buffer_15_47_fu_400[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(3),
      I2 => i_0_reg_500_reg(2),
      I3 => i_0_reg_500_reg(1),
      I4 => i_0_reg_500_reg(0),
      O => kernel_buffer_15_47_fu_4000
    );
\kernel_buffer_15_47_fu_400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_4000,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_47_fu_400(0),
      R => '0'
    );
\kernel_buffer_15_47_fu_400_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_4000,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_47_fu_400(10),
      R => '0'
    );
\kernel_buffer_15_47_fu_400_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_4000,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_47_fu_400(11),
      R => '0'
    );
\kernel_buffer_15_47_fu_400_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_4000,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_47_fu_400(12),
      R => '0'
    );
\kernel_buffer_15_47_fu_400_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_4000,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_47_fu_400(13),
      R => '0'
    );
\kernel_buffer_15_47_fu_400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_4000,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_47_fu_400(1),
      R => '0'
    );
\kernel_buffer_15_47_fu_400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_4000,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_47_fu_400(2),
      R => '0'
    );
\kernel_buffer_15_47_fu_400_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_4000,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_47_fu_400(31),
      R => '0'
    );
\kernel_buffer_15_47_fu_400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_4000,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_47_fu_400(3),
      R => '0'
    );
\kernel_buffer_15_47_fu_400_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_4000,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_47_fu_400(4),
      R => '0'
    );
\kernel_buffer_15_47_fu_400_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_4000,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_47_fu_400(5),
      R => '0'
    );
\kernel_buffer_15_47_fu_400_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_4000,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_47_fu_400(6),
      R => '0'
    );
\kernel_buffer_15_47_fu_400_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_4000,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_47_fu_400(7),
      R => '0'
    );
\kernel_buffer_15_47_fu_400_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_4000,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_47_fu_400(8),
      R => '0'
    );
\kernel_buffer_15_47_fu_400_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_4000,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_47_fu_400(9),
      R => '0'
    );
\kernel_buffer_15_48_fu_404[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(0),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(1),
      O => kernel_buffer_15_48_fu_4040
    );
\kernel_buffer_15_48_fu_404_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4040,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_48_fu_404(0),
      R => '0'
    );
\kernel_buffer_15_48_fu_404_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4040,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_48_fu_404(10),
      R => '0'
    );
\kernel_buffer_15_48_fu_404_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4040,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_48_fu_404(11),
      R => '0'
    );
\kernel_buffer_15_48_fu_404_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4040,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_48_fu_404(12),
      R => '0'
    );
\kernel_buffer_15_48_fu_404_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4040,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_48_fu_404(13),
      R => '0'
    );
\kernel_buffer_15_48_fu_404_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4040,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_48_fu_404(1),
      R => '0'
    );
\kernel_buffer_15_48_fu_404_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4040,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_48_fu_404(2),
      R => '0'
    );
\kernel_buffer_15_48_fu_404_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4040,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_48_fu_404(31),
      R => '0'
    );
\kernel_buffer_15_48_fu_404_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4040,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_48_fu_404(3),
      R => '0'
    );
\kernel_buffer_15_48_fu_404_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4040,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_48_fu_404(4),
      R => '0'
    );
\kernel_buffer_15_48_fu_404_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4040,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_48_fu_404(5),
      R => '0'
    );
\kernel_buffer_15_48_fu_404_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4040,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_48_fu_404(6),
      R => '0'
    );
\kernel_buffer_15_48_fu_404_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4040,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_48_fu_404(7),
      R => '0'
    );
\kernel_buffer_15_48_fu_404_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4040,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_48_fu_404(8),
      R => '0'
    );
\kernel_buffer_15_48_fu_404_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4040,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_48_fu_404(9),
      R => '0'
    );
\kernel_buffer_15_49_fu_408[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(3),
      I2 => i_0_reg_500_reg(2),
      I3 => i_0_reg_500_reg(1),
      I4 => i_0_reg_500_reg(0),
      O => kernel_buffer_15_49_fu_4080
    );
\kernel_buffer_15_49_fu_408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4080,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_49_fu_408(0),
      R => '0'
    );
\kernel_buffer_15_49_fu_408_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4080,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_49_fu_408(10),
      R => '0'
    );
\kernel_buffer_15_49_fu_408_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4080,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_49_fu_408(11),
      R => '0'
    );
\kernel_buffer_15_49_fu_408_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4080,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_49_fu_408(12),
      R => '0'
    );
\kernel_buffer_15_49_fu_408_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4080,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_49_fu_408(13),
      R => '0'
    );
\kernel_buffer_15_49_fu_408_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4080,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_49_fu_408(1),
      R => '0'
    );
\kernel_buffer_15_49_fu_408_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4080,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_49_fu_408(2),
      R => '0'
    );
\kernel_buffer_15_49_fu_408_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4080,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_49_fu_408(31),
      R => '0'
    );
\kernel_buffer_15_49_fu_408_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4080,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_49_fu_408(3),
      R => '0'
    );
\kernel_buffer_15_49_fu_408_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4080,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_49_fu_408(4),
      R => '0'
    );
\kernel_buffer_15_49_fu_408_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4080,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_49_fu_408(5),
      R => '0'
    );
\kernel_buffer_15_49_fu_408_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4080,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_49_fu_408(6),
      R => '0'
    );
\kernel_buffer_15_49_fu_408_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4080,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_49_fu_408(7),
      R => '0'
    );
\kernel_buffer_15_49_fu_408_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4080,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_49_fu_408(8),
      R => '0'
    );
\kernel_buffer_15_49_fu_408_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4080,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_49_fu_408(9),
      R => '0'
    );
\kernel_buffer_15_50_fu_412[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(0),
      I2 => i_0_reg_500_reg(1),
      I3 => i_0_reg_500_reg(3),
      I4 => i_0_reg_500_reg(2),
      O => kernel_buffer_15_50_fu_4120
    );
\kernel_buffer_15_50_fu_412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4120,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_50_fu_412(0),
      R => '0'
    );
\kernel_buffer_15_50_fu_412_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4120,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_50_fu_412(10),
      R => '0'
    );
\kernel_buffer_15_50_fu_412_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4120,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_50_fu_412(11),
      R => '0'
    );
\kernel_buffer_15_50_fu_412_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4120,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_50_fu_412(12),
      R => '0'
    );
\kernel_buffer_15_50_fu_412_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4120,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_50_fu_412(13),
      R => '0'
    );
\kernel_buffer_15_50_fu_412_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4120,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_50_fu_412(1),
      R => '0'
    );
\kernel_buffer_15_50_fu_412_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4120,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_50_fu_412(2),
      R => '0'
    );
\kernel_buffer_15_50_fu_412_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4120,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_50_fu_412(31),
      R => '0'
    );
\kernel_buffer_15_50_fu_412_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4120,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_50_fu_412(3),
      R => '0'
    );
\kernel_buffer_15_50_fu_412_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4120,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_50_fu_412(4),
      R => '0'
    );
\kernel_buffer_15_50_fu_412_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4120,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_50_fu_412(5),
      R => '0'
    );
\kernel_buffer_15_50_fu_412_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4120,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_50_fu_412(6),
      R => '0'
    );
\kernel_buffer_15_50_fu_412_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4120,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_50_fu_412(7),
      R => '0'
    );
\kernel_buffer_15_50_fu_412_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4120,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_50_fu_412(8),
      R => '0'
    );
\kernel_buffer_15_50_fu_412_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4120,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_50_fu_412(9),
      R => '0'
    );
\kernel_buffer_15_51_fu_416[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(2),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(1),
      I4 => i_0_reg_500_reg(0),
      O => kernel_buffer_15_51_fu_4160
    );
\kernel_buffer_15_51_fu_416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4160,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_51_fu_416(0),
      R => '0'
    );
\kernel_buffer_15_51_fu_416_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4160,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_51_fu_416(10),
      R => '0'
    );
\kernel_buffer_15_51_fu_416_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4160,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_51_fu_416(11),
      R => '0'
    );
\kernel_buffer_15_51_fu_416_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4160,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_51_fu_416(12),
      R => '0'
    );
\kernel_buffer_15_51_fu_416_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4160,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_51_fu_416(13),
      R => '0'
    );
\kernel_buffer_15_51_fu_416_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4160,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_51_fu_416(1),
      R => '0'
    );
\kernel_buffer_15_51_fu_416_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4160,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_51_fu_416(2),
      R => '0'
    );
\kernel_buffer_15_51_fu_416_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4160,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_51_fu_416(31),
      R => '0'
    );
\kernel_buffer_15_51_fu_416_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4160,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_51_fu_416(3),
      R => '0'
    );
\kernel_buffer_15_51_fu_416_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4160,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_51_fu_416(4),
      R => '0'
    );
\kernel_buffer_15_51_fu_416_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4160,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_51_fu_416(5),
      R => '0'
    );
\kernel_buffer_15_51_fu_416_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4160,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_51_fu_416(6),
      R => '0'
    );
\kernel_buffer_15_51_fu_416_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4160,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_51_fu_416(7),
      R => '0'
    );
\kernel_buffer_15_51_fu_416_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4160,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_51_fu_416(8),
      R => '0'
    );
\kernel_buffer_15_51_fu_416_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4160,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_51_fu_416(9),
      R => '0'
    );
\kernel_buffer_15_52_fu_420[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(0),
      I2 => i_0_reg_500_reg(2),
      I3 => i_0_reg_500_reg(3),
      I4 => i_0_reg_500_reg(1),
      O => kernel_buffer_15_52_fu_4200
    );
\kernel_buffer_15_52_fu_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4200,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_52_fu_420(0),
      R => '0'
    );
\kernel_buffer_15_52_fu_420_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4200,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_52_fu_420(10),
      R => '0'
    );
\kernel_buffer_15_52_fu_420_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4200,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_52_fu_420(11),
      R => '0'
    );
\kernel_buffer_15_52_fu_420_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4200,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_52_fu_420(12),
      R => '0'
    );
\kernel_buffer_15_52_fu_420_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4200,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_52_fu_420(13),
      R => '0'
    );
\kernel_buffer_15_52_fu_420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4200,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_52_fu_420(1),
      R => '0'
    );
\kernel_buffer_15_52_fu_420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4200,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_52_fu_420(2),
      R => '0'
    );
\kernel_buffer_15_52_fu_420_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4200,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_52_fu_420(31),
      R => '0'
    );
\kernel_buffer_15_52_fu_420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4200,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_52_fu_420(3),
      R => '0'
    );
\kernel_buffer_15_52_fu_420_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4200,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_52_fu_420(4),
      R => '0'
    );
\kernel_buffer_15_52_fu_420_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4200,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_52_fu_420(5),
      R => '0'
    );
\kernel_buffer_15_52_fu_420_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4200,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_52_fu_420(6),
      R => '0'
    );
\kernel_buffer_15_52_fu_420_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4200,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_52_fu_420(7),
      R => '0'
    );
\kernel_buffer_15_52_fu_420_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4200,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_52_fu_420(8),
      R => '0'
    );
\kernel_buffer_15_52_fu_420_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4200,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_52_fu_420(9),
      R => '0'
    );
\kernel_buffer_15_53_fu_424[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(2),
      I2 => i_0_reg_500_reg(3),
      I3 => i_0_reg_500_reg(1),
      I4 => i_0_reg_500_reg(0),
      O => kernel_buffer_15_53_fu_4240
    );
\kernel_buffer_15_53_fu_424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4240,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_53_fu_424(0),
      R => '0'
    );
\kernel_buffer_15_53_fu_424_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4240,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_53_fu_424(10),
      R => '0'
    );
\kernel_buffer_15_53_fu_424_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4240,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_53_fu_424(11),
      R => '0'
    );
\kernel_buffer_15_53_fu_424_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4240,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_53_fu_424(12),
      R => '0'
    );
\kernel_buffer_15_53_fu_424_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4240,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_53_fu_424(13),
      R => '0'
    );
\kernel_buffer_15_53_fu_424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4240,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_53_fu_424(1),
      R => '0'
    );
\kernel_buffer_15_53_fu_424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4240,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_53_fu_424(2),
      R => '0'
    );
\kernel_buffer_15_53_fu_424_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4240,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_53_fu_424(31),
      R => '0'
    );
\kernel_buffer_15_53_fu_424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4240,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_53_fu_424(3),
      R => '0'
    );
\kernel_buffer_15_53_fu_424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4240,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_53_fu_424(4),
      R => '0'
    );
\kernel_buffer_15_53_fu_424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4240,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_53_fu_424(5),
      R => '0'
    );
\kernel_buffer_15_53_fu_424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4240,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_53_fu_424(6),
      R => '0'
    );
\kernel_buffer_15_53_fu_424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4240,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_53_fu_424(7),
      R => '0'
    );
\kernel_buffer_15_53_fu_424_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4240,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_53_fu_424(8),
      R => '0'
    );
\kernel_buffer_15_53_fu_424_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4240,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_53_fu_424(9),
      R => '0'
    );
\kernel_buffer_15_54_fu_428[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(0),
      I2 => i_0_reg_500_reg(1),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(3),
      O => kernel_buffer_15_54_fu_4280
    );
\kernel_buffer_15_54_fu_428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4280,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_54_fu_428(0),
      R => '0'
    );
\kernel_buffer_15_54_fu_428_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4280,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_54_fu_428(10),
      R => '0'
    );
\kernel_buffer_15_54_fu_428_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4280,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_54_fu_428(11),
      R => '0'
    );
\kernel_buffer_15_54_fu_428_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4280,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_54_fu_428(12),
      R => '0'
    );
\kernel_buffer_15_54_fu_428_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4280,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_54_fu_428(13),
      R => '0'
    );
\kernel_buffer_15_54_fu_428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4280,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_54_fu_428(1),
      R => '0'
    );
\kernel_buffer_15_54_fu_428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4280,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_54_fu_428(2),
      R => '0'
    );
\kernel_buffer_15_54_fu_428_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4280,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_54_fu_428(31),
      R => '0'
    );
\kernel_buffer_15_54_fu_428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4280,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_54_fu_428(3),
      R => '0'
    );
\kernel_buffer_15_54_fu_428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4280,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_54_fu_428(4),
      R => '0'
    );
\kernel_buffer_15_54_fu_428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4280,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_54_fu_428(5),
      R => '0'
    );
\kernel_buffer_15_54_fu_428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4280,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_54_fu_428(6),
      R => '0'
    );
\kernel_buffer_15_54_fu_428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4280,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_54_fu_428(7),
      R => '0'
    );
\kernel_buffer_15_54_fu_428_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4280,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_54_fu_428(8),
      R => '0'
    );
\kernel_buffer_15_54_fu_428_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4280,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_54_fu_428(9),
      R => '0'
    );
\kernel_buffer_15_55_fu_432[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(3),
      I2 => i_0_reg_500_reg(2),
      I3 => i_0_reg_500_reg(1),
      I4 => i_0_reg_500_reg(0),
      O => kernel_buffer_15_55_fu_4320
    );
\kernel_buffer_15_55_fu_432_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4320,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_55_fu_432(0),
      R => '0'
    );
\kernel_buffer_15_55_fu_432_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4320,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_55_fu_432(10),
      R => '0'
    );
\kernel_buffer_15_55_fu_432_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4320,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_55_fu_432(11),
      R => '0'
    );
\kernel_buffer_15_55_fu_432_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4320,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_55_fu_432(12),
      R => '0'
    );
\kernel_buffer_15_55_fu_432_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4320,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_55_fu_432(13),
      R => '0'
    );
\kernel_buffer_15_55_fu_432_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4320,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_55_fu_432(1),
      R => '0'
    );
\kernel_buffer_15_55_fu_432_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4320,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_55_fu_432(2),
      R => '0'
    );
\kernel_buffer_15_55_fu_432_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4320,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_55_fu_432(31),
      R => '0'
    );
\kernel_buffer_15_55_fu_432_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4320,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_55_fu_432(3),
      R => '0'
    );
\kernel_buffer_15_55_fu_432_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4320,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_55_fu_432(4),
      R => '0'
    );
\kernel_buffer_15_55_fu_432_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4320,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_55_fu_432(5),
      R => '0'
    );
\kernel_buffer_15_55_fu_432_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4320,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_55_fu_432(6),
      R => '0'
    );
\kernel_buffer_15_55_fu_432_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4320,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_55_fu_432(7),
      R => '0'
    );
\kernel_buffer_15_55_fu_432_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4320,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_55_fu_432(8),
      R => '0'
    );
\kernel_buffer_15_55_fu_432_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4320,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_55_fu_432(9),
      R => '0'
    );
\kernel_buffer_15_56_fu_436[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(0),
      I2 => i_0_reg_500_reg(1),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(3),
      O => kernel_buffer_15_56_fu_4360
    );
\kernel_buffer_15_56_fu_436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4360,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_56_fu_436(0),
      R => '0'
    );
\kernel_buffer_15_56_fu_436_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4360,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_56_fu_436(10),
      R => '0'
    );
\kernel_buffer_15_56_fu_436_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4360,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_56_fu_436(11),
      R => '0'
    );
\kernel_buffer_15_56_fu_436_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4360,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_56_fu_436(12),
      R => '0'
    );
\kernel_buffer_15_56_fu_436_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4360,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_56_fu_436(13),
      R => '0'
    );
\kernel_buffer_15_56_fu_436_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4360,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_56_fu_436(1),
      R => '0'
    );
\kernel_buffer_15_56_fu_436_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4360,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_56_fu_436(2),
      R => '0'
    );
\kernel_buffer_15_56_fu_436_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4360,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_56_fu_436(31),
      R => '0'
    );
\kernel_buffer_15_56_fu_436_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4360,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_56_fu_436(3),
      R => '0'
    );
\kernel_buffer_15_56_fu_436_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4360,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_56_fu_436(4),
      R => '0'
    );
\kernel_buffer_15_56_fu_436_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4360,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_56_fu_436(5),
      R => '0'
    );
\kernel_buffer_15_56_fu_436_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4360,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_56_fu_436(6),
      R => '0'
    );
\kernel_buffer_15_56_fu_436_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4360,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_56_fu_436(7),
      R => '0'
    );
\kernel_buffer_15_56_fu_436_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4360,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_56_fu_436(8),
      R => '0'
    );
\kernel_buffer_15_56_fu_436_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4360,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_56_fu_436(9),
      R => '0'
    );
\kernel_buffer_15_57_fu_440[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(1),
      I2 => i_0_reg_500_reg(2),
      I3 => i_0_reg_500_reg(3),
      I4 => i_0_reg_500_reg(0),
      O => kernel_buffer_15_57_fu_4400
    );
\kernel_buffer_15_57_fu_440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4400,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_57_fu_440(0),
      R => '0'
    );
\kernel_buffer_15_57_fu_440_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4400,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_57_fu_440(10),
      R => '0'
    );
\kernel_buffer_15_57_fu_440_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4400,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_57_fu_440(11),
      R => '0'
    );
\kernel_buffer_15_57_fu_440_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4400,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_57_fu_440(12),
      R => '0'
    );
\kernel_buffer_15_57_fu_440_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4400,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_57_fu_440(13),
      R => '0'
    );
\kernel_buffer_15_57_fu_440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4400,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_57_fu_440(1),
      R => '0'
    );
\kernel_buffer_15_57_fu_440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4400,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_57_fu_440(2),
      R => '0'
    );
\kernel_buffer_15_57_fu_440_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4400,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_57_fu_440(31),
      R => '0'
    );
\kernel_buffer_15_57_fu_440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4400,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_57_fu_440(3),
      R => '0'
    );
\kernel_buffer_15_57_fu_440_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4400,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_57_fu_440(4),
      R => '0'
    );
\kernel_buffer_15_57_fu_440_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4400,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_57_fu_440(5),
      R => '0'
    );
\kernel_buffer_15_57_fu_440_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4400,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_57_fu_440(6),
      R => '0'
    );
\kernel_buffer_15_57_fu_440_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4400,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_57_fu_440(7),
      R => '0'
    );
\kernel_buffer_15_57_fu_440_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4400,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_57_fu_440(8),
      R => '0'
    );
\kernel_buffer_15_57_fu_440_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4400,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_57_fu_440(9),
      R => '0'
    );
\kernel_buffer_15_58_fu_444[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(0),
      I2 => i_0_reg_500_reg(1),
      I3 => i_0_reg_500_reg(2),
      I4 => i_0_reg_500_reg(3),
      O => kernel_buffer_15_58_fu_4440
    );
\kernel_buffer_15_58_fu_444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4440,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_58_fu_444(0),
      R => '0'
    );
\kernel_buffer_15_58_fu_444_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4440,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_58_fu_444(10),
      R => '0'
    );
\kernel_buffer_15_58_fu_444_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4440,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_58_fu_444(11),
      R => '0'
    );
\kernel_buffer_15_58_fu_444_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4440,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_58_fu_444(12),
      R => '0'
    );
\kernel_buffer_15_58_fu_444_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4440,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_58_fu_444(13),
      R => '0'
    );
\kernel_buffer_15_58_fu_444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4440,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_58_fu_444(1),
      R => '0'
    );
\kernel_buffer_15_58_fu_444_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4440,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_58_fu_444(2),
      R => '0'
    );
\kernel_buffer_15_58_fu_444_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4440,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_58_fu_444(31),
      R => '0'
    );
\kernel_buffer_15_58_fu_444_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4440,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_58_fu_444(3),
      R => '0'
    );
\kernel_buffer_15_58_fu_444_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4440,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_58_fu_444(4),
      R => '0'
    );
\kernel_buffer_15_58_fu_444_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4440,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_58_fu_444(5),
      R => '0'
    );
\kernel_buffer_15_58_fu_444_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4440,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_58_fu_444(6),
      R => '0'
    );
\kernel_buffer_15_58_fu_444_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4440,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_58_fu_444(7),
      R => '0'
    );
\kernel_buffer_15_58_fu_444_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4440,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_58_fu_444(8),
      R => '0'
    );
\kernel_buffer_15_58_fu_444_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4440,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_58_fu_444(9),
      R => '0'
    );
\kernel_buffer_15_fu_388[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_500_reg(4),
      I2 => i_0_reg_500_reg(2),
      I3 => i_0_reg_500_reg(1),
      I4 => i_0_reg_500_reg(3),
      I5 => i_0_reg_500_reg(0),
      O => kernel_buffer_15_fu_3880
    );
\kernel_buffer_15_fu_388_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3880,
      D => tmp_5_fu_657_p130(0),
      Q => kernel_buffer_15_fu_388(0),
      R => '0'
    );
\kernel_buffer_15_fu_388_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3880,
      D => tmp_5_fu_657_p130(10),
      Q => kernel_buffer_15_fu_388(10),
      R => '0'
    );
\kernel_buffer_15_fu_388_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3880,
      D => tmp_5_fu_657_p130(11),
      Q => kernel_buffer_15_fu_388(11),
      R => '0'
    );
\kernel_buffer_15_fu_388_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3880,
      D => tmp_5_fu_657_p130(12),
      Q => kernel_buffer_15_fu_388(12),
      R => '0'
    );
\kernel_buffer_15_fu_388_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3880,
      D => tmp_5_fu_657_p130(13),
      Q => kernel_buffer_15_fu_388(13),
      R => '0'
    );
\kernel_buffer_15_fu_388_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3880,
      D => tmp_5_fu_657_p130(1),
      Q => kernel_buffer_15_fu_388(1),
      R => '0'
    );
\kernel_buffer_15_fu_388_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3880,
      D => tmp_5_fu_657_p130(2),
      Q => kernel_buffer_15_fu_388(2),
      R => '0'
    );
\kernel_buffer_15_fu_388_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3880,
      D => tmp_5_fu_657_p130(15),
      Q => kernel_buffer_15_fu_388(31),
      R => '0'
    );
\kernel_buffer_15_fu_388_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3880,
      D => tmp_5_fu_657_p130(3),
      Q => kernel_buffer_15_fu_388(3),
      R => '0'
    );
\kernel_buffer_15_fu_388_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3880,
      D => tmp_5_fu_657_p130(4),
      Q => kernel_buffer_15_fu_388(4),
      R => '0'
    );
\kernel_buffer_15_fu_388_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3880,
      D => tmp_5_fu_657_p130(5),
      Q => kernel_buffer_15_fu_388(5),
      R => '0'
    );
\kernel_buffer_15_fu_388_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3880,
      D => tmp_5_fu_657_p130(6),
      Q => kernel_buffer_15_fu_388(6),
      R => '0'
    );
\kernel_buffer_15_fu_388_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3880,
      D => tmp_5_fu_657_p130(7),
      Q => kernel_buffer_15_fu_388(7),
      R => '0'
    );
\kernel_buffer_15_fu_388_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3880,
      D => tmp_5_fu_657_p130(8),
      Q => kernel_buffer_15_fu_388(8),
      R => '0'
    );
\kernel_buffer_15_fu_388_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3880,
      D => tmp_5_fu_657_p130(9),
      Q => kernel_buffer_15_fu_388(9),
      R => '0'
    );
mul_ln37_fu_1345_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => tmp_fu_1305_p18(31),
      A(15) => tmp_fu_1305_p18(31),
      A(14) => tmp_fu_1305_p18(31),
      A(13 downto 0) => tmp_fu_1305_p18(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln37_fu_1345_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln37_fu_1345_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln37_fu_1345_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln37_fu_1345_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln37_fu_1345_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mul_ln37_fu_1345_p2_i_1_n_5,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln37_fu_1345_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln37_fu_1345_p2_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln37_fu_1345_p2_n_63,
      P(46) => mul_ln37_fu_1345_p2_n_64,
      P(45) => mul_ln37_fu_1345_p2_n_65,
      P(44) => mul_ln37_fu_1345_p2_n_66,
      P(43) => mul_ln37_fu_1345_p2_n_67,
      P(42) => mul_ln37_fu_1345_p2_n_68,
      P(41) => mul_ln37_fu_1345_p2_n_69,
      P(40) => mul_ln37_fu_1345_p2_n_70,
      P(39) => mul_ln37_fu_1345_p2_n_71,
      P(38) => mul_ln37_fu_1345_p2_n_72,
      P(37) => mul_ln37_fu_1345_p2_n_73,
      P(36) => mul_ln37_fu_1345_p2_n_74,
      P(35) => mul_ln37_fu_1345_p2_n_75,
      P(34) => mul_ln37_fu_1345_p2_n_76,
      P(33) => mul_ln37_fu_1345_p2_n_77,
      P(32) => mul_ln37_fu_1345_p2_n_78,
      P(31) => mul_ln37_fu_1345_p2_n_79,
      P(30) => mul_ln37_fu_1345_p2_n_80,
      P(29) => mul_ln37_fu_1345_p2_n_81,
      P(28) => mul_ln37_fu_1345_p2_n_82,
      P(27) => mul_ln37_fu_1345_p2_n_83,
      P(26) => mul_ln37_fu_1345_p2_n_84,
      P(25) => mul_ln37_fu_1345_p2_n_85,
      P(24) => mul_ln37_fu_1345_p2_n_86,
      P(23) => mul_ln37_fu_1345_p2_n_87,
      P(22) => mul_ln37_fu_1345_p2_n_88,
      P(21) => mul_ln37_fu_1345_p2_n_89,
      P(20) => mul_ln37_fu_1345_p2_n_90,
      P(19) => mul_ln37_fu_1345_p2_n_91,
      P(18) => mul_ln37_fu_1345_p2_n_92,
      P(17) => mul_ln37_fu_1345_p2_n_93,
      P(16) => mul_ln37_fu_1345_p2_n_94,
      P(15) => mul_ln37_fu_1345_p2_n_95,
      P(14) => mul_ln37_fu_1345_p2_n_96,
      P(13) => mul_ln37_fu_1345_p2_n_97,
      P(12) => mul_ln37_fu_1345_p2_n_98,
      P(11) => mul_ln37_fu_1345_p2_n_99,
      P(10) => mul_ln37_fu_1345_p2_n_100,
      P(9) => mul_ln37_fu_1345_p2_n_101,
      P(8) => mul_ln37_fu_1345_p2_n_102,
      P(7) => mul_ln37_fu_1345_p2_n_103,
      P(6) => mul_ln37_fu_1345_p2_n_104,
      P(5) => mul_ln37_fu_1345_p2_n_105,
      P(4) => mul_ln37_fu_1345_p2_n_106,
      P(3) => mul_ln37_fu_1345_p2_n_107,
      P(2) => mul_ln37_fu_1345_p2_n_108,
      P(1) => mul_ln37_fu_1345_p2_n_109,
      P(0) => mul_ln37_fu_1345_p2_n_110,
      PATTERNBDETECT => NLW_mul_ln37_fu_1345_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln37_fu_1345_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul_ln37_fu_1345_p2_n_111,
      PCOUT(46) => mul_ln37_fu_1345_p2_n_112,
      PCOUT(45) => mul_ln37_fu_1345_p2_n_113,
      PCOUT(44) => mul_ln37_fu_1345_p2_n_114,
      PCOUT(43) => mul_ln37_fu_1345_p2_n_115,
      PCOUT(42) => mul_ln37_fu_1345_p2_n_116,
      PCOUT(41) => mul_ln37_fu_1345_p2_n_117,
      PCOUT(40) => mul_ln37_fu_1345_p2_n_118,
      PCOUT(39) => mul_ln37_fu_1345_p2_n_119,
      PCOUT(38) => mul_ln37_fu_1345_p2_n_120,
      PCOUT(37) => mul_ln37_fu_1345_p2_n_121,
      PCOUT(36) => mul_ln37_fu_1345_p2_n_122,
      PCOUT(35) => mul_ln37_fu_1345_p2_n_123,
      PCOUT(34) => mul_ln37_fu_1345_p2_n_124,
      PCOUT(33) => mul_ln37_fu_1345_p2_n_125,
      PCOUT(32) => mul_ln37_fu_1345_p2_n_126,
      PCOUT(31) => mul_ln37_fu_1345_p2_n_127,
      PCOUT(30) => mul_ln37_fu_1345_p2_n_128,
      PCOUT(29) => mul_ln37_fu_1345_p2_n_129,
      PCOUT(28) => mul_ln37_fu_1345_p2_n_130,
      PCOUT(27) => mul_ln37_fu_1345_p2_n_131,
      PCOUT(26) => mul_ln37_fu_1345_p2_n_132,
      PCOUT(25) => mul_ln37_fu_1345_p2_n_133,
      PCOUT(24) => mul_ln37_fu_1345_p2_n_134,
      PCOUT(23) => mul_ln37_fu_1345_p2_n_135,
      PCOUT(22) => mul_ln37_fu_1345_p2_n_136,
      PCOUT(21) => mul_ln37_fu_1345_p2_n_137,
      PCOUT(20) => mul_ln37_fu_1345_p2_n_138,
      PCOUT(19) => mul_ln37_fu_1345_p2_n_139,
      PCOUT(18) => mul_ln37_fu_1345_p2_n_140,
      PCOUT(17) => mul_ln37_fu_1345_p2_n_141,
      PCOUT(16) => mul_ln37_fu_1345_p2_n_142,
      PCOUT(15) => mul_ln37_fu_1345_p2_n_143,
      PCOUT(14) => mul_ln37_fu_1345_p2_n_144,
      PCOUT(13) => mul_ln37_fu_1345_p2_n_145,
      PCOUT(12) => mul_ln37_fu_1345_p2_n_146,
      PCOUT(11) => mul_ln37_fu_1345_p2_n_147,
      PCOUT(10) => mul_ln37_fu_1345_p2_n_148,
      PCOUT(9) => mul_ln37_fu_1345_p2_n_149,
      PCOUT(8) => mul_ln37_fu_1345_p2_n_150,
      PCOUT(7) => mul_ln37_fu_1345_p2_n_151,
      PCOUT(6) => mul_ln37_fu_1345_p2_n_152,
      PCOUT(5) => mul_ln37_fu_1345_p2_n_153,
      PCOUT(4) => mul_ln37_fu_1345_p2_n_154,
      PCOUT(3) => mul_ln37_fu_1345_p2_n_155,
      PCOUT(2) => mul_ln37_fu_1345_p2_n_156,
      PCOUT(1) => mul_ln37_fu_1345_p2_n_157,
      PCOUT(0) => mul_ln37_fu_1345_p2_n_158,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln37_fu_1345_p2_UNDERFLOW_UNCONNECTED
    );
mul_ln37_fu_1345_p2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln30_reg_1569_pp1_iter1_reg,
      O => mul_ln37_fu_1345_p2_i_1_n_5
    );
\mul_ln37_reg_1654[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_n_96,
      I1 => icmp_ln30_reg_1569_pp1_iter2_reg,
      I2 => sext_ln37_4_fu_1371_p1(0),
      O => \mul_ln37_reg_1654[14]_i_1_n_5\
    );
\mul_ln37_reg_1654[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_n_95,
      I1 => icmp_ln30_reg_1569_pp1_iter2_reg,
      I2 => sext_ln37_4_fu_1371_p1(1),
      O => \mul_ln37_reg_1654[15]_i_1_n_5\
    );
\mul_ln37_reg_1654[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mul_ln37_fu_1345_p2_n_94,
      I1 => icmp_ln30_reg_1569_pp1_iter2_reg,
      I2 => sext_ln37_4_fu_1371_p1(2),
      O => \mul_ln37_reg_1654[16]_i_1_n_5\
    );
mul_ln37_reg_1654_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln37_reg_1654_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_fu_1305_p18(31),
      B(16) => tmp_fu_1305_p18(31),
      B(15) => tmp_fu_1305_p18(31),
      B(14) => tmp_fu_1305_p18(31),
      B(13) => tmp_fu_1305_p18(31),
      B(12) => tmp_fu_1305_p18(31),
      B(11) => tmp_fu_1305_p18(31),
      B(10) => tmp_fu_1305_p18(31),
      B(9) => tmp_fu_1305_p18(31),
      B(8) => tmp_fu_1305_p18(31),
      B(7) => tmp_fu_1305_p18(31),
      B(6) => tmp_fu_1305_p18(31),
      B(5) => tmp_fu_1305_p18(31),
      B(4) => tmp_fu_1305_p18(31),
      B(3) => tmp_fu_1305_p18(31),
      B(2) => tmp_fu_1305_p18(31),
      B(1) => tmp_fu_1305_p18(31),
      B(0) => tmp_fu_1305_p18(31),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln37_reg_1654_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln37_reg_1654_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln37_reg_1654_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln37_fu_1345_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mul_ln37_fu_1345_p2_i_1_n_5,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => mul_ln37_reg_1654_reg_i_1_n_5,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln37_reg_1654_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_ln37_reg_1654_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln37_reg_1654_reg_n_63,
      P(46) => mul_ln37_reg_1654_reg_n_64,
      P(45) => mul_ln37_reg_1654_reg_n_65,
      P(44) => mul_ln37_reg_1654_reg_n_66,
      P(43) => mul_ln37_reg_1654_reg_n_67,
      P(42) => mul_ln37_reg_1654_reg_n_68,
      P(41) => mul_ln37_reg_1654_reg_n_69,
      P(40) => mul_ln37_reg_1654_reg_n_70,
      P(39) => mul_ln37_reg_1654_reg_n_71,
      P(38) => mul_ln37_reg_1654_reg_n_72,
      P(37) => mul_ln37_reg_1654_reg_n_73,
      P(36) => mul_ln37_reg_1654_reg_n_74,
      P(35) => mul_ln37_reg_1654_reg_n_75,
      P(34) => mul_ln37_reg_1654_reg_n_76,
      P(33) => mul_ln37_reg_1654_reg_n_77,
      P(32) => mul_ln37_reg_1654_reg_n_78,
      P(31) => mul_ln37_reg_1654_reg_n_79,
      P(30) => mul_ln37_reg_1654_reg_n_80,
      P(29) => mul_ln37_reg_1654_reg_n_81,
      P(28) => mul_ln37_reg_1654_reg_n_82,
      P(27) => mul_ln37_reg_1654_reg_n_83,
      P(26) => mul_ln37_reg_1654_reg_n_84,
      P(25) => mul_ln37_reg_1654_reg_n_85,
      P(24) => mul_ln37_reg_1654_reg_n_86,
      P(23) => mul_ln37_reg_1654_reg_n_87,
      P(22) => mul_ln37_reg_1654_reg_n_88,
      P(21) => mul_ln37_reg_1654_reg_n_89,
      P(20) => mul_ln37_reg_1654_reg_n_90,
      P(19) => mul_ln37_reg_1654_reg_n_91,
      P(18) => mul_ln37_reg_1654_reg_n_92,
      P(17) => mul_ln37_reg_1654_reg_n_93,
      P(16) => mul_ln37_reg_1654_reg_n_94,
      P(15) => mul_ln37_reg_1654_reg_n_95,
      P(14 downto 0) => sext_ln37_4_fu_1371_p1(17 downto 3),
      PATTERNBDETECT => NLW_mul_ln37_reg_1654_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln37_reg_1654_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_ln37_fu_1345_p2_n_111,
      PCIN(46) => mul_ln37_fu_1345_p2_n_112,
      PCIN(45) => mul_ln37_fu_1345_p2_n_113,
      PCIN(44) => mul_ln37_fu_1345_p2_n_114,
      PCIN(43) => mul_ln37_fu_1345_p2_n_115,
      PCIN(42) => mul_ln37_fu_1345_p2_n_116,
      PCIN(41) => mul_ln37_fu_1345_p2_n_117,
      PCIN(40) => mul_ln37_fu_1345_p2_n_118,
      PCIN(39) => mul_ln37_fu_1345_p2_n_119,
      PCIN(38) => mul_ln37_fu_1345_p2_n_120,
      PCIN(37) => mul_ln37_fu_1345_p2_n_121,
      PCIN(36) => mul_ln37_fu_1345_p2_n_122,
      PCIN(35) => mul_ln37_fu_1345_p2_n_123,
      PCIN(34) => mul_ln37_fu_1345_p2_n_124,
      PCIN(33) => mul_ln37_fu_1345_p2_n_125,
      PCIN(32) => mul_ln37_fu_1345_p2_n_126,
      PCIN(31) => mul_ln37_fu_1345_p2_n_127,
      PCIN(30) => mul_ln37_fu_1345_p2_n_128,
      PCIN(29) => mul_ln37_fu_1345_p2_n_129,
      PCIN(28) => mul_ln37_fu_1345_p2_n_130,
      PCIN(27) => mul_ln37_fu_1345_p2_n_131,
      PCIN(26) => mul_ln37_fu_1345_p2_n_132,
      PCIN(25) => mul_ln37_fu_1345_p2_n_133,
      PCIN(24) => mul_ln37_fu_1345_p2_n_134,
      PCIN(23) => mul_ln37_fu_1345_p2_n_135,
      PCIN(22) => mul_ln37_fu_1345_p2_n_136,
      PCIN(21) => mul_ln37_fu_1345_p2_n_137,
      PCIN(20) => mul_ln37_fu_1345_p2_n_138,
      PCIN(19) => mul_ln37_fu_1345_p2_n_139,
      PCIN(18) => mul_ln37_fu_1345_p2_n_140,
      PCIN(17) => mul_ln37_fu_1345_p2_n_141,
      PCIN(16) => mul_ln37_fu_1345_p2_n_142,
      PCIN(15) => mul_ln37_fu_1345_p2_n_143,
      PCIN(14) => mul_ln37_fu_1345_p2_n_144,
      PCIN(13) => mul_ln37_fu_1345_p2_n_145,
      PCIN(12) => mul_ln37_fu_1345_p2_n_146,
      PCIN(11) => mul_ln37_fu_1345_p2_n_147,
      PCIN(10) => mul_ln37_fu_1345_p2_n_148,
      PCIN(9) => mul_ln37_fu_1345_p2_n_149,
      PCIN(8) => mul_ln37_fu_1345_p2_n_150,
      PCIN(7) => mul_ln37_fu_1345_p2_n_151,
      PCIN(6) => mul_ln37_fu_1345_p2_n_152,
      PCIN(5) => mul_ln37_fu_1345_p2_n_153,
      PCIN(4) => mul_ln37_fu_1345_p2_n_154,
      PCIN(3) => mul_ln37_fu_1345_p2_n_155,
      PCIN(2) => mul_ln37_fu_1345_p2_n_156,
      PCIN(1) => mul_ln37_fu_1345_p2_n_157,
      PCIN(0) => mul_ln37_fu_1345_p2_n_158,
      PCOUT(47 downto 0) => NLW_mul_ln37_reg_1654_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln37_reg_1654_reg_UNDERFLOW_UNCONNECTED
    );
\mul_ln37_reg_1654_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln37_reg_1654[14]_i_1_n_5\,
      Q => sext_ln37_4_fu_1371_p1(0),
      R => '0'
    );
\mul_ln37_reg_1654_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln37_reg_1654[15]_i_1_n_5\,
      Q => sext_ln37_4_fu_1371_p1(1),
      R => '0'
    );
\mul_ln37_reg_1654_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln37_reg_1654[16]_i_1_n_5\,
      Q => sext_ln37_4_fu_1371_p1(2),
      R => '0'
    );
mul_ln37_reg_1654_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln30_reg_1569_pp1_iter2_reg,
      O => mul_ln37_reg_1654_reg_i_1_n_5
    );
network_mac_muladd_9ns_5ns_9s_13_1_1_U57: entity work.bd_0_hls_inst_0_network_mac_muladd_9ns_5ns_9s_13_1_1
     port map (
      E(0) => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      Q(3 downto 0) => out_h_0_reg_522_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_phi_mux_in_d_0_phi_fu_569_p4(4 downto 0) => ap_phi_mux_in_d_0_phi_fu_569_p4(4 downto 0),
      icmp_ln32_fu_1065_p2 => icmp_ln32_fu_1065_p2,
      \icmp_ln32_reg_1578_reg[0]\(8 downto 0) => indvar_flatten_reg_533_reg(8 downto 0),
      in_d_0_reg_565(4 downto 0) => in_d_0_reg_565(4 downto 0),
      in_d_0_reg_5651 => in_d_0_reg_5651,
      \in_d_0_reg_565_reg[0]\ => \icmp_ln30_reg_1569_reg_n_5_[0]\,
      indvar_flatten18_reg_511_reg(11 downto 0) => indvar_flatten18_reg_511_reg(11 downto 0),
      indvar_flatten18_reg_511_reg_9_sp_1 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      input_r_address0(12 downto 0) => input_r_address0(12 downto 0),
      out_w_0_reg_544(3 downto 0) => out_w_0_reg_544(3 downto 0),
      p(0) => ap_CS_fsm_pp1_stage0,
      p_0(4 downto 0) => in_d_reg_1619(4 downto 0),
      p_1_in => p_1_in,
      \select_ln34_11_reg_1603_reg[1]\ => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_24,
      \select_ln34_11_reg_1603_reg[3]\(0) => A(3),
      \select_ln34_11_reg_1603_reg[3]_0\(3 downto 0) => select_ln34_11_reg_1603(3 downto 0)
    );
network_mux_164_32_1_1_U56: entity work.bd_0_hls_inst_0_network_mux_164_32_1_1_10
     port map (
      A(14) => tmp_fu_1305_p18(31),
      A(13 downto 0) => tmp_fu_1305_p18(13 downto 0),
      Q(3) => \trunc_ln37_reg_1614_pp1_iter1_reg_reg_n_5_[3]\,
      Q(2) => p_2_in,
      Q(1) => \trunc_ln37_reg_1614_pp1_iter1_reg_reg_n_5_[1]\,
      Q(0) => \trunc_ln37_reg_1614_pp1_iter1_reg_reg_n_5_[0]\,
      mul_ln37_fu_1345_p2_i_17_0(14) => kernel_buffer_15_51_fu_416(31),
      mul_ln37_fu_1345_p2_i_17_0(13 downto 0) => kernel_buffer_15_51_fu_416(13 downto 0),
      mul_ln37_fu_1345_p2_i_17_1(14) => kernel_buffer_15_50_fu_412(31),
      mul_ln37_fu_1345_p2_i_17_1(13 downto 0) => kernel_buffer_15_50_fu_412(13 downto 0),
      mul_ln37_fu_1345_p2_i_17_2(14) => kernel_buffer_15_49_fu_408(31),
      mul_ln37_fu_1345_p2_i_17_2(13 downto 0) => kernel_buffer_15_49_fu_408(13 downto 0),
      mul_ln37_fu_1345_p2_i_17_3(14) => kernel_buffer_15_48_fu_404(31),
      mul_ln37_fu_1345_p2_i_17_3(13 downto 0) => kernel_buffer_15_48_fu_404(13 downto 0),
      mul_ln37_fu_1345_p2_i_17_4(14) => kernel_buffer_15_47_fu_400(31),
      mul_ln37_fu_1345_p2_i_17_4(13 downto 0) => kernel_buffer_15_47_fu_400(13 downto 0),
      mul_ln37_fu_1345_p2_i_17_5(14) => kernel_buffer_15_46_fu_396(31),
      mul_ln37_fu_1345_p2_i_17_5(13 downto 0) => kernel_buffer_15_46_fu_396(13 downto 0),
      mul_ln37_fu_1345_p2_i_17_6(14) => kernel_buffer_15_45_fu_392(31),
      mul_ln37_fu_1345_p2_i_17_6(13 downto 0) => kernel_buffer_15_45_fu_392(13 downto 0),
      mul_ln37_fu_1345_p2_i_17_7(14) => kernel_buffer_15_fu_388(31),
      mul_ln37_fu_1345_p2_i_17_7(13 downto 0) => kernel_buffer_15_fu_388(13 downto 0),
      mul_ln37_fu_1345_p2_i_18_0(14) => kernel_buffer_15_016_fu_448(31),
      mul_ln37_fu_1345_p2_i_18_0(13 downto 0) => kernel_buffer_15_016_fu_448(13 downto 0),
      mul_ln37_fu_1345_p2_i_18_1(14) => kernel_buffer_15_58_fu_444(31),
      mul_ln37_fu_1345_p2_i_18_1(13 downto 0) => kernel_buffer_15_58_fu_444(13 downto 0),
      mul_ln37_fu_1345_p2_i_18_2(14) => kernel_buffer_15_57_fu_440(31),
      mul_ln37_fu_1345_p2_i_18_2(13 downto 0) => kernel_buffer_15_57_fu_440(13 downto 0),
      mul_ln37_fu_1345_p2_i_18_3(14) => kernel_buffer_15_56_fu_436(31),
      mul_ln37_fu_1345_p2_i_18_3(13 downto 0) => kernel_buffer_15_56_fu_436(13 downto 0),
      mul_ln37_fu_1345_p2_i_18_4(14) => kernel_buffer_15_55_fu_432(31),
      mul_ln37_fu_1345_p2_i_18_4(13 downto 0) => kernel_buffer_15_55_fu_432(13 downto 0),
      mul_ln37_fu_1345_p2_i_18_5(14) => kernel_buffer_15_54_fu_428(31),
      mul_ln37_fu_1345_p2_i_18_5(13 downto 0) => kernel_buffer_15_54_fu_428(13 downto 0),
      mul_ln37_fu_1345_p2_i_18_6(14) => kernel_buffer_15_53_fu_424(31),
      mul_ln37_fu_1345_p2_i_18_6(13 downto 0) => kernel_buffer_15_53_fu_424(13 downto 0),
      mul_ln37_fu_1345_p2_i_18_7(14) => kernel_buffer_15_52_fu_420(31),
      mul_ln37_fu_1345_p2_i_18_7(13 downto 0) => kernel_buffer_15_52_fu_420(13 downto 0)
    );
\out_d_0_reg_478[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_1_fu_483_ap_start_reg,
      I2 => ap_CS_fsm_state10,
      O => out_d_0_reg_478
    );
\out_d_0_reg_478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1541(0),
      Q => \out_d_0_reg_478_reg_n_5_[0]\,
      R => out_d_0_reg_478
    );
\out_d_0_reg_478_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1541(1),
      Q => \out_d_0_reg_478_reg_n_5_[1]\,
      R => out_d_0_reg_478
    );
\out_d_0_reg_478_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1541(2),
      Q => \out_d_0_reg_478_reg_n_5_[2]\,
      R => out_d_0_reg_478
    );
\out_d_0_reg_478_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1541(3),
      Q => \out_d_0_reg_478_reg_n_5_[3]\,
      R => out_d_0_reg_478
    );
\out_d_reg_1541[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[0]\,
      O => out_d_fu_592_p2(0)
    );
\out_d_reg_1541[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[0]\,
      I1 => \out_d_0_reg_478_reg_n_5_[1]\,
      O => out_d_fu_592_p2(1)
    );
\out_d_reg_1541[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[1]\,
      I1 => \out_d_0_reg_478_reg_n_5_[0]\,
      I2 => \out_d_0_reg_478_reg_n_5_[2]\,
      O => \out_d_reg_1541[2]_i_1_n_5\
    );
\out_d_reg_1541[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[1]\,
      I1 => \out_d_0_reg_478_reg_n_5_[0]\,
      I2 => \out_d_0_reg_478_reg_n_5_[2]\,
      I3 => \out_d_0_reg_478_reg_n_5_[3]\,
      O => out_d_fu_592_p2(3)
    );
\out_d_reg_1541_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_592_p2(0),
      Q => out_d_reg_1541(0),
      R => '0'
    );
\out_d_reg_1541_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_592_p2(1),
      Q => out_d_reg_1541(1),
      R => '0'
    );
\out_d_reg_1541_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \out_d_reg_1541[2]_i_1_n_5\,
      Q => out_d_reg_1541(2),
      R => '0'
    );
\out_d_reg_1541_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_592_p2(3),
      Q => out_d_reg_1541(3),
      R => '0'
    );
\out_h_0_reg_522[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_h_0_reg_522_reg(0),
      O => \out_h_0_reg_522[0]_i_1_n_5\
    );
\out_h_0_reg_522[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_522_reg(0),
      I1 => out_h_0_reg_522_reg(1),
      O => out_h_fu_1059_p2(1)
    );
\out_h_0_reg_522[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_h_0_reg_522_reg(0),
      I1 => out_h_0_reg_522_reg(1),
      I2 => out_h_0_reg_522_reg(2),
      O => out_h_fu_1059_p2(2)
    );
\out_h_0_reg_522[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => icmp_ln32_fu_1065_p2,
      O => out_h_0_reg_522
    );
\out_h_0_reg_522[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_h_0_reg_522_reg(1),
      I1 => out_h_0_reg_522_reg(0),
      I2 => out_h_0_reg_522_reg(2),
      I3 => out_h_0_reg_522_reg(3),
      O => out_h_fu_1059_p2(3)
    );
\out_h_0_reg_522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_522,
      D => \out_h_0_reg_522[0]_i_1_n_5\,
      Q => out_h_0_reg_522_reg(0),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_522,
      D => out_h_fu_1059_p2(1),
      Q => out_h_0_reg_522_reg(1),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_522,
      D => out_h_fu_1059_p2(2),
      Q => out_h_0_reg_522_reg(2),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_522_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_522,
      D => out_h_fu_1059_p2(3),
      Q => out_h_0_reg_522_reg(3),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_544_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5651,
      D => select_ln34_11_reg_1603(0),
      Q => out_w_0_reg_544(0),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_544_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5651,
      D => select_ln34_11_reg_1603(1),
      Q => out_w_0_reg_544(1),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_544_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5651,
      D => select_ln34_11_reg_1603(2),
      Q => out_w_0_reg_544(2),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_544_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5651,
      D => select_ln34_11_reg_1603(3),
      Q => out_w_0_reg_544(3),
      R => ap_CS_fsm_state4
    );
\phi_mul_reg_489_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1532(10),
      Q => phi_mul_reg_489(10),
      R => out_d_0_reg_478
    );
\phi_mul_reg_489_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1532(2),
      Q => phi_mul_reg_489(2),
      R => out_d_0_reg_478
    );
\phi_mul_reg_489_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1532(3),
      Q => phi_mul_reg_489(3),
      R => out_d_0_reg_478
    );
\phi_mul_reg_489_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1532(4),
      Q => phi_mul_reg_489(4),
      R => out_d_0_reg_478
    );
\phi_mul_reg_489_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1532(5),
      Q => phi_mul_reg_489(5),
      R => out_d_0_reg_478
    );
\phi_mul_reg_489_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1532(6),
      Q => phi_mul_reg_489(6),
      R => out_d_0_reg_478
    );
\phi_mul_reg_489_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1532(7),
      Q => phi_mul_reg_489(7),
      R => out_d_0_reg_478
    );
\phi_mul_reg_489_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1532(8),
      Q => phi_mul_reg_489(8),
      R => out_d_0_reg_478
    );
\phi_mul_reg_489_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1532(9),
      Q => phi_mul_reg_489(9),
      R => out_d_0_reg_478
    );
ram_reg_0_i_257: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => \^output_r_ce0\,
      I2 => icmp_ln34_4_reg_1635_pp1_iter3_reg,
      I3 => Q(2),
      O => \ap_CS_fsm_reg[15]_1\
    );
ram_reg_0_i_263: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F000808"
    )
        port map (
      I0 => Q(1),
      I1 => \^output_r_address0\(11),
      I2 => MemBank_B_address010_out,
      I3 => ram_reg_0_i_137(0),
      I4 => Q(2),
      O => \ap_CS_fsm_reg[15]\
    );
ram_reg_0_i_380: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_483_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_380_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_380_n_7,
      CO(0) => ram_reg_0_i_380_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => select_ln34_fu_1356_p3(20 downto 19),
      O(3) => NLW_ram_reg_0_i_380_O_UNCONNECTED(3),
      O(2) => trunc_ln42_fu_1389_p1(16),
      O(1 downto 0) => NLW_ram_reg_0_i_380_O_UNCONNECTED(1 downto 0),
      S(3) => '0',
      S(2) => ram_reg_0_i_486_n_5,
      S(1) => ram_reg_0_i_487_n_5,
      S(0) => ram_reg_0_i_488_n_5
    );
ram_reg_0_i_381: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_381_n_5,
      CO(2) => ram_reg_0_i_381_n_6,
      CO(1) => ram_reg_0_i_381_n_7,
      CO(0) => ram_reg_0_i_381_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_4_fu_1371_p1(3 downto 0),
      O(3 downto 0) => trunc_ln42_fu_1389_p1(3 downto 0),
      S(3) => ram_reg_0_i_489_n_5,
      S(2) => ram_reg_0_i_490_n_5,
      S(1) => ram_reg_0_i_491_n_5,
      S(0) => ram_reg_0_i_492_n_5
    );
ram_reg_0_i_483: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_6_i_12_n_5,
      CO(3) => ram_reg_0_i_483_n_5,
      CO(2) => ram_reg_0_i_483_n_6,
      CO(1) => ram_reg_0_i_483_n_7,
      CO(0) => ram_reg_0_i_483_n_8,
      CYINIT => '0',
      DI(3) => select_ln34_fu_1356_p3(18),
      DI(2) => ram_reg_0_i_550_n_5,
      DI(1 downto 0) => sext_ln37_4_fu_1371_p1(17 downto 16),
      O(3 downto 0) => NLW_ram_reg_0_i_483_O_UNCONNECTED(3 downto 0),
      S(3) => ram_reg_0_i_551_n_5,
      S(2) => ram_reg_0_i_552_n_5,
      S(1) => ram_reg_0_i_553_n_5,
      S(0) => ram_reg_0_i_554_n_5
    );
ram_reg_0_i_484: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => and_ln31_reg_1588_pp1_iter3_reg,
      I1 => sext_ln33_reg_1546(15),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => buffer_0_reg_555(20),
      O => select_ln34_fu_1356_p3(20)
    );
ram_reg_0_i_485: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => and_ln31_reg_1588_pp1_iter3_reg,
      I1 => sext_ln33_reg_1546(15),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => buffer_0_reg_555(19),
      O => select_ln34_fu_1356_p3(19)
    );
ram_reg_0_i_486: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_555(21),
      I1 => buffer_0_reg_555(22),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      O => ram_reg_0_i_486_n_5
    );
ram_reg_0_i_487: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_555(20),
      I1 => buffer_0_reg_555(21),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      O => ram_reg_0_i_487_n_5
    );
ram_reg_0_i_488: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_555(19),
      I1 => buffer_0_reg_555(20),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      O => ram_reg_0_i_488_n_5
    );
ram_reg_0_i_489: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(3),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(3),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(3),
      O => ram_reg_0_i_489_n_5
    );
ram_reg_0_i_490: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(2),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(2),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(2),
      O => ram_reg_0_i_490_n_5
    );
ram_reg_0_i_491: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(1),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(1),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(1),
      O => ram_reg_0_i_491_n_5
    );
ram_reg_0_i_492: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(0),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(0),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(0),
      O => ram_reg_0_i_492_n_5
    );
ram_reg_0_i_549: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => and_ln31_reg_1588_pp1_iter3_reg,
      I1 => sext_ln33_reg_1546(15),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => buffer_0_reg_555(18),
      O => select_ln34_fu_1356_p3(18)
    );
ram_reg_0_i_550: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(17),
      O => ram_reg_0_i_550_n_5
    );
ram_reg_0_i_551: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_555(18),
      I1 => buffer_0_reg_555(19),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      O => ram_reg_0_i_551_n_5
    );
ram_reg_0_i_552: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(17),
      I1 => buffer_0_reg_555(18),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(15),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      O => ram_reg_0_i_552_n_5
    );
ram_reg_0_i_553: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_4_fu_1371_p1(17),
      I1 => buffer_0_reg_555(17),
      I2 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I3 => sext_ln33_reg_1546(15),
      I4 => and_ln31_reg_1588_pp1_iter3_reg,
      O => ram_reg_0_i_553_n_5
    );
ram_reg_0_i_554: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(16),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(15),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(16),
      O => ram_reg_0_i_554_n_5
    );
\ram_reg_0_i_99__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => Q(2),
      O => \ap_CS_fsm_reg[15]_0\
    );
ram_reg_2_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_381_n_5,
      CO(3) => ram_reg_2_i_13_n_5,
      CO(2) => ram_reg_2_i_13_n_6,
      CO(1) => ram_reg_2_i_13_n_7,
      CO(0) => ram_reg_2_i_13_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_4_fu_1371_p1(7 downto 4),
      O(3 downto 0) => trunc_ln42_fu_1389_p1(7 downto 4),
      S(3) => ram_reg_2_i_20_n_5,
      S(2) => ram_reg_2_i_21_n_5,
      S(1) => ram_reg_2_i_22_n_5,
      S(0) => ram_reg_2_i_23_n_5
    );
ram_reg_2_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(7),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(7),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(7),
      O => ram_reg_2_i_20_n_5
    );
ram_reg_2_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(6),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(6),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(6),
      O => ram_reg_2_i_21_n_5
    );
ram_reg_2_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(5),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(5),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(5),
      O => ram_reg_2_i_22_n_5
    );
ram_reg_2_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(4),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(4),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(4),
      O => ram_reg_2_i_23_n_5
    );
ram_reg_4_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_2_i_13_n_5,
      CO(3) => ram_reg_4_i_12_n_5,
      CO(2) => ram_reg_4_i_12_n_6,
      CO(1) => ram_reg_4_i_12_n_7,
      CO(0) => ram_reg_4_i_12_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_4_fu_1371_p1(11 downto 8),
      O(3 downto 0) => trunc_ln42_fu_1389_p1(11 downto 8),
      S(3) => ram_reg_4_i_19_n_5,
      S(2) => ram_reg_4_i_20_n_5,
      S(1) => ram_reg_4_i_21_n_5,
      S(0) => ram_reg_4_i_22_n_5
    );
ram_reg_4_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(11),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(11),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(11),
      O => ram_reg_4_i_19_n_5
    );
ram_reg_4_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(10),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(10),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(10),
      O => ram_reg_4_i_20_n_5
    );
ram_reg_4_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(9),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(9),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(9),
      O => ram_reg_4_i_21_n_5
    );
ram_reg_4_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(8),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(8),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(8),
      O => ram_reg_4_i_22_n_5
    );
ram_reg_6_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_4_i_12_n_5,
      CO(3) => ram_reg_6_i_12_n_5,
      CO(2) => ram_reg_6_i_12_n_6,
      CO(1) => ram_reg_6_i_12_n_7,
      CO(0) => ram_reg_6_i_12_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_4_fu_1371_p1(15 downto 12),
      O(3 downto 0) => trunc_ln42_fu_1389_p1(15 downto 12),
      S(3) => ram_reg_6_i_19_n_5,
      S(2) => ram_reg_6_i_20_n_5,
      S(1) => ram_reg_6_i_21_n_5,
      S(0) => ram_reg_6_i_22_n_5
    );
ram_reg_6_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(15),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(15),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(15),
      O => ram_reg_6_i_19_n_5
    );
ram_reg_6_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(14),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(15),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(14),
      O => ram_reg_6_i_20_n_5
    );
ram_reg_6_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(13),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(15),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(13),
      O => ram_reg_6_i_21_n_5
    );
ram_reg_6_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_555(12),
      I1 => icmp_ln32_reg_1578_pp1_iter3_reg,
      I2 => sext_ln33_reg_1546(15),
      I3 => and_ln31_reg_1588_pp1_iter3_reg,
      I4 => sext_ln37_4_fu_1371_p1(12),
      O => ram_reg_6_i_22_n_5
    );
\select_ln31_10_reg_1583[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_522_reg(0),
      I1 => icmp_ln32_fu_1065_p2,
      O => select_ln31_10_fu_1109_p3(1)
    );
\select_ln31_10_reg_1583[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => out_h_0_reg_522_reg(0),
      I1 => out_h_0_reg_522_reg(1),
      I2 => icmp_ln32_fu_1065_p2,
      O => select_ln31_10_fu_1109_p3(2)
    );
\select_ln31_10_reg_1583[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1E"
    )
        port map (
      I0 => out_h_0_reg_522_reg(0),
      I1 => out_h_0_reg_522_reg(1),
      I2 => out_h_0_reg_522_reg(2),
      I3 => icmp_ln32_fu_1065_p2,
      O => select_ln31_10_fu_1109_p3(3)
    );
\select_ln31_10_reg_1583[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0F01E"
    )
        port map (
      I0 => out_h_0_reg_522_reg(2),
      I1 => out_h_0_reg_522_reg(1),
      I2 => out_h_0_reg_522_reg(3),
      I3 => out_h_0_reg_522_reg(0),
      I4 => icmp_ln32_fu_1065_p2,
      O => select_ln31_10_fu_1109_p3(4)
    );
\select_ln31_10_reg_1583[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F300CF2"
    )
        port map (
      I0 => out_h_0_reg_522_reg(2),
      I1 => out_h_0_reg_522_reg(0),
      I2 => out_h_0_reg_522_reg(3),
      I3 => out_h_0_reg_522_reg(1),
      I4 => icmp_ln32_fu_1065_p2,
      O => select_ln31_10_fu_1109_p3(5)
    );
\select_ln31_10_reg_1583[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7B04BA44"
    )
        port map (
      I0 => out_h_0_reg_522_reg(1),
      I1 => out_h_0_reg_522_reg(3),
      I2 => out_h_0_reg_522_reg(0),
      I3 => out_h_0_reg_522_reg(2),
      I4 => icmp_ln32_fu_1065_p2,
      O => select_ln31_10_fu_1109_p3(6)
    );
\select_ln31_10_reg_1583[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E00FA00"
    )
        port map (
      I0 => out_h_0_reg_522_reg(2),
      I1 => out_h_0_reg_522_reg(0),
      I2 => out_h_0_reg_522_reg(1),
      I3 => out_h_0_reg_522_reg(3),
      I4 => icmp_ln32_fu_1065_p2,
      O => select_ln31_10_fu_1109_p3(7)
    );
\select_ln31_10_reg_1583_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => select_ln31_10_fu_1109_p3(1),
      Q => select_ln31_10_reg_1583_reg(0),
      R => '0'
    );
\select_ln31_10_reg_1583_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => select_ln31_10_fu_1109_p3(2),
      Q => select_ln31_10_reg_1583_reg(1),
      R => '0'
    );
\select_ln31_10_reg_1583_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => select_ln31_10_fu_1109_p3(3),
      Q => select_ln31_10_reg_1583_reg(2),
      R => '0'
    );
\select_ln31_10_reg_1583_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => select_ln31_10_fu_1109_p3(4),
      Q => select_ln31_10_reg_1583_reg(3),
      R => '0'
    );
\select_ln31_10_reg_1583_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => select_ln31_10_fu_1109_p3(5),
      Q => select_ln31_10_reg_1583_reg(4),
      R => '0'
    );
\select_ln31_10_reg_1583_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => select_ln31_10_fu_1109_p3(6),
      Q => select_ln31_10_reg_1583_reg(5),
      R => '0'
    );
\select_ln31_10_reg_1583_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => select_ln31_10_fu_1109_p3(7),
      Q => select_ln31_10_reg_1583_reg(6),
      R => '0'
    );
\select_ln34_11_reg_1603[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1D00E2"
    )
        port map (
      I0 => out_w_0_reg_544(0),
      I1 => in_d_0_reg_5651,
      I2 => select_ln34_11_reg_1603(0),
      I3 => icmp_ln32_fu_1065_p2,
      I4 => p_1_in,
      O => select_ln34_11_fu_1175_p3(0)
    );
\select_ln34_11_reg_1603[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA56A60000FC0C"
    )
        port map (
      I0 => select_ln31_fu_1071_p3(0),
      I1 => out_w_0_reg_544(1),
      I2 => in_d_0_reg_5651,
      I3 => select_ln34_11_reg_1603(1),
      I4 => icmp_ln32_fu_1065_p2,
      I5 => p_1_in,
      O => select_ln34_11_fu_1175_p3(1)
    );
\select_ln34_11_reg_1603[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => out_w_0_reg_544(0),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \icmp_ln30_reg_1569_reg_n_5_[0]\,
      I4 => select_ln34_11_reg_1603(0),
      I5 => icmp_ln32_fu_1065_p2,
      O => select_ln31_fu_1071_p3(0)
    );
\select_ln34_11_reg_1603[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA56A60000FC0C"
    )
        port map (
      I0 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_24,
      I1 => out_w_0_reg_544(2),
      I2 => in_d_0_reg_5651,
      I3 => select_ln34_11_reg_1603(2),
      I4 => icmp_ln32_fu_1065_p2,
      I5 => p_1_in,
      O => select_ln34_11_fu_1175_p3(2)
    );
\select_ln34_11_reg_1603[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      I2 => ap_enable_reg_pp1_iter0,
      O => indvar_flatten18_reg_5110
    );
\select_ln34_11_reg_1603[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000FC0C"
    )
        port map (
      I0 => A(3),
      I1 => out_w_0_reg_544(3),
      I2 => in_d_0_reg_5651,
      I3 => select_ln34_11_reg_1603(3),
      I4 => icmp_ln32_fu_1065_p2,
      I5 => p_1_in,
      O => select_ln34_11_fu_1175_p3(3)
    );
\select_ln34_11_reg_1603_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => select_ln34_11_fu_1175_p3(0),
      Q => select_ln34_11_reg_1603(0),
      R => '0'
    );
\select_ln34_11_reg_1603_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => select_ln34_11_fu_1175_p3(1),
      Q => select_ln34_11_reg_1603(1),
      R => '0'
    );
\select_ln34_11_reg_1603_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => select_ln34_11_fu_1175_p3(2),
      Q => select_ln34_11_reg_1603(2),
      R => '0'
    );
\select_ln34_11_reg_1603_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5110,
      D => select_ln34_11_fu_1175_p3(3),
      Q => select_ln34_11_reg_1603(3),
      R => '0'
    );
\sext_ln33_reg_1546[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[0]\,
      I1 => \out_d_0_reg_478_reg_n_5_[2]\,
      I2 => \out_d_0_reg_478_reg_n_5_[1]\,
      O => \network_mux_83_16_1_1_U54/mux_3_0\(0)
    );
\sext_ln33_reg_1546[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8C"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[2]\,
      I1 => \out_d_0_reg_478_reg_n_5_[0]\,
      I2 => \out_d_0_reg_478_reg_n_5_[1]\,
      O => \network_mux_83_16_1_1_U54/mux_3_0\(10)
    );
\sext_ln33_reg_1546[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[0]\,
      I1 => \out_d_0_reg_478_reg_n_5_[2]\,
      I2 => \out_d_0_reg_478_reg_n_5_[1]\,
      O => \network_mux_83_16_1_1_U54/mux_3_0\(11)
    );
\sext_ln33_reg_1546[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_478_reg_n_5_[0]\,
      I2 => \out_d_0_reg_478_reg_n_5_[3]\,
      I3 => \out_d_0_reg_478_reg_n_5_[1]\,
      I4 => \out_d_0_reg_478_reg_n_5_[2]\,
      O => i_0_reg_5000
    );
\sext_ln33_reg_1546[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[0]\,
      I1 => \out_d_0_reg_478_reg_n_5_[2]\,
      I2 => \out_d_0_reg_478_reg_n_5_[1]\,
      O => \network_mux_83_16_1_1_U54/mux_3_0\(15)
    );
\sext_ln33_reg_1546[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[2]\,
      I1 => \out_d_0_reg_478_reg_n_5_[1]\,
      I2 => \out_d_0_reg_478_reg_n_5_[0]\,
      O => \network_mux_83_16_1_1_U54/mux_3_0\(1)
    );
\sext_ln33_reg_1546[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[2]\,
      I1 => \out_d_0_reg_478_reg_n_5_[0]\,
      I2 => \out_d_0_reg_478_reg_n_5_[1]\,
      O => \network_mux_83_16_1_1_U54/mux_3_0\(2)
    );
\sext_ln33_reg_1546[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C7"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[1]\,
      I1 => \out_d_0_reg_478_reg_n_5_[2]\,
      I2 => \out_d_0_reg_478_reg_n_5_[0]\,
      O => \network_mux_83_16_1_1_U54/mux_3_0\(3)
    );
\sext_ln33_reg_1546[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[1]\,
      I1 => \out_d_0_reg_478_reg_n_5_[0]\,
      O => \network_mux_83_16_1_1_U54/mux_3_0\(4)
    );
\sext_ln33_reg_1546[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[0]\,
      I1 => \out_d_0_reg_478_reg_n_5_[2]\,
      I2 => \out_d_0_reg_478_reg_n_5_[1]\,
      O => \network_mux_83_16_1_1_U54/mux_3_0\(5)
    );
\sext_ln33_reg_1546[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[2]\,
      I1 => \out_d_0_reg_478_reg_n_5_[1]\,
      I2 => \out_d_0_reg_478_reg_n_5_[0]\,
      O => \network_mux_83_16_1_1_U54/mux_3_0\(6)
    );
\sext_ln33_reg_1546[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"26"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[2]\,
      I1 => \out_d_0_reg_478_reg_n_5_[0]\,
      I2 => \out_d_0_reg_478_reg_n_5_[1]\,
      O => \network_mux_83_16_1_1_U54/mux_3_0\(7)
    );
\sext_ln33_reg_1546[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[1]\,
      I1 => \out_d_0_reg_478_reg_n_5_[2]\,
      I2 => \out_d_0_reg_478_reg_n_5_[0]\,
      O => \network_mux_83_16_1_1_U54/mux_3_0\(8)
    );
\sext_ln33_reg_1546[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \out_d_0_reg_478_reg_n_5_[2]\,
      I1 => \out_d_0_reg_478_reg_n_5_[0]\,
      I2 => \out_d_0_reg_478_reg_n_5_[1]\,
      O => \network_mux_83_16_1_1_U54/mux_3_0\(9)
    );
\sext_ln33_reg_1546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \network_mux_83_16_1_1_U54/mux_3_0\(0),
      Q => sext_ln33_reg_1546(0),
      R => '0'
    );
\sext_ln33_reg_1546_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \network_mux_83_16_1_1_U54/mux_3_0\(10),
      Q => sext_ln33_reg_1546(10),
      R => '0'
    );
\sext_ln33_reg_1546_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \network_mux_83_16_1_1_U54/mux_3_0\(11),
      Q => sext_ln33_reg_1546(11),
      R => '0'
    );
\sext_ln33_reg_1546_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \network_mux_83_16_1_1_U54/mux_3_0\(15),
      Q => sext_ln33_reg_1546(15),
      R => '0'
    );
\sext_ln33_reg_1546_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \network_mux_83_16_1_1_U54/mux_3_0\(1),
      Q => sext_ln33_reg_1546(1),
      R => '0'
    );
\sext_ln33_reg_1546_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \network_mux_83_16_1_1_U54/mux_3_0\(2),
      Q => sext_ln33_reg_1546(2),
      R => '0'
    );
\sext_ln33_reg_1546_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \network_mux_83_16_1_1_U54/mux_3_0\(3),
      Q => sext_ln33_reg_1546(3),
      R => '0'
    );
\sext_ln33_reg_1546_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \network_mux_83_16_1_1_U54/mux_3_0\(4),
      Q => sext_ln33_reg_1546(4),
      R => '0'
    );
\sext_ln33_reg_1546_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \network_mux_83_16_1_1_U54/mux_3_0\(5),
      Q => sext_ln33_reg_1546(5),
      R => '0'
    );
\sext_ln33_reg_1546_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \network_mux_83_16_1_1_U54/mux_3_0\(6),
      Q => sext_ln33_reg_1546(6),
      R => '0'
    );
\sext_ln33_reg_1546_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \network_mux_83_16_1_1_U54/mux_3_0\(7),
      Q => sext_ln33_reg_1546(7),
      R => '0'
    );
\sext_ln33_reg_1546_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \network_mux_83_16_1_1_U54/mux_3_0\(8),
      Q => sext_ln33_reg_1546(8),
      R => '0'
    );
\sext_ln33_reg_1546_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \network_mux_83_16_1_1_U54/mux_3_0\(9),
      Q => sext_ln33_reg_1546(9),
      R => '0'
    );
\shl_ln_reg_1553_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \out_d_0_reg_478_reg_n_5_[0]\,
      Q => shl_ln_reg_1553(4),
      R => '0'
    );
\shl_ln_reg_1553_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \out_d_0_reg_478_reg_n_5_[1]\,
      Q => shl_ln_reg_1553(5),
      R => '0'
    );
\shl_ln_reg_1553_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5000,
      D => \out_d_0_reg_478_reg_n_5_[2]\,
      Q => shl_ln_reg_1553(6),
      R => '0'
    );
\trunc_ln37_reg_1614[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      I2 => p_1_in,
      I3 => icmp_ln32_fu_1065_p2,
      O => \trunc_ln37_reg_1614[3]_i_1_n_5\
    );
\trunc_ln37_reg_1614_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln37_reg_1614(0),
      Q => \trunc_ln37_reg_1614_pp1_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\trunc_ln37_reg_1614_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln37_reg_1614(1),
      Q => \trunc_ln37_reg_1614_pp1_iter1_reg_reg_n_5_[1]\,
      R => '0'
    );
\trunc_ln37_reg_1614_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln37_reg_1614(2),
      Q => p_2_in,
      R => '0'
    );
\trunc_ln37_reg_1614_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln37_reg_1614(3),
      Q => \trunc_ln37_reg_1614_pp1_iter1_reg_reg_n_5_[3]\,
      R => '0'
    );
\trunc_ln37_reg_1614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => ap_phi_mux_in_d_0_phi_fu_569_p4(0),
      Q => trunc_ln37_reg_1614(0),
      R => \trunc_ln37_reg_1614[3]_i_1_n_5\
    );
\trunc_ln37_reg_1614_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => ap_phi_mux_in_d_0_phi_fu_569_p4(1),
      Q => trunc_ln37_reg_1614(1),
      R => \trunc_ln37_reg_1614[3]_i_1_n_5\
    );
\trunc_ln37_reg_1614_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => ap_phi_mux_in_d_0_phi_fu_569_p4(2),
      Q => trunc_ln37_reg_1614(2),
      R => \trunc_ln37_reg_1614[3]_i_1_n_5\
    );
\trunc_ln37_reg_1614_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => ap_phi_mux_in_d_0_phi_fu_569_p4(3),
      Q => trunc_ln37_reg_1614(3),
      R => \trunc_ln37_reg_1614[3]_i_1_n_5\
    );
\zext_ln23_reg_1527_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_489(10),
      Q => zext_ln23_reg_1527(10),
      R => '0'
    );
\zext_ln23_reg_1527_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_489(2),
      Q => zext_ln23_reg_1527(2),
      R => '0'
    );
\zext_ln23_reg_1527_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_489(3),
      Q => zext_ln23_reg_1527(3),
      R => '0'
    );
\zext_ln23_reg_1527_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_489(4),
      Q => zext_ln23_reg_1527(4),
      R => '0'
    );
\zext_ln23_reg_1527_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_489(5),
      Q => zext_ln23_reg_1527(5),
      R => '0'
    );
\zext_ln23_reg_1527_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_489(6),
      Q => zext_ln23_reg_1527(6),
      R => '0'
    );
\zext_ln23_reg_1527_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_489(7),
      Q => zext_ln23_reg_1527(7),
      R => '0'
    );
\zext_ln23_reg_1527_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_489(8),
      Q => zext_ln23_reg_1527(8),
      R => '0'
    );
\zext_ln23_reg_1527_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_489(9),
      Q => zext_ln23_reg_1527(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]\ : out STD_LOGIC;
    output_r_address0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \out_d_0_reg_336_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    output_r_ce0 : out STD_LOGIC;
    input_r_address0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    trunc_ln42_fu_1087_p1 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_pointwise_conv2d_fix_2_fu_513_ap_start_reg : in STD_LOGIC;
    MemBank_B_address011_out : in STD_LOGIC;
    ram_reg_0_i_19 : in STD_LOGIC;
    ram_reg_0_i_140 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_2 : entity is "pointwise_conv2d_fix_2";
end bd_0_hls_inst_0_pointwise_conv2d_fix_2;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_2 is
  signal add_ln23_fu_438_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln23_reg_1224 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln23_reg_1224[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_1224[5]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_1224[8]_i_2_n_5\ : STD_LOGIC;
  signal add_ln30_fu_766_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln43_1_fu_953_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln43_1_reg_1324 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln43_1_reg_13240 : STD_LOGIC;
  signal \add_ln43_1_reg_1324[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324[9]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324[9]_i_4_n_5\ : STD_LOGIC;
  signal add_ln43_1_reg_1324_pp1_iter2_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln43_1_reg_1324_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln43_1_reg_1324_reg[9]_i_2_n_8\ : STD_LOGIC;
  signal and_ln31_reg_1277 : STD_LOGIC;
  signal and_ln31_reg_1277_pp1_iter1_reg : STD_LOGIC;
  signal and_ln31_reg_1277_pp1_iter2_reg : STD_LOGIC;
  signal and_ln31_reg_1277_pp1_iter3_reg : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__2_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__2_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_1__1_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_phi_mux_in_d_0_phi_fu_427_p4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal buffer_0_reg_413 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \buffer_0_reg_413[11]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[11]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[11]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[11]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[11]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[11]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[11]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[11]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[21]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[21]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[21]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[21]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[21]_i_2_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[21]_i_2_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[21]_i_2_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_513_ap_done : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_513_ap_ready : STD_LOGIC;
  signal i_0_reg_358 : STD_LOGIC;
  signal i_0_reg_3580 : STD_LOGIC;
  signal i_0_reg_358_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_500_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal icmp_ln30_fu_760_p2 : STD_LOGIC;
  signal icmp_ln30_reg_1258_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln30_reg_1258_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln30_reg_1258_pp1_iter3_reg : STD_LOGIC;
  signal \icmp_ln30_reg_1258_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln32_fu_778_p2 : STD_LOGIC;
  signal icmp_ln32_reg_1267 : STD_LOGIC;
  signal icmp_ln32_reg_1267_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln32_reg_1267_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln32_reg_1267_pp1_iter3_reg : STD_LOGIC;
  signal icmp_ln34_3_fu_939_p2 : STD_LOGIC;
  signal icmp_ln34_3_reg_1320 : STD_LOGIC;
  signal \icmp_ln34_3_reg_1320[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln34_3_reg_1320_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln34_3_reg_1320_pp1_iter3_reg : STD_LOGIC;
  signal in_d_0_reg_423 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_d_fu_902_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_d_reg_1304 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal indvar_flatten18_reg_3690 : STD_LOGIC;
  signal \indvar_flatten18_reg_369[8]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten18_reg_369_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \indvar_flatten_reg_391[3]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_391[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_391[5]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_391[6]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten_reg_391_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal kernel_buffer_15_016_fu_306 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_016_fu_3060 : STD_LOGIC;
  signal kernel_buffer_15_31_fu_254 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_31_fu_2540 : STD_LOGIC;
  signal kernel_buffer_15_32_fu_258 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_32_fu_2580 : STD_LOGIC;
  signal kernel_buffer_15_33_fu_262 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_33_fu_2620 : STD_LOGIC;
  signal kernel_buffer_15_34_fu_266 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_34_fu_2660 : STD_LOGIC;
  signal kernel_buffer_15_35_fu_270 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_35_fu_2700 : STD_LOGIC;
  signal kernel_buffer_15_36_fu_274 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_36_fu_2740 : STD_LOGIC;
  signal kernel_buffer_15_37_fu_278 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_37_fu_2780 : STD_LOGIC;
  signal kernel_buffer_15_38_fu_282 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_38_fu_2820 : STD_LOGIC;
  signal kernel_buffer_15_39_fu_286 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_39_fu_2860 : STD_LOGIC;
  signal kernel_buffer_15_40_fu_290 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_40_fu_2900 : STD_LOGIC;
  signal kernel_buffer_15_41_fu_294 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_41_fu_2940 : STD_LOGIC;
  signal kernel_buffer_15_42_fu_298 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_42_fu_2980 : STD_LOGIC;
  signal kernel_buffer_15_43_fu_302 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_43_fu_3020 : STD_LOGIC;
  signal kernel_buffer_15_fu_250 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_fu_2500 : STD_LOGIC;
  signal \kernel_buffer_15_fu_250[31]_i_3_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_fu_250[31]_i_4_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_fu_250[31]_i_5_n_5\ : STD_LOGIC;
  signal merge_i_fu_515_p66 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mul_ln37_fu_1043_p2_i_1_n_5 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_100 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_101 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_102 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_103 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_104 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_105 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_106 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_107 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_108 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_109 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_110 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_111 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_112 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_113 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_114 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_115 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_116 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_117 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_118 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_119 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_120 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_121 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_122 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_123 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_124 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_125 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_126 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_127 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_128 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_129 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_130 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_131 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_132 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_133 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_134 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_135 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_136 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_137 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_138 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_139 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_140 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_141 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_142 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_143 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_144 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_145 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_146 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_147 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_148 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_149 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_150 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_151 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_152 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_153 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_154 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_155 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_156 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_157 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_158 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_63 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_64 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_65 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_66 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_67 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_68 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_69 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_70 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_71 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_72 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_73 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_74 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_75 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_76 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_77 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_78 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_79 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_80 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_81 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_82 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_83 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_84 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_85 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_86 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_87 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_88 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_89 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_90 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_91 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_92 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_93 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_94 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_95 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_96 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_97 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_98 : STD_LOGIC;
  signal mul_ln37_fu_1043_p2_n_99 : STD_LOGIC;
  signal \mul_ln37_reg_1339[14]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln37_reg_1339[15]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln37_reg_1339[16]_i_1_n_5\ : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_i_1_n_5 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_63 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_64 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_65 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_66 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_67 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_68 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_69 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_70 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_71 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_72 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_73 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_74 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_75 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_76 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_77 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_78 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_79 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_80 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_81 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_82 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_83 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_84 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_85 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_86 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_87 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_88 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_89 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_90 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_91 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_92 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_93 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_94 : STD_LOGIC;
  signal mul_ln37_reg_1339_reg_n_95 : STD_LOGIC;
  signal network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15 : STD_LOGIC;
  signal network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_21 : STD_LOGIC;
  signal network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_25 : STD_LOGIC;
  signal network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_26 : STD_LOGIC;
  signal network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_27 : STD_LOGIC;
  signal out_d_0_reg_336 : STD_LOGIC;
  signal \out_d_0_reg_336_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_336_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_336_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_336_reg_n_5_[3]\ : STD_LOGIC;
  signal out_d_fu_450_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_d_reg_1233 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_h_0_reg_380[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_380[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_380[2]_i_1_n_5\ : STD_LOGIC;
  signal out_w_0_reg_402 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^output_r_address0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal phi_mul_reg_347 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_reg_0_i_384_n_8 : STD_LOGIC;
  signal ram_reg_0_i_385_n_5 : STD_LOGIC;
  signal ram_reg_0_i_385_n_6 : STD_LOGIC;
  signal ram_reg_0_i_385_n_7 : STD_LOGIC;
  signal ram_reg_0_i_385_n_8 : STD_LOGIC;
  signal ram_reg_0_i_501_n_5 : STD_LOGIC;
  signal ram_reg_0_i_501_n_6 : STD_LOGIC;
  signal ram_reg_0_i_501_n_7 : STD_LOGIC;
  signal ram_reg_0_i_501_n_8 : STD_LOGIC;
  signal ram_reg_0_i_502_n_5 : STD_LOGIC;
  signal ram_reg_0_i_503_n_5 : STD_LOGIC;
  signal ram_reg_0_i_504_n_5 : STD_LOGIC;
  signal ram_reg_0_i_505_n_5 : STD_LOGIC;
  signal ram_reg_0_i_506_n_5 : STD_LOGIC;
  signal ram_reg_0_i_507_n_5 : STD_LOGIC;
  signal ram_reg_0_i_508_n_5 : STD_LOGIC;
  signal ram_reg_0_i_562_n_5 : STD_LOGIC;
  signal ram_reg_0_i_563_n_5 : STD_LOGIC;
  signal ram_reg_0_i_564_n_5 : STD_LOGIC;
  signal ram_reg_0_i_565_n_5 : STD_LOGIC;
  signal ram_reg_0_i_566_n_5 : STD_LOGIC;
  signal ram_reg_0_i_567_n_5 : STD_LOGIC;
  signal ram_reg_0_i_568_n_5 : STD_LOGIC;
  signal ram_reg_2_i_15_n_5 : STD_LOGIC;
  signal ram_reg_2_i_15_n_6 : STD_LOGIC;
  signal ram_reg_2_i_15_n_7 : STD_LOGIC;
  signal ram_reg_2_i_15_n_8 : STD_LOGIC;
  signal ram_reg_2_i_28_n_5 : STD_LOGIC;
  signal ram_reg_2_i_29_n_5 : STD_LOGIC;
  signal ram_reg_2_i_30_n_5 : STD_LOGIC;
  signal ram_reg_2_i_31_n_5 : STD_LOGIC;
  signal ram_reg_4_i_14_n_5 : STD_LOGIC;
  signal ram_reg_4_i_14_n_6 : STD_LOGIC;
  signal ram_reg_4_i_14_n_7 : STD_LOGIC;
  signal ram_reg_4_i_14_n_8 : STD_LOGIC;
  signal ram_reg_4_i_27_n_5 : STD_LOGIC;
  signal ram_reg_4_i_28_n_5 : STD_LOGIC;
  signal ram_reg_4_i_29_n_5 : STD_LOGIC;
  signal ram_reg_4_i_30_n_5 : STD_LOGIC;
  signal ram_reg_6_i_14_n_5 : STD_LOGIC;
  signal ram_reg_6_i_14_n_6 : STD_LOGIC;
  signal ram_reg_6_i_14_n_7 : STD_LOGIC;
  signal ram_reg_6_i_14_n_8 : STD_LOGIC;
  signal ram_reg_6_i_27_n_5 : STD_LOGIC;
  signal ram_reg_6_i_28_n_5 : STD_LOGIC;
  signal ram_reg_6_i_29_n_5 : STD_LOGIC;
  signal ram_reg_6_i_30_n_5 : STD_LOGIC;
  signal select_ln31_7_fu_814_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln31_7_reg_1272 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln32_fu_914_p3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal select_ln34_7_fu_868_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln34_7_reg_1287 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln34_7_reg_1287_pp1_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln34_8_fu_880_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln34_8_reg_1293 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sext_ln33_reg_1238 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \sext_ln33_reg_1238[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln33_reg_1238[8]_i_1_n_5\ : STD_LOGIC;
  signal sext_ln37_4_fu_1069_p1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal shl_ln_reg_1245 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tmp_6_fu_460_p10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_fu_1003_p18 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_reg_1334 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \tmp_reg_1334[31]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln23_reg_1219 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal zext_ln34_fu_750_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zext_ln37_11_fu_740_p1 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \NLW_add_ln43_1_reg_1324_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln43_1_reg_1324_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buffer_0_reg_413_reg[21]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buffer_0_reg_413_reg[21]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mul_ln37_fu_1043_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1043_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1043_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1043_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1043_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1043_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1043_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln37_fu_1043_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln37_fu_1043_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln37_reg_1339_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1339_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1339_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1339_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1339_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1339_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1339_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln37_reg_1339_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln37_reg_1339_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln37_reg_1339_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_ram_reg_0_i_384_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_384_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_501_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln23_reg_1224[1]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \add_ln23_reg_1224[2]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \add_ln23_reg_1224[3]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \add_ln23_reg_1224[4]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \add_ln23_reg_1224[7]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \add_ln23_reg_1224[8]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \ap_CS_fsm[23]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ap_CS_fsm[24]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ap_CS_fsm[24]_i_2\ : label is "soft_lutpair261";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter0_i_1__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter1_i_1__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \i_0_reg_358[0]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \i_0_reg_358[1]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \i_0_reg_358[2]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \i_0_reg_358[3]_i_3\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_369[1]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_369[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_369[3]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_369[4]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_369[7]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_369[8]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_391[1]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_391[2]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_391[3]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_391[5]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_391[6]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_391[6]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \kernel_buffer_15_fu_250[31]_i_3\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \kernel_buffer_15_fu_250[31]_i_5\ : label is "soft_lutpair263";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_ln37_fu_1043_p2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mul_ln37_reg_1339[14]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \mul_ln37_reg_1339[15]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \out_d_reg_1233[0]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \out_d_reg_1233[1]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \out_d_reg_1233[2]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \out_d_reg_1233[3]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \out_h_0_reg_380[0]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \out_h_0_reg_380[1]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \select_ln31_7_reg_1272[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \select_ln31_7_reg_1272[1]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \select_ln31_7_reg_1272[2]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \select_ln31_7_reg_1272[3]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \select_ln31_7_reg_1272[4]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \select_ln31_7_reg_1272[5]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \select_ln34_8_reg_1293[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \select_ln34_8_reg_1293[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1238[0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1238[11]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1238[17]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1238[1]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1238[2]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1238[3]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1238[4]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1238[6]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1238[7]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1238[8]_i_1\ : label is "soft_lutpair271";
begin
  output_r_address0(9 downto 0) <= \^output_r_address0\(9 downto 0);
  output_r_ce0 <= \^output_r_ce0\;
\add_ln23_reg_1224[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_347(0),
      O => add_ln23_fu_438_p2(0)
    );
\add_ln23_reg_1224[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_347(0),
      I1 => phi_mul_reg_347(1),
      O => add_ln23_fu_438_p2(1)
    );
\add_ln23_reg_1224[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phi_mul_reg_347(0),
      I1 => phi_mul_reg_347(1),
      I2 => phi_mul_reg_347(2),
      O => add_ln23_fu_438_p2(2)
    );
\add_ln23_reg_1224[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_347(1),
      I1 => phi_mul_reg_347(0),
      I2 => phi_mul_reg_347(2),
      I3 => phi_mul_reg_347(3),
      O => add_ln23_fu_438_p2(3)
    );
\add_ln23_reg_1224[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => phi_mul_reg_347(2),
      I1 => phi_mul_reg_347(0),
      I2 => phi_mul_reg_347(1),
      I3 => phi_mul_reg_347(3),
      I4 => phi_mul_reg_347(4),
      O => \add_ln23_reg_1224[4]_i_1_n_5\
    );
\add_ln23_reg_1224[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA15555555"
    )
        port map (
      I0 => phi_mul_reg_347(4),
      I1 => phi_mul_reg_347(3),
      I2 => phi_mul_reg_347(1),
      I3 => phi_mul_reg_347(0),
      I4 => phi_mul_reg_347(2),
      I5 => phi_mul_reg_347(5),
      O => \add_ln23_reg_1224[5]_i_1_n_5\
    );
\add_ln23_reg_1224[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln23_reg_1224[8]_i_2_n_5\,
      I1 => phi_mul_reg_347(6),
      O => add_ln23_fu_438_p2(6)
    );
\add_ln23_reg_1224[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln23_reg_1224[8]_i_2_n_5\,
      I1 => phi_mul_reg_347(6),
      I2 => phi_mul_reg_347(7),
      O => add_ln23_fu_438_p2(7)
    );
\add_ln23_reg_1224[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_347(6),
      I1 => \add_ln23_reg_1224[8]_i_2_n_5\,
      I2 => phi_mul_reg_347(7),
      I3 => phi_mul_reg_347(8),
      O => add_ln23_fu_438_p2(8)
    );
\add_ln23_reg_1224[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => phi_mul_reg_347(4),
      I1 => phi_mul_reg_347(3),
      I2 => phi_mul_reg_347(1),
      I3 => phi_mul_reg_347(0),
      I4 => phi_mul_reg_347(2),
      I5 => phi_mul_reg_347(5),
      O => \add_ln23_reg_1224[8]_i_2_n_5\
    );
\add_ln23_reg_1224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_438_p2(0),
      Q => add_ln23_reg_1224(0),
      R => '0'
    );
\add_ln23_reg_1224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_438_p2(1),
      Q => add_ln23_reg_1224(1),
      R => '0'
    );
\add_ln23_reg_1224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_438_p2(2),
      Q => add_ln23_reg_1224(2),
      R => '0'
    );
\add_ln23_reg_1224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_438_p2(3),
      Q => add_ln23_reg_1224(3),
      R => '0'
    );
\add_ln23_reg_1224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln23_reg_1224[4]_i_1_n_5\,
      Q => add_ln23_reg_1224(4),
      R => '0'
    );
\add_ln23_reg_1224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln23_reg_1224[5]_i_1_n_5\,
      Q => add_ln23_reg_1224(5),
      R => '0'
    );
\add_ln23_reg_1224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_438_p2(6),
      Q => add_ln23_reg_1224(6),
      R => '0'
    );
\add_ln23_reg_1224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_438_p2(7),
      Q => add_ln23_reg_1224(7),
      R => '0'
    );
\add_ln23_reg_1224_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_438_p2(8),
      Q => add_ln23_reg_1224(8),
      R => '0'
    );
\add_ln43_1_reg_1324[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => zext_ln23_reg_1219(3),
      I1 => select_ln31_7_reg_1272(2),
      I2 => \add_ln43_1_reg_1324[7]_i_7_n_5\,
      I3 => select_ln34_8_reg_1293(2),
      I4 => select_ln31_7_reg_1272(3),
      O => \add_ln43_1_reg_1324[3]_i_2_n_5\
    );
\add_ln43_1_reg_1324[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln23_reg_1219(2),
      I1 => select_ln31_7_reg_1272(2),
      I2 => select_ln34_8_reg_1293(2),
      I3 => \add_ln43_1_reg_1324[7]_i_7_n_5\,
      O => \add_ln43_1_reg_1324[3]_i_3_n_5\
    );
\add_ln43_1_reg_1324[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => zext_ln23_reg_1219(1),
      I1 => select_ln31_7_reg_1272(1),
      I2 => select_ln34_8_reg_1293(1),
      I3 => select_ln31_7_reg_1272(0),
      I4 => select_ln34_8_reg_1293(0),
      O => \add_ln43_1_reg_1324[3]_i_4_n_5\
    );
\add_ln43_1_reg_1324[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln23_reg_1219(0),
      I1 => select_ln34_8_reg_1293(0),
      I2 => select_ln31_7_reg_1272(0),
      O => \add_ln43_1_reg_1324[3]_i_5_n_5\
    );
\add_ln43_1_reg_1324[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577FFFFFFFFFFFFF"
    )
        port map (
      I0 => select_ln31_7_reg_1272(4),
      I1 => select_ln34_8_reg_1293(2),
      I2 => \add_ln43_1_reg_1324[7]_i_7_n_5\,
      I3 => select_ln31_7_reg_1272(2),
      I4 => select_ln31_7_reg_1272(3),
      I5 => select_ln31_7_reg_1272(5),
      O => \add_ln43_1_reg_1324[7]_i_2_n_5\
    );
\add_ln43_1_reg_1324[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln43_1_reg_1324[7]_i_8_n_5\,
      I1 => zext_ln23_reg_1219(7),
      O => \add_ln43_1_reg_1324[7]_i_3_n_5\
    );
\add_ln43_1_reg_1324[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln43_1_reg_1324[7]_i_8_n_5\,
      I1 => zext_ln23_reg_1219(6),
      O => \add_ln43_1_reg_1324[7]_i_4_n_5\
    );
\add_ln43_1_reg_1324[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => zext_ln23_reg_1219(5),
      I1 => select_ln31_7_reg_1272(4),
      I2 => \add_ln43_1_reg_1324[7]_i_9_n_5\,
      I3 => select_ln31_7_reg_1272(5),
      O => \add_ln43_1_reg_1324[7]_i_5_n_5\
    );
\add_ln43_1_reg_1324[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99959555666A6AAA"
    )
        port map (
      I0 => zext_ln23_reg_1219(4),
      I1 => select_ln31_7_reg_1272(3),
      I2 => select_ln31_7_reg_1272(2),
      I3 => \add_ln43_1_reg_1324[7]_i_7_n_5\,
      I4 => select_ln34_8_reg_1293(2),
      I5 => select_ln31_7_reg_1272(4),
      O => \add_ln43_1_reg_1324[7]_i_6_n_5\
    );
\add_ln43_1_reg_1324[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => select_ln31_7_reg_1272(0),
      I1 => select_ln34_8_reg_1293(0),
      I2 => select_ln31_7_reg_1272(1),
      I3 => select_ln34_8_reg_1293(1),
      O => \add_ln43_1_reg_1324[7]_i_7_n_5\
    );
\add_ln43_1_reg_1324[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => select_ln31_7_reg_1272(5),
      I1 => select_ln31_7_reg_1272(3),
      I2 => select_ln31_7_reg_1272(2),
      I3 => \add_ln43_1_reg_1324[7]_i_7_n_5\,
      I4 => select_ln34_8_reg_1293(2),
      I5 => select_ln31_7_reg_1272(4),
      O => \add_ln43_1_reg_1324[7]_i_8_n_5\
    );
\add_ln43_1_reg_1324[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => select_ln31_7_reg_1272(3),
      I1 => select_ln31_7_reg_1272(2),
      I2 => \add_ln43_1_reg_1324[7]_i_7_n_5\,
      I3 => select_ln34_8_reg_1293(2),
      O => \add_ln43_1_reg_1324[7]_i_9_n_5\
    );
\add_ln43_1_reg_1324[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => in_d_reg_1304(1),
      I2 => in_d_reg_1304(0),
      I3 => in_d_reg_1304(3),
      I4 => in_d_reg_1304(2),
      O => add_ln43_1_reg_13240
    );
\add_ln43_1_reg_1324[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln23_reg_1219(8),
      O => \add_ln43_1_reg_1324[9]_i_3_n_5\
    );
\add_ln43_1_reg_1324[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln23_reg_1219(7),
      I1 => zext_ln23_reg_1219(8),
      O => \add_ln43_1_reg_1324[9]_i_4_n_5\
    );
\add_ln43_1_reg_1324_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324(0),
      Q => add_ln43_1_reg_1324_pp1_iter2_reg(0),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324(1),
      Q => add_ln43_1_reg_1324_pp1_iter2_reg(1),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324(2),
      Q => add_ln43_1_reg_1324_pp1_iter2_reg(2),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324(3),
      Q => add_ln43_1_reg_1324_pp1_iter2_reg(3),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324(4),
      Q => add_ln43_1_reg_1324_pp1_iter2_reg(4),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324(5),
      Q => add_ln43_1_reg_1324_pp1_iter2_reg(5),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324(6),
      Q => add_ln43_1_reg_1324_pp1_iter2_reg(6),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324(7),
      Q => add_ln43_1_reg_1324_pp1_iter2_reg(7),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324(8),
      Q => add_ln43_1_reg_1324_pp1_iter2_reg(8),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324(9),
      Q => add_ln43_1_reg_1324_pp1_iter2_reg(9),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324_pp1_iter2_reg(0),
      Q => \^output_r_address0\(0),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324_pp1_iter2_reg(1),
      Q => \^output_r_address0\(1),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324_pp1_iter2_reg(2),
      Q => \^output_r_address0\(2),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324_pp1_iter2_reg(3),
      Q => \^output_r_address0\(3),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324_pp1_iter2_reg(4),
      Q => \^output_r_address0\(4),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324_pp1_iter2_reg(5),
      Q => \^output_r_address0\(5),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324_pp1_iter2_reg(6),
      Q => \^output_r_address0\(6),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324_pp1_iter2_reg(7),
      Q => \^output_r_address0\(7),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324_pp1_iter2_reg(8),
      Q => \^output_r_address0\(8),
      R => '0'
    );
\add_ln43_1_reg_1324_pp1_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1324_pp1_iter2_reg(9),
      Q => \^output_r_address0\(9),
      R => '0'
    );
\add_ln43_1_reg_1324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_13240,
      D => add_ln43_1_fu_953_p2(0),
      Q => add_ln43_1_reg_1324(0),
      R => '0'
    );
\add_ln43_1_reg_1324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_13240,
      D => add_ln43_1_fu_953_p2(1),
      Q => add_ln43_1_reg_1324(1),
      R => '0'
    );
\add_ln43_1_reg_1324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_13240,
      D => add_ln43_1_fu_953_p2(2),
      Q => add_ln43_1_reg_1324(2),
      R => '0'
    );
\add_ln43_1_reg_1324_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_13240,
      D => add_ln43_1_fu_953_p2(3),
      Q => add_ln43_1_reg_1324(3),
      R => '0'
    );
\add_ln43_1_reg_1324_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln43_1_reg_1324_reg[3]_i_1_n_5\,
      CO(2) => \add_ln43_1_reg_1324_reg[3]_i_1_n_6\,
      CO(1) => \add_ln43_1_reg_1324_reg[3]_i_1_n_7\,
      CO(0) => \add_ln43_1_reg_1324_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln23_reg_1219(3 downto 0),
      O(3 downto 0) => add_ln43_1_fu_953_p2(3 downto 0),
      S(3) => \add_ln43_1_reg_1324[3]_i_2_n_5\,
      S(2) => \add_ln43_1_reg_1324[3]_i_3_n_5\,
      S(1) => \add_ln43_1_reg_1324[3]_i_4_n_5\,
      S(0) => \add_ln43_1_reg_1324[3]_i_5_n_5\
    );
\add_ln43_1_reg_1324_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_13240,
      D => add_ln43_1_fu_953_p2(4),
      Q => add_ln43_1_reg_1324(4),
      R => '0'
    );
\add_ln43_1_reg_1324_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_13240,
      D => add_ln43_1_fu_953_p2(5),
      Q => add_ln43_1_reg_1324(5),
      R => '0'
    );
\add_ln43_1_reg_1324_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_13240,
      D => add_ln43_1_fu_953_p2(6),
      Q => add_ln43_1_reg_1324(6),
      R => '0'
    );
\add_ln43_1_reg_1324_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_13240,
      D => add_ln43_1_fu_953_p2(7),
      Q => add_ln43_1_reg_1324(7),
      R => '0'
    );
\add_ln43_1_reg_1324_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln43_1_reg_1324_reg[3]_i_1_n_5\,
      CO(3) => \add_ln43_1_reg_1324_reg[7]_i_1_n_5\,
      CO(2) => \add_ln43_1_reg_1324_reg[7]_i_1_n_6\,
      CO(1) => \add_ln43_1_reg_1324_reg[7]_i_1_n_7\,
      CO(0) => \add_ln43_1_reg_1324_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln43_1_reg_1324[7]_i_2_n_5\,
      DI(2 downto 0) => zext_ln23_reg_1219(6 downto 4),
      O(3 downto 0) => add_ln43_1_fu_953_p2(7 downto 4),
      S(3) => \add_ln43_1_reg_1324[7]_i_3_n_5\,
      S(2) => \add_ln43_1_reg_1324[7]_i_4_n_5\,
      S(1) => \add_ln43_1_reg_1324[7]_i_5_n_5\,
      S(0) => \add_ln43_1_reg_1324[7]_i_6_n_5\
    );
\add_ln43_1_reg_1324_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_13240,
      D => add_ln43_1_fu_953_p2(8),
      Q => add_ln43_1_reg_1324(8),
      R => '0'
    );
\add_ln43_1_reg_1324_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_13240,
      D => add_ln43_1_fu_953_p2(9),
      Q => add_ln43_1_reg_1324(9),
      R => '0'
    );
\add_ln43_1_reg_1324_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln43_1_reg_1324_reg[7]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln43_1_reg_1324_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln43_1_reg_1324_reg[9]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln23_reg_1219(7),
      O(3 downto 2) => \NLW_add_ln43_1_reg_1324_reg[9]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln43_1_fu_953_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \add_ln43_1_reg_1324[9]_i_3_n_5\,
      S(0) => \add_ln43_1_reg_1324[9]_i_4_n_5\
    );
\and_ln31_reg_1277_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => and_ln31_reg_1277,
      Q => and_ln31_reg_1277_pp1_iter1_reg,
      R => '0'
    );
\and_ln31_reg_1277_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => and_ln31_reg_1277_pp1_iter1_reg,
      Q => and_ln31_reg_1277_pp1_iter2_reg,
      R => '0'
    );
\and_ln31_reg_1277_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => and_ln31_reg_1277_pp1_iter2_reg,
      Q => and_ln31_reg_1277_pp1_iter3_reg,
      R => '0'
    );
\and_ln31_reg_1277_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      D => p_1_in,
      Q => and_ln31_reg_1277,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2_n_5\,
      I1 => \out_d_0_reg_336_reg_n_5_[0]\,
      I2 => \out_d_0_reg_336_reg_n_5_[3]\,
      I3 => ap_CS_fsm_state2,
      I4 => grp_pointwise_conv2d_fix_2_fu_513_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_pointwise_conv2d_fix_2_fu_513_ap_done
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[1]\,
      I1 => \out_d_0_reg_336_reg_n_5_[2]\,
      O => \ap_CS_fsm[0]_i_2_n_5\
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => grp_pointwise_conv2d_fix_2_fu_513_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_pointwise_conv2d_fix_2_fu_513_ap_start_reg,
      I3 => grp_pointwise_conv2d_fix_2_fu_513_ap_ready,
      I4 => Q(4),
      O => D(0)
    );
\ap_CS_fsm[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(4),
      I1 => grp_pointwise_conv2d_fix_2_fu_513_ap_ready,
      I2 => grp_pointwise_conv2d_fix_2_fu_513_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(1)
    );
\ap_CS_fsm[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_336_reg_n_5_[3]\,
      I2 => \out_d_0_reg_336_reg_n_5_[0]\,
      I3 => \out_d_0_reg_336_reg_n_5_[1]\,
      I4 => \out_d_0_reg_336_reg_n_5_[2]\,
      O => grp_pointwise_conv2d_fix_2_fu_513_ap_ready
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBAAAAAAAA"
    )
        port map (
      I0 => i_0_reg_3580,
      I1 => i_0_reg_358_reg(3),
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(2),
      I5 => ap_CS_fsm_state3,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_0_reg_358_reg(2),
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(0),
      I4 => i_0_reg_358_reg(3),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm[4]_i_2__2_n_5\,
      I2 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BBBBBB"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3,
      I1 => \^output_r_ce0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => icmp_ln30_fu_760_p2,
      O => \ap_CS_fsm[4]_i_2__2_n_5\
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800080AAAA0080"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln30_fu_760_p2,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \^output_r_ce0\,
      I5 => ap_enable_reg_pp1_iter3,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_2_fu_513_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state10,
      R => SS(0)
    );
\ap_enable_reg_pp1_iter0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => icmp_ln30_fu_760_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_CS_fsm_state4,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp1_iter0_i_1__2_n_5\
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__2_n_5\,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => icmp_ln30_fu_760_p2,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_rst_n,
      O => \ap_enable_reg_pp1_iter1_i_1__1_n_5\
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter1_i_1__1_n_5\,
      Q => ap_enable_reg_pp1_iter1,
      R => '0'
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => SS(0)
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => SS(0)
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter3,
      Q => \^output_r_ce0\,
      R => SS(0)
    );
\buffer_0_reg_413[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(11),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(11),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[11]_i_2_n_5\
    );
\buffer_0_reg_413[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => buffer_0_reg_413(10),
      I3 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[11]_i_3_n_5\
    );
\buffer_0_reg_413[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(17),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(9),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[11]_i_4_n_5\
    );
\buffer_0_reg_413[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(8),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(8),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[11]_i_5_n_5\
    );
\buffer_0_reg_413[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(11),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(11),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(11),
      O => \buffer_0_reg_413[11]_i_6_n_5\
    );
\buffer_0_reg_413[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0002"
    )
        port map (
      I0 => buffer_0_reg_413(10),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => ap_CS_fsm_state4,
      I4 => sext_ln37_4_fu_1069_p1(10),
      O => \buffer_0_reg_413[11]_i_7_n_5\
    );
\buffer_0_reg_413[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(9),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(9),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(17),
      O => \buffer_0_reg_413[11]_i_8_n_5\
    );
\buffer_0_reg_413[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(8),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(8),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(8),
      O => \buffer_0_reg_413[11]_i_9_n_5\
    );
\buffer_0_reg_413[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(17),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(15),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[15]_i_2_n_5\
    );
\buffer_0_reg_413[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(17),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(14),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[15]_i_3_n_5\
    );
\buffer_0_reg_413[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(17),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(13),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[15]_i_4_n_5\
    );
\buffer_0_reg_413[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(17),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(12),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[15]_i_5_n_5\
    );
\buffer_0_reg_413[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(15),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(15),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(17),
      O => \buffer_0_reg_413[15]_i_6_n_5\
    );
\buffer_0_reg_413[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(14),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(14),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(17),
      O => \buffer_0_reg_413[15]_i_7_n_5\
    );
\buffer_0_reg_413[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(13),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(13),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(17),
      O => \buffer_0_reg_413[15]_i_8_n_5\
    );
\buffer_0_reg_413[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(12),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(12),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(17),
      O => \buffer_0_reg_413[15]_i_9_n_5\
    );
\buffer_0_reg_413[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(17),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(19),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[19]_i_2_n_5\
    );
\buffer_0_reg_413[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(17),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(18),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[19]_i_3_n_5\
    );
\buffer_0_reg_413[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(17),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(17),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[19]_i_4_n_5\
    );
\buffer_0_reg_413[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(17),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(16),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[19]_i_5_n_5\
    );
\buffer_0_reg_413[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(19),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(17),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(17),
      O => \buffer_0_reg_413[19]_i_6_n_5\
    );
\buffer_0_reg_413[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(18),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(17),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(17),
      O => \buffer_0_reg_413[19]_i_7_n_5\
    );
\buffer_0_reg_413[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(17),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(17),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(17),
      O => \buffer_0_reg_413[19]_i_8_n_5\
    );
\buffer_0_reg_413[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(16),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(16),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(17),
      O => \buffer_0_reg_413[19]_i_9_n_5\
    );
\buffer_0_reg_413[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln30_reg_1258_pp1_iter3_reg,
      I2 => \^output_r_ce0\,
      O => \buffer_0_reg_413[21]_i_1_n_5\
    );
\buffer_0_reg_413[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
        port map (
      I0 => buffer_0_reg_413(20),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => sext_ln33_reg_1238(17),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[21]_i_3_n_5\
    );
\buffer_0_reg_413[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(21),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(17),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(17),
      O => \buffer_0_reg_413[21]_i_4_n_5\
    );
\buffer_0_reg_413[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => buffer_0_reg_413(20),
      I3 => sext_ln37_4_fu_1069_p1(17),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(17),
      O => \buffer_0_reg_413[21]_i_5_n_5\
    );
\buffer_0_reg_413[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(3),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(3),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[3]_i_2_n_5\
    );
\buffer_0_reg_413[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(2),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(2),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[3]_i_3_n_5\
    );
\buffer_0_reg_413[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(1),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(1),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[3]_i_4_n_5\
    );
\buffer_0_reg_413[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(0),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(0),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[3]_i_5_n_5\
    );
\buffer_0_reg_413[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(3),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(3),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(3),
      O => \buffer_0_reg_413[3]_i_6_n_5\
    );
\buffer_0_reg_413[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(2),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(2),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(2),
      O => \buffer_0_reg_413[3]_i_7_n_5\
    );
\buffer_0_reg_413[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(1),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(1),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(1),
      O => \buffer_0_reg_413[3]_i_8_n_5\
    );
\buffer_0_reg_413[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(0),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(0),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(0),
      O => \buffer_0_reg_413[3]_i_9_n_5\
    );
\buffer_0_reg_413[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(7),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(7),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[7]_i_2_n_5\
    );
\buffer_0_reg_413[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(6),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(6),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[7]_i_3_n_5\
    );
\buffer_0_reg_413[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(5),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(5),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[7]_i_4_n_5\
    );
\buffer_0_reg_413[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(4),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(4),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[7]_i_5_n_5\
    );
\buffer_0_reg_413[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(7),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(7),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(7),
      O => \buffer_0_reg_413[7]_i_6_n_5\
    );
\buffer_0_reg_413[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(6),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(6),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(6),
      O => \buffer_0_reg_413[7]_i_7_n_5\
    );
\buffer_0_reg_413[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(5),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(5),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(5),
      O => \buffer_0_reg_413[7]_i_8_n_5\
    );
\buffer_0_reg_413[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(4),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln37_4_fu_1069_p1(4),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1238(4),
      O => \buffer_0_reg_413[7]_i_9_n_5\
    );
\buffer_0_reg_413_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[3]_i_1_n_12\,
      Q => buffer_0_reg_413(0),
      R => '0'
    );
\buffer_0_reg_413_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[11]_i_1_n_10\,
      Q => buffer_0_reg_413(10),
      R => '0'
    );
\buffer_0_reg_413_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[11]_i_1_n_9\,
      Q => buffer_0_reg_413(11),
      R => '0'
    );
\buffer_0_reg_413_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_413_reg[7]_i_1_n_5\,
      CO(3) => \buffer_0_reg_413_reg[11]_i_1_n_5\,
      CO(2) => \buffer_0_reg_413_reg[11]_i_1_n_6\,
      CO(1) => \buffer_0_reg_413_reg[11]_i_1_n_7\,
      CO(0) => \buffer_0_reg_413_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_413[11]_i_2_n_5\,
      DI(2) => \buffer_0_reg_413[11]_i_3_n_5\,
      DI(1) => \buffer_0_reg_413[11]_i_4_n_5\,
      DI(0) => \buffer_0_reg_413[11]_i_5_n_5\,
      O(3) => \buffer_0_reg_413_reg[11]_i_1_n_9\,
      O(2) => \buffer_0_reg_413_reg[11]_i_1_n_10\,
      O(1) => \buffer_0_reg_413_reg[11]_i_1_n_11\,
      O(0) => \buffer_0_reg_413_reg[11]_i_1_n_12\,
      S(3) => \buffer_0_reg_413[11]_i_6_n_5\,
      S(2) => \buffer_0_reg_413[11]_i_7_n_5\,
      S(1) => \buffer_0_reg_413[11]_i_8_n_5\,
      S(0) => \buffer_0_reg_413[11]_i_9_n_5\
    );
\buffer_0_reg_413_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[15]_i_1_n_12\,
      Q => buffer_0_reg_413(12),
      R => '0'
    );
\buffer_0_reg_413_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[15]_i_1_n_11\,
      Q => buffer_0_reg_413(13),
      R => '0'
    );
\buffer_0_reg_413_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[15]_i_1_n_10\,
      Q => buffer_0_reg_413(14),
      R => '0'
    );
\buffer_0_reg_413_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[15]_i_1_n_9\,
      Q => buffer_0_reg_413(15),
      R => '0'
    );
\buffer_0_reg_413_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_413_reg[11]_i_1_n_5\,
      CO(3) => \buffer_0_reg_413_reg[15]_i_1_n_5\,
      CO(2) => \buffer_0_reg_413_reg[15]_i_1_n_6\,
      CO(1) => \buffer_0_reg_413_reg[15]_i_1_n_7\,
      CO(0) => \buffer_0_reg_413_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_413[15]_i_2_n_5\,
      DI(2) => \buffer_0_reg_413[15]_i_3_n_5\,
      DI(1) => \buffer_0_reg_413[15]_i_4_n_5\,
      DI(0) => \buffer_0_reg_413[15]_i_5_n_5\,
      O(3) => \buffer_0_reg_413_reg[15]_i_1_n_9\,
      O(2) => \buffer_0_reg_413_reg[15]_i_1_n_10\,
      O(1) => \buffer_0_reg_413_reg[15]_i_1_n_11\,
      O(0) => \buffer_0_reg_413_reg[15]_i_1_n_12\,
      S(3) => \buffer_0_reg_413[15]_i_6_n_5\,
      S(2) => \buffer_0_reg_413[15]_i_7_n_5\,
      S(1) => \buffer_0_reg_413[15]_i_8_n_5\,
      S(0) => \buffer_0_reg_413[15]_i_9_n_5\
    );
\buffer_0_reg_413_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[19]_i_1_n_12\,
      Q => buffer_0_reg_413(16),
      R => '0'
    );
\buffer_0_reg_413_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[19]_i_1_n_11\,
      Q => buffer_0_reg_413(17),
      R => '0'
    );
\buffer_0_reg_413_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[19]_i_1_n_10\,
      Q => buffer_0_reg_413(18),
      R => '0'
    );
\buffer_0_reg_413_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[19]_i_1_n_9\,
      Q => buffer_0_reg_413(19),
      R => '0'
    );
\buffer_0_reg_413_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_413_reg[15]_i_1_n_5\,
      CO(3) => \buffer_0_reg_413_reg[19]_i_1_n_5\,
      CO(2) => \buffer_0_reg_413_reg[19]_i_1_n_6\,
      CO(1) => \buffer_0_reg_413_reg[19]_i_1_n_7\,
      CO(0) => \buffer_0_reg_413_reg[19]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_413[19]_i_2_n_5\,
      DI(2) => \buffer_0_reg_413[19]_i_3_n_5\,
      DI(1) => \buffer_0_reg_413[19]_i_4_n_5\,
      DI(0) => \buffer_0_reg_413[19]_i_5_n_5\,
      O(3) => \buffer_0_reg_413_reg[19]_i_1_n_9\,
      O(2) => \buffer_0_reg_413_reg[19]_i_1_n_10\,
      O(1) => \buffer_0_reg_413_reg[19]_i_1_n_11\,
      O(0) => \buffer_0_reg_413_reg[19]_i_1_n_12\,
      S(3) => \buffer_0_reg_413[19]_i_6_n_5\,
      S(2) => \buffer_0_reg_413[19]_i_7_n_5\,
      S(1) => \buffer_0_reg_413[19]_i_8_n_5\,
      S(0) => \buffer_0_reg_413[19]_i_9_n_5\
    );
\buffer_0_reg_413_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[3]_i_1_n_11\,
      Q => buffer_0_reg_413(1),
      R => '0'
    );
\buffer_0_reg_413_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[21]_i_2_n_12\,
      Q => buffer_0_reg_413(20),
      R => '0'
    );
\buffer_0_reg_413_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[21]_i_2_n_11\,
      Q => buffer_0_reg_413(21),
      R => '0'
    );
\buffer_0_reg_413_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_413_reg[19]_i_1_n_5\,
      CO(3 downto 1) => \NLW_buffer_0_reg_413_reg[21]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buffer_0_reg_413_reg[21]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buffer_0_reg_413[21]_i_3_n_5\,
      O(3 downto 2) => \NLW_buffer_0_reg_413_reg[21]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \buffer_0_reg_413_reg[21]_i_2_n_11\,
      O(0) => \buffer_0_reg_413_reg[21]_i_2_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \buffer_0_reg_413[21]_i_4_n_5\,
      S(0) => \buffer_0_reg_413[21]_i_5_n_5\
    );
\buffer_0_reg_413_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[3]_i_1_n_10\,
      Q => buffer_0_reg_413(2),
      R => '0'
    );
\buffer_0_reg_413_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[3]_i_1_n_9\,
      Q => buffer_0_reg_413(3),
      R => '0'
    );
\buffer_0_reg_413_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_413_reg[3]_i_1_n_5\,
      CO(2) => \buffer_0_reg_413_reg[3]_i_1_n_6\,
      CO(1) => \buffer_0_reg_413_reg[3]_i_1_n_7\,
      CO(0) => \buffer_0_reg_413_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_413[3]_i_2_n_5\,
      DI(2) => \buffer_0_reg_413[3]_i_3_n_5\,
      DI(1) => \buffer_0_reg_413[3]_i_4_n_5\,
      DI(0) => \buffer_0_reg_413[3]_i_5_n_5\,
      O(3) => \buffer_0_reg_413_reg[3]_i_1_n_9\,
      O(2) => \buffer_0_reg_413_reg[3]_i_1_n_10\,
      O(1) => \buffer_0_reg_413_reg[3]_i_1_n_11\,
      O(0) => \buffer_0_reg_413_reg[3]_i_1_n_12\,
      S(3) => \buffer_0_reg_413[3]_i_6_n_5\,
      S(2) => \buffer_0_reg_413[3]_i_7_n_5\,
      S(1) => \buffer_0_reg_413[3]_i_8_n_5\,
      S(0) => \buffer_0_reg_413[3]_i_9_n_5\
    );
\buffer_0_reg_413_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[7]_i_1_n_12\,
      Q => buffer_0_reg_413(4),
      R => '0'
    );
\buffer_0_reg_413_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[7]_i_1_n_11\,
      Q => buffer_0_reg_413(5),
      R => '0'
    );
\buffer_0_reg_413_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[7]_i_1_n_10\,
      Q => buffer_0_reg_413(6),
      R => '0'
    );
\buffer_0_reg_413_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[7]_i_1_n_9\,
      Q => buffer_0_reg_413(7),
      R => '0'
    );
\buffer_0_reg_413_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_413_reg[3]_i_1_n_5\,
      CO(3) => \buffer_0_reg_413_reg[7]_i_1_n_5\,
      CO(2) => \buffer_0_reg_413_reg[7]_i_1_n_6\,
      CO(1) => \buffer_0_reg_413_reg[7]_i_1_n_7\,
      CO(0) => \buffer_0_reg_413_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_413[7]_i_2_n_5\,
      DI(2) => \buffer_0_reg_413[7]_i_3_n_5\,
      DI(1) => \buffer_0_reg_413[7]_i_4_n_5\,
      DI(0) => \buffer_0_reg_413[7]_i_5_n_5\,
      O(3) => \buffer_0_reg_413_reg[7]_i_1_n_9\,
      O(2) => \buffer_0_reg_413_reg[7]_i_1_n_10\,
      O(1) => \buffer_0_reg_413_reg[7]_i_1_n_11\,
      O(0) => \buffer_0_reg_413_reg[7]_i_1_n_12\,
      S(3) => \buffer_0_reg_413[7]_i_6_n_5\,
      S(2) => \buffer_0_reg_413[7]_i_7_n_5\,
      S(1) => \buffer_0_reg_413[7]_i_8_n_5\,
      S(0) => \buffer_0_reg_413[7]_i_9_n_5\
    );
\buffer_0_reg_413_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[11]_i_1_n_12\,
      Q => buffer_0_reg_413(8),
      R => '0'
    );
\buffer_0_reg_413_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[21]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[11]_i_1_n_11\,
      Q => buffer_0_reg_413(9),
      R => '0'
    );
grp_pointwise_conv2d_fix_2_fu_513_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2_n_5\,
      I1 => \out_d_0_reg_336_reg_n_5_[0]\,
      I2 => \out_d_0_reg_336_reg_n_5_[3]\,
      I3 => ap_CS_fsm_state2,
      I4 => Q(3),
      I5 => grp_pointwise_conv2d_fix_2_fu_513_ap_start_reg,
      O => \out_d_0_reg_336_reg[0]_0\
    );
\i_0_reg_358[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_358_reg(0),
      O => i_fu_500_p2(0)
    );
\i_0_reg_358[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_358_reg(0),
      I1 => i_0_reg_358_reg(1),
      O => i_fu_500_p2(1)
    );
\i_0_reg_358[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_0_reg_358_reg(2),
      I1 => i_0_reg_358_reg(0),
      I2 => i_0_reg_358_reg(1),
      O => i_fu_500_p2(2)
    );
\i_0_reg_358[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => i_0_reg_3580,
      I1 => i_0_reg_358_reg(3),
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(2),
      I5 => ap_CS_fsm_state3,
      O => i_0_reg_358
    );
\i_0_reg_358[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_0_reg_358_reg(2),
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(0),
      I4 => i_0_reg_358_reg(3),
      O => ap_NS_fsm1
    );
\i_0_reg_358[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => i_0_reg_358_reg(0),
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(2),
      O => i_fu_500_p2(3)
    );
\i_0_reg_358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_500_p2(0),
      Q => i_0_reg_358_reg(0),
      R => i_0_reg_358
    );
\i_0_reg_358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_500_p2(1),
      Q => i_0_reg_358_reg(1),
      R => i_0_reg_358
    );
\i_0_reg_358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_500_p2(2),
      Q => i_0_reg_358_reg(2),
      R => i_0_reg_358
    );
\i_0_reg_358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_500_p2(3),
      Q => i_0_reg_358_reg(3),
      R => i_0_reg_358
    );
\icmp_ln30_reg_1258_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => \icmp_ln30_reg_1258_reg_n_5_[0]\,
      Q => icmp_ln30_reg_1258_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln30_reg_1258_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln30_reg_1258_pp1_iter1_reg,
      Q => icmp_ln30_reg_1258_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln30_reg_1258_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln30_reg_1258_pp1_iter2_reg,
      Q => icmp_ln30_reg_1258_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln30_reg_1258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => icmp_ln30_fu_760_p2,
      Q => \icmp_ln30_reg_1258_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln32_reg_1267_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => icmp_ln32_reg_1267,
      Q => icmp_ln32_reg_1267_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln32_reg_1267_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln32_reg_1267_pp1_iter1_reg,
      Q => icmp_ln32_reg_1267_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln32_reg_1267_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln32_reg_1267_pp1_iter2_reg,
      Q => icmp_ln32_reg_1267_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln32_reg_1267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      D => icmp_ln32_fu_778_p2,
      Q => icmp_ln32_reg_1267,
      R => '0'
    );
\icmp_ln34_3_reg_1320[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln34_3_fu_939_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \icmp_ln30_reg_1258_reg_n_5_[0]\,
      I3 => icmp_ln34_3_reg_1320,
      O => \icmp_ln34_3_reg_1320[0]_i_1_n_5\
    );
\icmp_ln34_3_reg_1320[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => in_d_reg_1304(2),
      I1 => in_d_reg_1304(3),
      I2 => in_d_reg_1304(0),
      I3 => in_d_reg_1304(1),
      O => icmp_ln34_3_fu_939_p2
    );
\icmp_ln34_3_reg_1320_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln34_3_reg_1320,
      Q => icmp_ln34_3_reg_1320_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln34_3_reg_1320_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln34_3_reg_1320_pp1_iter2_reg,
      Q => icmp_ln34_3_reg_1320_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln34_3_reg_1320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln34_3_reg_1320[0]_i_1_n_5\,
      Q => icmp_ln34_3_reg_1320,
      R => '0'
    );
\in_d_0_reg_423_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_427_p4(0),
      Q => in_d_0_reg_423(0),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_423_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_427_p4(1),
      Q => in_d_0_reg_423(1),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_423_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_427_p4(2),
      Q => in_d_0_reg_423(2),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_423_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_427_p4(3),
      Q => in_d_0_reg_423(3),
      R => ap_CS_fsm_state4
    );
\in_d_reg_1304[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAFBFFFFFF"
    )
        port map (
      I0 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_27,
      I1 => in_d_reg_1304(0),
      I2 => \icmp_ln30_reg_1258_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => in_d_0_reg_423(0),
      O => in_d_fu_902_p2(0)
    );
\in_d_reg_1304[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => icmp_ln32_fu_778_p2,
      I1 => in_d_reg_1304(1),
      I2 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_25,
      I3 => in_d_0_reg_423(1),
      I4 => select_ln34_7_fu_868_p3(0),
      O => in_d_fu_902_p2(1)
    );
\in_d_reg_1304[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A666AAA"
    )
        port map (
      I0 => select_ln34_7_fu_868_p3(2),
      I1 => select_ln34_7_fu_868_p3(1),
      I2 => in_d_reg_1304(0),
      I3 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_25,
      I4 => in_d_0_reg_423(0),
      O => in_d_fu_902_p2(2)
    );
\in_d_reg_1304[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      O => indvar_flatten18_reg_3690
    );
\in_d_reg_1304[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6A6A6AAAAAAA"
    )
        port map (
      I0 => select_ln34_7_fu_868_p3(3),
      I1 => ap_phi_mux_in_d_0_phi_fu_427_p4(0),
      I2 => select_ln34_7_fu_868_p3(1),
      I3 => in_d_reg_1304(2),
      I4 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_25,
      I5 => in_d_0_reg_423(2),
      O => in_d_fu_902_p2(3)
    );
\in_d_reg_1304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => in_d_fu_902_p2(0),
      Q => in_d_reg_1304(0),
      R => '0'
    );
\in_d_reg_1304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => in_d_fu_902_p2(1),
      Q => in_d_reg_1304(1),
      R => '0'
    );
\in_d_reg_1304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => in_d_fu_902_p2(2),
      Q => in_d_reg_1304(2),
      R => '0'
    );
\in_d_reg_1304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => in_d_fu_902_p2(3),
      Q => in_d_reg_1304(3),
      R => '0'
    );
\indvar_flatten18_reg_369[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(0),
      O => add_ln30_fu_766_p2(0)
    );
\indvar_flatten18_reg_369[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(0),
      I1 => indvar_flatten18_reg_369_reg(1),
      O => add_ln30_fu_766_p2(1)
    );
\indvar_flatten18_reg_369[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(2),
      I1 => indvar_flatten18_reg_369_reg(1),
      I2 => indvar_flatten18_reg_369_reg(0),
      O => add_ln30_fu_766_p2(2)
    );
\indvar_flatten18_reg_369[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(3),
      I1 => indvar_flatten18_reg_369_reg(2),
      I2 => indvar_flatten18_reg_369_reg(0),
      I3 => indvar_flatten18_reg_369_reg(1),
      O => add_ln30_fu_766_p2(3)
    );
\indvar_flatten18_reg_369[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(4),
      I1 => indvar_flatten18_reg_369_reg(1),
      I2 => indvar_flatten18_reg_369_reg(0),
      I3 => indvar_flatten18_reg_369_reg(2),
      I4 => indvar_flatten18_reg_369_reg(3),
      O => add_ln30_fu_766_p2(4)
    );
\indvar_flatten18_reg_369[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(5),
      I1 => indvar_flatten18_reg_369_reg(3),
      I2 => indvar_flatten18_reg_369_reg(2),
      I3 => indvar_flatten18_reg_369_reg(0),
      I4 => indvar_flatten18_reg_369_reg(1),
      I5 => indvar_flatten18_reg_369_reg(4),
      O => add_ln30_fu_766_p2(5)
    );
\indvar_flatten18_reg_369[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(6),
      I1 => \indvar_flatten18_reg_369[8]_i_2_n_5\,
      O => add_ln30_fu_766_p2(6)
    );
\indvar_flatten18_reg_369[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(7),
      I1 => \indvar_flatten18_reg_369[8]_i_2_n_5\,
      I2 => indvar_flatten18_reg_369_reg(6),
      O => add_ln30_fu_766_p2(7)
    );
\indvar_flatten18_reg_369[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(8),
      I1 => indvar_flatten18_reg_369_reg(6),
      I2 => \indvar_flatten18_reg_369[8]_i_2_n_5\,
      I3 => indvar_flatten18_reg_369_reg(7),
      O => add_ln30_fu_766_p2(8)
    );
\indvar_flatten18_reg_369[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(5),
      I1 => indvar_flatten18_reg_369_reg(3),
      I2 => indvar_flatten18_reg_369_reg(2),
      I3 => indvar_flatten18_reg_369_reg(0),
      I4 => indvar_flatten18_reg_369_reg(1),
      I5 => indvar_flatten18_reg_369_reg(4),
      O => \indvar_flatten18_reg_369[8]_i_2_n_5\
    );
\indvar_flatten18_reg_369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln30_fu_766_p2(0),
      Q => indvar_flatten18_reg_369_reg(0),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln30_fu_766_p2(1),
      Q => indvar_flatten18_reg_369_reg(1),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln30_fu_766_p2(2),
      Q => indvar_flatten18_reg_369_reg(2),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln30_fu_766_p2(3),
      Q => indvar_flatten18_reg_369_reg(3),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln30_fu_766_p2(4),
      Q => indvar_flatten18_reg_369_reg(4),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln30_fu_766_p2(5),
      Q => indvar_flatten18_reg_369_reg(5),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln30_fu_766_p2(6),
      Q => indvar_flatten18_reg_369_reg(6),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln30_fu_766_p2(7),
      Q => indvar_flatten18_reg_369_reg(7),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln30_fu_766_p2(8),
      Q => indvar_flatten18_reg_369_reg(8),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_391[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_391_reg(0),
      O => select_ln32_fu_914_p3(0)
    );
\indvar_flatten_reg_391[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_391_reg(0),
      I1 => indvar_flatten_reg_391_reg(1),
      O => select_ln32_fu_914_p3(1)
    );
\indvar_flatten_reg_391[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_391_reg(2),
      I1 => indvar_flatten_reg_391_reg(1),
      I2 => indvar_flatten_reg_391_reg(0),
      O => select_ln32_fu_914_p3(2)
    );
\indvar_flatten_reg_391[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => icmp_ln32_fu_778_p2,
      I1 => indvar_flatten_reg_391_reg(2),
      I2 => indvar_flatten_reg_391_reg(1),
      I3 => indvar_flatten_reg_391_reg(0),
      I4 => indvar_flatten_reg_391_reg(3),
      O => \indvar_flatten_reg_391[3]_i_1_n_5\
    );
\indvar_flatten_reg_391[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => icmp_ln32_fu_778_p2,
      I1 => indvar_flatten_reg_391_reg(0),
      I2 => indvar_flatten_reg_391_reg(1),
      I3 => indvar_flatten_reg_391_reg(2),
      I4 => indvar_flatten_reg_391_reg(3),
      I5 => indvar_flatten_reg_391_reg(4),
      O => \indvar_flatten_reg_391[4]_i_1_n_5\
    );
\indvar_flatten_reg_391[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => icmp_ln32_fu_778_p2,
      I1 => \indvar_flatten_reg_391[6]_i_2_n_5\,
      I2 => indvar_flatten_reg_391_reg(5),
      O => \indvar_flatten_reg_391[5]_i_1_n_5\
    );
\indvar_flatten_reg_391[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_391_reg(6),
      I1 => indvar_flatten_reg_391_reg(5),
      I2 => \indvar_flatten_reg_391[6]_i_2_n_5\,
      O => select_ln32_fu_914_p3(6)
    );
\indvar_flatten_reg_391[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => indvar_flatten_reg_391_reg(3),
      I1 => indvar_flatten_reg_391_reg(2),
      I2 => indvar_flatten_reg_391_reg(1),
      I3 => indvar_flatten_reg_391_reg(0),
      I4 => indvar_flatten_reg_391_reg(4),
      O => \indvar_flatten_reg_391[6]_i_2_n_5\
    );
\indvar_flatten_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => select_ln32_fu_914_p3(0),
      Q => indvar_flatten_reg_391_reg(0),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => select_ln32_fu_914_p3(1),
      Q => indvar_flatten_reg_391_reg(1),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => select_ln32_fu_914_p3(2),
      Q => indvar_flatten_reg_391_reg(2),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => \indvar_flatten_reg_391[3]_i_1_n_5\,
      Q => indvar_flatten_reg_391_reg(3),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_391_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => \indvar_flatten_reg_391[4]_i_1_n_5\,
      Q => indvar_flatten_reg_391_reg(4),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_391_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => \indvar_flatten_reg_391[5]_i_1_n_5\,
      Q => indvar_flatten_reg_391_reg(5),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_391_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => select_ln32_fu_914_p3(6),
      Q => indvar_flatten_reg_391_reg(6),
      R => ap_CS_fsm_state4
    );
\kernel_buffer_15_016_fu_306[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => i_0_reg_358_reg(0),
      I1 => i_0_reg_358_reg(1),
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_016_fu_3060
    );
\kernel_buffer_15_016_fu_306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_016_fu_306(0),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_016_fu_306(10),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_016_fu_306(11),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_016_fu_306(12),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_016_fu_306(13),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_016_fu_306(1),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_016_fu_306(2),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_016_fu_306(31),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_016_fu_306(3),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_016_fu_306(4),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_016_fu_306(5),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_016_fu_306(6),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_016_fu_306(7),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_016_fu_306(8),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_016_fu_306(9),
      R => '0'
    );
\kernel_buffer_15_31_fu_254[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(0),
      I4 => i_0_reg_358_reg(2),
      O => kernel_buffer_15_31_fu_2540
    );
\kernel_buffer_15_31_fu_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_31_fu_254(0),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_31_fu_254(10),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_31_fu_254(11),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_31_fu_254(12),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_31_fu_254(13),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_31_fu_254(1),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_31_fu_254(2),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_31_fu_254(31),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_31_fu_254(3),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_31_fu_254(4),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_31_fu_254(5),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_31_fu_254(6),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_31_fu_254(7),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_31_fu_254(8),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_31_fu_254(9),
      R => '0'
    );
\kernel_buffer_15_32_fu_258[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(2),
      O => kernel_buffer_15_32_fu_2580
    );
\kernel_buffer_15_32_fu_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_32_fu_258(0),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_32_fu_258(10),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_32_fu_258(11),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_32_fu_258(12),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_32_fu_258(13),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_32_fu_258(1),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_32_fu_258(2),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_32_fu_258(31),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_32_fu_258(3),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_32_fu_258(4),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_32_fu_258(5),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_32_fu_258(6),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_32_fu_258(7),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_32_fu_258(8),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_32_fu_258(9),
      R => '0'
    );
\kernel_buffer_15_33_fu_262[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(2),
      O => kernel_buffer_15_33_fu_2620
    );
\kernel_buffer_15_33_fu_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_33_fu_262(0),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_33_fu_262(10),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_33_fu_262(11),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_33_fu_262(12),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_33_fu_262(13),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_33_fu_262(1),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_33_fu_262(2),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_33_fu_262(31),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_33_fu_262(3),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_33_fu_262(4),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_33_fu_262(5),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_33_fu_262(6),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_33_fu_262(7),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_33_fu_262(8),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_33_fu_262(9),
      R => '0'
    );
\kernel_buffer_15_34_fu_266[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(2),
      I4 => i_0_reg_358_reg(0),
      O => kernel_buffer_15_34_fu_2660
    );
\kernel_buffer_15_34_fu_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_34_fu_266(0),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_34_fu_266(10),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_34_fu_266(11),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_34_fu_266(12),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_34_fu_266(13),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_34_fu_266(1),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_34_fu_266(2),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_34_fu_266(31),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_34_fu_266(3),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_34_fu_266(4),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_34_fu_266(5),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_34_fu_266(6),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_34_fu_266(7),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_34_fu_266(8),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_34_fu_266(9),
      R => '0'
    );
\kernel_buffer_15_35_fu_270[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(0),
      I4 => i_0_reg_358_reg(2),
      O => kernel_buffer_15_35_fu_2700
    );
\kernel_buffer_15_35_fu_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_35_fu_270(0),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_35_fu_270(10),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_35_fu_270(11),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_35_fu_270(12),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_35_fu_270(13),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_35_fu_270(1),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_35_fu_270(2),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_35_fu_270(31),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_35_fu_270(3),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_35_fu_270(4),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_35_fu_270(5),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_35_fu_270(6),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_35_fu_270(7),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_35_fu_270(8),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_35_fu_270(9),
      R => '0'
    );
\kernel_buffer_15_36_fu_274[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(2),
      O => kernel_buffer_15_36_fu_2740
    );
\kernel_buffer_15_36_fu_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_36_fu_274(0),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_36_fu_274(10),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_36_fu_274(11),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_36_fu_274(12),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_36_fu_274(13),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_36_fu_274(1),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_36_fu_274(2),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_36_fu_274(31),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_36_fu_274(3),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_36_fu_274(4),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_36_fu_274(5),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_36_fu_274(6),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_36_fu_274(7),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_36_fu_274(8),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_36_fu_274(9),
      R => '0'
    );
\kernel_buffer_15_37_fu_278[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(2),
      O => kernel_buffer_15_37_fu_2780
    );
\kernel_buffer_15_37_fu_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_37_fu_278(0),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_37_fu_278(10),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_37_fu_278(11),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_37_fu_278(12),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_37_fu_278(13),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_37_fu_278(1),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_37_fu_278(2),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_37_fu_278(31),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_37_fu_278(3),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_37_fu_278(4),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_37_fu_278(5),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_37_fu_278(6),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_37_fu_278(7),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_37_fu_278(8),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_37_fu_278(9),
      R => '0'
    );
\kernel_buffer_15_38_fu_282[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => i_0_reg_358_reg(1),
      I1 => i_0_reg_358_reg(0),
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_38_fu_2820
    );
\kernel_buffer_15_38_fu_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_38_fu_282(0),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_38_fu_282(10),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_38_fu_282(11),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_38_fu_282(12),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_38_fu_282(13),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_38_fu_282(1),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_38_fu_282(2),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_38_fu_282(31),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_38_fu_282(3),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_38_fu_282(4),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_38_fu_282(5),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_38_fu_282(6),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_38_fu_282(7),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_38_fu_282(8),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_38_fu_282(9),
      R => '0'
    );
\kernel_buffer_15_39_fu_286[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => i_0_reg_358_reg(0),
      I1 => i_0_reg_358_reg(1),
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_39_fu_2860
    );
\kernel_buffer_15_39_fu_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_39_fu_286(0),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_39_fu_286(10),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_39_fu_286(11),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_39_fu_286(12),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_39_fu_286(13),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_39_fu_286(1),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_39_fu_286(2),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_39_fu_286(31),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_39_fu_286(3),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_39_fu_286(4),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_39_fu_286(5),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_39_fu_286(6),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_39_fu_286(7),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_39_fu_286(8),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_39_fu_286(9),
      R => '0'
    );
\kernel_buffer_15_40_fu_290[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => i_0_reg_358_reg(0),
      I1 => i_0_reg_358_reg(1),
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_40_fu_2900
    );
\kernel_buffer_15_40_fu_290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_40_fu_290(0),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_40_fu_290(10),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_40_fu_290(11),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_40_fu_290(12),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_40_fu_290(13),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_40_fu_290(1),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_40_fu_290(2),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_40_fu_290(31),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_40_fu_290(3),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_40_fu_290(4),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_40_fu_290(5),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_40_fu_290(6),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_40_fu_290(7),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_40_fu_290(8),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_40_fu_290(9),
      R => '0'
    );
\kernel_buffer_15_41_fu_294[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => i_0_reg_358_reg(1),
      I1 => i_0_reg_358_reg(2),
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_41_fu_2940
    );
\kernel_buffer_15_41_fu_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_41_fu_294(0),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_41_fu_294(10),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_41_fu_294(11),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_41_fu_294(12),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_41_fu_294(13),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_41_fu_294(1),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_41_fu_294(2),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_41_fu_294(31),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_41_fu_294(3),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_41_fu_294(4),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_41_fu_294(5),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_41_fu_294(6),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_41_fu_294(7),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_41_fu_294(8),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_41_fu_294(9),
      R => '0'
    );
\kernel_buffer_15_42_fu_298[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => i_0_reg_358_reg(1),
      I1 => i_0_reg_358_reg(0),
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_42_fu_2980
    );
\kernel_buffer_15_42_fu_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_42_fu_298(0),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_42_fu_298(10),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_42_fu_298(11),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_42_fu_298(12),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_42_fu_298(13),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_42_fu_298(1),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_42_fu_298(2),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_42_fu_298(31),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_42_fu_298(3),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_42_fu_298(4),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_42_fu_298(5),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_42_fu_298(6),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_42_fu_298(7),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_42_fu_298(8),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_42_fu_298(9),
      R => '0'
    );
\kernel_buffer_15_43_fu_302[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => i_0_reg_358_reg(0),
      I1 => i_0_reg_358_reg(1),
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_43_fu_3020
    );
\kernel_buffer_15_43_fu_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_43_fu_302(0),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_43_fu_302(10),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_43_fu_302(11),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_43_fu_302(12),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_43_fu_302(13),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_43_fu_302(1),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_43_fu_302(2),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_43_fu_302(31),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_43_fu_302(3),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_43_fu_302(4),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_43_fu_302(5),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_43_fu_302(6),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_43_fu_302(7),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_43_fu_302(8),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_43_fu_302(9),
      R => '0'
    );
\kernel_buffer_15_fu_250[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"072DACD5ECFD65C0"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I2 => i_0_reg_358_reg(1),
      I3 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I4 => i_0_reg_358_reg(0),
      I5 => i_0_reg_358_reg(2),
      O => merge_i_fu_515_p66(0)
    );
\kernel_buffer_15_fu_250[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B6225B0C0178F80C"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(2),
      I4 => i_0_reg_358_reg(0),
      I5 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      O => merge_i_fu_515_p66(10)
    );
\kernel_buffer_15_fu_250[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"371FFF8656169AF7"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(2),
      I4 => i_0_reg_358_reg(1),
      I5 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      O => merge_i_fu_515_p66(11)
    );
\kernel_buffer_15_fu_250[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59B00B2BD6F5B224"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I2 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I3 => i_0_reg_358_reg(2),
      I4 => i_0_reg_358_reg(1),
      I5 => i_0_reg_358_reg(0),
      O => merge_i_fu_515_p66(12)
    );
\kernel_buffer_15_fu_250[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF899CAC6A7D047"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => i_0_reg_358_reg(2),
      I2 => i_0_reg_358_reg(0),
      I3 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I4 => i_0_reg_358_reg(1),
      I5 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      O => merge_i_fu_515_p66(13)
    );
\kernel_buffer_15_fu_250[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E285984C582DF01"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(2),
      I4 => i_0_reg_358_reg(1),
      I5 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      O => merge_i_fu_515_p66(1)
    );
\kernel_buffer_15_fu_250[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96F872EF05BBBA60"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => i_0_reg_358_reg(2),
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(1),
      I4 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I5 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      O => merge_i_fu_515_p66(2)
    );
\kernel_buffer_15_fu_250[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => i_0_reg_358_reg(0),
      I1 => i_0_reg_358_reg(1),
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_fu_2500
    );
\kernel_buffer_15_fu_250[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D8CF989D07463C6"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => i_0_reg_358_reg(2),
      I2 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(0),
      I5 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      O => merge_i_fu_515_p66(15)
    );
\kernel_buffer_15_fu_250[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => shl_ln_reg_1245(5),
      I1 => i_0_reg_358_reg(3),
      I2 => shl_ln_reg_1245(3),
      I3 => sext_ln33_reg_1238(5),
      O => \kernel_buffer_15_fu_250[31]_i_3_n_5\
    );
\kernel_buffer_15_fu_250[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => shl_ln_reg_1245(3),
      O => \kernel_buffer_15_fu_250[31]_i_4_n_5\
    );
\kernel_buffer_15_fu_250[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sext_ln33_reg_1238(5),
      I1 => shl_ln_reg_1245(3),
      I2 => i_0_reg_358_reg(3),
      O => \kernel_buffer_15_fu_250[31]_i_5_n_5\
    );
\kernel_buffer_15_fu_250[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DA5C77D0429DF8C"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(2),
      I4 => i_0_reg_358_reg(0),
      I5 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      O => merge_i_fu_515_p66(3)
    );
\kernel_buffer_15_fu_250[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A8F9FCCFA4F16DD"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I2 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I3 => i_0_reg_358_reg(2),
      I4 => i_0_reg_358_reg(0),
      I5 => i_0_reg_358_reg(1),
      O => merge_i_fu_515_p66(4)
    );
\kernel_buffer_15_fu_250[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E53C7C4AD96E3B6"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I2 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I3 => i_0_reg_358_reg(2),
      I4 => i_0_reg_358_reg(0),
      I5 => i_0_reg_358_reg(1),
      O => merge_i_fu_515_p66(5)
    );
\kernel_buffer_15_fu_250[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65DF4AF0A5C7B712"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I2 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(0),
      I5 => i_0_reg_358_reg(2),
      O => merge_i_fu_515_p66(6)
    );
\kernel_buffer_15_fu_250[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F811634C972A0939"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(0),
      I4 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I5 => i_0_reg_358_reg(1),
      O => merge_i_fu_515_p66(7)
    );
\kernel_buffer_15_fu_250[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF266126B932BABC"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(0),
      I4 => i_0_reg_358_reg(1),
      I5 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      O => merge_i_fu_515_p66(8)
    );
\kernel_buffer_15_fu_250[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"92B03E395DCDBCA5"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(2),
      I4 => i_0_reg_358_reg(1),
      I5 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      O => merge_i_fu_515_p66(9)
    );
\kernel_buffer_15_fu_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_fu_250(0),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_fu_250(10),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_fu_250(11),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_fu_250(12),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_fu_250(13),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_fu_250(1),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_fu_250(2),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_fu_250(31),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_fu_250(3),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_fu_250(4),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_fu_250(5),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_fu_250(6),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_fu_250(7),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_fu_250(8),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_fu_250(9),
      R => '0'
    );
mul_ln37_fu_1043_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => tmp_fu_1003_p18(31),
      A(15) => tmp_fu_1003_p18(31),
      A(14) => tmp_fu_1003_p18(31),
      A(13 downto 0) => tmp_fu_1003_p18(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln37_fu_1043_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln37_fu_1043_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln37_fu_1043_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln37_fu_1043_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln37_fu_1043_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mul_ln37_fu_1043_p2_i_1_n_5,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln37_fu_1043_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln37_fu_1043_p2_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln37_fu_1043_p2_n_63,
      P(46) => mul_ln37_fu_1043_p2_n_64,
      P(45) => mul_ln37_fu_1043_p2_n_65,
      P(44) => mul_ln37_fu_1043_p2_n_66,
      P(43) => mul_ln37_fu_1043_p2_n_67,
      P(42) => mul_ln37_fu_1043_p2_n_68,
      P(41) => mul_ln37_fu_1043_p2_n_69,
      P(40) => mul_ln37_fu_1043_p2_n_70,
      P(39) => mul_ln37_fu_1043_p2_n_71,
      P(38) => mul_ln37_fu_1043_p2_n_72,
      P(37) => mul_ln37_fu_1043_p2_n_73,
      P(36) => mul_ln37_fu_1043_p2_n_74,
      P(35) => mul_ln37_fu_1043_p2_n_75,
      P(34) => mul_ln37_fu_1043_p2_n_76,
      P(33) => mul_ln37_fu_1043_p2_n_77,
      P(32) => mul_ln37_fu_1043_p2_n_78,
      P(31) => mul_ln37_fu_1043_p2_n_79,
      P(30) => mul_ln37_fu_1043_p2_n_80,
      P(29) => mul_ln37_fu_1043_p2_n_81,
      P(28) => mul_ln37_fu_1043_p2_n_82,
      P(27) => mul_ln37_fu_1043_p2_n_83,
      P(26) => mul_ln37_fu_1043_p2_n_84,
      P(25) => mul_ln37_fu_1043_p2_n_85,
      P(24) => mul_ln37_fu_1043_p2_n_86,
      P(23) => mul_ln37_fu_1043_p2_n_87,
      P(22) => mul_ln37_fu_1043_p2_n_88,
      P(21) => mul_ln37_fu_1043_p2_n_89,
      P(20) => mul_ln37_fu_1043_p2_n_90,
      P(19) => mul_ln37_fu_1043_p2_n_91,
      P(18) => mul_ln37_fu_1043_p2_n_92,
      P(17) => mul_ln37_fu_1043_p2_n_93,
      P(16) => mul_ln37_fu_1043_p2_n_94,
      P(15) => mul_ln37_fu_1043_p2_n_95,
      P(14) => mul_ln37_fu_1043_p2_n_96,
      P(13) => mul_ln37_fu_1043_p2_n_97,
      P(12) => mul_ln37_fu_1043_p2_n_98,
      P(11) => mul_ln37_fu_1043_p2_n_99,
      P(10) => mul_ln37_fu_1043_p2_n_100,
      P(9) => mul_ln37_fu_1043_p2_n_101,
      P(8) => mul_ln37_fu_1043_p2_n_102,
      P(7) => mul_ln37_fu_1043_p2_n_103,
      P(6) => mul_ln37_fu_1043_p2_n_104,
      P(5) => mul_ln37_fu_1043_p2_n_105,
      P(4) => mul_ln37_fu_1043_p2_n_106,
      P(3) => mul_ln37_fu_1043_p2_n_107,
      P(2) => mul_ln37_fu_1043_p2_n_108,
      P(1) => mul_ln37_fu_1043_p2_n_109,
      P(0) => mul_ln37_fu_1043_p2_n_110,
      PATTERNBDETECT => NLW_mul_ln37_fu_1043_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln37_fu_1043_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul_ln37_fu_1043_p2_n_111,
      PCOUT(46) => mul_ln37_fu_1043_p2_n_112,
      PCOUT(45) => mul_ln37_fu_1043_p2_n_113,
      PCOUT(44) => mul_ln37_fu_1043_p2_n_114,
      PCOUT(43) => mul_ln37_fu_1043_p2_n_115,
      PCOUT(42) => mul_ln37_fu_1043_p2_n_116,
      PCOUT(41) => mul_ln37_fu_1043_p2_n_117,
      PCOUT(40) => mul_ln37_fu_1043_p2_n_118,
      PCOUT(39) => mul_ln37_fu_1043_p2_n_119,
      PCOUT(38) => mul_ln37_fu_1043_p2_n_120,
      PCOUT(37) => mul_ln37_fu_1043_p2_n_121,
      PCOUT(36) => mul_ln37_fu_1043_p2_n_122,
      PCOUT(35) => mul_ln37_fu_1043_p2_n_123,
      PCOUT(34) => mul_ln37_fu_1043_p2_n_124,
      PCOUT(33) => mul_ln37_fu_1043_p2_n_125,
      PCOUT(32) => mul_ln37_fu_1043_p2_n_126,
      PCOUT(31) => mul_ln37_fu_1043_p2_n_127,
      PCOUT(30) => mul_ln37_fu_1043_p2_n_128,
      PCOUT(29) => mul_ln37_fu_1043_p2_n_129,
      PCOUT(28) => mul_ln37_fu_1043_p2_n_130,
      PCOUT(27) => mul_ln37_fu_1043_p2_n_131,
      PCOUT(26) => mul_ln37_fu_1043_p2_n_132,
      PCOUT(25) => mul_ln37_fu_1043_p2_n_133,
      PCOUT(24) => mul_ln37_fu_1043_p2_n_134,
      PCOUT(23) => mul_ln37_fu_1043_p2_n_135,
      PCOUT(22) => mul_ln37_fu_1043_p2_n_136,
      PCOUT(21) => mul_ln37_fu_1043_p2_n_137,
      PCOUT(20) => mul_ln37_fu_1043_p2_n_138,
      PCOUT(19) => mul_ln37_fu_1043_p2_n_139,
      PCOUT(18) => mul_ln37_fu_1043_p2_n_140,
      PCOUT(17) => mul_ln37_fu_1043_p2_n_141,
      PCOUT(16) => mul_ln37_fu_1043_p2_n_142,
      PCOUT(15) => mul_ln37_fu_1043_p2_n_143,
      PCOUT(14) => mul_ln37_fu_1043_p2_n_144,
      PCOUT(13) => mul_ln37_fu_1043_p2_n_145,
      PCOUT(12) => mul_ln37_fu_1043_p2_n_146,
      PCOUT(11) => mul_ln37_fu_1043_p2_n_147,
      PCOUT(10) => mul_ln37_fu_1043_p2_n_148,
      PCOUT(9) => mul_ln37_fu_1043_p2_n_149,
      PCOUT(8) => mul_ln37_fu_1043_p2_n_150,
      PCOUT(7) => mul_ln37_fu_1043_p2_n_151,
      PCOUT(6) => mul_ln37_fu_1043_p2_n_152,
      PCOUT(5) => mul_ln37_fu_1043_p2_n_153,
      PCOUT(4) => mul_ln37_fu_1043_p2_n_154,
      PCOUT(3) => mul_ln37_fu_1043_p2_n_155,
      PCOUT(2) => mul_ln37_fu_1043_p2_n_156,
      PCOUT(1) => mul_ln37_fu_1043_p2_n_157,
      PCOUT(0) => mul_ln37_fu_1043_p2_n_158,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln37_fu_1043_p2_UNDERFLOW_UNCONNECTED
    );
mul_ln37_fu_1043_p2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln30_reg_1258_pp1_iter1_reg,
      O => mul_ln37_fu_1043_p2_i_1_n_5
    );
\mul_ln37_reg_1339[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_n_96,
      I1 => icmp_ln30_reg_1258_pp1_iter2_reg,
      I2 => sext_ln37_4_fu_1069_p1(0),
      O => \mul_ln37_reg_1339[14]_i_1_n_5\
    );
\mul_ln37_reg_1339[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_n_95,
      I1 => icmp_ln30_reg_1258_pp1_iter2_reg,
      I2 => sext_ln37_4_fu_1069_p1(1),
      O => \mul_ln37_reg_1339[15]_i_1_n_5\
    );
\mul_ln37_reg_1339[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mul_ln37_fu_1043_p2_n_94,
      I1 => icmp_ln30_reg_1258_pp1_iter2_reg,
      I2 => sext_ln37_4_fu_1069_p1(2),
      O => \mul_ln37_reg_1339[16]_i_1_n_5\
    );
mul_ln37_reg_1339_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln37_reg_1339_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \tmp_reg_1334[31]_i_1_n_5\,
      B(16) => \tmp_reg_1334[31]_i_1_n_5\,
      B(15) => \tmp_reg_1334[31]_i_1_n_5\,
      B(14) => \tmp_reg_1334[31]_i_1_n_5\,
      B(13) => \tmp_reg_1334[31]_i_1_n_5\,
      B(12) => \tmp_reg_1334[31]_i_1_n_5\,
      B(11) => \tmp_reg_1334[31]_i_1_n_5\,
      B(10) => \tmp_reg_1334[31]_i_1_n_5\,
      B(9) => \tmp_reg_1334[31]_i_1_n_5\,
      B(8) => \tmp_reg_1334[31]_i_1_n_5\,
      B(7) => \tmp_reg_1334[31]_i_1_n_5\,
      B(6) => \tmp_reg_1334[31]_i_1_n_5\,
      B(5) => \tmp_reg_1334[31]_i_1_n_5\,
      B(4) => \tmp_reg_1334[31]_i_1_n_5\,
      B(3) => \tmp_reg_1334[31]_i_1_n_5\,
      B(2) => \tmp_reg_1334[31]_i_1_n_5\,
      B(1) => \tmp_reg_1334[31]_i_1_n_5\,
      B(0) => \tmp_reg_1334[31]_i_1_n_5\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln37_reg_1339_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln37_reg_1339_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln37_reg_1339_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln37_fu_1043_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => mul_ln37_reg_1339_reg_i_1_n_5,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln37_reg_1339_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_ln37_reg_1339_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln37_reg_1339_reg_n_63,
      P(46) => mul_ln37_reg_1339_reg_n_64,
      P(45) => mul_ln37_reg_1339_reg_n_65,
      P(44) => mul_ln37_reg_1339_reg_n_66,
      P(43) => mul_ln37_reg_1339_reg_n_67,
      P(42) => mul_ln37_reg_1339_reg_n_68,
      P(41) => mul_ln37_reg_1339_reg_n_69,
      P(40) => mul_ln37_reg_1339_reg_n_70,
      P(39) => mul_ln37_reg_1339_reg_n_71,
      P(38) => mul_ln37_reg_1339_reg_n_72,
      P(37) => mul_ln37_reg_1339_reg_n_73,
      P(36) => mul_ln37_reg_1339_reg_n_74,
      P(35) => mul_ln37_reg_1339_reg_n_75,
      P(34) => mul_ln37_reg_1339_reg_n_76,
      P(33) => mul_ln37_reg_1339_reg_n_77,
      P(32) => mul_ln37_reg_1339_reg_n_78,
      P(31) => mul_ln37_reg_1339_reg_n_79,
      P(30) => mul_ln37_reg_1339_reg_n_80,
      P(29) => mul_ln37_reg_1339_reg_n_81,
      P(28) => mul_ln37_reg_1339_reg_n_82,
      P(27) => mul_ln37_reg_1339_reg_n_83,
      P(26) => mul_ln37_reg_1339_reg_n_84,
      P(25) => mul_ln37_reg_1339_reg_n_85,
      P(24) => mul_ln37_reg_1339_reg_n_86,
      P(23) => mul_ln37_reg_1339_reg_n_87,
      P(22) => mul_ln37_reg_1339_reg_n_88,
      P(21) => mul_ln37_reg_1339_reg_n_89,
      P(20) => mul_ln37_reg_1339_reg_n_90,
      P(19) => mul_ln37_reg_1339_reg_n_91,
      P(18) => mul_ln37_reg_1339_reg_n_92,
      P(17) => mul_ln37_reg_1339_reg_n_93,
      P(16) => mul_ln37_reg_1339_reg_n_94,
      P(15) => mul_ln37_reg_1339_reg_n_95,
      P(14 downto 0) => sext_ln37_4_fu_1069_p1(17 downto 3),
      PATTERNBDETECT => NLW_mul_ln37_reg_1339_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln37_reg_1339_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_ln37_fu_1043_p2_n_111,
      PCIN(46) => mul_ln37_fu_1043_p2_n_112,
      PCIN(45) => mul_ln37_fu_1043_p2_n_113,
      PCIN(44) => mul_ln37_fu_1043_p2_n_114,
      PCIN(43) => mul_ln37_fu_1043_p2_n_115,
      PCIN(42) => mul_ln37_fu_1043_p2_n_116,
      PCIN(41) => mul_ln37_fu_1043_p2_n_117,
      PCIN(40) => mul_ln37_fu_1043_p2_n_118,
      PCIN(39) => mul_ln37_fu_1043_p2_n_119,
      PCIN(38) => mul_ln37_fu_1043_p2_n_120,
      PCIN(37) => mul_ln37_fu_1043_p2_n_121,
      PCIN(36) => mul_ln37_fu_1043_p2_n_122,
      PCIN(35) => mul_ln37_fu_1043_p2_n_123,
      PCIN(34) => mul_ln37_fu_1043_p2_n_124,
      PCIN(33) => mul_ln37_fu_1043_p2_n_125,
      PCIN(32) => mul_ln37_fu_1043_p2_n_126,
      PCIN(31) => mul_ln37_fu_1043_p2_n_127,
      PCIN(30) => mul_ln37_fu_1043_p2_n_128,
      PCIN(29) => mul_ln37_fu_1043_p2_n_129,
      PCIN(28) => mul_ln37_fu_1043_p2_n_130,
      PCIN(27) => mul_ln37_fu_1043_p2_n_131,
      PCIN(26) => mul_ln37_fu_1043_p2_n_132,
      PCIN(25) => mul_ln37_fu_1043_p2_n_133,
      PCIN(24) => mul_ln37_fu_1043_p2_n_134,
      PCIN(23) => mul_ln37_fu_1043_p2_n_135,
      PCIN(22) => mul_ln37_fu_1043_p2_n_136,
      PCIN(21) => mul_ln37_fu_1043_p2_n_137,
      PCIN(20) => mul_ln37_fu_1043_p2_n_138,
      PCIN(19) => mul_ln37_fu_1043_p2_n_139,
      PCIN(18) => mul_ln37_fu_1043_p2_n_140,
      PCIN(17) => mul_ln37_fu_1043_p2_n_141,
      PCIN(16) => mul_ln37_fu_1043_p2_n_142,
      PCIN(15) => mul_ln37_fu_1043_p2_n_143,
      PCIN(14) => mul_ln37_fu_1043_p2_n_144,
      PCIN(13) => mul_ln37_fu_1043_p2_n_145,
      PCIN(12) => mul_ln37_fu_1043_p2_n_146,
      PCIN(11) => mul_ln37_fu_1043_p2_n_147,
      PCIN(10) => mul_ln37_fu_1043_p2_n_148,
      PCIN(9) => mul_ln37_fu_1043_p2_n_149,
      PCIN(8) => mul_ln37_fu_1043_p2_n_150,
      PCIN(7) => mul_ln37_fu_1043_p2_n_151,
      PCIN(6) => mul_ln37_fu_1043_p2_n_152,
      PCIN(5) => mul_ln37_fu_1043_p2_n_153,
      PCIN(4) => mul_ln37_fu_1043_p2_n_154,
      PCIN(3) => mul_ln37_fu_1043_p2_n_155,
      PCIN(2) => mul_ln37_fu_1043_p2_n_156,
      PCIN(1) => mul_ln37_fu_1043_p2_n_157,
      PCIN(0) => mul_ln37_fu_1043_p2_n_158,
      PCOUT(47 downto 0) => NLW_mul_ln37_reg_1339_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln37_reg_1339_reg_UNDERFLOW_UNCONNECTED
    );
\mul_ln37_reg_1339_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln37_reg_1339[14]_i_1_n_5\,
      Q => sext_ln37_4_fu_1069_p1(0),
      R => '0'
    );
\mul_ln37_reg_1339_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln37_reg_1339[15]_i_1_n_5\,
      Q => sext_ln37_4_fu_1069_p1(1),
      R => '0'
    );
\mul_ln37_reg_1339_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln37_reg_1339[16]_i_1_n_5\,
      Q => sext_ln37_4_fu_1069_p1(2),
      R => '0'
    );
mul_ln37_reg_1339_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln30_reg_1258_pp1_iter2_reg,
      O => mul_ln37_reg_1339_reg_i_1_n_5
    );
network_mac_muladd_4ns_7ns_7s_10_1_1_U86: entity work.bd_0_hls_inst_0_network_mac_muladd_4ns_7ns_7s_10_1_1
     port map (
      D(3 downto 0) => select_ln34_7_fu_868_p3(3 downto 0),
      Q(2 downto 0) => out_w_0_reg_402(2 downto 0),
      \ap_CS_fsm_reg[4]\ => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      icmp_ln30_fu_760_p2 => icmp_ln30_fu_760_p2,
      \icmp_ln30_reg_1258_reg[0]\ => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_25,
      \icmp_ln30_reg_1258_reg[0]_0\(8 downto 0) => indvar_flatten18_reg_369_reg(8 downto 0),
      icmp_ln32_fu_778_p2 => icmp_ln32_fu_778_p2,
      \icmp_ln32_reg_1267_reg[0]\(6 downto 0) => indvar_flatten_reg_391_reg(6 downto 0),
      \in_d_0_reg_423_reg[3]\(0) => ap_CS_fsm_pp1_stage0,
      \in_d_0_reg_423_reg[3]_0\ => \icmp_ln30_reg_1258_reg_n_5_[0]\,
      \in_d_0_reg_423_reg[3]_1\(3 downto 0) => in_d_0_reg_423(3 downto 0),
      \in_d_0_reg_423_reg[3]_2\(3 downto 0) => in_d_reg_1304(3 downto 0),
      \in_d_reg_1304_reg[3]\(3 downto 0) => ap_phi_mux_in_d_0_phi_fu_427_p4(3 downto 0),
      \indvar_flatten_reg_391_reg[6]\ => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_27,
      input_r_address0(9 downto 0) => input_r_address0(9 downto 0),
      \out_w_0_reg_402_reg[0]\ => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_21,
      p_1_in => p_1_in,
      \select_ln34_8_reg_1293_reg[2]\ => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_26,
      \select_ln34_8_reg_1293_reg[2]_0\(2 downto 0) => select_ln34_8_reg_1293(2 downto 0),
      zext_ln34_fu_750_p1(0) => zext_ln34_fu_750_p1(1),
      zext_ln37_11_fu_740_p1(2 downto 0) => zext_ln37_11_fu_740_p1(5 downto 3)
    );
network_mux_164_32_1_1_U85: entity work.bd_0_hls_inst_0_network_mux_164_32_1_1_9
     port map (
      A(14) => tmp_fu_1003_p18(31),
      A(13 downto 0) => tmp_fu_1003_p18(13 downto 0),
      Q(3 downto 0) => select_ln34_7_reg_1287_pp1_iter1_reg(3 downto 0),
      mul_ln37_fu_1043_p2_i_17_0(14) => kernel_buffer_15_37_fu_278(31),
      mul_ln37_fu_1043_p2_i_17_0(13 downto 0) => kernel_buffer_15_37_fu_278(13 downto 0),
      mul_ln37_fu_1043_p2_i_17_1(14) => kernel_buffer_15_36_fu_274(31),
      mul_ln37_fu_1043_p2_i_17_1(13 downto 0) => kernel_buffer_15_36_fu_274(13 downto 0),
      mul_ln37_fu_1043_p2_i_17_2(14) => kernel_buffer_15_35_fu_270(31),
      mul_ln37_fu_1043_p2_i_17_2(13 downto 0) => kernel_buffer_15_35_fu_270(13 downto 0),
      mul_ln37_fu_1043_p2_i_17_3(14) => kernel_buffer_15_34_fu_266(31),
      mul_ln37_fu_1043_p2_i_17_3(13 downto 0) => kernel_buffer_15_34_fu_266(13 downto 0),
      mul_ln37_fu_1043_p2_i_17_4(14) => kernel_buffer_15_33_fu_262(31),
      mul_ln37_fu_1043_p2_i_17_4(13 downto 0) => kernel_buffer_15_33_fu_262(13 downto 0),
      mul_ln37_fu_1043_p2_i_17_5(14) => kernel_buffer_15_32_fu_258(31),
      mul_ln37_fu_1043_p2_i_17_5(13 downto 0) => kernel_buffer_15_32_fu_258(13 downto 0),
      mul_ln37_fu_1043_p2_i_17_6(14) => kernel_buffer_15_31_fu_254(31),
      mul_ln37_fu_1043_p2_i_17_6(13 downto 0) => kernel_buffer_15_31_fu_254(13 downto 0),
      mul_ln37_fu_1043_p2_i_17_7(14) => kernel_buffer_15_fu_250(31),
      mul_ln37_fu_1043_p2_i_17_7(13 downto 0) => kernel_buffer_15_fu_250(13 downto 0),
      mul_ln37_fu_1043_p2_i_18_0(14) => kernel_buffer_15_016_fu_306(31),
      mul_ln37_fu_1043_p2_i_18_0(13 downto 0) => kernel_buffer_15_016_fu_306(13 downto 0),
      mul_ln37_fu_1043_p2_i_18_1(14) => kernel_buffer_15_43_fu_302(31),
      mul_ln37_fu_1043_p2_i_18_1(13 downto 0) => kernel_buffer_15_43_fu_302(13 downto 0),
      mul_ln37_fu_1043_p2_i_18_2(14) => kernel_buffer_15_42_fu_298(31),
      mul_ln37_fu_1043_p2_i_18_2(13 downto 0) => kernel_buffer_15_42_fu_298(13 downto 0),
      mul_ln37_fu_1043_p2_i_18_3(14) => kernel_buffer_15_41_fu_294(31),
      mul_ln37_fu_1043_p2_i_18_3(13 downto 0) => kernel_buffer_15_41_fu_294(13 downto 0),
      mul_ln37_fu_1043_p2_i_18_4(14) => kernel_buffer_15_40_fu_290(31),
      mul_ln37_fu_1043_p2_i_18_4(13 downto 0) => kernel_buffer_15_40_fu_290(13 downto 0),
      mul_ln37_fu_1043_p2_i_18_5(14) => kernel_buffer_15_39_fu_286(31),
      mul_ln37_fu_1043_p2_i_18_5(13 downto 0) => kernel_buffer_15_39_fu_286(13 downto 0),
      mul_ln37_fu_1043_p2_i_18_6(14) => kernel_buffer_15_38_fu_282(31),
      mul_ln37_fu_1043_p2_i_18_6(13 downto 0) => kernel_buffer_15_38_fu_282(13 downto 0)
    );
\out_d_0_reg_336[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_513_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state10,
      O => out_d_0_reg_336
    );
\out_d_0_reg_336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1233(0),
      Q => \out_d_0_reg_336_reg_n_5_[0]\,
      R => out_d_0_reg_336
    );
\out_d_0_reg_336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1233(1),
      Q => \out_d_0_reg_336_reg_n_5_[1]\,
      R => out_d_0_reg_336
    );
\out_d_0_reg_336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1233(2),
      Q => \out_d_0_reg_336_reg_n_5_[2]\,
      R => out_d_0_reg_336
    );
\out_d_0_reg_336_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1233(3),
      Q => \out_d_0_reg_336_reg_n_5_[3]\,
      R => out_d_0_reg_336
    );
\out_d_reg_1233[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[0]\,
      O => out_d_fu_450_p2(0)
    );
\out_d_reg_1233[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[0]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      O => out_d_fu_450_p2(1)
    );
\out_d_reg_1233[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[2]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[0]\,
      O => out_d_fu_450_p2(2)
    );
\out_d_reg_1233[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[3]\,
      I1 => \out_d_0_reg_336_reg_n_5_[2]\,
      I2 => \out_d_0_reg_336_reg_n_5_[0]\,
      I3 => \out_d_0_reg_336_reg_n_5_[1]\,
      O => out_d_fu_450_p2(3)
    );
\out_d_reg_1233_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_450_p2(0),
      Q => out_d_reg_1233(0),
      R => '0'
    );
\out_d_reg_1233_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_450_p2(1),
      Q => out_d_reg_1233(1),
      R => '0'
    );
\out_d_reg_1233_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_450_p2(2),
      Q => out_d_reg_1233(2),
      R => '0'
    );
\out_d_reg_1233_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_450_p2(3),
      Q => out_d_reg_1233(3),
      R => '0'
    );
\out_h_0_reg_380[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      I2 => icmp_ln32_fu_778_p2,
      I3 => zext_ln37_11_fu_740_p1(3),
      O => \out_h_0_reg_380[0]_i_1_n_5\
    );
\out_h_0_reg_380[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      I2 => zext_ln37_11_fu_740_p1(3),
      I3 => icmp_ln32_fu_778_p2,
      I4 => zext_ln37_11_fu_740_p1(4),
      O => \out_h_0_reg_380[1]_i_1_n_5\
    );
\out_h_0_reg_380[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      I2 => zext_ln37_11_fu_740_p1(3),
      I3 => zext_ln37_11_fu_740_p1(4),
      I4 => icmp_ln32_fu_778_p2,
      I5 => zext_ln37_11_fu_740_p1(5),
      O => \out_h_0_reg_380[2]_i_1_n_5\
    );
\out_h_0_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_0_reg_380[0]_i_1_n_5\,
      Q => zext_ln37_11_fu_740_p1(3),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_0_reg_380[1]_i_1_n_5\,
      Q => zext_ln37_11_fu_740_p1(4),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_0_reg_380[2]_i_1_n_5\,
      Q => zext_ln37_11_fu_740_p1(5),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_402[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => out_w_0_reg_402(0),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \icmp_ln30_reg_1258_reg_n_5_[0]\,
      I4 => select_ln34_8_reg_1293(0),
      O => zext_ln34_fu_750_p1(0)
    );
\out_w_0_reg_402[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => out_w_0_reg_402(2),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \icmp_ln30_reg_1258_reg_n_5_[0]\,
      I4 => select_ln34_8_reg_1293(2),
      O => zext_ln34_fu_750_p1(2)
    );
\out_w_0_reg_402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln34_fu_750_p1(0),
      Q => out_w_0_reg_402(0),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln34_fu_750_p1(1),
      Q => out_w_0_reg_402(1),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln34_fu_750_p1(2),
      Q => out_w_0_reg_402(2),
      R => ap_CS_fsm_state4
    );
\phi_mul_reg_347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1224(0),
      Q => phi_mul_reg_347(0),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1224(1),
      Q => phi_mul_reg_347(1),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1224(2),
      Q => phi_mul_reg_347(2),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1224(3),
      Q => phi_mul_reg_347(3),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1224(4),
      Q => phi_mul_reg_347(4),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1224(5),
      Q => phi_mul_reg_347(5),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1224(6),
      Q => phi_mul_reg_347(6),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1224(7),
      Q => phi_mul_reg_347(7),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1224(8),
      Q => phi_mul_reg_347(8),
      R => out_d_0_reg_336
    );
ram_reg_0_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000080008"
    )
        port map (
      I0 => Q(4),
      I1 => \^output_r_address0\(9),
      I2 => Q(1),
      I3 => Q(2),
      I4 => ram_reg_0_i_140(0),
      I5 => Q(5),
      O => \ap_CS_fsm_reg[23]\
    );
ram_reg_0_i_259: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => Q(5),
      I1 => icmp_ln34_3_reg_1320_pp1_iter3_reg,
      I2 => \^output_r_ce0\,
      I3 => Q(4),
      I4 => Q(0),
      O => \ap_CS_fsm_reg[39]\
    );
ram_reg_0_i_384: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_501_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_384_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_384_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ram_reg_0_i_502_n_5,
      O(3 downto 2) => NLW_ram_reg_0_i_384_O_UNCONNECTED(3 downto 2),
      O(1) => trunc_ln42_fu_1087_p1(16),
      O(0) => NLW_ram_reg_0_i_384_O_UNCONNECTED(0),
      S(3 downto 2) => B"00",
      S(1) => ram_reg_0_i_503_n_5,
      S(0) => ram_reg_0_i_504_n_5
    );
ram_reg_0_i_385: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_385_n_5,
      CO(2) => ram_reg_0_i_385_n_6,
      CO(1) => ram_reg_0_i_385_n_7,
      CO(0) => ram_reg_0_i_385_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_4_fu_1069_p1(3 downto 0),
      O(3 downto 0) => trunc_ln42_fu_1087_p1(3 downto 0),
      S(3) => ram_reg_0_i_505_n_5,
      S(2) => ram_reg_0_i_506_n_5,
      S(1) => ram_reg_0_i_507_n_5,
      S(0) => ram_reg_0_i_508_n_5
    );
ram_reg_0_i_501: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_6_i_14_n_5,
      CO(3) => ram_reg_0_i_501_n_5,
      CO(2) => ram_reg_0_i_501_n_6,
      CO(1) => ram_reg_0_i_501_n_7,
      CO(0) => ram_reg_0_i_501_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_562_n_5,
      DI(2) => ram_reg_0_i_563_n_5,
      DI(1) => ram_reg_0_i_564_n_5,
      DI(0) => sext_ln37_4_fu_1069_p1(16),
      O(3 downto 0) => NLW_ram_reg_0_i_501_O_UNCONNECTED(3 downto 0),
      S(3) => ram_reg_0_i_565_n_5,
      S(2) => ram_reg_0_i_566_n_5,
      S(1) => ram_reg_0_i_567_n_5,
      S(0) => ram_reg_0_i_568_n_5
    );
ram_reg_0_i_502: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => sext_ln33_reg_1238(17),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => buffer_0_reg_413(20),
      O => ram_reg_0_i_502_n_5
    );
ram_reg_0_i_503: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_413(21),
      I1 => buffer_0_reg_413(20),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      O => ram_reg_0_i_503_n_5
    );
ram_reg_0_i_504: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_413(19),
      I1 => buffer_0_reg_413(20),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      O => ram_reg_0_i_504_n_5
    );
ram_reg_0_i_505: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(3),
      I1 => sext_ln33_reg_1238(3),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(3),
      O => ram_reg_0_i_505_n_5
    );
ram_reg_0_i_506: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(2),
      I1 => sext_ln33_reg_1238(2),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(2),
      O => ram_reg_0_i_506_n_5
    );
ram_reg_0_i_507: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(1),
      I1 => sext_ln33_reg_1238(1),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(1),
      O => ram_reg_0_i_507_n_5
    );
ram_reg_0_i_508: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(0),
      I1 => sext_ln33_reg_1238(0),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(0),
      O => ram_reg_0_i_508_n_5
    );
ram_reg_0_i_562: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FD"
    )
        port map (
      I0 => buffer_0_reg_413(19),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln33_reg_1238(17),
      O => ram_reg_0_i_562_n_5
    );
ram_reg_0_i_563: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FD"
    )
        port map (
      I0 => buffer_0_reg_413(18),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln33_reg_1238(17),
      O => ram_reg_0_i_563_n_5
    );
ram_reg_0_i_564: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FD"
    )
        port map (
      I0 => buffer_0_reg_413(17),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => sext_ln33_reg_1238(17),
      O => ram_reg_0_i_564_n_5
    );
ram_reg_0_i_565: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFD"
    )
        port map (
      I0 => buffer_0_reg_413(18),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(19),
      O => ram_reg_0_i_565_n_5
    );
ram_reg_0_i_566: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFD"
    )
        port map (
      I0 => buffer_0_reg_413(17),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(18),
      O => ram_reg_0_i_566_n_5
    );
ram_reg_0_i_567: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => sext_ln33_reg_1238(17),
      I1 => and_ln31_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(17),
      I4 => sext_ln37_4_fu_1069_p1(17),
      O => ram_reg_0_i_567_n_5
    );
ram_reg_0_i_568: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(16),
      I1 => sext_ln33_reg_1238(17),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(16),
      O => ram_reg_0_i_568_n_5
    );
ram_reg_0_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000FF0080"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => Q(4),
      I3 => MemBank_B_address011_out,
      I4 => Q(5),
      I5 => ram_reg_0_i_19,
      O => \ap_CS_fsm_reg[4]_0\
    );
ram_reg_2_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_385_n_5,
      CO(3) => ram_reg_2_i_15_n_5,
      CO(2) => ram_reg_2_i_15_n_6,
      CO(1) => ram_reg_2_i_15_n_7,
      CO(0) => ram_reg_2_i_15_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_4_fu_1069_p1(7 downto 4),
      O(3 downto 0) => trunc_ln42_fu_1087_p1(7 downto 4),
      S(3) => ram_reg_2_i_28_n_5,
      S(2) => ram_reg_2_i_29_n_5,
      S(1) => ram_reg_2_i_30_n_5,
      S(0) => ram_reg_2_i_31_n_5
    );
ram_reg_2_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(7),
      I1 => sext_ln33_reg_1238(7),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(7),
      O => ram_reg_2_i_28_n_5
    );
ram_reg_2_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(6),
      I1 => sext_ln33_reg_1238(6),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(6),
      O => ram_reg_2_i_29_n_5
    );
ram_reg_2_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(5),
      I1 => sext_ln33_reg_1238(5),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(5),
      O => ram_reg_2_i_30_n_5
    );
ram_reg_2_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(4),
      I1 => sext_ln33_reg_1238(4),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(4),
      O => ram_reg_2_i_31_n_5
    );
ram_reg_4_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_2_i_15_n_5,
      CO(3) => ram_reg_4_i_14_n_5,
      CO(2) => ram_reg_4_i_14_n_6,
      CO(1) => ram_reg_4_i_14_n_7,
      CO(0) => ram_reg_4_i_14_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_4_fu_1069_p1(11 downto 8),
      O(3 downto 0) => trunc_ln42_fu_1087_p1(11 downto 8),
      S(3) => ram_reg_4_i_27_n_5,
      S(2) => ram_reg_4_i_28_n_5,
      S(1) => ram_reg_4_i_29_n_5,
      S(0) => ram_reg_4_i_30_n_5
    );
ram_reg_4_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(11),
      I1 => sext_ln33_reg_1238(11),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(11),
      O => ram_reg_4_i_27_n_5
    );
ram_reg_4_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(10),
      I1 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => buffer_0_reg_413(10),
      O => ram_reg_4_i_28_n_5
    );
ram_reg_4_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(9),
      I1 => sext_ln33_reg_1238(17),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(9),
      O => ram_reg_4_i_29_n_5
    );
ram_reg_4_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(8),
      I1 => sext_ln33_reg_1238(8),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(8),
      O => ram_reg_4_i_30_n_5
    );
ram_reg_6_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_4_i_14_n_5,
      CO(3) => ram_reg_6_i_14_n_5,
      CO(2) => ram_reg_6_i_14_n_6,
      CO(1) => ram_reg_6_i_14_n_7,
      CO(0) => ram_reg_6_i_14_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_4_fu_1069_p1(15 downto 12),
      O(3 downto 0) => trunc_ln42_fu_1087_p1(15 downto 12),
      S(3) => ram_reg_6_i_27_n_5,
      S(2) => ram_reg_6_i_28_n_5,
      S(1) => ram_reg_6_i_29_n_5,
      S(0) => ram_reg_6_i_30_n_5
    );
ram_reg_6_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(15),
      I1 => sext_ln33_reg_1238(17),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(15),
      O => ram_reg_6_i_27_n_5
    );
ram_reg_6_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(14),
      I1 => sext_ln33_reg_1238(17),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(14),
      O => ram_reg_6_i_28_n_5
    );
ram_reg_6_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(13),
      I1 => sext_ln33_reg_1238(17),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(13),
      O => ram_reg_6_i_29_n_5
    );
ram_reg_6_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln37_4_fu_1069_p1(12),
      I1 => sext_ln33_reg_1238(17),
      I2 => and_ln31_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln32_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(12),
      O => ram_reg_6_i_30_n_5
    );
\select_ln31_7_reg_1272[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln37_11_fu_740_p1(3),
      I1 => icmp_ln32_fu_778_p2,
      O => select_ln31_7_fu_814_p3(0)
    );
\select_ln31_7_reg_1272[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => zext_ln37_11_fu_740_p1(4),
      I1 => zext_ln37_11_fu_740_p1(3),
      I2 => icmp_ln32_fu_778_p2,
      O => select_ln31_7_fu_814_p3(1)
    );
\select_ln31_7_reg_1272[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => icmp_ln32_fu_778_p2,
      I1 => zext_ln37_11_fu_740_p1(4),
      I2 => zext_ln37_11_fu_740_p1(3),
      I3 => zext_ln37_11_fu_740_p1(5),
      O => select_ln31_7_fu_814_p3(2)
    );
\select_ln31_7_reg_1272[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1998"
    )
        port map (
      I0 => icmp_ln32_fu_778_p2,
      I1 => zext_ln37_11_fu_740_p1(3),
      I2 => zext_ln37_11_fu_740_p1(5),
      I3 => zext_ln37_11_fu_740_p1(4),
      O => select_ln31_7_fu_814_p3(3)
    );
\select_ln31_7_reg_1272[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C98"
    )
        port map (
      I0 => icmp_ln32_fu_778_p2,
      I1 => zext_ln37_11_fu_740_p1(4),
      I2 => zext_ln37_11_fu_740_p1(5),
      I3 => zext_ln37_11_fu_740_p1(3),
      O => select_ln31_7_fu_814_p3(4)
    );
\select_ln31_7_reg_1272[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4CC8"
    )
        port map (
      I0 => icmp_ln32_fu_778_p2,
      I1 => zext_ln37_11_fu_740_p1(5),
      I2 => zext_ln37_11_fu_740_p1(3),
      I3 => zext_ln37_11_fu_740_p1(4),
      O => select_ln31_7_fu_814_p3(5)
    );
\select_ln31_7_reg_1272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      D => select_ln31_7_fu_814_p3(0),
      Q => select_ln31_7_reg_1272(0),
      R => '0'
    );
\select_ln31_7_reg_1272_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      D => select_ln31_7_fu_814_p3(1),
      Q => select_ln31_7_reg_1272(1),
      R => '0'
    );
\select_ln31_7_reg_1272_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      D => select_ln31_7_fu_814_p3(2),
      Q => select_ln31_7_reg_1272(2),
      R => '0'
    );
\select_ln31_7_reg_1272_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      D => select_ln31_7_fu_814_p3(3),
      Q => select_ln31_7_reg_1272(3),
      R => '0'
    );
\select_ln31_7_reg_1272_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      D => select_ln31_7_fu_814_p3(4),
      Q => select_ln31_7_reg_1272(4),
      R => '0'
    );
\select_ln31_7_reg_1272_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      D => select_ln31_7_fu_814_p3(5),
      Q => select_ln31_7_reg_1272(5),
      R => '0'
    );
\select_ln34_7_reg_1287_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln34_7_reg_1287(0),
      Q => select_ln34_7_reg_1287_pp1_iter1_reg(0),
      R => '0'
    );
\select_ln34_7_reg_1287_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln34_7_reg_1287(1),
      Q => select_ln34_7_reg_1287_pp1_iter1_reg(1),
      R => '0'
    );
\select_ln34_7_reg_1287_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln34_7_reg_1287(2),
      Q => select_ln34_7_reg_1287_pp1_iter1_reg(2),
      R => '0'
    );
\select_ln34_7_reg_1287_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln34_7_reg_1287(3),
      Q => select_ln34_7_reg_1287_pp1_iter1_reg(3),
      R => '0'
    );
\select_ln34_7_reg_1287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      D => select_ln34_7_fu_868_p3(0),
      Q => select_ln34_7_reg_1287(0),
      R => '0'
    );
\select_ln34_7_reg_1287_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      D => select_ln34_7_fu_868_p3(1),
      Q => select_ln34_7_reg_1287(1),
      R => '0'
    );
\select_ln34_7_reg_1287_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      D => select_ln34_7_fu_868_p3(2),
      Q => select_ln34_7_reg_1287(2),
      R => '0'
    );
\select_ln34_7_reg_1287_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15,
      D => select_ln34_7_fu_868_p3(3),
      Q => select_ln34_7_reg_1287(3),
      R => '0'
    );
\select_ln34_8_reg_1293[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_21,
      O => select_ln34_8_fu_880_p3(0)
    );
\select_ln34_8_reg_1293[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001DFFE200"
    )
        port map (
      I0 => out_w_0_reg_402(0),
      I1 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_25,
      I2 => select_ln34_8_reg_1293(0),
      I3 => p_1_in,
      I4 => zext_ln34_fu_750_p1(1),
      I5 => icmp_ln32_fu_778_p2,
      O => select_ln34_8_fu_880_p3(1)
    );
\select_ln34_8_reg_1293[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080007F"
    )
        port map (
      I0 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_21,
      I1 => zext_ln34_fu_750_p1(1),
      I2 => p_1_in,
      I3 => icmp_ln32_fu_778_p2,
      I4 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_26,
      O => select_ln34_8_fu_880_p3(2)
    );
\select_ln34_8_reg_1293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => select_ln34_8_fu_880_p3(0),
      Q => select_ln34_8_reg_1293(0),
      R => '0'
    );
\select_ln34_8_reg_1293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => select_ln34_8_fu_880_p3(1),
      Q => select_ln34_8_reg_1293(1),
      R => '0'
    );
\select_ln34_8_reg_1293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => select_ln34_8_fu_880_p3(2),
      Q => select_ln34_8_reg_1293(2),
      R => '0'
    );
\sext_ln33_reg_1238[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[0]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[2]\,
      O => tmp_6_fu_460_p10(0)
    );
\sext_ln33_reg_1238[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[1]\,
      I1 => \out_d_0_reg_336_reg_n_5_[2]\,
      O => tmp_6_fu_460_p10(11)
    );
\sext_ln33_reg_1238[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_336_reg_n_5_[3]\,
      I2 => \out_d_0_reg_336_reg_n_5_[0]\,
      I3 => \out_d_0_reg_336_reg_n_5_[1]\,
      I4 => \out_d_0_reg_336_reg_n_5_[2]\,
      O => i_0_reg_3580
    );
\sext_ln33_reg_1238[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[0]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      O => tmp_6_fu_460_p10(15)
    );
\sext_ln33_reg_1238[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B5"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[0]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[2]\,
      O => tmp_6_fu_460_p10(1)
    );
\sext_ln33_reg_1238[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[2]\,
      I1 => \out_d_0_reg_336_reg_n_5_[0]\,
      I2 => \out_d_0_reg_336_reg_n_5_[1]\,
      O => tmp_6_fu_460_p10(2)
    );
\sext_ln33_reg_1238[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E7"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[2]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[0]\,
      O => tmp_6_fu_460_p10(3)
    );
\sext_ln33_reg_1238[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A1"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[0]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[2]\,
      O => tmp_6_fu_460_p10(4)
    );
\sext_ln33_reg_1238[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[2]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[0]\,
      O => tmp_6_fu_460_p10(6)
    );
\sext_ln33_reg_1238[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[2]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[0]\,
      O => \sext_ln33_reg_1238[7]_i_1_n_5\
    );
\sext_ln33_reg_1238[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[2]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[0]\,
      O => \sext_ln33_reg_1238[8]_i_1_n_5\
    );
\sext_ln33_reg_1238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(0),
      Q => sext_ln33_reg_1238(0),
      R => '0'
    );
\sext_ln33_reg_1238_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(11),
      Q => sext_ln33_reg_1238(11),
      R => '0'
    );
\sext_ln33_reg_1238_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(15),
      Q => sext_ln33_reg_1238(17),
      R => '0'
    );
\sext_ln33_reg_1238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(1),
      Q => sext_ln33_reg_1238(1),
      R => '0'
    );
\sext_ln33_reg_1238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(2),
      Q => sext_ln33_reg_1238(2),
      R => '0'
    );
\sext_ln33_reg_1238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(3),
      Q => sext_ln33_reg_1238(3),
      R => '0'
    );
\sext_ln33_reg_1238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(4),
      Q => sext_ln33_reg_1238(4),
      R => '0'
    );
\sext_ln33_reg_1238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => \out_d_0_reg_336_reg_n_5_[1]\,
      Q => sext_ln33_reg_1238(5),
      R => '0'
    );
\sext_ln33_reg_1238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(6),
      Q => sext_ln33_reg_1238(6),
      R => '0'
    );
\sext_ln33_reg_1238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => \sext_ln33_reg_1238[7]_i_1_n_5\,
      Q => sext_ln33_reg_1238(7),
      R => '0'
    );
\sext_ln33_reg_1238_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => \sext_ln33_reg_1238[8]_i_1_n_5\,
      Q => sext_ln33_reg_1238(8),
      R => '0'
    );
\shl_ln_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => \out_d_0_reg_336_reg_n_5_[0]\,
      Q => shl_ln_reg_1245(3),
      R => '0'
    );
\shl_ln_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => \out_d_0_reg_336_reg_n_5_[2]\,
      Q => shl_ln_reg_1245(5),
      R => '0'
    );
\tmp_reg_1334[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_reg_1334(31),
      I1 => icmp_ln30_reg_1258_pp1_iter1_reg,
      I2 => tmp_fu_1003_p18(31),
      O => \tmp_reg_1334[31]_i_1_n_5\
    );
\tmp_reg_1334_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_reg_1334[31]_i_1_n_5\,
      Q => tmp_reg_1334(31),
      R => '0'
    );
\zext_ln23_reg_1219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(0),
      Q => zext_ln23_reg_1219(0),
      R => '0'
    );
\zext_ln23_reg_1219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(1),
      Q => zext_ln23_reg_1219(1),
      R => '0'
    );
\zext_ln23_reg_1219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(2),
      Q => zext_ln23_reg_1219(2),
      R => '0'
    );
\zext_ln23_reg_1219_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(3),
      Q => zext_ln23_reg_1219(3),
      R => '0'
    );
\zext_ln23_reg_1219_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(4),
      Q => zext_ln23_reg_1219(4),
      R => '0'
    );
\zext_ln23_reg_1219_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(5),
      Q => zext_ln23_reg_1219(5),
      R => '0'
    );
\zext_ln23_reg_1219_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(6),
      Q => zext_ln23_reg_1219(6),
      R => '0'
    );
\zext_ln23_reg_1219_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(7),
      Q => zext_ln23_reg_1219(7),
      R => '0'
    );
\zext_ln23_reg_1219_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(8),
      Q => zext_ln23_reg_1219(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_3 is
  port (
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    output_r_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[30]\ : out STD_LOGIC;
    input_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    output_r_address0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    trunc_ln42_fu_1399_p1 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_0_i_89 : in STD_LOGIC;
    MemBank_B_address010_out : in STD_LOGIC;
    grp_padding2d_fix16_fu_495_input_r_ce0 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    grp_padding2d_fix16_fu_495_output_r_we0 : in STD_LOGIC;
    grp_pointwise_conv2d_fix_3_fu_489_ap_start_reg : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_3 : entity is "pointwise_conv2d_fix_3";
end bd_0_hls_inst_0_pointwise_conv2d_fix_3;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_3 is
  signal add_ln23_fu_590_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal add_ln23_reg_1536 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \add_ln23_reg_1536[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_1536[8]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_1536[8]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_1536_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_1536_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln23_reg_1536_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_1536_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_reg_1536_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_1536_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln23_reg_1536_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_1536_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_reg_1536_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_1536_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln30_fu_1070_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln43_1_fu_1265_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln43_1_reg_1636 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln43_1_reg_16360 : STD_LOGIC;
  signal \add_ln43_1_reg_1636[11]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636[12]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636[7]_i_5_n_5\ : STD_LOGIC;
  signal add_ln43_1_reg_1636_pp1_iter2_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \add_ln43_1_reg_1636_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[11]_i_3_n_8\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[11]_i_8_n_6\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[11]_i_8_n_7\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[11]_i_8_n_8\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln43_1_reg_1636_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal and_ln31_reg_1589 : STD_LOGIC;
  signal and_ln31_reg_1589_pp1_iter1_reg : STD_LOGIC;
  signal and_ln31_reg_1589_pp1_iter2_reg : STD_LOGIC;
  signal and_ln31_reg_1589_pp1_iter3_reg : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_1__5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_1__4_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_phi_mux_in_d_0_phi_fu_579_p4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal buffer_0_reg_565 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \buffer_0_reg_565[11]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[11]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[11]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[11]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[11]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[11]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[11]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[11]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[15]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[15]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[15]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[15]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[15]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[15]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[15]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[15]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[19]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[19]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[19]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[19]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[19]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[19]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[19]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[19]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[21]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[21]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[21]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[21]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[3]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[3]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[3]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[3]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[3]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[3]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[3]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[3]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[7]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[7]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[7]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[7]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[7]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[7]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[7]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565[7]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[19]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[21]_i_2_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[21]_i_2_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[21]_i_2_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_565_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_489_ap_ready : STD_LOGIC;
  signal i_0_reg_510 : STD_LOGIC;
  signal i_0_reg_5100 : STD_LOGIC;
  signal i_0_reg_510_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_668_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal icmp_ln30_fu_1064_p2 : STD_LOGIC;
  signal icmp_ln30_reg_1570_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln30_reg_1570_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln30_reg_1570_pp1_iter3_reg : STD_LOGIC;
  signal \icmp_ln30_reg_1570_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln32_fu_1082_p2 : STD_LOGIC;
  signal icmp_ln32_reg_1579 : STD_LOGIC;
  signal icmp_ln32_reg_1579_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln32_reg_1579_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln32_reg_1579_pp1_iter3_reg : STD_LOGIC;
  signal icmp_ln34_2_fu_1251_p2 : STD_LOGIC;
  signal icmp_ln34_2_reg_1632 : STD_LOGIC;
  signal \icmp_ln34_2_reg_1632[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln34_2_reg_1632_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln34_2_reg_1632_pp1_iter3_reg : STD_LOGIC;
  signal in_d_0_reg_575 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_d_0_reg_5751 : STD_LOGIC;
  signal in_d_fu_1214_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_d_reg_1616 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \in_d_reg_1616[3]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten18_reg_5210 : STD_LOGIC;
  signal \indvar_flatten18_reg_521[10]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten18_reg_521_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \indvar_flatten_reg_543[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_543[1]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_543[2]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_543[3]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_543[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_543[5]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_543[5]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_543[6]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_543[7]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_543[7]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten_reg_543_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal kernel_buffer_15_016_fu_458 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_016_fu_4580 : STD_LOGIC;
  signal \kernel_buffer_15_016_fu_458[31]_i_7_n_5\ : STD_LOGIC;
  signal kernel_buffer_15_17_fu_406 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_17_fu_4060 : STD_LOGIC;
  signal kernel_buffer_15_18_fu_410 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_18_fu_4100 : STD_LOGIC;
  signal kernel_buffer_15_19_fu_414 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_19_fu_4140 : STD_LOGIC;
  signal kernel_buffer_15_20_fu_418 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_20_fu_4180 : STD_LOGIC;
  signal kernel_buffer_15_21_fu_422 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_21_fu_4220 : STD_LOGIC;
  signal kernel_buffer_15_22_fu_426 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_22_fu_4260 : STD_LOGIC;
  signal kernel_buffer_15_23_fu_430 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_23_fu_4300 : STD_LOGIC;
  signal kernel_buffer_15_24_fu_434 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_24_fu_4340 : STD_LOGIC;
  signal kernel_buffer_15_25_fu_438 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_25_fu_4380 : STD_LOGIC;
  signal kernel_buffer_15_26_fu_442 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_26_fu_4420 : STD_LOGIC;
  signal kernel_buffer_15_27_fu_446 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_27_fu_4460 : STD_LOGIC;
  signal kernel_buffer_15_28_fu_450 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_28_fu_4500 : STD_LOGIC;
  signal kernel_buffer_15_29_fu_454 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_29_fu_4540 : STD_LOGIC;
  signal kernel_buffer_15_fu_402 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_fu_4020 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_i_1_n_5 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_100 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_101 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_102 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_103 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_104 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_105 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_106 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_107 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_108 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_109 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_110 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_111 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_112 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_113 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_114 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_115 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_116 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_117 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_118 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_119 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_120 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_121 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_122 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_123 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_124 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_125 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_126 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_127 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_128 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_129 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_130 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_131 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_132 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_133 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_134 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_135 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_136 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_137 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_138 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_139 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_140 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_141 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_142 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_143 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_144 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_145 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_146 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_147 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_148 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_149 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_150 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_151 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_152 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_153 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_154 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_155 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_156 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_157 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_158 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_63 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_64 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_65 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_66 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_67 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_68 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_69 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_70 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_71 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_72 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_73 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_74 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_75 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_76 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_77 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_78 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_79 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_80 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_81 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_82 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_83 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_84 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_85 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_86 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_87 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_88 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_89 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_90 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_91 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_92 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_93 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_94 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_95 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_96 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_97 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_98 : STD_LOGIC;
  signal mul_ln37_fu_1355_p2_n_99 : STD_LOGIC;
  signal \mul_ln37_reg_1651[14]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln37_reg_1651[15]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln37_reg_1651[16]_i_1_n_5\ : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_i_1_n_5 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_63 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_64 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_65 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_66 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_67 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_68 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_69 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_70 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_71 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_72 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_73 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_74 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_75 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_76 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_77 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_78 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_79 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_80 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_81 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_82 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_83 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_84 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_85 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_86 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_87 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_88 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_89 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_90 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_91 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_92 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_93 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_94 : STD_LOGIC;
  signal mul_ln37_reg_1651_reg_n_95 : STD_LOGIC;
  signal mux_1_0 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal mux_4_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17 : STD_LOGIC;
  signal network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_22 : STD_LOGIC;
  signal network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_23 : STD_LOGIC;
  signal out_d_0_reg_488 : STD_LOGIC;
  signal \out_d_0_reg_488_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_488_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_488_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_488_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_d_0_reg_488_reg_n_5_[4]\ : STD_LOGIC;
  signal out_d_fu_602_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_1545 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_d_reg_1545[2]_i_1_n_5\ : STD_LOGIC;
  signal out_h_0_reg_532 : STD_LOGIC;
  signal \out_h_0_reg_532[0]_i_1_n_5\ : STD_LOGIC;
  signal out_h_0_reg_532_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_fu_1076_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal out_w_0_reg_554 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_0_in2_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal phi_mul_reg_499 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal ram_reg_0_i_126_n_5 : STD_LOGIC;
  signal ram_reg_0_i_382_n_8 : STD_LOGIC;
  signal ram_reg_0_i_383_n_5 : STD_LOGIC;
  signal ram_reg_0_i_383_n_6 : STD_LOGIC;
  signal ram_reg_0_i_383_n_7 : STD_LOGIC;
  signal ram_reg_0_i_383_n_8 : STD_LOGIC;
  signal ram_reg_0_i_493_n_5 : STD_LOGIC;
  signal ram_reg_0_i_493_n_6 : STD_LOGIC;
  signal ram_reg_0_i_493_n_7 : STD_LOGIC;
  signal ram_reg_0_i_493_n_8 : STD_LOGIC;
  signal ram_reg_0_i_495_n_5 : STD_LOGIC;
  signal ram_reg_0_i_496_n_5 : STD_LOGIC;
  signal ram_reg_0_i_497_n_5 : STD_LOGIC;
  signal ram_reg_0_i_498_n_5 : STD_LOGIC;
  signal ram_reg_0_i_499_n_5 : STD_LOGIC;
  signal ram_reg_0_i_500_n_5 : STD_LOGIC;
  signal ram_reg_0_i_557_n_5 : STD_LOGIC;
  signal ram_reg_0_i_558_n_5 : STD_LOGIC;
  signal ram_reg_0_i_559_n_5 : STD_LOGIC;
  signal ram_reg_0_i_560_n_5 : STD_LOGIC;
  signal ram_reg_0_i_561_n_5 : STD_LOGIC;
  signal ram_reg_2_i_14_n_5 : STD_LOGIC;
  signal ram_reg_2_i_14_n_6 : STD_LOGIC;
  signal ram_reg_2_i_14_n_7 : STD_LOGIC;
  signal ram_reg_2_i_14_n_8 : STD_LOGIC;
  signal ram_reg_2_i_24_n_5 : STD_LOGIC;
  signal ram_reg_2_i_25_n_5 : STD_LOGIC;
  signal ram_reg_2_i_26_n_5 : STD_LOGIC;
  signal ram_reg_2_i_27_n_5 : STD_LOGIC;
  signal ram_reg_4_i_13_n_5 : STD_LOGIC;
  signal ram_reg_4_i_13_n_6 : STD_LOGIC;
  signal ram_reg_4_i_13_n_7 : STD_LOGIC;
  signal ram_reg_4_i_13_n_8 : STD_LOGIC;
  signal ram_reg_4_i_23_n_5 : STD_LOGIC;
  signal ram_reg_4_i_24_n_5 : STD_LOGIC;
  signal ram_reg_4_i_25_n_5 : STD_LOGIC;
  signal ram_reg_4_i_26_n_5 : STD_LOGIC;
  signal ram_reg_6_i_13_n_5 : STD_LOGIC;
  signal ram_reg_6_i_13_n_6 : STD_LOGIC;
  signal ram_reg_6_i_13_n_7 : STD_LOGIC;
  signal ram_reg_6_i_13_n_8 : STD_LOGIC;
  signal ram_reg_6_i_23_n_5 : STD_LOGIC;
  signal ram_reg_6_i_24_n_5 : STD_LOGIC;
  signal ram_reg_6_i_25_n_5 : STD_LOGIC;
  signal ram_reg_6_i_26_n_5 : STD_LOGIC;
  signal select_ln31_4_fu_1126_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal select_ln31_4_reg_1584_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal select_ln31_fu_1088_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal select_ln34_4_reg_1599 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \select_ln34_4_reg_1599[3]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln34_4_reg_1599_pp1_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln34_4_reg_1599_pp1_iter1_reg_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln34_4_reg_1599_pp1_iter1_reg_reg_n_5_[3]\ : STD_LOGIC;
  signal select_ln34_5_fu_1192_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln34_5_reg_1605 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln34_fu_1366_p3 : STD_LOGIC_VECTOR ( 19 downto 17 );
  signal sext_ln33_reg_1550 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln37_3_fu_1381_p1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal sext_ln43_fu_1261_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal shl_ln_reg_1557 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal tmp_3_fu_683_p129 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal tmp_3_fu_683_p130 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_fu_1315_p18 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal zext_ln23_reg_1531 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \NLW_add_ln23_reg_1536_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln23_reg_1536_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln43_1_reg_1636_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln43_1_reg_1636_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln43_1_reg_1636_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln43_1_reg_1636_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buffer_0_reg_565_reg[21]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buffer_0_reg_565_reg[21]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mul_ln37_fu_1355_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1355_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1355_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1355_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1355_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1355_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_1355_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln37_fu_1355_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln37_fu_1355_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln37_reg_1651_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1651_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1651_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1651_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1651_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1651_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1651_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln37_reg_1651_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln37_reg_1651_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln37_reg_1651_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_ram_reg_0_i_382_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_382_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_493_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \ap_CS_fsm[31]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \ap_CS_fsm[32]_i_1\ : label is "soft_lutpair293";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter0_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter1_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of grp_pointwise_conv2d_fix_3_fu_489_ap_start_reg_i_1 : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \i_0_reg_510[0]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \i_0_reg_510[1]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \i_0_reg_510[2]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \i_0_reg_510[3]_i_3\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \in_d_reg_1616[3]_i_3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_521[1]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_521[2]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_521[3]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_521[4]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_521[6]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_521[7]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_521[8]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_521[9]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_543[0]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_543[1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_543[2]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_543[3]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_543[6]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_543[7]_i_1\ : label is "soft_lutpair294";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_ln37_fu_1355_p2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mul_ln37_reg_1651[14]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \mul_ln37_reg_1651[16]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \out_d_reg_1545[1]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \out_d_reg_1545[2]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \out_d_reg_1545[3]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \out_d_reg_1545[4]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \out_h_0_reg_532[0]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \out_h_0_reg_532[1]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \out_h_0_reg_532[2]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \out_h_0_reg_532[3]_i_2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \select_ln31_4_reg_1584[2]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \select_ln31_4_reg_1584[3]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \select_ln31_4_reg_1584[4]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \select_ln31_4_reg_1584[5]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \select_ln31_4_reg_1584[6]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \select_ln31_4_reg_1584[7]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \select_ln34_5_reg_1605[0]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1550[0]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1550[10]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1550[11]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1550[12]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1550[15]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1550[1]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1550[2]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1550[3]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1550[4]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1550[5]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1550[6]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1550[7]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1550[8]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sext_ln33_reg_1550[9]_i_1\ : label is "soft_lutpair297";
begin
  output_r_ce0 <= \^output_r_ce0\;
\add_ln23_reg_1536[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_499(2),
      O => \add_ln23_reg_1536[4]_i_2_n_5\
    );
\add_ln23_reg_1536[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_499(7),
      O => \add_ln23_reg_1536[8]_i_2_n_5\
    );
\add_ln23_reg_1536[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_499(6),
      O => \add_ln23_reg_1536[8]_i_3_n_5\
    );
\add_ln23_reg_1536_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_590_p2(10),
      Q => add_ln23_reg_1536(10),
      R => '0'
    );
\add_ln23_reg_1536_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_590_p2(11),
      Q => add_ln23_reg_1536(11),
      R => '0'
    );
\add_ln23_reg_1536_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_reg_1536_reg[8]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln23_reg_1536_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln23_reg_1536_reg[11]_i_1_n_7\,
      CO(0) => \add_ln23_reg_1536_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln23_reg_1536_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln23_fu_590_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => phi_mul_reg_499(11 downto 9)
    );
\add_ln23_reg_1536_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_590_p2(1),
      Q => add_ln23_reg_1536(1),
      R => '0'
    );
\add_ln23_reg_1536_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_590_p2(2),
      Q => add_ln23_reg_1536(2),
      R => '0'
    );
\add_ln23_reg_1536_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_590_p2(3),
      Q => add_ln23_reg_1536(3),
      R => '0'
    );
\add_ln23_reg_1536_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_590_p2(4),
      Q => add_ln23_reg_1536(4),
      R => '0'
    );
\add_ln23_reg_1536_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln23_reg_1536_reg[4]_i_1_n_5\,
      CO(2) => \add_ln23_reg_1536_reg[4]_i_1_n_6\,
      CO(1) => \add_ln23_reg_1536_reg[4]_i_1_n_7\,
      CO(0) => \add_ln23_reg_1536_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => phi_mul_reg_499(2),
      DI(0) => '0',
      O(3 downto 0) => add_ln23_fu_590_p2(4 downto 1),
      S(3 downto 2) => phi_mul_reg_499(4 downto 3),
      S(1) => \add_ln23_reg_1536[4]_i_2_n_5\,
      S(0) => phi_mul_reg_499(1)
    );
\add_ln23_reg_1536_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_590_p2(5),
      Q => add_ln23_reg_1536(5),
      R => '0'
    );
\add_ln23_reg_1536_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_590_p2(6),
      Q => add_ln23_reg_1536(6),
      R => '0'
    );
\add_ln23_reg_1536_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_590_p2(7),
      Q => add_ln23_reg_1536(7),
      R => '0'
    );
\add_ln23_reg_1536_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_590_p2(8),
      Q => add_ln23_reg_1536(8),
      R => '0'
    );
\add_ln23_reg_1536_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_reg_1536_reg[4]_i_1_n_5\,
      CO(3) => \add_ln23_reg_1536_reg[8]_i_1_n_5\,
      CO(2) => \add_ln23_reg_1536_reg[8]_i_1_n_6\,
      CO(1) => \add_ln23_reg_1536_reg[8]_i_1_n_7\,
      CO(0) => \add_ln23_reg_1536_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => phi_mul_reg_499(7 downto 6),
      DI(0) => '0',
      O(3 downto 0) => add_ln23_fu_590_p2(8 downto 5),
      S(3) => phi_mul_reg_499(8),
      S(2) => \add_ln23_reg_1536[8]_i_2_n_5\,
      S(1) => \add_ln23_reg_1536[8]_i_3_n_5\,
      S(0) => phi_mul_reg_499(5)
    );
\add_ln23_reg_1536_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln23_fu_590_p2(9),
      Q => add_ln23_reg_1536(9),
      R => '0'
    );
\add_ln43_1_reg_1636[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln34_5_reg_1605(2),
      I1 => select_ln31_4_reg_1584_reg(1),
      O => \add_ln43_1_reg_1636[11]_i_10_n_5\
    );
\add_ln43_1_reg_1636[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln34_5_reg_1605(1),
      I1 => select_ln31_4_reg_1584_reg(0),
      O => sext_ln43_fu_1261_p1(1)
    );
\add_ln43_1_reg_1636[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln43_fu_1261_p1(8),
      O => \add_ln43_1_reg_1636[11]_i_2_n_5\
    );
\add_ln43_1_reg_1636[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln23_reg_1531(10),
      I1 => zext_ln23_reg_1531(11),
      O => \add_ln43_1_reg_1636[11]_i_4_n_5\
    );
\add_ln43_1_reg_1636[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln23_reg_1531(9),
      I1 => zext_ln23_reg_1531(10),
      O => \add_ln43_1_reg_1636[11]_i_5_n_5\
    );
\add_ln43_1_reg_1636[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln43_fu_1261_p1(8),
      I1 => zext_ln23_reg_1531(9),
      O => \add_ln43_1_reg_1636[11]_i_6_n_5\
    );
\add_ln43_1_reg_1636[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln43_fu_1261_p1(8),
      I1 => zext_ln23_reg_1531(8),
      O => \add_ln43_1_reg_1636[11]_i_7_n_5\
    );
\add_ln43_1_reg_1636[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln34_5_reg_1605(3),
      I1 => select_ln31_4_reg_1584_reg(2),
      O => \add_ln43_1_reg_1636[11]_i_9_n_5\
    );
\add_ln43_1_reg_1636[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => in_d_reg_1616(1),
      I2 => in_d_reg_1616(3),
      I3 => in_d_reg_1616(2),
      I4 => in_d_reg_1616(0),
      O => add_ln43_1_reg_16360
    );
\add_ln43_1_reg_1636[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln23_reg_1531(11),
      O => \add_ln43_1_reg_1636[12]_i_3_n_5\
    );
\add_ln43_1_reg_1636[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_1531(3),
      I1 => sext_ln43_fu_1261_p1(3),
      O => \add_ln43_1_reg_1636[3]_i_2_n_5\
    );
\add_ln43_1_reg_1636[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_1531(2),
      I1 => sext_ln43_fu_1261_p1(2),
      O => \add_ln43_1_reg_1636[3]_i_3_n_5\
    );
\add_ln43_1_reg_1636[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln23_reg_1531(1),
      I1 => select_ln31_4_reg_1584_reg(0),
      I2 => select_ln34_5_reg_1605(1),
      O => \add_ln43_1_reg_1636[3]_i_4_n_5\
    );
\add_ln43_1_reg_1636[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => select_ln34_5_reg_1605(0),
      O => \add_ln43_1_reg_1636[3]_i_5_n_5\
    );
\add_ln43_1_reg_1636[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_1531(7),
      I1 => sext_ln43_fu_1261_p1(7),
      O => \add_ln43_1_reg_1636[7]_i_2_n_5\
    );
\add_ln43_1_reg_1636[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_1531(6),
      I1 => sext_ln43_fu_1261_p1(6),
      O => \add_ln43_1_reg_1636[7]_i_3_n_5\
    );
\add_ln43_1_reg_1636[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_1531(5),
      I1 => sext_ln43_fu_1261_p1(5),
      O => \add_ln43_1_reg_1636[7]_i_4_n_5\
    );
\add_ln43_1_reg_1636[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_reg_1531(4),
      I1 => sext_ln43_fu_1261_p1(4),
      O => \add_ln43_1_reg_1636[7]_i_5_n_5\
    );
\add_ln43_1_reg_1636_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636(0),
      Q => add_ln43_1_reg_1636_pp1_iter2_reg(0),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636(10),
      Q => add_ln43_1_reg_1636_pp1_iter2_reg(10),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636(11),
      Q => add_ln43_1_reg_1636_pp1_iter2_reg(11),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter2_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636(12),
      Q => add_ln43_1_reg_1636_pp1_iter2_reg(12),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636(1),
      Q => add_ln43_1_reg_1636_pp1_iter2_reg(1),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636(2),
      Q => add_ln43_1_reg_1636_pp1_iter2_reg(2),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636(3),
      Q => add_ln43_1_reg_1636_pp1_iter2_reg(3),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636(4),
      Q => add_ln43_1_reg_1636_pp1_iter2_reg(4),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636(5),
      Q => add_ln43_1_reg_1636_pp1_iter2_reg(5),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636(6),
      Q => add_ln43_1_reg_1636_pp1_iter2_reg(6),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636(7),
      Q => add_ln43_1_reg_1636_pp1_iter2_reg(7),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636(8),
      Q => add_ln43_1_reg_1636_pp1_iter2_reg(8),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636(9),
      Q => add_ln43_1_reg_1636_pp1_iter2_reg(9),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636_pp1_iter2_reg(0),
      Q => output_r_address0(0),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter3_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636_pp1_iter2_reg(10),
      Q => output_r_address0(10),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter3_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636_pp1_iter2_reg(11),
      Q => output_r_address0(11),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter3_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636_pp1_iter2_reg(12),
      Q => output_r_address0(12),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636_pp1_iter2_reg(1),
      Q => output_r_address0(1),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636_pp1_iter2_reg(2),
      Q => output_r_address0(2),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636_pp1_iter2_reg(3),
      Q => output_r_address0(3),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636_pp1_iter2_reg(4),
      Q => output_r_address0(4),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636_pp1_iter2_reg(5),
      Q => output_r_address0(5),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636_pp1_iter2_reg(6),
      Q => output_r_address0(6),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636_pp1_iter2_reg(7),
      Q => output_r_address0(7),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636_pp1_iter2_reg(8),
      Q => output_r_address0(8),
      R => '0'
    );
\add_ln43_1_reg_1636_pp1_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_1_reg_1636_pp1_iter2_reg(9),
      Q => output_r_address0(9),
      R => '0'
    );
\add_ln43_1_reg_1636_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16360,
      D => add_ln43_1_fu_1265_p2(0),
      Q => add_ln43_1_reg_1636(0),
      R => '0'
    );
\add_ln43_1_reg_1636_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16360,
      D => add_ln43_1_fu_1265_p2(10),
      Q => add_ln43_1_reg_1636(10),
      R => '0'
    );
\add_ln43_1_reg_1636_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16360,
      D => add_ln43_1_fu_1265_p2(11),
      Q => add_ln43_1_reg_1636(11),
      R => '0'
    );
\add_ln43_1_reg_1636_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln43_1_reg_1636_reg[7]_i_1_n_5\,
      CO(3) => \add_ln43_1_reg_1636_reg[11]_i_1_n_5\,
      CO(2) => \add_ln43_1_reg_1636_reg[11]_i_1_n_6\,
      CO(1) => \add_ln43_1_reg_1636_reg[11]_i_1_n_7\,
      CO(0) => \add_ln43_1_reg_1636_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => zext_ln23_reg_1531(10 downto 9),
      DI(1) => \add_ln43_1_reg_1636[11]_i_2_n_5\,
      DI(0) => sext_ln43_fu_1261_p1(8),
      O(3 downto 0) => add_ln43_1_fu_1265_p2(11 downto 8),
      S(3) => \add_ln43_1_reg_1636[11]_i_4_n_5\,
      S(2) => \add_ln43_1_reg_1636[11]_i_5_n_5\,
      S(1) => \add_ln43_1_reg_1636[11]_i_6_n_5\,
      S(0) => \add_ln43_1_reg_1636[11]_i_7_n_5\
    );
\add_ln43_1_reg_1636_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln43_1_reg_1636_reg[11]_i_8_n_5\,
      CO(3) => \NLW_add_ln43_1_reg_1636_reg[11]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \add_ln43_1_reg_1636_reg[11]_i_3_n_6\,
      CO(1) => \add_ln43_1_reg_1636_reg[11]_i_3_n_7\,
      CO(0) => \add_ln43_1_reg_1636_reg[11]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln43_fu_1261_p1(8 downto 5),
      S(3) => '0',
      S(2 downto 0) => select_ln31_4_reg_1584_reg(6 downto 4)
    );
\add_ln43_1_reg_1636_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln43_1_reg_1636_reg[11]_i_8_n_5\,
      CO(2) => \add_ln43_1_reg_1636_reg[11]_i_8_n_6\,
      CO(1) => \add_ln43_1_reg_1636_reg[11]_i_8_n_7\,
      CO(0) => \add_ln43_1_reg_1636_reg[11]_i_8_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => select_ln34_5_reg_1605(3 downto 1),
      O(3 downto 1) => sext_ln43_fu_1261_p1(4 downto 2),
      O(0) => \NLW_add_ln43_1_reg_1636_reg[11]_i_8_O_UNCONNECTED\(0),
      S(3) => select_ln31_4_reg_1584_reg(3),
      S(2) => \add_ln43_1_reg_1636[11]_i_9_n_5\,
      S(1) => \add_ln43_1_reg_1636[11]_i_10_n_5\,
      S(0) => sext_ln43_fu_1261_p1(1)
    );
\add_ln43_1_reg_1636_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16360,
      D => add_ln43_1_fu_1265_p2(12),
      Q => add_ln43_1_reg_1636(12),
      R => '0'
    );
\add_ln43_1_reg_1636_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln43_1_reg_1636_reg[11]_i_1_n_5\,
      CO(3 downto 0) => \NLW_add_ln43_1_reg_1636_reg[12]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln43_1_reg_1636_reg[12]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln43_1_fu_1265_p2(12),
      S(3 downto 1) => B"000",
      S(0) => \add_ln43_1_reg_1636[12]_i_3_n_5\
    );
\add_ln43_1_reg_1636_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16360,
      D => add_ln43_1_fu_1265_p2(1),
      Q => add_ln43_1_reg_1636(1),
      R => '0'
    );
\add_ln43_1_reg_1636_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16360,
      D => add_ln43_1_fu_1265_p2(2),
      Q => add_ln43_1_reg_1636(2),
      R => '0'
    );
\add_ln43_1_reg_1636_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16360,
      D => add_ln43_1_fu_1265_p2(3),
      Q => add_ln43_1_reg_1636(3),
      R => '0'
    );
\add_ln43_1_reg_1636_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln43_1_reg_1636_reg[3]_i_1_n_5\,
      CO(2) => \add_ln43_1_reg_1636_reg[3]_i_1_n_6\,
      CO(1) => \add_ln43_1_reg_1636_reg[3]_i_1_n_7\,
      CO(0) => \add_ln43_1_reg_1636_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => zext_ln23_reg_1531(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => add_ln43_1_fu_1265_p2(3 downto 0),
      S(3) => \add_ln43_1_reg_1636[3]_i_2_n_5\,
      S(2) => \add_ln43_1_reg_1636[3]_i_3_n_5\,
      S(1) => \add_ln43_1_reg_1636[3]_i_4_n_5\,
      S(0) => \add_ln43_1_reg_1636[3]_i_5_n_5\
    );
\add_ln43_1_reg_1636_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16360,
      D => add_ln43_1_fu_1265_p2(4),
      Q => add_ln43_1_reg_1636(4),
      R => '0'
    );
\add_ln43_1_reg_1636_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16360,
      D => add_ln43_1_fu_1265_p2(5),
      Q => add_ln43_1_reg_1636(5),
      R => '0'
    );
\add_ln43_1_reg_1636_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16360,
      D => add_ln43_1_fu_1265_p2(6),
      Q => add_ln43_1_reg_1636(6),
      R => '0'
    );
\add_ln43_1_reg_1636_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16360,
      D => add_ln43_1_fu_1265_p2(7),
      Q => add_ln43_1_reg_1636(7),
      R => '0'
    );
\add_ln43_1_reg_1636_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln43_1_reg_1636_reg[3]_i_1_n_5\,
      CO(3) => \add_ln43_1_reg_1636_reg[7]_i_1_n_5\,
      CO(2) => \add_ln43_1_reg_1636_reg[7]_i_1_n_6\,
      CO(1) => \add_ln43_1_reg_1636_reg[7]_i_1_n_7\,
      CO(0) => \add_ln43_1_reg_1636_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln23_reg_1531(7 downto 4),
      O(3 downto 0) => add_ln43_1_fu_1265_p2(7 downto 4),
      S(3) => \add_ln43_1_reg_1636[7]_i_2_n_5\,
      S(2) => \add_ln43_1_reg_1636[7]_i_3_n_5\,
      S(1) => \add_ln43_1_reg_1636[7]_i_4_n_5\,
      S(0) => \add_ln43_1_reg_1636[7]_i_5_n_5\
    );
\add_ln43_1_reg_1636_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16360,
      D => add_ln43_1_fu_1265_p2(8),
      Q => add_ln43_1_reg_1636(8),
      R => '0'
    );
\add_ln43_1_reg_1636_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_1_reg_16360,
      D => add_ln43_1_fu_1265_p2(9),
      Q => add_ln43_1_reg_1636(9),
      R => '0'
    );
\and_ln31_reg_1589_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => and_ln31_reg_1589,
      Q => and_ln31_reg_1589_pp1_iter1_reg,
      R => '0'
    );
\and_ln31_reg_1589_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => and_ln31_reg_1589_pp1_iter1_reg,
      Q => and_ln31_reg_1589_pp1_iter2_reg,
      R => '0'
    );
\and_ln31_reg_1589_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => and_ln31_reg_1589_pp1_iter2_reg,
      Q => and_ln31_reg_1589_pp1_iter3_reg,
      R => '0'
    );
\and_ln31_reg_1589_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => p_1_in,
      Q => and_ln31_reg_1589,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_3_fu_489_ap_start_reg,
      I2 => grp_pointwise_conv2d_fix_3_fu_489_ap_ready,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_3_fu_489_ap_start_reg,
      I2 => ap_CS_fsm_state10,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_3_fu_489_ap_ready,
      I1 => ap_CS_fsm_state2,
      I2 => ap_NS_fsm1,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[1]\,
      I1 => \out_d_0_reg_488_reg_n_5_[0]\,
      I2 => \out_d_0_reg_488_reg_n_5_[4]\,
      I3 => \out_d_0_reg_488_reg_n_5_[2]\,
      I4 => \out_d_0_reg_488_reg_n_5_[3]\,
      I5 => ap_CS_fsm_state2,
      O => grp_pointwise_conv2d_fix_3_fu_489_ap_ready
    );
\ap_CS_fsm[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_pointwise_conv2d_fix_3_fu_489_ap_start_reg,
      I3 => grp_pointwise_conv2d_fix_3_fu_489_ap_ready,
      I4 => Q(3),
      O => D(0)
    );
\ap_CS_fsm[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(3),
      I1 => grp_pointwise_conv2d_fix_3_fu_489_ap_ready,
      I2 => grp_pointwise_conv2d_fix_3_fu_489_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(1)
    );
\ap_CS_fsm[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_0_reg_510_reg(0),
      I2 => i_0_reg_510_reg(2),
      I3 => i_0_reg_510_reg(3),
      I4 => i_0_reg_510_reg(1),
      O => \ap_CS_fsm[3]_i_1__5_n_5\
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm[4]_i_2__0_n_5\,
      I2 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF00DFDF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => icmp_ln30_fu_1064_p2,
      I3 => ap_enable_reg_pp1_iter3,
      I4 => \^output_r_ce0\,
      O => \ap_CS_fsm[4]_i_2__0_n_5\
    );
\ap_CS_fsm[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA0808080808"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \^output_r_ce0\,
      I2 => ap_enable_reg_pp1_iter3,
      I3 => icmp_ln30_fu_1064_p2,
      I4 => ap_enable_reg_pp1_iter1,
      I5 => ap_enable_reg_pp1_iter0,
      O => \ap_CS_fsm[5]_i_1__4_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[3]_i_1__5_n_5\,
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[5]_i_1__4_n_5\,
      Q => ap_CS_fsm_state10,
      R => SS(0)
    );
\ap_enable_reg_pp1_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_state4,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => icmp_ln30_fu_1064_p2,
      O => \ap_enable_reg_pp1_iter0_i_1__0_n_5\
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__0_n_5\,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_rst_n,
      I2 => icmp_ln30_fu_1064_p2,
      O => \ap_enable_reg_pp1_iter1_i_1__0_n_5\
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter1_i_1__0_n_5\,
      Q => ap_enable_reg_pp1_iter1,
      R => '0'
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => SS(0)
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => SS(0)
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter3,
      Q => \^output_r_ce0\,
      R => SS(0)
    );
\buffer_0_reg_565[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(11),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(11),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[11]_i_2_n_5\
    );
\buffer_0_reg_565[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(10),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(10),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[11]_i_3_n_5\
    );
\buffer_0_reg_565[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(9),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(9),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[11]_i_4_n_5\
    );
\buffer_0_reg_565[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(8),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(8),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[11]_i_5_n_5\
    );
\buffer_0_reg_565[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(11),
      I3 => sext_ln37_3_fu_1381_p1(11),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(11),
      O => \buffer_0_reg_565[11]_i_6_n_5\
    );
\buffer_0_reg_565[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(10),
      I3 => sext_ln37_3_fu_1381_p1(10),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(10),
      O => \buffer_0_reg_565[11]_i_7_n_5\
    );
\buffer_0_reg_565[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(9),
      I3 => sext_ln37_3_fu_1381_p1(9),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(9),
      O => \buffer_0_reg_565[11]_i_8_n_5\
    );
\buffer_0_reg_565[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(8),
      I3 => sext_ln37_3_fu_1381_p1(8),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(8),
      O => \buffer_0_reg_565[11]_i_9_n_5\
    );
\buffer_0_reg_565[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(15),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(15),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[15]_i_2_n_5\
    );
\buffer_0_reg_565[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(14),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(15),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[15]_i_3_n_5\
    );
\buffer_0_reg_565[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(13),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(15),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[15]_i_4_n_5\
    );
\buffer_0_reg_565[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(12),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(12),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[15]_i_5_n_5\
    );
\buffer_0_reg_565[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(15),
      I3 => sext_ln37_3_fu_1381_p1(15),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(15),
      O => \buffer_0_reg_565[15]_i_6_n_5\
    );
\buffer_0_reg_565[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(14),
      I3 => sext_ln37_3_fu_1381_p1(14),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(15),
      O => \buffer_0_reg_565[15]_i_7_n_5\
    );
\buffer_0_reg_565[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(13),
      I3 => sext_ln37_3_fu_1381_p1(13),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(15),
      O => \buffer_0_reg_565[15]_i_8_n_5\
    );
\buffer_0_reg_565[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(12),
      I3 => sext_ln37_3_fu_1381_p1(12),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(12),
      O => \buffer_0_reg_565[15]_i_9_n_5\
    );
\buffer_0_reg_565[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(19),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(15),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[19]_i_2_n_5\
    );
\buffer_0_reg_565[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(18),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(15),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[19]_i_3_n_5\
    );
\buffer_0_reg_565[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(17),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(15),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[19]_i_4_n_5\
    );
\buffer_0_reg_565[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(16),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(15),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[19]_i_5_n_5\
    );
\buffer_0_reg_565[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(19),
      I3 => sext_ln37_3_fu_1381_p1(17),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(15),
      O => \buffer_0_reg_565[19]_i_6_n_5\
    );
\buffer_0_reg_565[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(18),
      I3 => sext_ln37_3_fu_1381_p1(17),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(15),
      O => \buffer_0_reg_565[19]_i_7_n_5\
    );
\buffer_0_reg_565[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(17),
      I3 => sext_ln37_3_fu_1381_p1(17),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(15),
      O => \buffer_0_reg_565[19]_i_8_n_5\
    );
\buffer_0_reg_565[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(16),
      I3 => sext_ln37_3_fu_1381_p1(16),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(15),
      O => \buffer_0_reg_565[19]_i_9_n_5\
    );
\buffer_0_reg_565[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln30_reg_1570_pp1_iter3_reg,
      I2 => \^output_r_ce0\,
      O => \buffer_0_reg_565[21]_i_1_n_5\
    );
\buffer_0_reg_565[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(20),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(15),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[21]_i_3_n_5\
    );
\buffer_0_reg_565[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(21),
      I3 => sext_ln37_3_fu_1381_p1(17),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(15),
      O => \buffer_0_reg_565[21]_i_4_n_5\
    );
\buffer_0_reg_565[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(20),
      I3 => sext_ln37_3_fu_1381_p1(17),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(15),
      O => \buffer_0_reg_565[21]_i_5_n_5\
    );
\buffer_0_reg_565[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(3),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(3),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[3]_i_2_n_5\
    );
\buffer_0_reg_565[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(2),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(2),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[3]_i_3_n_5\
    );
\buffer_0_reg_565[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(1),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(1),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[3]_i_4_n_5\
    );
\buffer_0_reg_565[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(0),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(0),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[3]_i_5_n_5\
    );
\buffer_0_reg_565[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(3),
      I3 => sext_ln37_3_fu_1381_p1(3),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(3),
      O => \buffer_0_reg_565[3]_i_6_n_5\
    );
\buffer_0_reg_565[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(2),
      I3 => sext_ln37_3_fu_1381_p1(2),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(2),
      O => \buffer_0_reg_565[3]_i_7_n_5\
    );
\buffer_0_reg_565[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(1),
      I3 => sext_ln37_3_fu_1381_p1(1),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(1),
      O => \buffer_0_reg_565[3]_i_8_n_5\
    );
\buffer_0_reg_565[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(0),
      I3 => sext_ln37_3_fu_1381_p1(0),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(0),
      O => \buffer_0_reg_565[3]_i_9_n_5\
    );
\buffer_0_reg_565[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(7),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(7),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[7]_i_2_n_5\
    );
\buffer_0_reg_565[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(6),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(6),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[7]_i_3_n_5\
    );
\buffer_0_reg_565[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(5),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(5),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[7]_i_4_n_5\
    );
\buffer_0_reg_565[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_565(4),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(4),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_565[7]_i_5_n_5\
    );
\buffer_0_reg_565[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(7),
      I3 => sext_ln37_3_fu_1381_p1(7),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(7),
      O => \buffer_0_reg_565[7]_i_6_n_5\
    );
\buffer_0_reg_565[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(6),
      I3 => sext_ln37_3_fu_1381_p1(6),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(6),
      O => \buffer_0_reg_565[7]_i_7_n_5\
    );
\buffer_0_reg_565[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(5),
      I3 => sext_ln37_3_fu_1381_p1(5),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(5),
      O => \buffer_0_reg_565[7]_i_8_n_5\
    );
\buffer_0_reg_565[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => buffer_0_reg_565(4),
      I3 => sext_ln37_3_fu_1381_p1(4),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln33_reg_1550(4),
      O => \buffer_0_reg_565[7]_i_9_n_5\
    );
\buffer_0_reg_565_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[3]_i_1_n_12\,
      Q => buffer_0_reg_565(0),
      R => '0'
    );
\buffer_0_reg_565_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[11]_i_1_n_10\,
      Q => buffer_0_reg_565(10),
      R => '0'
    );
\buffer_0_reg_565_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[11]_i_1_n_9\,
      Q => buffer_0_reg_565(11),
      R => '0'
    );
\buffer_0_reg_565_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_565_reg[7]_i_1_n_5\,
      CO(3) => \buffer_0_reg_565_reg[11]_i_1_n_5\,
      CO(2) => \buffer_0_reg_565_reg[11]_i_1_n_6\,
      CO(1) => \buffer_0_reg_565_reg[11]_i_1_n_7\,
      CO(0) => \buffer_0_reg_565_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_565[11]_i_2_n_5\,
      DI(2) => \buffer_0_reg_565[11]_i_3_n_5\,
      DI(1) => \buffer_0_reg_565[11]_i_4_n_5\,
      DI(0) => \buffer_0_reg_565[11]_i_5_n_5\,
      O(3) => \buffer_0_reg_565_reg[11]_i_1_n_9\,
      O(2) => \buffer_0_reg_565_reg[11]_i_1_n_10\,
      O(1) => \buffer_0_reg_565_reg[11]_i_1_n_11\,
      O(0) => \buffer_0_reg_565_reg[11]_i_1_n_12\,
      S(3) => \buffer_0_reg_565[11]_i_6_n_5\,
      S(2) => \buffer_0_reg_565[11]_i_7_n_5\,
      S(1) => \buffer_0_reg_565[11]_i_8_n_5\,
      S(0) => \buffer_0_reg_565[11]_i_9_n_5\
    );
\buffer_0_reg_565_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[15]_i_1_n_12\,
      Q => buffer_0_reg_565(12),
      R => '0'
    );
\buffer_0_reg_565_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[15]_i_1_n_11\,
      Q => buffer_0_reg_565(13),
      R => '0'
    );
\buffer_0_reg_565_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[15]_i_1_n_10\,
      Q => buffer_0_reg_565(14),
      R => '0'
    );
\buffer_0_reg_565_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[15]_i_1_n_9\,
      Q => buffer_0_reg_565(15),
      R => '0'
    );
\buffer_0_reg_565_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_565_reg[11]_i_1_n_5\,
      CO(3) => \buffer_0_reg_565_reg[15]_i_1_n_5\,
      CO(2) => \buffer_0_reg_565_reg[15]_i_1_n_6\,
      CO(1) => \buffer_0_reg_565_reg[15]_i_1_n_7\,
      CO(0) => \buffer_0_reg_565_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_565[15]_i_2_n_5\,
      DI(2) => \buffer_0_reg_565[15]_i_3_n_5\,
      DI(1) => \buffer_0_reg_565[15]_i_4_n_5\,
      DI(0) => \buffer_0_reg_565[15]_i_5_n_5\,
      O(3) => \buffer_0_reg_565_reg[15]_i_1_n_9\,
      O(2) => \buffer_0_reg_565_reg[15]_i_1_n_10\,
      O(1) => \buffer_0_reg_565_reg[15]_i_1_n_11\,
      O(0) => \buffer_0_reg_565_reg[15]_i_1_n_12\,
      S(3) => \buffer_0_reg_565[15]_i_6_n_5\,
      S(2) => \buffer_0_reg_565[15]_i_7_n_5\,
      S(1) => \buffer_0_reg_565[15]_i_8_n_5\,
      S(0) => \buffer_0_reg_565[15]_i_9_n_5\
    );
\buffer_0_reg_565_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[19]_i_1_n_12\,
      Q => buffer_0_reg_565(16),
      R => '0'
    );
\buffer_0_reg_565_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[19]_i_1_n_11\,
      Q => buffer_0_reg_565(17),
      R => '0'
    );
\buffer_0_reg_565_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[19]_i_1_n_10\,
      Q => buffer_0_reg_565(18),
      R => '0'
    );
\buffer_0_reg_565_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[19]_i_1_n_9\,
      Q => buffer_0_reg_565(19),
      R => '0'
    );
\buffer_0_reg_565_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_565_reg[15]_i_1_n_5\,
      CO(3) => \buffer_0_reg_565_reg[19]_i_1_n_5\,
      CO(2) => \buffer_0_reg_565_reg[19]_i_1_n_6\,
      CO(1) => \buffer_0_reg_565_reg[19]_i_1_n_7\,
      CO(0) => \buffer_0_reg_565_reg[19]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_565[19]_i_2_n_5\,
      DI(2) => \buffer_0_reg_565[19]_i_3_n_5\,
      DI(1) => \buffer_0_reg_565[19]_i_4_n_5\,
      DI(0) => \buffer_0_reg_565[19]_i_5_n_5\,
      O(3) => \buffer_0_reg_565_reg[19]_i_1_n_9\,
      O(2) => \buffer_0_reg_565_reg[19]_i_1_n_10\,
      O(1) => \buffer_0_reg_565_reg[19]_i_1_n_11\,
      O(0) => \buffer_0_reg_565_reg[19]_i_1_n_12\,
      S(3) => \buffer_0_reg_565[19]_i_6_n_5\,
      S(2) => \buffer_0_reg_565[19]_i_7_n_5\,
      S(1) => \buffer_0_reg_565[19]_i_8_n_5\,
      S(0) => \buffer_0_reg_565[19]_i_9_n_5\
    );
\buffer_0_reg_565_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[3]_i_1_n_11\,
      Q => buffer_0_reg_565(1),
      R => '0'
    );
\buffer_0_reg_565_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[21]_i_2_n_12\,
      Q => buffer_0_reg_565(20),
      R => '0'
    );
\buffer_0_reg_565_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[21]_i_2_n_11\,
      Q => buffer_0_reg_565(21),
      R => '0'
    );
\buffer_0_reg_565_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_565_reg[19]_i_1_n_5\,
      CO(3 downto 1) => \NLW_buffer_0_reg_565_reg[21]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buffer_0_reg_565_reg[21]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buffer_0_reg_565[21]_i_3_n_5\,
      O(3 downto 2) => \NLW_buffer_0_reg_565_reg[21]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \buffer_0_reg_565_reg[21]_i_2_n_11\,
      O(0) => \buffer_0_reg_565_reg[21]_i_2_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \buffer_0_reg_565[21]_i_4_n_5\,
      S(0) => \buffer_0_reg_565[21]_i_5_n_5\
    );
\buffer_0_reg_565_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[3]_i_1_n_10\,
      Q => buffer_0_reg_565(2),
      R => '0'
    );
\buffer_0_reg_565_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[3]_i_1_n_9\,
      Q => buffer_0_reg_565(3),
      R => '0'
    );
\buffer_0_reg_565_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_565_reg[3]_i_1_n_5\,
      CO(2) => \buffer_0_reg_565_reg[3]_i_1_n_6\,
      CO(1) => \buffer_0_reg_565_reg[3]_i_1_n_7\,
      CO(0) => \buffer_0_reg_565_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_565[3]_i_2_n_5\,
      DI(2) => \buffer_0_reg_565[3]_i_3_n_5\,
      DI(1) => \buffer_0_reg_565[3]_i_4_n_5\,
      DI(0) => \buffer_0_reg_565[3]_i_5_n_5\,
      O(3) => \buffer_0_reg_565_reg[3]_i_1_n_9\,
      O(2) => \buffer_0_reg_565_reg[3]_i_1_n_10\,
      O(1) => \buffer_0_reg_565_reg[3]_i_1_n_11\,
      O(0) => \buffer_0_reg_565_reg[3]_i_1_n_12\,
      S(3) => \buffer_0_reg_565[3]_i_6_n_5\,
      S(2) => \buffer_0_reg_565[3]_i_7_n_5\,
      S(1) => \buffer_0_reg_565[3]_i_8_n_5\,
      S(0) => \buffer_0_reg_565[3]_i_9_n_5\
    );
\buffer_0_reg_565_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[7]_i_1_n_12\,
      Q => buffer_0_reg_565(4),
      R => '0'
    );
\buffer_0_reg_565_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[7]_i_1_n_11\,
      Q => buffer_0_reg_565(5),
      R => '0'
    );
\buffer_0_reg_565_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[7]_i_1_n_10\,
      Q => buffer_0_reg_565(6),
      R => '0'
    );
\buffer_0_reg_565_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[7]_i_1_n_9\,
      Q => buffer_0_reg_565(7),
      R => '0'
    );
\buffer_0_reg_565_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_565_reg[3]_i_1_n_5\,
      CO(3) => \buffer_0_reg_565_reg[7]_i_1_n_5\,
      CO(2) => \buffer_0_reg_565_reg[7]_i_1_n_6\,
      CO(1) => \buffer_0_reg_565_reg[7]_i_1_n_7\,
      CO(0) => \buffer_0_reg_565_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_565[7]_i_2_n_5\,
      DI(2) => \buffer_0_reg_565[7]_i_3_n_5\,
      DI(1) => \buffer_0_reg_565[7]_i_4_n_5\,
      DI(0) => \buffer_0_reg_565[7]_i_5_n_5\,
      O(3) => \buffer_0_reg_565_reg[7]_i_1_n_9\,
      O(2) => \buffer_0_reg_565_reg[7]_i_1_n_10\,
      O(1) => \buffer_0_reg_565_reg[7]_i_1_n_11\,
      O(0) => \buffer_0_reg_565_reg[7]_i_1_n_12\,
      S(3) => \buffer_0_reg_565[7]_i_6_n_5\,
      S(2) => \buffer_0_reg_565[7]_i_7_n_5\,
      S(1) => \buffer_0_reg_565[7]_i_8_n_5\,
      S(0) => \buffer_0_reg_565[7]_i_9_n_5\
    );
\buffer_0_reg_565_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[11]_i_1_n_12\,
      Q => buffer_0_reg_565(8),
      R => '0'
    );
\buffer_0_reg_565_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_565[21]_i_1_n_5\,
      D => \buffer_0_reg_565_reg[11]_i_1_n_11\,
      Q => buffer_0_reg_565(9),
      R => '0'
    );
grp_pointwise_conv2d_fix_3_fu_489_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_3_fu_489_ap_ready,
      I1 => Q(2),
      I2 => grp_pointwise_conv2d_fix_3_fu_489_ap_start_reg,
      O => \ap_CS_fsm_reg[30]\
    );
\i_0_reg_510[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_510_reg(0),
      O => mux_1_0(15)
    );
\i_0_reg_510[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_510_reg(0),
      I1 => i_0_reg_510_reg(1),
      O => i_fu_668_p2(1)
    );
\i_0_reg_510[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_0_reg_510_reg(1),
      I1 => i_0_reg_510_reg(0),
      I2 => i_0_reg_510_reg(2),
      O => i_fu_668_p2(2)
    );
\i_0_reg_510[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222222A2222"
    )
        port map (
      I0 => i_0_reg_5100,
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_510_reg(0),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(3),
      I5 => i_0_reg_510_reg(1),
      O => i_0_reg_510
    );
\i_0_reg_510[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0000"
    )
        port map (
      I0 => i_0_reg_510_reg(1),
      I1 => i_0_reg_510_reg(3),
      I2 => i_0_reg_510_reg(2),
      I3 => i_0_reg_510_reg(0),
      I4 => ap_CS_fsm_state3,
      O => ap_NS_fsm1
    );
\i_0_reg_510[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_reg_510_reg(0),
      I1 => i_0_reg_510_reg(1),
      I2 => i_0_reg_510_reg(2),
      I3 => i_0_reg_510_reg(3),
      O => i_fu_668_p2(3)
    );
\i_0_reg_510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => mux_1_0(15),
      Q => i_0_reg_510_reg(0),
      R => i_0_reg_510
    );
\i_0_reg_510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_668_p2(1),
      Q => i_0_reg_510_reg(1),
      R => i_0_reg_510
    );
\i_0_reg_510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_668_p2(2),
      Q => i_0_reg_510_reg(2),
      R => i_0_reg_510
    );
\i_0_reg_510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_668_p2(3),
      Q => i_0_reg_510_reg(3),
      R => i_0_reg_510
    );
\icmp_ln30_reg_1570_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => \icmp_ln30_reg_1570_reg_n_5_[0]\,
      Q => icmp_ln30_reg_1570_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln30_reg_1570_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln30_reg_1570_pp1_iter1_reg,
      Q => icmp_ln30_reg_1570_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln30_reg_1570_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln30_reg_1570_pp1_iter2_reg,
      Q => icmp_ln30_reg_1570_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln30_reg_1570_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => icmp_ln30_fu_1064_p2,
      Q => \icmp_ln30_reg_1570_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln32_reg_1579_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => icmp_ln32_reg_1579,
      Q => icmp_ln32_reg_1579_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln32_reg_1579_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln32_reg_1579_pp1_iter1_reg,
      Q => icmp_ln32_reg_1579_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln32_reg_1579_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln32_reg_1579_pp1_iter2_reg,
      Q => icmp_ln32_reg_1579_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln32_reg_1579_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => icmp_ln32_fu_1082_p2,
      Q => icmp_ln32_reg_1579,
      R => '0'
    );
\icmp_ln34_2_reg_1632[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln34_2_fu_1251_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \icmp_ln30_reg_1570_reg_n_5_[0]\,
      I3 => icmp_ln34_2_reg_1632,
      O => \icmp_ln34_2_reg_1632[0]_i_1_n_5\
    );
\icmp_ln34_2_reg_1632[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => in_d_reg_1616(0),
      I1 => in_d_reg_1616(2),
      I2 => in_d_reg_1616(3),
      I3 => in_d_reg_1616(1),
      O => icmp_ln34_2_fu_1251_p2
    );
\icmp_ln34_2_reg_1632_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln34_2_reg_1632,
      Q => icmp_ln34_2_reg_1632_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln34_2_reg_1632_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln34_2_reg_1632_pp1_iter2_reg,
      Q => icmp_ln34_2_reg_1632_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln34_2_reg_1632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln34_2_reg_1632[0]_i_1_n_5\,
      Q => icmp_ln34_2_reg_1632,
      R => '0'
    );
\in_d_0_reg_575_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5751,
      D => in_d_reg_1616(0),
      Q => in_d_0_reg_575(0),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_575_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5751,
      D => in_d_reg_1616(1),
      Q => in_d_0_reg_575(1),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_575_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5751,
      D => in_d_reg_1616(2),
      Q => in_d_0_reg_575(2),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_575_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5751,
      D => in_d_reg_1616(3),
      Q => in_d_0_reg_575(3),
      R => ap_CS_fsm_state4
    );
\in_d_reg_1616[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFFF"
    )
        port map (
      I0 => icmp_ln32_fu_1082_p2,
      I1 => p_1_in,
      I2 => in_d_reg_1616(0),
      I3 => in_d_0_reg_5751,
      I4 => in_d_0_reg_575(0),
      O => in_d_fu_1214_p2(0)
    );
\in_d_reg_1616[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A0303050A0C0C"
    )
        port map (
      I0 => in_d_reg_1616(0),
      I1 => in_d_0_reg_575(0),
      I2 => p_0_in2_out,
      I3 => in_d_reg_1616(1),
      I4 => in_d_0_reg_5751,
      I5 => in_d_0_reg_575(1),
      O => in_d_fu_1214_p2(1)
    );
\in_d_reg_1616[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA9A9A9AAAAAA"
    )
        port map (
      I0 => \in_d_reg_1616[3]_i_2_n_5\,
      I1 => icmp_ln32_fu_1082_p2,
      I2 => p_1_in,
      I3 => in_d_reg_1616(2),
      I4 => in_d_0_reg_5751,
      I5 => in_d_0_reg_575(2),
      O => in_d_fu_1214_p2(2)
    );
\in_d_reg_1616[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057F70000A808"
    )
        port map (
      I0 => \in_d_reg_1616[3]_i_2_n_5\,
      I1 => in_d_0_reg_575(2),
      I2 => in_d_0_reg_5751,
      I3 => in_d_reg_1616(2),
      I4 => p_0_in2_out,
      I5 => ap_phi_mux_in_d_0_phi_fu_579_p4(3),
      O => in_d_fu_1214_p2(3)
    );
\in_d_reg_1616[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000C0C0A000000"
    )
        port map (
      I0 => in_d_reg_1616(1),
      I1 => in_d_0_reg_575(1),
      I2 => p_0_in2_out,
      I3 => in_d_reg_1616(0),
      I4 => in_d_0_reg_5751,
      I5 => in_d_0_reg_575(0),
      O => \in_d_reg_1616[3]_i_2_n_5\
    );
\in_d_reg_1616[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln32_fu_1082_p2,
      I1 => p_1_in,
      O => p_0_in2_out
    );
\in_d_reg_1616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => in_d_fu_1214_p2(0),
      Q => in_d_reg_1616(0),
      R => '0'
    );
\in_d_reg_1616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => in_d_fu_1214_p2(1),
      Q => in_d_reg_1616(1),
      R => '0'
    );
\in_d_reg_1616_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => in_d_fu_1214_p2(2),
      Q => in_d_reg_1616(2),
      R => '0'
    );
\in_d_reg_1616_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => in_d_fu_1214_p2(3),
      Q => in_d_reg_1616(3),
      R => '0'
    );
\indvar_flatten18_reg_521[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten18_reg_521_reg(0),
      O => add_ln30_fu_1070_p2(0)
    );
\indvar_flatten18_reg_521[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => indvar_flatten18_reg_521_reg(8),
      I1 => indvar_flatten18_reg_521_reg(6),
      I2 => \indvar_flatten18_reg_521[10]_i_2_n_5\,
      I3 => indvar_flatten18_reg_521_reg(7),
      I4 => indvar_flatten18_reg_521_reg(9),
      I5 => indvar_flatten18_reg_521_reg(10),
      O => add_ln30_fu_1070_p2(10)
    );
\indvar_flatten18_reg_521[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => indvar_flatten18_reg_521_reg(5),
      I1 => indvar_flatten18_reg_521_reg(3),
      I2 => indvar_flatten18_reg_521_reg(1),
      I3 => indvar_flatten18_reg_521_reg(0),
      I4 => indvar_flatten18_reg_521_reg(2),
      I5 => indvar_flatten18_reg_521_reg(4),
      O => \indvar_flatten18_reg_521[10]_i_2_n_5\
    );
\indvar_flatten18_reg_521[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten18_reg_521_reg(0),
      I1 => indvar_flatten18_reg_521_reg(1),
      O => add_ln30_fu_1070_p2(1)
    );
\indvar_flatten18_reg_521[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => indvar_flatten18_reg_521_reg(0),
      I1 => indvar_flatten18_reg_521_reg(1),
      I2 => indvar_flatten18_reg_521_reg(2),
      O => add_ln30_fu_1070_p2(2)
    );
\indvar_flatten18_reg_521[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => indvar_flatten18_reg_521_reg(1),
      I1 => indvar_flatten18_reg_521_reg(0),
      I2 => indvar_flatten18_reg_521_reg(2),
      I3 => indvar_flatten18_reg_521_reg(3),
      O => add_ln30_fu_1070_p2(3)
    );
\indvar_flatten18_reg_521[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => indvar_flatten18_reg_521_reg(2),
      I1 => indvar_flatten18_reg_521_reg(0),
      I2 => indvar_flatten18_reg_521_reg(1),
      I3 => indvar_flatten18_reg_521_reg(3),
      I4 => indvar_flatten18_reg_521_reg(4),
      O => add_ln30_fu_1070_p2(4)
    );
\indvar_flatten18_reg_521[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => indvar_flatten18_reg_521_reg(3),
      I1 => indvar_flatten18_reg_521_reg(1),
      I2 => indvar_flatten18_reg_521_reg(0),
      I3 => indvar_flatten18_reg_521_reg(2),
      I4 => indvar_flatten18_reg_521_reg(4),
      I5 => indvar_flatten18_reg_521_reg(5),
      O => add_ln30_fu_1070_p2(5)
    );
\indvar_flatten18_reg_521[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten18_reg_521[10]_i_2_n_5\,
      I1 => indvar_flatten18_reg_521_reg(6),
      O => add_ln30_fu_1070_p2(6)
    );
\indvar_flatten18_reg_521[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten18_reg_521[10]_i_2_n_5\,
      I1 => indvar_flatten18_reg_521_reg(6),
      I2 => indvar_flatten18_reg_521_reg(7),
      O => add_ln30_fu_1070_p2(7)
    );
\indvar_flatten18_reg_521[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => indvar_flatten18_reg_521_reg(6),
      I1 => \indvar_flatten18_reg_521[10]_i_2_n_5\,
      I2 => indvar_flatten18_reg_521_reg(7),
      I3 => indvar_flatten18_reg_521_reg(8),
      O => add_ln30_fu_1070_p2(8)
    );
\indvar_flatten18_reg_521[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => indvar_flatten18_reg_521_reg(7),
      I1 => \indvar_flatten18_reg_521[10]_i_2_n_5\,
      I2 => indvar_flatten18_reg_521_reg(6),
      I3 => indvar_flatten18_reg_521_reg(8),
      I4 => indvar_flatten18_reg_521_reg(9),
      O => add_ln30_fu_1070_p2(9)
    );
\indvar_flatten18_reg_521_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => add_ln30_fu_1070_p2(0),
      Q => indvar_flatten18_reg_521_reg(0),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_521_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => add_ln30_fu_1070_p2(10),
      Q => indvar_flatten18_reg_521_reg(10),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_521_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => add_ln30_fu_1070_p2(1),
      Q => indvar_flatten18_reg_521_reg(1),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_521_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => add_ln30_fu_1070_p2(2),
      Q => indvar_flatten18_reg_521_reg(2),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_521_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => add_ln30_fu_1070_p2(3),
      Q => indvar_flatten18_reg_521_reg(3),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_521_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => add_ln30_fu_1070_p2(4),
      Q => indvar_flatten18_reg_521_reg(4),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_521_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => add_ln30_fu_1070_p2(5),
      Q => indvar_flatten18_reg_521_reg(5),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_521_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => add_ln30_fu_1070_p2(6),
      Q => indvar_flatten18_reg_521_reg(6),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_521_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => add_ln30_fu_1070_p2(7),
      Q => indvar_flatten18_reg_521_reg(7),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_521_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => add_ln30_fu_1070_p2(8),
      Q => indvar_flatten18_reg_521_reg(8),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_521_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => add_ln30_fu_1070_p2(9),
      Q => indvar_flatten18_reg_521_reg(9),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_543[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln32_fu_1082_p2,
      I1 => indvar_flatten_reg_543_reg(0),
      O => \indvar_flatten_reg_543[0]_i_1_n_5\
    );
\indvar_flatten_reg_543[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => indvar_flatten_reg_543_reg(1),
      I1 => indvar_flatten_reg_543_reg(0),
      I2 => icmp_ln32_fu_1082_p2,
      O => \indvar_flatten_reg_543[1]_i_1_n_5\
    );
\indvar_flatten_reg_543[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => indvar_flatten_reg_543_reg(2),
      I1 => indvar_flatten_reg_543_reg(1),
      I2 => indvar_flatten_reg_543_reg(0),
      I3 => icmp_ln32_fu_1082_p2,
      O => \indvar_flatten_reg_543[2]_i_1_n_5\
    );
\indvar_flatten_reg_543[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => indvar_flatten_reg_543_reg(3),
      I1 => indvar_flatten_reg_543_reg(2),
      I2 => indvar_flatten_reg_543_reg(0),
      I3 => indvar_flatten_reg_543_reg(1),
      I4 => icmp_ln32_fu_1082_p2,
      O => \indvar_flatten_reg_543[3]_i_1_n_5\
    );
\indvar_flatten_reg_543[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_543_reg(4),
      I1 => indvar_flatten_reg_543_reg(3),
      I2 => indvar_flatten_reg_543_reg(1),
      I3 => indvar_flatten_reg_543_reg(0),
      I4 => indvar_flatten_reg_543_reg(2),
      I5 => icmp_ln32_fu_1082_p2,
      O => \indvar_flatten_reg_543[4]_i_1_n_5\
    );
\indvar_flatten_reg_543[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => indvar_flatten_reg_543_reg(5),
      I1 => \indvar_flatten_reg_543[5]_i_2_n_5\,
      I2 => icmp_ln32_fu_1082_p2,
      O => \indvar_flatten_reg_543[5]_i_1_n_5\
    );
\indvar_flatten_reg_543[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => indvar_flatten_reg_543_reg(4),
      I1 => indvar_flatten_reg_543_reg(2),
      I2 => indvar_flatten_reg_543_reg(0),
      I3 => indvar_flatten_reg_543_reg(1),
      I4 => indvar_flatten_reg_543_reg(3),
      O => \indvar_flatten_reg_543[5]_i_2_n_5\
    );
\indvar_flatten_reg_543[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => indvar_flatten_reg_543_reg(6),
      I1 => \indvar_flatten_reg_543[7]_i_2_n_5\,
      I2 => icmp_ln32_fu_1082_p2,
      O => \indvar_flatten_reg_543[6]_i_1_n_5\
    );
\indvar_flatten_reg_543[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => indvar_flatten_reg_543_reg(7),
      I1 => indvar_flatten_reg_543_reg(6),
      I2 => \indvar_flatten_reg_543[7]_i_2_n_5\,
      I3 => icmp_ln32_fu_1082_p2,
      O => \indvar_flatten_reg_543[7]_i_1_n_5\
    );
\indvar_flatten_reg_543[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => indvar_flatten_reg_543_reg(5),
      I1 => indvar_flatten_reg_543_reg(3),
      I2 => indvar_flatten_reg_543_reg(1),
      I3 => indvar_flatten_reg_543_reg(0),
      I4 => indvar_flatten_reg_543_reg(2),
      I5 => indvar_flatten_reg_543_reg(4),
      O => \indvar_flatten_reg_543[7]_i_2_n_5\
    );
\indvar_flatten_reg_543_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => \indvar_flatten_reg_543[0]_i_1_n_5\,
      Q => indvar_flatten_reg_543_reg(0),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_543_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => \indvar_flatten_reg_543[1]_i_1_n_5\,
      Q => indvar_flatten_reg_543_reg(1),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_543_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => \indvar_flatten_reg_543[2]_i_1_n_5\,
      Q => indvar_flatten_reg_543_reg(2),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_543_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => \indvar_flatten_reg_543[3]_i_1_n_5\,
      Q => indvar_flatten_reg_543_reg(3),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_543_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => \indvar_flatten_reg_543[4]_i_1_n_5\,
      Q => indvar_flatten_reg_543_reg(4),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_543_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => \indvar_flatten_reg_543[5]_i_1_n_5\,
      Q => indvar_flatten_reg_543_reg(5),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_543_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => \indvar_flatten_reg_543[6]_i_1_n_5\,
      Q => indvar_flatten_reg_543_reg(6),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_543_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => \indvar_flatten_reg_543[7]_i_1_n_5\,
      Q => indvar_flatten_reg_543_reg(7),
      R => ap_CS_fsm_state4
    );
\kernel_buffer_15_016_fu_458[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D4FAE2E7A4D708D"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_0(0)
    );
\kernel_buffer_15_016_fu_458[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404A79C670CC2AD"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_1(0)
    );
\kernel_buffer_15_016_fu_458[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AF04787BF918A3"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(1),
      I5 => i_0_reg_510_reg(0),
      O => mux_6_0(10)
    );
\kernel_buffer_15_016_fu_458[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF39CB820284BEBB"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_1(10)
    );
\kernel_buffer_15_016_fu_458[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D808DE3A9F6C4FE"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(1),
      I4 => i_0_reg_510_reg(2),
      I5 => i_0_reg_510_reg(0),
      O => mux_6_0(11)
    );
\kernel_buffer_15_016_fu_458[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707E04ACD900F7F3"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => i_0_reg_510_reg(1),
      I3 => i_0_reg_510_reg(0),
      I4 => tmp_3_fu_683_p129(3),
      I5 => i_0_reg_510_reg(2),
      O => mux_6_1(11)
    );
\kernel_buffer_15_016_fu_458[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D040A4284FC6619"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_0(12)
    );
\kernel_buffer_15_016_fu_458[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D368084EEF50888"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(1),
      I5 => i_0_reg_510_reg(0),
      O => mux_6_1(12)
    );
\kernel_buffer_15_016_fu_458[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFA35E4F54A0EA5"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_0(13)
    );
\kernel_buffer_15_016_fu_458[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DAF3B867A4BBBBF"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_1(13)
    );
\kernel_buffer_15_016_fu_458[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43A478A272F4EA5A"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(1),
      I5 => i_0_reg_510_reg(0),
      O => mux_6_0(1)
    );
\kernel_buffer_15_016_fu_458[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F831CA4ACC405D"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_1(1)
    );
\kernel_buffer_15_016_fu_458[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8191D0CCB690B19"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(1),
      I5 => i_0_reg_510_reg(0),
      O => mux_6_0(2)
    );
\kernel_buffer_15_016_fu_458[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"957637234A21A909"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(1),
      I5 => i_0_reg_510_reg(0),
      O => mux_6_1(2)
    );
\kernel_buffer_15_016_fu_458[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_0_reg_510_reg(3),
      I2 => i_0_reg_510_reg(2),
      I3 => i_0_reg_510_reg(0),
      I4 => i_0_reg_510_reg(1),
      O => kernel_buffer_15_016_fu_4580
    );
\kernel_buffer_15_016_fu_458[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => shl_ln_reg_1557(4),
      I1 => shl_ln_reg_1557(3),
      I2 => i_0_reg_510_reg(3),
      I3 => shl_ln_reg_1557(5),
      I4 => shl_ln_reg_1557(6),
      O => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_016_fu_458[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFA25E4E54A0EB5"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_0(15)
    );
\kernel_buffer_15_016_fu_458[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DAF3B8668CBB9BB"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_1(15)
    );
\kernel_buffer_15_016_fu_458[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_reg_510_reg(3),
      I1 => shl_ln_reg_1557(3),
      I2 => shl_ln_reg_1557(4),
      I3 => shl_ln_reg_1557(5),
      O => tmp_3_fu_683_p129(5)
    );
\kernel_buffer_15_016_fu_458[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => shl_ln_reg_1557(3),
      I1 => i_0_reg_510_reg(3),
      I2 => shl_ln_reg_1557(4),
      O => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\
    );
\kernel_buffer_15_016_fu_458[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_reg_1557(3),
      I1 => i_0_reg_510_reg(3),
      O => tmp_3_fu_683_p129(3)
    );
\kernel_buffer_15_016_fu_458[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E70ED7E56E73388"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_0(3)
    );
\kernel_buffer_15_016_fu_458[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE728FBA93D4B8AC"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_1(3)
    );
\kernel_buffer_15_016_fu_458[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D5E45C1399D8A56"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(1),
      I4 => i_0_reg_510_reg(2),
      I5 => i_0_reg_510_reg(0),
      O => mux_6_0(4)
    );
\kernel_buffer_15_016_fu_458[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F81B33BA15C8B0"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(1),
      I5 => i_0_reg_510_reg(0),
      O => mux_6_1(4)
    );
\kernel_buffer_15_016_fu_458[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1364EE30E35C6627"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_0(5)
    );
\kernel_buffer_15_016_fu_458[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DCE369E5A805F7B"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_1(5)
    );
\kernel_buffer_15_016_fu_458[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7209368E088A9D8"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_0(6)
    );
\kernel_buffer_15_016_fu_458[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82D36A464924EC8E"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => i_0_reg_510_reg(2),
      I3 => tmp_3_fu_683_p129(3),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_1(6)
    );
\kernel_buffer_15_016_fu_458[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD96B68A04908FF3"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(1),
      I4 => i_0_reg_510_reg(2),
      I5 => i_0_reg_510_reg(0),
      O => mux_6_0(7)
    );
\kernel_buffer_15_016_fu_458[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A697470AC97D8EDB"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => i_0_reg_510_reg(0),
      I3 => tmp_3_fu_683_p129(3),
      I4 => i_0_reg_510_reg(2),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_1(7)
    );
\kernel_buffer_15_016_fu_458[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A663A5AC93ABA2D"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(1),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(2),
      O => mux_6_0(8)
    );
\kernel_buffer_15_016_fu_458[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47673EAC12E8511A"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(0),
      I5 => i_0_reg_510_reg(1),
      O => mux_6_1(8)
    );
\kernel_buffer_15_016_fu_458[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A58FE32F204D5AA"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(2),
      I4 => i_0_reg_510_reg(1),
      I5 => i_0_reg_510_reg(0),
      O => mux_6_0(9)
    );
\kernel_buffer_15_016_fu_458[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B42B494D857FAD5D"
    )
        port map (
      I0 => tmp_3_fu_683_p129(5),
      I1 => \kernel_buffer_15_016_fu_458[31]_i_7_n_5\,
      I2 => tmp_3_fu_683_p129(3),
      I3 => i_0_reg_510_reg(0),
      I4 => i_0_reg_510_reg(1),
      I5 => i_0_reg_510_reg(2),
      O => mux_6_1(9)
    );
\kernel_buffer_15_016_fu_458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4580,
      D => tmp_3_fu_683_p130(0),
      Q => kernel_buffer_15_016_fu_458(0),
      R => '0'
    );
\kernel_buffer_15_016_fu_458_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(0),
      I1 => mux_6_1(0),
      O => tmp_3_fu_683_p130(0),
      S => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_016_fu_458_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4580,
      D => tmp_3_fu_683_p130(10),
      Q => kernel_buffer_15_016_fu_458(10),
      R => '0'
    );
\kernel_buffer_15_016_fu_458_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(10),
      I1 => mux_6_1(10),
      O => tmp_3_fu_683_p130(10),
      S => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_016_fu_458_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4580,
      D => tmp_3_fu_683_p130(11),
      Q => kernel_buffer_15_016_fu_458(11),
      R => '0'
    );
\kernel_buffer_15_016_fu_458_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(11),
      I1 => mux_6_1(11),
      O => tmp_3_fu_683_p130(11),
      S => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_016_fu_458_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4580,
      D => tmp_3_fu_683_p130(12),
      Q => kernel_buffer_15_016_fu_458(12),
      R => '0'
    );
\kernel_buffer_15_016_fu_458_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(12),
      I1 => mux_6_1(12),
      O => tmp_3_fu_683_p130(12),
      S => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_016_fu_458_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4580,
      D => tmp_3_fu_683_p130(13),
      Q => kernel_buffer_15_016_fu_458(13),
      R => '0'
    );
\kernel_buffer_15_016_fu_458_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(13),
      I1 => mux_6_1(13),
      O => tmp_3_fu_683_p130(13),
      S => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_016_fu_458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4580,
      D => tmp_3_fu_683_p130(1),
      Q => kernel_buffer_15_016_fu_458(1),
      R => '0'
    );
\kernel_buffer_15_016_fu_458_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(1),
      I1 => mux_6_1(1),
      O => tmp_3_fu_683_p130(1),
      S => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_016_fu_458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4580,
      D => tmp_3_fu_683_p130(2),
      Q => kernel_buffer_15_016_fu_458(2),
      R => '0'
    );
\kernel_buffer_15_016_fu_458_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(2),
      I1 => mux_6_1(2),
      O => tmp_3_fu_683_p130(2),
      S => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_016_fu_458_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4580,
      D => tmp_3_fu_683_p130(15),
      Q => kernel_buffer_15_016_fu_458(31),
      R => '0'
    );
\kernel_buffer_15_016_fu_458_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(15),
      I1 => mux_6_1(15),
      O => tmp_3_fu_683_p130(15),
      S => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_016_fu_458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4580,
      D => tmp_3_fu_683_p130(3),
      Q => kernel_buffer_15_016_fu_458(3),
      R => '0'
    );
\kernel_buffer_15_016_fu_458_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(3),
      I1 => mux_6_1(3),
      O => tmp_3_fu_683_p130(3),
      S => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_016_fu_458_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4580,
      D => tmp_3_fu_683_p130(4),
      Q => kernel_buffer_15_016_fu_458(4),
      R => '0'
    );
\kernel_buffer_15_016_fu_458_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(4),
      I1 => mux_6_1(4),
      O => tmp_3_fu_683_p130(4),
      S => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_016_fu_458_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4580,
      D => tmp_3_fu_683_p130(5),
      Q => kernel_buffer_15_016_fu_458(5),
      R => '0'
    );
\kernel_buffer_15_016_fu_458_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(5),
      I1 => mux_6_1(5),
      O => tmp_3_fu_683_p130(5),
      S => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_016_fu_458_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4580,
      D => tmp_3_fu_683_p130(6),
      Q => kernel_buffer_15_016_fu_458(6),
      R => '0'
    );
\kernel_buffer_15_016_fu_458_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(6),
      I1 => mux_6_1(6),
      O => tmp_3_fu_683_p130(6),
      S => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_016_fu_458_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4580,
      D => tmp_3_fu_683_p130(7),
      Q => kernel_buffer_15_016_fu_458(7),
      R => '0'
    );
\kernel_buffer_15_016_fu_458_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(7),
      I1 => mux_6_1(7),
      O => tmp_3_fu_683_p130(7),
      S => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_016_fu_458_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4580,
      D => tmp_3_fu_683_p130(8),
      Q => kernel_buffer_15_016_fu_458(8),
      R => '0'
    );
\kernel_buffer_15_016_fu_458_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(8),
      I1 => mux_6_1(8),
      O => tmp_3_fu_683_p130(8),
      S => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_016_fu_458_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4580,
      D => tmp_3_fu_683_p130(9),
      Q => kernel_buffer_15_016_fu_458(9),
      R => '0'
    );
\kernel_buffer_15_016_fu_458_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(9),
      I1 => mux_6_1(9),
      O => tmp_3_fu_683_p130(9),
      S => tmp_3_fu_683_p129(6)
    );
\kernel_buffer_15_17_fu_406[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => i_0_reg_510_reg(2),
      I1 => i_0_reg_510_reg(0),
      I2 => i_0_reg_510_reg(3),
      I3 => i_0_reg_510_reg(1),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_17_fu_4060
    );
\kernel_buffer_15_17_fu_406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4060,
      D => tmp_3_fu_683_p130(0),
      Q => kernel_buffer_15_17_fu_406(0),
      R => '0'
    );
\kernel_buffer_15_17_fu_406_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4060,
      D => tmp_3_fu_683_p130(10),
      Q => kernel_buffer_15_17_fu_406(10),
      R => '0'
    );
\kernel_buffer_15_17_fu_406_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4060,
      D => tmp_3_fu_683_p130(11),
      Q => kernel_buffer_15_17_fu_406(11),
      R => '0'
    );
\kernel_buffer_15_17_fu_406_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4060,
      D => tmp_3_fu_683_p130(12),
      Q => kernel_buffer_15_17_fu_406(12),
      R => '0'
    );
\kernel_buffer_15_17_fu_406_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4060,
      D => tmp_3_fu_683_p130(13),
      Q => kernel_buffer_15_17_fu_406(13),
      R => '0'
    );
\kernel_buffer_15_17_fu_406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4060,
      D => tmp_3_fu_683_p130(1),
      Q => kernel_buffer_15_17_fu_406(1),
      R => '0'
    );
\kernel_buffer_15_17_fu_406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4060,
      D => tmp_3_fu_683_p130(2),
      Q => kernel_buffer_15_17_fu_406(2),
      R => '0'
    );
\kernel_buffer_15_17_fu_406_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4060,
      D => tmp_3_fu_683_p130(15),
      Q => kernel_buffer_15_17_fu_406(31),
      R => '0'
    );
\kernel_buffer_15_17_fu_406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4060,
      D => tmp_3_fu_683_p130(3),
      Q => kernel_buffer_15_17_fu_406(3),
      R => '0'
    );
\kernel_buffer_15_17_fu_406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4060,
      D => tmp_3_fu_683_p130(4),
      Q => kernel_buffer_15_17_fu_406(4),
      R => '0'
    );
\kernel_buffer_15_17_fu_406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4060,
      D => tmp_3_fu_683_p130(5),
      Q => kernel_buffer_15_17_fu_406(5),
      R => '0'
    );
\kernel_buffer_15_17_fu_406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4060,
      D => tmp_3_fu_683_p130(6),
      Q => kernel_buffer_15_17_fu_406(6),
      R => '0'
    );
\kernel_buffer_15_17_fu_406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4060,
      D => tmp_3_fu_683_p130(7),
      Q => kernel_buffer_15_17_fu_406(7),
      R => '0'
    );
\kernel_buffer_15_17_fu_406_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4060,
      D => tmp_3_fu_683_p130(8),
      Q => kernel_buffer_15_17_fu_406(8),
      R => '0'
    );
\kernel_buffer_15_17_fu_406_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4060,
      D => tmp_3_fu_683_p130(9),
      Q => kernel_buffer_15_17_fu_406(9),
      R => '0'
    );
\kernel_buffer_15_18_fu_410[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_0_reg_510_reg(0),
      I1 => i_0_reg_510_reg(2),
      I2 => i_0_reg_510_reg(1),
      I3 => i_0_reg_510_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_18_fu_4100
    );
\kernel_buffer_15_18_fu_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4100,
      D => tmp_3_fu_683_p130(0),
      Q => kernel_buffer_15_18_fu_410(0),
      R => '0'
    );
\kernel_buffer_15_18_fu_410_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4100,
      D => tmp_3_fu_683_p130(10),
      Q => kernel_buffer_15_18_fu_410(10),
      R => '0'
    );
\kernel_buffer_15_18_fu_410_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4100,
      D => tmp_3_fu_683_p130(11),
      Q => kernel_buffer_15_18_fu_410(11),
      R => '0'
    );
\kernel_buffer_15_18_fu_410_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4100,
      D => tmp_3_fu_683_p130(12),
      Q => kernel_buffer_15_18_fu_410(12),
      R => '0'
    );
\kernel_buffer_15_18_fu_410_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4100,
      D => tmp_3_fu_683_p130(13),
      Q => kernel_buffer_15_18_fu_410(13),
      R => '0'
    );
\kernel_buffer_15_18_fu_410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4100,
      D => tmp_3_fu_683_p130(1),
      Q => kernel_buffer_15_18_fu_410(1),
      R => '0'
    );
\kernel_buffer_15_18_fu_410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4100,
      D => tmp_3_fu_683_p130(2),
      Q => kernel_buffer_15_18_fu_410(2),
      R => '0'
    );
\kernel_buffer_15_18_fu_410_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4100,
      D => tmp_3_fu_683_p130(15),
      Q => kernel_buffer_15_18_fu_410(31),
      R => '0'
    );
\kernel_buffer_15_18_fu_410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4100,
      D => tmp_3_fu_683_p130(3),
      Q => kernel_buffer_15_18_fu_410(3),
      R => '0'
    );
\kernel_buffer_15_18_fu_410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4100,
      D => tmp_3_fu_683_p130(4),
      Q => kernel_buffer_15_18_fu_410(4),
      R => '0'
    );
\kernel_buffer_15_18_fu_410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4100,
      D => tmp_3_fu_683_p130(5),
      Q => kernel_buffer_15_18_fu_410(5),
      R => '0'
    );
\kernel_buffer_15_18_fu_410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4100,
      D => tmp_3_fu_683_p130(6),
      Q => kernel_buffer_15_18_fu_410(6),
      R => '0'
    );
\kernel_buffer_15_18_fu_410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4100,
      D => tmp_3_fu_683_p130(7),
      Q => kernel_buffer_15_18_fu_410(7),
      R => '0'
    );
\kernel_buffer_15_18_fu_410_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4100,
      D => tmp_3_fu_683_p130(8),
      Q => kernel_buffer_15_18_fu_410(8),
      R => '0'
    );
\kernel_buffer_15_18_fu_410_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4100,
      D => tmp_3_fu_683_p130(9),
      Q => kernel_buffer_15_18_fu_410(9),
      R => '0'
    );
\kernel_buffer_15_19_fu_414[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_0_reg_510_reg(2),
      I1 => i_0_reg_510_reg(1),
      I2 => i_0_reg_510_reg(0),
      I3 => i_0_reg_510_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_19_fu_4140
    );
\kernel_buffer_15_19_fu_414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4140,
      D => tmp_3_fu_683_p130(0),
      Q => kernel_buffer_15_19_fu_414(0),
      R => '0'
    );
\kernel_buffer_15_19_fu_414_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4140,
      D => tmp_3_fu_683_p130(10),
      Q => kernel_buffer_15_19_fu_414(10),
      R => '0'
    );
\kernel_buffer_15_19_fu_414_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4140,
      D => tmp_3_fu_683_p130(11),
      Q => kernel_buffer_15_19_fu_414(11),
      R => '0'
    );
\kernel_buffer_15_19_fu_414_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4140,
      D => tmp_3_fu_683_p130(12),
      Q => kernel_buffer_15_19_fu_414(12),
      R => '0'
    );
\kernel_buffer_15_19_fu_414_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4140,
      D => tmp_3_fu_683_p130(13),
      Q => kernel_buffer_15_19_fu_414(13),
      R => '0'
    );
\kernel_buffer_15_19_fu_414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4140,
      D => tmp_3_fu_683_p130(1),
      Q => kernel_buffer_15_19_fu_414(1),
      R => '0'
    );
\kernel_buffer_15_19_fu_414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4140,
      D => tmp_3_fu_683_p130(2),
      Q => kernel_buffer_15_19_fu_414(2),
      R => '0'
    );
\kernel_buffer_15_19_fu_414_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4140,
      D => tmp_3_fu_683_p130(15),
      Q => kernel_buffer_15_19_fu_414(31),
      R => '0'
    );
\kernel_buffer_15_19_fu_414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4140,
      D => tmp_3_fu_683_p130(3),
      Q => kernel_buffer_15_19_fu_414(3),
      R => '0'
    );
\kernel_buffer_15_19_fu_414_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4140,
      D => tmp_3_fu_683_p130(4),
      Q => kernel_buffer_15_19_fu_414(4),
      R => '0'
    );
\kernel_buffer_15_19_fu_414_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4140,
      D => tmp_3_fu_683_p130(5),
      Q => kernel_buffer_15_19_fu_414(5),
      R => '0'
    );
\kernel_buffer_15_19_fu_414_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4140,
      D => tmp_3_fu_683_p130(6),
      Q => kernel_buffer_15_19_fu_414(6),
      R => '0'
    );
\kernel_buffer_15_19_fu_414_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4140,
      D => tmp_3_fu_683_p130(7),
      Q => kernel_buffer_15_19_fu_414(7),
      R => '0'
    );
\kernel_buffer_15_19_fu_414_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4140,
      D => tmp_3_fu_683_p130(8),
      Q => kernel_buffer_15_19_fu_414(8),
      R => '0'
    );
\kernel_buffer_15_19_fu_414_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4140,
      D => tmp_3_fu_683_p130(9),
      Q => kernel_buffer_15_19_fu_414(9),
      R => '0'
    );
\kernel_buffer_15_20_fu_418[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => i_0_reg_510_reg(0),
      I1 => i_0_reg_510_reg(2),
      I2 => i_0_reg_510_reg(3),
      I3 => i_0_reg_510_reg(1),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_20_fu_4180
    );
\kernel_buffer_15_20_fu_418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4180,
      D => tmp_3_fu_683_p130(0),
      Q => kernel_buffer_15_20_fu_418(0),
      R => '0'
    );
\kernel_buffer_15_20_fu_418_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4180,
      D => tmp_3_fu_683_p130(10),
      Q => kernel_buffer_15_20_fu_418(10),
      R => '0'
    );
\kernel_buffer_15_20_fu_418_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4180,
      D => tmp_3_fu_683_p130(11),
      Q => kernel_buffer_15_20_fu_418(11),
      R => '0'
    );
\kernel_buffer_15_20_fu_418_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4180,
      D => tmp_3_fu_683_p130(12),
      Q => kernel_buffer_15_20_fu_418(12),
      R => '0'
    );
\kernel_buffer_15_20_fu_418_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4180,
      D => tmp_3_fu_683_p130(13),
      Q => kernel_buffer_15_20_fu_418(13),
      R => '0'
    );
\kernel_buffer_15_20_fu_418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4180,
      D => tmp_3_fu_683_p130(1),
      Q => kernel_buffer_15_20_fu_418(1),
      R => '0'
    );
\kernel_buffer_15_20_fu_418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4180,
      D => tmp_3_fu_683_p130(2),
      Q => kernel_buffer_15_20_fu_418(2),
      R => '0'
    );
\kernel_buffer_15_20_fu_418_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4180,
      D => tmp_3_fu_683_p130(15),
      Q => kernel_buffer_15_20_fu_418(31),
      R => '0'
    );
\kernel_buffer_15_20_fu_418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4180,
      D => tmp_3_fu_683_p130(3),
      Q => kernel_buffer_15_20_fu_418(3),
      R => '0'
    );
\kernel_buffer_15_20_fu_418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4180,
      D => tmp_3_fu_683_p130(4),
      Q => kernel_buffer_15_20_fu_418(4),
      R => '0'
    );
\kernel_buffer_15_20_fu_418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4180,
      D => tmp_3_fu_683_p130(5),
      Q => kernel_buffer_15_20_fu_418(5),
      R => '0'
    );
\kernel_buffer_15_20_fu_418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4180,
      D => tmp_3_fu_683_p130(6),
      Q => kernel_buffer_15_20_fu_418(6),
      R => '0'
    );
\kernel_buffer_15_20_fu_418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4180,
      D => tmp_3_fu_683_p130(7),
      Q => kernel_buffer_15_20_fu_418(7),
      R => '0'
    );
\kernel_buffer_15_20_fu_418_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4180,
      D => tmp_3_fu_683_p130(8),
      Q => kernel_buffer_15_20_fu_418(8),
      R => '0'
    );
\kernel_buffer_15_20_fu_418_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4180,
      D => tmp_3_fu_683_p130(9),
      Q => kernel_buffer_15_20_fu_418(9),
      R => '0'
    );
\kernel_buffer_15_21_fu_422[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => i_0_reg_510_reg(0),
      I1 => i_0_reg_510_reg(2),
      I2 => i_0_reg_510_reg(3),
      I3 => i_0_reg_510_reg(1),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_21_fu_4220
    );
\kernel_buffer_15_21_fu_422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4220,
      D => tmp_3_fu_683_p130(0),
      Q => kernel_buffer_15_21_fu_422(0),
      R => '0'
    );
\kernel_buffer_15_21_fu_422_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4220,
      D => tmp_3_fu_683_p130(10),
      Q => kernel_buffer_15_21_fu_422(10),
      R => '0'
    );
\kernel_buffer_15_21_fu_422_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4220,
      D => tmp_3_fu_683_p130(11),
      Q => kernel_buffer_15_21_fu_422(11),
      R => '0'
    );
\kernel_buffer_15_21_fu_422_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4220,
      D => tmp_3_fu_683_p130(12),
      Q => kernel_buffer_15_21_fu_422(12),
      R => '0'
    );
\kernel_buffer_15_21_fu_422_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4220,
      D => tmp_3_fu_683_p130(13),
      Q => kernel_buffer_15_21_fu_422(13),
      R => '0'
    );
\kernel_buffer_15_21_fu_422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4220,
      D => tmp_3_fu_683_p130(1),
      Q => kernel_buffer_15_21_fu_422(1),
      R => '0'
    );
\kernel_buffer_15_21_fu_422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4220,
      D => tmp_3_fu_683_p130(2),
      Q => kernel_buffer_15_21_fu_422(2),
      R => '0'
    );
\kernel_buffer_15_21_fu_422_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4220,
      D => tmp_3_fu_683_p130(15),
      Q => kernel_buffer_15_21_fu_422(31),
      R => '0'
    );
\kernel_buffer_15_21_fu_422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4220,
      D => tmp_3_fu_683_p130(3),
      Q => kernel_buffer_15_21_fu_422(3),
      R => '0'
    );
\kernel_buffer_15_21_fu_422_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4220,
      D => tmp_3_fu_683_p130(4),
      Q => kernel_buffer_15_21_fu_422(4),
      R => '0'
    );
\kernel_buffer_15_21_fu_422_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4220,
      D => tmp_3_fu_683_p130(5),
      Q => kernel_buffer_15_21_fu_422(5),
      R => '0'
    );
\kernel_buffer_15_21_fu_422_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4220,
      D => tmp_3_fu_683_p130(6),
      Q => kernel_buffer_15_21_fu_422(6),
      R => '0'
    );
\kernel_buffer_15_21_fu_422_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4220,
      D => tmp_3_fu_683_p130(7),
      Q => kernel_buffer_15_21_fu_422(7),
      R => '0'
    );
\kernel_buffer_15_21_fu_422_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4220,
      D => tmp_3_fu_683_p130(8),
      Q => kernel_buffer_15_21_fu_422(8),
      R => '0'
    );
\kernel_buffer_15_21_fu_422_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4220,
      D => tmp_3_fu_683_p130(9),
      Q => kernel_buffer_15_21_fu_422(9),
      R => '0'
    );
\kernel_buffer_15_22_fu_426[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_0_reg_510_reg(0),
      I1 => i_0_reg_510_reg(1),
      I2 => i_0_reg_510_reg(2),
      I3 => i_0_reg_510_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_22_fu_4260
    );
\kernel_buffer_15_22_fu_426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4260,
      D => tmp_3_fu_683_p130(0),
      Q => kernel_buffer_15_22_fu_426(0),
      R => '0'
    );
\kernel_buffer_15_22_fu_426_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4260,
      D => tmp_3_fu_683_p130(10),
      Q => kernel_buffer_15_22_fu_426(10),
      R => '0'
    );
\kernel_buffer_15_22_fu_426_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4260,
      D => tmp_3_fu_683_p130(11),
      Q => kernel_buffer_15_22_fu_426(11),
      R => '0'
    );
\kernel_buffer_15_22_fu_426_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4260,
      D => tmp_3_fu_683_p130(12),
      Q => kernel_buffer_15_22_fu_426(12),
      R => '0'
    );
\kernel_buffer_15_22_fu_426_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4260,
      D => tmp_3_fu_683_p130(13),
      Q => kernel_buffer_15_22_fu_426(13),
      R => '0'
    );
\kernel_buffer_15_22_fu_426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4260,
      D => tmp_3_fu_683_p130(1),
      Q => kernel_buffer_15_22_fu_426(1),
      R => '0'
    );
\kernel_buffer_15_22_fu_426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4260,
      D => tmp_3_fu_683_p130(2),
      Q => kernel_buffer_15_22_fu_426(2),
      R => '0'
    );
\kernel_buffer_15_22_fu_426_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4260,
      D => tmp_3_fu_683_p130(15),
      Q => kernel_buffer_15_22_fu_426(31),
      R => '0'
    );
\kernel_buffer_15_22_fu_426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4260,
      D => tmp_3_fu_683_p130(3),
      Q => kernel_buffer_15_22_fu_426(3),
      R => '0'
    );
\kernel_buffer_15_22_fu_426_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4260,
      D => tmp_3_fu_683_p130(4),
      Q => kernel_buffer_15_22_fu_426(4),
      R => '0'
    );
\kernel_buffer_15_22_fu_426_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4260,
      D => tmp_3_fu_683_p130(5),
      Q => kernel_buffer_15_22_fu_426(5),
      R => '0'
    );
\kernel_buffer_15_22_fu_426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4260,
      D => tmp_3_fu_683_p130(6),
      Q => kernel_buffer_15_22_fu_426(6),
      R => '0'
    );
\kernel_buffer_15_22_fu_426_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4260,
      D => tmp_3_fu_683_p130(7),
      Q => kernel_buffer_15_22_fu_426(7),
      R => '0'
    );
\kernel_buffer_15_22_fu_426_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4260,
      D => tmp_3_fu_683_p130(8),
      Q => kernel_buffer_15_22_fu_426(8),
      R => '0'
    );
\kernel_buffer_15_22_fu_426_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4260,
      D => tmp_3_fu_683_p130(9),
      Q => kernel_buffer_15_22_fu_426(9),
      R => '0'
    );
\kernel_buffer_15_23_fu_430[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => i_0_reg_510_reg(1),
      I1 => i_0_reg_510_reg(0),
      I2 => i_0_reg_510_reg(2),
      I3 => i_0_reg_510_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_23_fu_4300
    );
\kernel_buffer_15_23_fu_430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4300,
      D => tmp_3_fu_683_p130(0),
      Q => kernel_buffer_15_23_fu_430(0),
      R => '0'
    );
\kernel_buffer_15_23_fu_430_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4300,
      D => tmp_3_fu_683_p130(10),
      Q => kernel_buffer_15_23_fu_430(10),
      R => '0'
    );
\kernel_buffer_15_23_fu_430_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4300,
      D => tmp_3_fu_683_p130(11),
      Q => kernel_buffer_15_23_fu_430(11),
      R => '0'
    );
\kernel_buffer_15_23_fu_430_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4300,
      D => tmp_3_fu_683_p130(12),
      Q => kernel_buffer_15_23_fu_430(12),
      R => '0'
    );
\kernel_buffer_15_23_fu_430_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4300,
      D => tmp_3_fu_683_p130(13),
      Q => kernel_buffer_15_23_fu_430(13),
      R => '0'
    );
\kernel_buffer_15_23_fu_430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4300,
      D => tmp_3_fu_683_p130(1),
      Q => kernel_buffer_15_23_fu_430(1),
      R => '0'
    );
\kernel_buffer_15_23_fu_430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4300,
      D => tmp_3_fu_683_p130(2),
      Q => kernel_buffer_15_23_fu_430(2),
      R => '0'
    );
\kernel_buffer_15_23_fu_430_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4300,
      D => tmp_3_fu_683_p130(15),
      Q => kernel_buffer_15_23_fu_430(31),
      R => '0'
    );
\kernel_buffer_15_23_fu_430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4300,
      D => tmp_3_fu_683_p130(3),
      Q => kernel_buffer_15_23_fu_430(3),
      R => '0'
    );
\kernel_buffer_15_23_fu_430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4300,
      D => tmp_3_fu_683_p130(4),
      Q => kernel_buffer_15_23_fu_430(4),
      R => '0'
    );
\kernel_buffer_15_23_fu_430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4300,
      D => tmp_3_fu_683_p130(5),
      Q => kernel_buffer_15_23_fu_430(5),
      R => '0'
    );
\kernel_buffer_15_23_fu_430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4300,
      D => tmp_3_fu_683_p130(6),
      Q => kernel_buffer_15_23_fu_430(6),
      R => '0'
    );
\kernel_buffer_15_23_fu_430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4300,
      D => tmp_3_fu_683_p130(7),
      Q => kernel_buffer_15_23_fu_430(7),
      R => '0'
    );
\kernel_buffer_15_23_fu_430_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4300,
      D => tmp_3_fu_683_p130(8),
      Q => kernel_buffer_15_23_fu_430(8),
      R => '0'
    );
\kernel_buffer_15_23_fu_430_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4300,
      D => tmp_3_fu_683_p130(9),
      Q => kernel_buffer_15_23_fu_430(9),
      R => '0'
    );
\kernel_buffer_15_24_fu_434[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_0_reg_510_reg(2),
      I1 => i_0_reg_510_reg(0),
      I2 => i_0_reg_510_reg(3),
      I3 => i_0_reg_510_reg(1),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_24_fu_4340
    );
\kernel_buffer_15_24_fu_434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4340,
      D => tmp_3_fu_683_p130(0),
      Q => kernel_buffer_15_24_fu_434(0),
      R => '0'
    );
\kernel_buffer_15_24_fu_434_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4340,
      D => tmp_3_fu_683_p130(10),
      Q => kernel_buffer_15_24_fu_434(10),
      R => '0'
    );
\kernel_buffer_15_24_fu_434_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4340,
      D => tmp_3_fu_683_p130(11),
      Q => kernel_buffer_15_24_fu_434(11),
      R => '0'
    );
\kernel_buffer_15_24_fu_434_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4340,
      D => tmp_3_fu_683_p130(12),
      Q => kernel_buffer_15_24_fu_434(12),
      R => '0'
    );
\kernel_buffer_15_24_fu_434_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4340,
      D => tmp_3_fu_683_p130(13),
      Q => kernel_buffer_15_24_fu_434(13),
      R => '0'
    );
\kernel_buffer_15_24_fu_434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4340,
      D => tmp_3_fu_683_p130(1),
      Q => kernel_buffer_15_24_fu_434(1),
      R => '0'
    );
\kernel_buffer_15_24_fu_434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4340,
      D => tmp_3_fu_683_p130(2),
      Q => kernel_buffer_15_24_fu_434(2),
      R => '0'
    );
\kernel_buffer_15_24_fu_434_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4340,
      D => tmp_3_fu_683_p130(15),
      Q => kernel_buffer_15_24_fu_434(31),
      R => '0'
    );
\kernel_buffer_15_24_fu_434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4340,
      D => tmp_3_fu_683_p130(3),
      Q => kernel_buffer_15_24_fu_434(3),
      R => '0'
    );
\kernel_buffer_15_24_fu_434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4340,
      D => tmp_3_fu_683_p130(4),
      Q => kernel_buffer_15_24_fu_434(4),
      R => '0'
    );
\kernel_buffer_15_24_fu_434_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4340,
      D => tmp_3_fu_683_p130(5),
      Q => kernel_buffer_15_24_fu_434(5),
      R => '0'
    );
\kernel_buffer_15_24_fu_434_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4340,
      D => tmp_3_fu_683_p130(6),
      Q => kernel_buffer_15_24_fu_434(6),
      R => '0'
    );
\kernel_buffer_15_24_fu_434_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4340,
      D => tmp_3_fu_683_p130(7),
      Q => kernel_buffer_15_24_fu_434(7),
      R => '0'
    );
\kernel_buffer_15_24_fu_434_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4340,
      D => tmp_3_fu_683_p130(8),
      Q => kernel_buffer_15_24_fu_434(8),
      R => '0'
    );
\kernel_buffer_15_24_fu_434_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4340,
      D => tmp_3_fu_683_p130(9),
      Q => kernel_buffer_15_24_fu_434(9),
      R => '0'
    );
\kernel_buffer_15_25_fu_438[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => i_0_reg_510_reg(0),
      I1 => i_0_reg_510_reg(2),
      I2 => i_0_reg_510_reg(1),
      I3 => i_0_reg_510_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_25_fu_4380
    );
\kernel_buffer_15_25_fu_438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4380,
      D => tmp_3_fu_683_p130(0),
      Q => kernel_buffer_15_25_fu_438(0),
      R => '0'
    );
\kernel_buffer_15_25_fu_438_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4380,
      D => tmp_3_fu_683_p130(10),
      Q => kernel_buffer_15_25_fu_438(10),
      R => '0'
    );
\kernel_buffer_15_25_fu_438_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4380,
      D => tmp_3_fu_683_p130(11),
      Q => kernel_buffer_15_25_fu_438(11),
      R => '0'
    );
\kernel_buffer_15_25_fu_438_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4380,
      D => tmp_3_fu_683_p130(12),
      Q => kernel_buffer_15_25_fu_438(12),
      R => '0'
    );
\kernel_buffer_15_25_fu_438_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4380,
      D => tmp_3_fu_683_p130(13),
      Q => kernel_buffer_15_25_fu_438(13),
      R => '0'
    );
\kernel_buffer_15_25_fu_438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4380,
      D => tmp_3_fu_683_p130(1),
      Q => kernel_buffer_15_25_fu_438(1),
      R => '0'
    );
\kernel_buffer_15_25_fu_438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4380,
      D => tmp_3_fu_683_p130(2),
      Q => kernel_buffer_15_25_fu_438(2),
      R => '0'
    );
\kernel_buffer_15_25_fu_438_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4380,
      D => tmp_3_fu_683_p130(15),
      Q => kernel_buffer_15_25_fu_438(31),
      R => '0'
    );
\kernel_buffer_15_25_fu_438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4380,
      D => tmp_3_fu_683_p130(3),
      Q => kernel_buffer_15_25_fu_438(3),
      R => '0'
    );
\kernel_buffer_15_25_fu_438_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4380,
      D => tmp_3_fu_683_p130(4),
      Q => kernel_buffer_15_25_fu_438(4),
      R => '0'
    );
\kernel_buffer_15_25_fu_438_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4380,
      D => tmp_3_fu_683_p130(5),
      Q => kernel_buffer_15_25_fu_438(5),
      R => '0'
    );
\kernel_buffer_15_25_fu_438_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4380,
      D => tmp_3_fu_683_p130(6),
      Q => kernel_buffer_15_25_fu_438(6),
      R => '0'
    );
\kernel_buffer_15_25_fu_438_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4380,
      D => tmp_3_fu_683_p130(7),
      Q => kernel_buffer_15_25_fu_438(7),
      R => '0'
    );
\kernel_buffer_15_25_fu_438_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4380,
      D => tmp_3_fu_683_p130(8),
      Q => kernel_buffer_15_25_fu_438(8),
      R => '0'
    );
\kernel_buffer_15_25_fu_438_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4380,
      D => tmp_3_fu_683_p130(9),
      Q => kernel_buffer_15_25_fu_438(9),
      R => '0'
    );
\kernel_buffer_15_26_fu_442[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => i_0_reg_510_reg(2),
      I1 => i_0_reg_510_reg(1),
      I2 => i_0_reg_510_reg(0),
      I3 => i_0_reg_510_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_26_fu_4420
    );
\kernel_buffer_15_26_fu_442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4420,
      D => tmp_3_fu_683_p130(0),
      Q => kernel_buffer_15_26_fu_442(0),
      R => '0'
    );
\kernel_buffer_15_26_fu_442_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4420,
      D => tmp_3_fu_683_p130(10),
      Q => kernel_buffer_15_26_fu_442(10),
      R => '0'
    );
\kernel_buffer_15_26_fu_442_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4420,
      D => tmp_3_fu_683_p130(11),
      Q => kernel_buffer_15_26_fu_442(11),
      R => '0'
    );
\kernel_buffer_15_26_fu_442_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4420,
      D => tmp_3_fu_683_p130(12),
      Q => kernel_buffer_15_26_fu_442(12),
      R => '0'
    );
\kernel_buffer_15_26_fu_442_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4420,
      D => tmp_3_fu_683_p130(13),
      Q => kernel_buffer_15_26_fu_442(13),
      R => '0'
    );
\kernel_buffer_15_26_fu_442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4420,
      D => tmp_3_fu_683_p130(1),
      Q => kernel_buffer_15_26_fu_442(1),
      R => '0'
    );
\kernel_buffer_15_26_fu_442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4420,
      D => tmp_3_fu_683_p130(2),
      Q => kernel_buffer_15_26_fu_442(2),
      R => '0'
    );
\kernel_buffer_15_26_fu_442_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4420,
      D => tmp_3_fu_683_p130(15),
      Q => kernel_buffer_15_26_fu_442(31),
      R => '0'
    );
\kernel_buffer_15_26_fu_442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4420,
      D => tmp_3_fu_683_p130(3),
      Q => kernel_buffer_15_26_fu_442(3),
      R => '0'
    );
\kernel_buffer_15_26_fu_442_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4420,
      D => tmp_3_fu_683_p130(4),
      Q => kernel_buffer_15_26_fu_442(4),
      R => '0'
    );
\kernel_buffer_15_26_fu_442_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4420,
      D => tmp_3_fu_683_p130(5),
      Q => kernel_buffer_15_26_fu_442(5),
      R => '0'
    );
\kernel_buffer_15_26_fu_442_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4420,
      D => tmp_3_fu_683_p130(6),
      Q => kernel_buffer_15_26_fu_442(6),
      R => '0'
    );
\kernel_buffer_15_26_fu_442_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4420,
      D => tmp_3_fu_683_p130(7),
      Q => kernel_buffer_15_26_fu_442(7),
      R => '0'
    );
\kernel_buffer_15_26_fu_442_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4420,
      D => tmp_3_fu_683_p130(8),
      Q => kernel_buffer_15_26_fu_442(8),
      R => '0'
    );
\kernel_buffer_15_26_fu_442_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4420,
      D => tmp_3_fu_683_p130(9),
      Q => kernel_buffer_15_26_fu_442(9),
      R => '0'
    );
\kernel_buffer_15_27_fu_446[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_0_reg_510_reg(0),
      I1 => i_0_reg_510_reg(2),
      I2 => i_0_reg_510_reg(3),
      I3 => i_0_reg_510_reg(1),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_27_fu_4460
    );
\kernel_buffer_15_27_fu_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4460,
      D => tmp_3_fu_683_p130(0),
      Q => kernel_buffer_15_27_fu_446(0),
      R => '0'
    );
\kernel_buffer_15_27_fu_446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4460,
      D => tmp_3_fu_683_p130(10),
      Q => kernel_buffer_15_27_fu_446(10),
      R => '0'
    );
\kernel_buffer_15_27_fu_446_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4460,
      D => tmp_3_fu_683_p130(11),
      Q => kernel_buffer_15_27_fu_446(11),
      R => '0'
    );
\kernel_buffer_15_27_fu_446_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4460,
      D => tmp_3_fu_683_p130(12),
      Q => kernel_buffer_15_27_fu_446(12),
      R => '0'
    );
\kernel_buffer_15_27_fu_446_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4460,
      D => tmp_3_fu_683_p130(13),
      Q => kernel_buffer_15_27_fu_446(13),
      R => '0'
    );
\kernel_buffer_15_27_fu_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4460,
      D => tmp_3_fu_683_p130(1),
      Q => kernel_buffer_15_27_fu_446(1),
      R => '0'
    );
\kernel_buffer_15_27_fu_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4460,
      D => tmp_3_fu_683_p130(2),
      Q => kernel_buffer_15_27_fu_446(2),
      R => '0'
    );
\kernel_buffer_15_27_fu_446_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4460,
      D => tmp_3_fu_683_p130(15),
      Q => kernel_buffer_15_27_fu_446(31),
      R => '0'
    );
\kernel_buffer_15_27_fu_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4460,
      D => tmp_3_fu_683_p130(3),
      Q => kernel_buffer_15_27_fu_446(3),
      R => '0'
    );
\kernel_buffer_15_27_fu_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4460,
      D => tmp_3_fu_683_p130(4),
      Q => kernel_buffer_15_27_fu_446(4),
      R => '0'
    );
\kernel_buffer_15_27_fu_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4460,
      D => tmp_3_fu_683_p130(5),
      Q => kernel_buffer_15_27_fu_446(5),
      R => '0'
    );
\kernel_buffer_15_27_fu_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4460,
      D => tmp_3_fu_683_p130(6),
      Q => kernel_buffer_15_27_fu_446(6),
      R => '0'
    );
\kernel_buffer_15_27_fu_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4460,
      D => tmp_3_fu_683_p130(7),
      Q => kernel_buffer_15_27_fu_446(7),
      R => '0'
    );
\kernel_buffer_15_27_fu_446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4460,
      D => tmp_3_fu_683_p130(8),
      Q => kernel_buffer_15_27_fu_446(8),
      R => '0'
    );
\kernel_buffer_15_27_fu_446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4460,
      D => tmp_3_fu_683_p130(9),
      Q => kernel_buffer_15_27_fu_446(9),
      R => '0'
    );
\kernel_buffer_15_28_fu_450[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => i_0_reg_510_reg(0),
      I1 => i_0_reg_510_reg(2),
      I2 => i_0_reg_510_reg(3),
      I3 => i_0_reg_510_reg(1),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_28_fu_4500
    );
\kernel_buffer_15_28_fu_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4500,
      D => tmp_3_fu_683_p130(0),
      Q => kernel_buffer_15_28_fu_450(0),
      R => '0'
    );
\kernel_buffer_15_28_fu_450_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4500,
      D => tmp_3_fu_683_p130(10),
      Q => kernel_buffer_15_28_fu_450(10),
      R => '0'
    );
\kernel_buffer_15_28_fu_450_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4500,
      D => tmp_3_fu_683_p130(11),
      Q => kernel_buffer_15_28_fu_450(11),
      R => '0'
    );
\kernel_buffer_15_28_fu_450_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4500,
      D => tmp_3_fu_683_p130(12),
      Q => kernel_buffer_15_28_fu_450(12),
      R => '0'
    );
\kernel_buffer_15_28_fu_450_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4500,
      D => tmp_3_fu_683_p130(13),
      Q => kernel_buffer_15_28_fu_450(13),
      R => '0'
    );
\kernel_buffer_15_28_fu_450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4500,
      D => tmp_3_fu_683_p130(1),
      Q => kernel_buffer_15_28_fu_450(1),
      R => '0'
    );
\kernel_buffer_15_28_fu_450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4500,
      D => tmp_3_fu_683_p130(2),
      Q => kernel_buffer_15_28_fu_450(2),
      R => '0'
    );
\kernel_buffer_15_28_fu_450_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4500,
      D => tmp_3_fu_683_p130(15),
      Q => kernel_buffer_15_28_fu_450(31),
      R => '0'
    );
\kernel_buffer_15_28_fu_450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4500,
      D => tmp_3_fu_683_p130(3),
      Q => kernel_buffer_15_28_fu_450(3),
      R => '0'
    );
\kernel_buffer_15_28_fu_450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4500,
      D => tmp_3_fu_683_p130(4),
      Q => kernel_buffer_15_28_fu_450(4),
      R => '0'
    );
\kernel_buffer_15_28_fu_450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4500,
      D => tmp_3_fu_683_p130(5),
      Q => kernel_buffer_15_28_fu_450(5),
      R => '0'
    );
\kernel_buffer_15_28_fu_450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4500,
      D => tmp_3_fu_683_p130(6),
      Q => kernel_buffer_15_28_fu_450(6),
      R => '0'
    );
\kernel_buffer_15_28_fu_450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4500,
      D => tmp_3_fu_683_p130(7),
      Q => kernel_buffer_15_28_fu_450(7),
      R => '0'
    );
\kernel_buffer_15_28_fu_450_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4500,
      D => tmp_3_fu_683_p130(8),
      Q => kernel_buffer_15_28_fu_450(8),
      R => '0'
    );
\kernel_buffer_15_28_fu_450_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4500,
      D => tmp_3_fu_683_p130(9),
      Q => kernel_buffer_15_28_fu_450(9),
      R => '0'
    );
\kernel_buffer_15_29_fu_454[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => i_0_reg_510_reg(0),
      I1 => i_0_reg_510_reg(1),
      I2 => i_0_reg_510_reg(2),
      I3 => i_0_reg_510_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_29_fu_4540
    );
\kernel_buffer_15_29_fu_454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4540,
      D => tmp_3_fu_683_p130(0),
      Q => kernel_buffer_15_29_fu_454(0),
      R => '0'
    );
\kernel_buffer_15_29_fu_454_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4540,
      D => tmp_3_fu_683_p130(10),
      Q => kernel_buffer_15_29_fu_454(10),
      R => '0'
    );
\kernel_buffer_15_29_fu_454_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4540,
      D => tmp_3_fu_683_p130(11),
      Q => kernel_buffer_15_29_fu_454(11),
      R => '0'
    );
\kernel_buffer_15_29_fu_454_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4540,
      D => tmp_3_fu_683_p130(12),
      Q => kernel_buffer_15_29_fu_454(12),
      R => '0'
    );
\kernel_buffer_15_29_fu_454_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4540,
      D => tmp_3_fu_683_p130(13),
      Q => kernel_buffer_15_29_fu_454(13),
      R => '0'
    );
\kernel_buffer_15_29_fu_454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4540,
      D => tmp_3_fu_683_p130(1),
      Q => kernel_buffer_15_29_fu_454(1),
      R => '0'
    );
\kernel_buffer_15_29_fu_454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4540,
      D => tmp_3_fu_683_p130(2),
      Q => kernel_buffer_15_29_fu_454(2),
      R => '0'
    );
\kernel_buffer_15_29_fu_454_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4540,
      D => tmp_3_fu_683_p130(15),
      Q => kernel_buffer_15_29_fu_454(31),
      R => '0'
    );
\kernel_buffer_15_29_fu_454_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4540,
      D => tmp_3_fu_683_p130(3),
      Q => kernel_buffer_15_29_fu_454(3),
      R => '0'
    );
\kernel_buffer_15_29_fu_454_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4540,
      D => tmp_3_fu_683_p130(4),
      Q => kernel_buffer_15_29_fu_454(4),
      R => '0'
    );
\kernel_buffer_15_29_fu_454_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4540,
      D => tmp_3_fu_683_p130(5),
      Q => kernel_buffer_15_29_fu_454(5),
      R => '0'
    );
\kernel_buffer_15_29_fu_454_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4540,
      D => tmp_3_fu_683_p130(6),
      Q => kernel_buffer_15_29_fu_454(6),
      R => '0'
    );
\kernel_buffer_15_29_fu_454_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4540,
      D => tmp_3_fu_683_p130(7),
      Q => kernel_buffer_15_29_fu_454(7),
      R => '0'
    );
\kernel_buffer_15_29_fu_454_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4540,
      D => tmp_3_fu_683_p130(8),
      Q => kernel_buffer_15_29_fu_454(8),
      R => '0'
    );
\kernel_buffer_15_29_fu_454_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4540,
      D => tmp_3_fu_683_p130(9),
      Q => kernel_buffer_15_29_fu_454(9),
      R => '0'
    );
\kernel_buffer_15_fu_402[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => i_0_reg_510_reg(0),
      I1 => i_0_reg_510_reg(2),
      I2 => i_0_reg_510_reg(3),
      I3 => i_0_reg_510_reg(1),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_fu_4020
    );
\kernel_buffer_15_fu_402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4020,
      D => tmp_3_fu_683_p130(0),
      Q => kernel_buffer_15_fu_402(0),
      R => '0'
    );
\kernel_buffer_15_fu_402_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4020,
      D => tmp_3_fu_683_p130(10),
      Q => kernel_buffer_15_fu_402(10),
      R => '0'
    );
\kernel_buffer_15_fu_402_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4020,
      D => tmp_3_fu_683_p130(11),
      Q => kernel_buffer_15_fu_402(11),
      R => '0'
    );
\kernel_buffer_15_fu_402_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4020,
      D => tmp_3_fu_683_p130(12),
      Q => kernel_buffer_15_fu_402(12),
      R => '0'
    );
\kernel_buffer_15_fu_402_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4020,
      D => tmp_3_fu_683_p130(13),
      Q => kernel_buffer_15_fu_402(13),
      R => '0'
    );
\kernel_buffer_15_fu_402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4020,
      D => tmp_3_fu_683_p130(1),
      Q => kernel_buffer_15_fu_402(1),
      R => '0'
    );
\kernel_buffer_15_fu_402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4020,
      D => tmp_3_fu_683_p130(2),
      Q => kernel_buffer_15_fu_402(2),
      R => '0'
    );
\kernel_buffer_15_fu_402_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4020,
      D => tmp_3_fu_683_p130(15),
      Q => kernel_buffer_15_fu_402(31),
      R => '0'
    );
\kernel_buffer_15_fu_402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4020,
      D => tmp_3_fu_683_p130(3),
      Q => kernel_buffer_15_fu_402(3),
      R => '0'
    );
\kernel_buffer_15_fu_402_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4020,
      D => tmp_3_fu_683_p130(4),
      Q => kernel_buffer_15_fu_402(4),
      R => '0'
    );
\kernel_buffer_15_fu_402_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4020,
      D => tmp_3_fu_683_p130(5),
      Q => kernel_buffer_15_fu_402(5),
      R => '0'
    );
\kernel_buffer_15_fu_402_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4020,
      D => tmp_3_fu_683_p130(6),
      Q => kernel_buffer_15_fu_402(6),
      R => '0'
    );
\kernel_buffer_15_fu_402_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4020,
      D => tmp_3_fu_683_p130(7),
      Q => kernel_buffer_15_fu_402(7),
      R => '0'
    );
\kernel_buffer_15_fu_402_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4020,
      D => tmp_3_fu_683_p130(8),
      Q => kernel_buffer_15_fu_402(8),
      R => '0'
    );
\kernel_buffer_15_fu_402_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4020,
      D => tmp_3_fu_683_p130(9),
      Q => kernel_buffer_15_fu_402(9),
      R => '0'
    );
mul_ln37_fu_1355_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => tmp_fu_1315_p18(31),
      A(15) => tmp_fu_1315_p18(31),
      A(14) => tmp_fu_1315_p18(31),
      A(13 downto 0) => tmp_fu_1315_p18(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln37_fu_1355_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln37_fu_1355_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln37_fu_1355_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln37_fu_1355_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln37_fu_1355_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mul_ln37_fu_1355_p2_i_1_n_5,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln37_fu_1355_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln37_fu_1355_p2_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln37_fu_1355_p2_n_63,
      P(46) => mul_ln37_fu_1355_p2_n_64,
      P(45) => mul_ln37_fu_1355_p2_n_65,
      P(44) => mul_ln37_fu_1355_p2_n_66,
      P(43) => mul_ln37_fu_1355_p2_n_67,
      P(42) => mul_ln37_fu_1355_p2_n_68,
      P(41) => mul_ln37_fu_1355_p2_n_69,
      P(40) => mul_ln37_fu_1355_p2_n_70,
      P(39) => mul_ln37_fu_1355_p2_n_71,
      P(38) => mul_ln37_fu_1355_p2_n_72,
      P(37) => mul_ln37_fu_1355_p2_n_73,
      P(36) => mul_ln37_fu_1355_p2_n_74,
      P(35) => mul_ln37_fu_1355_p2_n_75,
      P(34) => mul_ln37_fu_1355_p2_n_76,
      P(33) => mul_ln37_fu_1355_p2_n_77,
      P(32) => mul_ln37_fu_1355_p2_n_78,
      P(31) => mul_ln37_fu_1355_p2_n_79,
      P(30) => mul_ln37_fu_1355_p2_n_80,
      P(29) => mul_ln37_fu_1355_p2_n_81,
      P(28) => mul_ln37_fu_1355_p2_n_82,
      P(27) => mul_ln37_fu_1355_p2_n_83,
      P(26) => mul_ln37_fu_1355_p2_n_84,
      P(25) => mul_ln37_fu_1355_p2_n_85,
      P(24) => mul_ln37_fu_1355_p2_n_86,
      P(23) => mul_ln37_fu_1355_p2_n_87,
      P(22) => mul_ln37_fu_1355_p2_n_88,
      P(21) => mul_ln37_fu_1355_p2_n_89,
      P(20) => mul_ln37_fu_1355_p2_n_90,
      P(19) => mul_ln37_fu_1355_p2_n_91,
      P(18) => mul_ln37_fu_1355_p2_n_92,
      P(17) => mul_ln37_fu_1355_p2_n_93,
      P(16) => mul_ln37_fu_1355_p2_n_94,
      P(15) => mul_ln37_fu_1355_p2_n_95,
      P(14) => mul_ln37_fu_1355_p2_n_96,
      P(13) => mul_ln37_fu_1355_p2_n_97,
      P(12) => mul_ln37_fu_1355_p2_n_98,
      P(11) => mul_ln37_fu_1355_p2_n_99,
      P(10) => mul_ln37_fu_1355_p2_n_100,
      P(9) => mul_ln37_fu_1355_p2_n_101,
      P(8) => mul_ln37_fu_1355_p2_n_102,
      P(7) => mul_ln37_fu_1355_p2_n_103,
      P(6) => mul_ln37_fu_1355_p2_n_104,
      P(5) => mul_ln37_fu_1355_p2_n_105,
      P(4) => mul_ln37_fu_1355_p2_n_106,
      P(3) => mul_ln37_fu_1355_p2_n_107,
      P(2) => mul_ln37_fu_1355_p2_n_108,
      P(1) => mul_ln37_fu_1355_p2_n_109,
      P(0) => mul_ln37_fu_1355_p2_n_110,
      PATTERNBDETECT => NLW_mul_ln37_fu_1355_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln37_fu_1355_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul_ln37_fu_1355_p2_n_111,
      PCOUT(46) => mul_ln37_fu_1355_p2_n_112,
      PCOUT(45) => mul_ln37_fu_1355_p2_n_113,
      PCOUT(44) => mul_ln37_fu_1355_p2_n_114,
      PCOUT(43) => mul_ln37_fu_1355_p2_n_115,
      PCOUT(42) => mul_ln37_fu_1355_p2_n_116,
      PCOUT(41) => mul_ln37_fu_1355_p2_n_117,
      PCOUT(40) => mul_ln37_fu_1355_p2_n_118,
      PCOUT(39) => mul_ln37_fu_1355_p2_n_119,
      PCOUT(38) => mul_ln37_fu_1355_p2_n_120,
      PCOUT(37) => mul_ln37_fu_1355_p2_n_121,
      PCOUT(36) => mul_ln37_fu_1355_p2_n_122,
      PCOUT(35) => mul_ln37_fu_1355_p2_n_123,
      PCOUT(34) => mul_ln37_fu_1355_p2_n_124,
      PCOUT(33) => mul_ln37_fu_1355_p2_n_125,
      PCOUT(32) => mul_ln37_fu_1355_p2_n_126,
      PCOUT(31) => mul_ln37_fu_1355_p2_n_127,
      PCOUT(30) => mul_ln37_fu_1355_p2_n_128,
      PCOUT(29) => mul_ln37_fu_1355_p2_n_129,
      PCOUT(28) => mul_ln37_fu_1355_p2_n_130,
      PCOUT(27) => mul_ln37_fu_1355_p2_n_131,
      PCOUT(26) => mul_ln37_fu_1355_p2_n_132,
      PCOUT(25) => mul_ln37_fu_1355_p2_n_133,
      PCOUT(24) => mul_ln37_fu_1355_p2_n_134,
      PCOUT(23) => mul_ln37_fu_1355_p2_n_135,
      PCOUT(22) => mul_ln37_fu_1355_p2_n_136,
      PCOUT(21) => mul_ln37_fu_1355_p2_n_137,
      PCOUT(20) => mul_ln37_fu_1355_p2_n_138,
      PCOUT(19) => mul_ln37_fu_1355_p2_n_139,
      PCOUT(18) => mul_ln37_fu_1355_p2_n_140,
      PCOUT(17) => mul_ln37_fu_1355_p2_n_141,
      PCOUT(16) => mul_ln37_fu_1355_p2_n_142,
      PCOUT(15) => mul_ln37_fu_1355_p2_n_143,
      PCOUT(14) => mul_ln37_fu_1355_p2_n_144,
      PCOUT(13) => mul_ln37_fu_1355_p2_n_145,
      PCOUT(12) => mul_ln37_fu_1355_p2_n_146,
      PCOUT(11) => mul_ln37_fu_1355_p2_n_147,
      PCOUT(10) => mul_ln37_fu_1355_p2_n_148,
      PCOUT(9) => mul_ln37_fu_1355_p2_n_149,
      PCOUT(8) => mul_ln37_fu_1355_p2_n_150,
      PCOUT(7) => mul_ln37_fu_1355_p2_n_151,
      PCOUT(6) => mul_ln37_fu_1355_p2_n_152,
      PCOUT(5) => mul_ln37_fu_1355_p2_n_153,
      PCOUT(4) => mul_ln37_fu_1355_p2_n_154,
      PCOUT(3) => mul_ln37_fu_1355_p2_n_155,
      PCOUT(2) => mul_ln37_fu_1355_p2_n_156,
      PCOUT(1) => mul_ln37_fu_1355_p2_n_157,
      PCOUT(0) => mul_ln37_fu_1355_p2_n_158,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln37_fu_1355_p2_UNDERFLOW_UNCONNECTED
    );
mul_ln37_fu_1355_p2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln30_reg_1570_pp1_iter1_reg,
      O => mul_ln37_fu_1355_p2_i_1_n_5
    );
\mul_ln37_reg_1651[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_n_96,
      I1 => icmp_ln30_reg_1570_pp1_iter2_reg,
      I2 => sext_ln37_3_fu_1381_p1(0),
      O => \mul_ln37_reg_1651[14]_i_1_n_5\
    );
\mul_ln37_reg_1651[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_n_95,
      I1 => icmp_ln30_reg_1570_pp1_iter2_reg,
      I2 => sext_ln37_3_fu_1381_p1(1),
      O => \mul_ln37_reg_1651[15]_i_1_n_5\
    );
\mul_ln37_reg_1651[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mul_ln37_fu_1355_p2_n_94,
      I1 => icmp_ln30_reg_1570_pp1_iter2_reg,
      I2 => sext_ln37_3_fu_1381_p1(2),
      O => \mul_ln37_reg_1651[16]_i_1_n_5\
    );
mul_ln37_reg_1651_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln37_reg_1651_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_fu_1315_p18(31),
      B(16) => tmp_fu_1315_p18(31),
      B(15) => tmp_fu_1315_p18(31),
      B(14) => tmp_fu_1315_p18(31),
      B(13) => tmp_fu_1315_p18(31),
      B(12) => tmp_fu_1315_p18(31),
      B(11) => tmp_fu_1315_p18(31),
      B(10) => tmp_fu_1315_p18(31),
      B(9) => tmp_fu_1315_p18(31),
      B(8) => tmp_fu_1315_p18(31),
      B(7) => tmp_fu_1315_p18(31),
      B(6) => tmp_fu_1315_p18(31),
      B(5) => tmp_fu_1315_p18(31),
      B(4) => tmp_fu_1315_p18(31),
      B(3) => tmp_fu_1315_p18(31),
      B(2) => tmp_fu_1315_p18(31),
      B(1) => tmp_fu_1315_p18(31),
      B(0) => tmp_fu_1315_p18(31),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln37_reg_1651_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln37_reg_1651_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln37_reg_1651_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln37_fu_1355_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mul_ln37_fu_1355_p2_i_1_n_5,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => mul_ln37_reg_1651_reg_i_1_n_5,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln37_reg_1651_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_ln37_reg_1651_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln37_reg_1651_reg_n_63,
      P(46) => mul_ln37_reg_1651_reg_n_64,
      P(45) => mul_ln37_reg_1651_reg_n_65,
      P(44) => mul_ln37_reg_1651_reg_n_66,
      P(43) => mul_ln37_reg_1651_reg_n_67,
      P(42) => mul_ln37_reg_1651_reg_n_68,
      P(41) => mul_ln37_reg_1651_reg_n_69,
      P(40) => mul_ln37_reg_1651_reg_n_70,
      P(39) => mul_ln37_reg_1651_reg_n_71,
      P(38) => mul_ln37_reg_1651_reg_n_72,
      P(37) => mul_ln37_reg_1651_reg_n_73,
      P(36) => mul_ln37_reg_1651_reg_n_74,
      P(35) => mul_ln37_reg_1651_reg_n_75,
      P(34) => mul_ln37_reg_1651_reg_n_76,
      P(33) => mul_ln37_reg_1651_reg_n_77,
      P(32) => mul_ln37_reg_1651_reg_n_78,
      P(31) => mul_ln37_reg_1651_reg_n_79,
      P(30) => mul_ln37_reg_1651_reg_n_80,
      P(29) => mul_ln37_reg_1651_reg_n_81,
      P(28) => mul_ln37_reg_1651_reg_n_82,
      P(27) => mul_ln37_reg_1651_reg_n_83,
      P(26) => mul_ln37_reg_1651_reg_n_84,
      P(25) => mul_ln37_reg_1651_reg_n_85,
      P(24) => mul_ln37_reg_1651_reg_n_86,
      P(23) => mul_ln37_reg_1651_reg_n_87,
      P(22) => mul_ln37_reg_1651_reg_n_88,
      P(21) => mul_ln37_reg_1651_reg_n_89,
      P(20) => mul_ln37_reg_1651_reg_n_90,
      P(19) => mul_ln37_reg_1651_reg_n_91,
      P(18) => mul_ln37_reg_1651_reg_n_92,
      P(17) => mul_ln37_reg_1651_reg_n_93,
      P(16) => mul_ln37_reg_1651_reg_n_94,
      P(15) => mul_ln37_reg_1651_reg_n_95,
      P(14 downto 0) => sext_ln37_3_fu_1381_p1(17 downto 3),
      PATTERNBDETECT => NLW_mul_ln37_reg_1651_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln37_reg_1651_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_ln37_fu_1355_p2_n_111,
      PCIN(46) => mul_ln37_fu_1355_p2_n_112,
      PCIN(45) => mul_ln37_fu_1355_p2_n_113,
      PCIN(44) => mul_ln37_fu_1355_p2_n_114,
      PCIN(43) => mul_ln37_fu_1355_p2_n_115,
      PCIN(42) => mul_ln37_fu_1355_p2_n_116,
      PCIN(41) => mul_ln37_fu_1355_p2_n_117,
      PCIN(40) => mul_ln37_fu_1355_p2_n_118,
      PCIN(39) => mul_ln37_fu_1355_p2_n_119,
      PCIN(38) => mul_ln37_fu_1355_p2_n_120,
      PCIN(37) => mul_ln37_fu_1355_p2_n_121,
      PCIN(36) => mul_ln37_fu_1355_p2_n_122,
      PCIN(35) => mul_ln37_fu_1355_p2_n_123,
      PCIN(34) => mul_ln37_fu_1355_p2_n_124,
      PCIN(33) => mul_ln37_fu_1355_p2_n_125,
      PCIN(32) => mul_ln37_fu_1355_p2_n_126,
      PCIN(31) => mul_ln37_fu_1355_p2_n_127,
      PCIN(30) => mul_ln37_fu_1355_p2_n_128,
      PCIN(29) => mul_ln37_fu_1355_p2_n_129,
      PCIN(28) => mul_ln37_fu_1355_p2_n_130,
      PCIN(27) => mul_ln37_fu_1355_p2_n_131,
      PCIN(26) => mul_ln37_fu_1355_p2_n_132,
      PCIN(25) => mul_ln37_fu_1355_p2_n_133,
      PCIN(24) => mul_ln37_fu_1355_p2_n_134,
      PCIN(23) => mul_ln37_fu_1355_p2_n_135,
      PCIN(22) => mul_ln37_fu_1355_p2_n_136,
      PCIN(21) => mul_ln37_fu_1355_p2_n_137,
      PCIN(20) => mul_ln37_fu_1355_p2_n_138,
      PCIN(19) => mul_ln37_fu_1355_p2_n_139,
      PCIN(18) => mul_ln37_fu_1355_p2_n_140,
      PCIN(17) => mul_ln37_fu_1355_p2_n_141,
      PCIN(16) => mul_ln37_fu_1355_p2_n_142,
      PCIN(15) => mul_ln37_fu_1355_p2_n_143,
      PCIN(14) => mul_ln37_fu_1355_p2_n_144,
      PCIN(13) => mul_ln37_fu_1355_p2_n_145,
      PCIN(12) => mul_ln37_fu_1355_p2_n_146,
      PCIN(11) => mul_ln37_fu_1355_p2_n_147,
      PCIN(10) => mul_ln37_fu_1355_p2_n_148,
      PCIN(9) => mul_ln37_fu_1355_p2_n_149,
      PCIN(8) => mul_ln37_fu_1355_p2_n_150,
      PCIN(7) => mul_ln37_fu_1355_p2_n_151,
      PCIN(6) => mul_ln37_fu_1355_p2_n_152,
      PCIN(5) => mul_ln37_fu_1355_p2_n_153,
      PCIN(4) => mul_ln37_fu_1355_p2_n_154,
      PCIN(3) => mul_ln37_fu_1355_p2_n_155,
      PCIN(2) => mul_ln37_fu_1355_p2_n_156,
      PCIN(1) => mul_ln37_fu_1355_p2_n_157,
      PCIN(0) => mul_ln37_fu_1355_p2_n_158,
      PCOUT(47 downto 0) => NLW_mul_ln37_reg_1651_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln37_reg_1651_reg_UNDERFLOW_UNCONNECTED
    );
\mul_ln37_reg_1651_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln37_reg_1651[14]_i_1_n_5\,
      Q => sext_ln37_3_fu_1381_p1(0),
      R => '0'
    );
\mul_ln37_reg_1651_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln37_reg_1651[15]_i_1_n_5\,
      Q => sext_ln37_3_fu_1381_p1(1),
      R => '0'
    );
\mul_ln37_reg_1651_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln37_reg_1651[16]_i_1_n_5\,
      Q => sext_ln37_3_fu_1381_p1(2),
      R => '0'
    );
mul_ln37_reg_1651_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln30_reg_1570_pp1_iter2_reg,
      O => mul_ln37_reg_1651_reg_i_1_n_5
    );
network_mac_muladd_4ns_9ns_9s_12_1_1_U108: entity work.bd_0_hls_inst_0_network_mac_muladd_4ns_9ns_9s_12_1_1
     port map (
      DI(0) => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_22,
      E(0) => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      Q(3 downto 0) => select_ln34_5_reg_1605(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_phi_mux_in_d_0_phi_fu_579_p4(3 downto 0) => ap_phi_mux_in_d_0_phi_fu_579_p4(3 downto 0),
      icmp_ln30_fu_1064_p2 => icmp_ln30_fu_1064_p2,
      \icmp_ln30_reg_1570_reg[0]\(10 downto 0) => indvar_flatten18_reg_521_reg(10 downto 0),
      icmp_ln32_fu_1082_p2 => icmp_ln32_fu_1082_p2,
      \icmp_ln32_reg_1579_reg[0]\(7 downto 0) => indvar_flatten_reg_543_reg(7 downto 0),
      in_d_0_reg_575(3 downto 0) => in_d_0_reg_575(3 downto 0),
      in_d_0_reg_5751 => in_d_0_reg_5751,
      \in_d_0_reg_575_reg[0]\ => \icmp_ln30_reg_1570_reg_n_5_[0]\,
      input_r_address0(11 downto 0) => input_r_address0(11 downto 0),
      out_w_0_reg_554(3 downto 0) => out_w_0_reg_554(3 downto 0),
      \out_w_0_reg_554_reg[0]\(0) => select_ln31_fu_1088_p3(0),
      p(3 downto 0) => out_h_0_reg_532_reg(3 downto 0),
      p_0(0) => ap_CS_fsm_pp1_stage0,
      p_1_in => p_1_in,
      \select_ln34_4_reg_1599_reg[3]\(3 downto 0) => in_d_reg_1616(3 downto 0),
      \select_ln34_5_reg_1605_reg[1]\ => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_23
    );
network_mux_164_32_1_1_U107: entity work.bd_0_hls_inst_0_network_mux_164_32_1_1_8
     port map (
      A(14) => tmp_fu_1315_p18(31),
      A(13 downto 0) => tmp_fu_1315_p18(13 downto 0),
      Q(3) => \select_ln34_4_reg_1599_pp1_iter1_reg_reg_n_5_[3]\,
      Q(2) => p_2_in,
      Q(1) => \select_ln34_4_reg_1599_pp1_iter1_reg_reg_n_5_[1]\,
      Q(0) => \select_ln34_4_reg_1599_pp1_iter1_reg_reg_n_5_[0]\,
      mul_ln37_fu_1355_p2_i_17_0(14) => kernel_buffer_15_23_fu_430(31),
      mul_ln37_fu_1355_p2_i_17_0(13 downto 0) => kernel_buffer_15_23_fu_430(13 downto 0),
      mul_ln37_fu_1355_p2_i_17_1(14) => kernel_buffer_15_22_fu_426(31),
      mul_ln37_fu_1355_p2_i_17_1(13 downto 0) => kernel_buffer_15_22_fu_426(13 downto 0),
      mul_ln37_fu_1355_p2_i_17_2(14) => kernel_buffer_15_21_fu_422(31),
      mul_ln37_fu_1355_p2_i_17_2(13 downto 0) => kernel_buffer_15_21_fu_422(13 downto 0),
      mul_ln37_fu_1355_p2_i_17_3(14) => kernel_buffer_15_20_fu_418(31),
      mul_ln37_fu_1355_p2_i_17_3(13 downto 0) => kernel_buffer_15_20_fu_418(13 downto 0),
      mul_ln37_fu_1355_p2_i_17_4(14) => kernel_buffer_15_19_fu_414(31),
      mul_ln37_fu_1355_p2_i_17_4(13 downto 0) => kernel_buffer_15_19_fu_414(13 downto 0),
      mul_ln37_fu_1355_p2_i_17_5(14) => kernel_buffer_15_18_fu_410(31),
      mul_ln37_fu_1355_p2_i_17_5(13 downto 0) => kernel_buffer_15_18_fu_410(13 downto 0),
      mul_ln37_fu_1355_p2_i_17_6(14) => kernel_buffer_15_17_fu_406(31),
      mul_ln37_fu_1355_p2_i_17_6(13 downto 0) => kernel_buffer_15_17_fu_406(13 downto 0),
      mul_ln37_fu_1355_p2_i_17_7(14) => kernel_buffer_15_fu_402(31),
      mul_ln37_fu_1355_p2_i_17_7(13 downto 0) => kernel_buffer_15_fu_402(13 downto 0),
      mul_ln37_fu_1355_p2_i_18_0(14) => kernel_buffer_15_016_fu_458(31),
      mul_ln37_fu_1355_p2_i_18_0(13 downto 0) => kernel_buffer_15_016_fu_458(13 downto 0),
      mul_ln37_fu_1355_p2_i_18_1(14) => kernel_buffer_15_29_fu_454(31),
      mul_ln37_fu_1355_p2_i_18_1(13 downto 0) => kernel_buffer_15_29_fu_454(13 downto 0),
      mul_ln37_fu_1355_p2_i_18_2(14) => kernel_buffer_15_28_fu_450(31),
      mul_ln37_fu_1355_p2_i_18_2(13 downto 0) => kernel_buffer_15_28_fu_450(13 downto 0),
      mul_ln37_fu_1355_p2_i_18_3(14) => kernel_buffer_15_27_fu_446(31),
      mul_ln37_fu_1355_p2_i_18_3(13 downto 0) => kernel_buffer_15_27_fu_446(13 downto 0),
      mul_ln37_fu_1355_p2_i_18_4(14) => kernel_buffer_15_26_fu_442(31),
      mul_ln37_fu_1355_p2_i_18_4(13 downto 0) => kernel_buffer_15_26_fu_442(13 downto 0),
      mul_ln37_fu_1355_p2_i_18_5(14) => kernel_buffer_15_25_fu_438(31),
      mul_ln37_fu_1355_p2_i_18_5(13 downto 0) => kernel_buffer_15_25_fu_438(13 downto 0),
      mul_ln37_fu_1355_p2_i_18_6(14) => kernel_buffer_15_24_fu_434(31),
      mul_ln37_fu_1355_p2_i_18_6(13 downto 0) => kernel_buffer_15_24_fu_434(13 downto 0)
    );
\out_d_0_reg_488[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_3_fu_489_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state10,
      O => out_d_0_reg_488
    );
\out_d_0_reg_488_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1545(0),
      Q => \out_d_0_reg_488_reg_n_5_[0]\,
      R => out_d_0_reg_488
    );
\out_d_0_reg_488_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1545(1),
      Q => \out_d_0_reg_488_reg_n_5_[1]\,
      R => out_d_0_reg_488
    );
\out_d_0_reg_488_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1545(2),
      Q => \out_d_0_reg_488_reg_n_5_[2]\,
      R => out_d_0_reg_488
    );
\out_d_0_reg_488_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1545(3),
      Q => \out_d_0_reg_488_reg_n_5_[3]\,
      R => out_d_0_reg_488
    );
\out_d_0_reg_488_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1545(4),
      Q => \out_d_0_reg_488_reg_n_5_[4]\,
      R => out_d_0_reg_488
    );
\out_d_reg_1545[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[0]\,
      O => out_d_fu_602_p2(0)
    );
\out_d_reg_1545[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[0]\,
      I1 => \out_d_0_reg_488_reg_n_5_[1]\,
      O => out_d_fu_602_p2(1)
    );
\out_d_reg_1545[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[0]\,
      I1 => \out_d_0_reg_488_reg_n_5_[1]\,
      I2 => \out_d_0_reg_488_reg_n_5_[2]\,
      O => \out_d_reg_1545[2]_i_1_n_5\
    );
\out_d_reg_1545[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[0]\,
      I1 => \out_d_0_reg_488_reg_n_5_[1]\,
      I2 => \out_d_0_reg_488_reg_n_5_[2]\,
      I3 => \out_d_0_reg_488_reg_n_5_[3]\,
      O => out_d_fu_602_p2(3)
    );
\out_d_reg_1545[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[2]\,
      I1 => \out_d_0_reg_488_reg_n_5_[1]\,
      I2 => \out_d_0_reg_488_reg_n_5_[0]\,
      I3 => \out_d_0_reg_488_reg_n_5_[3]\,
      I4 => \out_d_0_reg_488_reg_n_5_[4]\,
      O => out_d_fu_602_p2(4)
    );
\out_d_reg_1545_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_602_p2(0),
      Q => out_d_reg_1545(0),
      R => '0'
    );
\out_d_reg_1545_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_602_p2(1),
      Q => out_d_reg_1545(1),
      R => '0'
    );
\out_d_reg_1545_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \out_d_reg_1545[2]_i_1_n_5\,
      Q => out_d_reg_1545(2),
      R => '0'
    );
\out_d_reg_1545_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_602_p2(3),
      Q => out_d_reg_1545(3),
      R => '0'
    );
\out_d_reg_1545_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_602_p2(4),
      Q => out_d_reg_1545(4),
      R => '0'
    );
\out_h_0_reg_532[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_h_0_reg_532_reg(0),
      O => \out_h_0_reg_532[0]_i_1_n_5\
    );
\out_h_0_reg_532[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_532_reg(0),
      I1 => out_h_0_reg_532_reg(1),
      O => out_h_fu_1076_p2(1)
    );
\out_h_0_reg_532[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_h_0_reg_532_reg(0),
      I1 => out_h_0_reg_532_reg(1),
      I2 => out_h_0_reg_532_reg(2),
      O => out_h_fu_1076_p2(2)
    );
\out_h_0_reg_532[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln30_fu_1064_p2,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => icmp_ln32_fu_1082_p2,
      O => out_h_0_reg_532
    );
\out_h_0_reg_532[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_h_0_reg_532_reg(1),
      I1 => out_h_0_reg_532_reg(0),
      I2 => out_h_0_reg_532_reg(2),
      I3 => out_h_0_reg_532_reg(3),
      O => out_h_fu_1076_p2(3)
    );
\out_h_0_reg_532_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_532,
      D => \out_h_0_reg_532[0]_i_1_n_5\,
      Q => out_h_0_reg_532_reg(0),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_532_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_532,
      D => out_h_fu_1076_p2(1),
      Q => out_h_0_reg_532_reg(1),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_532_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_532,
      D => out_h_fu_1076_p2(2),
      Q => out_h_0_reg_532_reg(2),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_532_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_532,
      D => out_h_fu_1076_p2(3),
      Q => out_h_0_reg_532_reg(3),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5751,
      D => select_ln34_5_reg_1605(0),
      Q => out_w_0_reg_554(0),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_554_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5751,
      D => select_ln34_5_reg_1605(1),
      Q => out_w_0_reg_554(1),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_554_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5751,
      D => select_ln34_5_reg_1605(2),
      Q => out_w_0_reg_554(2),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_554_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5751,
      D => select_ln34_5_reg_1605(3),
      Q => out_w_0_reg_554(3),
      R => ap_CS_fsm_state4
    );
\phi_mul_reg_499_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1536(10),
      Q => phi_mul_reg_499(10),
      R => out_d_0_reg_488
    );
\phi_mul_reg_499_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1536(11),
      Q => phi_mul_reg_499(11),
      R => out_d_0_reg_488
    );
\phi_mul_reg_499_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1536(1),
      Q => phi_mul_reg_499(1),
      R => out_d_0_reg_488
    );
\phi_mul_reg_499_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1536(2),
      Q => phi_mul_reg_499(2),
      R => out_d_0_reg_488
    );
\phi_mul_reg_499_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1536(3),
      Q => phi_mul_reg_499(3),
      R => out_d_0_reg_488
    );
\phi_mul_reg_499_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1536(4),
      Q => phi_mul_reg_499(4),
      R => out_d_0_reg_488
    );
\phi_mul_reg_499_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1536(5),
      Q => phi_mul_reg_499(5),
      R => out_d_0_reg_488
    );
\phi_mul_reg_499_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1536(6),
      Q => phi_mul_reg_499(6),
      R => out_d_0_reg_488
    );
\phi_mul_reg_499_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1536(7),
      Q => phi_mul_reg_499(7),
      R => out_d_0_reg_488
    );
\phi_mul_reg_499_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1536(8),
      Q => phi_mul_reg_499(8),
      R => out_d_0_reg_488
    );
\phi_mul_reg_499_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln23_reg_1536(9),
      Q => phi_mul_reg_499(9),
      R => out_d_0_reg_488
    );
ram_reg_0_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF800000FF80"
    )
        port map (
      I0 => Q(3),
      I1 => \^output_r_ce0\,
      I2 => icmp_ln34_2_reg_1632_pp1_iter3_reg,
      I3 => ram_reg_7,
      I4 => MemBank_B_address010_out,
      I5 => grp_padding2d_fix16_fu_495_output_r_we0,
      O => ram_reg_0_i_126_n_5
    );
ram_reg_0_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ram_reg_0_i_126_n_5,
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => ram_reg_2,
      O => WEA(0)
    );
ram_reg_0_i_382: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_493_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_382_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_382_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => select_ln34_fu_1366_p3(19),
      O(3 downto 2) => NLW_ram_reg_0_i_382_O_UNCONNECTED(3 downto 2),
      O(1) => trunc_ln42_fu_1399_p1(16),
      O(0) => NLW_ram_reg_0_i_382_O_UNCONNECTED(0),
      S(3 downto 2) => B"00",
      S(1) => ram_reg_0_i_495_n_5,
      S(0) => ram_reg_0_i_496_n_5
    );
ram_reg_0_i_383: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_383_n_5,
      CO(2) => ram_reg_0_i_383_n_6,
      CO(1) => ram_reg_0_i_383_n_7,
      CO(0) => ram_reg_0_i_383_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_3_fu_1381_p1(3 downto 0),
      O(3 downto 0) => trunc_ln42_fu_1399_p1(3 downto 0),
      S(3) => ram_reg_0_i_497_n_5,
      S(2) => ram_reg_0_i_498_n_5,
      S(1) => ram_reg_0_i_499_n_5,
      S(0) => ram_reg_0_i_500_n_5
    );
ram_reg_0_i_493: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_6_i_13_n_5,
      CO(3) => ram_reg_0_i_493_n_5,
      CO(2) => ram_reg_0_i_493_n_6,
      CO(1) => ram_reg_0_i_493_n_7,
      CO(0) => ram_reg_0_i_493_n_8,
      CYINIT => '0',
      DI(3 downto 2) => select_ln34_fu_1366_p3(18 downto 17),
      DI(1) => ram_reg_0_i_557_n_5,
      DI(0) => sext_ln37_3_fu_1381_p1(16),
      O(3 downto 0) => NLW_ram_reg_0_i_493_O_UNCONNECTED(3 downto 0),
      S(3) => ram_reg_0_i_558_n_5,
      S(2) => ram_reg_0_i_559_n_5,
      S(1) => ram_reg_0_i_560_n_5,
      S(0) => ram_reg_0_i_561_n_5
    );
ram_reg_0_i_494: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => sext_ln33_reg_1550(15),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => buffer_0_reg_565(19),
      O => select_ln34_fu_1366_p3(19)
    );
ram_reg_0_i_495: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_565(20),
      I1 => buffer_0_reg_565(21),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_0_i_495_n_5
    );
ram_reg_0_i_496: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_565(19),
      I1 => buffer_0_reg_565(20),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_0_i_496_n_5
    );
ram_reg_0_i_497: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(3),
      I1 => buffer_0_reg_565(3),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(3),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_0_i_497_n_5
    );
ram_reg_0_i_498: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(2),
      I1 => buffer_0_reg_565(2),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(2),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_0_i_498_n_5
    );
ram_reg_0_i_499: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(1),
      I1 => buffer_0_reg_565(1),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(1),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_0_i_499_n_5
    );
ram_reg_0_i_500: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(0),
      I1 => buffer_0_reg_565(0),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(0),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_0_i_500_n_5
    );
ram_reg_0_i_555: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => sext_ln33_reg_1550(15),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => buffer_0_reg_565(18),
      O => select_ln34_fu_1366_p3(18)
    );
ram_reg_0_i_556: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => and_ln31_reg_1589_pp1_iter3_reg,
      I1 => sext_ln33_reg_1550(15),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => buffer_0_reg_565(17),
      O => select_ln34_fu_1366_p3(17)
    );
ram_reg_0_i_557: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1D"
    )
        port map (
      I0 => buffer_0_reg_565(17),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(15),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_0_i_557_n_5
    );
ram_reg_0_i_558: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_565(18),
      I1 => buffer_0_reg_565(19),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_0_i_558_n_5
    );
ram_reg_0_i_559: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_565(17),
      I1 => buffer_0_reg_565(18),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_0_i_559_n_5
    );
ram_reg_0_i_560: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_565(17),
      I1 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I2 => sext_ln33_reg_1550(15),
      I3 => and_ln31_reg_1589_pp1_iter3_reg,
      I4 => sext_ln37_3_fu_1381_p1(17),
      O => ram_reg_0_i_560_n_5
    );
ram_reg_0_i_561: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(16),
      I1 => buffer_0_reg_565(16),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(15),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_0_i_561_n_5
    );
\ram_reg_0_i_96__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF800000FF80"
    )
        port map (
      I0 => Q(3),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ram_reg_0_i_89,
      I4 => MemBank_B_address010_out,
      I5 => grp_padding2d_fix16_fu_495_input_r_ce0,
      O => \ap_CS_fsm_reg[31]\
    );
ram_reg_2_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_383_n_5,
      CO(3) => ram_reg_2_i_14_n_5,
      CO(2) => ram_reg_2_i_14_n_6,
      CO(1) => ram_reg_2_i_14_n_7,
      CO(0) => ram_reg_2_i_14_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_3_fu_1381_p1(7 downto 4),
      O(3 downto 0) => trunc_ln42_fu_1399_p1(7 downto 4),
      S(3) => ram_reg_2_i_24_n_5,
      S(2) => ram_reg_2_i_25_n_5,
      S(1) => ram_reg_2_i_26_n_5,
      S(0) => ram_reg_2_i_27_n_5
    );
ram_reg_2_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(7),
      I1 => buffer_0_reg_565(7),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(7),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_2_i_24_n_5
    );
ram_reg_2_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(6),
      I1 => buffer_0_reg_565(6),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(6),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_2_i_25_n_5
    );
ram_reg_2_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(5),
      I1 => buffer_0_reg_565(5),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(5),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_2_i_26_n_5
    );
ram_reg_2_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(4),
      I1 => buffer_0_reg_565(4),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(4),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_2_i_27_n_5
    );
ram_reg_2_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ram_reg_0_i_126_n_5,
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => ram_reg_2,
      O => WEA(1)
    );
ram_reg_4_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_2_i_14_n_5,
      CO(3) => ram_reg_4_i_13_n_5,
      CO(2) => ram_reg_4_i_13_n_6,
      CO(1) => ram_reg_4_i_13_n_7,
      CO(0) => ram_reg_4_i_13_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_3_fu_1381_p1(11 downto 8),
      O(3 downto 0) => trunc_ln42_fu_1399_p1(11 downto 8),
      S(3) => ram_reg_4_i_23_n_5,
      S(2) => ram_reg_4_i_24_n_5,
      S(1) => ram_reg_4_i_25_n_5,
      S(0) => ram_reg_4_i_26_n_5
    );
ram_reg_4_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(11),
      I1 => buffer_0_reg_565(11),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(11),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_4_i_23_n_5
    );
ram_reg_4_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(10),
      I1 => buffer_0_reg_565(10),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(10),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_4_i_24_n_5
    );
ram_reg_4_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(9),
      I1 => buffer_0_reg_565(9),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(9),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_4_i_25_n_5
    );
ram_reg_4_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(8),
      I1 => buffer_0_reg_565(8),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(8),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_4_i_26_n_5
    );
ram_reg_5_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ram_reg_0_i_126_n_5,
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => ram_reg_2,
      O => \ap_CS_fsm_reg[39]\(0)
    );
ram_reg_6_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_4_i_13_n_5,
      CO(3) => ram_reg_6_i_13_n_5,
      CO(2) => ram_reg_6_i_13_n_6,
      CO(1) => ram_reg_6_i_13_n_7,
      CO(0) => ram_reg_6_i_13_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_3_fu_1381_p1(15 downto 12),
      O(3 downto 0) => trunc_ln42_fu_1399_p1(15 downto 12),
      S(3) => ram_reg_6_i_23_n_5,
      S(2) => ram_reg_6_i_24_n_5,
      S(1) => ram_reg_6_i_25_n_5,
      S(0) => ram_reg_6_i_26_n_5
    );
ram_reg_6_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(15),
      I1 => buffer_0_reg_565(15),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(15),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_6_i_23_n_5
    );
ram_reg_6_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(14),
      I1 => buffer_0_reg_565(14),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(15),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_6_i_24_n_5
    );
ram_reg_6_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(13),
      I1 => buffer_0_reg_565(13),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(15),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_6_i_25_n_5
    );
ram_reg_6_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln37_3_fu_1381_p1(12),
      I1 => buffer_0_reg_565(12),
      I2 => icmp_ln32_reg_1579_pp1_iter3_reg,
      I3 => sext_ln33_reg_1550(12),
      I4 => and_ln31_reg_1589_pp1_iter3_reg,
      O => ram_reg_6_i_26_n_5
    );
ram_reg_7_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ram_reg_0_i_126_n_5,
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => ram_reg_2,
      O => \ap_CS_fsm_reg[39]\(1)
    );
\select_ln31_4_reg_1584[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_532_reg(0),
      I1 => icmp_ln32_fu_1082_p2,
      O => select_ln31_4_fu_1126_p3(1)
    );
\select_ln31_4_reg_1584[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => out_h_0_reg_532_reg(0),
      I1 => out_h_0_reg_532_reg(1),
      I2 => icmp_ln32_fu_1082_p2,
      O => select_ln31_4_fu_1126_p3(2)
    );
\select_ln31_4_reg_1584[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1E"
    )
        port map (
      I0 => out_h_0_reg_532_reg(0),
      I1 => out_h_0_reg_532_reg(1),
      I2 => out_h_0_reg_532_reg(2),
      I3 => icmp_ln32_fu_1082_p2,
      O => select_ln31_4_fu_1126_p3(3)
    );
\select_ln31_4_reg_1584[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0F01E"
    )
        port map (
      I0 => out_h_0_reg_532_reg(2),
      I1 => out_h_0_reg_532_reg(1),
      I2 => out_h_0_reg_532_reg(3),
      I3 => out_h_0_reg_532_reg(0),
      I4 => icmp_ln32_fu_1082_p2,
      O => select_ln31_4_fu_1126_p3(4)
    );
\select_ln31_4_reg_1584[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F300CF2"
    )
        port map (
      I0 => out_h_0_reg_532_reg(2),
      I1 => out_h_0_reg_532_reg(0),
      I2 => out_h_0_reg_532_reg(3),
      I3 => out_h_0_reg_532_reg(1),
      I4 => icmp_ln32_fu_1082_p2,
      O => select_ln31_4_fu_1126_p3(5)
    );
\select_ln31_4_reg_1584[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7B04BA44"
    )
        port map (
      I0 => out_h_0_reg_532_reg(1),
      I1 => out_h_0_reg_532_reg(3),
      I2 => out_h_0_reg_532_reg(0),
      I3 => out_h_0_reg_532_reg(2),
      I4 => icmp_ln32_fu_1082_p2,
      O => select_ln31_4_fu_1126_p3(6)
    );
\select_ln31_4_reg_1584[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E00FA00"
    )
        port map (
      I0 => out_h_0_reg_532_reg(2),
      I1 => out_h_0_reg_532_reg(0),
      I2 => out_h_0_reg_532_reg(1),
      I3 => out_h_0_reg_532_reg(3),
      I4 => icmp_ln32_fu_1082_p2,
      O => select_ln31_4_fu_1126_p3(7)
    );
\select_ln31_4_reg_1584_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => select_ln31_4_fu_1126_p3(1),
      Q => select_ln31_4_reg_1584_reg(0),
      R => '0'
    );
\select_ln31_4_reg_1584_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => select_ln31_4_fu_1126_p3(2),
      Q => select_ln31_4_reg_1584_reg(1),
      R => '0'
    );
\select_ln31_4_reg_1584_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => select_ln31_4_fu_1126_p3(3),
      Q => select_ln31_4_reg_1584_reg(2),
      R => '0'
    );
\select_ln31_4_reg_1584_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => select_ln31_4_fu_1126_p3(4),
      Q => select_ln31_4_reg_1584_reg(3),
      R => '0'
    );
\select_ln31_4_reg_1584_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => select_ln31_4_fu_1126_p3(5),
      Q => select_ln31_4_reg_1584_reg(4),
      R => '0'
    );
\select_ln31_4_reg_1584_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => select_ln31_4_fu_1126_p3(6),
      Q => select_ln31_4_reg_1584_reg(5),
      R => '0'
    );
\select_ln31_4_reg_1584_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => select_ln31_4_fu_1126_p3(7),
      Q => select_ln31_4_reg_1584_reg(6),
      R => '0'
    );
\select_ln34_4_reg_1599[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln30_fu_1064_p2,
      I2 => p_1_in,
      I3 => icmp_ln32_fu_1082_p2,
      O => \select_ln34_4_reg_1599[3]_i_1_n_5\
    );
\select_ln34_4_reg_1599_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln34_4_reg_1599(0),
      Q => \select_ln34_4_reg_1599_pp1_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\select_ln34_4_reg_1599_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln34_4_reg_1599(1),
      Q => \select_ln34_4_reg_1599_pp1_iter1_reg_reg_n_5_[1]\,
      R => '0'
    );
\select_ln34_4_reg_1599_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln34_4_reg_1599(2),
      Q => p_2_in,
      R => '0'
    );
\select_ln34_4_reg_1599_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln34_4_reg_1599(3),
      Q => \select_ln34_4_reg_1599_pp1_iter1_reg_reg_n_5_[3]\,
      R => '0'
    );
\select_ln34_4_reg_1599_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => ap_phi_mux_in_d_0_phi_fu_579_p4(0),
      Q => select_ln34_4_reg_1599(0),
      R => \select_ln34_4_reg_1599[3]_i_1_n_5\
    );
\select_ln34_4_reg_1599_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => ap_phi_mux_in_d_0_phi_fu_579_p4(1),
      Q => select_ln34_4_reg_1599(1),
      R => \select_ln34_4_reg_1599[3]_i_1_n_5\
    );
\select_ln34_4_reg_1599_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => ap_phi_mux_in_d_0_phi_fu_579_p4(2),
      Q => select_ln34_4_reg_1599(2),
      R => \select_ln34_4_reg_1599[3]_i_1_n_5\
    );
\select_ln34_4_reg_1599_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => ap_phi_mux_in_d_0_phi_fu_579_p4(3),
      Q => select_ln34_4_reg_1599(3),
      R => \select_ln34_4_reg_1599[3]_i_1_n_5\
    );
\select_ln34_5_reg_1605[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1D00E2"
    )
        port map (
      I0 => out_w_0_reg_554(0),
      I1 => in_d_0_reg_5751,
      I2 => select_ln34_5_reg_1605(0),
      I3 => icmp_ln32_fu_1082_p2,
      I4 => p_1_in,
      O => select_ln34_5_fu_1192_p3(0)
    );
\select_ln34_5_reg_1605[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA56A60000FC0C"
    )
        port map (
      I0 => select_ln31_fu_1088_p3(0),
      I1 => out_w_0_reg_554(1),
      I2 => in_d_0_reg_5751,
      I3 => select_ln34_5_reg_1605(1),
      I4 => icmp_ln32_fu_1082_p2,
      I5 => p_1_in,
      O => select_ln34_5_fu_1192_p3(1)
    );
\select_ln34_5_reg_1605[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA56A60000FC0C"
    )
        port map (
      I0 => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_23,
      I1 => out_w_0_reg_554(2),
      I2 => in_d_0_reg_5751,
      I3 => select_ln34_5_reg_1605(2),
      I4 => icmp_ln32_fu_1082_p2,
      I5 => p_1_in,
      O => select_ln34_5_fu_1192_p3(2)
    );
\select_ln34_5_reg_1605[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln30_fu_1064_p2,
      I2 => ap_enable_reg_pp1_iter0,
      O => indvar_flatten18_reg_5210
    );
\select_ln34_5_reg_1605[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFEAE"
    )
        port map (
      I0 => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_22,
      I1 => out_w_0_reg_554(3),
      I2 => in_d_0_reg_5751,
      I3 => select_ln34_5_reg_1605(3),
      I4 => icmp_ln32_fu_1082_p2,
      I5 => p_1_in,
      O => select_ln34_5_fu_1192_p3(3)
    );
\select_ln34_5_reg_1605_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => select_ln34_5_fu_1192_p3(0),
      Q => select_ln34_5_reg_1605(0),
      R => '0'
    );
\select_ln34_5_reg_1605_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => select_ln34_5_fu_1192_p3(1),
      Q => select_ln34_5_reg_1605(1),
      R => '0'
    );
\select_ln34_5_reg_1605_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => select_ln34_5_fu_1192_p3(2),
      Q => select_ln34_5_reg_1605(2),
      R => '0'
    );
\select_ln34_5_reg_1605_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5210,
      D => select_ln34_5_fu_1192_p3(3),
      Q => select_ln34_5_reg_1605(3),
      R => '0'
    );
\sext_ln33_reg_1550[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2742"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[3]\,
      I1 => \out_d_0_reg_488_reg_n_5_[1]\,
      I2 => \out_d_0_reg_488_reg_n_5_[2]\,
      I3 => \out_d_0_reg_488_reg_n_5_[0]\,
      O => mux_4_0(0)
    );
\sext_ln33_reg_1550[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0074"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[1]\,
      I1 => \out_d_0_reg_488_reg_n_5_[3]\,
      I2 => \out_d_0_reg_488_reg_n_5_[2]\,
      I3 => \out_d_0_reg_488_reg_n_5_[0]\,
      O => mux_4_0(10)
    );
\sext_ln33_reg_1550[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8074"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[1]\,
      I1 => \out_d_0_reg_488_reg_n_5_[3]\,
      I2 => \out_d_0_reg_488_reg_n_5_[2]\,
      I3 => \out_d_0_reg_488_reg_n_5_[0]\,
      O => mux_4_0(11)
    );
\sext_ln33_reg_1550[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8636"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[3]\,
      I1 => \out_d_0_reg_488_reg_n_5_[2]\,
      I2 => \out_d_0_reg_488_reg_n_5_[0]\,
      I3 => \out_d_0_reg_488_reg_n_5_[1]\,
      O => mux_4_0(12)
    );
\sext_ln33_reg_1550[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_488_reg_n_5_[1]\,
      I2 => \out_d_0_reg_488_reg_n_5_[0]\,
      I3 => \out_d_0_reg_488_reg_n_5_[4]\,
      I4 => \out_d_0_reg_488_reg_n_5_[2]\,
      I5 => \out_d_0_reg_488_reg_n_5_[3]\,
      O => i_0_reg_5100
    );
\sext_ln33_reg_1550[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"843E"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[3]\,
      I1 => \out_d_0_reg_488_reg_n_5_[2]\,
      I2 => \out_d_0_reg_488_reg_n_5_[0]\,
      I3 => \out_d_0_reg_488_reg_n_5_[1]\,
      O => mux_4_0(15)
    );
\sext_ln33_reg_1550[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5B1"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[3]\,
      I1 => \out_d_0_reg_488_reg_n_5_[2]\,
      I2 => \out_d_0_reg_488_reg_n_5_[0]\,
      I3 => \out_d_0_reg_488_reg_n_5_[1]\,
      O => mux_4_0(1)
    );
\sext_ln33_reg_1550[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C47"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[1]\,
      I1 => \out_d_0_reg_488_reg_n_5_[3]\,
      I2 => \out_d_0_reg_488_reg_n_5_[0]\,
      I3 => \out_d_0_reg_488_reg_n_5_[2]\,
      O => mux_4_0(2)
    );
\sext_ln33_reg_1550[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C87"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[3]\,
      I1 => \out_d_0_reg_488_reg_n_5_[2]\,
      I2 => \out_d_0_reg_488_reg_n_5_[0]\,
      I3 => \out_d_0_reg_488_reg_n_5_[1]\,
      O => mux_4_0(3)
    );
\sext_ln33_reg_1550[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"34C4"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[0]\,
      I1 => \out_d_0_reg_488_reg_n_5_[3]\,
      I2 => \out_d_0_reg_488_reg_n_5_[2]\,
      I3 => \out_d_0_reg_488_reg_n_5_[1]\,
      O => mux_4_0(4)
    );
\sext_ln33_reg_1550[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9282"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[3]\,
      I1 => \out_d_0_reg_488_reg_n_5_[0]\,
      I2 => \out_d_0_reg_488_reg_n_5_[2]\,
      I3 => \out_d_0_reg_488_reg_n_5_[1]\,
      O => mux_4_0(5)
    );
\sext_ln33_reg_1550[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"84F8"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[1]\,
      I1 => \out_d_0_reg_488_reg_n_5_[3]\,
      I2 => \out_d_0_reg_488_reg_n_5_[2]\,
      I3 => \out_d_0_reg_488_reg_n_5_[0]\,
      O => mux_4_0(6)
    );
\sext_ln33_reg_1550[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"426E"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[3]\,
      I1 => \out_d_0_reg_488_reg_n_5_[2]\,
      I2 => \out_d_0_reg_488_reg_n_5_[1]\,
      I3 => \out_d_0_reg_488_reg_n_5_[0]\,
      O => mux_4_0(7)
    );
\sext_ln33_reg_1550[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5134"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[3]\,
      I1 => \out_d_0_reg_488_reg_n_5_[0]\,
      I2 => \out_d_0_reg_488_reg_n_5_[2]\,
      I3 => \out_d_0_reg_488_reg_n_5_[1]\,
      O => mux_4_0(8)
    );
\sext_ln33_reg_1550[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0436"
    )
        port map (
      I0 => \out_d_0_reg_488_reg_n_5_[3]\,
      I1 => \out_d_0_reg_488_reg_n_5_[2]\,
      I2 => \out_d_0_reg_488_reg_n_5_[0]\,
      I3 => \out_d_0_reg_488_reg_n_5_[1]\,
      O => mux_4_0(9)
    );
\sext_ln33_reg_1550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => mux_4_0(0),
      Q => sext_ln33_reg_1550(0),
      R => '0'
    );
\sext_ln33_reg_1550_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => mux_4_0(10),
      Q => sext_ln33_reg_1550(10),
      R => '0'
    );
\sext_ln33_reg_1550_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => mux_4_0(11),
      Q => sext_ln33_reg_1550(11),
      R => '0'
    );
\sext_ln33_reg_1550_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => mux_4_0(12),
      Q => sext_ln33_reg_1550(12),
      R => '0'
    );
\sext_ln33_reg_1550_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => mux_4_0(15),
      Q => sext_ln33_reg_1550(15),
      R => '0'
    );
\sext_ln33_reg_1550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => mux_4_0(1),
      Q => sext_ln33_reg_1550(1),
      R => '0'
    );
\sext_ln33_reg_1550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => mux_4_0(2),
      Q => sext_ln33_reg_1550(2),
      R => '0'
    );
\sext_ln33_reg_1550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => mux_4_0(3),
      Q => sext_ln33_reg_1550(3),
      R => '0'
    );
\sext_ln33_reg_1550_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => mux_4_0(4),
      Q => sext_ln33_reg_1550(4),
      R => '0'
    );
\sext_ln33_reg_1550_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => mux_4_0(5),
      Q => sext_ln33_reg_1550(5),
      R => '0'
    );
\sext_ln33_reg_1550_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => mux_4_0(6),
      Q => sext_ln33_reg_1550(6),
      R => '0'
    );
\sext_ln33_reg_1550_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => mux_4_0(7),
      Q => sext_ln33_reg_1550(7),
      R => '0'
    );
\sext_ln33_reg_1550_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => mux_4_0(8),
      Q => sext_ln33_reg_1550(8),
      R => '0'
    );
\sext_ln33_reg_1550_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => mux_4_0(9),
      Q => sext_ln33_reg_1550(9),
      R => '0'
    );
\shl_ln_reg_1557_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => \out_d_0_reg_488_reg_n_5_[0]\,
      Q => shl_ln_reg_1557(3),
      R => '0'
    );
\shl_ln_reg_1557_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => \out_d_0_reg_488_reg_n_5_[1]\,
      Q => shl_ln_reg_1557(4),
      R => '0'
    );
\shl_ln_reg_1557_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => \out_d_0_reg_488_reg_n_5_[2]\,
      Q => shl_ln_reg_1557(5),
      R => '0'
    );
\shl_ln_reg_1557_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5100,
      D => \out_d_0_reg_488_reg_n_5_[3]\,
      Q => shl_ln_reg_1557(6),
      R => '0'
    );
\zext_ln23_reg_1531_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_499(10),
      Q => zext_ln23_reg_1531(10),
      R => '0'
    );
\zext_ln23_reg_1531_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_499(11),
      Q => zext_ln23_reg_1531(11),
      R => '0'
    );
\zext_ln23_reg_1531_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_499(1),
      Q => zext_ln23_reg_1531(1),
      R => '0'
    );
\zext_ln23_reg_1531_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_499(2),
      Q => zext_ln23_reg_1531(2),
      R => '0'
    );
\zext_ln23_reg_1531_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_499(3),
      Q => zext_ln23_reg_1531(3),
      R => '0'
    );
\zext_ln23_reg_1531_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_499(4),
      Q => zext_ln23_reg_1531(4),
      R => '0'
    );
\zext_ln23_reg_1531_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_499(5),
      Q => zext_ln23_reg_1531(5),
      R => '0'
    );
\zext_ln23_reg_1531_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_499(6),
      Q => zext_ln23_reg_1531(6),
      R => '0'
    );
\zext_ln23_reg_1531_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_499(7),
      Q => zext_ln23_reg_1531(7),
      R => '0'
    );
\zext_ln23_reg_1531_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_499(8),
      Q => zext_ln23_reg_1531(8),
      R => '0'
    );
\zext_ln23_reg_1531_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_499(9),
      Q => zext_ln23_reg_1531(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_4 is
  port (
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    output_r_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0_reg_0 : out STD_LOGIC;
    p : out STD_LOGIC;
    input_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    output_r_address0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    trunc_ln42_fu_816_p1 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    output_r_we0 : in STD_LOGIC;
    grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    icmp_ln173_fu_625_p2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_4 : entity is "pointwise_conv2d_fix_4";
end bd_0_hls_inst_0_pointwise_conv2d_fix_4;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_4 is
  signal A : STD_LOGIC_VECTOR ( 4 to 4 );
  signal add_ln43_fu_684_p2 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal add_ln43_reg_1030 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln43_reg_10300 : STD_LOGIC;
  signal \add_ln43_reg_1030[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_1030[5]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_1030[5]_i_4_n_5\ : STD_LOGIC;
  signal add_ln43_reg_1030_pp1_iter2_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln43_reg_1030_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_1030_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln43_reg_1030_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln43_reg_1030_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln43_reg_1030_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_1030_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln43_reg_1030_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln43_reg_1030_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[1]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm195_out : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__3_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_1__2_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_phi_mux_in_d_0_phi_fu_303_p4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal buffer_0_reg_2870 : STD_LOGIC;
  signal \buffer_0_reg_287[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[0]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[16]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[16]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[16]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[16]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[20]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[20]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[20]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[8]_i_5_n_5\ : STD_LOGIC;
  signal buffer_0_reg_287_reg : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \buffer_0_reg_287_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[20]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[20]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_519_ap_done : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_519_ap_ready : STD_LOGIC;
  signal \i_0_reg_232[4]_i_2_n_5\ : STD_LOGIC;
  signal i_0_reg_232_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_fu_316_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal icmp_ln30_fu_488_p2 : STD_LOGIC;
  signal icmp_ln30_reg_965_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln30_reg_965_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln30_reg_965_pp1_iter3_reg : STD_LOGIC;
  signal \icmp_ln30_reg_965_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln34_1_fu_679_p2 : STD_LOGIC;
  signal icmp_ln34_1_reg_1026 : STD_LOGIC;
  signal \icmp_ln34_1_reg_1026[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln34_1_reg_1026_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln34_1_reg_1026_pp1_iter3_reg : STD_LOGIC;
  signal in_d_0_reg_299 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_d_fu_642_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_d_reg_1010 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal indvar_flatten18_reg_2430 : STD_LOGIC;
  signal \indvar_flatten18_reg_243[0]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten18_reg_243_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_265[6]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_265[7]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_265[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_265[9]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten_reg_265_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal kernel_buffer_15_10_fu_182 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_11_fu_186 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_12_fu_190 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_13_fu_194 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_14_fu_198 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_15_fu_202 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \kernel_buffer_15_15_fu_202[0]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[10]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[11]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[12]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[13]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[15]_i_2_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[1]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[2]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[3]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[4]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[5]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[6]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[7]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[8]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[9]_i_1_n_5\ : STD_LOGIC;
  signal kernel_buffer_15_1_fu_146 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_2_fu_150 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_3_fu_154 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_4_fu_158 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_5_fu_162 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_6_fu_166 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_7_fu_170 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_8_fu_174 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_9_fu_178 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_fu_142 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mul_ln37_fu_777_p2_i_1_n_5 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_100 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_101 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_102 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_103 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_104 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_105 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_106 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_107 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_108 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_109 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_110 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_111 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_112 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_113 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_114 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_115 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_116 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_117 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_118 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_119 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_120 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_121 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_122 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_123 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_124 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_125 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_126 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_127 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_128 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_129 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_130 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_131 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_132 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_133 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_134 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_135 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_136 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_137 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_138 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_139 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_140 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_141 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_142 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_143 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_144 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_145 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_146 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_147 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_148 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_149 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_150 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_151 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_152 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_153 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_154 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_155 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_156 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_157 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_158 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_63 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_64 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_65 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_66 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_67 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_68 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_69 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_70 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_71 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_72 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_73 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_74 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_75 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_76 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_77 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_78 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_79 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_80 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_81 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_82 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_83 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_84 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_85 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_86 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_87 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_88 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_89 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_90 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_91 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_92 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_93 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_94 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_95 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_96 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_97 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_98 : STD_LOGIC;
  signal mul_ln37_fu_777_p2_n_99 : STD_LOGIC;
  signal \mul_ln37_reg_1045[14]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln37_reg_1045[15]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln37_reg_1045[16]_i_1_n_5\ : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_i_1_n_5 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_63 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_64 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_65 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_66 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_67 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_68 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_69 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_70 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_71 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_72 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_73 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_74 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_75 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_76 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_77 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_78 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_79 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_80 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_81 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_82 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_83 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_84 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_85 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_86 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_87 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_88 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_89 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_90 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_91 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_92 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_93 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_94 : STD_LOGIC;
  signal mul_ln37_reg_1045_reg_n_95 : STD_LOGIC;
  signal network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_22 : STD_LOGIC;
  signal network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_25 : STD_LOGIC;
  signal network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26 : STD_LOGIC;
  signal network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27 : STD_LOGIC;
  signal network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_28 : STD_LOGIC;
  signal network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29 : STD_LOGIC;
  signal network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_39 : STD_LOGIC;
  signal or_ln34_reg_984 : STD_LOGIC;
  signal or_ln34_reg_9840 : STD_LOGIC;
  signal or_ln34_reg_984_pp1_iter1_reg : STD_LOGIC;
  signal or_ln34_reg_984_pp1_iter2_reg : STD_LOGIC;
  signal or_ln34_reg_984_pp1_iter3_reg : STD_LOGIC;
  signal \out_h_0_reg_254[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_254[2]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_254[3]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_254[4]_i_1_n_5\ : STD_LOGIC;
  signal out_h_0_reg_254_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_fu_500_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal out_w_0_reg_276 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_0_in1_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal ram_reg_0_i_253_n_7 : STD_LOGIC;
  signal ram_reg_0_i_253_n_8 : STD_LOGIC;
  signal ram_reg_0_i_254_n_5 : STD_LOGIC;
  signal ram_reg_0_i_254_n_6 : STD_LOGIC;
  signal ram_reg_0_i_254_n_7 : STD_LOGIC;
  signal ram_reg_0_i_254_n_8 : STD_LOGIC;
  signal ram_reg_0_i_386_n_5 : STD_LOGIC;
  signal ram_reg_0_i_386_n_6 : STD_LOGIC;
  signal ram_reg_0_i_386_n_7 : STD_LOGIC;
  signal ram_reg_0_i_386_n_8 : STD_LOGIC;
  signal ram_reg_0_i_387_n_5 : STD_LOGIC;
  signal ram_reg_0_i_388_n_5 : STD_LOGIC;
  signal ram_reg_0_i_389_n_5 : STD_LOGIC;
  signal ram_reg_0_i_390_n_5 : STD_LOGIC;
  signal ram_reg_0_i_391_n_5 : STD_LOGIC;
  signal ram_reg_0_i_392_n_5 : STD_LOGIC;
  signal ram_reg_0_i_393_n_5 : STD_LOGIC;
  signal ram_reg_0_i_394_n_5 : STD_LOGIC;
  signal ram_reg_0_i_395_n_5 : STD_LOGIC;
  signal ram_reg_0_i_509_n_5 : STD_LOGIC;
  signal ram_reg_0_i_510_n_5 : STD_LOGIC;
  signal ram_reg_0_i_511_n_5 : STD_LOGIC;
  signal ram_reg_0_i_512_n_5 : STD_LOGIC;
  signal ram_reg_0_i_513_n_5 : STD_LOGIC;
  signal ram_reg_0_i_514_n_5 : STD_LOGIC;
  signal ram_reg_2_i_10_n_5 : STD_LOGIC;
  signal ram_reg_2_i_10_n_6 : STD_LOGIC;
  signal ram_reg_2_i_10_n_7 : STD_LOGIC;
  signal ram_reg_2_i_10_n_8 : STD_LOGIC;
  signal ram_reg_2_i_16_n_5 : STD_LOGIC;
  signal ram_reg_2_i_17_n_5 : STD_LOGIC;
  signal ram_reg_2_i_18_n_5 : STD_LOGIC;
  signal ram_reg_2_i_19_n_5 : STD_LOGIC;
  signal ram_reg_4_i_15_n_5 : STD_LOGIC;
  signal ram_reg_4_i_16_n_5 : STD_LOGIC;
  signal ram_reg_4_i_17_n_5 : STD_LOGIC;
  signal ram_reg_4_i_18_n_5 : STD_LOGIC;
  signal ram_reg_4_i_9_n_5 : STD_LOGIC;
  signal ram_reg_4_i_9_n_6 : STD_LOGIC;
  signal ram_reg_4_i_9_n_7 : STD_LOGIC;
  signal ram_reg_4_i_9_n_8 : STD_LOGIC;
  signal ram_reg_6_i_15_n_5 : STD_LOGIC;
  signal ram_reg_6_i_16_n_5 : STD_LOGIC;
  signal ram_reg_6_i_17_n_5 : STD_LOGIC;
  signal ram_reg_6_i_18_n_5 : STD_LOGIC;
  signal ram_reg_6_i_9_n_5 : STD_LOGIC;
  signal ram_reg_6_i_9_n_6 : STD_LOGIC;
  signal ram_reg_6_i_9_n_7 : STD_LOGIC;
  signal ram_reg_6_i_9_n_8 : STD_LOGIC;
  signal select_ln31_1_fu_550_p3 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal select_ln31_1_reg_974 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal select_ln32_fu_654_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal select_ln34_1_fu_604_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln34_2_fu_616_p3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal select_ln34_2_reg_994 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln37_2_fu_798_p1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal tmp_2_fu_737_p18 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal trunc_ln27_fu_322_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln37_reg_1005 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln37_reg_1005_pp1_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \trunc_ln37_reg_1005_pp1_iter1_reg_reg_n_5_[3]\ : STD_LOGIC;
  signal zext_ln34_fu_478_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln43_reg_1030_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln43_reg_1030_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln43_reg_1030_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_buffer_0_reg_287_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buffer_0_reg_287_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_indvar_flatten18_reg_243_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvar_flatten18_reg_243_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mul_ln37_fu_777_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_777_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_777_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_777_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_777_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_777_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_fu_777_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln37_fu_777_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln37_fu_777_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln37_reg_1045_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1045_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1045_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1045_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1045_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1045_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln37_reg_1045_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln37_reg_1045_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln37_reg_1045_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln37_reg_1045_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_ram_reg_0_i_253_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_253_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_386_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[39]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \ap_CS_fsm[40]_i_2\ : label is "soft_lutpair320";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter0_i_1__3\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter1_i_1__2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg_i_1 : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \i_0_reg_232[0]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \i_0_reg_232[1]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \i_0_reg_232[2]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \i_0_reg_232[3]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \i_0_reg_232[4]_i_3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \i_1_reg_405[9]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \in_d_reg_1010[0]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \in_d_reg_1010[2]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_265[1]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_265[2]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_265[3]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_265[4]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_265[7]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_265[8]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[0]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[10]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[11]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[12]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[13]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[15]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[1]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[2]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[3]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[4]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[5]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[6]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[7]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[8]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[9]_i_1\ : label is "soft_lutpair329";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_ln37_fu_777_p2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mul_ln37_reg_1045[14]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \mul_ln37_reg_1045[16]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \out_h_0_reg_254[1]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \out_h_0_reg_254[2]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \out_h_0_reg_254[3]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \out_h_0_reg_254[4]_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \out_w_0_reg_276[3]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \ram_reg_0_i_97__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_974[2]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_974[3]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_974[4]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_974[5]_i_1\ : label is "soft_lutpair326";
begin
  output_r_ce0 <= \^output_r_ce0\;
\add_ln43_reg_1030[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => in_d_reg_1010(3),
      I2 => in_d_reg_1010(4),
      I3 => in_d_reg_1010(0),
      I4 => in_d_reg_1010(1),
      I5 => in_d_reg_1010(2),
      O => add_ln43_reg_10300
    );
\add_ln43_reg_1030[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln34_2_reg_994(2),
      I1 => select_ln31_1_reg_974(2),
      O => add_ln43_fu_684_p2(2)
    );
\add_ln43_reg_1030[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln34_2_reg_994(4),
      I1 => select_ln31_1_reg_974(4),
      O => \add_ln43_reg_1030[5]_i_2_n_5\
    );
\add_ln43_reg_1030[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln34_2_reg_994(3),
      I1 => select_ln31_1_reg_974(3),
      O => \add_ln43_reg_1030[5]_i_3_n_5\
    );
\add_ln43_reg_1030[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln34_2_reg_994(2),
      I1 => select_ln31_1_reg_974(2),
      O => \add_ln43_reg_1030[5]_i_4_n_5\
    );
\add_ln43_reg_1030_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030(0),
      Q => add_ln43_reg_1030_pp1_iter2_reg(0),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030(10),
      Q => add_ln43_reg_1030_pp1_iter2_reg(10),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030(1),
      Q => add_ln43_reg_1030_pp1_iter2_reg(1),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030(2),
      Q => add_ln43_reg_1030_pp1_iter2_reg(2),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030(3),
      Q => add_ln43_reg_1030_pp1_iter2_reg(3),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030(4),
      Q => add_ln43_reg_1030_pp1_iter2_reg(4),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030(5),
      Q => add_ln43_reg_1030_pp1_iter2_reg(5),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030(6),
      Q => add_ln43_reg_1030_pp1_iter2_reg(6),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030(7),
      Q => add_ln43_reg_1030_pp1_iter2_reg(7),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030(8),
      Q => add_ln43_reg_1030_pp1_iter2_reg(8),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030(9),
      Q => add_ln43_reg_1030_pp1_iter2_reg(9),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030_pp1_iter2_reg(0),
      Q => output_r_address0(0),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter3_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030_pp1_iter2_reg(10),
      Q => output_r_address0(10),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030_pp1_iter2_reg(1),
      Q => output_r_address0(1),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030_pp1_iter2_reg(2),
      Q => output_r_address0(2),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030_pp1_iter2_reg(3),
      Q => output_r_address0(3),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030_pp1_iter2_reg(4),
      Q => output_r_address0(4),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030_pp1_iter2_reg(5),
      Q => output_r_address0(5),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030_pp1_iter2_reg(6),
      Q => output_r_address0(6),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030_pp1_iter2_reg(7),
      Q => output_r_address0(7),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030_pp1_iter2_reg(8),
      Q => output_r_address0(8),
      R => '0'
    );
\add_ln43_reg_1030_pp1_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln43_reg_1030_pp1_iter2_reg(9),
      Q => output_r_address0(9),
      R => '0'
    );
\add_ln43_reg_1030_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_10300,
      D => select_ln34_2_reg_994(0),
      Q => add_ln43_reg_1030(0),
      R => '0'
    );
\add_ln43_reg_1030_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_10300,
      D => add_ln43_fu_684_p2(10),
      Q => add_ln43_reg_1030(10),
      R => '0'
    );
\add_ln43_reg_1030_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln43_reg_1030_reg[9]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln43_reg_1030_reg[10]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => add_ln43_fu_684_p2(10),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add_ln43_reg_1030_reg[10]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\add_ln43_reg_1030_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_10300,
      D => select_ln34_2_reg_994(1),
      Q => add_ln43_reg_1030(1),
      R => '0'
    );
\add_ln43_reg_1030_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_10300,
      D => add_ln43_fu_684_p2(2),
      Q => add_ln43_reg_1030(2),
      R => '0'
    );
\add_ln43_reg_1030_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_10300,
      D => add_ln43_fu_684_p2(3),
      Q => add_ln43_reg_1030(3),
      R => '0'
    );
\add_ln43_reg_1030_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_10300,
      D => add_ln43_fu_684_p2(4),
      Q => add_ln43_reg_1030(4),
      R => '0'
    );
\add_ln43_reg_1030_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_10300,
      D => add_ln43_fu_684_p2(5),
      Q => add_ln43_reg_1030(5),
      R => '0'
    );
\add_ln43_reg_1030_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln43_reg_1030_reg[5]_i_1_n_5\,
      CO(2) => \add_ln43_reg_1030_reg[5]_i_1_n_6\,
      CO(1) => \add_ln43_reg_1030_reg[5]_i_1_n_7\,
      CO(0) => \add_ln43_reg_1030_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => select_ln34_2_reg_994(4 downto 2),
      O(3 downto 1) => add_ln43_fu_684_p2(5 downto 3),
      O(0) => \NLW_add_ln43_reg_1030_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => select_ln31_1_reg_974(5),
      S(2) => \add_ln43_reg_1030[5]_i_2_n_5\,
      S(1) => \add_ln43_reg_1030[5]_i_3_n_5\,
      S(0) => \add_ln43_reg_1030[5]_i_4_n_5\
    );
\add_ln43_reg_1030_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_10300,
      D => add_ln43_fu_684_p2(6),
      Q => add_ln43_reg_1030(6),
      R => '0'
    );
\add_ln43_reg_1030_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_10300,
      D => add_ln43_fu_684_p2(7),
      Q => add_ln43_reg_1030(7),
      R => '0'
    );
\add_ln43_reg_1030_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_10300,
      D => add_ln43_fu_684_p2(8),
      Q => add_ln43_reg_1030(8),
      R => '0'
    );
\add_ln43_reg_1030_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_10300,
      D => add_ln43_fu_684_p2(9),
      Q => add_ln43_reg_1030(9),
      R => '0'
    );
\add_ln43_reg_1030_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln43_reg_1030_reg[5]_i_1_n_5\,
      CO(3) => \add_ln43_reg_1030_reg[9]_i_1_n_5\,
      CO(2) => \add_ln43_reg_1030_reg[9]_i_1_n_6\,
      CO(1) => \add_ln43_reg_1030_reg[9]_i_1_n_7\,
      CO(0) => \add_ln43_reg_1030_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln43_fu_684_p2(9 downto 6),
      S(3 downto 0) => select_ln31_1_reg_974(9 downto 6)
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_519_ap_ready,
      I1 => grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_pointwise_conv2d_fix_4_fu_519_ap_done
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg,
      I2 => \i_0_reg_232[4]_i_2_n_5\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => i_0_reg_232_reg(4),
      I2 => i_0_reg_232_reg(1),
      I3 => i_0_reg_232_reg(0),
      I4 => i_0_reg_232_reg(2),
      I5 => i_0_reg_232_reg(3),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg,
      I3 => grp_pointwise_conv2d_fix_4_fu_519_ap_ready,
      I4 => Q(5),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => clear,
      I1 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I2 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BBBBBB"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3,
      I1 => \^output_r_ce0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => icmp_ln30_fu_488_p2,
      O => \ap_CS_fsm[3]_i_2__0_n_5\
    );
\ap_CS_fsm[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => ap_NS_fsm195_out,
      I1 => Q(5),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => icmp_ln173_fu_625_p2,
      I4 => Q(6),
      O => D(1)
    );
\ap_CS_fsm[40]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg,
      I2 => grp_pointwise_conv2d_fix_4_fu_519_ap_ready,
      I3 => Q(5),
      O => ap_NS_fsm195_out
    );
\ap_CS_fsm[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800080AAAA0080"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln30_fu_488_p2,
      I2 => ap_enable_reg_pp1_iter0_0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \^output_r_ce0\,
      I5 => ap_enable_reg_pp1_iter3,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_4_fu_519_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_5_[1]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => clear,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => grp_pointwise_conv2d_fix_4_fu_519_ap_ready,
      R => SS(0)
    );
\ap_enable_reg_pp1_iter0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => icmp_ln30_fu_488_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => clear,
      I3 => ap_enable_reg_pp1_iter0_0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp1_iter0_i_1__3_n_5\
    );
\ap_enable_reg_pp1_iter0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_NS_fsm195_out,
      I2 => ap_rst_n,
      I3 => icmp_ln173_fu_625_p2,
      I4 => Q(6),
      O => ap_enable_reg_pp1_iter0_reg_0
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__3_n_5\,
      Q => ap_enable_reg_pp1_iter0_0,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => icmp_ln30_fu_488_p2,
      I1 => ap_enable_reg_pp1_iter0_0,
      I2 => ap_rst_n,
      O => \ap_enable_reg_pp1_iter1_i_1__2_n_5\
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter1_i_1__2_n_5\,
      Q => ap_enable_reg_pp1_iter1,
      R => '0'
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => SS(0)
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => SS(0)
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter3,
      Q => \^output_r_ce0\,
      R => SS(0)
    );
\buffer_0_reg_287[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^output_r_ce0\,
      I1 => icmp_ln30_reg_965_pp1_iter3_reg,
      O => buffer_0_reg_2870
    );
\buffer_0_reg_287[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(3),
      I1 => buffer_0_reg_287_reg(3),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[0]_i_3_n_5\
    );
\buffer_0_reg_287[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(2),
      I1 => buffer_0_reg_287_reg(2),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[0]_i_4_n_5\
    );
\buffer_0_reg_287[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(1),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(1),
      O => \buffer_0_reg_287[0]_i_5_n_5\
    );
\buffer_0_reg_287[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(0),
      I1 => buffer_0_reg_287_reg(0),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[0]_i_6_n_5\
    );
\buffer_0_reg_287[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(15),
      I1 => buffer_0_reg_287_reg(15),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[12]_i_2_n_5\
    );
\buffer_0_reg_287[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(14),
      I1 => buffer_0_reg_287_reg(14),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[12]_i_3_n_5\
    );
\buffer_0_reg_287[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(13),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(13),
      O => \buffer_0_reg_287[12]_i_4_n_5\
    );
\buffer_0_reg_287[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(12),
      I1 => buffer_0_reg_287_reg(12),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[12]_i_5_n_5\
    );
\buffer_0_reg_287[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(17),
      I1 => buffer_0_reg_287_reg(19),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[16]_i_2_n_5\
    );
\buffer_0_reg_287[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(17),
      I1 => buffer_0_reg_287_reg(18),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[16]_i_3_n_5\
    );
\buffer_0_reg_287[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(17),
      I1 => buffer_0_reg_287_reg(17),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[16]_i_4_n_5\
    );
\buffer_0_reg_287[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(16),
      I1 => buffer_0_reg_287_reg(16),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[16]_i_5_n_5\
    );
\buffer_0_reg_287[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(17),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(22),
      O => \buffer_0_reg_287[20]_i_2_n_5\
    );
\buffer_0_reg_287[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(17),
      I1 => buffer_0_reg_287_reg(21),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[20]_i_3_n_5\
    );
\buffer_0_reg_287[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(17),
      I1 => buffer_0_reg_287_reg(20),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[20]_i_4_n_5\
    );
\buffer_0_reg_287[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(7),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(7),
      O => \buffer_0_reg_287[4]_i_2_n_5\
    );
\buffer_0_reg_287[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(6),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(6),
      O => \buffer_0_reg_287[4]_i_3_n_5\
    );
\buffer_0_reg_287[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(5),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(5),
      O => \buffer_0_reg_287[4]_i_4_n_5\
    );
\buffer_0_reg_287[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(4),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(4),
      O => \buffer_0_reg_287[4]_i_5_n_5\
    );
\buffer_0_reg_287[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(11),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(11),
      O => \buffer_0_reg_287[8]_i_2_n_5\
    );
\buffer_0_reg_287[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(10),
      I1 => buffer_0_reg_287_reg(10),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[8]_i_3_n_5\
    );
\buffer_0_reg_287[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(9),
      I1 => buffer_0_reg_287_reg(9),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[8]_i_4_n_5\
    );
\buffer_0_reg_287[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(8),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(8),
      O => \buffer_0_reg_287[8]_i_5_n_5\
    );
\buffer_0_reg_287_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[0]_i_2_n_12\,
      Q => buffer_0_reg_287_reg(0),
      S => clear
    );
\buffer_0_reg_287_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_287_reg[0]_i_2_n_5\,
      CO(2) => \buffer_0_reg_287_reg[0]_i_2_n_6\,
      CO(1) => \buffer_0_reg_287_reg[0]_i_2_n_7\,
      CO(0) => \buffer_0_reg_287_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_2_fu_798_p1(3 downto 0),
      O(3) => \buffer_0_reg_287_reg[0]_i_2_n_9\,
      O(2) => \buffer_0_reg_287_reg[0]_i_2_n_10\,
      O(1) => \buffer_0_reg_287_reg[0]_i_2_n_11\,
      O(0) => \buffer_0_reg_287_reg[0]_i_2_n_12\,
      S(3) => \buffer_0_reg_287[0]_i_3_n_5\,
      S(2) => \buffer_0_reg_287[0]_i_4_n_5\,
      S(1) => \buffer_0_reg_287[0]_i_5_n_5\,
      S(0) => \buffer_0_reg_287[0]_i_6_n_5\
    );
\buffer_0_reg_287_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[8]_i_1_n_10\,
      Q => buffer_0_reg_287_reg(10),
      S => clear
    );
\buffer_0_reg_287_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[8]_i_1_n_9\,
      Q => buffer_0_reg_287_reg(11),
      R => clear
    );
\buffer_0_reg_287_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[12]_i_1_n_12\,
      Q => buffer_0_reg_287_reg(12),
      S => clear
    );
\buffer_0_reg_287_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_287_reg[8]_i_1_n_5\,
      CO(3) => \buffer_0_reg_287_reg[12]_i_1_n_5\,
      CO(2) => \buffer_0_reg_287_reg[12]_i_1_n_6\,
      CO(1) => \buffer_0_reg_287_reg[12]_i_1_n_7\,
      CO(0) => \buffer_0_reg_287_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_2_fu_798_p1(15 downto 12),
      O(3) => \buffer_0_reg_287_reg[12]_i_1_n_9\,
      O(2) => \buffer_0_reg_287_reg[12]_i_1_n_10\,
      O(1) => \buffer_0_reg_287_reg[12]_i_1_n_11\,
      O(0) => \buffer_0_reg_287_reg[12]_i_1_n_12\,
      S(3) => \buffer_0_reg_287[12]_i_2_n_5\,
      S(2) => \buffer_0_reg_287[12]_i_3_n_5\,
      S(1) => \buffer_0_reg_287[12]_i_4_n_5\,
      S(0) => \buffer_0_reg_287[12]_i_5_n_5\
    );
\buffer_0_reg_287_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[12]_i_1_n_11\,
      Q => buffer_0_reg_287_reg(13),
      R => clear
    );
\buffer_0_reg_287_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[12]_i_1_n_10\,
      Q => buffer_0_reg_287_reg(14),
      S => clear
    );
\buffer_0_reg_287_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[12]_i_1_n_9\,
      Q => buffer_0_reg_287_reg(15),
      S => clear
    );
\buffer_0_reg_287_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[16]_i_1_n_12\,
      Q => buffer_0_reg_287_reg(16),
      S => clear
    );
\buffer_0_reg_287_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_287_reg[12]_i_1_n_5\,
      CO(3) => \buffer_0_reg_287_reg[16]_i_1_n_5\,
      CO(2) => \buffer_0_reg_287_reg[16]_i_1_n_6\,
      CO(1) => \buffer_0_reg_287_reg[16]_i_1_n_7\,
      CO(0) => \buffer_0_reg_287_reg[16]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => sext_ln37_2_fu_798_p1(17),
      DI(2) => sext_ln37_2_fu_798_p1(17),
      DI(1 downto 0) => sext_ln37_2_fu_798_p1(17 downto 16),
      O(3) => \buffer_0_reg_287_reg[16]_i_1_n_9\,
      O(2) => \buffer_0_reg_287_reg[16]_i_1_n_10\,
      O(1) => \buffer_0_reg_287_reg[16]_i_1_n_11\,
      O(0) => \buffer_0_reg_287_reg[16]_i_1_n_12\,
      S(3) => \buffer_0_reg_287[16]_i_2_n_5\,
      S(2) => \buffer_0_reg_287[16]_i_3_n_5\,
      S(1) => \buffer_0_reg_287[16]_i_4_n_5\,
      S(0) => \buffer_0_reg_287[16]_i_5_n_5\
    );
\buffer_0_reg_287_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[16]_i_1_n_11\,
      Q => buffer_0_reg_287_reg(17),
      S => clear
    );
\buffer_0_reg_287_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[16]_i_1_n_10\,
      Q => buffer_0_reg_287_reg(18),
      S => clear
    );
\buffer_0_reg_287_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[16]_i_1_n_9\,
      Q => buffer_0_reg_287_reg(19),
      S => clear
    );
\buffer_0_reg_287_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[0]_i_2_n_11\,
      Q => buffer_0_reg_287_reg(1),
      R => clear
    );
\buffer_0_reg_287_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[20]_i_1_n_12\,
      Q => buffer_0_reg_287_reg(20),
      S => clear
    );
\buffer_0_reg_287_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_287_reg[16]_i_1_n_5\,
      CO(3 downto 2) => \NLW_buffer_0_reg_287_reg[20]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \buffer_0_reg_287_reg[20]_i_1_n_7\,
      CO(0) => \buffer_0_reg_287_reg[20]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => sext_ln37_2_fu_798_p1(17),
      DI(0) => sext_ln37_2_fu_798_p1(17),
      O(3) => \NLW_buffer_0_reg_287_reg[20]_i_1_O_UNCONNECTED\(3),
      O(2) => \buffer_0_reg_287_reg[20]_i_1_n_10\,
      O(1) => \buffer_0_reg_287_reg[20]_i_1_n_11\,
      O(0) => \buffer_0_reg_287_reg[20]_i_1_n_12\,
      S(3) => '0',
      S(2) => \buffer_0_reg_287[20]_i_2_n_5\,
      S(1) => \buffer_0_reg_287[20]_i_3_n_5\,
      S(0) => \buffer_0_reg_287[20]_i_4_n_5\
    );
\buffer_0_reg_287_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[20]_i_1_n_11\,
      Q => buffer_0_reg_287_reg(21),
      S => clear
    );
\buffer_0_reg_287_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[20]_i_1_n_10\,
      Q => buffer_0_reg_287_reg(22),
      S => clear
    );
\buffer_0_reg_287_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[0]_i_2_n_10\,
      Q => buffer_0_reg_287_reg(2),
      S => clear
    );
\buffer_0_reg_287_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[0]_i_2_n_9\,
      Q => buffer_0_reg_287_reg(3),
      S => clear
    );
\buffer_0_reg_287_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[4]_i_1_n_12\,
      Q => buffer_0_reg_287_reg(4),
      R => clear
    );
\buffer_0_reg_287_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_287_reg[0]_i_2_n_5\,
      CO(3) => \buffer_0_reg_287_reg[4]_i_1_n_5\,
      CO(2) => \buffer_0_reg_287_reg[4]_i_1_n_6\,
      CO(1) => \buffer_0_reg_287_reg[4]_i_1_n_7\,
      CO(0) => \buffer_0_reg_287_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_2_fu_798_p1(7 downto 4),
      O(3) => \buffer_0_reg_287_reg[4]_i_1_n_9\,
      O(2) => \buffer_0_reg_287_reg[4]_i_1_n_10\,
      O(1) => \buffer_0_reg_287_reg[4]_i_1_n_11\,
      O(0) => \buffer_0_reg_287_reg[4]_i_1_n_12\,
      S(3) => \buffer_0_reg_287[4]_i_2_n_5\,
      S(2) => \buffer_0_reg_287[4]_i_3_n_5\,
      S(1) => \buffer_0_reg_287[4]_i_4_n_5\,
      S(0) => \buffer_0_reg_287[4]_i_5_n_5\
    );
\buffer_0_reg_287_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[4]_i_1_n_11\,
      Q => buffer_0_reg_287_reg(5),
      R => clear
    );
\buffer_0_reg_287_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[4]_i_1_n_10\,
      Q => buffer_0_reg_287_reg(6),
      R => clear
    );
\buffer_0_reg_287_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[4]_i_1_n_9\,
      Q => buffer_0_reg_287_reg(7),
      R => clear
    );
\buffer_0_reg_287_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[8]_i_1_n_12\,
      Q => buffer_0_reg_287_reg(8),
      R => clear
    );
\buffer_0_reg_287_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_287_reg[4]_i_1_n_5\,
      CO(3) => \buffer_0_reg_287_reg[8]_i_1_n_5\,
      CO(2) => \buffer_0_reg_287_reg[8]_i_1_n_6\,
      CO(1) => \buffer_0_reg_287_reg[8]_i_1_n_7\,
      CO(0) => \buffer_0_reg_287_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_2_fu_798_p1(11 downto 8),
      O(3) => \buffer_0_reg_287_reg[8]_i_1_n_9\,
      O(2) => \buffer_0_reg_287_reg[8]_i_1_n_10\,
      O(1) => \buffer_0_reg_287_reg[8]_i_1_n_11\,
      O(0) => \buffer_0_reg_287_reg[8]_i_1_n_12\,
      S(3) => \buffer_0_reg_287[8]_i_2_n_5\,
      S(2) => \buffer_0_reg_287[8]_i_3_n_5\,
      S(1) => \buffer_0_reg_287[8]_i_4_n_5\,
      S(0) => \buffer_0_reg_287[8]_i_5_n_5\
    );
\buffer_0_reg_287_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[8]_i_1_n_11\,
      Q => buffer_0_reg_287_reg(9),
      S => clear
    );
grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_519_ap_ready,
      I1 => Q(4),
      I2 => grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_0\
    );
\i_0_reg_232[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_232_reg(0),
      O => i_fu_316_p2(0)
    );
\i_0_reg_232[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_232_reg(0),
      I1 => i_0_reg_232_reg(1),
      O => i_fu_316_p2(1)
    );
\i_0_reg_232[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(0),
      O => i_fu_316_p2(2)
    );
\i_0_reg_232[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(2),
      I3 => i_0_reg_232_reg(1),
      O => i_fu_316_p2(3)
    );
\i_0_reg_232[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm1
    );
\i_0_reg_232[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => i_0_reg_232_reg(4),
      I2 => i_0_reg_232_reg(1),
      I3 => i_0_reg_232_reg(0),
      I4 => i_0_reg_232_reg(2),
      I5 => i_0_reg_232_reg(3),
      O => \i_0_reg_232[4]_i_2_n_5\
    );
\i_0_reg_232[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_0_reg_232_reg(4),
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(0),
      I4 => i_0_reg_232_reg(1),
      O => i_fu_316_p2(4)
    );
\i_0_reg_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_232[4]_i_2_n_5\,
      D => i_fu_316_p2(0),
      Q => i_0_reg_232_reg(0),
      R => ap_NS_fsm1
    );
\i_0_reg_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_232[4]_i_2_n_5\,
      D => i_fu_316_p2(1),
      Q => i_0_reg_232_reg(1),
      R => ap_NS_fsm1
    );
\i_0_reg_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_232[4]_i_2_n_5\,
      D => i_fu_316_p2(2),
      Q => i_0_reg_232_reg(2),
      R => ap_NS_fsm1
    );
\i_0_reg_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_232[4]_i_2_n_5\,
      D => i_fu_316_p2(3),
      Q => i_0_reg_232_reg(3),
      R => ap_NS_fsm1
    );
\i_0_reg_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_232[4]_i_2_n_5\,
      D => i_fu_316_p2(4),
      Q => i_0_reg_232_reg(4),
      R => ap_NS_fsm1
    );
\i_1_reg_405[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A88"
    )
        port map (
      I0 => Q(5),
      I1 => grp_pointwise_conv2d_fix_4_fu_519_ap_ready,
      I2 => grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => E(0),
      O => SR(0)
    );
\icmp_ln30_reg_965_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => \icmp_ln30_reg_965_reg_n_5_[0]\,
      Q => icmp_ln30_reg_965_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln30_reg_965_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln30_reg_965_pp1_iter1_reg,
      Q => icmp_ln30_reg_965_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln30_reg_965_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln30_reg_965_pp1_iter2_reg,
      Q => icmp_ln30_reg_965_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln30_reg_965_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => icmp_ln30_fu_488_p2,
      Q => \icmp_ln30_reg_965_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln34_1_reg_1026[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln34_1_fu_679_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \icmp_ln30_reg_965_reg_n_5_[0]\,
      I3 => icmp_ln34_1_reg_1026,
      O => \icmp_ln34_1_reg_1026[0]_i_1_n_5\
    );
\icmp_ln34_1_reg_1026[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => in_d_reg_1010(2),
      I1 => in_d_reg_1010(1),
      I2 => in_d_reg_1010(0),
      I3 => in_d_reg_1010(4),
      I4 => in_d_reg_1010(3),
      O => icmp_ln34_1_fu_679_p2
    );
\icmp_ln34_1_reg_1026_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln34_1_reg_1026,
      Q => icmp_ln34_1_reg_1026_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln34_1_reg_1026_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln34_1_reg_1026_pp1_iter2_reg,
      Q => icmp_ln34_1_reg_1026_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln34_1_reg_1026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln34_1_reg_1026[0]_i_1_n_5\,
      Q => icmp_ln34_1_reg_1026,
      R => '0'
    );
\in_d_0_reg_299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_303_p4(0),
      Q => in_d_0_reg_299(0),
      R => clear
    );
\in_d_0_reg_299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_303_p4(1),
      Q => in_d_0_reg_299(1),
      R => clear
    );
\in_d_0_reg_299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_303_p4(2),
      Q => in_d_0_reg_299(2),
      R => clear
    );
\in_d_0_reg_299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_303_p4(3),
      Q => in_d_0_reg_299(3),
      R => clear
    );
\in_d_0_reg_299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_303_p4(4),
      Q => in_d_0_reg_299(4),
      R => clear
    );
\in_d_reg_1010[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln34_1_fu_604_p3(0),
      O => in_d_fu_642_p2(0)
    );
\in_d_reg_1010[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50A0303050A0C0C0"
    )
        port map (
      I0 => in_d_0_reg_299(1),
      I1 => in_d_reg_1010(1),
      I2 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_39,
      I3 => in_d_0_reg_299(0),
      I4 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I5 => in_d_reg_1010(0),
      O => in_d_fu_642_p2(1)
    );
\in_d_reg_1010[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A666AAA"
    )
        port map (
      I0 => select_ln34_1_fu_604_p3(2),
      I1 => select_ln34_1_fu_604_p3(0),
      I2 => in_d_0_reg_299(1),
      I3 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I4 => in_d_reg_1010(1),
      O => in_d_fu_642_p2(2)
    );
\in_d_reg_1010[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6AAAAAAAAAAAA"
    )
        port map (
      I0 => select_ln34_1_fu_604_p3(3),
      I1 => in_d_reg_1010(1),
      I2 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I3 => in_d_0_reg_299(1),
      I4 => select_ln34_1_fu_604_p3(0),
      I5 => select_ln34_1_fu_604_p3(2),
      O => in_d_fu_642_p2(3)
    );
\in_d_reg_1010[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAA8"
    )
        port map (
      I0 => ap_phi_mux_in_d_0_phi_fu_303_p4(4),
      I1 => ap_phi_mux_in_d_0_phi_fu_303_p4(1),
      I2 => ap_phi_mux_in_d_0_phi_fu_303_p4(2),
      I3 => ap_phi_mux_in_d_0_phi_fu_303_p4(3),
      I4 => ap_phi_mux_in_d_0_phi_fu_303_p4(0),
      I5 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      O => in_d_fu_642_p2(4)
    );
\in_d_reg_1010_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => in_d_fu_642_p2(0),
      Q => in_d_reg_1010(0),
      R => '0'
    );
\in_d_reg_1010_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => in_d_fu_642_p2(1),
      Q => in_d_reg_1010(1),
      R => '0'
    );
\in_d_reg_1010_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => in_d_fu_642_p2(2),
      Q => in_d_reg_1010(2),
      R => '0'
    );
\in_d_reg_1010_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => in_d_fu_642_p2(3),
      Q => in_d_reg_1010(3),
      R => '0'
    );
\in_d_reg_1010_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => in_d_fu_642_p2(4),
      Q => in_d_reg_1010(4),
      R => '0'
    );
\indvar_flatten18_reg_243[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten18_reg_243_reg(0),
      O => \indvar_flatten18_reg_243[0]_i_2_n_5\
    );
\indvar_flatten18_reg_243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[0]_i_1_n_12\,
      Q => indvar_flatten18_reg_243_reg(0),
      R => clear
    );
\indvar_flatten18_reg_243_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten18_reg_243_reg[0]_i_1_n_5\,
      CO(2) => \indvar_flatten18_reg_243_reg[0]_i_1_n_6\,
      CO(1) => \indvar_flatten18_reg_243_reg[0]_i_1_n_7\,
      CO(0) => \indvar_flatten18_reg_243_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten18_reg_243_reg[0]_i_1_n_9\,
      O(2) => \indvar_flatten18_reg_243_reg[0]_i_1_n_10\,
      O(1) => \indvar_flatten18_reg_243_reg[0]_i_1_n_11\,
      O(0) => \indvar_flatten18_reg_243_reg[0]_i_1_n_12\,
      S(3 downto 1) => indvar_flatten18_reg_243_reg(3 downto 1),
      S(0) => \indvar_flatten18_reg_243[0]_i_2_n_5\
    );
\indvar_flatten18_reg_243_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[8]_i_1_n_10\,
      Q => indvar_flatten18_reg_243_reg(10),
      R => clear
    );
\indvar_flatten18_reg_243_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[8]_i_1_n_9\,
      Q => indvar_flatten18_reg_243_reg(11),
      R => clear
    );
\indvar_flatten18_reg_243_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[12]_i_1_n_12\,
      Q => indvar_flatten18_reg_243_reg(12),
      R => clear
    );
\indvar_flatten18_reg_243_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten18_reg_243_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_indvar_flatten18_reg_243_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \indvar_flatten18_reg_243_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_indvar_flatten18_reg_243_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \indvar_flatten18_reg_243_reg[12]_i_1_n_11\,
      O(0) => \indvar_flatten18_reg_243_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => indvar_flatten18_reg_243_reg(13 downto 12)
    );
\indvar_flatten18_reg_243_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[12]_i_1_n_11\,
      Q => indvar_flatten18_reg_243_reg(13),
      R => clear
    );
\indvar_flatten18_reg_243_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[0]_i_1_n_11\,
      Q => indvar_flatten18_reg_243_reg(1),
      R => clear
    );
\indvar_flatten18_reg_243_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[0]_i_1_n_10\,
      Q => indvar_flatten18_reg_243_reg(2),
      R => clear
    );
\indvar_flatten18_reg_243_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[0]_i_1_n_9\,
      Q => indvar_flatten18_reg_243_reg(3),
      R => clear
    );
\indvar_flatten18_reg_243_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[4]_i_1_n_12\,
      Q => indvar_flatten18_reg_243_reg(4),
      R => clear
    );
\indvar_flatten18_reg_243_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten18_reg_243_reg[0]_i_1_n_5\,
      CO(3) => \indvar_flatten18_reg_243_reg[4]_i_1_n_5\,
      CO(2) => \indvar_flatten18_reg_243_reg[4]_i_1_n_6\,
      CO(1) => \indvar_flatten18_reg_243_reg[4]_i_1_n_7\,
      CO(0) => \indvar_flatten18_reg_243_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten18_reg_243_reg[4]_i_1_n_9\,
      O(2) => \indvar_flatten18_reg_243_reg[4]_i_1_n_10\,
      O(1) => \indvar_flatten18_reg_243_reg[4]_i_1_n_11\,
      O(0) => \indvar_flatten18_reg_243_reg[4]_i_1_n_12\,
      S(3 downto 0) => indvar_flatten18_reg_243_reg(7 downto 4)
    );
\indvar_flatten18_reg_243_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[4]_i_1_n_11\,
      Q => indvar_flatten18_reg_243_reg(5),
      R => clear
    );
\indvar_flatten18_reg_243_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[4]_i_1_n_10\,
      Q => indvar_flatten18_reg_243_reg(6),
      R => clear
    );
\indvar_flatten18_reg_243_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[4]_i_1_n_9\,
      Q => indvar_flatten18_reg_243_reg(7),
      R => clear
    );
\indvar_flatten18_reg_243_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[8]_i_1_n_12\,
      Q => indvar_flatten18_reg_243_reg(8),
      R => clear
    );
\indvar_flatten18_reg_243_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten18_reg_243_reg[4]_i_1_n_5\,
      CO(3) => \indvar_flatten18_reg_243_reg[8]_i_1_n_5\,
      CO(2) => \indvar_flatten18_reg_243_reg[8]_i_1_n_6\,
      CO(1) => \indvar_flatten18_reg_243_reg[8]_i_1_n_7\,
      CO(0) => \indvar_flatten18_reg_243_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten18_reg_243_reg[8]_i_1_n_9\,
      O(2) => \indvar_flatten18_reg_243_reg[8]_i_1_n_10\,
      O(1) => \indvar_flatten18_reg_243_reg[8]_i_1_n_11\,
      O(0) => \indvar_flatten18_reg_243_reg[8]_i_1_n_12\,
      S(3 downto 0) => indvar_flatten18_reg_243_reg(11 downto 8)
    );
\indvar_flatten18_reg_243_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[8]_i_1_n_11\,
      Q => indvar_flatten18_reg_243_reg(9),
      R => clear
    );
\indvar_flatten_reg_265[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(0),
      O => select_ln32_fu_654_p3(0)
    );
\indvar_flatten_reg_265[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(0),
      I1 => indvar_flatten_reg_265_reg(1),
      O => select_ln32_fu_654_p3(1)
    );
\indvar_flatten_reg_265[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(2),
      I1 => indvar_flatten_reg_265_reg(0),
      I2 => indvar_flatten_reg_265_reg(1),
      O => select_ln32_fu_654_p3(2)
    );
\indvar_flatten_reg_265[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(3),
      I1 => indvar_flatten_reg_265_reg(1),
      I2 => indvar_flatten_reg_265_reg(0),
      I3 => indvar_flatten_reg_265_reg(2),
      O => select_ln32_fu_654_p3(3)
    );
\indvar_flatten_reg_265[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(4),
      I1 => indvar_flatten_reg_265_reg(2),
      I2 => indvar_flatten_reg_265_reg(0),
      I3 => indvar_flatten_reg_265_reg(1),
      I4 => indvar_flatten_reg_265_reg(3),
      O => select_ln32_fu_654_p3(4)
    );
\indvar_flatten_reg_265[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(5),
      I1 => indvar_flatten_reg_265_reg(3),
      I2 => indvar_flatten_reg_265_reg(1),
      I3 => indvar_flatten_reg_265_reg(0),
      I4 => indvar_flatten_reg_265_reg(2),
      I5 => indvar_flatten_reg_265_reg(4),
      O => select_ln32_fu_654_p3(5)
    );
\indvar_flatten_reg_265[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      I1 => \indvar_flatten_reg_265[9]_i_2_n_5\,
      I2 => indvar_flatten_reg_265_reg(6),
      O => \indvar_flatten_reg_265[6]_i_1_n_5\
    );
\indvar_flatten_reg_265[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4510"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      I1 => \indvar_flatten_reg_265[9]_i_2_n_5\,
      I2 => indvar_flatten_reg_265_reg(6),
      I3 => indvar_flatten_reg_265_reg(7),
      O => \indvar_flatten_reg_265[7]_i_1_n_5\
    );
\indvar_flatten_reg_265[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55150040"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      I1 => indvar_flatten_reg_265_reg(7),
      I2 => indvar_flatten_reg_265_reg(6),
      I3 => \indvar_flatten_reg_265[9]_i_2_n_5\,
      I4 => indvar_flatten_reg_265_reg(8),
      O => \indvar_flatten_reg_265[8]_i_1_n_5\
    );
\indvar_flatten_reg_265[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(9),
      I1 => indvar_flatten_reg_265_reg(8),
      I2 => indvar_flatten_reg_265_reg(7),
      I3 => indvar_flatten_reg_265_reg(6),
      I4 => \indvar_flatten_reg_265[9]_i_2_n_5\,
      O => select_ln32_fu_654_p3(9)
    );
\indvar_flatten_reg_265[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(4),
      I1 => indvar_flatten_reg_265_reg(2),
      I2 => indvar_flatten_reg_265_reg(0),
      I3 => indvar_flatten_reg_265_reg(1),
      I4 => indvar_flatten_reg_265_reg(3),
      I5 => indvar_flatten_reg_265_reg(5),
      O => \indvar_flatten_reg_265[9]_i_2_n_5\
    );
\indvar_flatten_reg_265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln32_fu_654_p3(0),
      Q => indvar_flatten_reg_265_reg(0),
      R => clear
    );
\indvar_flatten_reg_265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln32_fu_654_p3(1),
      Q => indvar_flatten_reg_265_reg(1),
      R => clear
    );
\indvar_flatten_reg_265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln32_fu_654_p3(2),
      Q => indvar_flatten_reg_265_reg(2),
      R => clear
    );
\indvar_flatten_reg_265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln32_fu_654_p3(3),
      Q => indvar_flatten_reg_265_reg(3),
      R => clear
    );
\indvar_flatten_reg_265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln32_fu_654_p3(4),
      Q => indvar_flatten_reg_265_reg(4),
      R => clear
    );
\indvar_flatten_reg_265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln32_fu_654_p3(5),
      Q => indvar_flatten_reg_265_reg(5),
      R => clear
    );
\indvar_flatten_reg_265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten_reg_265[6]_i_1_n_5\,
      Q => indvar_flatten_reg_265_reg(6),
      R => clear
    );
\indvar_flatten_reg_265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten_reg_265[7]_i_1_n_5\,
      Q => indvar_flatten_reg_265_reg(7),
      R => clear
    );
\indvar_flatten_reg_265_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten_reg_265[8]_i_1_n_5\,
      Q => indvar_flatten_reg_265_reg(8),
      R => clear
    );
\indvar_flatten_reg_265_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln32_fu_654_p3(9),
      Q => indvar_flatten_reg_265_reg(9),
      R => clear
    );
\kernel_buffer_15_10_fu_182[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(1),
      I3 => \ap_CS_fsm_reg_n_5_[1]\,
      I4 => i_0_reg_232_reg(3),
      O => trunc_ln27_fu_322_p1(0)
    );
\kernel_buffer_15_10_fu_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(0),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(10),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(11),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(12),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(13),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_10_fu_182(15),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(1),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(2),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(3),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(4),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(5),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(6),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(7),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(8),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(9),
      R => '0'
    );
\kernel_buffer_15_11_fu_186[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(1),
      I3 => \ap_CS_fsm_reg_n_5_[1]\,
      I4 => i_0_reg_232_reg(3),
      O => trunc_ln27_fu_322_p1(1)
    );
\kernel_buffer_15_11_fu_186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(0),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(10),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(11),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(12),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(13),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_11_fu_186(15),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(1),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(2),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(3),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(4),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(5),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(6),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(7),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(8),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(9),
      R => '0'
    );
\kernel_buffer_15_12_fu_190[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(1),
      I3 => i_0_reg_232_reg(2),
      I4 => i_0_reg_232_reg(3),
      O => trunc_ln27_fu_322_p1(2)
    );
\kernel_buffer_15_12_fu_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(0),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(10),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(11),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(12),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(13),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_12_fu_190(15),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(1),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(2),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(3),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(4),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(5),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(6),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(7),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(8),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(9),
      R => '0'
    );
\kernel_buffer_15_13_fu_194[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      I2 => i_0_reg_232_reg(1),
      I3 => i_0_reg_232_reg(0),
      I4 => i_0_reg_232_reg(2),
      O => trunc_ln27_fu_322_p1(3)
    );
\kernel_buffer_15_13_fu_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(0),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(10),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(11),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(12),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(13),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_13_fu_194(15),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(1),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(2),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(3),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(4),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(5),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(6),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(7),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(8),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(9),
      R => '0'
    );
\kernel_buffer_15_14_fu_198[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      I2 => i_0_reg_232_reg(2),
      I3 => i_0_reg_232_reg(1),
      I4 => i_0_reg_232_reg(0),
      O => trunc_ln27_fu_322_p1(4)
    );
\kernel_buffer_15_14_fu_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(0),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(10),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(11),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(12),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(13),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_14_fu_198(15),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(1),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(2),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(3),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(4),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(5),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(6),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(7),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(8),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(9),
      R => '0'
    );
\kernel_buffer_15_15_fu_202[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8990"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(3),
      I2 => i_0_reg_232_reg(1),
      I3 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6C2F"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5EC"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(0),
      I3 => i_0_reg_232_reg(2),
      O => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F66C"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(2),
      I3 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08E9"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(0),
      I3 => i_0_reg_232_reg(3),
      O => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(0),
      I4 => i_0_reg_232_reg(1),
      O => trunc_ln27_fu_322_p1(5)
    );
\kernel_buffer_15_15_fu_202[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C9"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(1),
      I3 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\
    );
\kernel_buffer_15_15_fu_202[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB3D"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(1),
      I3 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FEA"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(2),
      I3 => i_0_reg_232_reg(1),
      O => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F6B"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(0),
      I3 => i_0_reg_232_reg(3),
      O => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A4D"
    )
        port map (
      I0 => i_0_reg_232_reg(0),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(2),
      I3 => i_0_reg_232_reg(3),
      O => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95D0"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(2),
      I3 => i_0_reg_232_reg(3),
      O => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD2A"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(0),
      I3 => i_0_reg_232_reg(3),
      O => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6079"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1AC4"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(1),
      I3 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7C1"
    )
        port map (
      I0 => i_0_reg_232_reg(0),
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(1),
      I3 => i_0_reg_232_reg(3),
      O => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(0),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(10),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(11),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(12),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(13),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_15_fu_202(15),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(1),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(2),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(3),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(4),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(5),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(6),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(7),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(8),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(9),
      R => '0'
    );
\kernel_buffer_15_1_fu_146[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(0),
      I3 => i_0_reg_232_reg(2),
      I4 => i_0_reg_232_reg(3),
      O => trunc_ln27_fu_322_p1(6)
    );
\kernel_buffer_15_1_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(6),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(0),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(6),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(10),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(6),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(11),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(6),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(12),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(6),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(13),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(6),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_1_fu_146(15),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(6),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(1),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(6),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(2),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(6),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(3),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(6),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(4),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(6),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(5),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(6),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(6),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(6),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(7),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(6),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(8),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(6),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(9),
      R => '0'
    );
\kernel_buffer_15_2_fu_150[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(0),
      I3 => i_0_reg_232_reg(2),
      I4 => i_0_reg_232_reg(3),
      O => trunc_ln27_fu_322_p1(7)
    );
\kernel_buffer_15_2_fu_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(7),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(0),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(7),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(10),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(7),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(11),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(7),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(12),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(7),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(13),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(7),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_2_fu_150(15),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(7),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(1),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(7),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(2),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(7),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(3),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(7),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(4),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(7),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(5),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(7),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(6),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(7),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(7),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(7),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(8),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(7),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(9),
      R => '0'
    );
\kernel_buffer_15_3_fu_154[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(0),
      I3 => i_0_reg_232_reg(2),
      I4 => i_0_reg_232_reg(3),
      O => trunc_ln27_fu_322_p1(8)
    );
\kernel_buffer_15_3_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(0),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(10),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(11),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(12),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(13),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_3_fu_154(15),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(1),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(2),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(3),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(4),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(5),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(6),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(7),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(8),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(9),
      R => '0'
    );
\kernel_buffer_15_4_fu_158[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(2),
      I3 => i_0_reg_232_reg(3),
      I4 => \ap_CS_fsm_reg_n_5_[1]\,
      O => trunc_ln27_fu_322_p1(9)
    );
\kernel_buffer_15_4_fu_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(0),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(10),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(11),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(12),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(13),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_4_fu_158(15),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(1),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(2),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(3),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(4),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(5),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(6),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(7),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(8),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(9),
      R => '0'
    );
\kernel_buffer_15_5_fu_162[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(2),
      I3 => i_0_reg_232_reg(3),
      I4 => \ap_CS_fsm_reg_n_5_[1]\,
      O => trunc_ln27_fu_322_p1(10)
    );
\kernel_buffer_15_5_fu_162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(0),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(10),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(11),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(12),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(13),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_5_fu_162(15),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(1),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(2),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(3),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(4),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(5),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(6),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(7),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(8),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(9),
      R => '0'
    );
\kernel_buffer_15_6_fu_166[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_0_reg_232_reg(0),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(2),
      I3 => i_0_reg_232_reg(3),
      I4 => \ap_CS_fsm_reg_n_5_[1]\,
      O => trunc_ln27_fu_322_p1(11)
    );
\kernel_buffer_15_6_fu_166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(0),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(10),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(11),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(12),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(13),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_6_fu_166(15),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(1),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(2),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(3),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(4),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(5),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(6),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(7),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(8),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(9),
      R => '0'
    );
\kernel_buffer_15_7_fu_170[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(2),
      I3 => i_0_reg_232_reg(3),
      I4 => \ap_CS_fsm_reg_n_5_[1]\,
      O => trunc_ln27_fu_322_p1(12)
    );
\kernel_buffer_15_7_fu_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(0),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(10),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(11),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(12),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(13),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_7_fu_170(15),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(1),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(2),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(3),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(4),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(5),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(6),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(7),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(8),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(9),
      R => '0'
    );
\kernel_buffer_15_8_fu_174[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(1),
      I3 => \ap_CS_fsm_reg_n_5_[1]\,
      I4 => i_0_reg_232_reg(3),
      O => trunc_ln27_fu_322_p1(13)
    );
\kernel_buffer_15_8_fu_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(13),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(0),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(13),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(10),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(13),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(11),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(13),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(12),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(13),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(13),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(13),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_8_fu_174(15),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(13),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(1),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(13),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(2),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(13),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(3),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(13),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(4),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(13),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(5),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(13),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(6),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(13),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(7),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(13),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(8),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(13),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(9),
      R => '0'
    );
\kernel_buffer_15_9_fu_178[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(1),
      I3 => \ap_CS_fsm_reg_n_5_[1]\,
      I4 => i_0_reg_232_reg(3),
      O => trunc_ln27_fu_322_p1(14)
    );
\kernel_buffer_15_9_fu_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(0),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(10),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(11),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(12),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(13),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_9_fu_178(15),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(1),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(2),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(3),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(4),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(5),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(6),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(7),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(8),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(9),
      R => '0'
    );
\kernel_buffer_15_fu_142[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => i_0_reg_232_reg(4),
      I2 => i_0_reg_232_reg(1),
      I3 => i_0_reg_232_reg(0),
      I4 => i_0_reg_232_reg(2),
      I5 => i_0_reg_232_reg(3),
      O => trunc_ln27_fu_322_p1(15)
    );
\kernel_buffer_15_fu_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(0),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(10),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(11),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(12),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(13),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_fu_142(15),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(1),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(2),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(3),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(4),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(5),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(6),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(7),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(8),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln27_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(9),
      R => '0'
    );
mul_ln37_fu_777_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => tmp_2_fu_737_p18(31),
      A(15) => tmp_2_fu_737_p18(31),
      A(14) => tmp_2_fu_737_p18(31),
      A(13 downto 0) => tmp_2_fu_737_p18(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln37_fu_777_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln37_fu_777_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln37_fu_777_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln37_fu_777_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln37_fu_777_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mul_ln37_fu_777_p2_i_1_n_5,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln37_fu_777_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln37_fu_777_p2_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln37_fu_777_p2_n_63,
      P(46) => mul_ln37_fu_777_p2_n_64,
      P(45) => mul_ln37_fu_777_p2_n_65,
      P(44) => mul_ln37_fu_777_p2_n_66,
      P(43) => mul_ln37_fu_777_p2_n_67,
      P(42) => mul_ln37_fu_777_p2_n_68,
      P(41) => mul_ln37_fu_777_p2_n_69,
      P(40) => mul_ln37_fu_777_p2_n_70,
      P(39) => mul_ln37_fu_777_p2_n_71,
      P(38) => mul_ln37_fu_777_p2_n_72,
      P(37) => mul_ln37_fu_777_p2_n_73,
      P(36) => mul_ln37_fu_777_p2_n_74,
      P(35) => mul_ln37_fu_777_p2_n_75,
      P(34) => mul_ln37_fu_777_p2_n_76,
      P(33) => mul_ln37_fu_777_p2_n_77,
      P(32) => mul_ln37_fu_777_p2_n_78,
      P(31) => mul_ln37_fu_777_p2_n_79,
      P(30) => mul_ln37_fu_777_p2_n_80,
      P(29) => mul_ln37_fu_777_p2_n_81,
      P(28) => mul_ln37_fu_777_p2_n_82,
      P(27) => mul_ln37_fu_777_p2_n_83,
      P(26) => mul_ln37_fu_777_p2_n_84,
      P(25) => mul_ln37_fu_777_p2_n_85,
      P(24) => mul_ln37_fu_777_p2_n_86,
      P(23) => mul_ln37_fu_777_p2_n_87,
      P(22) => mul_ln37_fu_777_p2_n_88,
      P(21) => mul_ln37_fu_777_p2_n_89,
      P(20) => mul_ln37_fu_777_p2_n_90,
      P(19) => mul_ln37_fu_777_p2_n_91,
      P(18) => mul_ln37_fu_777_p2_n_92,
      P(17) => mul_ln37_fu_777_p2_n_93,
      P(16) => mul_ln37_fu_777_p2_n_94,
      P(15) => mul_ln37_fu_777_p2_n_95,
      P(14) => mul_ln37_fu_777_p2_n_96,
      P(13) => mul_ln37_fu_777_p2_n_97,
      P(12) => mul_ln37_fu_777_p2_n_98,
      P(11) => mul_ln37_fu_777_p2_n_99,
      P(10) => mul_ln37_fu_777_p2_n_100,
      P(9) => mul_ln37_fu_777_p2_n_101,
      P(8) => mul_ln37_fu_777_p2_n_102,
      P(7) => mul_ln37_fu_777_p2_n_103,
      P(6) => mul_ln37_fu_777_p2_n_104,
      P(5) => mul_ln37_fu_777_p2_n_105,
      P(4) => mul_ln37_fu_777_p2_n_106,
      P(3) => mul_ln37_fu_777_p2_n_107,
      P(2) => mul_ln37_fu_777_p2_n_108,
      P(1) => mul_ln37_fu_777_p2_n_109,
      P(0) => mul_ln37_fu_777_p2_n_110,
      PATTERNBDETECT => NLW_mul_ln37_fu_777_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln37_fu_777_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul_ln37_fu_777_p2_n_111,
      PCOUT(46) => mul_ln37_fu_777_p2_n_112,
      PCOUT(45) => mul_ln37_fu_777_p2_n_113,
      PCOUT(44) => mul_ln37_fu_777_p2_n_114,
      PCOUT(43) => mul_ln37_fu_777_p2_n_115,
      PCOUT(42) => mul_ln37_fu_777_p2_n_116,
      PCOUT(41) => mul_ln37_fu_777_p2_n_117,
      PCOUT(40) => mul_ln37_fu_777_p2_n_118,
      PCOUT(39) => mul_ln37_fu_777_p2_n_119,
      PCOUT(38) => mul_ln37_fu_777_p2_n_120,
      PCOUT(37) => mul_ln37_fu_777_p2_n_121,
      PCOUT(36) => mul_ln37_fu_777_p2_n_122,
      PCOUT(35) => mul_ln37_fu_777_p2_n_123,
      PCOUT(34) => mul_ln37_fu_777_p2_n_124,
      PCOUT(33) => mul_ln37_fu_777_p2_n_125,
      PCOUT(32) => mul_ln37_fu_777_p2_n_126,
      PCOUT(31) => mul_ln37_fu_777_p2_n_127,
      PCOUT(30) => mul_ln37_fu_777_p2_n_128,
      PCOUT(29) => mul_ln37_fu_777_p2_n_129,
      PCOUT(28) => mul_ln37_fu_777_p2_n_130,
      PCOUT(27) => mul_ln37_fu_777_p2_n_131,
      PCOUT(26) => mul_ln37_fu_777_p2_n_132,
      PCOUT(25) => mul_ln37_fu_777_p2_n_133,
      PCOUT(24) => mul_ln37_fu_777_p2_n_134,
      PCOUT(23) => mul_ln37_fu_777_p2_n_135,
      PCOUT(22) => mul_ln37_fu_777_p2_n_136,
      PCOUT(21) => mul_ln37_fu_777_p2_n_137,
      PCOUT(20) => mul_ln37_fu_777_p2_n_138,
      PCOUT(19) => mul_ln37_fu_777_p2_n_139,
      PCOUT(18) => mul_ln37_fu_777_p2_n_140,
      PCOUT(17) => mul_ln37_fu_777_p2_n_141,
      PCOUT(16) => mul_ln37_fu_777_p2_n_142,
      PCOUT(15) => mul_ln37_fu_777_p2_n_143,
      PCOUT(14) => mul_ln37_fu_777_p2_n_144,
      PCOUT(13) => mul_ln37_fu_777_p2_n_145,
      PCOUT(12) => mul_ln37_fu_777_p2_n_146,
      PCOUT(11) => mul_ln37_fu_777_p2_n_147,
      PCOUT(10) => mul_ln37_fu_777_p2_n_148,
      PCOUT(9) => mul_ln37_fu_777_p2_n_149,
      PCOUT(8) => mul_ln37_fu_777_p2_n_150,
      PCOUT(7) => mul_ln37_fu_777_p2_n_151,
      PCOUT(6) => mul_ln37_fu_777_p2_n_152,
      PCOUT(5) => mul_ln37_fu_777_p2_n_153,
      PCOUT(4) => mul_ln37_fu_777_p2_n_154,
      PCOUT(3) => mul_ln37_fu_777_p2_n_155,
      PCOUT(2) => mul_ln37_fu_777_p2_n_156,
      PCOUT(1) => mul_ln37_fu_777_p2_n_157,
      PCOUT(0) => mul_ln37_fu_777_p2_n_158,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln37_fu_777_p2_UNDERFLOW_UNCONNECTED
    );
mul_ln37_fu_777_p2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln30_reg_965_pp1_iter1_reg,
      O => mul_ln37_fu_777_p2_i_1_n_5
    );
\mul_ln37_reg_1045[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_n_96,
      I1 => icmp_ln30_reg_965_pp1_iter2_reg,
      I2 => sext_ln37_2_fu_798_p1(0),
      O => \mul_ln37_reg_1045[14]_i_1_n_5\
    );
\mul_ln37_reg_1045[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_n_95,
      I1 => icmp_ln30_reg_965_pp1_iter2_reg,
      I2 => sext_ln37_2_fu_798_p1(1),
      O => \mul_ln37_reg_1045[15]_i_1_n_5\
    );
\mul_ln37_reg_1045[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mul_ln37_fu_777_p2_n_94,
      I1 => icmp_ln30_reg_965_pp1_iter2_reg,
      I2 => sext_ln37_2_fu_798_p1(2),
      O => \mul_ln37_reg_1045[16]_i_1_n_5\
    );
mul_ln37_reg_1045_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln37_reg_1045_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_2_fu_737_p18(31),
      B(16) => tmp_2_fu_737_p18(31),
      B(15) => tmp_2_fu_737_p18(31),
      B(14) => tmp_2_fu_737_p18(31),
      B(13) => tmp_2_fu_737_p18(31),
      B(12) => tmp_2_fu_737_p18(31),
      B(11) => tmp_2_fu_737_p18(31),
      B(10) => tmp_2_fu_737_p18(31),
      B(9) => tmp_2_fu_737_p18(31),
      B(8) => tmp_2_fu_737_p18(31),
      B(7) => tmp_2_fu_737_p18(31),
      B(6) => tmp_2_fu_737_p18(31),
      B(5) => tmp_2_fu_737_p18(31),
      B(4) => tmp_2_fu_737_p18(31),
      B(3) => tmp_2_fu_737_p18(31),
      B(2) => tmp_2_fu_737_p18(31),
      B(1) => tmp_2_fu_737_p18(31),
      B(0) => tmp_2_fu_737_p18(31),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln37_reg_1045_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln37_reg_1045_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln37_reg_1045_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln37_fu_777_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mul_ln37_fu_777_p2_i_1_n_5,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => mul_ln37_reg_1045_reg_i_1_n_5,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln37_reg_1045_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_ln37_reg_1045_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln37_reg_1045_reg_n_63,
      P(46) => mul_ln37_reg_1045_reg_n_64,
      P(45) => mul_ln37_reg_1045_reg_n_65,
      P(44) => mul_ln37_reg_1045_reg_n_66,
      P(43) => mul_ln37_reg_1045_reg_n_67,
      P(42) => mul_ln37_reg_1045_reg_n_68,
      P(41) => mul_ln37_reg_1045_reg_n_69,
      P(40) => mul_ln37_reg_1045_reg_n_70,
      P(39) => mul_ln37_reg_1045_reg_n_71,
      P(38) => mul_ln37_reg_1045_reg_n_72,
      P(37) => mul_ln37_reg_1045_reg_n_73,
      P(36) => mul_ln37_reg_1045_reg_n_74,
      P(35) => mul_ln37_reg_1045_reg_n_75,
      P(34) => mul_ln37_reg_1045_reg_n_76,
      P(33) => mul_ln37_reg_1045_reg_n_77,
      P(32) => mul_ln37_reg_1045_reg_n_78,
      P(31) => mul_ln37_reg_1045_reg_n_79,
      P(30) => mul_ln37_reg_1045_reg_n_80,
      P(29) => mul_ln37_reg_1045_reg_n_81,
      P(28) => mul_ln37_reg_1045_reg_n_82,
      P(27) => mul_ln37_reg_1045_reg_n_83,
      P(26) => mul_ln37_reg_1045_reg_n_84,
      P(25) => mul_ln37_reg_1045_reg_n_85,
      P(24) => mul_ln37_reg_1045_reg_n_86,
      P(23) => mul_ln37_reg_1045_reg_n_87,
      P(22) => mul_ln37_reg_1045_reg_n_88,
      P(21) => mul_ln37_reg_1045_reg_n_89,
      P(20) => mul_ln37_reg_1045_reg_n_90,
      P(19) => mul_ln37_reg_1045_reg_n_91,
      P(18) => mul_ln37_reg_1045_reg_n_92,
      P(17) => mul_ln37_reg_1045_reg_n_93,
      P(16) => mul_ln37_reg_1045_reg_n_94,
      P(15) => mul_ln37_reg_1045_reg_n_95,
      P(14 downto 0) => sext_ln37_2_fu_798_p1(17 downto 3),
      PATTERNBDETECT => NLW_mul_ln37_reg_1045_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln37_reg_1045_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_ln37_fu_777_p2_n_111,
      PCIN(46) => mul_ln37_fu_777_p2_n_112,
      PCIN(45) => mul_ln37_fu_777_p2_n_113,
      PCIN(44) => mul_ln37_fu_777_p2_n_114,
      PCIN(43) => mul_ln37_fu_777_p2_n_115,
      PCIN(42) => mul_ln37_fu_777_p2_n_116,
      PCIN(41) => mul_ln37_fu_777_p2_n_117,
      PCIN(40) => mul_ln37_fu_777_p2_n_118,
      PCIN(39) => mul_ln37_fu_777_p2_n_119,
      PCIN(38) => mul_ln37_fu_777_p2_n_120,
      PCIN(37) => mul_ln37_fu_777_p2_n_121,
      PCIN(36) => mul_ln37_fu_777_p2_n_122,
      PCIN(35) => mul_ln37_fu_777_p2_n_123,
      PCIN(34) => mul_ln37_fu_777_p2_n_124,
      PCIN(33) => mul_ln37_fu_777_p2_n_125,
      PCIN(32) => mul_ln37_fu_777_p2_n_126,
      PCIN(31) => mul_ln37_fu_777_p2_n_127,
      PCIN(30) => mul_ln37_fu_777_p2_n_128,
      PCIN(29) => mul_ln37_fu_777_p2_n_129,
      PCIN(28) => mul_ln37_fu_777_p2_n_130,
      PCIN(27) => mul_ln37_fu_777_p2_n_131,
      PCIN(26) => mul_ln37_fu_777_p2_n_132,
      PCIN(25) => mul_ln37_fu_777_p2_n_133,
      PCIN(24) => mul_ln37_fu_777_p2_n_134,
      PCIN(23) => mul_ln37_fu_777_p2_n_135,
      PCIN(22) => mul_ln37_fu_777_p2_n_136,
      PCIN(21) => mul_ln37_fu_777_p2_n_137,
      PCIN(20) => mul_ln37_fu_777_p2_n_138,
      PCIN(19) => mul_ln37_fu_777_p2_n_139,
      PCIN(18) => mul_ln37_fu_777_p2_n_140,
      PCIN(17) => mul_ln37_fu_777_p2_n_141,
      PCIN(16) => mul_ln37_fu_777_p2_n_142,
      PCIN(15) => mul_ln37_fu_777_p2_n_143,
      PCIN(14) => mul_ln37_fu_777_p2_n_144,
      PCIN(13) => mul_ln37_fu_777_p2_n_145,
      PCIN(12) => mul_ln37_fu_777_p2_n_146,
      PCIN(11) => mul_ln37_fu_777_p2_n_147,
      PCIN(10) => mul_ln37_fu_777_p2_n_148,
      PCIN(9) => mul_ln37_fu_777_p2_n_149,
      PCIN(8) => mul_ln37_fu_777_p2_n_150,
      PCIN(7) => mul_ln37_fu_777_p2_n_151,
      PCIN(6) => mul_ln37_fu_777_p2_n_152,
      PCIN(5) => mul_ln37_fu_777_p2_n_153,
      PCIN(4) => mul_ln37_fu_777_p2_n_154,
      PCIN(3) => mul_ln37_fu_777_p2_n_155,
      PCIN(2) => mul_ln37_fu_777_p2_n_156,
      PCIN(1) => mul_ln37_fu_777_p2_n_157,
      PCIN(0) => mul_ln37_fu_777_p2_n_158,
      PCOUT(47 downto 0) => NLW_mul_ln37_reg_1045_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln37_reg_1045_reg_UNDERFLOW_UNCONNECTED
    );
\mul_ln37_reg_1045_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln37_reg_1045[14]_i_1_n_5\,
      Q => sext_ln37_2_fu_798_p1(0),
      R => '0'
    );
\mul_ln37_reg_1045_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln37_reg_1045[15]_i_1_n_5\,
      Q => sext_ln37_2_fu_798_p1(1),
      R => '0'
    );
\mul_ln37_reg_1045_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln37_reg_1045[16]_i_1_n_5\,
      Q => sext_ln37_2_fu_798_p1(2),
      R => '0'
    );
mul_ln37_reg_1045_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln30_reg_965_pp1_iter2_reg,
      O => mul_ln37_reg_1045_reg_i_1_n_5
    );
network_mac_muladd_11ns_5ns_11s_15_1_1_U116: entity work.bd_0_hls_inst_0_network_mac_muladd_11ns_5ns_11s_15_1_1
     port map (
      A(0) => A(4),
      D(3 downto 0) => select_ln34_1_fu_604_p3(3 downto 0),
      Q(3) => Q(5),
      Q(2 downto 0) => Q(3 downto 1),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_phi_mux_in_d_0_phi_fu_303_p4(4 downto 0) => ap_phi_mux_in_d_0_phi_fu_303_p4(4 downto 0),
      icmp_ln30_fu_488_p2 => icmp_ln30_fu_488_p2,
      \icmp_ln30_reg_965_reg[0]\ => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      \in_d_0_reg_299_reg[2]\(0) => ap_CS_fsm_pp1_stage0,
      \in_d_0_reg_299_reg[2]_0\ => \icmp_ln30_reg_965_reg_n_5_[0]\,
      \in_d_0_reg_299_reg[4]\ => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29,
      \in_d_0_reg_299_reg[4]_0\ => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_39,
      \in_d_0_reg_299_reg[4]_1\(4 downto 0) => in_d_reg_1010(4 downto 0),
      \in_d_0_reg_299_reg[4]_2\(4 downto 0) => in_d_0_reg_299(4 downto 0),
      indvar_flatten18_reg_243_reg(13 downto 0) => indvar_flatten18_reg_243_reg(13 downto 0),
      \indvar_flatten_reg_265_reg[5]\ => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      input_r_address0(11 downto 0) => input_r_address0(11 downto 0),
      or_ln34_reg_9840 => or_ln34_reg_9840,
      \out_h_0_reg_254_reg[3]\(3 downto 0) => select_ln31_1_fu_550_p3(9 downto 6),
      \out_w_0_reg_276_reg[0]\(0) => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_22,
      \out_w_0_reg_276_reg[1]\ => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_28,
      \out_w_0_reg_276_reg[2]\ => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_25,
      \out_w_0_reg_276_reg[4]\(0) => zext_ln34_fu_478_p1(4),
      \out_w_0_reg_276_reg[4]_0\(4 downto 0) => out_w_0_reg_276(4 downto 0),
      \out_w_0_reg_276_reg[4]_1\(4 downto 0) => select_ln34_2_reg_994(4 downto 0),
      p => p,
      p_0 => p_0,
      ram_reg_0(0) => ram_reg_0(0),
      \select_ln31_1_reg_974_reg[6]\(4 downto 0) => out_h_0_reg_254_reg(4 downto 0),
      \select_ln31_1_reg_974_reg[6]_0\(9 downto 0) => indvar_flatten_reg_265_reg(9 downto 0)
    );
network_mux_164_32_1_1_U115: entity work.bd_0_hls_inst_0_network_mux_164_32_1_1
     port map (
      A(14) => tmp_2_fu_737_p18(31),
      A(13 downto 0) => tmp_2_fu_737_p18(13 downto 0),
      Q(3) => \trunc_ln37_reg_1005_pp1_iter1_reg_reg_n_5_[3]\,
      Q(2) => p_2_in,
      Q(1) => p_1_in,
      Q(0) => \trunc_ln37_reg_1005_pp1_iter1_reg_reg_n_5_[0]\,
      mul_ln37_fu_777_p2_i_17_0(14) => kernel_buffer_15_7_fu_170(15),
      mul_ln37_fu_777_p2_i_17_0(13 downto 0) => kernel_buffer_15_7_fu_170(13 downto 0),
      mul_ln37_fu_777_p2_i_17_1(14) => kernel_buffer_15_6_fu_166(15),
      mul_ln37_fu_777_p2_i_17_1(13 downto 0) => kernel_buffer_15_6_fu_166(13 downto 0),
      mul_ln37_fu_777_p2_i_17_2(14) => kernel_buffer_15_5_fu_162(15),
      mul_ln37_fu_777_p2_i_17_2(13 downto 0) => kernel_buffer_15_5_fu_162(13 downto 0),
      mul_ln37_fu_777_p2_i_17_3(14) => kernel_buffer_15_4_fu_158(15),
      mul_ln37_fu_777_p2_i_17_3(13 downto 0) => kernel_buffer_15_4_fu_158(13 downto 0),
      mul_ln37_fu_777_p2_i_17_4(14) => kernel_buffer_15_3_fu_154(15),
      mul_ln37_fu_777_p2_i_17_4(13 downto 0) => kernel_buffer_15_3_fu_154(13 downto 0),
      mul_ln37_fu_777_p2_i_17_5(14) => kernel_buffer_15_2_fu_150(15),
      mul_ln37_fu_777_p2_i_17_5(13 downto 0) => kernel_buffer_15_2_fu_150(13 downto 0),
      mul_ln37_fu_777_p2_i_17_6(14) => kernel_buffer_15_1_fu_146(15),
      mul_ln37_fu_777_p2_i_17_6(13 downto 0) => kernel_buffer_15_1_fu_146(13 downto 0),
      mul_ln37_fu_777_p2_i_17_7(14) => kernel_buffer_15_fu_142(15),
      mul_ln37_fu_777_p2_i_17_7(13 downto 0) => kernel_buffer_15_fu_142(13 downto 0),
      mul_ln37_fu_777_p2_i_18_0(14) => kernel_buffer_15_15_fu_202(15),
      mul_ln37_fu_777_p2_i_18_0(13 downto 0) => kernel_buffer_15_15_fu_202(13 downto 0),
      mul_ln37_fu_777_p2_i_18_1(14) => kernel_buffer_15_14_fu_198(15),
      mul_ln37_fu_777_p2_i_18_1(13 downto 0) => kernel_buffer_15_14_fu_198(13 downto 0),
      mul_ln37_fu_777_p2_i_18_2(14) => kernel_buffer_15_13_fu_194(15),
      mul_ln37_fu_777_p2_i_18_2(13 downto 0) => kernel_buffer_15_13_fu_194(13 downto 0),
      mul_ln37_fu_777_p2_i_18_3(14) => kernel_buffer_15_12_fu_190(15),
      mul_ln37_fu_777_p2_i_18_3(13 downto 0) => kernel_buffer_15_12_fu_190(13 downto 0),
      mul_ln37_fu_777_p2_i_18_4(14) => kernel_buffer_15_11_fu_186(15),
      mul_ln37_fu_777_p2_i_18_4(13 downto 0) => kernel_buffer_15_11_fu_186(13 downto 0),
      mul_ln37_fu_777_p2_i_18_5(14) => kernel_buffer_15_10_fu_182(15),
      mul_ln37_fu_777_p2_i_18_5(13 downto 0) => kernel_buffer_15_10_fu_182(13 downto 0),
      mul_ln37_fu_777_p2_i_18_6(14) => kernel_buffer_15_9_fu_178(15),
      mul_ln37_fu_777_p2_i_18_6(13 downto 0) => kernel_buffer_15_9_fu_178(13 downto 0),
      mul_ln37_fu_777_p2_i_18_7(14) => kernel_buffer_15_8_fu_174(15),
      mul_ln37_fu_777_p2_i_18_7(13 downto 0) => kernel_buffer_15_8_fu_174(13 downto 0)
    );
\or_ln34_reg_984[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_39,
      O => p_0_in1_out
    );
\or_ln34_reg_984_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => or_ln34_reg_984,
      Q => or_ln34_reg_984_pp1_iter1_reg,
      R => '0'
    );
\or_ln34_reg_984_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => or_ln34_reg_984_pp1_iter1_reg,
      Q => or_ln34_reg_984_pp1_iter2_reg,
      R => '0'
    );
\or_ln34_reg_984_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => or_ln34_reg_984_pp1_iter2_reg,
      Q => or_ln34_reg_984_pp1_iter3_reg,
      R => '0'
    );
\or_ln34_reg_984_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln34_reg_9840,
      D => p_0_in1_out,
      Q => or_ln34_reg_984,
      R => '0'
    );
\out_h_0_reg_254[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_h_0_reg_254_reg(0),
      O => \out_h_0_reg_254[0]_i_1_n_5\
    );
\out_h_0_reg_254[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_254_reg(0),
      I1 => out_h_0_reg_254_reg(1),
      O => out_h_fu_500_p2(1)
    );
\out_h_0_reg_254[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_h_0_reg_254_reg(2),
      I1 => out_h_0_reg_254_reg(1),
      I2 => out_h_0_reg_254_reg(0),
      O => \out_h_0_reg_254[2]_i_1_n_5\
    );
\out_h_0_reg_254[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => out_h_0_reg_254_reg(3),
      I1 => out_h_0_reg_254_reg(2),
      I2 => out_h_0_reg_254_reg(0),
      I3 => out_h_0_reg_254_reg(1),
      O => \out_h_0_reg_254[3]_i_1_n_5\
    );
\out_h_0_reg_254[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln30_fu_488_p2,
      I2 => ap_enable_reg_pp1_iter0_0,
      I3 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      O => \out_h_0_reg_254[4]_i_1_n_5\
    );
\out_h_0_reg_254[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => out_h_0_reg_254_reg(4),
      I1 => out_h_0_reg_254_reg(1),
      I2 => out_h_0_reg_254_reg(0),
      I3 => out_h_0_reg_254_reg(2),
      I4 => out_h_0_reg_254_reg(3),
      O => out_h_fu_500_p2(4)
    );
\out_h_0_reg_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_254[4]_i_1_n_5\,
      D => \out_h_0_reg_254[0]_i_1_n_5\,
      Q => out_h_0_reg_254_reg(0),
      R => clear
    );
\out_h_0_reg_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_254[4]_i_1_n_5\,
      D => out_h_fu_500_p2(1),
      Q => out_h_0_reg_254_reg(1),
      R => clear
    );
\out_h_0_reg_254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_254[4]_i_1_n_5\,
      D => \out_h_0_reg_254[2]_i_1_n_5\,
      Q => out_h_0_reg_254_reg(2),
      R => clear
    );
\out_h_0_reg_254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_254[4]_i_1_n_5\,
      D => \out_h_0_reg_254[3]_i_1_n_5\,
      Q => out_h_0_reg_254_reg(3),
      R => clear
    );
\out_h_0_reg_254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_254[4]_i_1_n_5\,
      D => out_h_fu_500_p2(4),
      Q => out_h_0_reg_254_reg(4),
      R => clear
    );
\out_w_0_reg_276[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln34_2_reg_994(0),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \icmp_ln30_reg_965_reg_n_5_[0]\,
      I4 => out_w_0_reg_276(0),
      O => zext_ln34_fu_478_p1(0)
    );
\out_w_0_reg_276[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_w_0_reg_276(1),
      I1 => \icmp_ln30_reg_965_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => select_ln34_2_reg_994(1),
      O => zext_ln34_fu_478_p1(1)
    );
\out_w_0_reg_276[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln34_2_reg_994(2),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \icmp_ln30_reg_965_reg_n_5_[0]\,
      I4 => out_w_0_reg_276(2),
      O => zext_ln34_fu_478_p1(2)
    );
\out_w_0_reg_276[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_w_0_reg_276(3),
      I1 => \icmp_ln30_reg_965_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => select_ln34_2_reg_994(3),
      O => zext_ln34_fu_478_p1(3)
    );
\out_w_0_reg_276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln34_fu_478_p1(0),
      Q => out_w_0_reg_276(0),
      R => clear
    );
\out_w_0_reg_276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln34_fu_478_p1(1),
      Q => out_w_0_reg_276(1),
      R => clear
    );
\out_w_0_reg_276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln34_fu_478_p1(2),
      Q => out_w_0_reg_276(2),
      R => clear
    );
\out_w_0_reg_276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln34_fu_478_p1(3),
      Q => out_w_0_reg_276(3),
      R => clear
    );
\out_w_0_reg_276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln34_fu_478_p1(4),
      Q => out_w_0_reg_276(4),
      R => clear
    );
ram_reg_0_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF00FF80"
    )
        port map (
      I0 => Q(5),
      I1 => \^output_r_ce0\,
      I2 => icmp_ln34_1_reg_1026_pp1_iter3_reg,
      I3 => ram_reg_2,
      I4 => Q(0),
      I5 => output_r_we0,
      O => \ap_CS_fsm_reg[39]\
    );
ram_reg_0_i_253: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_386_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_253_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_253_n_7,
      CO(0) => ram_reg_0_i_253_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => ram_reg_0_i_387_n_5,
      DI(0) => ram_reg_0_i_388_n_5,
      O(3) => NLW_ram_reg_0_i_253_O_UNCONNECTED(3),
      O(2) => trunc_ln42_fu_816_p1(16),
      O(1 downto 0) => NLW_ram_reg_0_i_253_O_UNCONNECTED(1 downto 0),
      S(3) => '0',
      S(2) => ram_reg_0_i_389_n_5,
      S(1) => ram_reg_0_i_390_n_5,
      S(0) => ram_reg_0_i_391_n_5
    );
ram_reg_0_i_254: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_254_n_5,
      CO(2) => ram_reg_0_i_254_n_6,
      CO(1) => ram_reg_0_i_254_n_7,
      CO(0) => ram_reg_0_i_254_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_2_fu_798_p1(3 downto 0),
      O(3 downto 0) => trunc_ln42_fu_816_p1(3 downto 0),
      S(3) => ram_reg_0_i_392_n_5,
      S(2) => ram_reg_0_i_393_n_5,
      S(1) => ram_reg_0_i_394_n_5,
      S(0) => ram_reg_0_i_395_n_5
    );
ram_reg_0_i_386: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_6_i_9_n_5,
      CO(3) => ram_reg_0_i_386_n_5,
      CO(2) => ram_reg_0_i_386_n_6,
      CO(1) => ram_reg_0_i_386_n_7,
      CO(0) => ram_reg_0_i_386_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_509_n_5,
      DI(2) => ram_reg_0_i_510_n_5,
      DI(1 downto 0) => sext_ln37_2_fu_798_p1(17 downto 16),
      O(3 downto 0) => NLW_ram_reg_0_i_386_O_UNCONNECTED(3 downto 0),
      S(3) => ram_reg_0_i_511_n_5,
      S(2) => ram_reg_0_i_512_n_5,
      S(1) => ram_reg_0_i_513_n_5,
      S(0) => ram_reg_0_i_514_n_5
    );
ram_reg_0_i_387: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln34_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(21),
      O => ram_reg_0_i_387_n_5
    );
ram_reg_0_i_388: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln34_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(20),
      O => ram_reg_0_i_388_n_5
    );
ram_reg_0_i_389: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => buffer_0_reg_287_reg(22),
      I1 => buffer_0_reg_287_reg(21),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => ram_reg_0_i_389_n_5
    );
ram_reg_0_i_390: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => buffer_0_reg_287_reg(20),
      I1 => buffer_0_reg_287_reg(21),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => ram_reg_0_i_390_n_5
    );
ram_reg_0_i_391: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => buffer_0_reg_287_reg(19),
      I1 => buffer_0_reg_287_reg(20),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => ram_reg_0_i_391_n_5
    );
ram_reg_0_i_392: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(3),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => sext_ln37_2_fu_798_p1(3),
      O => ram_reg_0_i_392_n_5
    );
ram_reg_0_i_393: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(2),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => sext_ln37_2_fu_798_p1(2),
      O => ram_reg_0_i_393_n_5
    );
ram_reg_0_i_394: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => or_ln34_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(1),
      I2 => sext_ln37_2_fu_798_p1(1),
      O => ram_reg_0_i_394_n_5
    );
ram_reg_0_i_395: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(0),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => sext_ln37_2_fu_798_p1(0),
      O => ram_reg_0_i_395_n_5
    );
ram_reg_0_i_509: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln34_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(19),
      O => ram_reg_0_i_509_n_5
    );
ram_reg_0_i_510: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(17),
      O => ram_reg_0_i_510_n_5
    );
ram_reg_0_i_511: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => buffer_0_reg_287_reg(18),
      I1 => buffer_0_reg_287_reg(19),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => ram_reg_0_i_511_n_5
    );
ram_reg_0_i_512: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(17),
      I1 => buffer_0_reg_287_reg(18),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => ram_reg_0_i_512_n_5
    );
ram_reg_0_i_513: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln37_2_fu_798_p1(17),
      I1 => buffer_0_reg_287_reg(17),
      I2 => or_ln34_reg_984_pp1_iter3_reg,
      O => ram_reg_0_i_513_n_5
    );
ram_reg_0_i_514: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(16),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => sext_ln37_2_fu_798_p1(16),
      O => ram_reg_0_i_514_n_5
    );
\ram_reg_0_i_97__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      O => \ap_CS_fsm_reg[3]_0\
    );
ram_reg_2_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_254_n_5,
      CO(3) => ram_reg_2_i_10_n_5,
      CO(2) => ram_reg_2_i_10_n_6,
      CO(1) => ram_reg_2_i_10_n_7,
      CO(0) => ram_reg_2_i_10_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_2_fu_798_p1(7 downto 4),
      O(3 downto 0) => trunc_ln42_fu_816_p1(7 downto 4),
      S(3) => ram_reg_2_i_16_n_5,
      S(2) => ram_reg_2_i_17_n_5,
      S(1) => ram_reg_2_i_18_n_5,
      S(0) => ram_reg_2_i_19_n_5
    );
ram_reg_2_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => or_ln34_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(7),
      I2 => sext_ln37_2_fu_798_p1(7),
      O => ram_reg_2_i_16_n_5
    );
ram_reg_2_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => or_ln34_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(6),
      I2 => sext_ln37_2_fu_798_p1(6),
      O => ram_reg_2_i_17_n_5
    );
ram_reg_2_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => or_ln34_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(5),
      I2 => sext_ln37_2_fu_798_p1(5),
      O => ram_reg_2_i_18_n_5
    );
ram_reg_2_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => or_ln34_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(4),
      I2 => sext_ln37_2_fu_798_p1(4),
      O => ram_reg_2_i_19_n_5
    );
ram_reg_4_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => or_ln34_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(11),
      I2 => sext_ln37_2_fu_798_p1(11),
      O => ram_reg_4_i_15_n_5
    );
ram_reg_4_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(10),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => sext_ln37_2_fu_798_p1(10),
      O => ram_reg_4_i_16_n_5
    );
ram_reg_4_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(9),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => sext_ln37_2_fu_798_p1(9),
      O => ram_reg_4_i_17_n_5
    );
ram_reg_4_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => or_ln34_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(8),
      I2 => sext_ln37_2_fu_798_p1(8),
      O => ram_reg_4_i_18_n_5
    );
ram_reg_4_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_2_i_10_n_5,
      CO(3) => ram_reg_4_i_9_n_5,
      CO(2) => ram_reg_4_i_9_n_6,
      CO(1) => ram_reg_4_i_9_n_7,
      CO(0) => ram_reg_4_i_9_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_2_fu_798_p1(11 downto 8),
      O(3 downto 0) => trunc_ln42_fu_816_p1(11 downto 8),
      S(3) => ram_reg_4_i_15_n_5,
      S(2) => ram_reg_4_i_16_n_5,
      S(1) => ram_reg_4_i_17_n_5,
      S(0) => ram_reg_4_i_18_n_5
    );
ram_reg_6_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(15),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => sext_ln37_2_fu_798_p1(15),
      O => ram_reg_6_i_15_n_5
    );
ram_reg_6_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(14),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => sext_ln37_2_fu_798_p1(14),
      O => ram_reg_6_i_16_n_5
    );
ram_reg_6_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => or_ln34_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(13),
      I2 => sext_ln37_2_fu_798_p1(13),
      O => ram_reg_6_i_17_n_5
    );
ram_reg_6_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(12),
      I1 => or_ln34_reg_984_pp1_iter3_reg,
      I2 => sext_ln37_2_fu_798_p1(12),
      O => ram_reg_6_i_18_n_5
    );
ram_reg_6_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_4_i_9_n_5,
      CO(3) => ram_reg_6_i_9_n_5,
      CO(2) => ram_reg_6_i_9_n_6,
      CO(1) => ram_reg_6_i_9_n_7,
      CO(0) => ram_reg_6_i_9_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_2_fu_798_p1(15 downto 12),
      O(3 downto 0) => trunc_ln42_fu_816_p1(15 downto 12),
      S(3) => ram_reg_6_i_15_n_5,
      S(2) => ram_reg_6_i_16_n_5,
      S(1) => ram_reg_6_i_17_n_5,
      S(0) => ram_reg_6_i_18_n_5
    );
\select_ln31_1_reg_974[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_254_reg(0),
      I1 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      O => select_ln31_1_fu_550_p3(2)
    );
\select_ln31_1_reg_974[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      I1 => out_h_0_reg_254_reg(0),
      I2 => out_h_0_reg_254_reg(1),
      O => select_ln31_1_fu_550_p3(3)
    );
\select_ln31_1_reg_974[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      I1 => out_h_0_reg_254_reg(1),
      I2 => out_h_0_reg_254_reg(0),
      I3 => out_h_0_reg_254_reg(2),
      O => select_ln31_1_fu_550_p3(4)
    );
\select_ln31_1_reg_974[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AAAB54"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      I1 => out_h_0_reg_254_reg(1),
      I2 => out_h_0_reg_254_reg(2),
      I3 => out_h_0_reg_254_reg(3),
      I4 => out_h_0_reg_254_reg(0),
      O => select_ln31_1_fu_550_p3(5)
    );
\select_ln31_1_reg_974_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln34_reg_9840,
      D => select_ln31_1_fu_550_p3(2),
      Q => select_ln31_1_reg_974(2),
      R => '0'
    );
\select_ln31_1_reg_974_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln34_reg_9840,
      D => select_ln31_1_fu_550_p3(3),
      Q => select_ln31_1_reg_974(3),
      R => '0'
    );
\select_ln31_1_reg_974_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln34_reg_9840,
      D => select_ln31_1_fu_550_p3(4),
      Q => select_ln31_1_reg_974(4),
      R => '0'
    );
\select_ln31_1_reg_974_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln34_reg_9840,
      D => select_ln31_1_fu_550_p3(5),
      Q => select_ln31_1_reg_974(5),
      R => '0'
    );
\select_ln31_1_reg_974_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln34_reg_9840,
      D => select_ln31_1_fu_550_p3(6),
      Q => select_ln31_1_reg_974(6),
      R => '0'
    );
\select_ln31_1_reg_974_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln34_reg_9840,
      D => select_ln31_1_fu_550_p3(7),
      Q => select_ln31_1_reg_974(7),
      R => '0'
    );
\select_ln31_1_reg_974_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln34_reg_9840,
      D => select_ln31_1_fu_550_p3(8),
      Q => select_ln31_1_reg_974(8),
      R => '0'
    );
\select_ln31_1_reg_974_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln34_reg_9840,
      D => select_ln31_1_fu_550_p3(9),
      Q => select_ln31_1_reg_974(9),
      R => '0'
    );
\select_ln34_2_reg_994[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009C999CCC"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29,
      I1 => zext_ln34_fu_478_p1(1),
      I2 => out_w_0_reg_276(0),
      I3 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I4 => select_ln34_2_reg_994(0),
      I5 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      O => select_ln34_2_fu_616_p3(1)
    );
\select_ln34_2_reg_994[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444B4BBB444"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29,
      I1 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_28,
      I2 => out_w_0_reg_276(2),
      I3 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I4 => select_ln34_2_reg_994(2),
      I5 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      O => select_ln34_2_fu_616_p3(2)
    );
\select_ln34_2_reg_994[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444B4BBB444"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29,
      I1 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_25,
      I2 => out_w_0_reg_276(3),
      I3 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I4 => select_ln34_2_reg_994(3),
      I5 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      O => select_ln34_2_fu_616_p3(3)
    );
\select_ln34_2_reg_994[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln30_fu_488_p2,
      I2 => ap_enable_reg_pp1_iter0_0,
      O => indvar_flatten18_reg_2430
    );
\select_ln34_2_reg_994[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => select_ln34_2_reg_994(4),
      I1 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I2 => out_w_0_reg_276(4),
      I3 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      I4 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29,
      I5 => A(4),
      O => select_ln34_2_fu_616_p3(4)
    );
\select_ln34_2_reg_994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_22,
      Q => select_ln34_2_reg_994(0),
      R => '0'
    );
\select_ln34_2_reg_994_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln34_2_fu_616_p3(1),
      Q => select_ln34_2_reg_994(1),
      R => '0'
    );
\select_ln34_2_reg_994_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln34_2_fu_616_p3(2),
      Q => select_ln34_2_reg_994(2),
      R => '0'
    );
\select_ln34_2_reg_994_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln34_2_fu_616_p3(3),
      Q => select_ln34_2_reg_994(3),
      R => '0'
    );
\select_ln34_2_reg_994_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln34_2_fu_616_p3(4),
      Q => select_ln34_2_reg_994(4),
      R => '0'
    );
\trunc_ln37_reg_1005_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln37_reg_1005(0),
      Q => \trunc_ln37_reg_1005_pp1_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\trunc_ln37_reg_1005_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln37_reg_1005(1),
      Q => p_1_in,
      R => '0'
    );
\trunc_ln37_reg_1005_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln37_reg_1005(2),
      Q => p_2_in,
      R => '0'
    );
\trunc_ln37_reg_1005_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln37_reg_1005(3),
      Q => \trunc_ln37_reg_1005_pp1_iter1_reg_reg_n_5_[3]\,
      R => '0'
    );
\trunc_ln37_reg_1005_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln34_reg_9840,
      D => select_ln34_1_fu_604_p3(0),
      Q => trunc_ln37_reg_1005(0),
      R => '0'
    );
\trunc_ln37_reg_1005_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln34_reg_9840,
      D => select_ln34_1_fu_604_p3(1),
      Q => trunc_ln37_reg_1005(1),
      R => '0'
    );
\trunc_ln37_reg_1005_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln34_reg_9840,
      D => select_ln34_1_fu_604_p3(2),
      Q => trunc_ln37_reg_1005(2),
      R => '0'
    );
\trunc_ln37_reg_1005_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln34_reg_9840,
      D => select_ln34_1_fu_604_p3(3),
      Q => trunc_ln37_reg_1005(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_up_sampling2d_fix16 is
  port (
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    output_r_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    p : out STD_LOGIC;
    input_r_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_0 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_1 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_2 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_3 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_4 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_5 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_6 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_7 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_8 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_9 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_10 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_11 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_12 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_13 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    MemBank_A_address01 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_up_sampling2d_fix16_fu_552_ap_start_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_0 : in STD_LOGIC;
    output_r_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_pointwise_conv2d_fix_fu_546_input_r_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    i_0_reg_394_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_up_sampling2d_fix16 : entity is "up_sampling2d_fix16";
end bd_0_hls_inst_0_up_sampling2d_fix16;

architecture STRUCTURE of bd_0_hls_inst_0_up_sampling2d_fix16 is
  signal A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CEC : STD_LOGIC;
  signal add_ln15_1_fu_460_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal add_ln18_1_reg_6230 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_10_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_12_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_12_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_12_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_13_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_13_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_14_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_14_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_14_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_15_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_15_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_15_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_15_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_16_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_16_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_16_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_16_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_17_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_17_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_17_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_17_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_18_n_10 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_18_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_18_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_18_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_18_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_18_n_9 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_19_n_10 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_19_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_19_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_19_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_19_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_19_n_9 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_20_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_21_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_22_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_23_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_24_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_25_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_26_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_27_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_28_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_29_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_29_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_2_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_30_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_30_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_30_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_30_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_31_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_32_n_10 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_32_n_11 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_32_n_12 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_32_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_32_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_32_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_33_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_34_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_35_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_36_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_37_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_38_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_39_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_3_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_40_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_41_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_43_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_44_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_45_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_47_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_48_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_49_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_4_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_50_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_51_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_52_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_53_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_54_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_55_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_56_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_57_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_58_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_59_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_5_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_60_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_61_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_62_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_63_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_64_n_10 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_64_n_11 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_64_n_12 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_64_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_64_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_64_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_65_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_66_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_67_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_68_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_69_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_6_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_70_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_71_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_72_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_73_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_74_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_75_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_76_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_77_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_78_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_7_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_8_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_9_n_5 : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_8_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__4_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__4_n_5\ : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_ap_ready : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_input_height : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_up_sampling2d_fix16_fu_552_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal icmp_ln14_reg_569 : STD_LOGIC;
  signal \icmp_ln14_reg_569[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln14_reg_569_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln14_reg_569_pp0_iter1_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal indvar_flatten31_reg_115 : STD_LOGIC;
  signal indvar_flatten31_reg_1150 : STD_LOGIC;
  signal \indvar_flatten31_reg_115[0]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten31_reg_115_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal indvar_flatten_reg_137 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \indvar_flatten_reg_137[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_137[9]_i_5_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[0]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[1]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[2]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[3]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[4]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[5]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[6]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[7]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[8]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[9]\ : STD_LOGIC;
  signal mul_ln18_1_fu_235_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln18_2_fu_308_p0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal mul_ln18_2_fu_308_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln18_3_fu_321_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln18_fu_230_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln6_1_reg_559_reg_n_100 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_101 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_102 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_103 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_104 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_105 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_106 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_107 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_108 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_109 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_110 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_96 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_97 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_98 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_99 : STD_LOGIC;
  signal mul_ln6_reg_531 : STD_LOGIC_VECTOR ( 9 downto 7 );
  signal \mul_ln6_reg_531[7]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln6_reg_531[9]_i_1_n_5\ : STD_LOGIC;
  signal network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26 : STD_LOGIC;
  signal network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_6 : STD_LOGIC;
  signal out_d_0_reg_126 : STD_LOGIC;
  signal \out_d_0_reg_126[0]_i_1_n_5\ : STD_LOGIC;
  signal out_d_0_reg_126_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_0_reg_148 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_159 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_fu_454_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_i_15__7_n_6\ : STD_LOGIC;
  signal \p_i_15__7_n_7\ : STD_LOGIC;
  signal \p_i_15__7_n_8\ : STD_LOGIC;
  signal \p_i_18__8_n_6\ : STD_LOGIC;
  signal \p_i_18__8_n_7\ : STD_LOGIC;
  signal \p_i_18__8_n_8\ : STD_LOGIC;
  signal \p_i_20__6_n_5\ : STD_LOGIC;
  signal \p_i_20__6_n_6\ : STD_LOGIC;
  signal \p_i_20__6_n_7\ : STD_LOGIC;
  signal \p_i_20__6_n_8\ : STD_LOGIC;
  signal \p_i_21__6_n_5\ : STD_LOGIC;
  signal \p_i_21__6_n_6\ : STD_LOGIC;
  signal \p_i_21__6_n_7\ : STD_LOGIC;
  signal \p_i_21__6_n_8\ : STD_LOGIC;
  signal \p_i_31__6_n_8\ : STD_LOGIC;
  signal \p_i_32__5_n_5\ : STD_LOGIC;
  signal \p_i_32__5_n_6\ : STD_LOGIC;
  signal \p_i_32__5_n_7\ : STD_LOGIC;
  signal \p_i_32__5_n_8\ : STD_LOGIC;
  signal p_i_42_n_5 : STD_LOGIC;
  signal \p_i_43__0_n_5\ : STD_LOGIC;
  signal \p_i_44__0_n_5\ : STD_LOGIC;
  signal \p_i_45__1_n_5\ : STD_LOGIC;
  signal \p_i_46__1_n_10\ : STD_LOGIC;
  signal \p_i_46__1_n_5\ : STD_LOGIC;
  signal \p_i_46__1_n_6\ : STD_LOGIC;
  signal \p_i_46__1_n_7\ : STD_LOGIC;
  signal \p_i_46__1_n_8\ : STD_LOGIC;
  signal \p_i_46__1_n_9\ : STD_LOGIC;
  signal p_i_47_n_5 : STD_LOGIC;
  signal p_i_48_n_5 : STD_LOGIC;
  signal p_i_49_n_5 : STD_LOGIC;
  signal p_i_50_n_5 : STD_LOGIC;
  signal p_i_58_n_5 : STD_LOGIC;
  signal p_i_59_n_5 : STD_LOGIC;
  signal p_i_60_n_5 : STD_LOGIC;
  signal p_i_61_n_5 : STD_LOGIC;
  signal p_i_62_n_10 : STD_LOGIC;
  signal p_i_62_n_11 : STD_LOGIC;
  signal p_i_62_n_12 : STD_LOGIC;
  signal p_i_62_n_5 : STD_LOGIC;
  signal p_i_62_n_7 : STD_LOGIC;
  signal p_i_62_n_8 : STD_LOGIC;
  signal p_i_63_n_5 : STD_LOGIC;
  signal p_i_64_n_5 : STD_LOGIC;
  signal p_i_65_n_5 : STD_LOGIC;
  signal p_i_73_n_5 : STD_LOGIC;
  signal p_i_74_n_5 : STD_LOGIC;
  signal p_i_75_n_5 : STD_LOGIC;
  signal p_i_76_n_5 : STD_LOGIC;
  signal p_i_77_n_5 : STD_LOGIC;
  signal p_i_78_n_5 : STD_LOGIC;
  signal p_i_79_n_5 : STD_LOGIC;
  signal p_i_80_n_5 : STD_LOGIC;
  signal p_i_81_n_5 : STD_LOGIC;
  signal p_i_82_n_5 : STD_LOGIC;
  signal p_i_83_n_5 : STD_LOGIC;
  signal select_ln15_fu_436_p3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal select_ln18_6_fu_382_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp2_fu_264_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp2_mid1_fu_422_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp_fu_258_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_mid1_fu_408_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln18_11_fu_400_p1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \zext_ln18_reg_537[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln18_reg_537[3]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln18_reg_537_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln18_1_reg_623_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln18_1_reg_623_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln18_1_reg_623_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln18_1_reg_623_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln18_1_reg_623_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln18_1_reg_623_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln18_1_reg_623_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln18_1_reg_623_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln18_1_reg_623_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln18_1_reg_623_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln18_1_reg_623_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln18_1_reg_623_reg_i_12_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln18_1_reg_623_reg_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln18_1_reg_623_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln18_1_reg_623_reg_i_14_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln18_1_reg_623_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln18_1_reg_623_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln18_1_reg_623_reg_i_18_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln18_1_reg_623_reg_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln18_1_reg_623_reg_i_29_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln18_1_reg_623_reg_i_29_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln18_1_reg_623_reg_i_32_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_add_ln18_1_reg_623_reg_i_32_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln18_1_reg_623_reg_i_64_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_add_ln18_1_reg_623_reg_i_64_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten31_reg_115_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvar_flatten31_reg_115_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_ln6_1_reg_559_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln6_1_reg_559_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln6_1_reg_559_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln6_1_reg_559_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln6_1_reg_559_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln6_1_reg_559_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln6_1_reg_559_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln6_1_reg_559_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln6_1_reg_559_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln6_1_reg_559_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_mul_ln6_1_reg_559_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_i_15__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_i_18__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_i_31__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_i_31__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_p_i_62_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_p_i_62_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of add_ln18_1_reg_623_reg_i_25 : label is "lutpair133";
  attribute HLUTNM of add_ln18_1_reg_623_reg_i_33 : label is "lutpair133";
  attribute HLUTNM of add_ln18_1_reg_623_reg_i_58 : label is "lutpair127";
  attribute HLUTNM of add_ln18_1_reg_623_reg_i_59 : label is "lutpair132";
  attribute HLUTNM of add_ln18_1_reg_623_reg_i_62 : label is "lutpair127";
  attribute HLUTNM of add_ln18_1_reg_623_reg_i_65 : label is "lutpair132";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__9\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \ap_CS_fsm[25]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \ap_CS_fsm[26]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \ap_CS_fsm[33]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \ap_CS_fsm[34]_i_1\ : label is "soft_lutpair366";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_1__4\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__4\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of grp_up_sampling2d_fix16_fu_552_ap_start_reg_i_1 : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \icmp_ln14_reg_569[0]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \icmp_ln14_reg_569_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[1]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[2]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[3]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[4]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[6]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[7]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[8]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[9]_i_3\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \mul_ln6_reg_531[7]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \mul_ln6_reg_531[9]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \out_d_0_reg_126[0]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \out_d_0_reg_126[1]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \out_h_0_reg_148[1]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \out_h_0_reg_148[2]__0_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \out_h_0_reg_148[4]__0_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \out_w_0_reg_159[1]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \out_w_0_reg_159[2]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \out_w_0_reg_159[4]_i_3\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \zext_ln18_reg_537[0]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \zext_ln18_reg_537[3]_i_1\ : label is "soft_lutpair375";
begin
  output_r_ce0 <= \^output_r_ce0\;
add_ln18_1_reg_623_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => add_ln18_1_reg_623_reg_i_2_n_5,
      A(7) => add_ln18_1_reg_623_reg_i_3_n_5,
      A(6) => add_ln18_1_reg_623_reg_i_4_n_5,
      A(5) => add_ln18_1_reg_623_reg_i_5_n_5,
      A(4) => add_ln18_1_reg_623_reg_i_6_n_5,
      A(3) => add_ln18_1_reg_623_reg_i_7_n_5,
      A(2) => add_ln18_1_reg_623_reg_i_8_n_5,
      A(1) => add_ln18_1_reg_623_reg_i_9_n_5,
      A(0) => add_ln18_1_reg_623_reg_i_10_n_5,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln18_1_reg_623_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => Q(5),
      B(3 downto 2) => B"11",
      B(1) => grp_up_sampling2d_fix16_fu_552_input_height(0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln18_1_reg_623_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 0) => select_ln18_6_fu_382_p3(4 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln18_1_reg_623_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln18_1_reg_623_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_6,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_CS_fsm_state2,
      CEC => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_6,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => add_ln18_1_reg_6230,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln18_1_reg_623_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln18_1_reg_623_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln18_1_reg_623_reg_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => grp_up_sampling2d_fix16_fu_552_output_r_address0(13 downto 0),
      PATTERNBDETECT => NLW_add_ln18_1_reg_623_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln18_1_reg_623_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln18_1_reg_623_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln18_1_reg_623_reg_UNDERFLOW_UNCONNECTED
    );
add_ln18_1_reg_623_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln14_reg_569,
      O => add_ln18_1_reg_6230
    );
add_ln18_1_reg_623_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I1 => p_1_in,
      I2 => out_h_0_reg_148(0),
      O => add_ln18_1_reg_623_reg_i_10_n_5
    );
add_ln18_1_reg_623_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_159(0),
      I1 => p_1_in,
      I2 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      O => select_ln18_6_fu_382_p3(0)
    );
add_ln18_1_reg_623_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln18_1_reg_623_reg_i_16_n_5,
      CO(3) => NLW_add_ln18_1_reg_623_reg_i_12_CO_UNCONNECTED(3),
      CO(2) => add_ln18_1_reg_623_reg_i_12_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_12_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_12_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp2_mid1_fu_422_p2(8 downto 5),
      S(3) => add_ln18_1_reg_623_reg_i_20_n_5,
      S(2) => add_ln18_1_reg_623_reg_i_21_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_22_n_5,
      S(0) => add_ln18_1_reg_623_reg_i_23_n_5
    );
add_ln18_1_reg_623_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln18_1_reg_623_reg_i_15_n_5,
      CO(3 downto 2) => NLW_add_ln18_1_reg_623_reg_i_13_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln18_1_reg_623_reg_i_13_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_13_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln18_1_reg_623_reg_i_24_n_5,
      DI(0) => add_ln18_1_reg_623_reg_i_25_n_5,
      O(3) => NLW_add_ln18_1_reg_623_reg_i_13_O_UNCONNECTED(3),
      O(2 downto 0) => mul_ln18_3_fu_321_p2(8 downto 6),
      S(3) => '0',
      S(2) => add_ln18_1_reg_623_reg_i_26_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_27_n_5,
      S(0) => add_ln18_1_reg_623_reg_i_28_n_5
    );
add_ln18_1_reg_623_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln18_1_reg_623_reg_i_17_n_5,
      CO(3) => NLW_add_ln18_1_reg_623_reg_i_14_CO_UNCONNECTED(3),
      CO(2) => add_ln18_1_reg_623_reg_i_14_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_14_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_14_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp2_fu_264_p2(8 downto 5),
      S(3 downto 0) => mul_ln18_1_fu_235_p2(8 downto 5)
    );
add_ln18_1_reg_623_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln18_1_reg_623_reg_i_15_n_5,
      CO(2) => add_ln18_1_reg_623_reg_i_15_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_15_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_15_n_8,
      CYINIT => '0',
      DI(3) => add_ln18_1_reg_623_reg_i_31_n_5,
      DI(2) => add_ln18_1_reg_623_reg_i_32_n_12,
      DI(1) => add_ln18_1_reg_623_reg_i_18_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln18_3_fu_321_p2(5 downto 2),
      S(3) => add_ln18_1_reg_623_reg_i_33_n_5,
      S(2) => add_ln18_1_reg_623_reg_i_34_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_18_n_9,
      S(0) => add_ln18_1_reg_623_reg_i_18_n_10
    );
add_ln18_1_reg_623_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln18_1_reg_623_reg_i_16_n_5,
      CO(2) => add_ln18_1_reg_623_reg_i_16_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_16_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_16_n_8,
      CYINIT => '0',
      DI(3) => add_ln18_1_reg_623_reg_i_35_n_5,
      DI(2) => add_ln18_1_reg_623_reg_i_36_n_5,
      DI(1) => add_ln18_1_reg_623_reg_i_37_n_5,
      DI(0) => add_ln18_1_reg_623_reg_i_38_n_5,
      O(3 downto 1) => tmp2_mid1_fu_422_p2(4 downto 2),
      O(0) => NLW_add_ln18_1_reg_623_reg_i_16_O_UNCONNECTED(0),
      S(3) => add_ln18_1_reg_623_reg_i_39_n_5,
      S(2) => add_ln18_1_reg_623_reg_i_40_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_41_n_5,
      S(0) => tmp2_mid1_fu_422_p2(1)
    );
add_ln18_1_reg_623_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln18_1_reg_623_reg_i_17_n_5,
      CO(2) => add_ln18_1_reg_623_reg_i_17_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_17_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_17_n_8,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln18_1_fu_235_p2(4 downto 1),
      O(3 downto 1) => tmp2_fu_264_p2(4 downto 2),
      O(0) => NLW_add_ln18_1_reg_623_reg_i_17_O_UNCONNECTED(0),
      S(3) => add_ln18_1_reg_623_reg_i_43_n_5,
      S(2) => add_ln18_1_reg_623_reg_i_44_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_45_n_5,
      S(0) => tmp2_fu_264_p2(1)
    );
add_ln18_1_reg_623_reg_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln18_1_reg_623_reg_i_18_n_5,
      CO(2) => add_ln18_1_reg_623_reg_i_18_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_18_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_18_n_8,
      CYINIT => '0',
      DI(3) => add_ln18_1_reg_623_reg_i_47_n_5,
      DI(2) => add_ln18_1_reg_623_reg_i_48_n_5,
      DI(1) => add_ln18_1_reg_623_reg_i_49_n_5,
      DI(0) => '0',
      O(3) => add_ln18_1_reg_623_reg_i_18_n_9,
      O(2) => add_ln18_1_reg_623_reg_i_18_n_10,
      O(1) => mul_ln18_3_fu_321_p2(1),
      O(0) => NLW_add_ln18_1_reg_623_reg_i_18_O_UNCONNECTED(0),
      S(3) => add_ln18_1_reg_623_reg_i_50_n_5,
      S(2) => add_ln18_1_reg_623_reg_i_51_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_52_n_5,
      S(0) => '0'
    );
add_ln18_1_reg_623_reg_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln18_1_reg_623_reg_i_19_n_5,
      CO(2) => add_ln18_1_reg_623_reg_i_19_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_19_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_19_n_8,
      CYINIT => '0',
      DI(3) => add_ln18_1_reg_623_reg_i_53_n_5,
      DI(2) => out_d_0_reg_126_reg(0),
      DI(1) => add_ln18_1_reg_623_reg_i_54_n_5,
      DI(0) => '0',
      O(3) => add_ln18_1_reg_623_reg_i_19_n_9,
      O(2) => add_ln18_1_reg_623_reg_i_19_n_10,
      O(1) => mul_ln18_1_fu_235_p2(1),
      O(0) => NLW_add_ln18_1_reg_623_reg_i_19_O_UNCONNECTED(0),
      S(3) => add_ln18_1_reg_623_reg_i_55_n_5,
      S(2) => add_ln18_1_reg_623_reg_i_56_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_57_n_5,
      S(0) => '0'
    );
add_ln18_1_reg_623_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_mid1_fu_422_p2(8),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(8),
      I3 => p_1_in,
      I4 => tmp2_fu_264_p2(8),
      O => add_ln18_1_reg_623_reg_i_2_n_5
    );
add_ln18_1_reg_623_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(8),
      I1 => mul_ln18_1_fu_235_p2(8),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_20_n_5
    );
add_ln18_1_reg_623_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(7),
      I1 => mul_ln18_1_fu_235_p2(7),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_21_n_5
    );
add_ln18_1_reg_623_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(6),
      I1 => mul_ln18_1_fu_235_p2(6),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_22_n_5
    );
add_ln18_1_reg_623_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(5),
      I1 => mul_ln18_1_fu_235_p2(5),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_23_n_5
    );
add_ln18_1_reg_623_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EEEEEEE28888888"
    )
        port map (
      I0 => out_d_0_reg_126_reg(4),
      I1 => out_d_0_reg_126_reg(3),
      I2 => out_d_0_reg_126_reg(1),
      I3 => out_d_0_reg_126_reg(0),
      I4 => out_d_0_reg_126_reg(2),
      I5 => add_ln18_1_reg_623_reg_i_32_n_10,
      O => add_ln18_1_reg_623_reg_i_24_n_5
    );
add_ln18_1_reg_623_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p0(4),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => add_ln18_1_reg_623_reg_i_32_n_11,
      I3 => mul_ln18_2_fu_308_p0(3),
      O => add_ln18_1_reg_623_reg_i_25_n_5
    );
add_ln18_1_reg_623_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"18C0"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p0(3),
      I1 => add_ln18_1_reg_623_reg_i_32_n_5,
      I2 => mul_ln18_2_fu_308_p0(4),
      I3 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_26_n_5
    );
add_ln18_1_reg_623_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => add_ln18_1_reg_623_reg_i_24_n_5,
      I1 => mul_ln18_2_fu_308_p0(4),
      I2 => add_ln18_1_reg_623_reg_i_32_n_5,
      I3 => zext_ln18_reg_537_reg(3),
      I4 => mul_ln18_2_fu_308_p0(3),
      O => add_ln18_1_reg_623_reg_i_27_n_5
    );
add_ln18_1_reg_623_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln18_1_reg_623_reg_i_25_n_5,
      I1 => mul_ln18_2_fu_308_p0(4),
      I2 => add_ln18_1_reg_623_reg_i_32_n_10,
      I3 => mul_ln18_2_fu_308_p0(3),
      O => add_ln18_1_reg_623_reg_i_28_n_5
    );
add_ln18_1_reg_623_reg_i_29: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln18_1_reg_623_reg_i_30_n_5,
      CO(3 downto 2) => NLW_add_ln18_1_reg_623_reg_i_29_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln18_1_reg_623_reg_i_29_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_29_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln18_1_reg_623_reg_i_58_n_5,
      DI(0) => add_ln18_1_reg_623_reg_i_59_n_5,
      O(3) => NLW_add_ln18_1_reg_623_reg_i_29_O_UNCONNECTED(3),
      O(2 downto 0) => mul_ln18_1_fu_235_p2(8 downto 6),
      S(3) => '0',
      S(2) => add_ln18_1_reg_623_reg_i_60_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_61_n_5,
      S(0) => add_ln18_1_reg_623_reg_i_62_n_5
    );
add_ln18_1_reg_623_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_mid1_fu_422_p2(7),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(7),
      I3 => p_1_in,
      I4 => tmp2_fu_264_p2(7),
      O => add_ln18_1_reg_623_reg_i_3_n_5
    );
add_ln18_1_reg_623_reg_i_30: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln18_1_reg_623_reg_i_30_n_5,
      CO(2) => add_ln18_1_reg_623_reg_i_30_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_30_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_30_n_8,
      CYINIT => '0',
      DI(3) => add_ln18_1_reg_623_reg_i_63_n_5,
      DI(2) => add_ln18_1_reg_623_reg_i_64_n_12,
      DI(1) => add_ln18_1_reg_623_reg_i_19_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln18_1_fu_235_p2(5 downto 2),
      S(3) => add_ln18_1_reg_623_reg_i_65_n_5,
      S(2) => add_ln18_1_reg_623_reg_i_66_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_19_n_9,
      S(0) => add_ln18_1_reg_623_reg_i_19_n_10
    );
add_ln18_1_reg_623_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p0(3),
      I1 => add_ln18_1_reg_623_reg_i_32_n_11,
      I2 => zext_ln18_reg_537_reg(0),
      I3 => mul_ln18_2_fu_308_p0(4),
      O => add_ln18_1_reg_623_reg_i_31_n_5
    );
add_ln18_1_reg_623_reg_i_32: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln18_1_reg_623_reg_i_18_n_5,
      CO(3) => add_ln18_1_reg_623_reg_i_32_n_5,
      CO(2) => NLW_add_ln18_1_reg_623_reg_i_32_CO_UNCONNECTED(2),
      CO(1) => add_ln18_1_reg_623_reg_i_32_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_32_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => add_ln18_1_reg_623_reg_i_67_n_5,
      DI(1) => add_ln18_1_reg_623_reg_i_68_n_5,
      DI(0) => add_ln18_1_reg_623_reg_i_69_n_5,
      O(3) => NLW_add_ln18_1_reg_623_reg_i_32_O_UNCONNECTED(3),
      O(2) => add_ln18_1_reg_623_reg_i_32_n_10,
      O(1) => add_ln18_1_reg_623_reg_i_32_n_11,
      O(0) => add_ln18_1_reg_623_reg_i_32_n_12,
      S(3) => '1',
      S(2) => add_ln18_1_reg_623_reg_i_70_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_71_n_5,
      S(0) => add_ln18_1_reg_623_reg_i_72_n_5
    );
add_ln18_1_reg_623_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p0(4),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => add_ln18_1_reg_623_reg_i_32_n_11,
      I3 => mul_ln18_2_fu_308_p0(3),
      O => add_ln18_1_reg_623_reg_i_33_n_5
    );
add_ln18_1_reg_623_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAAAAAAAAAA"
    )
        port map (
      I0 => add_ln18_1_reg_623_reg_i_32_n_12,
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(0),
      I3 => out_d_0_reg_126_reg(2),
      I4 => out_d_0_reg_126_reg(3),
      I5 => zext_ln18_reg_537_reg(0),
      O => add_ln18_1_reg_623_reg_i_34_n_5
    );
add_ln18_1_reg_623_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(4),
      I1 => mul_ln18_1_fu_235_p2(4),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_35_n_5
    );
add_ln18_1_reg_623_reg_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(3),
      I1 => mul_ln18_1_fu_235_p2(3),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_36_n_5
    );
add_ln18_1_reg_623_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(2),
      I1 => mul_ln18_1_fu_235_p2(2),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_37_n_5
    );
add_ln18_1_reg_623_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(1),
      I1 => mul_ln18_1_fu_235_p2(1),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_38_n_5
    );
add_ln18_1_reg_623_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => p_1_in,
      I1 => mul_ln18_1_fu_235_p2(4),
      I2 => mul_ln18_3_fu_321_p2(4),
      I3 => zext_ln18_11_fu_400_p1(3),
      O => add_ln18_1_reg_623_reg_i_39_n_5
    );
add_ln18_1_reg_623_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_mid1_fu_422_p2(6),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(6),
      I3 => p_1_in,
      I4 => tmp2_fu_264_p2(6),
      O => add_ln18_1_reg_623_reg_i_4_n_5
    );
add_ln18_1_reg_623_reg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => p_1_in,
      I1 => mul_ln18_1_fu_235_p2(3),
      I2 => mul_ln18_3_fu_321_p2(3),
      I3 => zext_ln18_11_fu_400_p1(2),
      O => add_ln18_1_reg_623_reg_i_40_n_5
    );
add_ln18_1_reg_623_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5CC5ACC5ACC5A"
    )
        port map (
      I0 => mul_ln18_1_fu_235_p2(2),
      I1 => mul_ln18_3_fu_321_p2(2),
      I2 => out_h_0_reg_148(2),
      I3 => p_1_in,
      I4 => out_h_0_reg_148(1),
      I5 => out_h_0_reg_148(0),
      O => add_ln18_1_reg_623_reg_i_41_n_5
    );
add_ln18_1_reg_623_reg_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA5CC5A"
    )
        port map (
      I0 => mul_ln18_1_fu_235_p2(1),
      I1 => mul_ln18_3_fu_321_p2(1),
      I2 => out_h_0_reg_148(1),
      I3 => p_1_in,
      I4 => out_h_0_reg_148(0),
      O => tmp2_mid1_fu_422_p2(1)
    );
add_ln18_1_reg_623_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_1_fu_235_p2(4),
      I1 => out_h_0_reg_148(4),
      O => add_ln18_1_reg_623_reg_i_43_n_5
    );
add_ln18_1_reg_623_reg_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_1_fu_235_p2(3),
      I1 => out_h_0_reg_148(3),
      O => add_ln18_1_reg_623_reg_i_44_n_5
    );
add_ln18_1_reg_623_reg_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_1_fu_235_p2(2),
      I1 => out_h_0_reg_148(2),
      O => add_ln18_1_reg_623_reg_i_45_n_5
    );
add_ln18_1_reg_623_reg_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_1_fu_235_p2(1),
      I1 => out_h_0_reg_148(1),
      O => tmp2_fu_264_p2(1)
    );
add_ln18_1_reg_623_reg_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2787"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(2),
      I2 => out_d_0_reg_126_reg(1),
      I3 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_47_n_5
    );
add_ln18_1_reg_623_reg_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      I2 => zext_ln18_reg_537_reg(0),
      O => add_ln18_1_reg_623_reg_i_48_n_5
    );
add_ln18_1_reg_623_reg_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_49_n_5
    );
add_ln18_1_reg_623_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_mid1_fu_422_p2(5),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(5),
      I3 => p_1_in,
      I4 => tmp2_fu_264_p2(5),
      O => add_ln18_1_reg_623_reg_i_5_n_5
    );
add_ln18_1_reg_623_reg_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2787"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(2),
      I2 => out_d_0_reg_126_reg(1),
      I3 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_50_n_5
    );
add_ln18_1_reg_623_reg_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => out_d_0_reg_126_reg(1),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_51_n_5
    );
add_ln18_1_reg_623_reg_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_52_n_5
    );
add_ln18_1_reg_623_reg_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => out_d_0_reg_126_reg(2),
      I3 => out_d_0_reg_126_reg(1),
      O => add_ln18_1_reg_623_reg_i_53_n_5
    );
add_ln18_1_reg_623_reg_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_54_n_5
    );
add_ln18_1_reg_623_reg_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => out_d_0_reg_126_reg(2),
      I3 => out_d_0_reg_126_reg(1),
      O => add_ln18_1_reg_623_reg_i_55_n_5
    );
add_ln18_1_reg_623_reg_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_d_0_reg_126_reg(1),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_56_n_5
    );
add_ln18_1_reg_623_reg_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_57_n_5
    );
add_ln18_1_reg_623_reg_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => out_d_0_reg_126_reg(4),
      I1 => add_ln18_1_reg_623_reg_i_64_n_10,
      I2 => out_d_0_reg_126_reg(3),
      O => add_ln18_1_reg_623_reg_i_58_n_5
    );
add_ln18_1_reg_623_reg_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => out_d_0_reg_126_reg(4),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => add_ln18_1_reg_623_reg_i_64_n_11,
      I3 => out_d_0_reg_126_reg(3),
      O => add_ln18_1_reg_623_reg_i_59_n_5
    );
add_ln18_1_reg_623_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_mid1_fu_422_p2(4),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(4),
      I3 => p_1_in,
      I4 => tmp2_fu_264_p2(4),
      O => add_ln18_1_reg_623_reg_i_6_n_5
    );
add_ln18_1_reg_623_reg_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"18C0"
    )
        port map (
      I0 => out_d_0_reg_126_reg(3),
      I1 => add_ln18_1_reg_623_reg_i_64_n_5,
      I2 => out_d_0_reg_126_reg(4),
      I3 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_60_n_5
    );
add_ln18_1_reg_623_reg_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => add_ln18_1_reg_623_reg_i_58_n_5,
      I1 => out_d_0_reg_126_reg(4),
      I2 => add_ln18_1_reg_623_reg_i_64_n_5,
      I3 => zext_ln18_reg_537_reg(3),
      I4 => out_d_0_reg_126_reg(3),
      O => add_ln18_1_reg_623_reg_i_61_n_5
    );
add_ln18_1_reg_623_reg_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => out_d_0_reg_126_reg(4),
      I1 => add_ln18_1_reg_623_reg_i_64_n_10,
      I2 => out_d_0_reg_126_reg(3),
      I3 => add_ln18_1_reg_623_reg_i_59_n_5,
      O => add_ln18_1_reg_623_reg_i_62_n_5
    );
add_ln18_1_reg_623_reg_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => out_d_0_reg_126_reg(3),
      I1 => add_ln18_1_reg_623_reg_i_64_n_11,
      I2 => zext_ln18_reg_537_reg(0),
      I3 => out_d_0_reg_126_reg(4),
      O => add_ln18_1_reg_623_reg_i_63_n_5
    );
add_ln18_1_reg_623_reg_i_64: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln18_1_reg_623_reg_i_19_n_5,
      CO(3) => add_ln18_1_reg_623_reg_i_64_n_5,
      CO(2) => NLW_add_ln18_1_reg_623_reg_i_64_CO_UNCONNECTED(2),
      CO(1) => add_ln18_1_reg_623_reg_i_64_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_64_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => add_ln18_1_reg_623_reg_i_73_n_5,
      DI(1) => add_ln18_1_reg_623_reg_i_74_n_5,
      DI(0) => add_ln18_1_reg_623_reg_i_75_n_5,
      O(3) => NLW_add_ln18_1_reg_623_reg_i_64_O_UNCONNECTED(3),
      O(2) => add_ln18_1_reg_623_reg_i_64_n_10,
      O(1) => add_ln18_1_reg_623_reg_i_64_n_11,
      O(0) => add_ln18_1_reg_623_reg_i_64_n_12,
      S(3) => '1',
      S(2) => add_ln18_1_reg_623_reg_i_76_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_77_n_5,
      S(0) => add_ln18_1_reg_623_reg_i_78_n_5
    );
add_ln18_1_reg_623_reg_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => out_d_0_reg_126_reg(4),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => add_ln18_1_reg_623_reg_i_64_n_11,
      I3 => out_d_0_reg_126_reg(3),
      O => add_ln18_1_reg_623_reg_i_65_n_5
    );
add_ln18_1_reg_623_reg_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_ln18_1_reg_623_reg_i_64_n_12,
      I1 => out_d_0_reg_126_reg(3),
      I2 => zext_ln18_reg_537_reg(0),
      O => add_ln18_1_reg_623_reg_i_66_n_5
    );
add_ln18_1_reg_623_reg_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(2),
      I3 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_67_n_5
    );
add_ln18_1_reg_623_reg_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2E28"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(0),
      I3 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_68_n_5
    );
add_ln18_1_reg_623_reg_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => out_d_0_reg_126_reg(1),
      I3 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_69_n_5
    );
add_ln18_1_reg_623_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_mid1_fu_422_p2(3),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(3),
      I3 => p_1_in,
      I4 => tmp2_fu_264_p2(3),
      O => add_ln18_1_reg_623_reg_i_7_n_5
    );
add_ln18_1_reg_623_reg_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1800"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(2),
      I3 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_70_n_5
    );
add_ln18_1_reg_623_reg_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A18"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(2),
      I3 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_71_n_5
    );
add_ln18_1_reg_623_reg_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B3B3BC4"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(2),
      I2 => out_d_0_reg_126_reg(1),
      I3 => out_d_0_reg_126_reg(0),
      I4 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_72_n_5
    );
add_ln18_1_reg_623_reg_i_73: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => zext_ln18_reg_537_reg(3),
      I2 => out_d_0_reg_126_reg(1),
      O => add_ln18_1_reg_623_reg_i_73_n_5
    );
add_ln18_1_reg_623_reg_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(0),
      I3 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_74_n_5
    );
add_ln18_1_reg_623_reg_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => out_d_0_reg_126_reg(1),
      I3 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_75_n_5
    );
add_ln18_1_reg_623_reg_i_76: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => out_d_0_reg_126_reg(1),
      I1 => out_d_0_reg_126_reg(2),
      I2 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_76_n_5
    );
add_ln18_1_reg_623_reg_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D04C"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => out_d_0_reg_126_reg(2),
      I2 => zext_ln18_reg_537_reg(3),
      I3 => out_d_0_reg_126_reg(1),
      O => add_ln18_1_reg_623_reg_i_77_n_5
    );
add_ln18_1_reg_623_reg_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD0BCBC"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(2),
      I3 => zext_ln18_reg_537_reg(3),
      I4 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_78_n_5
    );
add_ln18_1_reg_623_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_mid1_fu_422_p2(2),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(2),
      I3 => p_1_in,
      I4 => tmp2_fu_264_p2(2),
      O => add_ln18_1_reg_623_reg_i_8_n_5
    );
add_ln18_1_reg_623_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F077F077F088"
    )
        port map (
      I0 => out_h_0_reg_148(0),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(1),
      I3 => p_1_in,
      I4 => mul_ln18_1_fu_235_p2(1),
      I5 => out_h_0_reg_148(1),
      O => add_ln18_1_reg_623_reg_i_9_n_5
    );
\ap_CS_fsm[0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_ap_ready,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_up_sampling2d_fix16_fu_552_ap_start_reg,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => grp_up_sampling2d_fix16_fu_552_ap_ready,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_up_sampling2d_fix16_fu_552_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_up_sampling2d_fix16_fu_552_ap_start_reg,
      I3 => grp_up_sampling2d_fix16_fu_552_ap_ready,
      I4 => Q(3),
      O => D(0)
    );
\ap_CS_fsm[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(3),
      I1 => grp_up_sampling2d_fix16_fu_552_ap_ready,
      I2 => grp_up_sampling2d_fix16_fu_552_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFBFAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_condition_pp0_exit_iter0_state3,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^output_r_ce0\,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_up_sampling2d_fix16_fu_552_ap_start_reg,
      I3 => grp_up_sampling2d_fix16_fu_552_ap_ready,
      I4 => Q(5),
      O => D(2)
    );
\ap_CS_fsm[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(5),
      I1 => grp_up_sampling2d_fix16_fu_552_ap_ready,
      I2 => grp_up_sampling2d_fix16_fu_552_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(3)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^output_r_ce0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten31_reg_115_reg(12),
      I1 => mul_ln6_1_reg_559_reg_n_98,
      I2 => mul_ln6_1_reg_559_reg_n_96,
      I3 => indvar_flatten31_reg_115_reg(14),
      I4 => mul_ln6_1_reg_559_reg_n_97,
      I5 => indvar_flatten31_reg_115_reg(13),
      O => \ap_CS_fsm[3]_i_4_n_5\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten31_reg_115_reg(9),
      I1 => mul_ln6_1_reg_559_reg_n_101,
      I2 => mul_ln6_1_reg_559_reg_n_99,
      I3 => indvar_flatten31_reg_115_reg(11),
      I4 => mul_ln6_1_reg_559_reg_n_100,
      I5 => indvar_flatten31_reg_115_reg(10),
      O => \ap_CS_fsm[3]_i_5_n_5\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten31_reg_115_reg(6),
      I1 => mul_ln6_1_reg_559_reg_n_104,
      I2 => mul_ln6_1_reg_559_reg_n_102,
      I3 => indvar_flatten31_reg_115_reg(8),
      I4 => mul_ln6_1_reg_559_reg_n_103,
      I5 => indvar_flatten31_reg_115_reg(7),
      O => \ap_CS_fsm[3]_i_6_n_5\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten31_reg_115_reg(3),
      I1 => mul_ln6_1_reg_559_reg_n_107,
      I2 => mul_ln6_1_reg_559_reg_n_105,
      I3 => indvar_flatten31_reg_115_reg(5),
      I4 => mul_ln6_1_reg_559_reg_n_106,
      I5 => indvar_flatten31_reg_115_reg(4),
      O => \ap_CS_fsm[3]_i_7_n_5\
    );
\ap_CS_fsm[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten31_reg_115_reg(0),
      I1 => mul_ln6_1_reg_559_reg_n_110,
      I2 => mul_ln6_1_reg_559_reg_n_108,
      I3 => indvar_flatten31_reg_115_reg(2),
      I4 => mul_ln6_1_reg_559_reg_n_109,
      I5 => indvar_flatten31_reg_115_reg(1),
      O => \ap_CS_fsm[3]_i_8_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => grp_up_sampling2d_fix16_fu_552_ap_ready,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_3_n_5\,
      CO(3 downto 1) => \NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ap_condition_pp0_exit_iter0_state3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ap_CS_fsm[3]_i_4_n_5\
    );
\ap_CS_fsm_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[3]_i_3_n_5\,
      CO(2) => \ap_CS_fsm_reg[3]_i_3_n_6\,
      CO(1) => \ap_CS_fsm_reg[3]_i_3_n_7\,
      CO(0) => \ap_CS_fsm_reg[3]_i_3_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_5_n_5\,
      S(2) => \ap_CS_fsm[3]_i_6_n_5\,
      S(1) => \ap_CS_fsm[3]_i_7_n_5\,
      S(0) => \ap_CS_fsm[3]_i_8_n_5\
    );
\ap_enable_reg_pp0_iter0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_state2,
      I2 => ap_rst_n,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter0_i_1__4_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__4_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_rst_n,
      I2 => ap_condition_pp0_exit_iter0_state3,
      O => \ap_enable_reg_pp0_iter1_i_1__4_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__4_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => \^output_r_ce0\,
      R => SS(0)
    );
grp_up_sampling2d_fix16_fu_552_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_ap_ready,
      I1 => Q(4),
      I2 => Q(2),
      I3 => grp_up_sampling2d_fix16_fu_552_ap_start_reg,
      O => \ap_CS_fsm_reg[3]_0\
    );
\icmp_ln14_reg_569[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln14_reg_569,
      O => \icmp_ln14_reg_569[0]_i_1_n_5\
    );
\icmp_ln14_reg_569_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln14_reg_569,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln14_reg_569_pp0_iter1_reg,
      O => \icmp_ln14_reg_569_pp0_iter1_reg[0]_i_1_n_5\
    );
\icmp_ln14_reg_569_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln14_reg_569_pp0_iter1_reg[0]_i_1_n_5\,
      Q => icmp_ln14_reg_569_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln14_reg_569_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln14_reg_569[0]_i_1_n_5\,
      Q => icmp_ln14_reg_569,
      R => '0'
    );
\indvar_flatten31_reg_115[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten31_reg_115_reg(0),
      O => \indvar_flatten31_reg_115[0]_i_2_n_5\
    );
\indvar_flatten31_reg_115_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[0]_i_1_n_12\,
      Q => indvar_flatten31_reg_115_reg(0),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten31_reg_115_reg[0]_i_1_n_5\,
      CO(2) => \indvar_flatten31_reg_115_reg[0]_i_1_n_6\,
      CO(1) => \indvar_flatten31_reg_115_reg[0]_i_1_n_7\,
      CO(0) => \indvar_flatten31_reg_115_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten31_reg_115_reg[0]_i_1_n_9\,
      O(2) => \indvar_flatten31_reg_115_reg[0]_i_1_n_10\,
      O(1) => \indvar_flatten31_reg_115_reg[0]_i_1_n_11\,
      O(0) => \indvar_flatten31_reg_115_reg[0]_i_1_n_12\,
      S(3 downto 1) => indvar_flatten31_reg_115_reg(3 downto 1),
      S(0) => \indvar_flatten31_reg_115[0]_i_2_n_5\
    );
\indvar_flatten31_reg_115_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[8]_i_1_n_10\,
      Q => indvar_flatten31_reg_115_reg(10),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[8]_i_1_n_9\,
      Q => indvar_flatten31_reg_115_reg(11),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[12]_i_1_n_12\,
      Q => indvar_flatten31_reg_115_reg(12),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten31_reg_115_reg[8]_i_1_n_5\,
      CO(3 downto 2) => \NLW_indvar_flatten31_reg_115_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \indvar_flatten31_reg_115_reg[12]_i_1_n_7\,
      CO(0) => \indvar_flatten31_reg_115_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_indvar_flatten31_reg_115_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \indvar_flatten31_reg_115_reg[12]_i_1_n_10\,
      O(1) => \indvar_flatten31_reg_115_reg[12]_i_1_n_11\,
      O(0) => \indvar_flatten31_reg_115_reg[12]_i_1_n_12\,
      S(3) => '0',
      S(2 downto 0) => indvar_flatten31_reg_115_reg(14 downto 12)
    );
\indvar_flatten31_reg_115_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[12]_i_1_n_11\,
      Q => indvar_flatten31_reg_115_reg(13),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[12]_i_1_n_10\,
      Q => indvar_flatten31_reg_115_reg(14),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[0]_i_1_n_11\,
      Q => indvar_flatten31_reg_115_reg(1),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[0]_i_1_n_10\,
      Q => indvar_flatten31_reg_115_reg(2),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[0]_i_1_n_9\,
      Q => indvar_flatten31_reg_115_reg(3),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[4]_i_1_n_12\,
      Q => indvar_flatten31_reg_115_reg(4),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten31_reg_115_reg[0]_i_1_n_5\,
      CO(3) => \indvar_flatten31_reg_115_reg[4]_i_1_n_5\,
      CO(2) => \indvar_flatten31_reg_115_reg[4]_i_1_n_6\,
      CO(1) => \indvar_flatten31_reg_115_reg[4]_i_1_n_7\,
      CO(0) => \indvar_flatten31_reg_115_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten31_reg_115_reg[4]_i_1_n_9\,
      O(2) => \indvar_flatten31_reg_115_reg[4]_i_1_n_10\,
      O(1) => \indvar_flatten31_reg_115_reg[4]_i_1_n_11\,
      O(0) => \indvar_flatten31_reg_115_reg[4]_i_1_n_12\,
      S(3 downto 0) => indvar_flatten31_reg_115_reg(7 downto 4)
    );
\indvar_flatten31_reg_115_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[4]_i_1_n_11\,
      Q => indvar_flatten31_reg_115_reg(5),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[4]_i_1_n_10\,
      Q => indvar_flatten31_reg_115_reg(6),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[4]_i_1_n_9\,
      Q => indvar_flatten31_reg_115_reg(7),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[8]_i_1_n_12\,
      Q => indvar_flatten31_reg_115_reg(8),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten31_reg_115_reg[4]_i_1_n_5\,
      CO(3) => \indvar_flatten31_reg_115_reg[8]_i_1_n_5\,
      CO(2) => \indvar_flatten31_reg_115_reg[8]_i_1_n_6\,
      CO(1) => \indvar_flatten31_reg_115_reg[8]_i_1_n_7\,
      CO(0) => \indvar_flatten31_reg_115_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten31_reg_115_reg[8]_i_1_n_9\,
      O(2) => \indvar_flatten31_reg_115_reg[8]_i_1_n_10\,
      O(1) => \indvar_flatten31_reg_115_reg[8]_i_1_n_11\,
      O(0) => \indvar_flatten31_reg_115_reg[8]_i_1_n_12\,
      S(3 downto 0) => indvar_flatten31_reg_115_reg(11 downto 8)
    );
\indvar_flatten31_reg_115_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[8]_i_1_n_11\,
      Q => indvar_flatten31_reg_115_reg(9),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten_reg_137[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F5222222222222"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[0]\,
      I1 => ap_CS_fsm_state2,
      I2 => p_1_in,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter0,
      O => \indvar_flatten_reg_137[0]_i_1_n_5\
    );
\indvar_flatten_reg_137[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[0]\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[1]\,
      O => add_ln15_1_fu_460_p2(1)
    );
\indvar_flatten_reg_137[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[0]\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[1]\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[2]\,
      O => add_ln15_1_fu_460_p2(2)
    );
\indvar_flatten_reg_137[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[1]\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[0]\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[2]\,
      I3 => \indvar_flatten_reg_137_reg_n_5_[3]\,
      O => add_ln15_1_fu_460_p2(3)
    );
\indvar_flatten_reg_137[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[2]\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[0]\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[1]\,
      I3 => \indvar_flatten_reg_137_reg_n_5_[3]\,
      I4 => \indvar_flatten_reg_137_reg_n_5_[4]\,
      O => add_ln15_1_fu_460_p2(4)
    );
\indvar_flatten_reg_137[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[3]\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[1]\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[0]\,
      I3 => \indvar_flatten_reg_137_reg_n_5_[2]\,
      I4 => \indvar_flatten_reg_137_reg_n_5_[4]\,
      I5 => \indvar_flatten_reg_137_reg_n_5_[5]\,
      O => add_ln15_1_fu_460_p2(5)
    );
\indvar_flatten_reg_137[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_reg_137[9]_i_5_n_5\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[6]\,
      O => add_ln15_1_fu_460_p2(6)
    );
\indvar_flatten_reg_137[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_reg_137[9]_i_5_n_5\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[6]\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[7]\,
      O => add_ln15_1_fu_460_p2(7)
    );
\indvar_flatten_reg_137[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[6]\,
      I1 => \indvar_flatten_reg_137[9]_i_5_n_5\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[7]\,
      I3 => \indvar_flatten_reg_137_reg_n_5_[8]\,
      O => add_ln15_1_fu_460_p2(8)
    );
\indvar_flatten_reg_137[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => p_1_in,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_state2,
      O => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      O => indvar_flatten31_reg_1150
    );
\indvar_flatten_reg_137[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[7]\,
      I1 => \indvar_flatten_reg_137[9]_i_5_n_5\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[6]\,
      I3 => \indvar_flatten_reg_137_reg_n_5_[8]\,
      I4 => \indvar_flatten_reg_137_reg_n_5_[9]\,
      O => add_ln15_1_fu_460_p2(9)
    );
\indvar_flatten_reg_137[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[5]\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[3]\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[1]\,
      I3 => \indvar_flatten_reg_137_reg_n_5_[0]\,
      I4 => \indvar_flatten_reg_137_reg_n_5_[2]\,
      I5 => \indvar_flatten_reg_137_reg_n_5_[4]\,
      O => \indvar_flatten_reg_137[9]_i_5_n_5\
    );
\indvar_flatten_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \indvar_flatten_reg_137[0]_i_1_n_5\,
      Q => \indvar_flatten_reg_137_reg_n_5_[0]\,
      R => '0'
    );
\indvar_flatten_reg_137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(1),
      Q => \indvar_flatten_reg_137_reg_n_5_[1]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(2),
      Q => \indvar_flatten_reg_137_reg_n_5_[2]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(3),
      Q => \indvar_flatten_reg_137_reg_n_5_[3]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(4),
      Q => \indvar_flatten_reg_137_reg_n_5_[4]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(5),
      Q => \indvar_flatten_reg_137_reg_n_5_[5]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(6),
      Q => \indvar_flatten_reg_137_reg_n_5_[6]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(7),
      Q => \indvar_flatten_reg_137_reg_n_5_[7]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(8),
      Q => \indvar_flatten_reg_137_reg_n_5_[8]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(9),
      Q => \indvar_flatten_reg_137_reg_n_5_[9]\,
      R => indvar_flatten_reg_137(9)
    );
mul_ln6_1_reg_559_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 10) => B"00000000000000000000",
      A(9) => Q(5),
      A(8) => Q(5),
      A(7) => grp_up_sampling2d_fix16_fu_552_input_height(0),
      A(6) => grp_up_sampling2d_fix16_fu_552_input_height(0),
      A(5) => '0',
      A(4) => Q(5),
      A(3) => '0',
      A(2) => grp_up_sampling2d_fix16_fu_552_input_height(0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln6_1_reg_559_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => Q(5),
      B(3) => grp_up_sampling2d_fix16_fu_552_input_height(0),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln6_1_reg_559_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln6_1_reg_559_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln6_1_reg_559_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_NS_fsm1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state2,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln6_1_reg_559_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln6_1_reg_559_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_mul_ln6_1_reg_559_reg_P_UNCONNECTED(47 downto 15),
      P(14) => mul_ln6_1_reg_559_reg_n_96,
      P(13) => mul_ln6_1_reg_559_reg_n_97,
      P(12) => mul_ln6_1_reg_559_reg_n_98,
      P(11) => mul_ln6_1_reg_559_reg_n_99,
      P(10) => mul_ln6_1_reg_559_reg_n_100,
      P(9) => mul_ln6_1_reg_559_reg_n_101,
      P(8) => mul_ln6_1_reg_559_reg_n_102,
      P(7) => mul_ln6_1_reg_559_reg_n_103,
      P(6) => mul_ln6_1_reg_559_reg_n_104,
      P(5) => mul_ln6_1_reg_559_reg_n_105,
      P(4) => mul_ln6_1_reg_559_reg_n_106,
      P(3) => mul_ln6_1_reg_559_reg_n_107,
      P(2) => mul_ln6_1_reg_559_reg_n_108,
      P(1) => mul_ln6_1_reg_559_reg_n_109,
      P(0) => mul_ln6_1_reg_559_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln6_1_reg_559_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln6_1_reg_559_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln6_1_reg_559_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln6_1_reg_559_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln6_1_reg_559_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_up_sampling2d_fix16_fu_552_ap_start_reg,
      O => ap_NS_fsm1
    );
\mul_ln6_reg_531[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_up_sampling2d_fix16_fu_552_ap_start_reg,
      I3 => mul_ln6_reg_531(7),
      O => \mul_ln6_reg_531[7]_i_1_n_5\
    );
\mul_ln6_reg_531[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_up_sampling2d_fix16_fu_552_ap_start_reg,
      I3 => mul_ln6_reg_531(9),
      O => \mul_ln6_reg_531[9]_i_1_n_5\
    );
\mul_ln6_reg_531_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln6_reg_531[7]_i_1_n_5\,
      Q => mul_ln6_reg_531(7),
      R => '0'
    );
\mul_ln6_reg_531_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln6_reg_531[9]_i_1_n_5\,
      Q => mul_ln6_reg_531(9),
      R => '0'
    );
network_mac_muladd_8ns_5ns_4ns_12_1_1_U93: entity work.bd_0_hls_inst_0_network_mac_muladd_8ns_5ns_4ns_12_1_1
     port map (
      B(0) => grp_up_sampling2d_fix16_fu_552_input_height(0),
      C(3 downto 0) => select_ln18_6_fu_382_p3(4 downto 1),
      CO(0) => p_1_in,
      D(2 downto 0) => mul_ln18_2_fu_308_p0(4 downto 2),
      MemBank_A_address01 => MemBank_A_address01,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[2]\ => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_6,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      \indvar_flatten_reg_137_reg[9]_i_4\ => \indvar_flatten_reg_137_reg_n_5_[1]\,
      \indvar_flatten_reg_137_reg[9]_i_4_0\ => \indvar_flatten_reg_137_reg_n_5_[2]\,
      \indvar_flatten_reg_137_reg[9]_i_4_1\ => \indvar_flatten_reg_137_reg_n_5_[0]\,
      \indvar_flatten_reg_137_reg[9]_i_4_2\ => \indvar_flatten_reg_137_reg_n_5_[9]\,
      \indvar_flatten_reg_137_reg[9]_i_4_3\ => \indvar_flatten_reg_137_reg_n_5_[5]\,
      \indvar_flatten_reg_137_reg[9]_i_4_4\ => \indvar_flatten_reg_137_reg_n_5_[4]\,
      \indvar_flatten_reg_137_reg[9]_i_4_5\ => \indvar_flatten_reg_137_reg_n_5_[3]\,
      \indvar_flatten_reg_137_reg[9]_i_4_6\ => \indvar_flatten_reg_137_reg_n_5_[6]\,
      \indvar_flatten_reg_137_reg[9]_i_4_7\ => \indvar_flatten_reg_137_reg_n_5_[8]\,
      \indvar_flatten_reg_137_reg[9]_i_4_8\ => \indvar_flatten_reg_137_reg_n_5_[7]\,
      input_r_address0(0) => input_r_address0(0),
      mul_ln18_2_fu_308_p2(7 downto 0) => mul_ln18_2_fu_308_p2(7 downto 0),
      mul_ln6_reg_531(1) => mul_ln6_reg_531(9),
      mul_ln6_reg_531(0) => mul_ln6_reg_531(7),
      \out_d_0_reg_126_reg[4]\(4 downto 0) => out_d_0_reg_126_reg(4 downto 0),
      \out_w_0_reg_159_reg[3]\ => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      output_r_address0(10 downto 0) => output_r_address0(10 downto 0),
      p => p,
      p_0 => p_0,
      p_1 => p_1,
      p_10(4 downto 0) => out_w_0_reg_159(4 downto 0),
      p_11(0) => ap_condition_pp0_exit_iter0_state3,
      p_2 => p_2,
      p_3 => p_3,
      p_4 => p_4,
      p_5 => p_5,
      p_6 => p_6,
      p_7 => p_7,
      p_8 => p_8,
      p_9 => p_9,
      ram_reg_0(2 downto 1) => Q(6 downto 5),
      ram_reg_0(0) => Q(1),
      ram_reg_0_0(9 downto 0) => ram_reg_0_1(9 downto 0),
      ram_reg_0_1 => ram_reg_0_0,
      tmp_fu_258_p2(7 downto 0) => tmp_fu_258_p2(7 downto 0),
      tmp_mid1_fu_408_p2(7 downto 0) => tmp_mid1_fu_408_p2(7 downto 0),
      zext_ln18_reg_537_reg(1) => zext_ln18_reg_537_reg(3),
      zext_ln18_reg_537_reg(0) => zext_ln18_reg_537_reg(0)
    );
\out_d_0_reg_126[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      O => \out_d_0_reg_126[0]_i_1_n_5\
    );
\out_d_0_reg_126[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      O => mul_ln18_2_fu_308_p0(1)
    );
\out_d_0_reg_126[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_condition_pp0_exit_iter0_state3,
      I3 => p_1_in,
      O => out_d_0_reg_126
    );
\out_d_0_reg_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_d_0_reg_126,
      D => \out_d_0_reg_126[0]_i_1_n_5\,
      Q => out_d_0_reg_126_reg(0),
      R => indvar_flatten31_reg_115
    );
\out_d_0_reg_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_d_0_reg_126,
      D => mul_ln18_2_fu_308_p0(1),
      Q => out_d_0_reg_126_reg(1),
      R => indvar_flatten31_reg_115
    );
\out_d_0_reg_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_d_0_reg_126,
      D => mul_ln18_2_fu_308_p0(2),
      Q => out_d_0_reg_126_reg(2),
      R => indvar_flatten31_reg_115
    );
\out_d_0_reg_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_d_0_reg_126,
      D => mul_ln18_2_fu_308_p0(3),
      Q => out_d_0_reg_126_reg(3),
      R => indvar_flatten31_reg_115
    );
\out_d_0_reg_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_d_0_reg_126,
      D => mul_ln18_2_fu_308_p0(4),
      Q => out_d_0_reg_126_reg(4),
      R => indvar_flatten31_reg_115
    );
\out_h_0_reg_148[0]__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_condition_pp0_exit_iter0_state3,
      O => CEC
    );
\out_h_0_reg_148[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => out_h_0_reg_148(0),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => out_h_0_reg_148(1),
      I3 => p_1_in,
      O => select_ln15_fu_436_p3(1)
    );
\out_h_0_reg_148[2]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => out_h_0_reg_148(0),
      I1 => out_h_0_reg_148(1),
      I2 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I3 => out_h_0_reg_148(2),
      I4 => p_1_in,
      O => select_ln15_fu_436_p3(2)
    );
\out_h_0_reg_148[3]__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => out_h_0_reg_148(1),
      I1 => out_h_0_reg_148(0),
      I2 => out_h_0_reg_148(2),
      I3 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I4 => out_h_0_reg_148(3),
      I5 => p_1_in,
      O => select_ln15_fu_436_p3(3)
    );
\out_h_0_reg_148[4]__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => zext_ln18_11_fu_400_p1(3),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => out_h_0_reg_148(4),
      I3 => p_1_in,
      O => select_ln15_fu_436_p3(4)
    );
\out_h_0_reg_148[4]__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => out_h_0_reg_148(2),
      I1 => out_h_0_reg_148(0),
      I2 => out_h_0_reg_148(1),
      I3 => out_h_0_reg_148(3),
      I4 => p_1_in,
      I5 => out_h_0_reg_148(4),
      O => zext_ln18_11_fu_400_p1(3)
    );
\out_h_0_reg_148_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEC,
      D => add_ln18_1_reg_623_reg_i_10_n_5,
      Q => out_h_0_reg_148(0),
      R => indvar_flatten31_reg_115
    );
\out_h_0_reg_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEC,
      D => select_ln15_fu_436_p3(1),
      Q => out_h_0_reg_148(1),
      R => indvar_flatten31_reg_115
    );
\out_h_0_reg_148_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEC,
      D => select_ln15_fu_436_p3(2),
      Q => out_h_0_reg_148(2),
      R => indvar_flatten31_reg_115
    );
\out_h_0_reg_148_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEC,
      D => select_ln15_fu_436_p3(3),
      Q => out_h_0_reg_148(3),
      R => indvar_flatten31_reg_115
    );
\out_h_0_reg_148_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEC,
      D => select_ln15_fu_436_p3(4),
      Q => out_h_0_reg_148(4),
      R => indvar_flatten31_reg_115
    );
\out_w_0_reg_159[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I1 => p_1_in,
      I2 => out_w_0_reg_159(0),
      O => out_w_fu_454_p2(0)
    );
\out_w_0_reg_159[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0102"
    )
        port map (
      I0 => out_w_0_reg_159(0),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => p_1_in,
      I3 => out_w_0_reg_159(1),
      O => out_w_fu_454_p2(1)
    );
\out_w_0_reg_159[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070008"
    )
        port map (
      I0 => out_w_0_reg_159(0),
      I1 => out_w_0_reg_159(1),
      I2 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I3 => p_1_in,
      I4 => out_w_0_reg_159(2),
      O => out_w_fu_454_p2(2)
    );
\out_w_0_reg_159[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007F00000080"
    )
        port map (
      I0 => out_w_0_reg_159(1),
      I1 => out_w_0_reg_159(0),
      I2 => out_w_0_reg_159(2),
      I3 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I4 => p_1_in,
      I5 => out_w_0_reg_159(3),
      O => out_w_fu_454_p2(3)
    );
\out_w_0_reg_159[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_condition_pp0_exit_iter0_state3,
      O => indvar_flatten31_reg_115
    );
\out_w_0_reg_159[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => out_w_0_reg_159(2),
      I1 => out_w_0_reg_159(0),
      I2 => out_w_0_reg_159(1),
      I3 => out_w_0_reg_159(3),
      I4 => p_0_in0_out,
      I5 => out_w_0_reg_159(4),
      O => out_w_fu_454_p2(4)
    );
\out_w_0_reg_159[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I1 => p_1_in,
      O => p_0_in0_out
    );
\out_w_0_reg_159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => out_w_fu_454_p2(0),
      Q => out_w_0_reg_159(0),
      R => indvar_flatten31_reg_115
    );
\out_w_0_reg_159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => out_w_fu_454_p2(1),
      Q => out_w_0_reg_159(1),
      R => indvar_flatten31_reg_115
    );
\out_w_0_reg_159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => out_w_fu_454_p2(2),
      Q => out_w_0_reg_159(2),
      R => indvar_flatten31_reg_115
    );
\out_w_0_reg_159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => out_w_fu_454_p2(3),
      Q => out_w_0_reg_159(3),
      R => indvar_flatten31_reg_115
    );
\out_w_0_reg_159_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => out_w_fu_454_p2(4),
      Q => out_w_0_reg_159(4),
      R => indvar_flatten31_reg_115
    );
\p_i_15__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_20__6_n_5\,
      CO(3) => \NLW_p_i_15__7_CO_UNCONNECTED\(3),
      CO(2) => \p_i_15__7_n_6\,
      CO(1) => \p_i_15__7_n_7\,
      CO(0) => \p_i_15__7_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_mid1_fu_408_p2(7 downto 4),
      S(3 downto 0) => A(7 downto 4)
    );
\p_i_18__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_21__6_n_5\,
      CO(3) => \NLW_p_i_18__8_CO_UNCONNECTED\(3),
      CO(2) => \p_i_18__8_n_6\,
      CO(1) => \p_i_18__8_n_7\,
      CO(0) => \p_i_18__8_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_fu_258_p2(7 downto 4),
      S(3 downto 0) => mul_ln18_fu_230_p2(7 downto 4)
    );
\p_i_20__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_20__6_n_5\,
      CO(2) => \p_i_20__6_n_6\,
      CO(1) => \p_i_20__6_n_7\,
      CO(0) => \p_i_20__6_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => A(3 downto 0),
      O(3 downto 0) => tmp_mid1_fu_408_p2(3 downto 0),
      S(3) => p_i_42_n_5,
      S(2) => \p_i_43__0_n_5\,
      S(1) => \p_i_44__0_n_5\,
      S(0) => \p_i_45__1_n_5\
    );
\p_i_21__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_21__6_n_5\,
      CO(2) => \p_i_21__6_n_6\,
      CO(1) => \p_i_21__6_n_7\,
      CO(0) => \p_i_21__6_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln18_fu_230_p2(3 downto 0),
      O(3 downto 0) => tmp_fu_258_p2(3 downto 0),
      S(3) => p_i_47_n_5,
      S(2) => p_i_48_n_5,
      S(1) => p_i_49_n_5,
      S(0) => p_i_50_n_5
    );
\p_i_23__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(7),
      I1 => mul_ln18_fu_230_p2(7),
      I2 => p_1_in,
      O => A(7)
    );
\p_i_24__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(6),
      I1 => mul_ln18_fu_230_p2(6),
      I2 => p_1_in,
      O => A(6)
    );
\p_i_25__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(5),
      I1 => mul_ln18_fu_230_p2(5),
      I2 => p_1_in,
      O => A(5)
    );
\p_i_26__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(4),
      I1 => mul_ln18_fu_230_p2(4),
      I2 => p_1_in,
      O => A(4)
    );
\p_i_31__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_32__5_n_5\,
      CO(3 downto 1) => \NLW_p_i_31__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_i_31__6_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_i_58_n_5,
      O(3 downto 2) => \NLW_p_i_31__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln18_fu_230_p2(7 downto 6),
      S(3 downto 2) => B"00",
      S(1) => p_i_59_n_5,
      S(0) => p_i_60_n_5
    );
\p_i_32__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_32__5_n_5\,
      CO(2) => \p_i_32__5_n_6\,
      CO(1) => \p_i_32__5_n_7\,
      CO(0) => \p_i_32__5_n_8\,
      CYINIT => '0',
      DI(3) => p_i_61_n_5,
      DI(2) => p_i_62_n_12,
      DI(1) => \p_i_46__1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln18_fu_230_p2(5 downto 2),
      S(3) => p_i_63_n_5,
      S(2) => p_i_64_n_5,
      S(1) => p_i_65_n_5,
      S(0) => \p_i_46__1_n_10\
    );
\p_i_38__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(3),
      I1 => mul_ln18_fu_230_p2(3),
      I2 => p_1_in,
      O => A(3)
    );
\p_i_39__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(2),
      I1 => mul_ln18_fu_230_p2(2),
      I2 => p_1_in,
      O => A(2)
    );
\p_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(1),
      I1 => mul_ln18_fu_230_p2(1),
      I2 => p_1_in,
      O => A(1)
    );
\p_i_41__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(0),
      I1 => mul_ln18_fu_230_p2(0),
      I2 => p_1_in,
      O => A(0)
    );
p_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => p_1_in,
      I1 => mul_ln18_fu_230_p2(3),
      I2 => mul_ln18_2_fu_308_p2(3),
      I3 => zext_ln18_11_fu_400_p1(3),
      O => p_i_42_n_5
    );
\p_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => p_1_in,
      I1 => mul_ln18_fu_230_p2(2),
      I2 => mul_ln18_2_fu_308_p2(2),
      I3 => zext_ln18_11_fu_400_p1(2),
      O => \p_i_43__0_n_5\
    );
\p_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5CC5ACC5ACC5A"
    )
        port map (
      I0 => mul_ln18_fu_230_p2(1),
      I1 => mul_ln18_2_fu_308_p2(1),
      I2 => out_h_0_reg_148(2),
      I3 => p_1_in,
      I4 => out_h_0_reg_148(1),
      I5 => out_h_0_reg_148(0),
      O => \p_i_44__0_n_5\
    );
\p_i_45__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA5CC5A"
    )
        port map (
      I0 => mul_ln18_fu_230_p2(0),
      I1 => mul_ln18_2_fu_308_p2(0),
      I2 => out_h_0_reg_148(1),
      I3 => p_1_in,
      I4 => out_h_0_reg_148(0),
      O => \p_i_45__1_n_5\
    );
\p_i_46__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_46__1_n_5\,
      CO(2) => \p_i_46__1_n_6\,
      CO(1) => \p_i_46__1_n_7\,
      CO(0) => \p_i_46__1_n_8\,
      CYINIT => '0',
      DI(3) => p_i_73_n_5,
      DI(2) => p_i_74_n_5,
      DI(1) => out_d_0_reg_126_reg(0),
      DI(0) => '0',
      O(3) => \p_i_46__1_n_9\,
      O(2) => \p_i_46__1_n_10\,
      O(1 downto 0) => mul_ln18_fu_230_p2(1 downto 0),
      S(3) => p_i_75_n_5,
      S(2) => p_i_76_n_5,
      S(1) => p_i_77_n_5,
      S(0) => p_i_78_n_5
    );
p_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_fu_230_p2(3),
      I1 => out_h_0_reg_148(4),
      O => p_i_47_n_5
    );
p_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_fu_230_p2(2),
      I1 => out_h_0_reg_148(3),
      O => p_i_48_n_5
    );
p_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_fu_230_p2(1),
      I1 => out_h_0_reg_148(2),
      O => p_i_49_n_5
    );
p_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_fu_230_p2(0),
      I1 => out_h_0_reg_148(1),
      O => p_i_50_n_5
    );
p_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_i_62_n_11,
      I1 => out_d_0_reg_126_reg(2),
      I2 => zext_ln18_reg_537_reg(3),
      O => p_i_58_n_5
    );
p_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => p_i_62_n_10,
      I1 => out_d_0_reg_126_reg(3),
      I2 => p_i_62_n_5,
      I3 => out_d_0_reg_126_reg(4),
      I4 => zext_ln18_reg_537_reg(3),
      O => p_i_59_n_5
    );
p_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => p_i_62_n_11,
      I1 => out_d_0_reg_126_reg(2),
      I2 => p_i_62_n_10,
      I3 => out_d_0_reg_126_reg(3),
      I4 => zext_ln18_reg_537_reg(3),
      O => p_i_60_n_5
    );
p_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(3),
      I1 => out_d_0_reg_126_reg(2),
      I2 => p_i_62_n_11,
      O => p_i_61_n_5
    );
p_i_62: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_46__1_n_5\,
      CO(3) => p_i_62_n_5,
      CO(2) => NLW_p_i_62_CO_UNCONNECTED(2),
      CO(1) => p_i_62_n_7,
      CO(0) => p_i_62_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => out_d_0_reg_126_reg(4),
      DI(1) => p_i_79_n_5,
      DI(0) => p_i_80_n_5,
      O(3) => NLW_p_i_62_O_UNCONNECTED(3),
      O(2) => p_i_62_n_10,
      O(1) => p_i_62_n_11,
      O(0) => p_i_62_n_12,
      S(3) => '1',
      S(2) => p_i_81_n_5,
      S(1) => p_i_82_n_5,
      S(0) => p_i_83_n_5
    );
p_i_63: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(3),
      I1 => out_d_0_reg_126_reg(2),
      I2 => p_i_62_n_11,
      O => p_i_63_n_5
    );
p_i_64: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_i_62_n_12,
      I1 => zext_ln18_reg_537_reg(3),
      I2 => out_d_0_reg_126_reg(1),
      O => p_i_64_n_5
    );
p_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \p_i_46__1_n_9\,
      I1 => zext_ln18_reg_537_reg(3),
      I2 => out_d_0_reg_126_reg(0),
      O => p_i_65_n_5
    );
p_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => out_h_0_reg_148(1),
      I1 => out_h_0_reg_148(0),
      I2 => out_h_0_reg_148(2),
      I3 => p_1_in,
      I4 => out_h_0_reg_148(3),
      O => zext_ln18_11_fu_400_p1(2)
    );
p_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(3),
      I3 => zext_ln18_reg_537_reg(0),
      O => p_i_73_n_5
    );
p_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_d_0_reg_126_reg(1),
      I1 => out_d_0_reg_126_reg(0),
      O => p_i_74_n_5
    );
p_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A956A"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => out_d_0_reg_126_reg(3),
      I2 => zext_ln18_reg_537_reg(0),
      I3 => out_d_0_reg_126_reg(1),
      I4 => out_d_0_reg_126_reg(0),
      O => p_i_75_n_5
    );
p_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      I2 => zext_ln18_reg_537_reg(0),
      I3 => out_d_0_reg_126_reg(2),
      O => p_i_76_n_5
    );
p_i_77: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(0),
      O => p_i_77_n_5
    );
p_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => zext_ln18_reg_537_reg(0),
      O => p_i_78_n_5
    );
p_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => out_d_0_reg_126_reg(3),
      I2 => zext_ln18_reg_537_reg(0),
      I3 => out_d_0_reg_126_reg(4),
      O => p_i_79_n_5
    );
p_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => out_d_0_reg_126_reg(1),
      I1 => out_d_0_reg_126_reg(2),
      I2 => zext_ln18_reg_537_reg(0),
      I3 => out_d_0_reg_126_reg(3),
      O => p_i_80_n_5
    );
p_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => out_d_0_reg_126_reg(3),
      I1 => out_d_0_reg_126_reg(4),
      O => p_i_81_n_5
    );
p_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E730"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(2),
      I2 => out_d_0_reg_126_reg(3),
      I3 => out_d_0_reg_126_reg(4),
      O => p_i_82_n_5
    );
p_i_83: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD49C9C"
    )
        port map (
      I0 => out_d_0_reg_126_reg(1),
      I1 => out_d_0_reg_126_reg(3),
      I2 => out_d_0_reg_126_reg(2),
      I3 => out_d_0_reg_126_reg(4),
      I4 => zext_ln18_reg_537_reg(0),
      O => p_i_83_n_5
    );
\ram_reg_0_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_output_r_address0(13),
      I1 => grp_pointwise_conv2d_fix_fu_546_input_r_address0(10),
      I2 => i_0_reg_394_reg(13),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_0
    );
\ram_reg_0_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_output_r_address0(12),
      I1 => grp_pointwise_conv2d_fix_fu_546_input_r_address0(10),
      I2 => i_0_reg_394_reg(12),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_1
    );
\ram_reg_0_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_output_r_address0(11),
      I1 => grp_pointwise_conv2d_fix_fu_546_input_r_address0(10),
      I2 => i_0_reg_394_reg(11),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_2
    );
ram_reg_0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88FF88FFF0FF00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ram_reg_0(0),
      I3 => ram_reg_0_0,
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => \ap_CS_fsm_reg[2]_0\
    );
\ram_reg_0_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_output_r_address0(10),
      I1 => grp_pointwise_conv2d_fix_fu_546_input_r_address0(10),
      I2 => i_0_reg_394_reg(10),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_3
    );
\ram_reg_0_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_output_r_address0(9),
      I1 => grp_pointwise_conv2d_fix_fu_546_input_r_address0(9),
      I2 => i_0_reg_394_reg(9),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_4
    );
\ram_reg_0_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_output_r_address0(8),
      I1 => grp_pointwise_conv2d_fix_fu_546_input_r_address0(8),
      I2 => i_0_reg_394_reg(8),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_5
    );
\ram_reg_0_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_output_r_address0(7),
      I1 => grp_pointwise_conv2d_fix_fu_546_input_r_address0(7),
      I2 => i_0_reg_394_reg(7),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_6
    );
\ram_reg_0_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_output_r_address0(6),
      I1 => grp_pointwise_conv2d_fix_fu_546_input_r_address0(6),
      I2 => i_0_reg_394_reg(6),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_7
    );
\ram_reg_0_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_output_r_address0(5),
      I1 => grp_pointwise_conv2d_fix_fu_546_input_r_address0(5),
      I2 => i_0_reg_394_reg(5),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_8
    );
\ram_reg_0_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_output_r_address0(4),
      I1 => grp_pointwise_conv2d_fix_fu_546_input_r_address0(4),
      I2 => i_0_reg_394_reg(4),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_9
    );
\ram_reg_0_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_output_r_address0(3),
      I1 => grp_pointwise_conv2d_fix_fu_546_input_r_address0(3),
      I2 => i_0_reg_394_reg(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_10
    );
\ram_reg_0_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_output_r_address0(2),
      I1 => grp_pointwise_conv2d_fix_fu_546_input_r_address0(2),
      I2 => i_0_reg_394_reg(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_11
    );
\ram_reg_0_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_output_r_address0(1),
      I1 => grp_pointwise_conv2d_fix_fu_546_input_r_address0(1),
      I2 => i_0_reg_394_reg(1),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_12
    );
\ram_reg_0_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_552_output_r_address0(0),
      I1 => grp_pointwise_conv2d_fix_fu_546_input_r_address0(0),
      I2 => i_0_reg_394_reg(0),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_13
    );
ram_reg_0_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5D085D085D08"
    )
        port map (
      I0 => MemBank_A_address01,
      I1 => \^output_r_ce0\,
      I2 => icmp_ln14_reg_569_pp0_iter1_reg,
      I3 => ram_reg_2,
      I4 => ram_reg_2_0,
      I5 => Q(0),
      O => ap_enable_reg_pp0_iter2_reg_0
    );
\zext_ln18_reg_537[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => Q(5),
      I1 => ap_CS_fsm_state2,
      I2 => zext_ln18_reg_537_reg(0),
      O => \zext_ln18_reg_537[0]_i_1_n_5\
    );
\zext_ln18_reg_537[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => ap_CS_fsm_state2,
      I2 => zext_ln18_reg_537_reg(3),
      O => \zext_ln18_reg_537[3]_i_1_n_5\
    );
\zext_ln18_reg_537_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln18_reg_537[0]_i_1_n_5\,
      Q => zext_ln18_reg_537_reg(0),
      R => '0'
    );
\zext_ln18_reg_537_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln18_reg_537[3]_i_1_n_5\,
      Q => zext_ln18_reg_537_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    input_data_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_data_TVALID : in STD_LOGIC;
    input_data_TREADY : out STD_LOGIC;
    input_data_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_data_TVALID : out STD_LOGIC;
    output_data_TREADY : in STD_LOGIC;
    output_data_TKEEP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TSTRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of bd_0_hls_inst_0_network : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of bd_0_hls_inst_0_network : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of bd_0_hls_inst_0_network : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of bd_0_hls_inst_0_network : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of bd_0_hls_inst_0_network : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network : entity is "network";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of bd_0_hls_inst_0_network : entity is "45'b000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_pp2_stage0 : string;
  attribute ap_ST_fsm_pp2_stage0 of bd_0_hls_inst_0_network : entity is "45'b001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of bd_0_hls_inst_0_network : entity is "45'b000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of bd_0_hls_inst_0_network : entity is "45'b000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of bd_0_hls_inst_0_network : entity is "45'b000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of bd_0_hls_inst_0_network : entity is "45'b000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of bd_0_hls_inst_0_network : entity is "45'b000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of bd_0_hls_inst_0_network : entity is "45'b000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of bd_0_hls_inst_0_network : entity is "45'b000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of bd_0_hls_inst_0_network : entity is "45'b000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of bd_0_hls_inst_0_network : entity is "45'b000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of bd_0_hls_inst_0_network : entity is "45'b000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of bd_0_hls_inst_0_network : entity is "45'b000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of bd_0_hls_inst_0_network : entity is "45'b000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of bd_0_hls_inst_0_network : entity is "45'b000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of bd_0_hls_inst_0_network : entity is "45'b000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of bd_0_hls_inst_0_network : entity is "45'b010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of bd_0_hls_inst_0_network : entity is "45'b100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of bd_0_hls_inst_0_network : entity is "yes";
end bd_0_hls_inst_0_network;

architecture STRUCTURE of bd_0_hls_inst_0_network is
  signal \<const0>\ : STD_LOGIC;
  signal MemBank_A_U_n_12 : STD_LOGIC;
  signal MemBank_A_U_n_13 : STD_LOGIC;
  signal MemBank_A_U_n_14 : STD_LOGIC;
  signal MemBank_A_U_n_15 : STD_LOGIC;
  signal MemBank_A_U_n_16 : STD_LOGIC;
  signal MemBank_A_U_n_17 : STD_LOGIC;
  signal MemBank_A_U_n_18 : STD_LOGIC;
  signal MemBank_A_U_n_19 : STD_LOGIC;
  signal MemBank_A_U_n_20 : STD_LOGIC;
  signal MemBank_A_U_n_21 : STD_LOGIC;
  signal MemBank_A_U_n_22 : STD_LOGIC;
  signal MemBank_A_U_n_23 : STD_LOGIC;
  signal MemBank_A_U_n_24 : STD_LOGIC;
  signal MemBank_A_U_n_25 : STD_LOGIC;
  signal MemBank_A_U_n_26 : STD_LOGIC;
  signal MemBank_A_U_n_27 : STD_LOGIC;
  signal MemBank_A_U_n_5 : STD_LOGIC;
  signal MemBank_A_U_n_6 : STD_LOGIC;
  signal MemBank_A_U_n_7 : STD_LOGIC;
  signal MemBank_A_U_n_9 : STD_LOGIC;
  signal MemBank_A_address01 : STD_LOGIC;
  signal MemBank_A_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MemBank_A_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MemBank_B_U_n_10 : STD_LOGIC;
  signal MemBank_B_U_n_100 : STD_LOGIC;
  signal MemBank_B_U_n_101 : STD_LOGIC;
  signal MemBank_B_U_n_102 : STD_LOGIC;
  signal MemBank_B_U_n_103 : STD_LOGIC;
  signal MemBank_B_U_n_105 : STD_LOGIC;
  signal MemBank_B_U_n_106 : STD_LOGIC;
  signal MemBank_B_U_n_107 : STD_LOGIC;
  signal MemBank_B_U_n_108 : STD_LOGIC;
  signal MemBank_B_U_n_109 : STD_LOGIC;
  signal MemBank_B_U_n_11 : STD_LOGIC;
  signal MemBank_B_U_n_110 : STD_LOGIC;
  signal MemBank_B_U_n_111 : STD_LOGIC;
  signal MemBank_B_U_n_112 : STD_LOGIC;
  signal MemBank_B_U_n_113 : STD_LOGIC;
  signal MemBank_B_U_n_114 : STD_LOGIC;
  signal MemBank_B_U_n_115 : STD_LOGIC;
  signal MemBank_B_U_n_116 : STD_LOGIC;
  signal MemBank_B_U_n_117 : STD_LOGIC;
  signal MemBank_B_U_n_118 : STD_LOGIC;
  signal MemBank_B_U_n_119 : STD_LOGIC;
  signal MemBank_B_U_n_12 : STD_LOGIC;
  signal MemBank_B_U_n_120 : STD_LOGIC;
  signal MemBank_B_U_n_121 : STD_LOGIC;
  signal MemBank_B_U_n_122 : STD_LOGIC;
  signal MemBank_B_U_n_123 : STD_LOGIC;
  signal MemBank_B_U_n_124 : STD_LOGIC;
  signal MemBank_B_U_n_125 : STD_LOGIC;
  signal MemBank_B_U_n_126 : STD_LOGIC;
  signal MemBank_B_U_n_127 : STD_LOGIC;
  signal MemBank_B_U_n_128 : STD_LOGIC;
  signal MemBank_B_U_n_129 : STD_LOGIC;
  signal MemBank_B_U_n_13 : STD_LOGIC;
  signal MemBank_B_U_n_130 : STD_LOGIC;
  signal MemBank_B_U_n_131 : STD_LOGIC;
  signal MemBank_B_U_n_132 : STD_LOGIC;
  signal MemBank_B_U_n_133 : STD_LOGIC;
  signal MemBank_B_U_n_134 : STD_LOGIC;
  signal MemBank_B_U_n_135 : STD_LOGIC;
  signal MemBank_B_U_n_136 : STD_LOGIC;
  signal MemBank_B_U_n_137 : STD_LOGIC;
  signal MemBank_B_U_n_139 : STD_LOGIC;
  signal MemBank_B_U_n_14 : STD_LOGIC;
  signal MemBank_B_U_n_15 : STD_LOGIC;
  signal MemBank_B_U_n_16 : STD_LOGIC;
  signal MemBank_B_U_n_17 : STD_LOGIC;
  signal MemBank_B_U_n_18 : STD_LOGIC;
  signal MemBank_B_U_n_19 : STD_LOGIC;
  signal MemBank_B_U_n_20 : STD_LOGIC;
  signal MemBank_B_U_n_5 : STD_LOGIC;
  signal MemBank_B_U_n_53 : STD_LOGIC;
  signal MemBank_B_U_n_54 : STD_LOGIC;
  signal MemBank_B_U_n_55 : STD_LOGIC;
  signal MemBank_B_U_n_56 : STD_LOGIC;
  signal MemBank_B_U_n_57 : STD_LOGIC;
  signal MemBank_B_U_n_58 : STD_LOGIC;
  signal MemBank_B_U_n_59 : STD_LOGIC;
  signal MemBank_B_U_n_6 : STD_LOGIC;
  signal MemBank_B_U_n_60 : STD_LOGIC;
  signal MemBank_B_U_n_61 : STD_LOGIC;
  signal MemBank_B_U_n_62 : STD_LOGIC;
  signal MemBank_B_U_n_63 : STD_LOGIC;
  signal MemBank_B_U_n_64 : STD_LOGIC;
  signal MemBank_B_U_n_65 : STD_LOGIC;
  signal MemBank_B_U_n_66 : STD_LOGIC;
  signal MemBank_B_U_n_67 : STD_LOGIC;
  signal MemBank_B_U_n_68 : STD_LOGIC;
  signal MemBank_B_U_n_69 : STD_LOGIC;
  signal MemBank_B_U_n_7 : STD_LOGIC;
  signal MemBank_B_U_n_70 : STD_LOGIC;
  signal MemBank_B_U_n_71 : STD_LOGIC;
  signal MemBank_B_U_n_72 : STD_LOGIC;
  signal MemBank_B_U_n_73 : STD_LOGIC;
  signal MemBank_B_U_n_74 : STD_LOGIC;
  signal MemBank_B_U_n_75 : STD_LOGIC;
  signal MemBank_B_U_n_76 : STD_LOGIC;
  signal MemBank_B_U_n_77 : STD_LOGIC;
  signal MemBank_B_U_n_78 : STD_LOGIC;
  signal MemBank_B_U_n_79 : STD_LOGIC;
  signal MemBank_B_U_n_8 : STD_LOGIC;
  signal MemBank_B_U_n_80 : STD_LOGIC;
  signal MemBank_B_U_n_81 : STD_LOGIC;
  signal MemBank_B_U_n_82 : STD_LOGIC;
  signal MemBank_B_U_n_83 : STD_LOGIC;
  signal MemBank_B_U_n_84 : STD_LOGIC;
  signal MemBank_B_U_n_85 : STD_LOGIC;
  signal MemBank_B_U_n_86 : STD_LOGIC;
  signal MemBank_B_U_n_87 : STD_LOGIC;
  signal MemBank_B_U_n_88 : STD_LOGIC;
  signal MemBank_B_U_n_89 : STD_LOGIC;
  signal MemBank_B_U_n_9 : STD_LOGIC;
  signal MemBank_B_U_n_90 : STD_LOGIC;
  signal MemBank_B_U_n_91 : STD_LOGIC;
  signal MemBank_B_U_n_92 : STD_LOGIC;
  signal MemBank_B_U_n_93 : STD_LOGIC;
  signal MemBank_B_U_n_94 : STD_LOGIC;
  signal MemBank_B_U_n_95 : STD_LOGIC;
  signal MemBank_B_U_n_96 : STD_LOGIC;
  signal MemBank_B_U_n_97 : STD_LOGIC;
  signal MemBank_B_U_n_98 : STD_LOGIC;
  signal MemBank_B_U_n_99 : STD_LOGIC;
  signal MemBank_B_address01 : STD_LOGIC;
  signal MemBank_B_address010_out : STD_LOGIC;
  signal MemBank_B_address011_out : STD_LOGIC;
  signal MemBank_B_address1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal MemBank_B_ce01 : STD_LOGIC;
  signal MemBank_B_ce1 : STD_LOGIC;
  signal MemBank_B_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MemBank_B_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MemBank_Out_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal SeparableConv2D_1_w_s_ce0 : STD_LOGIC;
  signal SeparableConv2D_1_w_s_ce1 : STD_LOGIC;
  signal SeparableConv2D_1_w_s_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal SeparableConv2D_1_w_s_q1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal SeparableConv2D_2_w_s_ce0 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_ce1 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal SeparableConv2D_2_w_s_q1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal SeparableConv2D_3_w_s_U_n_10 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_11 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_12 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_13 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_14 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_15 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_16 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_17 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_18 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_19 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_20 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_21 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_22 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_23 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_24 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_25 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_26 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_27 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_28 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_29 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_30 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_31 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_32 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_33 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_34 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_5 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_6 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_7 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_8 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_9 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_ce0 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_ce1 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_10 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_11 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_12 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_13 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_14 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_15 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_16 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_17 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_18 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_19 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_20 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_21 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_22 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_23 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_24 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_25 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_26 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_27 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_28 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_29 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_30 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_31 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_32 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_33 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_34 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_5 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_6 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_7 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_8 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_9 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_ce0 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_ce1 : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[41]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[42]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[43]_i_3_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4_0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[39]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[43]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[44]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[8]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_CS_fsm_state31 : STD_LOGIC;
  signal ap_CS_fsm_state34 : STD_LOGIC;
  signal ap_CS_fsm_state36 : STD_LOGIC;
  signal ap_CS_fsm_state38 : STD_LOGIC;
  signal ap_CS_fsm_state39 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state43 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal ap_block_pp2_stage0_subdone : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_1__3_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_reg_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter2_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter2_reg_n_5 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_input_r_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_451_input_r_ce1 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_kernel_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_451_kernel_address1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_451_kernel_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_451_n_45 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_n_46 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_n_55 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_n_56 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_n_57 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_n_58 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_n_59 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_n_60 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_n_61 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_n_62 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_n_63 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_n_64 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_n_65 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_n_82 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_451_output_r_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_451_output_r_ce0 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_input_r_address1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_427_kernel_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_427_kernel_address1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal grp_depthwise_conv2d_fix_2_fu_427_kernel_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_427_kernel_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_427_n_20 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_28 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_51 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_61 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_62 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_63 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_64 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_65 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_66 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_67 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_68 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_69 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_70 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_71 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_72 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_73 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_74 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_75 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_76 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_n_77 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_427_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_427_output_r_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_fu_475_ap_start_reg : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_input_r_address1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_depthwise_conv2d_fix_fu_475_n_19 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_22 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_23 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_24 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_25 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_26 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_27 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_28 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_29 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_30 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_31 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_32 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_33 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_34 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_35 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_36 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_37 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_38 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_39 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_40 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_41 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_42 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_43 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_44 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_45 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_46 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_47 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_48 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_49 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_5 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_50 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_51 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_52 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_n_9 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_475_output_r_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_max_pooling2d_fix16_fu_525_ap_start_reg : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_input_r_address1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal grp_max_pooling2d_fix16_fu_525_input_r_ce1 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_31 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_32 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_33 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_34 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_35 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_36 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_37 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_38 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_39 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_45 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_46 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_47 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_48 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_49 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_50 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_51 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_52 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_53 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_54 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_55 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_56 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_57 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_58 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_59 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_64 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_65 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_66 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_67 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_68 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_69 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_70 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_71 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_72 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_73 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_74 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_75 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_76 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_525_n_77 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_ap_start_reg : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_ap_start_reg0 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_input_r_ce0 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_10 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_11 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_12 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_13 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_14 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_15 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_16 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_17 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_18 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_19 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_20 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_21 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_22 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_23 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_24 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_25 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_26 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_27 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_28 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_29 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_30 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_31 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_32 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_33 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_34 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_35 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_36 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_37 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_38 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_39 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_40 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_41 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_42 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_43 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_44 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_45 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_46 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_47 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_48 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_49 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_5 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_50 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_6 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_7 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_8 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_n_9 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_495_output_r_we0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_483_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_483_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_1_fu_483_n_20 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_483_n_22 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_483_n_23 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_483_n_7 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_483_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_1_fu_483_output_r_ce0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_513_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_513_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_2_fu_513_n_19 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_513_n_20 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_513_n_7 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_513_n_8 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_513_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_2_fu_513_output_r_ce0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_489_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_489_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_3_fu_489_n_10 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_489_n_11 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_489_n_12 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_489_n_13 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_489_n_5 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_489_n_9 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_489_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_3_fu_489_output_r_ce0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_519_input_r_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_pointwise_conv2d_fix_4_fu_519_n_10 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_519_n_11 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_519_n_24 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_519_n_25 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_519_n_37 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_519_n_5 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_519_n_9 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_519_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_4_fu_519_output_r_ce0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_fu_546_n_10 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_11 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_12 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_13 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_14 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_15 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_16 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_17 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_18 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_19 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_20 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_23 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_24 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_5 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_6 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_7 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_8 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_n_9 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_546_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_fu_546_output_r_ce0 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_ap_start_reg : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_input_r_address0 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal grp_up_sampling2d_fix16_fu_552_n_11 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_12 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_14 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_15 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_16 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_17 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_18 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_19 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_20 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_21 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_22 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_23 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_24 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_25 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_26 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_27 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_28 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_29 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_30 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_31 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_32 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_33 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_34 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_35 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_36 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_37 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_38 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_n_5 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_552_output_r_ce0 : STD_LOGIC;
  signal \i_0_reg_394[0]_i_2_n_5\ : STD_LOGIC;
  signal \i_0_reg_394[0]_i_4_n_5\ : STD_LOGIC;
  signal i_0_reg_394_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \i_0_reg_394_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \i_0_reg_394_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \i_0_reg_394_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \i_0_reg_394_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \i_0_reg_394_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \i_0_reg_394_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \i_0_reg_394_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \i_0_reg_394_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \i_0_reg_394_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \i_0_reg_394_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \i_0_reg_394_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_394_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_0_reg_394_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_0_reg_394_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_0_reg_394_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_394_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_394_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_394_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_394_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_0_reg_394_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_0_reg_394_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_0_reg_394_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_0_reg_394_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_394_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_394_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_394_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_394_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \i_1_reg_405[9]_i_2_n_5\ : STD_LOGIC;
  signal \i_1_reg_405[9]_i_4_n_5\ : STD_LOGIC;
  signal i_1_reg_405_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_2_reg_416[9]_i_3_n_5\ : STD_LOGIC;
  signal i_2_reg_416_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_3_fu_631_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_4_fu_648_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal icmp_ln173_fu_625_p2 : STD_LOGIC;
  signal icmp_ln173_reg_673 : STD_LOGIC;
  signal \icmp_ln173_reg_673[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln197_fu_642_p2 : STD_LOGIC;
  signal \icmp_ln197_reg_692[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln197_reg_692_pp2_iter1_reg : STD_LOGIC;
  signal \icmp_ln197_reg_692_pp2_iter1_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln197_reg_692_reg_n_5_[0]\ : STD_LOGIC;
  signal \^input_data_tready\ : STD_LOGIC;
  signal input_data_data_V_0_ack_out : STD_LOGIC;
  signal input_data_data_V_0_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \input_data_data_V_0_payload_A[15]_i_1_n_5\ : STD_LOGIC;
  signal input_data_data_V_0_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \input_data_data_V_0_payload_B[15]_i_1_n_5\ : STD_LOGIC;
  signal input_data_data_V_0_sel : STD_LOGIC;
  signal input_data_data_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_data_V_0_sel_wr : STD_LOGIC;
  signal input_data_data_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_data_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_data_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_data_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_dest_V_0_payload_A : STD_LOGIC;
  signal \input_data_dest_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_dest_V_0_payload_B : STD_LOGIC;
  signal \input_data_dest_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_dest_V_0_sel : STD_LOGIC;
  signal input_data_dest_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_dest_V_0_sel_wr : STD_LOGIC;
  signal input_data_dest_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_dest_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_dest_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal input_data_id_V_0_payload_A : STD_LOGIC;
  signal \input_data_id_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_id_V_0_payload_B : STD_LOGIC;
  signal \input_data_id_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_id_V_0_sel : STD_LOGIC;
  signal input_data_id_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_id_V_0_sel_wr : STD_LOGIC;
  signal input_data_id_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_id_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_id_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_id_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_id_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_keep_V_0_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_keep_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_keep_V_0_payload_A[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_keep_V_0_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_keep_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_keep_V_0_payload_B[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_keep_V_0_sel : STD_LOGIC;
  signal input_data_keep_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_keep_V_0_sel_wr : STD_LOGIC;
  signal input_data_keep_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_keep_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_keep_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_keep_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_keep_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_last_V_0_payload_A : STD_LOGIC;
  signal \input_data_last_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_last_V_0_payload_B : STD_LOGIC;
  signal \input_data_last_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_last_V_0_sel : STD_LOGIC;
  signal input_data_last_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_last_V_0_sel_wr : STD_LOGIC;
  signal input_data_last_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_last_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_last_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_last_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_last_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_last_V_tm_fu_604_p1 : STD_LOGIC;
  signal input_data_strb_V_0_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_strb_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_strb_V_0_payload_A[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_strb_V_0_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_strb_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_strb_V_0_payload_B[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_strb_V_0_sel : STD_LOGIC;
  signal input_data_strb_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_strb_V_0_sel_wr : STD_LOGIC;
  signal input_data_strb_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_strb_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_strb_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_strb_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_strb_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_user_V_0_payload_A : STD_LOGIC;
  signal \input_data_user_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_user_V_0_payload_B : STD_LOGIC;
  signal \input_data_user_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_user_V_0_sel : STD_LOGIC;
  signal input_data_user_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_user_V_0_sel_wr : STD_LOGIC;
  signal input_data_user_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_user_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_user_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_user_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_user_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal \mul_ln13_reg_750[6]_i_11_n_5\ : STD_LOGIC;
  signal \^output_data_tvalid\ : STD_LOGIC;
  signal output_data_data_V_1_ack_in : STD_LOGIC;
  signal output_data_data_V_1_load_B : STD_LOGIC;
  signal output_data_data_V_1_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \output_data_data_V_1_payload_A[15]_i_1_n_5\ : STD_LOGIC;
  signal output_data_data_V_1_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal output_data_data_V_1_sel : STD_LOGIC;
  signal output_data_data_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_data_V_1_sel_wr : STD_LOGIC;
  signal output_data_data_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal \output_data_data_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_data_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_data_V_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal output_data_dest_V_1_payload_A : STD_LOGIC;
  signal output_data_dest_V_1_payload_B : STD_LOGIC;
  signal output_data_dest_V_1_sel : STD_LOGIC;
  signal output_data_dest_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_dest_V_1_sel_wr : STD_LOGIC;
  signal output_data_dest_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_dest_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \output_data_dest_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_dest_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_id_V_1_payload_A : STD_LOGIC;
  signal output_data_id_V_1_payload_B : STD_LOGIC;
  signal output_data_id_V_1_sel : STD_LOGIC;
  signal output_data_id_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_id_V_1_sel_wr : STD_LOGIC;
  signal output_data_id_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_id_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_id_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_id_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_keep_V_1_load_B : STD_LOGIC;
  signal output_data_keep_V_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_keep_V_1_payload_A[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_keep_V_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal output_data_keep_V_1_sel : STD_LOGIC;
  signal output_data_keep_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_keep_V_1_sel_wr : STD_LOGIC;
  signal output_data_keep_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_keep_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_keep_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_keep_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_last_V_1_payload_A : STD_LOGIC;
  signal output_data_last_V_1_payload_B : STD_LOGIC;
  signal output_data_last_V_1_sel : STD_LOGIC;
  signal output_data_last_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_last_V_1_sel_wr : STD_LOGIC;
  signal output_data_last_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_last_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_last_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_last_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_strb_V_1_load_B : STD_LOGIC;
  signal output_data_strb_V_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_strb_V_1_payload_A[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_strb_V_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal output_data_strb_V_1_sel : STD_LOGIC;
  signal output_data_strb_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_strb_V_1_sel_wr : STD_LOGIC;
  signal output_data_strb_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_strb_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_strb_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_strb_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_user_V_1_payload_A : STD_LOGIC;
  signal output_data_user_V_1_payload_B : STD_LOGIC;
  signal output_data_user_V_1_sel : STD_LOGIC;
  signal output_data_user_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_user_V_1_sel_wr : STD_LOGIC;
  signal output_data_user_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_user_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_user_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_user_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal p_162_in : STD_LOGIC;
  signal reg_235 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_3551 : STD_LOGIC;
  signal \^s_axi_axilites_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel : STD_LOGIC;
  signal sel00 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_14 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_15 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_16 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_17 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_18 : STD_LOGIC;
  signal sig_buffer_dest_V_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_buffer_dest_V_ce0 : STD_LOGIC;
  signal sig_buffer_id_V_U_n_5 : STD_LOGIC;
  signal sig_buffer_id_V_U_n_6 : STD_LOGIC;
  signal sig_buffer_keep_V_q0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_buffer_last_V_U_n_10 : STD_LOGIC;
  signal sig_buffer_last_V_U_n_11 : STD_LOGIC;
  signal sig_buffer_last_V_U_n_12 : STD_LOGIC;
  signal sig_buffer_strb_V_q0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_buffer_user_V_U_n_5 : STD_LOGIC;
  signal sig_buffer_user_V_U_n_6 : STD_LOGIC;
  signal trunc_ln42_fu_1087_p1 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal trunc_ln42_fu_1389_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal trunc_ln42_fu_1399_p1 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal trunc_ln42_fu_816_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \zext_ln176_reg_682[9]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln176_reg_682_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_i_0_reg_394_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_0_reg_394_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[41]_i_1\ : label is "soft_lutpair407";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter1_i_1__3\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \i_1_reg_405[1]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \i_1_reg_405[2]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \i_1_reg_405[3]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \i_1_reg_405[4]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \i_1_reg_405[6]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \i_1_reg_405[7]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \i_1_reg_405[8]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \i_1_reg_405[9]_i_3\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \i_2_reg_416[1]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \i_2_reg_416[2]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \i_2_reg_416[3]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \i_2_reg_416[4]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \i_2_reg_416[6]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \i_2_reg_416[7]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \i_2_reg_416[8]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \i_2_reg_416[9]_i_2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of input_data_data_V_0_sel_rd_i_1 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \input_data_data_V_0_state[1]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of input_data_dest_V_0_sel_wr_i_1 : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of input_data_id_V_0_sel_wr_i_1 : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of input_data_keep_V_0_sel_wr_i_1 : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of input_data_last_V_0_sel_wr_i_1 : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of input_data_strb_V_0_sel_wr_i_1 : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of input_data_user_V_0_sel_wr_i_1 : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \output_data_TDATA[0]_INST_0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \output_data_TDATA[10]_INST_0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \output_data_TDATA[11]_INST_0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \output_data_TDATA[12]_INST_0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \output_data_TDATA[13]_INST_0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \output_data_TDATA[14]_INST_0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \output_data_TDATA[15]_INST_0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \output_data_TDATA[1]_INST_0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \output_data_TDATA[2]_INST_0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \output_data_TDATA[3]_INST_0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \output_data_TDATA[4]_INST_0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \output_data_TDATA[5]_INST_0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \output_data_TDATA[6]_INST_0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \output_data_TDATA[7]_INST_0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \output_data_TDATA[8]_INST_0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \output_data_TDATA[9]_INST_0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \output_data_TKEEP[0]_INST_0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \output_data_TKEEP[1]_INST_0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \output_data_TSTRB[0]_INST_0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \output_data_TSTRB[1]_INST_0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of output_data_data_V_1_sel_rd_i_1 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of output_data_data_V_1_sel_wr_i_1 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \output_data_data_V_1_state[1]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of output_data_dest_V_1_sel_rd_i_1 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of output_data_dest_V_1_sel_wr_i_1 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \output_data_dest_V_1_state[1]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of output_data_id_V_1_sel_rd_i_1 : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of output_data_id_V_1_sel_wr_i_1 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \output_data_id_V_1_state[1]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of output_data_keep_V_1_sel_rd_i_1 : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of output_data_keep_V_1_sel_wr_i_1 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \output_data_keep_V_1_state[1]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of output_data_last_V_1_sel_rd_i_1 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of output_data_last_V_1_sel_wr_i_1 : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \output_data_last_V_1_state[1]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of output_data_strb_V_1_sel_rd_i_1 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of output_data_strb_V_1_sel_wr_i_1 : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \output_data_strb_V_1_state[1]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of output_data_user_V_1_sel_rd_i_1 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \output_data_user_V_1_state[1]_i_1\ : label is "soft_lutpair391";
begin
  input_data_TREADY <= \^input_data_tready\;
  output_data_TVALID <= \^output_data_tvalid\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RDATA(31) <= \<const0>\;
  s_axi_AXILiteS_RDATA(30) <= \<const0>\;
  s_axi_AXILiteS_RDATA(29) <= \<const0>\;
  s_axi_AXILiteS_RDATA(28) <= \<const0>\;
  s_axi_AXILiteS_RDATA(27) <= \<const0>\;
  s_axi_AXILiteS_RDATA(26) <= \<const0>\;
  s_axi_AXILiteS_RDATA(25) <= \<const0>\;
  s_axi_AXILiteS_RDATA(24) <= \<const0>\;
  s_axi_AXILiteS_RDATA(23) <= \<const0>\;
  s_axi_AXILiteS_RDATA(22) <= \<const0>\;
  s_axi_AXILiteS_RDATA(21) <= \<const0>\;
  s_axi_AXILiteS_RDATA(20) <= \<const0>\;
  s_axi_AXILiteS_RDATA(19) <= \<const0>\;
  s_axi_AXILiteS_RDATA(18) <= \<const0>\;
  s_axi_AXILiteS_RDATA(17) <= \<const0>\;
  s_axi_AXILiteS_RDATA(16) <= \<const0>\;
  s_axi_AXILiteS_RDATA(15) <= \<const0>\;
  s_axi_AXILiteS_RDATA(14) <= \<const0>\;
  s_axi_AXILiteS_RDATA(13) <= \<const0>\;
  s_axi_AXILiteS_RDATA(12) <= \<const0>\;
  s_axi_AXILiteS_RDATA(11) <= \<const0>\;
  s_axi_AXILiteS_RDATA(10) <= \<const0>\;
  s_axi_AXILiteS_RDATA(9) <= \<const0>\;
  s_axi_AXILiteS_RDATA(8) <= \<const0>\;
  s_axi_AXILiteS_RDATA(7) <= \^s_axi_axilites_rdata\(7);
  s_axi_AXILiteS_RDATA(6) <= \<const0>\;
  s_axi_AXILiteS_RDATA(5) <= \<const0>\;
  s_axi_AXILiteS_RDATA(4) <= \<const0>\;
  s_axi_AXILiteS_RDATA(3 downto 0) <= \^s_axi_axilites_rdata\(3 downto 0);
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
MemBank_A_U: entity work.bd_0_hls_inst_0_network_MemBank_A
     port map (
      ADDRARDADDR(13) => grp_padding2d_fix16_fu_495_n_36,
      ADDRARDADDR(12) => grp_padding2d_fix16_fu_495_n_37,
      ADDRARDADDR(11) => grp_padding2d_fix16_fu_495_n_38,
      ADDRARDADDR(10) => grp_padding2d_fix16_fu_495_n_39,
      ADDRARDADDR(9) => grp_padding2d_fix16_fu_495_n_40,
      ADDRARDADDR(8) => grp_padding2d_fix16_fu_495_n_41,
      ADDRARDADDR(7) => grp_padding2d_fix16_fu_495_n_42,
      ADDRARDADDR(6) => grp_padding2d_fix16_fu_495_n_43,
      ADDRARDADDR(5) => grp_padding2d_fix16_fu_495_n_44,
      ADDRARDADDR(4) => grp_padding2d_fix16_fu_495_n_45,
      ADDRARDADDR(3) => grp_padding2d_fix16_fu_495_n_46,
      ADDRARDADDR(2) => grp_padding2d_fix16_fu_495_n_47,
      ADDRARDADDR(1) => grp_padding2d_fix16_fu_495_n_48,
      ADDRARDADDR(0) => grp_padding2d_fix16_fu_495_n_49,
      MemBank_A_address01 => MemBank_A_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      MemBank_B_ce01 => MemBank_B_ce01,
      Q(11) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(10) => ap_CS_fsm_state38,
      Q(9) => ap_CS_fsm_state34,
      Q(8) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(7) => ap_CS_fsm_state26,
      Q(6) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(5) => ap_CS_fsm_state18,
      Q(4) => ap_CS_fsm_state16,
      Q(3) => ap_CS_fsm_state14,
      Q(2) => ap_CS_fsm_state10,
      Q(1) => sel00,
      Q(0) => ap_CS_fsm_state2,
      WEA(1) => grp_depthwise_conv2d_fix_fu_475_n_22,
      WEA(0) => grp_depthwise_conv2d_fix_fu_475_n_23,
      \ap_CS_fsm_reg[25]\ => MemBank_A_U_n_5,
      \ap_CS_fsm_reg[25]_0\ => MemBank_A_U_n_9,
      \ap_CS_fsm_reg[31]\ => MemBank_A_U_n_6,
      \ap_CS_fsm_reg[39]\ => MemBank_A_U_n_7,
      ap_clk => ap_clk,
      d0(15 downto 0) => MemBank_A_d0(15 downto 0),
      input_data_data_V_0_sel => input_data_data_V_0_sel,
      input_data_data_V_0_sel_rd_reg => MemBank_A_U_n_12,
      input_data_data_V_0_sel_rd_reg_0 => MemBank_A_U_n_13,
      input_data_data_V_0_sel_rd_reg_1 => MemBank_A_U_n_14,
      input_data_data_V_0_sel_rd_reg_10 => MemBank_A_U_n_23,
      input_data_data_V_0_sel_rd_reg_11 => MemBank_A_U_n_24,
      input_data_data_V_0_sel_rd_reg_12 => MemBank_A_U_n_25,
      input_data_data_V_0_sel_rd_reg_13 => MemBank_A_U_n_26,
      input_data_data_V_0_sel_rd_reg_14 => MemBank_A_U_n_27,
      input_data_data_V_0_sel_rd_reg_2 => MemBank_A_U_n_15,
      input_data_data_V_0_sel_rd_reg_3 => MemBank_A_U_n_16,
      input_data_data_V_0_sel_rd_reg_4 => MemBank_A_U_n_17,
      input_data_data_V_0_sel_rd_reg_5 => MemBank_A_U_n_18,
      input_data_data_V_0_sel_rd_reg_6 => MemBank_A_U_n_19,
      input_data_data_V_0_sel_rd_reg_7 => MemBank_A_U_n_20,
      input_data_data_V_0_sel_rd_reg_8 => MemBank_A_U_n_21,
      input_data_data_V_0_sel_rd_reg_9 => MemBank_A_U_n_22,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0 => grp_max_pooling2d_fix16_fu_525_n_39,
      ram_reg_2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      ram_reg_7(15 downto 0) => input_data_data_V_0_payload_A(15 downto 0),
      ram_reg_7_0(15 downto 0) => input_data_data_V_0_payload_B(15 downto 0),
      ram_reg_7_1(1) => grp_depthwise_conv2d_fix_fu_475_n_24,
      ram_reg_7_1(0) => grp_depthwise_conv2d_fix_fu_475_n_25
    );
MemBank_B_U: entity work.bd_0_hls_inst_0_network_MemBank_B
     port map (
      A(15) => MemBank_B_U_n_5,
      A(14) => MemBank_B_U_n_6,
      A(13) => MemBank_B_U_n_7,
      A(12) => MemBank_B_U_n_8,
      A(11) => MemBank_B_U_n_9,
      A(10) => MemBank_B_U_n_10,
      A(9) => MemBank_B_U_n_11,
      A(8) => MemBank_B_U_n_12,
      A(7) => MemBank_B_U_n_13,
      A(6) => MemBank_B_U_n_14,
      A(5) => MemBank_B_U_n_15,
      A(4) => MemBank_B_U_n_16,
      A(3) => MemBank_B_U_n_17,
      A(2) => MemBank_B_U_n_18,
      A(1) => MemBank_B_U_n_19,
      A(0) => MemBank_B_U_n_20,
      ADDRARDADDR(13) => grp_padding2d_fix16_fu_495_n_6,
      ADDRARDADDR(12) => grp_padding2d_fix16_fu_495_n_7,
      ADDRARDADDR(11) => grp_padding2d_fix16_fu_495_n_8,
      ADDRARDADDR(10) => grp_padding2d_fix16_fu_495_n_9,
      ADDRARDADDR(9) => grp_padding2d_fix16_fu_495_n_10,
      ADDRARDADDR(8) => grp_padding2d_fix16_fu_495_n_11,
      ADDRARDADDR(7) => grp_padding2d_fix16_fu_495_n_12,
      ADDRARDADDR(6) => grp_padding2d_fix16_fu_495_n_13,
      ADDRARDADDR(5) => grp_padding2d_fix16_fu_495_n_14,
      ADDRARDADDR(4) => grp_padding2d_fix16_fu_495_n_15,
      ADDRARDADDR(3) => grp_padding2d_fix16_fu_495_n_16,
      ADDRARDADDR(2) => grp_padding2d_fix16_fu_495_n_17,
      ADDRARDADDR(1) => grp_padding2d_fix16_fu_495_n_18,
      ADDRARDADDR(0) => grp_padding2d_fix16_fu_495_n_19,
      ADDRBWRADDR(13 downto 0) => MemBank_B_address1(13 downto 0),
      CO(0) => MemBank_B_U_n_101,
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_ce1 => MemBank_B_ce1,
      Q(15 downto 0) => reg_235(15 downto 0),
      S(3) => grp_max_pooling2d_fix16_fu_525_n_31,
      S(2) => grp_max_pooling2d_fix16_fu_525_n_32,
      S(1) => grp_max_pooling2d_fix16_fu_525_n_33,
      S(0) => grp_max_pooling2d_fix16_fu_525_n_34,
      WEA(1) => grp_pointwise_conv2d_fix_3_fu_489_n_9,
      WEA(0) => grp_pointwise_conv2d_fix_3_fu_489_n_10,
      \ap_CS_fsm_reg[25]\ => MemBank_B_U_n_136,
      \ap_CS_fsm_reg[31]\ => MemBank_B_U_n_103,
      \ap_CS_fsm_reg[31]_0\ => MemBank_B_U_n_105,
      \ap_CS_fsm_reg[31]_1\ => MemBank_B_U_n_106,
      \ap_CS_fsm_reg[31]_10\ => MemBank_B_U_n_115,
      \ap_CS_fsm_reg[31]_11\ => MemBank_B_U_n_116,
      \ap_CS_fsm_reg[31]_12\ => MemBank_B_U_n_117,
      \ap_CS_fsm_reg[31]_13\ => MemBank_B_U_n_118,
      \ap_CS_fsm_reg[31]_14\ => MemBank_B_U_n_119,
      \ap_CS_fsm_reg[31]_2\ => MemBank_B_U_n_107,
      \ap_CS_fsm_reg[31]_3\ => MemBank_B_U_n_108,
      \ap_CS_fsm_reg[31]_4\ => MemBank_B_U_n_109,
      \ap_CS_fsm_reg[31]_5\ => MemBank_B_U_n_110,
      \ap_CS_fsm_reg[31]_6\ => MemBank_B_U_n_111,
      \ap_CS_fsm_reg[31]_7\ => MemBank_B_U_n_112,
      \ap_CS_fsm_reg[31]_8\ => MemBank_B_U_n_113,
      \ap_CS_fsm_reg[31]_9\ => MemBank_B_U_n_114,
      \ap_CS_fsm_reg[39]\ => MemBank_B_U_n_139,
      \ap_CS_fsm_reg[7]\ => MemBank_B_U_n_120,
      \ap_CS_fsm_reg[7]_0\ => MemBank_B_U_n_121,
      \ap_CS_fsm_reg[7]_1\ => MemBank_B_U_n_122,
      \ap_CS_fsm_reg[7]_10\ => MemBank_B_U_n_131,
      \ap_CS_fsm_reg[7]_11\ => MemBank_B_U_n_132,
      \ap_CS_fsm_reg[7]_12\ => MemBank_B_U_n_133,
      \ap_CS_fsm_reg[7]_13\ => MemBank_B_U_n_134,
      \ap_CS_fsm_reg[7]_14\ => MemBank_B_U_n_135,
      \ap_CS_fsm_reg[7]_2\ => MemBank_B_U_n_123,
      \ap_CS_fsm_reg[7]_3\ => MemBank_B_U_n_124,
      \ap_CS_fsm_reg[7]_4\ => MemBank_B_U_n_125,
      \ap_CS_fsm_reg[7]_5\ => MemBank_B_U_n_126,
      \ap_CS_fsm_reg[7]_6\ => MemBank_B_U_n_127,
      \ap_CS_fsm_reg[7]_7\ => MemBank_B_U_n_128,
      \ap_CS_fsm_reg[7]_8\ => MemBank_B_U_n_129,
      \ap_CS_fsm_reg[7]_9\ => MemBank_B_U_n_130,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => MemBank_B_U_n_137,
      d0(15) => grp_pointwise_conv2d_fix_fu_546_n_5,
      d0(14) => grp_pointwise_conv2d_fix_fu_546_n_6,
      d0(13) => grp_pointwise_conv2d_fix_fu_546_n_7,
      d0(12) => grp_pointwise_conv2d_fix_fu_546_n_8,
      d0(11) => grp_pointwise_conv2d_fix_fu_546_n_9,
      d0(10) => grp_pointwise_conv2d_fix_fu_546_n_10,
      d0(9) => grp_pointwise_conv2d_fix_fu_546_n_11,
      d0(8) => grp_pointwise_conv2d_fix_fu_546_n_12,
      d0(7) => grp_pointwise_conv2d_fix_fu_546_n_13,
      d0(6) => grp_pointwise_conv2d_fix_fu_546_n_14,
      d0(5) => grp_pointwise_conv2d_fix_fu_546_n_15,
      d0(4) => grp_pointwise_conv2d_fix_fu_546_n_16,
      d0(3) => grp_pointwise_conv2d_fix_fu_546_n_17,
      d0(2) => grp_pointwise_conv2d_fix_fu_546_n_18,
      d0(1) => grp_pointwise_conv2d_fix_fu_546_n_19,
      d0(0) => grp_pointwise_conv2d_fix_fu_546_n_20,
      p => grp_depthwise_conv2d_fix_fu_475_n_5,
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      q1(15 downto 0) => MemBank_B_q1(15 downto 0),
      ram_reg_0(13) => ap_CS_fsm_pp1_stage0,
      ram_reg_0(12) => \ap_CS_fsm_reg_n_5_[39]\,
      ram_reg_0(11) => ap_CS_fsm_state36,
      ram_reg_0(10) => ap_CS_fsm_state34,
      ram_reg_0(9) => \ap_CS_fsm_reg_n_5_[31]\,
      ram_reg_0(8) => ap_CS_fsm_state30,
      ram_reg_0(7) => ap_CS_fsm_state28,
      ram_reg_0(6) => ap_CS_fsm_state26,
      ram_reg_0(5) => \ap_CS_fsm_reg_n_5_[23]\,
      ram_reg_0(4) => ap_CS_fsm_state22,
      ram_reg_0(3) => ap_CS_fsm_state20,
      ram_reg_0(2) => ap_CS_fsm_state12,
      ram_reg_0(1) => sel00,
      ram_reg_0(0) => ap_CS_fsm_state4,
      ram_reg_0_0 => grp_padding2d_fix16_fu_495_n_5,
      ram_reg_7(15) => MemBank_B_U_n_53,
      ram_reg_7(14) => MemBank_B_U_n_54,
      ram_reg_7(13) => MemBank_B_U_n_55,
      ram_reg_7(12) => MemBank_B_U_n_56,
      ram_reg_7(11) => MemBank_B_U_n_57,
      ram_reg_7(10) => MemBank_B_U_n_58,
      ram_reg_7(9) => MemBank_B_U_n_59,
      ram_reg_7(8) => MemBank_B_U_n_60,
      ram_reg_7(7) => MemBank_B_U_n_61,
      ram_reg_7(6) => MemBank_B_U_n_62,
      ram_reg_7(5) => MemBank_B_U_n_63,
      ram_reg_7(4) => MemBank_B_U_n_64,
      ram_reg_7(3) => MemBank_B_U_n_65,
      ram_reg_7(2) => MemBank_B_U_n_66,
      ram_reg_7(1) => MemBank_B_U_n_67,
      ram_reg_7(0) => MemBank_B_U_n_68,
      ram_reg_7_0(15) => MemBank_B_U_n_69,
      ram_reg_7_0(14) => MemBank_B_U_n_70,
      ram_reg_7_0(13) => MemBank_B_U_n_71,
      ram_reg_7_0(12) => MemBank_B_U_n_72,
      ram_reg_7_0(11) => MemBank_B_U_n_73,
      ram_reg_7_0(10) => MemBank_B_U_n_74,
      ram_reg_7_0(9) => MemBank_B_U_n_75,
      ram_reg_7_0(8) => MemBank_B_U_n_76,
      ram_reg_7_0(7) => MemBank_B_U_n_77,
      ram_reg_7_0(6) => MemBank_B_U_n_78,
      ram_reg_7_0(5) => MemBank_B_U_n_79,
      ram_reg_7_0(4) => MemBank_B_U_n_80,
      ram_reg_7_0(3) => MemBank_B_U_n_81,
      ram_reg_7_0(2) => MemBank_B_U_n_82,
      ram_reg_7_0(1) => MemBank_B_U_n_83,
      ram_reg_7_0(0) => MemBank_B_U_n_84,
      ram_reg_7_1(15) => MemBank_B_U_n_85,
      ram_reg_7_1(14) => MemBank_B_U_n_86,
      ram_reg_7_1(13) => MemBank_B_U_n_87,
      ram_reg_7_1(12) => MemBank_B_U_n_88,
      ram_reg_7_1(11) => MemBank_B_U_n_89,
      ram_reg_7_1(10) => MemBank_B_U_n_90,
      ram_reg_7_1(9) => MemBank_B_U_n_91,
      ram_reg_7_1(8) => MemBank_B_U_n_92,
      ram_reg_7_1(7) => MemBank_B_U_n_93,
      ram_reg_7_1(6) => MemBank_B_U_n_94,
      ram_reg_7_1(5) => MemBank_B_U_n_95,
      ram_reg_7_1(4) => MemBank_B_U_n_96,
      ram_reg_7_1(3) => MemBank_B_U_n_97,
      ram_reg_7_1(2) => MemBank_B_U_n_98,
      ram_reg_7_1(1) => MemBank_B_U_n_99,
      ram_reg_7_1(0) => MemBank_B_U_n_100,
      ram_reg_7_2(0) => MemBank_B_U_n_102,
      ram_reg_7_3(1) => grp_pointwise_conv2d_fix_3_fu_489_n_11,
      ram_reg_7_3(0) => grp_pointwise_conv2d_fix_3_fu_489_n_12,
      reg_3551 => reg_3551,
      \select_ln29_2_reg_887_reg[13]\(3) => grp_max_pooling2d_fix16_fu_525_n_35,
      \select_ln29_2_reg_887_reg[13]\(2) => grp_max_pooling2d_fix16_fu_525_n_36,
      \select_ln29_2_reg_887_reg[13]\(1) => grp_max_pooling2d_fix16_fu_525_n_37,
      \select_ln29_2_reg_887_reg[13]\(0) => grp_max_pooling2d_fix16_fu_525_n_38,
      trunc_ln42_fu_1087_p1(16) => trunc_ln42_fu_1087_p1(21),
      trunc_ln42_fu_1087_p1(15 downto 0) => trunc_ln42_fu_1087_p1(15 downto 0),
      trunc_ln42_fu_1389_p1(16) => trunc_ln42_fu_1389_p1(22),
      trunc_ln42_fu_1389_p1(15 downto 0) => trunc_ln42_fu_1389_p1(15 downto 0),
      trunc_ln42_fu_1399_p1(16) => trunc_ln42_fu_1399_p1(21),
      trunc_ln42_fu_1399_p1(15 downto 0) => trunc_ln42_fu_1399_p1(15 downto 0),
      trunc_ln42_fu_816_p1(16) => trunc_ln42_fu_816_p1(22),
      trunc_ln42_fu_816_p1(15 downto 0) => trunc_ln42_fu_816_p1(15 downto 0)
    );
MemBank_Out_U: entity work.bd_0_hls_inst_0_network_MemBank_Out
     port map (
      D(15 downto 0) => MemBank_Out_q0(15 downto 0),
      Q(1) => ap_CS_fsm_pp2_stage0,
      Q(0) => ap_CS_fsm_pp1_stage0,
      ap_block_pp2_stage0_subdone => ap_block_pp2_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      icmp_ln173_reg_673 => icmp_ln173_reg_673,
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg(9 downto 0) => i_2_reg_416_reg(9 downto 0),
      ram_reg_0(9 downto 0) => zext_ln176_reg_682_reg(9 downto 0)
    );
SeparableConv2D_1_w_s_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_1_w_s
     port map (
      ADDRARDADDR(7 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_kernel_address0(7 downto 0),
      ADDRBWRADDR(7 downto 1) => grp_depthwise_conv2d_fix_2_fu_427_kernel_address1(7 downto 1),
      ADDRBWRADDR(0) => grp_depthwise_conv2d_fix_2_fu_427_n_28,
      DOADO(14 downto 0) => SeparableConv2D_1_w_s_q0(14 downto 0),
      DOBDO(14 downto 0) => SeparableConv2D_1_w_s_q1(14 downto 0),
      SeparableConv2D_1_w_s_ce0 => SeparableConv2D_1_w_s_ce0,
      SeparableConv2D_1_w_s_ce1 => SeparableConv2D_1_w_s_ce1,
      ap_clk => ap_clk
    );
SeparableConv2D_2_w_s_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_2_w_s
     port map (
      ADDRARDADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_451_kernel_address0(6 downto 0),
      ADDRBWRADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_451_kernel_address1(6 downto 0),
      DOADO(14 downto 0) => SeparableConv2D_2_w_s_q0(14 downto 0),
      DOBDO(14 downto 0) => SeparableConv2D_2_w_s_q1(14 downto 0),
      SeparableConv2D_2_w_s_ce0 => SeparableConv2D_2_w_s_ce0,
      SeparableConv2D_2_w_s_ce1 => SeparableConv2D_2_w_s_ce1,
      ap_clk => ap_clk
    );
SeparableConv2D_3_w_s_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_3_w_s
     port map (
      ADDRARDADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_451_kernel_address0(6 downto 0),
      ADDRBWRADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_451_kernel_address1(6 downto 0),
      B(14) => SeparableConv2D_3_w_s_U_n_5,
      B(13) => SeparableConv2D_3_w_s_U_n_6,
      B(12) => SeparableConv2D_3_w_s_U_n_7,
      B(11) => SeparableConv2D_3_w_s_U_n_8,
      B(10) => SeparableConv2D_3_w_s_U_n_9,
      B(9) => SeparableConv2D_3_w_s_U_n_10,
      B(8) => SeparableConv2D_3_w_s_U_n_11,
      B(7) => SeparableConv2D_3_w_s_U_n_12,
      B(6) => SeparableConv2D_3_w_s_U_n_13,
      B(5) => SeparableConv2D_3_w_s_U_n_14,
      B(4) => SeparableConv2D_3_w_s_U_n_15,
      B(3) => SeparableConv2D_3_w_s_U_n_16,
      B(2) => SeparableConv2D_3_w_s_U_n_17,
      B(1) => SeparableConv2D_3_w_s_U_n_18,
      B(0) => SeparableConv2D_3_w_s_U_n_19,
      DOADO(14 downto 0) => SeparableConv2D_2_w_s_q0(14 downto 0),
      DOBDO(14 downto 0) => SeparableConv2D_2_w_s_q1(14 downto 0),
      Q(0) => ap_CS_fsm_state30,
      SeparableConv2D_3_w_s_ce0 => SeparableConv2D_3_w_s_ce0,
      SeparableConv2D_3_w_s_ce1 => SeparableConv2D_3_w_s_ce1,
      ap_clk => ap_clk,
      p(0) => ap_CS_fsm_pp0_stage4,
      q0_reg(14) => SeparableConv2D_3_w_s_U_n_20,
      q0_reg(13) => SeparableConv2D_3_w_s_U_n_21,
      q0_reg(12) => SeparableConv2D_3_w_s_U_n_22,
      q0_reg(11) => SeparableConv2D_3_w_s_U_n_23,
      q0_reg(10) => SeparableConv2D_3_w_s_U_n_24,
      q0_reg(9) => SeparableConv2D_3_w_s_U_n_25,
      q0_reg(8) => SeparableConv2D_3_w_s_U_n_26,
      q0_reg(7) => SeparableConv2D_3_w_s_U_n_27,
      q0_reg(6) => SeparableConv2D_3_w_s_U_n_28,
      q0_reg(5) => SeparableConv2D_3_w_s_U_n_29,
      q0_reg(4) => SeparableConv2D_3_w_s_U_n_30,
      q0_reg(3) => SeparableConv2D_3_w_s_U_n_31,
      q0_reg(2) => SeparableConv2D_3_w_s_U_n_32,
      q0_reg(1) => SeparableConv2D_3_w_s_U_n_33,
      q0_reg(0) => SeparableConv2D_3_w_s_U_n_34,
      q0_reg_0(14) => grp_depthwise_conv2d_fix_1_fu_451_kernel_q0(15),
      q0_reg_0(13 downto 0) => grp_depthwise_conv2d_fix_1_fu_451_kernel_q0(13 downto 0),
      reg_3551 => reg_3551
    );
SeparableConv2D_4_w_s_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_4_w_s
     port map (
      ADDRARDADDR(7 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_kernel_address0(7 downto 0),
      ADDRBWRADDR(7 downto 1) => grp_depthwise_conv2d_fix_2_fu_427_kernel_address1(7 downto 1),
      ADDRBWRADDR(0) => grp_depthwise_conv2d_fix_2_fu_427_n_28,
      B(14) => SeparableConv2D_4_w_s_U_n_5,
      B(13) => SeparableConv2D_4_w_s_U_n_6,
      B(12) => SeparableConv2D_4_w_s_U_n_7,
      B(11) => SeparableConv2D_4_w_s_U_n_8,
      B(10) => SeparableConv2D_4_w_s_U_n_9,
      B(9) => SeparableConv2D_4_w_s_U_n_10,
      B(8) => SeparableConv2D_4_w_s_U_n_11,
      B(7) => SeparableConv2D_4_w_s_U_n_12,
      B(6) => SeparableConv2D_4_w_s_U_n_13,
      B(5) => SeparableConv2D_4_w_s_U_n_14,
      B(4) => SeparableConv2D_4_w_s_U_n_15,
      B(3) => SeparableConv2D_4_w_s_U_n_16,
      B(2) => SeparableConv2D_4_w_s_U_n_17,
      B(1) => SeparableConv2D_4_w_s_U_n_18,
      B(0) => SeparableConv2D_4_w_s_U_n_19,
      DOADO(14 downto 0) => SeparableConv2D_1_w_s_q0(14 downto 0),
      DOBDO(14 downto 0) => SeparableConv2D_1_w_s_q1(14 downto 0),
      Q(0) => ap_CS_fsm_state38,
      SeparableConv2D_4_w_s_ce0 => SeparableConv2D_4_w_s_ce0,
      SeparableConv2D_4_w_s_ce1 => SeparableConv2D_4_w_s_ce1,
      ap_clk => ap_clk,
      p => grp_depthwise_conv2d_fix_2_fu_427_n_20,
      p_0(0) => ap_CS_fsm_pp0_stage4_0,
      q0_reg(14) => SeparableConv2D_4_w_s_U_n_20,
      q0_reg(13) => SeparableConv2D_4_w_s_U_n_21,
      q0_reg(12) => SeparableConv2D_4_w_s_U_n_22,
      q0_reg(11) => SeparableConv2D_4_w_s_U_n_23,
      q0_reg(10) => SeparableConv2D_4_w_s_U_n_24,
      q0_reg(9) => SeparableConv2D_4_w_s_U_n_25,
      q0_reg(8) => SeparableConv2D_4_w_s_U_n_26,
      q0_reg(7) => SeparableConv2D_4_w_s_U_n_27,
      q0_reg(6) => SeparableConv2D_4_w_s_U_n_28,
      q0_reg(5) => SeparableConv2D_4_w_s_U_n_29,
      q0_reg(4) => SeparableConv2D_4_w_s_U_n_30,
      q0_reg(3) => SeparableConv2D_4_w_s_U_n_31,
      q0_reg(2) => SeparableConv2D_4_w_s_U_n_32,
      q0_reg(1) => SeparableConv2D_4_w_s_U_n_33,
      q0_reg(0) => SeparableConv2D_4_w_s_U_n_34,
      q0_reg_0(14) => grp_depthwise_conv2d_fix_2_fu_427_kernel_q0(15),
      q0_reg_0(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_kernel_q0(13 downto 0),
      q0_reg_1(14) => grp_depthwise_conv2d_fix_2_fu_427_kernel_q1(15),
      q0_reg_1(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_kernel_q1(13 downto 0)
    );
\ap_CS_fsm[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800800"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I1 => ap_CS_fsm_state2,
      I2 => input_data_last_V_0_sel,
      I3 => input_data_last_V_0_payload_A,
      I4 => input_data_last_V_0_payload_B,
      O => \ap_CS_fsm[2]_i_1__6_n_5\
    );
\ap_CS_fsm[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln173_fu_625_p2,
      I2 => ap_enable_reg_pp1_iter0,
      O => ap_NS_fsm(41)
    );
\ap_CS_fsm[41]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => i_1_reg_405_reg(9),
      I1 => i_1_reg_405_reg(7),
      I2 => i_1_reg_405_reg(8),
      I3 => \ap_CS_fsm[41]_i_3_n_5\,
      I4 => i_1_reg_405_reg(6),
      O => icmp_ln173_fu_625_p2
    );
\ap_CS_fsm[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => i_1_reg_405_reg(3),
      I1 => i_1_reg_405_reg(0),
      I2 => i_1_reg_405_reg(1),
      I3 => i_1_reg_405_reg(2),
      I4 => i_1_reg_405_reg(4),
      I5 => i_1_reg_405_reg(5),
      O => \ap_CS_fsm[41]_i_3_n_5\
    );
\ap_CS_fsm[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state43,
      I1 => \ap_CS_fsm[42]_i_2_n_5\,
      I2 => ap_CS_fsm_pp2_stage0,
      O => ap_NS_fsm(42)
    );
\ap_CS_fsm[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => icmp_ln197_fu_642_p2,
      I1 => ap_enable_reg_pp2_iter0,
      I2 => ap_enable_reg_pp2_iter2_reg_n_5,
      I3 => ap_enable_reg_pp2_iter1_reg_n_5,
      I4 => ap_block_pp2_stage0_subdone,
      O => \ap_CS_fsm[42]_i_2_n_5\
    );
\ap_CS_fsm[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020002000200"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => ap_block_pp2_stage0_subdone,
      I2 => ap_enable_reg_pp2_iter1_reg_n_5,
      I3 => ap_enable_reg_pp2_iter2_reg_n_5,
      I4 => ap_enable_reg_pp2_iter0,
      I5 => icmp_ln197_fu_642_p2,
      O => ap_NS_fsm(43)
    );
\ap_CS_fsm[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => i_2_reg_416_reg(9),
      I1 => i_2_reg_416_reg(7),
      I2 => i_2_reg_416_reg(8),
      I3 => \ap_CS_fsm[43]_i_3_n_5\,
      I4 => i_2_reg_416_reg(6),
      O => icmp_ln197_fu_642_p2
    );
\ap_CS_fsm[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => i_2_reg_416_reg(3),
      I1 => i_2_reg_416_reg(0),
      I2 => i_2_reg_416_reg(1),
      I3 => i_2_reg_416_reg(2),
      I4 => i_2_reg_416_reg(4),
      I5 => i_2_reg_416_reg(5),
      O => \ap_CS_fsm[43]_i_3_n_5\
    );
\ap_CS_fsm[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[43]\,
      I1 => ap_done,
      I2 => \ap_CS_fsm_reg_n_5_[44]\,
      O => ap_NS_fsm(44)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => \ap_CS_fsm_reg_n_5_[10]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => \ap_CS_fsm_reg_n_5_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => \ap_CS_fsm_reg_n_5_[16]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => \ap_CS_fsm_reg_n_5_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => \ap_CS_fsm_reg_n_5_[20]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => \ap_CS_fsm_reg_n_5_[23]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(24),
      Q => \ap_CS_fsm_reg_n_5_[24]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(25),
      Q => ap_CS_fsm_state26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(26),
      Q => \ap_CS_fsm_reg_n_5_[26]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(27),
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(28),
      Q => \ap_CS_fsm_reg_n_5_[28]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(29),
      Q => ap_CS_fsm_state30,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__6_n_5\,
      Q => \ap_CS_fsm_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(30),
      Q => ap_CS_fsm_state31,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(31),
      Q => \ap_CS_fsm_reg_n_5_[31]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(32),
      Q => \ap_CS_fsm_reg_n_5_[32]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(33),
      Q => ap_CS_fsm_state34,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(34),
      Q => \ap_CS_fsm_reg_n_5_[34]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(35),
      Q => ap_CS_fsm_state36,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(36),
      Q => \ap_CS_fsm_reg_n_5_[36]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(37),
      Q => ap_CS_fsm_state38,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(38),
      Q => ap_CS_fsm_state39,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(39),
      Q => \ap_CS_fsm_reg_n_5_[39]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(40),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(41),
      Q => ap_CS_fsm_state43,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(42),
      Q => ap_CS_fsm_pp2_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(43),
      Q => \ap_CS_fsm_reg_n_5_[43]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(44),
      Q => \ap_CS_fsm_reg_n_5_[44]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => sel00,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \ap_CS_fsm_reg_n_5_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_4_fu_519_n_10,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => icmp_ln173_fu_625_p2,
      O => \ap_enable_reg_pp1_iter1_i_1__3_n_5\
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter1_i_1__3_n_5\,
      Q => ap_enable_reg_pp1_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_CS_fsm_state43,
      I2 => ap_rst_n,
      I3 => ap_block_pp2_stage0_subdone,
      I4 => ap_CS_fsm_pp2_stage0,
      I5 => icmp_ln197_fu_642_p2,
      O => ap_enable_reg_pp2_iter0_i_1_n_5
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0_i_1_n_5,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_enable_reg_pp2_iter1_reg_n_5,
      I2 => ap_rst_n,
      I3 => icmp_ln197_fu_642_p2,
      I4 => ap_block_pp2_stage0_subdone,
      O => ap_enable_reg_pp2_iter1_i_1_n_5
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1_i_1_n_5,
      Q => ap_enable_reg_pp2_iter1_reg_n_5,
      R => '0'
    );
ap_enable_reg_pp2_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter1_reg_n_5,
      I1 => ap_enable_reg_pp2_iter2_reg_n_5,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_state43,
      I4 => ap_block_pp2_stage0_subdone,
      O => ap_enable_reg_pp2_iter2_i_1_n_5
    );
ap_enable_reg_pp2_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter2_i_1_n_5,
      Q => ap_enable_reg_pp2_iter2_reg_n_5,
      R => '0'
    );
grp_depthwise_conv2d_fix_1_fu_451: entity work.bd_0_hls_inst_0_depthwise_conv2d_fix_1
     port map (
      A(15) => MemBank_B_U_n_5,
      A(14) => MemBank_B_U_n_6,
      A(13) => MemBank_B_U_n_7,
      A(12) => MemBank_B_U_n_8,
      A(11) => MemBank_B_U_n_9,
      A(10) => MemBank_B_U_n_10,
      A(9) => MemBank_B_U_n_11,
      A(8) => MemBank_B_U_n_12,
      A(7) => MemBank_B_U_n_13,
      A(6) => MemBank_B_U_n_14,
      A(5) => MemBank_B_U_n_15,
      A(4) => MemBank_B_U_n_16,
      A(3) => MemBank_B_U_n_17,
      A(2) => MemBank_B_U_n_18,
      A(1) => MemBank_B_U_n_19,
      A(0) => MemBank_B_U_n_20,
      ADDRARDADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_451_kernel_address0(6 downto 0),
      ADDRBWRADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_451_kernel_address1(6 downto 0),
      B(14) => SeparableConv2D_3_w_s_U_n_5,
      B(13) => SeparableConv2D_3_w_s_U_n_6,
      B(12) => SeparableConv2D_3_w_s_U_n_7,
      B(11) => SeparableConv2D_3_w_s_U_n_8,
      B(10) => SeparableConv2D_3_w_s_U_n_9,
      B(9) => SeparableConv2D_3_w_s_U_n_10,
      B(8) => SeparableConv2D_3_w_s_U_n_11,
      B(7) => SeparableConv2D_3_w_s_U_n_12,
      B(6) => SeparableConv2D_3_w_s_U_n_13,
      B(5) => SeparableConv2D_3_w_s_U_n_14,
      B(4) => SeparableConv2D_3_w_s_U_n_15,
      B(3) => SeparableConv2D_3_w_s_U_n_16,
      B(2) => SeparableConv2D_3_w_s_U_n_17,
      B(1) => SeparableConv2D_3_w_s_U_n_18,
      B(0) => SeparableConv2D_3_w_s_U_n_19,
      D(3 downto 2) => ap_NS_fsm(30 downto 29),
      D(1 downto 0) => ap_NS_fsm(22 downto 21),
      MemBank_A_address01 => MemBank_A_address01,
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_address011_out => MemBank_B_address011_out,
      P(10 downto 0) => grp_depthwise_conv2d_fix_1_fu_451_output_r_address0(10 downto 0),
      Q(5) => ap_CS_fsm_state30,
      Q(4) => \ap_CS_fsm_reg_n_5_[28]\,
      Q(3) => ap_CS_fsm_state22,
      Q(2) => \ap_CS_fsm_reg_n_5_[20]\,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      SeparableConv2D_2_w_s_ce0 => SeparableConv2D_2_w_s_ce0,
      SeparableConv2D_2_w_s_ce1 => SeparableConv2D_2_w_s_ce1,
      SeparableConv2D_3_w_s_ce0 => SeparableConv2D_3_w_s_ce0,
      SeparableConv2D_3_w_s_ce1 => SeparableConv2D_3_w_s_ce1,
      \ap_CS_fsm_reg[5]_0\(0) => ap_CS_fsm_pp0_stage4,
      \ap_CS_fsm_reg[5]_1\ => grp_depthwise_conv2d_fix_1_fu_451_n_45,
      \ap_CS_fsm_reg[5]_10\ => grp_depthwise_conv2d_fix_1_fu_451_n_62,
      \ap_CS_fsm_reg[5]_11\ => grp_depthwise_conv2d_fix_1_fu_451_n_63,
      \ap_CS_fsm_reg[5]_12\ => grp_depthwise_conv2d_fix_1_fu_451_n_64,
      \ap_CS_fsm_reg[5]_13\ => grp_depthwise_conv2d_fix_1_fu_451_n_65,
      \ap_CS_fsm_reg[5]_2\ => grp_depthwise_conv2d_fix_1_fu_451_n_46,
      \ap_CS_fsm_reg[5]_3\ => grp_depthwise_conv2d_fix_1_fu_451_n_55,
      \ap_CS_fsm_reg[5]_4\ => grp_depthwise_conv2d_fix_1_fu_451_n_56,
      \ap_CS_fsm_reg[5]_5\ => grp_depthwise_conv2d_fix_1_fu_451_n_57,
      \ap_CS_fsm_reg[5]_6\ => grp_depthwise_conv2d_fix_1_fu_451_n_58,
      \ap_CS_fsm_reg[5]_7\ => grp_depthwise_conv2d_fix_1_fu_451_n_59,
      \ap_CS_fsm_reg[5]_8\ => grp_depthwise_conv2d_fix_1_fu_451_n_60,
      \ap_CS_fsm_reg[5]_9\ => grp_depthwise_conv2d_fix_1_fu_451_n_61,
      \ap_CS_fsm_reg[6]_0\ => grp_depthwise_conv2d_fix_1_fu_451_n_82,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      d0(15 downto 0) => MemBank_A_d0(15 downto 0),
      data4 => data4,
      grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg => grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg,
      grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(10 downto 0) => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(10 downto 0),
      grp_depthwise_conv2d_fix_1_fu_451_input_r_ce1 => grp_depthwise_conv2d_fix_1_fu_451_input_r_ce1,
      grp_depthwise_conv2d_fix_1_fu_451_output_r_ce0 => grp_depthwise_conv2d_fix_1_fu_451_output_r_ce0,
      grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(10 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(10 downto 0),
      \^p\(15) => MemBank_B_U_n_53,
      \^p\(14) => MemBank_B_U_n_54,
      \^p\(13) => MemBank_B_U_n_55,
      \^p\(12) => MemBank_B_U_n_56,
      \^p\(11) => MemBank_B_U_n_57,
      \^p\(10) => MemBank_B_U_n_58,
      \^p\(9) => MemBank_B_U_n_59,
      \^p\(8) => MemBank_B_U_n_60,
      \^p\(7) => MemBank_B_U_n_61,
      \^p\(6) => MemBank_B_U_n_62,
      \^p\(5) => MemBank_B_U_n_63,
      \^p\(4) => MemBank_B_U_n_64,
      \^p\(3) => MemBank_B_U_n_65,
      \^p\(2) => MemBank_B_U_n_66,
      \^p\(1) => MemBank_B_U_n_67,
      \^p\(0) => MemBank_B_U_n_68,
      p_0(14) => grp_depthwise_conv2d_fix_1_fu_451_kernel_q0(15),
      p_0(13 downto 0) => grp_depthwise_conv2d_fix_1_fu_451_kernel_q0(13 downto 0),
      p_1(14) => SeparableConv2D_3_w_s_U_n_20,
      p_1(13) => SeparableConv2D_3_w_s_U_n_21,
      p_1(12) => SeparableConv2D_3_w_s_U_n_22,
      p_1(11) => SeparableConv2D_3_w_s_U_n_23,
      p_1(10) => SeparableConv2D_3_w_s_U_n_24,
      p_1(9) => SeparableConv2D_3_w_s_U_n_25,
      p_1(8) => SeparableConv2D_3_w_s_U_n_26,
      p_1(7) => SeparableConv2D_3_w_s_U_n_27,
      p_1(6) => SeparableConv2D_3_w_s_U_n_28,
      p_1(5) => SeparableConv2D_3_w_s_U_n_29,
      p_1(4) => SeparableConv2D_3_w_s_U_n_30,
      p_1(3) => SeparableConv2D_3_w_s_U_n_31,
      p_1(2) => SeparableConv2D_3_w_s_U_n_32,
      p_1(1) => SeparableConv2D_3_w_s_U_n_33,
      p_1(0) => SeparableConv2D_3_w_s_U_n_34,
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg_0 => MemBank_A_U_n_13,
      ram_reg_0_0 => MemBank_A_U_n_12,
      \ram_reg_0_i_36__0\ => grp_depthwise_conv2d_fix_2_fu_427_n_51,
      ram_reg_1 => MemBank_A_U_n_15,
      ram_reg_1_0 => MemBank_A_U_n_14,
      ram_reg_2 => MemBank_A_U_n_17,
      ram_reg_2_0 => MemBank_A_U_n_16,
      ram_reg_3 => MemBank_A_U_n_19,
      ram_reg_3_0 => MemBank_A_U_n_18,
      ram_reg_4 => MemBank_A_U_n_21,
      ram_reg_4_0 => MemBank_A_U_n_20,
      ram_reg_5 => MemBank_A_U_n_23,
      ram_reg_5_0 => MemBank_A_U_n_22,
      ram_reg_6 => MemBank_A_U_n_25,
      ram_reg_6_0 => MemBank_A_U_n_24,
      ram_reg_7 => MemBank_A_U_n_27,
      ram_reg_7_0(15 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_output_r_d0(15 downto 0),
      ram_reg_7_1(15 downto 0) => grp_depthwise_conv2d_fix_fu_475_output_r_d0(15 downto 0),
      ram_reg_7_2 => MemBank_A_U_n_26,
      reg_3551 => reg_3551
    );
grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_1_fu_451_n_82,
      Q => grp_depthwise_conv2d_fix_1_fu_451_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_depthwise_conv2d_fix_2_fu_427: entity work.bd_0_hls_inst_0_depthwise_conv2d_fix_2
     port map (
      ADDRARDADDR(7 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_kernel_address0(7 downto 0),
      ADDRBWRADDR(7 downto 1) => grp_depthwise_conv2d_fix_2_fu_427_kernel_address1(7 downto 1),
      ADDRBWRADDR(0) => grp_depthwise_conv2d_fix_2_fu_427_n_28,
      B(14) => SeparableConv2D_4_w_s_U_n_5,
      B(13) => SeparableConv2D_4_w_s_U_n_6,
      B(12) => SeparableConv2D_4_w_s_U_n_7,
      B(11) => SeparableConv2D_4_w_s_U_n_8,
      B(10) => SeparableConv2D_4_w_s_U_n_9,
      B(9) => SeparableConv2D_4_w_s_U_n_10,
      B(8) => SeparableConv2D_4_w_s_U_n_11,
      B(7) => SeparableConv2D_4_w_s_U_n_12,
      B(6) => SeparableConv2D_4_w_s_U_n_13,
      B(5) => SeparableConv2D_4_w_s_U_n_14,
      B(4) => SeparableConv2D_4_w_s_U_n_15,
      B(3) => SeparableConv2D_4_w_s_U_n_16,
      B(2) => SeparableConv2D_4_w_s_U_n_17,
      B(1) => SeparableConv2D_4_w_s_U_n_18,
      B(0) => SeparableConv2D_4_w_s_U_n_19,
      D(15 downto 0) => MemBank_B_q1(15 downto 0),
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_ce01 => MemBank_B_ce01,
      P(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_output_r_address0(13 downto 0),
      Q(6) => ap_CS_fsm_state38,
      Q(5) => \ap_CS_fsm_reg_n_5_[36]\,
      Q(4) => ap_CS_fsm_state30,
      Q(3) => ap_CS_fsm_state22,
      Q(2) => ap_CS_fsm_state14,
      Q(1) => \ap_CS_fsm_reg_n_5_[12]\,
      Q(0) => ap_CS_fsm_state6,
      SS(0) => ap_rst_n_inv,
      SeparableConv2D_1_w_s_ce0 => SeparableConv2D_1_w_s_ce0,
      SeparableConv2D_1_w_s_ce1 => SeparableConv2D_1_w_s_ce1,
      SeparableConv2D_4_w_s_ce0 => SeparableConv2D_4_w_s_ce0,
      SeparableConv2D_4_w_s_ce1 => SeparableConv2D_4_w_s_ce1,
      add_ln38_10_reg_1519_reg_0 => grp_depthwise_conv2d_fix_2_fu_427_n_74,
      add_ln38_10_reg_1519_reg_1 => grp_depthwise_conv2d_fix_2_fu_427_n_75,
      add_ln38_10_reg_1519_reg_2 => grp_depthwise_conv2d_fix_2_fu_427_n_76,
      \add_ln46_9_reg_1574_reg[15]_0\(15 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_output_r_d0(15 downto 0),
      \ap_CS_fsm_reg[1]_0\ => grp_depthwise_conv2d_fix_2_fu_427_n_20,
      \ap_CS_fsm_reg[1]_1\ => grp_depthwise_conv2d_fix_2_fu_427_n_61,
      \ap_CS_fsm_reg[2]_0\ => grp_depthwise_conv2d_fix_2_fu_427_n_63,
      \ap_CS_fsm_reg[2]_1\ => grp_depthwise_conv2d_fix_2_fu_427_n_64,
      \ap_CS_fsm_reg[2]_10\ => grp_depthwise_conv2d_fix_2_fu_427_n_73,
      \ap_CS_fsm_reg[2]_2\ => grp_depthwise_conv2d_fix_2_fu_427_n_65,
      \ap_CS_fsm_reg[2]_3\ => grp_depthwise_conv2d_fix_2_fu_427_n_66,
      \ap_CS_fsm_reg[2]_4\ => grp_depthwise_conv2d_fix_2_fu_427_n_67,
      \ap_CS_fsm_reg[2]_5\ => grp_depthwise_conv2d_fix_2_fu_427_n_68,
      \ap_CS_fsm_reg[2]_6\ => grp_depthwise_conv2d_fix_2_fu_427_n_69,
      \ap_CS_fsm_reg[2]_7\ => grp_depthwise_conv2d_fix_2_fu_427_n_70,
      \ap_CS_fsm_reg[2]_8\ => grp_depthwise_conv2d_fix_2_fu_427_n_71,
      \ap_CS_fsm_reg[2]_9\ => grp_depthwise_conv2d_fix_2_fu_427_n_72,
      \ap_CS_fsm_reg[37]\(3 downto 2) => ap_NS_fsm(38 downto 37),
      \ap_CS_fsm_reg[37]\(1 downto 0) => ap_NS_fsm(14 downto 13),
      \ap_CS_fsm_reg[4]_0\ => grp_depthwise_conv2d_fix_2_fu_427_n_62,
      \ap_CS_fsm_reg[5]_0\(0) => ap_CS_fsm_pp0_stage4_0,
      \ap_CS_fsm_reg[6]_0\ => grp_depthwise_conv2d_fix_2_fu_427_n_77,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg_0 => grp_depthwise_conv2d_fix_2_fu_427_n_51,
      ap_rst_n => ap_rst_n,
      data4 => data4,
      grp_depthwise_conv2d_fix_1_fu_451_output_r_ce0 => grp_depthwise_conv2d_fix_1_fu_451_output_r_ce0,
      grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg => grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg,
      grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(13 downto 0),
      \^p\(14) => grp_depthwise_conv2d_fix_2_fu_427_kernel_q1(15),
      \^p\(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_kernel_q1(13 downto 0),
      p_0(14) => grp_depthwise_conv2d_fix_2_fu_427_kernel_q0(15),
      p_0(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_kernel_q0(13 downto 0),
      p_1(14) => SeparableConv2D_4_w_s_U_n_20,
      p_1(13) => SeparableConv2D_4_w_s_U_n_21,
      p_1(12) => SeparableConv2D_4_w_s_U_n_22,
      p_1(11) => SeparableConv2D_4_w_s_U_n_23,
      p_1(10) => SeparableConv2D_4_w_s_U_n_24,
      p_1(9) => SeparableConv2D_4_w_s_U_n_25,
      p_1(8) => SeparableConv2D_4_w_s_U_n_26,
      p_1(7) => SeparableConv2D_4_w_s_U_n_27,
      p_1(6) => SeparableConv2D_4_w_s_U_n_28,
      p_1(5) => SeparableConv2D_4_w_s_U_n_29,
      p_1(4) => SeparableConv2D_4_w_s_U_n_30,
      p_1(3) => SeparableConv2D_4_w_s_U_n_31,
      p_1(2) => SeparableConv2D_4_w_s_U_n_32,
      p_1(1) => SeparableConv2D_4_w_s_U_n_33,
      p_1(0) => SeparableConv2D_4_w_s_U_n_34,
      q0(15 downto 0) => MemBank_B_q0(15 downto 0)
    );
grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_2_fu_427_n_77,
      Q => grp_depthwise_conv2d_fix_2_fu_427_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_depthwise_conv2d_fix_fu_475: entity work.bd_0_hls_inst_0_depthwise_conv2d_fix
     port map (
      ADDRBWRADDR(8 downto 0) => MemBank_B_address1(9 downto 1),
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_address011_out => MemBank_B_address011_out,
      MemBank_B_ce01 => MemBank_B_ce01,
      MemBank_B_ce1 => MemBank_B_ce1,
      P(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_output_r_address0(13 downto 0),
      Q(3) => ap_CS_fsm_state30,
      Q(2) => ap_CS_fsm_state22,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      SS(0) => ap_rst_n_inv,
      WEA(1) => grp_depthwise_conv2d_fix_fu_475_n_22,
      WEA(0) => grp_depthwise_conv2d_fix_fu_475_n_23,
      \add_ln38_7_reg_1571_reg[10]_0\ => grp_depthwise_conv2d_fix_fu_475_n_19,
      \add_ln46_8_reg_1713_reg[15]_0\(15 downto 0) => grp_depthwise_conv2d_fix_fu_475_output_r_d0(15 downto 0),
      \add_ln46_reg_1576_pp0_iter1_reg_reg[0]_0\ => grp_depthwise_conv2d_fix_fu_475_n_52,
      \add_ln46_reg_1576_pp0_iter1_reg_reg[10]_0\ => grp_depthwise_conv2d_fix_fu_475_n_39,
      \add_ln46_reg_1576_pp0_iter1_reg_reg[10]_1\ => grp_depthwise_conv2d_fix_fu_475_n_40,
      \add_ln46_reg_1576_pp0_iter1_reg_reg[10]_2\ => grp_depthwise_conv2d_fix_fu_475_n_41,
      \add_ln46_reg_1576_pp0_iter1_reg_reg[10]_3\ => grp_depthwise_conv2d_fix_fu_475_n_42,
      \add_ln46_reg_1576_pp0_iter1_reg_reg[1]_0\ => grp_depthwise_conv2d_fix_fu_475_n_51,
      \add_ln46_reg_1576_pp0_iter1_reg_reg[2]_0\ => grp_depthwise_conv2d_fix_fu_475_n_50,
      \add_ln46_reg_1576_pp0_iter1_reg_reg[3]_0\ => grp_depthwise_conv2d_fix_fu_475_n_49,
      \add_ln46_reg_1576_pp0_iter1_reg_reg[4]_0\ => grp_depthwise_conv2d_fix_fu_475_n_48,
      \add_ln46_reg_1576_pp0_iter1_reg_reg[5]_0\ => grp_depthwise_conv2d_fix_fu_475_n_47,
      \add_ln46_reg_1576_pp0_iter1_reg_reg[6]_0\ => grp_depthwise_conv2d_fix_fu_475_n_46,
      \add_ln46_reg_1576_pp0_iter1_reg_reg[7]_0\ => grp_depthwise_conv2d_fix_fu_475_n_45,
      \add_ln46_reg_1576_pp0_iter1_reg_reg[8]_0\ => grp_depthwise_conv2d_fix_fu_475_n_44,
      \add_ln46_reg_1576_pp0_iter1_reg_reg[9]_0\ => grp_depthwise_conv2d_fix_fu_475_n_43,
      \ap_CS_fsm_reg[5]_0\ => grp_depthwise_conv2d_fix_fu_475_n_5,
      \ap_CS_fsm_reg[5]_1\ => grp_depthwise_conv2d_fix_fu_475_n_9,
      \ap_CS_fsm_reg[5]_10\ => grp_depthwise_conv2d_fix_fu_475_n_33,
      \ap_CS_fsm_reg[5]_11\ => grp_depthwise_conv2d_fix_fu_475_n_34,
      \ap_CS_fsm_reg[5]_12\ => grp_depthwise_conv2d_fix_fu_475_n_35,
      \ap_CS_fsm_reg[5]_13\ => grp_depthwise_conv2d_fix_fu_475_n_36,
      \ap_CS_fsm_reg[5]_14\ => grp_depthwise_conv2d_fix_fu_475_n_37,
      \ap_CS_fsm_reg[5]_2\(1) => grp_depthwise_conv2d_fix_fu_475_n_24,
      \ap_CS_fsm_reg[5]_2\(0) => grp_depthwise_conv2d_fix_fu_475_n_25,
      \ap_CS_fsm_reg[5]_3\ => grp_depthwise_conv2d_fix_fu_475_n_26,
      \ap_CS_fsm_reg[5]_4\ => grp_depthwise_conv2d_fix_fu_475_n_27,
      \ap_CS_fsm_reg[5]_5\ => grp_depthwise_conv2d_fix_fu_475_n_28,
      \ap_CS_fsm_reg[5]_6\ => grp_depthwise_conv2d_fix_fu_475_n_29,
      \ap_CS_fsm_reg[5]_7\ => grp_depthwise_conv2d_fix_fu_475_n_30,
      \ap_CS_fsm_reg[5]_8\ => grp_depthwise_conv2d_fix_fu_475_n_31,
      \ap_CS_fsm_reg[5]_9\ => grp_depthwise_conv2d_fix_fu_475_n_32,
      \ap_CS_fsm_reg[6]_0\ => grp_depthwise_conv2d_fix_fu_475_n_38,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(10 downto 0) => grp_depthwise_conv2d_fix_1_fu_451_input_r_address0(10 downto 0),
      grp_depthwise_conv2d_fix_1_fu_451_input_r_ce1 => grp_depthwise_conv2d_fix_1_fu_451_input_r_ce1,
      grp_depthwise_conv2d_fix_fu_475_ap_start_reg => grp_depthwise_conv2d_fix_fu_475_ap_start_reg,
      grp_depthwise_conv2d_fix_fu_475_input_r_address1(1) => grp_depthwise_conv2d_fix_fu_475_input_r_address1(13),
      grp_depthwise_conv2d_fix_fu_475_input_r_address1(0) => grp_depthwise_conv2d_fix_fu_475_input_r_address1(0),
      grp_max_pooling2d_fix16_fu_525_input_r_address1(8 downto 0) => grp_max_pooling2d_fix16_fu_525_input_r_address1(9 downto 1),
      grp_max_pooling2d_fix16_fu_525_input_r_ce1 => grp_max_pooling2d_fix16_fu_525_input_r_ce1,
      \^p\(15) => MemBank_B_U_n_85,
      \^p\(14) => MemBank_B_U_n_86,
      \^p\(13) => MemBank_B_U_n_87,
      \^p\(12) => MemBank_B_U_n_88,
      \^p\(11) => MemBank_B_U_n_89,
      \^p\(10) => MemBank_B_U_n_90,
      \^p\(9) => MemBank_B_U_n_91,
      \^p\(8) => MemBank_B_U_n_92,
      \^p\(7) => MemBank_B_U_n_93,
      \^p\(6) => MemBank_B_U_n_94,
      \^p\(5) => MemBank_B_U_n_95,
      \^p\(4) => MemBank_B_U_n_96,
      \^p\(3) => MemBank_B_U_n_97,
      \^p\(2) => MemBank_B_U_n_98,
      \^p\(1) => MemBank_B_U_n_99,
      \^p\(0) => MemBank_B_U_n_100,
      p_0(15) => MemBank_B_U_n_69,
      p_0(14) => MemBank_B_U_n_70,
      p_0(13) => MemBank_B_U_n_71,
      p_0(12) => MemBank_B_U_n_72,
      p_0(11) => MemBank_B_U_n_73,
      p_0(10) => MemBank_B_U_n_74,
      p_0(9) => MemBank_B_U_n_75,
      p_0(8) => MemBank_B_U_n_76,
      p_0(7) => MemBank_B_U_n_77,
      p_0(6) => MemBank_B_U_n_78,
      p_0(5) => MemBank_B_U_n_79,
      p_0(4) => MemBank_B_U_n_80,
      p_0(3) => MemBank_B_U_n_81,
      p_0(2) => MemBank_B_U_n_82,
      p_0(1) => MemBank_B_U_n_83,
      p_0(0) => MemBank_B_U_n_84,
      ram_reg_0 => grp_depthwise_conv2d_fix_2_fu_427_n_62,
      ram_reg_0_0 => MemBank_A_U_n_6,
      ram_reg_0_1 => grp_depthwise_conv2d_fix_1_fu_451_n_56,
      ram_reg_0_10 => grp_depthwise_conv2d_fix_1_fu_451_n_45,
      ram_reg_0_11 => grp_depthwise_conv2d_fix_2_fu_427_n_63,
      ram_reg_0_12 => grp_depthwise_conv2d_fix_2_fu_427_n_64,
      ram_reg_0_13 => grp_depthwise_conv2d_fix_2_fu_427_n_65,
      ram_reg_0_14 => grp_depthwise_conv2d_fix_2_fu_427_n_66,
      ram_reg_0_15 => grp_depthwise_conv2d_fix_2_fu_427_n_67,
      ram_reg_0_16 => grp_depthwise_conv2d_fix_2_fu_427_n_68,
      ram_reg_0_17 => grp_depthwise_conv2d_fix_2_fu_427_n_69,
      ram_reg_0_18 => grp_depthwise_conv2d_fix_2_fu_427_n_70,
      ram_reg_0_19 => grp_depthwise_conv2d_fix_2_fu_427_n_71,
      ram_reg_0_2 => grp_depthwise_conv2d_fix_1_fu_451_n_57,
      ram_reg_0_20 => grp_depthwise_conv2d_fix_2_fu_427_n_72,
      ram_reg_0_21 => grp_depthwise_conv2d_fix_2_fu_427_n_73,
      ram_reg_0_22(10 downto 0) => grp_depthwise_conv2d_fix_1_fu_451_output_r_address0(10 downto 0),
      ram_reg_0_3 => grp_depthwise_conv2d_fix_1_fu_451_n_58,
      ram_reg_0_4 => grp_depthwise_conv2d_fix_1_fu_451_n_59,
      ram_reg_0_5 => grp_depthwise_conv2d_fix_1_fu_451_n_60,
      ram_reg_0_6 => grp_depthwise_conv2d_fix_1_fu_451_n_61,
      ram_reg_0_7 => grp_depthwise_conv2d_fix_1_fu_451_n_62,
      ram_reg_0_8 => grp_depthwise_conv2d_fix_1_fu_451_n_63,
      ram_reg_0_9 => grp_depthwise_conv2d_fix_1_fu_451_n_64,
      ram_reg_0_i_19 => grp_depthwise_conv2d_fix_2_fu_427_n_61,
      ram_reg_0_i_19_0 => MemBank_A_U_n_7,
      ram_reg_0_i_19_1 => grp_pointwise_conv2d_fix_3_fu_489_n_5,
      ram_reg_2 => grp_depthwise_conv2d_fix_1_fu_451_n_46,
      ram_reg_2_0 => MemBank_A_U_n_5,
      ram_reg_2_1 => grp_up_sampling2d_fix16_fu_552_n_5
    );
grp_depthwise_conv2d_fix_fu_475_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_fu_475_n_38,
      Q => grp_depthwise_conv2d_fix_fu_475_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_max_pooling2d_fix16_fu_525: entity work.bd_0_hls_inst_0_max_pooling2d_fix16
     port map (
      ADDRBWRADDR(4 downto 1) => MemBank_B_address1(13 downto 10),
      ADDRBWRADDR(0) => MemBank_B_address1(0),
      CO(0) => MemBank_B_U_n_101,
      D(3 downto 2) => ap_NS_fsm(18 downto 17),
      D(1 downto 0) => ap_NS_fsm(10 downto 9),
      MemBank_A_address01 => MemBank_A_address01,
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_address011_out => MemBank_B_address011_out,
      Q(7) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(6) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(5) => ap_CS_fsm_state18,
      Q(4) => \ap_CS_fsm_reg_n_5_[16]\,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => \ap_CS_fsm_reg_n_5_[8]\,
      Q(1) => sel00,
      Q(0) => ap_CS_fsm_state6,
      S(3) => grp_max_pooling2d_fix16_fu_525_n_31,
      S(2) => grp_max_pooling2d_fix16_fu_525_n_32,
      S(1) => grp_max_pooling2d_fix16_fu_525_n_33,
      S(0) => grp_max_pooling2d_fix16_fu_525_n_34,
      SS(0) => ap_rst_n_inv,
      add_ln34_reg_882_reg_0 => grp_max_pooling2d_fix16_fu_525_n_65,
      add_ln34_reg_882_reg_1 => grp_max_pooling2d_fix16_fu_525_n_66,
      add_ln34_reg_882_reg_10 => grp_max_pooling2d_fix16_fu_525_n_75,
      add_ln34_reg_882_reg_11 => grp_max_pooling2d_fix16_fu_525_n_76,
      add_ln34_reg_882_reg_2 => grp_max_pooling2d_fix16_fu_525_n_67,
      add_ln34_reg_882_reg_3 => grp_max_pooling2d_fix16_fu_525_n_68,
      add_ln34_reg_882_reg_4 => grp_max_pooling2d_fix16_fu_525_n_69,
      add_ln34_reg_882_reg_5 => grp_max_pooling2d_fix16_fu_525_n_70,
      add_ln34_reg_882_reg_6 => grp_max_pooling2d_fix16_fu_525_n_71,
      add_ln34_reg_882_reg_7 => grp_max_pooling2d_fix16_fu_525_n_72,
      add_ln34_reg_882_reg_8 => grp_max_pooling2d_fix16_fu_525_n_73,
      add_ln34_reg_882_reg_9 => grp_max_pooling2d_fix16_fu_525_n_74,
      \add_ln43_1_reg_1324_pp1_iter3_reg_reg[0]\ => grp_max_pooling2d_fix16_fu_525_n_45,
      \add_ln43_1_reg_1324_pp1_iter3_reg_reg[1]\ => grp_max_pooling2d_fix16_fu_525_n_46,
      \add_ln43_1_reg_1324_pp1_iter3_reg_reg[2]\ => grp_max_pooling2d_fix16_fu_525_n_47,
      \add_ln43_1_reg_1324_pp1_iter3_reg_reg[3]\ => grp_max_pooling2d_fix16_fu_525_n_48,
      \add_ln43_1_reg_1324_pp1_iter3_reg_reg[4]\ => grp_max_pooling2d_fix16_fu_525_n_49,
      \add_ln43_1_reg_1324_pp1_iter3_reg_reg[5]\ => grp_max_pooling2d_fix16_fu_525_n_50,
      \add_ln43_1_reg_1324_pp1_iter3_reg_reg[6]\ => grp_max_pooling2d_fix16_fu_525_n_51,
      \add_ln43_1_reg_1324_pp1_iter3_reg_reg[7]\ => grp_max_pooling2d_fix16_fu_525_n_52,
      \add_ln43_1_reg_1324_pp1_iter3_reg_reg[8]\ => grp_max_pooling2d_fix16_fu_525_n_53,
      \add_ln43_1_reg_1324_pp1_iter3_reg_reg[9]\ => grp_max_pooling2d_fix16_fu_525_n_54,
      \ap_CS_fsm_reg[5]_0\ => grp_max_pooling2d_fix16_fu_525_n_77,
      \ap_CS_fsm_reg[7]\ => grp_max_pooling2d_fix16_fu_525_n_39,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter4_reg => grp_max_pooling2d_fix16_fu_525_n_59,
      ap_rst_n => ap_rst_n,
      grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(2 downto 0) => grp_depthwise_conv2d_fix_2_fu_427_input_r_address1(13 downto 11),
      grp_depthwise_conv2d_fix_fu_475_input_r_address1(1) => grp_depthwise_conv2d_fix_fu_475_input_r_address1(13),
      grp_depthwise_conv2d_fix_fu_475_input_r_address1(0) => grp_depthwise_conv2d_fix_fu_475_input_r_address1(0),
      grp_max_pooling2d_fix16_fu_525_ap_start_reg => grp_max_pooling2d_fix16_fu_525_ap_start_reg,
      grp_max_pooling2d_fix16_fu_525_input_r_ce1 => grp_max_pooling2d_fix16_fu_525_input_r_ce1,
      \icmp_ln19_reg_727_pp0_iter3_reg_reg[0]_0\ => grp_max_pooling2d_fix16_fu_525_n_64,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_r_address0(9) => grp_pointwise_conv2d_fix_2_fu_513_input_r_address0(13),
      input_r_address0(8 downto 0) => grp_pointwise_conv2d_fix_2_fu_513_input_r_address0(8 downto 0),
      output_r_ce0 => grp_up_sampling2d_fix16_fu_552_output_r_ce0,
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg_0 => grp_pointwise_conv2d_fix_fu_546_n_24,
      ram_reg_0_0 => grp_depthwise_conv2d_fix_fu_475_n_9,
      ram_reg_0_1 => MemBank_A_U_n_7,
      ram_reg_0_10(11 downto 0) => grp_pointwise_conv2d_fix_4_fu_519_input_r_address0(11 downto 0),
      ram_reg_0_2 => grp_pointwise_conv2d_fix_2_fu_513_n_7,
      ram_reg_0_3 => grp_depthwise_conv2d_fix_1_fu_451_n_55,
      ram_reg_0_4 => grp_depthwise_conv2d_fix_1_fu_451_n_65,
      ram_reg_0_5(9) => grp_pointwise_conv2d_fix_2_fu_513_output_r_address0(13),
      ram_reg_0_5(8 downto 0) => grp_pointwise_conv2d_fix_2_fu_513_output_r_address0(8 downto 0),
      ram_reg_0_6(9 downto 0) => grp_pointwise_conv2d_fix_4_fu_519_output_r_address0(9 downto 0),
      ram_reg_0_7 => grp_pointwise_conv2d_fix_2_fu_513_n_8,
      ram_reg_0_8 => grp_pointwise_conv2d_fix_2_fu_513_output_r_ce0,
      ram_reg_0_9 => grp_pointwise_conv2d_fix_4_fu_519_output_r_ce0,
      \reg_235_reg[14]_0\(3) => grp_max_pooling2d_fix16_fu_525_n_35,
      \reg_235_reg[14]_0\(2) => grp_max_pooling2d_fix16_fu_525_n_36,
      \reg_235_reg[14]_0\(1) => grp_max_pooling2d_fix16_fu_525_n_37,
      \reg_235_reg[14]_0\(0) => grp_max_pooling2d_fix16_fu_525_n_38,
      \reg_235_reg[15]_0\(15 downto 0) => reg_235(15 downto 0),
      \reg_235_reg[15]_1\(15 downto 0) => MemBank_B_q1(15 downto 0),
      \select_ln29_1_reg_861_reg[9]_0\(8 downto 0) => grp_max_pooling2d_fix16_fu_525_input_r_address1(9 downto 1),
      \select_ln29_2_reg_887_reg[10]_0\ => grp_max_pooling2d_fix16_fu_525_n_55,
      \select_ln29_2_reg_887_reg[11]_0\ => grp_max_pooling2d_fix16_fu_525_n_56,
      \select_ln29_2_reg_887_reg[12]_0\ => grp_max_pooling2d_fix16_fu_525_n_57,
      \select_ln29_2_reg_887_reg[13]_0\ => grp_max_pooling2d_fix16_fu_525_n_58,
      \select_ln29_2_reg_887_reg[13]_1\(0) => MemBank_B_U_n_102
    );
grp_max_pooling2d_fix16_fu_525_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_max_pooling2d_fix16_fu_525_n_77,
      Q => grp_max_pooling2d_fix16_fu_525_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_padding2d_fix16_fu_495: entity work.bd_0_hls_inst_0_padding2d_fix16
     port map (
      ADDRARDADDR(13) => grp_padding2d_fix16_fu_495_n_6,
      ADDRARDADDR(12) => grp_padding2d_fix16_fu_495_n_7,
      ADDRARDADDR(11) => grp_padding2d_fix16_fu_495_n_8,
      ADDRARDADDR(10) => grp_padding2d_fix16_fu_495_n_9,
      ADDRARDADDR(9) => grp_padding2d_fix16_fu_495_n_10,
      ADDRARDADDR(8) => grp_padding2d_fix16_fu_495_n_11,
      ADDRARDADDR(7) => grp_padding2d_fix16_fu_495_n_12,
      ADDRARDADDR(6) => grp_padding2d_fix16_fu_495_n_13,
      ADDRARDADDR(5) => grp_padding2d_fix16_fu_495_n_14,
      ADDRARDADDR(4) => grp_padding2d_fix16_fu_495_n_15,
      ADDRARDADDR(3) => grp_padding2d_fix16_fu_495_n_16,
      ADDRARDADDR(2) => grp_padding2d_fix16_fu_495_n_17,
      ADDRARDADDR(1) => grp_padding2d_fix16_fu_495_n_18,
      ADDRARDADDR(0) => grp_padding2d_fix16_fu_495_n_19,
      D(9 downto 8) => ap_NS_fsm(36 downto 35),
      D(7 downto 6) => ap_NS_fsm(28 downto 27),
      D(5 downto 4) => ap_NS_fsm(20 downto 19),
      D(3 downto 2) => ap_NS_fsm(12 downto 11),
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      MemBank_A_address01 => MemBank_A_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      Q(13) => ap_CS_fsm_pp1_stage0,
      Q(12) => ap_CS_fsm_state36,
      Q(11) => \ap_CS_fsm_reg_n_5_[34]\,
      Q(10) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(9) => ap_CS_fsm_state28,
      Q(8) => \ap_CS_fsm_reg_n_5_[26]\,
      Q(7) => ap_CS_fsm_state20,
      Q(6) => \ap_CS_fsm_reg_n_5_[18]\,
      Q(5) => ap_CS_fsm_state16,
      Q(4) => ap_CS_fsm_state12,
      Q(3) => \ap_CS_fsm_reg_n_5_[10]\,
      Q(2) => sel00,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => \ap_CS_fsm_reg_n_5_[2]\,
      S(0) => \mul_ln13_reg_750[6]_i_11_n_5\,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[25]\ => grp_padding2d_fix16_fu_495_n_5,
      \ap_CS_fsm_reg[25]_0\(13) => grp_padding2d_fix16_fu_495_n_36,
      \ap_CS_fsm_reg[25]_0\(12) => grp_padding2d_fix16_fu_495_n_37,
      \ap_CS_fsm_reg[25]_0\(11) => grp_padding2d_fix16_fu_495_n_38,
      \ap_CS_fsm_reg[25]_0\(10) => grp_padding2d_fix16_fu_495_n_39,
      \ap_CS_fsm_reg[25]_0\(9) => grp_padding2d_fix16_fu_495_n_40,
      \ap_CS_fsm_reg[25]_0\(8) => grp_padding2d_fix16_fu_495_n_41,
      \ap_CS_fsm_reg[25]_0\(7) => grp_padding2d_fix16_fu_495_n_42,
      \ap_CS_fsm_reg[25]_0\(6) => grp_padding2d_fix16_fu_495_n_43,
      \ap_CS_fsm_reg[25]_0\(5) => grp_padding2d_fix16_fu_495_n_44,
      \ap_CS_fsm_reg[25]_0\(4) => grp_padding2d_fix16_fu_495_n_45,
      \ap_CS_fsm_reg[25]_0\(3) => grp_padding2d_fix16_fu_495_n_46,
      \ap_CS_fsm_reg[25]_0\(2) => grp_padding2d_fix16_fu_495_n_47,
      \ap_CS_fsm_reg[25]_0\(1) => grp_padding2d_fix16_fu_495_n_48,
      \ap_CS_fsm_reg[25]_0\(0) => grp_padding2d_fix16_fu_495_n_49,
      \ap_CS_fsm_reg[6]_0\ => grp_padding2d_fix16_fu_495_n_20,
      \ap_CS_fsm_reg[6]_1\ => grp_padding2d_fix16_fu_495_n_21,
      \ap_CS_fsm_reg[6]_10\ => grp_padding2d_fix16_fu_495_n_30,
      \ap_CS_fsm_reg[6]_11\ => grp_padding2d_fix16_fu_495_n_31,
      \ap_CS_fsm_reg[6]_12\ => grp_padding2d_fix16_fu_495_n_32,
      \ap_CS_fsm_reg[6]_13\ => grp_padding2d_fix16_fu_495_n_33,
      \ap_CS_fsm_reg[6]_14\ => grp_padding2d_fix16_fu_495_n_34,
      \ap_CS_fsm_reg[6]_15\ => grp_padding2d_fix16_fu_495_n_35,
      \ap_CS_fsm_reg[6]_2\ => grp_padding2d_fix16_fu_495_n_22,
      \ap_CS_fsm_reg[6]_3\ => grp_padding2d_fix16_fu_495_n_23,
      \ap_CS_fsm_reg[6]_4\ => grp_padding2d_fix16_fu_495_n_24,
      \ap_CS_fsm_reg[6]_5\ => grp_padding2d_fix16_fu_495_n_25,
      \ap_CS_fsm_reg[6]_6\ => grp_padding2d_fix16_fu_495_n_26,
      \ap_CS_fsm_reg[6]_7\ => grp_padding2d_fix16_fu_495_n_27,
      \ap_CS_fsm_reg[6]_8\ => grp_padding2d_fix16_fu_495_n_28,
      \ap_CS_fsm_reg[6]_9\ => grp_padding2d_fix16_fu_495_n_29,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_rst_n => ap_rst_n,
      grp_padding2d_fix16_fu_495_ap_start_reg => grp_padding2d_fix16_fu_495_ap_start_reg,
      grp_padding2d_fix16_fu_495_ap_start_reg0 => grp_padding2d_fix16_fu_495_ap_start_reg0,
      grp_padding2d_fix16_fu_495_ap_start_reg_reg => grp_padding2d_fix16_fu_495_n_50,
      grp_padding2d_fix16_fu_495_input_r_ce0 => grp_padding2d_fix16_fu_495_input_r_ce0,
      grp_padding2d_fix16_fu_495_output_r_we0 => grp_padding2d_fix16_fu_495_output_r_we0,
      input_r_address0(0) => grp_up_sampling2d_fix16_fu_552_input_r_address0(11),
      input_r_q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      output_r_address0(2 downto 0) => grp_pointwise_conv2d_fix_fu_546_output_r_address0(13 downto 11),
      output_r_ce0 => grp_pointwise_conv2d_fix_1_fu_483_output_r_ce0,
      ram_reg_0 => MemBank_B_U_n_136,
      ram_reg_0_0 => MemBank_A_U_n_7,
      ram_reg_0_1 => grp_depthwise_conv2d_fix_fu_475_n_26,
      ram_reg_0_10 => grp_depthwise_conv2d_fix_fu_475_n_29,
      ram_reg_0_11 => grp_max_pooling2d_fix16_fu_525_n_47,
      ram_reg_0_12 => grp_up_sampling2d_fix16_fu_552_n_21,
      ram_reg_0_13 => grp_depthwise_conv2d_fix_fu_475_n_30,
      ram_reg_0_14 => grp_max_pooling2d_fix16_fu_525_n_48,
      ram_reg_0_15 => grp_up_sampling2d_fix16_fu_552_n_20,
      ram_reg_0_16 => grp_depthwise_conv2d_fix_fu_475_n_31,
      ram_reg_0_17 => grp_max_pooling2d_fix16_fu_525_n_49,
      ram_reg_0_18 => grp_up_sampling2d_fix16_fu_552_n_19,
      ram_reg_0_19 => grp_depthwise_conv2d_fix_fu_475_n_32,
      ram_reg_0_2 => grp_max_pooling2d_fix16_fu_525_n_59,
      ram_reg_0_20 => grp_max_pooling2d_fix16_fu_525_n_50,
      ram_reg_0_21 => grp_up_sampling2d_fix16_fu_552_n_18,
      ram_reg_0_22 => grp_depthwise_conv2d_fix_fu_475_n_33,
      ram_reg_0_23 => grp_max_pooling2d_fix16_fu_525_n_51,
      ram_reg_0_24 => grp_up_sampling2d_fix16_fu_552_n_17,
      ram_reg_0_25 => grp_depthwise_conv2d_fix_fu_475_n_34,
      ram_reg_0_26 => grp_max_pooling2d_fix16_fu_525_n_52,
      ram_reg_0_27 => grp_up_sampling2d_fix16_fu_552_n_16,
      ram_reg_0_28 => grp_depthwise_conv2d_fix_fu_475_n_35,
      ram_reg_0_29 => grp_max_pooling2d_fix16_fu_525_n_53,
      ram_reg_0_3 => grp_up_sampling2d_fix16_fu_552_n_11,
      ram_reg_0_30 => grp_up_sampling2d_fix16_fu_552_n_15,
      ram_reg_0_31 => grp_depthwise_conv2d_fix_fu_475_n_36,
      ram_reg_0_32 => grp_max_pooling2d_fix16_fu_525_n_54,
      ram_reg_0_33 => grp_up_sampling2d_fix16_fu_552_n_14,
      ram_reg_0_34 => grp_depthwise_conv2d_fix_fu_475_n_37,
      ram_reg_0_35 => grp_max_pooling2d_fix16_fu_525_n_55,
      ram_reg_0_36 => grp_up_sampling2d_fix16_fu_552_n_12,
      ram_reg_0_37 => MemBank_B_U_n_137,
      ram_reg_0_38 => MemBank_A_U_n_6,
      ram_reg_0_39 => grp_depthwise_conv2d_fix_2_fu_427_n_74,
      ram_reg_0_4 => grp_depthwise_conv2d_fix_fu_475_n_27,
      ram_reg_0_40 => grp_depthwise_conv2d_fix_fu_475_n_19,
      ram_reg_0_41 => grp_max_pooling2d_fix16_fu_525_n_56,
      ram_reg_0_42 => grp_depthwise_conv2d_fix_2_fu_427_n_75,
      ram_reg_0_43 => grp_max_pooling2d_fix16_fu_525_n_57,
      ram_reg_0_44 => grp_depthwise_conv2d_fix_2_fu_427_n_76,
      ram_reg_0_45 => grp_max_pooling2d_fix16_fu_525_n_58,
      ram_reg_0_46 => MemBank_B_U_n_103,
      ram_reg_0_47 => MemBank_B_U_n_105,
      ram_reg_0_48 => grp_pointwise_conv2d_fix_3_fu_489_output_r_ce0,
      ram_reg_0_49 => MemBank_A_U_n_9,
      ram_reg_0_5 => grp_max_pooling2d_fix16_fu_525_n_45,
      ram_reg_0_50 => grp_depthwise_conv2d_fix_fu_475_n_40,
      ram_reg_0_51 => grp_pointwise_conv2d_fix_4_fu_519_n_24,
      ram_reg_0_52 => grp_up_sampling2d_fix16_fu_552_n_25,
      ram_reg_0_53(12) => grp_pointwise_conv2d_fix_1_fu_483_input_r_address0(13),
      ram_reg_0_53(11 downto 0) => grp_pointwise_conv2d_fix_1_fu_483_input_r_address0(11 downto 0),
      ram_reg_0_54(11) => grp_pointwise_conv2d_fix_3_fu_489_input_r_address0(13),
      ram_reg_0_54(10 downto 0) => grp_pointwise_conv2d_fix_3_fu_489_input_r_address0(10 downto 0),
      ram_reg_0_55 => grp_depthwise_conv2d_fix_fu_475_n_39,
      ram_reg_0_56 => grp_pointwise_conv2d_fix_4_fu_519_n_11,
      ram_reg_0_57 => grp_up_sampling2d_fix16_fu_552_n_24,
      ram_reg_0_58 => grp_depthwise_conv2d_fix_fu_475_n_41,
      ram_reg_0_59 => grp_max_pooling2d_fix16_fu_525_n_65,
      ram_reg_0_6 => grp_up_sampling2d_fix16_fu_552_n_23,
      ram_reg_0_60 => grp_up_sampling2d_fix16_fu_552_n_26,
      ram_reg_0_61 => grp_depthwise_conv2d_fix_fu_475_n_42,
      ram_reg_0_62 => grp_max_pooling2d_fix16_fu_525_n_66,
      ram_reg_0_63 => grp_up_sampling2d_fix16_fu_552_n_27,
      ram_reg_0_64 => grp_depthwise_conv2d_fix_fu_475_n_43,
      ram_reg_0_65 => grp_max_pooling2d_fix16_fu_525_n_67,
      ram_reg_0_66 => grp_up_sampling2d_fix16_fu_552_n_28,
      ram_reg_0_67 => grp_depthwise_conv2d_fix_fu_475_n_44,
      ram_reg_0_68 => grp_max_pooling2d_fix16_fu_525_n_68,
      ram_reg_0_69 => grp_up_sampling2d_fix16_fu_552_n_29,
      ram_reg_0_7 => grp_depthwise_conv2d_fix_fu_475_n_28,
      ram_reg_0_70 => grp_depthwise_conv2d_fix_fu_475_n_45,
      ram_reg_0_71 => grp_max_pooling2d_fix16_fu_525_n_69,
      ram_reg_0_72 => grp_up_sampling2d_fix16_fu_552_n_30,
      ram_reg_0_73 => grp_depthwise_conv2d_fix_fu_475_n_46,
      ram_reg_0_74 => grp_max_pooling2d_fix16_fu_525_n_70,
      ram_reg_0_75 => grp_up_sampling2d_fix16_fu_552_n_31,
      ram_reg_0_76 => grp_depthwise_conv2d_fix_fu_475_n_47,
      ram_reg_0_77 => grp_max_pooling2d_fix16_fu_525_n_71,
      ram_reg_0_78 => grp_up_sampling2d_fix16_fu_552_n_32,
      ram_reg_0_79 => grp_depthwise_conv2d_fix_fu_475_n_48,
      ram_reg_0_8 => grp_max_pooling2d_fix16_fu_525_n_46,
      ram_reg_0_80 => grp_max_pooling2d_fix16_fu_525_n_72,
      ram_reg_0_81 => grp_up_sampling2d_fix16_fu_552_n_33,
      ram_reg_0_82 => grp_depthwise_conv2d_fix_fu_475_n_49,
      ram_reg_0_83 => grp_max_pooling2d_fix16_fu_525_n_73,
      ram_reg_0_84 => grp_up_sampling2d_fix16_fu_552_n_34,
      ram_reg_0_85 => grp_depthwise_conv2d_fix_fu_475_n_50,
      ram_reg_0_86 => grp_max_pooling2d_fix16_fu_525_n_74,
      ram_reg_0_87 => grp_up_sampling2d_fix16_fu_552_n_35,
      ram_reg_0_88 => grp_depthwise_conv2d_fix_fu_475_n_51,
      ram_reg_0_89 => grp_max_pooling2d_fix16_fu_525_n_75,
      ram_reg_0_9 => grp_up_sampling2d_fix16_fu_552_n_22,
      ram_reg_0_90 => grp_up_sampling2d_fix16_fu_552_n_36,
      ram_reg_0_91 => grp_depthwise_conv2d_fix_fu_475_n_52,
      ram_reg_0_92 => grp_max_pooling2d_fix16_fu_525_n_76,
      ram_reg_0_93 => grp_up_sampling2d_fix16_fu_552_n_37,
      ram_reg_0_i_41_0 => grp_pointwise_conv2d_fix_1_fu_483_n_7,
      ram_reg_0_i_44_0(11) => grp_pointwise_conv2d_fix_1_fu_483_output_r_address0(13),
      ram_reg_0_i_44_0(10 downto 0) => grp_pointwise_conv2d_fix_1_fu_483_output_r_address0(10 downto 0),
      ram_reg_0_i_44_1(11 downto 0) => grp_pointwise_conv2d_fix_3_fu_489_output_r_address0(11 downto 0),
      ram_reg_1 => MemBank_B_U_n_106,
      ram_reg_1_0 => MemBank_B_U_n_107,
      ram_reg_2 => MemBank_B_U_n_108,
      ram_reg_2_0 => MemBank_B_U_n_109,
      ram_reg_3 => MemBank_B_U_n_110,
      ram_reg_3_0 => MemBank_B_U_n_111,
      ram_reg_4 => MemBank_B_U_n_112,
      ram_reg_4_0 => MemBank_B_U_n_113,
      ram_reg_5 => MemBank_B_U_n_114,
      ram_reg_5_0 => MemBank_B_U_n_115,
      ram_reg_6 => MemBank_B_U_n_116,
      ram_reg_6_0 => MemBank_B_U_n_117,
      ram_reg_7 => MemBank_B_U_n_118,
      ram_reg_7_0 => MemBank_B_U_n_119
    );
grp_padding2d_fix16_fu_495_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[34]\,
      I1 => \ap_CS_fsm_reg_n_5_[18]\,
      I2 => \ap_CS_fsm_reg_n_5_[26]\,
      I3 => \ap_CS_fsm_reg_n_5_[10]\,
      I4 => \ap_CS_fsm_reg_n_5_[2]\,
      O => grp_padding2d_fix16_fu_495_ap_start_reg0
    );
grp_padding2d_fix16_fu_495_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_padding2d_fix16_fu_495_n_50,
      Q => grp_padding2d_fix16_fu_495_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_1_fu_483: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_1
     port map (
      D(1 downto 0) => ap_NS_fsm(16 downto 15),
      MemBank_B_address010_out => MemBank_B_address010_out,
      Q(2) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(1) => ap_CS_fsm_state16,
      Q(0) => ap_CS_fsm_state15,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[14]\ => grp_pointwise_conv2d_fix_1_fu_483_n_20,
      \ap_CS_fsm_reg[15]\ => grp_pointwise_conv2d_fix_1_fu_483_n_7,
      \ap_CS_fsm_reg[15]_0\ => grp_pointwise_conv2d_fix_1_fu_483_n_22,
      \ap_CS_fsm_reg[15]_1\ => grp_pointwise_conv2d_fix_1_fu_483_n_23,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_pointwise_conv2d_fix_1_fu_483_ap_start_reg => grp_pointwise_conv2d_fix_1_fu_483_ap_start_reg,
      input_r_address0(12) => grp_pointwise_conv2d_fix_1_fu_483_input_r_address0(13),
      input_r_address0(11 downto 0) => grp_pointwise_conv2d_fix_1_fu_483_input_r_address0(11 downto 0),
      output_r_address0(11) => grp_pointwise_conv2d_fix_1_fu_483_output_r_address0(13),
      output_r_address0(10 downto 0) => grp_pointwise_conv2d_fix_1_fu_483_output_r_address0(10 downto 0),
      output_r_ce0 => grp_pointwise_conv2d_fix_1_fu_483_output_r_ce0,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0_i_137(0) => grp_pointwise_conv2d_fix_3_fu_489_output_r_address0(13),
      trunc_ln42_fu_1389_p1(16) => trunc_ln42_fu_1389_p1(22),
      trunc_ln42_fu_1389_p1(15 downto 0) => trunc_ln42_fu_1389_p1(15 downto 0)
    );
grp_pointwise_conv2d_fix_1_fu_483_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_1_fu_483_n_20,
      Q => grp_pointwise_conv2d_fix_1_fu_483_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_2_fu_513: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_2
     port map (
      D(1 downto 0) => ap_NS_fsm(24 downto 23),
      MemBank_B_address011_out => MemBank_B_address011_out,
      Q(5) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(4) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(3) => ap_CS_fsm_state23,
      Q(2) => ap_CS_fsm_state18,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => sel00,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[23]\ => grp_pointwise_conv2d_fix_2_fu_513_n_8,
      \ap_CS_fsm_reg[39]\ => grp_pointwise_conv2d_fix_2_fu_513_n_20,
      \ap_CS_fsm_reg[4]_0\ => grp_pointwise_conv2d_fix_2_fu_513_n_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_pointwise_conv2d_fix_2_fu_513_ap_start_reg => grp_pointwise_conv2d_fix_2_fu_513_ap_start_reg,
      input_r_address0(9) => grp_pointwise_conv2d_fix_2_fu_513_input_r_address0(13),
      input_r_address0(8 downto 0) => grp_pointwise_conv2d_fix_2_fu_513_input_r_address0(8 downto 0),
      \out_d_0_reg_336_reg[0]_0\ => grp_pointwise_conv2d_fix_2_fu_513_n_19,
      output_r_address0(9) => grp_pointwise_conv2d_fix_2_fu_513_output_r_address0(13),
      output_r_address0(8 downto 0) => grp_pointwise_conv2d_fix_2_fu_513_output_r_address0(8 downto 0),
      output_r_ce0 => grp_pointwise_conv2d_fix_2_fu_513_output_r_ce0,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0_i_140(0) => grp_pointwise_conv2d_fix_4_fu_519_output_r_address0(13),
      ram_reg_0_i_19 => grp_pointwise_conv2d_fix_4_fu_519_n_37,
      trunc_ln42_fu_1087_p1(16) => trunc_ln42_fu_1087_p1(21),
      trunc_ln42_fu_1087_p1(15 downto 0) => trunc_ln42_fu_1087_p1(15 downto 0)
    );
grp_pointwise_conv2d_fix_2_fu_513_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_2_fu_513_n_19,
      Q => grp_pointwise_conv2d_fix_2_fu_513_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_3_fu_489: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_3
     port map (
      D(1 downto 0) => ap_NS_fsm(32 downto 31),
      MemBank_B_address010_out => MemBank_B_address010_out,
      Q(4) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(3) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(2) => ap_CS_fsm_state31,
      Q(1) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(0) => sel00,
      SS(0) => ap_rst_n_inv,
      WEA(1) => grp_pointwise_conv2d_fix_3_fu_489_n_9,
      WEA(0) => grp_pointwise_conv2d_fix_3_fu_489_n_10,
      \ap_CS_fsm_reg[30]\ => grp_pointwise_conv2d_fix_3_fu_489_n_13,
      \ap_CS_fsm_reg[31]\ => grp_pointwise_conv2d_fix_3_fu_489_n_5,
      \ap_CS_fsm_reg[39]\(1) => grp_pointwise_conv2d_fix_3_fu_489_n_11,
      \ap_CS_fsm_reg[39]\(0) => grp_pointwise_conv2d_fix_3_fu_489_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_padding2d_fix16_fu_495_input_r_ce0 => grp_padding2d_fix16_fu_495_input_r_ce0,
      grp_padding2d_fix16_fu_495_output_r_we0 => grp_padding2d_fix16_fu_495_output_r_we0,
      grp_pointwise_conv2d_fix_3_fu_489_ap_start_reg => grp_pointwise_conv2d_fix_3_fu_489_ap_start_reg,
      input_r_address0(11) => grp_pointwise_conv2d_fix_3_fu_489_input_r_address0(13),
      input_r_address0(10 downto 0) => grp_pointwise_conv2d_fix_3_fu_489_input_r_address0(10 downto 0),
      output_r_address0(12) => grp_pointwise_conv2d_fix_3_fu_489_output_r_address0(13),
      output_r_address0(11 downto 0) => grp_pointwise_conv2d_fix_3_fu_489_output_r_address0(11 downto 0),
      output_r_ce0 => grp_pointwise_conv2d_fix_3_fu_489_output_r_ce0,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0_i_89 => grp_pointwise_conv2d_fix_1_fu_483_n_22,
      ram_reg_2 => grp_pointwise_conv2d_fix_4_fu_519_n_5,
      ram_reg_7 => grp_pointwise_conv2d_fix_1_fu_483_n_23,
      trunc_ln42_fu_1399_p1(16) => trunc_ln42_fu_1399_p1(21),
      trunc_ln42_fu_1399_p1(15 downto 0) => trunc_ln42_fu_1399_p1(15 downto 0)
    );
grp_pointwise_conv2d_fix_3_fu_489_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_3_fu_489_n_13,
      Q => grp_pointwise_conv2d_fix_3_fu_489_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_4_fu_519: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_4
     port map (
      D(1 downto 0) => ap_NS_fsm(40 downto 39),
      E(0) => \i_1_reg_405[9]_i_2_n_5\,
      Q(6) => ap_CS_fsm_pp1_stage0,
      Q(5) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(4) => ap_CS_fsm_state39,
      Q(3) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(2) => ap_CS_fsm_state18,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => sel00,
      SR(0) => grp_pointwise_conv2d_fix_4_fu_519_n_9,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[39]\ => grp_pointwise_conv2d_fix_4_fu_519_n_5,
      \ap_CS_fsm_reg[3]_0\ => grp_pointwise_conv2d_fix_4_fu_519_n_37,
      \ap_CS_fsm_reg[4]_0\ => grp_pointwise_conv2d_fix_4_fu_519_n_25,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg_0 => grp_pointwise_conv2d_fix_4_fu_519_n_10,
      ap_rst_n => ap_rst_n,
      grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg => grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg,
      icmp_ln173_fu_625_p2 => icmp_ln173_fu_625_p2,
      input_r_address0(11 downto 0) => grp_pointwise_conv2d_fix_4_fu_519_input_r_address0(11 downto 0),
      output_r_address0(10) => grp_pointwise_conv2d_fix_4_fu_519_output_r_address0(13),
      output_r_address0(9 downto 0) => grp_pointwise_conv2d_fix_4_fu_519_output_r_address0(9 downto 0),
      output_r_ce0 => grp_pointwise_conv2d_fix_4_fu_519_output_r_ce0,
      output_r_we0 => grp_pointwise_conv2d_fix_fu_546_output_r_ce0,
      p => grp_pointwise_conv2d_fix_4_fu_519_n_11,
      p_0 => grp_pointwise_conv2d_fix_4_fu_519_n_24,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0(0) => grp_pointwise_conv2d_fix_2_fu_513_input_r_address0(13),
      ram_reg_2 => grp_pointwise_conv2d_fix_2_fu_513_n_20,
      trunc_ln42_fu_816_p1(16) => trunc_ln42_fu_816_p1(22),
      trunc_ln42_fu_816_p1(15 downto 0) => trunc_ln42_fu_816_p1(15 downto 0)
    );
grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_4_fu_519_n_25,
      Q => grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_fu_546: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix
     port map (
      D(1 downto 0) => ap_NS_fsm(8 downto 7),
      Q(3) => ap_CS_fsm_state34,
      Q(2) => ap_CS_fsm_state26,
      Q(1) => sel00,
      Q(0) => ap_CS_fsm_state7,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[4]_0\(0) => grp_pointwise_conv2d_fix_fu_546_output_r_ce0,
      \ap_CS_fsm_reg[7]\ => grp_pointwise_conv2d_fix_fu_546_n_24,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      d0(15) => grp_pointwise_conv2d_fix_fu_546_n_5,
      d0(14) => grp_pointwise_conv2d_fix_fu_546_n_6,
      d0(13) => grp_pointwise_conv2d_fix_fu_546_n_7,
      d0(12) => grp_pointwise_conv2d_fix_fu_546_n_8,
      d0(11) => grp_pointwise_conv2d_fix_fu_546_n_9,
      d0(10) => grp_pointwise_conv2d_fix_fu_546_n_10,
      d0(9) => grp_pointwise_conv2d_fix_fu_546_n_11,
      d0(8) => grp_pointwise_conv2d_fix_fu_546_n_12,
      d0(7) => grp_pointwise_conv2d_fix_fu_546_n_13,
      d0(6) => grp_pointwise_conv2d_fix_fu_546_n_14,
      d0(5) => grp_pointwise_conv2d_fix_fu_546_n_15,
      d0(4) => grp_pointwise_conv2d_fix_fu_546_n_16,
      d0(3) => grp_pointwise_conv2d_fix_fu_546_n_17,
      d0(2) => grp_pointwise_conv2d_fix_fu_546_n_18,
      d0(1) => grp_pointwise_conv2d_fix_fu_546_n_19,
      d0(0) => grp_pointwise_conv2d_fix_fu_546_n_20,
      grp_pointwise_conv2d_fix_fu_546_ap_start_reg => grp_pointwise_conv2d_fix_fu_546_ap_start_reg,
      grp_pointwise_conv2d_fix_fu_546_input_r_address0(10) => grp_pointwise_conv2d_fix_fu_546_input_r_address0(13),
      grp_pointwise_conv2d_fix_fu_546_input_r_address0(9 downto 0) => grp_pointwise_conv2d_fix_fu_546_input_r_address0(9 downto 0),
      \out_d_0_reg_165_reg[4]_0\ => grp_pointwise_conv2d_fix_fu_546_n_23,
      output_r_address0(13 downto 0) => grp_pointwise_conv2d_fix_fu_546_output_r_address0(13 downto 0),
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0 => grp_padding2d_fix16_fu_495_n_20,
      ram_reg_0_0 => MemBank_B_U_n_139,
      ram_reg_0_1 => MemBank_B_U_n_135,
      ram_reg_0_2 => grp_padding2d_fix16_fu_495_n_21,
      ram_reg_0_3 => MemBank_B_U_n_134,
      ram_reg_1 => grp_padding2d_fix16_fu_495_n_22,
      ram_reg_1_0 => MemBank_B_U_n_133,
      ram_reg_1_1 => grp_padding2d_fix16_fu_495_n_23,
      ram_reg_1_2 => MemBank_B_U_n_132,
      ram_reg_2 => grp_padding2d_fix16_fu_495_n_24,
      ram_reg_2_0 => MemBank_B_U_n_131,
      ram_reg_2_1 => grp_padding2d_fix16_fu_495_n_25,
      ram_reg_2_2 => MemBank_B_U_n_130,
      ram_reg_3 => grp_padding2d_fix16_fu_495_n_26,
      ram_reg_3_0 => MemBank_B_U_n_129,
      ram_reg_3_1 => grp_padding2d_fix16_fu_495_n_27,
      ram_reg_3_2 => MemBank_B_U_n_128,
      ram_reg_4 => grp_padding2d_fix16_fu_495_n_28,
      ram_reg_4_0 => MemBank_B_U_n_127,
      ram_reg_4_1 => grp_padding2d_fix16_fu_495_n_29,
      ram_reg_4_2 => MemBank_B_U_n_126,
      ram_reg_5 => grp_padding2d_fix16_fu_495_n_30,
      ram_reg_5_0 => MemBank_B_U_n_125,
      ram_reg_5_1 => grp_padding2d_fix16_fu_495_n_31,
      ram_reg_5_2 => MemBank_B_U_n_124,
      ram_reg_6 => grp_padding2d_fix16_fu_495_n_32,
      ram_reg_6_0 => MemBank_B_U_n_123,
      ram_reg_6_1 => grp_padding2d_fix16_fu_495_n_33,
      ram_reg_6_2 => MemBank_B_U_n_122,
      ram_reg_7 => grp_padding2d_fix16_fu_495_n_34,
      ram_reg_7_0 => MemBank_B_U_n_121,
      ram_reg_7_1 => grp_padding2d_fix16_fu_495_n_35,
      ram_reg_7_2 => MemBank_B_U_n_120
    );
grp_pointwise_conv2d_fix_fu_546_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_fu_546_n_23,
      Q => grp_pointwise_conv2d_fix_fu_546_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_up_sampling2d_fix16_fu_552: entity work.bd_0_hls_inst_0_up_sampling2d_fix16
     port map (
      D(3 downto 2) => ap_NS_fsm(34 downto 33),
      D(1 downto 0) => ap_NS_fsm(26 downto 25),
      MemBank_A_address01 => MemBank_A_address01,
      Q(6) => ap_CS_fsm_pp1_stage0,
      Q(5) => ap_CS_fsm_state34,
      Q(4) => \ap_CS_fsm_reg_n_5_[32]\,
      Q(3) => ap_CS_fsm_state26,
      Q(2) => \ap_CS_fsm_reg_n_5_[24]\,
      Q(1) => sel00,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      add_ln18_1_reg_623_reg_0 => grp_up_sampling2d_fix16_fu_552_n_24,
      add_ln18_1_reg_623_reg_1 => grp_up_sampling2d_fix16_fu_552_n_25,
      add_ln18_1_reg_623_reg_10 => grp_up_sampling2d_fix16_fu_552_n_34,
      add_ln18_1_reg_623_reg_11 => grp_up_sampling2d_fix16_fu_552_n_35,
      add_ln18_1_reg_623_reg_12 => grp_up_sampling2d_fix16_fu_552_n_36,
      add_ln18_1_reg_623_reg_13 => grp_up_sampling2d_fix16_fu_552_n_37,
      add_ln18_1_reg_623_reg_2 => grp_up_sampling2d_fix16_fu_552_n_26,
      add_ln18_1_reg_623_reg_3 => grp_up_sampling2d_fix16_fu_552_n_27,
      add_ln18_1_reg_623_reg_4 => grp_up_sampling2d_fix16_fu_552_n_28,
      add_ln18_1_reg_623_reg_5 => grp_up_sampling2d_fix16_fu_552_n_29,
      add_ln18_1_reg_623_reg_6 => grp_up_sampling2d_fix16_fu_552_n_30,
      add_ln18_1_reg_623_reg_7 => grp_up_sampling2d_fix16_fu_552_n_31,
      add_ln18_1_reg_623_reg_8 => grp_up_sampling2d_fix16_fu_552_n_32,
      add_ln18_1_reg_623_reg_9 => grp_up_sampling2d_fix16_fu_552_n_33,
      \ap_CS_fsm_reg[2]_0\ => grp_up_sampling2d_fix16_fu_552_n_11,
      \ap_CS_fsm_reg[3]_0\ => grp_up_sampling2d_fix16_fu_552_n_38,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg_0 => grp_up_sampling2d_fix16_fu_552_n_5,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_rst_n => ap_rst_n,
      grp_pointwise_conv2d_fix_fu_546_input_r_address0(10) => grp_pointwise_conv2d_fix_fu_546_input_r_address0(13),
      grp_pointwise_conv2d_fix_fu_546_input_r_address0(9 downto 0) => grp_pointwise_conv2d_fix_fu_546_input_r_address0(9 downto 0),
      grp_up_sampling2d_fix16_fu_552_ap_start_reg => grp_up_sampling2d_fix16_fu_552_ap_start_reg,
      i_0_reg_394_reg(13 downto 0) => i_0_reg_394_reg(13 downto 0),
      input_r_address0(0) => grp_up_sampling2d_fix16_fu_552_input_r_address0(11),
      output_r_address0(10 downto 0) => grp_pointwise_conv2d_fix_fu_546_output_r_address0(10 downto 0),
      output_r_ce0 => grp_up_sampling2d_fix16_fu_552_output_r_ce0,
      p => grp_up_sampling2d_fix16_fu_552_n_12,
      p_0 => grp_up_sampling2d_fix16_fu_552_n_14,
      p_1 => grp_up_sampling2d_fix16_fu_552_n_15,
      p_2 => grp_up_sampling2d_fix16_fu_552_n_16,
      p_3 => grp_up_sampling2d_fix16_fu_552_n_17,
      p_4 => grp_up_sampling2d_fix16_fu_552_n_18,
      p_5 => grp_up_sampling2d_fix16_fu_552_n_19,
      p_6 => grp_up_sampling2d_fix16_fu_552_n_20,
      p_7 => grp_up_sampling2d_fix16_fu_552_n_21,
      p_8 => grp_up_sampling2d_fix16_fu_552_n_22,
      p_9 => grp_up_sampling2d_fix16_fu_552_n_23,
      ram_reg_0(0) => grp_pointwise_conv2d_fix_fu_546_output_r_ce0,
      ram_reg_0_0 => MemBank_B_U_n_137,
      ram_reg_0_1(9 downto 0) => i_1_reg_405_reg(9 downto 0),
      ram_reg_2 => grp_max_pooling2d_fix16_fu_525_n_64,
      ram_reg_2_0 => \input_data_data_V_0_state_reg_n_5_[0]\
    );
grp_up_sampling2d_fix16_fu_552_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_up_sampling2d_fix16_fu_552_n_38,
      Q => grp_up_sampling2d_fix16_fu_552_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_0_reg_394[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088088"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I1 => ap_CS_fsm_state2,
      I2 => input_data_last_V_0_sel,
      I3 => input_data_last_V_0_payload_A,
      I4 => input_data_last_V_0_payload_B,
      O => \i_0_reg_394[0]_i_2_n_5\
    );
\i_0_reg_394[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_394_reg(0),
      O => \i_0_reg_394[0]_i_4_n_5\
    );
\i_0_reg_394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_394[0]_i_2_n_5\,
      D => \i_0_reg_394_reg[0]_i_3_n_12\,
      Q => i_0_reg_394_reg(0),
      R => clear
    );
\i_0_reg_394_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_0_reg_394_reg[0]_i_3_n_5\,
      CO(2) => \i_0_reg_394_reg[0]_i_3_n_6\,
      CO(1) => \i_0_reg_394_reg[0]_i_3_n_7\,
      CO(0) => \i_0_reg_394_reg[0]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_0_reg_394_reg[0]_i_3_n_9\,
      O(2) => \i_0_reg_394_reg[0]_i_3_n_10\,
      O(1) => \i_0_reg_394_reg[0]_i_3_n_11\,
      O(0) => \i_0_reg_394_reg[0]_i_3_n_12\,
      S(3 downto 1) => i_0_reg_394_reg(3 downto 1),
      S(0) => \i_0_reg_394[0]_i_4_n_5\
    );
\i_0_reg_394_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_394[0]_i_2_n_5\,
      D => \i_0_reg_394_reg[8]_i_1_n_10\,
      Q => i_0_reg_394_reg(10),
      R => clear
    );
\i_0_reg_394_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_394[0]_i_2_n_5\,
      D => \i_0_reg_394_reg[8]_i_1_n_9\,
      Q => i_0_reg_394_reg(11),
      R => clear
    );
\i_0_reg_394_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_394[0]_i_2_n_5\,
      D => \i_0_reg_394_reg[12]_i_1_n_12\,
      Q => i_0_reg_394_reg(12),
      R => clear
    );
\i_0_reg_394_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_394_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_i_0_reg_394_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_0_reg_394_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i_0_reg_394_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \i_0_reg_394_reg[12]_i_1_n_11\,
      O(0) => \i_0_reg_394_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => i_0_reg_394_reg(13 downto 12)
    );
\i_0_reg_394_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_394[0]_i_2_n_5\,
      D => \i_0_reg_394_reg[12]_i_1_n_11\,
      Q => i_0_reg_394_reg(13),
      R => clear
    );
\i_0_reg_394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_394[0]_i_2_n_5\,
      D => \i_0_reg_394_reg[0]_i_3_n_11\,
      Q => i_0_reg_394_reg(1),
      R => clear
    );
\i_0_reg_394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_394[0]_i_2_n_5\,
      D => \i_0_reg_394_reg[0]_i_3_n_10\,
      Q => i_0_reg_394_reg(2),
      R => clear
    );
\i_0_reg_394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_394[0]_i_2_n_5\,
      D => \i_0_reg_394_reg[0]_i_3_n_9\,
      Q => i_0_reg_394_reg(3),
      R => clear
    );
\i_0_reg_394_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_394[0]_i_2_n_5\,
      D => \i_0_reg_394_reg[4]_i_1_n_12\,
      Q => i_0_reg_394_reg(4),
      R => clear
    );
\i_0_reg_394_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_394_reg[0]_i_3_n_5\,
      CO(3) => \i_0_reg_394_reg[4]_i_1_n_5\,
      CO(2) => \i_0_reg_394_reg[4]_i_1_n_6\,
      CO(1) => \i_0_reg_394_reg[4]_i_1_n_7\,
      CO(0) => \i_0_reg_394_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_394_reg[4]_i_1_n_9\,
      O(2) => \i_0_reg_394_reg[4]_i_1_n_10\,
      O(1) => \i_0_reg_394_reg[4]_i_1_n_11\,
      O(0) => \i_0_reg_394_reg[4]_i_1_n_12\,
      S(3 downto 0) => i_0_reg_394_reg(7 downto 4)
    );
\i_0_reg_394_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_394[0]_i_2_n_5\,
      D => \i_0_reg_394_reg[4]_i_1_n_11\,
      Q => i_0_reg_394_reg(5),
      R => clear
    );
\i_0_reg_394_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_394[0]_i_2_n_5\,
      D => \i_0_reg_394_reg[4]_i_1_n_10\,
      Q => i_0_reg_394_reg(6),
      R => clear
    );
\i_0_reg_394_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_394[0]_i_2_n_5\,
      D => \i_0_reg_394_reg[4]_i_1_n_9\,
      Q => i_0_reg_394_reg(7),
      R => clear
    );
\i_0_reg_394_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_394[0]_i_2_n_5\,
      D => \i_0_reg_394_reg[8]_i_1_n_12\,
      Q => i_0_reg_394_reg(8),
      R => clear
    );
\i_0_reg_394_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_394_reg[4]_i_1_n_5\,
      CO(3) => \i_0_reg_394_reg[8]_i_1_n_5\,
      CO(2) => \i_0_reg_394_reg[8]_i_1_n_6\,
      CO(1) => \i_0_reg_394_reg[8]_i_1_n_7\,
      CO(0) => \i_0_reg_394_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_394_reg[8]_i_1_n_9\,
      O(2) => \i_0_reg_394_reg[8]_i_1_n_10\,
      O(1) => \i_0_reg_394_reg[8]_i_1_n_11\,
      O(0) => \i_0_reg_394_reg[8]_i_1_n_12\,
      S(3 downto 0) => i_0_reg_394_reg(11 downto 8)
    );
\i_0_reg_394_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_394[0]_i_2_n_5\,
      D => \i_0_reg_394_reg[8]_i_1_n_11\,
      Q => i_0_reg_394_reg(9),
      R => clear
    );
\i_1_reg_405[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_1_reg_405_reg(0),
      O => i_3_fu_631_p2(0)
    );
\i_1_reg_405[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_1_reg_405_reg(0),
      I1 => i_1_reg_405_reg(1),
      O => i_3_fu_631_p2(1)
    );
\i_1_reg_405[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_1_reg_405_reg(0),
      I1 => i_1_reg_405_reg(1),
      I2 => i_1_reg_405_reg(2),
      O => i_3_fu_631_p2(2)
    );
\i_1_reg_405[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_1_reg_405_reg(1),
      I1 => i_1_reg_405_reg(0),
      I2 => i_1_reg_405_reg(2),
      I3 => i_1_reg_405_reg(3),
      O => i_3_fu_631_p2(3)
    );
\i_1_reg_405[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_1_reg_405_reg(2),
      I1 => i_1_reg_405_reg(0),
      I2 => i_1_reg_405_reg(1),
      I3 => i_1_reg_405_reg(3),
      I4 => i_1_reg_405_reg(4),
      O => i_3_fu_631_p2(4)
    );
\i_1_reg_405[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_1_reg_405_reg(3),
      I1 => i_1_reg_405_reg(1),
      I2 => i_1_reg_405_reg(0),
      I3 => i_1_reg_405_reg(2),
      I4 => i_1_reg_405_reg(4),
      I5 => i_1_reg_405_reg(5),
      O => i_3_fu_631_p2(5)
    );
\i_1_reg_405[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_1_reg_405[9]_i_4_n_5\,
      I1 => i_1_reg_405_reg(6),
      O => i_3_fu_631_p2(6)
    );
\i_1_reg_405[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_1_reg_405[9]_i_4_n_5\,
      I1 => i_1_reg_405_reg(6),
      I2 => i_1_reg_405_reg(7),
      O => i_3_fu_631_p2(7)
    );
\i_1_reg_405[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_1_reg_405_reg(6),
      I1 => \i_1_reg_405[9]_i_4_n_5\,
      I2 => i_1_reg_405_reg(7),
      I3 => i_1_reg_405_reg(8),
      O => i_3_fu_631_p2(8)
    );
\i_1_reg_405[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => icmp_ln173_fu_625_p2,
      O => \i_1_reg_405[9]_i_2_n_5\
    );
\i_1_reg_405[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_1_reg_405_reg(7),
      I1 => \i_1_reg_405[9]_i_4_n_5\,
      I2 => i_1_reg_405_reg(6),
      I3 => i_1_reg_405_reg(8),
      I4 => i_1_reg_405_reg(9),
      O => i_3_fu_631_p2(9)
    );
\i_1_reg_405[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_1_reg_405_reg(5),
      I1 => i_1_reg_405_reg(3),
      I2 => i_1_reg_405_reg(1),
      I3 => i_1_reg_405_reg(0),
      I4 => i_1_reg_405_reg(2),
      I5 => i_1_reg_405_reg(4),
      O => \i_1_reg_405[9]_i_4_n_5\
    );
\i_1_reg_405_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_405[9]_i_2_n_5\,
      D => i_3_fu_631_p2(0),
      Q => i_1_reg_405_reg(0),
      R => grp_pointwise_conv2d_fix_4_fu_519_n_9
    );
\i_1_reg_405_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_405[9]_i_2_n_5\,
      D => i_3_fu_631_p2(1),
      Q => i_1_reg_405_reg(1),
      R => grp_pointwise_conv2d_fix_4_fu_519_n_9
    );
\i_1_reg_405_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_405[9]_i_2_n_5\,
      D => i_3_fu_631_p2(2),
      Q => i_1_reg_405_reg(2),
      R => grp_pointwise_conv2d_fix_4_fu_519_n_9
    );
\i_1_reg_405_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_405[9]_i_2_n_5\,
      D => i_3_fu_631_p2(3),
      Q => i_1_reg_405_reg(3),
      R => grp_pointwise_conv2d_fix_4_fu_519_n_9
    );
\i_1_reg_405_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_405[9]_i_2_n_5\,
      D => i_3_fu_631_p2(4),
      Q => i_1_reg_405_reg(4),
      R => grp_pointwise_conv2d_fix_4_fu_519_n_9
    );
\i_1_reg_405_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_405[9]_i_2_n_5\,
      D => i_3_fu_631_p2(5),
      Q => i_1_reg_405_reg(5),
      R => grp_pointwise_conv2d_fix_4_fu_519_n_9
    );
\i_1_reg_405_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_405[9]_i_2_n_5\,
      D => i_3_fu_631_p2(6),
      Q => i_1_reg_405_reg(6),
      R => grp_pointwise_conv2d_fix_4_fu_519_n_9
    );
\i_1_reg_405_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_405[9]_i_2_n_5\,
      D => i_3_fu_631_p2(7),
      Q => i_1_reg_405_reg(7),
      R => grp_pointwise_conv2d_fix_4_fu_519_n_9
    );
\i_1_reg_405_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_405[9]_i_2_n_5\,
      D => i_3_fu_631_p2(8),
      Q => i_1_reg_405_reg(8),
      R => grp_pointwise_conv2d_fix_4_fu_519_n_9
    );
\i_1_reg_405_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_405[9]_i_2_n_5\,
      D => i_3_fu_631_p2(9),
      Q => i_1_reg_405_reg(9),
      R => grp_pointwise_conv2d_fix_4_fu_519_n_9
    );
\i_2_reg_416[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_2_reg_416_reg(0),
      O => i_4_fu_648_p2(0)
    );
\i_2_reg_416[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_2_reg_416_reg(0),
      I1 => i_2_reg_416_reg(1),
      O => i_4_fu_648_p2(1)
    );
\i_2_reg_416[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_2_reg_416_reg(0),
      I1 => i_2_reg_416_reg(1),
      I2 => i_2_reg_416_reg(2),
      O => i_4_fu_648_p2(2)
    );
\i_2_reg_416[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_2_reg_416_reg(1),
      I1 => i_2_reg_416_reg(0),
      I2 => i_2_reg_416_reg(2),
      I3 => i_2_reg_416_reg(3),
      O => i_4_fu_648_p2(3)
    );
\i_2_reg_416[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_2_reg_416_reg(2),
      I1 => i_2_reg_416_reg(0),
      I2 => i_2_reg_416_reg(1),
      I3 => i_2_reg_416_reg(3),
      I4 => i_2_reg_416_reg(4),
      O => i_4_fu_648_p2(4)
    );
\i_2_reg_416[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_2_reg_416_reg(3),
      I1 => i_2_reg_416_reg(1),
      I2 => i_2_reg_416_reg(0),
      I3 => i_2_reg_416_reg(2),
      I4 => i_2_reg_416_reg(4),
      I5 => i_2_reg_416_reg(5),
      O => i_4_fu_648_p2(5)
    );
\i_2_reg_416[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_2_reg_416[9]_i_3_n_5\,
      I1 => i_2_reg_416_reg(6),
      O => i_4_fu_648_p2(6)
    );
\i_2_reg_416[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_2_reg_416[9]_i_3_n_5\,
      I1 => i_2_reg_416_reg(6),
      I2 => i_2_reg_416_reg(7),
      O => i_4_fu_648_p2(7)
    );
\i_2_reg_416[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_2_reg_416_reg(6),
      I1 => \i_2_reg_416[9]_i_3_n_5\,
      I2 => i_2_reg_416_reg(7),
      I3 => i_2_reg_416_reg(8),
      O => i_4_fu_648_p2(8)
    );
\i_2_reg_416[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => ap_enable_reg_pp2_iter0,
      I2 => ap_block_pp2_stage0_subdone,
      I3 => icmp_ln197_fu_642_p2,
      O => sel
    );
\i_2_reg_416[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_2_reg_416_reg(7),
      I1 => \i_2_reg_416[9]_i_3_n_5\,
      I2 => i_2_reg_416_reg(6),
      I3 => i_2_reg_416_reg(8),
      I4 => i_2_reg_416_reg(9),
      O => i_4_fu_648_p2(9)
    );
\i_2_reg_416[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_2_reg_416_reg(5),
      I1 => i_2_reg_416_reg(3),
      I2 => i_2_reg_416_reg(1),
      I3 => i_2_reg_416_reg(0),
      I4 => i_2_reg_416_reg(2),
      I5 => i_2_reg_416_reg(4),
      O => \i_2_reg_416[9]_i_3_n_5\
    );
\i_2_reg_416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_648_p2(0),
      Q => i_2_reg_416_reg(0),
      R => ap_CS_fsm_state43
    );
\i_2_reg_416_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_648_p2(1),
      Q => i_2_reg_416_reg(1),
      R => ap_CS_fsm_state43
    );
\i_2_reg_416_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_648_p2(2),
      Q => i_2_reg_416_reg(2),
      R => ap_CS_fsm_state43
    );
\i_2_reg_416_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_648_p2(3),
      Q => i_2_reg_416_reg(3),
      R => ap_CS_fsm_state43
    );
\i_2_reg_416_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_648_p2(4),
      Q => i_2_reg_416_reg(4),
      R => ap_CS_fsm_state43
    );
\i_2_reg_416_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_648_p2(5),
      Q => i_2_reg_416_reg(5),
      R => ap_CS_fsm_state43
    );
\i_2_reg_416_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_648_p2(6),
      Q => i_2_reg_416_reg(6),
      R => ap_CS_fsm_state43
    );
\i_2_reg_416_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_648_p2(7),
      Q => i_2_reg_416_reg(7),
      R => ap_CS_fsm_state43
    );
\i_2_reg_416_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_648_p2(8),
      Q => i_2_reg_416_reg(8),
      R => ap_CS_fsm_state43
    );
\i_2_reg_416_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_648_p2(9),
      Q => i_2_reg_416_reg(9),
      R => ap_CS_fsm_state43
    );
\icmp_ln173_reg_673[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln173_fu_625_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => icmp_ln173_reg_673,
      O => \icmp_ln173_reg_673[0]_i_1_n_5\
    );
\icmp_ln173_reg_673_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln173_reg_673[0]_i_1_n_5\,
      Q => icmp_ln173_reg_673,
      R => '0'
    );
\icmp_ln197_reg_692[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln197_fu_642_p2,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_block_pp2_stage0_subdone,
      I3 => \icmp_ln197_reg_692_reg_n_5_[0]\,
      O => \icmp_ln197_reg_692[0]_i_1_n_5\
    );
\icmp_ln197_reg_692_pp2_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECE44CCEECE4444"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => icmp_ln197_reg_692_pp2_iter1_reg,
      I2 => ap_enable_reg_pp2_iter2_reg_n_5,
      I3 => output_data_data_V_1_ack_in,
      I4 => \icmp_ln197_reg_692_reg_n_5_[0]\,
      I5 => ap_enable_reg_pp2_iter1_reg_n_5,
      O => \icmp_ln197_reg_692_pp2_iter1_reg[0]_i_1_n_5\
    );
\icmp_ln197_reg_692_pp2_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln197_reg_692_pp2_iter1_reg[0]_i_1_n_5\,
      Q => icmp_ln197_reg_692_pp2_iter1_reg,
      R => '0'
    );
\icmp_ln197_reg_692_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln197_reg_692[0]_i_1_n_5\,
      Q => \icmp_ln197_reg_692_reg_n_5_[0]\,
      R => '0'
    );
\input_data_data_V_0_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => input_data_data_V_0_sel_wr,
      O => \input_data_data_V_0_payload_A[15]_i_1_n_5\
    );
\input_data_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(0),
      Q => input_data_data_V_0_payload_A(0),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(10),
      Q => input_data_data_V_0_payload_A(10),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(11),
      Q => input_data_data_V_0_payload_A(11),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(12),
      Q => input_data_data_V_0_payload_A(12),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(13),
      Q => input_data_data_V_0_payload_A(13),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(14),
      Q => input_data_data_V_0_payload_A(14),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(15),
      Q => input_data_data_V_0_payload_A(15),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(1),
      Q => input_data_data_V_0_payload_A(1),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(2),
      Q => input_data_data_V_0_payload_A(2),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(3),
      Q => input_data_data_V_0_payload_A(3),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(4),
      Q => input_data_data_V_0_payload_A(4),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(5),
      Q => input_data_data_V_0_payload_A(5),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(6),
      Q => input_data_data_V_0_payload_A(6),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(7),
      Q => input_data_data_V_0_payload_A(7),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(8),
      Q => input_data_data_V_0_payload_A(8),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(9),
      Q => input_data_data_V_0_payload_A(9),
      R => '0'
    );
\input_data_data_V_0_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => input_data_data_V_0_sel_wr,
      I1 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      O => \input_data_data_V_0_payload_B[15]_i_1_n_5\
    );
\input_data_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(0),
      Q => input_data_data_V_0_payload_B(0),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(10),
      Q => input_data_data_V_0_payload_B(10),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(11),
      Q => input_data_data_V_0_payload_B(11),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(12),
      Q => input_data_data_V_0_payload_B(12),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(13),
      Q => input_data_data_V_0_payload_B(13),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(14),
      Q => input_data_data_V_0_payload_B(14),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(15),
      Q => input_data_data_V_0_payload_B(15),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(1),
      Q => input_data_data_V_0_payload_B(1),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(2),
      Q => input_data_data_V_0_payload_B(2),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(3),
      Q => input_data_data_V_0_payload_B(3),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(4),
      Q => input_data_data_V_0_payload_B(4),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(5),
      Q => input_data_data_V_0_payload_B(5),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(6),
      Q => input_data_data_V_0_payload_B(6),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(7),
      Q => input_data_data_V_0_payload_B(7),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(8),
      Q => input_data_data_V_0_payload_B(8),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(9),
      Q => input_data_data_V_0_payload_B(9),
      R => '0'
    );
input_data_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I1 => ap_CS_fsm_state2,
      I2 => input_data_data_V_0_sel,
      O => input_data_data_V_0_sel_rd_i_1_n_5
    );
input_data_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_data_V_0_sel_rd_i_1_n_5,
      Q => input_data_data_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I2 => input_data_data_V_0_sel_wr,
      O => input_data_data_V_0_sel_wr_i_1_n_5
    );
input_data_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_data_V_0_sel_wr_i_1_n_5,
      Q => input_data_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A820A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => input_data_TVALID,
      I4 => ap_CS_fsm_state2,
      O => \input_data_data_V_0_state[0]_i_1_n_5\
    );
\input_data_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3FB"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => input_data_TVALID,
      O => input_data_data_V_0_state(1)
    );
\input_data_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_data_V_0_state[0]_i_1_n_5\,
      Q => \input_data_data_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_data_V_0_state(1),
      Q => \input_data_data_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_dest_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA008A"
    )
        port map (
      I0 => input_data_TDEST(0),
      I1 => \^input_data_tready\,
      I2 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      I3 => input_data_dest_V_0_sel_wr,
      I4 => input_data_dest_V_0_payload_A,
      O => \input_data_dest_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_dest_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_dest_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_dest_V_0_payload_A,
      R => '0'
    );
\input_data_dest_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => input_data_TDEST(0),
      I1 => input_data_dest_V_0_sel_wr,
      I2 => \^input_data_tready\,
      I3 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      I4 => input_data_dest_V_0_payload_B,
      O => \input_data_dest_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_dest_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_dest_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_dest_V_0_payload_B,
      R => '0'
    );
input_data_dest_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      I3 => input_data_dest_V_0_sel,
      O => input_data_dest_V_0_sel_rd_i_1_n_5
    );
input_data_dest_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_dest_V_0_sel_rd_i_1_n_5,
      Q => input_data_dest_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_dest_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \^input_data_tready\,
      I2 => input_data_dest_V_0_sel_wr,
      O => input_data_dest_V_0_sel_wr_i_1_n_5
    );
input_data_dest_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_dest_V_0_sel_wr_i_1_n_5,
      Q => input_data_dest_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state2,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => input_data_TVALID,
      I4 => \^input_data_tready\,
      I5 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      O => \input_data_dest_V_0_state[0]_i_1_n_5\
    );
\input_data_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F333FBBB"
    )
        port map (
      I0 => \^input_data_tready\,
      I1 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => ap_CS_fsm_state2,
      I4 => input_data_TVALID,
      O => input_data_dest_V_0_state(1)
    );
\input_data_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_dest_V_0_state[0]_i_1_n_5\,
      Q => \input_data_dest_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_dest_V_0_state(1),
      Q => \^input_data_tready\,
      R => ap_rst_n_inv
    );
\input_data_id_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TID(0),
      I1 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I3 => input_data_id_V_0_sel_wr,
      I4 => input_data_id_V_0_payload_A,
      O => \input_data_id_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_id_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_id_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_id_V_0_payload_A,
      R => '0'
    );
\input_data_id_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_data_TID(0),
      I1 => input_data_id_V_0_sel_wr,
      I2 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I4 => input_data_id_V_0_payload_B,
      O => \input_data_id_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_id_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_id_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_id_V_0_payload_B,
      R => '0'
    );
input_data_id_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I3 => input_data_id_V_0_sel,
      O => input_data_id_V_0_sel_rd_i_1_n_5
    );
input_data_id_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_id_V_0_sel_rd_i_1_n_5,
      Q => input_data_id_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_id_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I2 => input_data_id_V_0_sel_wr,
      O => input_data_id_V_0_sel_wr_i_1_n_5
    );
input_data_id_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_id_V_0_sel_wr_i_1_n_5,
      Q => input_data_id_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_id_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state2,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => input_data_TVALID,
      I4 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I5 => \input_data_id_V_0_state_reg_n_5_[0]\,
      O => \input_data_id_V_0_state[0]_i_1_n_5\
    );
\input_data_id_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F555FDDD"
    )
        port map (
      I0 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => ap_CS_fsm_state2,
      I4 => input_data_TVALID,
      O => input_data_id_V_0_state(1)
    );
\input_data_id_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_id_V_0_state[0]_i_1_n_5\,
      Q => \input_data_id_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_id_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_id_V_0_state(1),
      Q => \input_data_id_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_keep_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TKEEP(0),
      I1 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I3 => input_data_keep_V_0_sel_wr,
      I4 => input_data_keep_V_0_payload_A(0),
      O => \input_data_keep_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_keep_V_0_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TKEEP(1),
      I1 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I3 => input_data_keep_V_0_sel_wr,
      I4 => input_data_keep_V_0_payload_A(1),
      O => \input_data_keep_V_0_payload_A[1]_i_1_n_5\
    );
\input_data_keep_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_A(0),
      R => '0'
    );
\input_data_keep_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_A[1]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_A(1),
      R => '0'
    );
\input_data_keep_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_data_TKEEP(0),
      I1 => input_data_keep_V_0_sel_wr,
      I2 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I4 => input_data_keep_V_0_payload_B(0),
      O => \input_data_keep_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_keep_V_0_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_data_TKEEP(1),
      I1 => input_data_keep_V_0_sel_wr,
      I2 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I4 => input_data_keep_V_0_payload_B(1),
      O => \input_data_keep_V_0_payload_B[1]_i_1_n_5\
    );
\input_data_keep_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_B(0),
      R => '0'
    );
\input_data_keep_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_B[1]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_B(1),
      R => '0'
    );
input_data_keep_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I3 => input_data_keep_V_0_sel,
      O => input_data_keep_V_0_sel_rd_i_1_n_5
    );
input_data_keep_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_keep_V_0_sel_rd_i_1_n_5,
      Q => input_data_keep_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_keep_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I2 => input_data_keep_V_0_sel_wr,
      O => input_data_keep_V_0_sel_wr_i_1_n_5
    );
input_data_keep_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_keep_V_0_sel_wr_i_1_n_5,
      Q => input_data_keep_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_keep_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state2,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => input_data_TVALID,
      I4 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I5 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      O => \input_data_keep_V_0_state[0]_i_1_n_5\
    );
\input_data_keep_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F555FDDD"
    )
        port map (
      I0 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => ap_CS_fsm_state2,
      I4 => input_data_TVALID,
      O => input_data_keep_V_0_state(1)
    );
\input_data_keep_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_state[0]_i_1_n_5\,
      Q => \input_data_keep_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_keep_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_keep_V_0_state(1),
      Q => \input_data_keep_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_last_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TLAST(0),
      I1 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I3 => input_data_last_V_0_sel_wr,
      I4 => input_data_last_V_0_payload_A,
      O => \input_data_last_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_last_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_last_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_last_V_0_payload_A,
      R => '0'
    );
\input_data_last_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_data_TLAST(0),
      I1 => input_data_last_V_0_sel_wr,
      I2 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I4 => input_data_last_V_0_payload_B,
      O => \input_data_last_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_last_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_last_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_last_V_0_payload_B,
      R => '0'
    );
input_data_last_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I3 => input_data_last_V_0_sel,
      O => input_data_last_V_0_sel_rd_i_1_n_5
    );
input_data_last_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_last_V_0_sel_rd_i_1_n_5,
      Q => input_data_last_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_last_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I2 => input_data_last_V_0_sel_wr,
      O => input_data_last_V_0_sel_wr_i_1_n_5
    );
input_data_last_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_last_V_0_sel_wr_i_1_n_5,
      Q => input_data_last_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_last_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state2,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => input_data_TVALID,
      I4 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I5 => \input_data_last_V_0_state_reg_n_5_[0]\,
      O => \input_data_last_V_0_state[0]_i_1_n_5\
    );
\input_data_last_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F555FDDD"
    )
        port map (
      I0 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => ap_CS_fsm_state2,
      I4 => input_data_TVALID,
      O => input_data_last_V_0_state(1)
    );
\input_data_last_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_last_V_0_state[0]_i_1_n_5\,
      Q => \input_data_last_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_last_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_last_V_0_state(1),
      Q => \input_data_last_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_strb_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TSTRB(0),
      I1 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I3 => input_data_strb_V_0_sel_wr,
      I4 => input_data_strb_V_0_payload_A(0),
      O => \input_data_strb_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_strb_V_0_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TSTRB(1),
      I1 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I3 => input_data_strb_V_0_sel_wr,
      I4 => input_data_strb_V_0_payload_A(1),
      O => \input_data_strb_V_0_payload_A[1]_i_1_n_5\
    );
\input_data_strb_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_A(0),
      R => '0'
    );
\input_data_strb_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_A[1]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_A(1),
      R => '0'
    );
\input_data_strb_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_data_TSTRB(0),
      I1 => input_data_strb_V_0_sel_wr,
      I2 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I4 => input_data_strb_V_0_payload_B(0),
      O => \input_data_strb_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_strb_V_0_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_data_TSTRB(1),
      I1 => input_data_strb_V_0_sel_wr,
      I2 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I4 => input_data_strb_V_0_payload_B(1),
      O => \input_data_strb_V_0_payload_B[1]_i_1_n_5\
    );
\input_data_strb_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_B(0),
      R => '0'
    );
\input_data_strb_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_B[1]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_B(1),
      R => '0'
    );
input_data_strb_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I3 => input_data_strb_V_0_sel,
      O => input_data_strb_V_0_sel_rd_i_1_n_5
    );
input_data_strb_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_strb_V_0_sel_rd_i_1_n_5,
      Q => input_data_strb_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_strb_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I2 => input_data_strb_V_0_sel_wr,
      O => input_data_strb_V_0_sel_wr_i_1_n_5
    );
input_data_strb_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_strb_V_0_sel_wr_i_1_n_5,
      Q => input_data_strb_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_strb_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state2,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => input_data_TVALID,
      I4 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I5 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      O => \input_data_strb_V_0_state[0]_i_1_n_5\
    );
\input_data_strb_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I1 => ap_CS_fsm_state2,
      I2 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I4 => input_data_TVALID,
      O => input_data_strb_V_0_state(1)
    );
\input_data_strb_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_state[0]_i_1_n_5\,
      Q => \input_data_strb_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_strb_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_strb_V_0_state(1),
      Q => \input_data_strb_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_user_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TUSER(0),
      I1 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I3 => input_data_user_V_0_sel_wr,
      I4 => input_data_user_V_0_payload_A,
      O => \input_data_user_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_user_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_user_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_user_V_0_payload_A,
      R => '0'
    );
\input_data_user_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_data_TUSER(0),
      I1 => input_data_user_V_0_sel_wr,
      I2 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I4 => input_data_user_V_0_payload_B,
      O => \input_data_user_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_user_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_user_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_user_V_0_payload_B,
      R => '0'
    );
input_data_user_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I3 => input_data_user_V_0_sel,
      O => input_data_user_V_0_sel_rd_i_1_n_5
    );
input_data_user_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_user_V_0_sel_rd_i_1_n_5,
      Q => input_data_user_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_user_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I2 => input_data_user_V_0_sel_wr,
      O => input_data_user_V_0_sel_wr_i_1_n_5
    );
input_data_user_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_user_V_0_sel_wr_i_1_n_5,
      Q => input_data_user_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_user_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => input_data_TVALID,
      I4 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I5 => \input_data_user_V_0_state_reg_n_5_[0]\,
      O => \input_data_user_V_0_state[0]_i_1_n_5\
    );
\input_data_user_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I1 => ap_CS_fsm_state2,
      I2 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I4 => input_data_TVALID,
      O => input_data_user_V_0_state(1)
    );
\input_data_user_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_user_V_0_state[0]_i_1_n_5\,
      Q => \input_data_user_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_user_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_user_V_0_state(1),
      Q => \input_data_user_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mul_ln13_reg_750[6]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      O => \mul_ln13_reg_750[6]_i_11_n_5\
    );
network_AXILiteS_s_axi_U: entity work.bd_0_hls_inst_0_network_AXILiteS_s_axi
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_AXILiteS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_AXILiteS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_AXILiteS_WREADY,
      Q(2) => \ap_CS_fsm_reg_n_5_[44]\,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_5_[0]\,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]\ => \input_data_data_V_0_state_reg_n_5_[0]\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      clear => clear,
      input_data_last_V_tm_fu_604_p1 => input_data_last_V_tm_fu_604_p1,
      int_ap_ready_i_10_0 => \^output_data_tvalid\,
      int_ap_ready_reg_0 => \output_data_data_V_1_state_reg_n_5_[0]\,
      interrupt => interrupt,
      output_data_TREADY => output_data_TREADY,
      output_data_data_V_1_ack_in => output_data_data_V_1_ack_in,
      output_data_dest_V_1_state(0) => output_data_dest_V_1_state(1),
      output_data_id_V_1_state(1 downto 0) => output_data_id_V_1_state(1 downto 0),
      output_data_keep_V_1_state(1 downto 0) => output_data_keep_V_1_state(1 downto 0),
      output_data_last_V_1_state(1 downto 0) => output_data_last_V_1_state(1 downto 0),
      output_data_strb_V_1_state(1 downto 0) => output_data_strb_V_1_state(1 downto 0),
      output_data_user_V_1_state(1 downto 0) => output_data_user_V_1_state(1 downto 0),
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(4) => \^s_axi_axilites_rdata\(7),
      s_axi_AXILiteS_RDATA(3 downto 0) => \^s_axi_axilites_rdata\(3 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(2) => s_axi_AXILiteS_WDATA(7),
      s_axi_AXILiteS_WDATA(1 downto 0) => s_axi_AXILiteS_WDATA(1 downto 0),
      s_axi_AXILiteS_WSTRB(0) => s_axi_AXILiteS_WSTRB(0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
\output_data_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(0),
      I1 => output_data_data_V_1_payload_A(0),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(0)
    );
\output_data_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(10),
      I1 => output_data_data_V_1_payload_A(10),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(10)
    );
\output_data_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(11),
      I1 => output_data_data_V_1_payload_A(11),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(11)
    );
\output_data_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(12),
      I1 => output_data_data_V_1_payload_A(12),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(12)
    );
\output_data_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(13),
      I1 => output_data_data_V_1_payload_A(13),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(13)
    );
\output_data_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(14),
      I1 => output_data_data_V_1_payload_A(14),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(14)
    );
\output_data_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(15),
      I1 => output_data_data_V_1_payload_A(15),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(15)
    );
\output_data_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(1),
      I1 => output_data_data_V_1_payload_A(1),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(1)
    );
\output_data_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(2),
      I1 => output_data_data_V_1_payload_A(2),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(2)
    );
\output_data_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(3),
      I1 => output_data_data_V_1_payload_A(3),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(3)
    );
\output_data_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(4),
      I1 => output_data_data_V_1_payload_A(4),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(4)
    );
\output_data_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(5),
      I1 => output_data_data_V_1_payload_A(5),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(5)
    );
\output_data_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(6),
      I1 => output_data_data_V_1_payload_A(6),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(6)
    );
\output_data_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(7),
      I1 => output_data_data_V_1_payload_A(7),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(7)
    );
\output_data_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(8),
      I1 => output_data_data_V_1_payload_A(8),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(8)
    );
\output_data_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(9),
      I1 => output_data_data_V_1_payload_A(9),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(9)
    );
\output_data_TDEST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_dest_V_1_payload_B,
      I1 => output_data_dest_V_1_payload_A,
      I2 => output_data_dest_V_1_sel,
      O => output_data_TDEST(0)
    );
\output_data_TID[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_id_V_1_payload_B,
      I1 => output_data_id_V_1_payload_A,
      I2 => output_data_id_V_1_sel,
      O => output_data_TID(0)
    );
\output_data_TKEEP[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_keep_V_1_payload_B(0),
      I1 => output_data_keep_V_1_payload_A(0),
      I2 => output_data_keep_V_1_sel,
      O => output_data_TKEEP(0)
    );
\output_data_TKEEP[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_keep_V_1_payload_B(1),
      I1 => output_data_keep_V_1_payload_A(1),
      I2 => output_data_keep_V_1_sel,
      O => output_data_TKEEP(1)
    );
\output_data_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_last_V_1_payload_B,
      I1 => output_data_last_V_1_payload_A,
      I2 => output_data_last_V_1_sel,
      O => output_data_TLAST(0)
    );
\output_data_TSTRB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_strb_V_1_payload_B(0),
      I1 => output_data_strb_V_1_payload_A(0),
      I2 => output_data_strb_V_1_sel,
      O => output_data_TSTRB(0)
    );
\output_data_TSTRB[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_strb_V_1_payload_B(1),
      I1 => output_data_strb_V_1_payload_A(1),
      I2 => output_data_strb_V_1_sel,
      O => output_data_TSTRB(1)
    );
\output_data_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_user_V_1_payload_B,
      I1 => output_data_user_V_1_payload_A,
      I2 => output_data_user_V_1_sel,
      O => output_data_TUSER(0)
    );
\output_data_data_V_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I1 => output_data_data_V_1_ack_in,
      I2 => output_data_data_V_1_sel_wr,
      O => \output_data_data_V_1_payload_A[15]_i_1_n_5\
    );
\output_data_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(0),
      Q => output_data_data_V_1_payload_A(0),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(10),
      Q => output_data_data_V_1_payload_A(10),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(11),
      Q => output_data_data_V_1_payload_A(11),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(12),
      Q => output_data_data_V_1_payload_A(12),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(13),
      Q => output_data_data_V_1_payload_A(13),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(14),
      Q => output_data_data_V_1_payload_A(14),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(15),
      Q => output_data_data_V_1_payload_A(15),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(1),
      Q => output_data_data_V_1_payload_A(1),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(2),
      Q => output_data_data_V_1_payload_A(2),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(3),
      Q => output_data_data_V_1_payload_A(3),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(4),
      Q => output_data_data_V_1_payload_A(4),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(5),
      Q => output_data_data_V_1_payload_A(5),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(6),
      Q => output_data_data_V_1_payload_A(6),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(7),
      Q => output_data_data_V_1_payload_A(7),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(8),
      Q => output_data_data_V_1_payload_A(8),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(9),
      Q => output_data_data_V_1_payload_A(9),
      R => '0'
    );
\output_data_data_V_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => output_data_data_V_1_sel_wr,
      I1 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I2 => output_data_data_V_1_ack_in,
      O => output_data_data_V_1_load_B
    );
\output_data_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(0),
      Q => output_data_data_V_1_payload_B(0),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(10),
      Q => output_data_data_V_1_payload_B(10),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(11),
      Q => output_data_data_V_1_payload_B(11),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(12),
      Q => output_data_data_V_1_payload_B(12),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(13),
      Q => output_data_data_V_1_payload_B(13),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(14),
      Q => output_data_data_V_1_payload_B(14),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(15),
      Q => output_data_data_V_1_payload_B(15),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(1),
      Q => output_data_data_V_1_payload_B(1),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(2),
      Q => output_data_data_V_1_payload_B(2),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(3),
      Q => output_data_data_V_1_payload_B(3),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(4),
      Q => output_data_data_V_1_payload_B(4),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(5),
      Q => output_data_data_V_1_payload_B(5),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(6),
      Q => output_data_data_V_1_payload_B(6),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(7),
      Q => output_data_data_V_1_payload_B(7),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(8),
      Q => output_data_data_V_1_payload_B(8),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(9),
      Q => output_data_data_V_1_payload_B(9),
      R => '0'
    );
output_data_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I2 => output_data_data_V_1_sel,
      O => output_data_data_V_1_sel_rd_i_1_n_5
    );
output_data_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_data_V_1_sel_rd_i_1_n_5,
      Q => output_data_data_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_data_V_1_ack_in,
      I1 => p_162_in,
      I2 => output_data_data_V_1_sel_wr,
      O => output_data_data_V_1_sel_wr_i_1_n_5
    );
output_data_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_data_V_1_sel_wr_i_1_n_5,
      Q => output_data_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_162_in,
      I3 => output_data_data_V_1_ack_in,
      I4 => \output_data_data_V_1_state_reg_n_5_[0]\,
      O => \output_data_data_V_1_state[0]_i_1_n_5\
    );
\output_data_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I1 => output_data_data_V_1_ack_in,
      I2 => output_data_TREADY,
      I3 => p_162_in,
      O => \output_data_data_V_1_state[1]_i_1_n_5\
    );
\output_data_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_data_V_1_state[0]_i_1_n_5\,
      Q => \output_data_data_V_1_state_reg_n_5_[0]\,
      R => '0'
    );
\output_data_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_data_V_1_state[1]_i_1_n_5\,
      Q => output_data_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\output_data_dest_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_dest_V_U_n_14,
      Q => output_data_dest_V_1_payload_A,
      R => '0'
    );
\output_data_dest_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_dest_V_U_n_15,
      Q => output_data_dest_V_1_payload_B,
      R => '0'
    );
output_data_dest_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => \^output_data_tvalid\,
      I2 => output_data_dest_V_1_sel,
      O => output_data_dest_V_1_sel_rd_i_1_n_5
    );
output_data_dest_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_dest_V_1_sel_rd_i_1_n_5,
      Q => output_data_dest_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_dest_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_dest_V_1_state(1),
      I1 => p_162_in,
      I2 => output_data_dest_V_1_sel_wr,
      O => output_data_dest_V_1_sel_wr_i_1_n_5
    );
output_data_dest_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_dest_V_1_sel_wr_i_1_n_5,
      Q => output_data_dest_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_162_in,
      I3 => output_data_dest_V_1_state(1),
      I4 => \^output_data_tvalid\,
      O => \output_data_dest_V_1_state[0]_i_1_n_5\
    );
\output_data_dest_V_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => output_data_data_V_1_ack_in,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => \icmp_ln197_reg_692_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp2_iter1_reg_n_5,
      O => p_162_in
    );
\output_data_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3FB"
    )
        port map (
      I0 => output_data_dest_V_1_state(1),
      I1 => \^output_data_tvalid\,
      I2 => output_data_TREADY,
      I3 => p_162_in,
      O => \output_data_dest_V_1_state[1]_i_1_n_5\
    );
\output_data_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_dest_V_1_state[0]_i_1_n_5\,
      Q => \^output_data_tvalid\,
      R => '0'
    );
\output_data_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_dest_V_1_state[1]_i_1_n_5\,
      Q => output_data_dest_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_data_id_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_id_V_U_n_5,
      Q => output_data_id_V_1_payload_A,
      R => '0'
    );
\output_data_id_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_id_V_U_n_6,
      Q => output_data_id_V_1_payload_B,
      R => '0'
    );
output_data_id_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_id_V_1_state(0),
      I1 => output_data_TREADY,
      I2 => output_data_id_V_1_sel,
      O => output_data_id_V_1_sel_rd_i_1_n_5
    );
output_data_id_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_id_V_1_sel_rd_i_1_n_5,
      Q => output_data_id_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_id_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_id_V_1_state(1),
      I1 => p_162_in,
      I2 => output_data_id_V_1_sel_wr,
      O => output_data_id_V_1_sel_wr_i_1_n_5
    );
output_data_id_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_id_V_1_sel_wr_i_1_n_5,
      Q => output_data_id_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_162_in,
      I3 => output_data_id_V_1_state(1),
      I4 => output_data_id_V_1_state(0),
      O => \output_data_id_V_1_state[0]_i_1_n_5\
    );
\output_data_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => output_data_id_V_1_state(0),
      I2 => output_data_id_V_1_state(1),
      I3 => p_162_in,
      O => \output_data_id_V_1_state[1]_i_1_n_5\
    );
\output_data_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_id_V_1_state[0]_i_1_n_5\,
      Q => output_data_id_V_1_state(0),
      R => '0'
    );
\output_data_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_id_V_1_state[1]_i_1_n_5\,
      Q => output_data_id_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_data_keep_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => output_data_keep_V_1_state(0),
      I1 => output_data_keep_V_1_state(1),
      I2 => output_data_keep_V_1_sel_wr,
      O => \output_data_keep_V_1_payload_A[1]_i_1_n_5\
    );
\output_data_keep_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_keep_V_1_payload_A[1]_i_1_n_5\,
      D => sig_buffer_keep_V_q0(0),
      Q => output_data_keep_V_1_payload_A(0),
      R => '0'
    );
\output_data_keep_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_keep_V_1_payload_A[1]_i_1_n_5\,
      D => sig_buffer_keep_V_q0(1),
      Q => output_data_keep_V_1_payload_A(1),
      R => '0'
    );
\output_data_keep_V_1_payload_B[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => output_data_keep_V_1_sel_wr,
      I1 => output_data_keep_V_1_state(0),
      I2 => output_data_keep_V_1_state(1),
      O => output_data_keep_V_1_load_B
    );
\output_data_keep_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_keep_V_1_load_B,
      D => sig_buffer_keep_V_q0(0),
      Q => output_data_keep_V_1_payload_B(0),
      R => '0'
    );
\output_data_keep_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_keep_V_1_load_B,
      D => sig_buffer_keep_V_q0(1),
      Q => output_data_keep_V_1_payload_B(1),
      R => '0'
    );
output_data_keep_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_keep_V_1_state(0),
      I1 => output_data_TREADY,
      I2 => output_data_keep_V_1_sel,
      O => output_data_keep_V_1_sel_rd_i_1_n_5
    );
output_data_keep_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_keep_V_1_sel_rd_i_1_n_5,
      Q => output_data_keep_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_keep_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_keep_V_1_state(1),
      I1 => p_162_in,
      I2 => output_data_keep_V_1_sel_wr,
      O => output_data_keep_V_1_sel_wr_i_1_n_5
    );
output_data_keep_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_keep_V_1_sel_wr_i_1_n_5,
      Q => output_data_keep_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_162_in,
      I3 => output_data_keep_V_1_state(1),
      I4 => output_data_keep_V_1_state(0),
      O => \output_data_keep_V_1_state[0]_i_1_n_5\
    );
\output_data_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => output_data_keep_V_1_state(0),
      I2 => output_data_keep_V_1_state(1),
      I3 => p_162_in,
      O => \output_data_keep_V_1_state[1]_i_1_n_5\
    );
\output_data_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_keep_V_1_state[0]_i_1_n_5\,
      Q => output_data_keep_V_1_state(0),
      R => '0'
    );
\output_data_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_keep_V_1_state[1]_i_1_n_5\,
      Q => output_data_keep_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_data_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_last_V_U_n_10,
      Q => output_data_last_V_1_payload_A,
      R => '0'
    );
\output_data_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_last_V_U_n_11,
      Q => output_data_last_V_1_payload_B,
      R => '0'
    );
output_data_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_last_V_1_state(0),
      I1 => output_data_TREADY,
      I2 => output_data_last_V_1_sel,
      O => output_data_last_V_1_sel_rd_i_1_n_5
    );
output_data_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_last_V_1_sel_rd_i_1_n_5,
      Q => output_data_last_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_last_V_1_state(1),
      I1 => p_162_in,
      I2 => output_data_last_V_1_sel_wr,
      O => output_data_last_V_1_sel_wr_i_1_n_5
    );
output_data_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_last_V_1_sel_wr_i_1_n_5,
      Q => output_data_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_162_in,
      I3 => output_data_last_V_1_state(1),
      I4 => output_data_last_V_1_state(0),
      O => \output_data_last_V_1_state[0]_i_1_n_5\
    );
\output_data_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => output_data_last_V_1_state(0),
      I2 => output_data_last_V_1_state(1),
      I3 => p_162_in,
      O => \output_data_last_V_1_state[1]_i_1_n_5\
    );
\output_data_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_last_V_1_state[0]_i_1_n_5\,
      Q => output_data_last_V_1_state(0),
      R => '0'
    );
\output_data_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_last_V_1_state[1]_i_1_n_5\,
      Q => output_data_last_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_data_strb_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => output_data_strb_V_1_state(0),
      I1 => output_data_strb_V_1_state(1),
      I2 => output_data_strb_V_1_sel_wr,
      O => \output_data_strb_V_1_payload_A[1]_i_1_n_5\
    );
\output_data_strb_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_strb_V_1_payload_A[1]_i_1_n_5\,
      D => sig_buffer_strb_V_q0(0),
      Q => output_data_strb_V_1_payload_A(0),
      R => '0'
    );
\output_data_strb_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_strb_V_1_payload_A[1]_i_1_n_5\,
      D => sig_buffer_strb_V_q0(1),
      Q => output_data_strb_V_1_payload_A(1),
      R => '0'
    );
\output_data_strb_V_1_payload_B[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => output_data_strb_V_1_sel_wr,
      I1 => output_data_strb_V_1_state(0),
      I2 => output_data_strb_V_1_state(1),
      O => output_data_strb_V_1_load_B
    );
\output_data_strb_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_strb_V_1_load_B,
      D => sig_buffer_strb_V_q0(0),
      Q => output_data_strb_V_1_payload_B(0),
      R => '0'
    );
\output_data_strb_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_strb_V_1_load_B,
      D => sig_buffer_strb_V_q0(1),
      Q => output_data_strb_V_1_payload_B(1),
      R => '0'
    );
output_data_strb_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_strb_V_1_state(0),
      I1 => output_data_TREADY,
      I2 => output_data_strb_V_1_sel,
      O => output_data_strb_V_1_sel_rd_i_1_n_5
    );
output_data_strb_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_strb_V_1_sel_rd_i_1_n_5,
      Q => output_data_strb_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_strb_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_strb_V_1_state(1),
      I1 => p_162_in,
      I2 => output_data_strb_V_1_sel_wr,
      O => output_data_strb_V_1_sel_wr_i_1_n_5
    );
output_data_strb_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_strb_V_1_sel_wr_i_1_n_5,
      Q => output_data_strb_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_162_in,
      I3 => output_data_strb_V_1_state(1),
      I4 => output_data_strb_V_1_state(0),
      O => \output_data_strb_V_1_state[0]_i_1_n_5\
    );
\output_data_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => output_data_strb_V_1_state(0),
      I2 => output_data_strb_V_1_state(1),
      I3 => p_162_in,
      O => \output_data_strb_V_1_state[1]_i_1_n_5\
    );
\output_data_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_strb_V_1_state[0]_i_1_n_5\,
      Q => output_data_strb_V_1_state(0),
      R => '0'
    );
\output_data_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_strb_V_1_state[1]_i_1_n_5\,
      Q => output_data_strb_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_data_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_user_V_U_n_5,
      Q => output_data_user_V_1_payload_A,
      R => '0'
    );
\output_data_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_user_V_U_n_6,
      Q => output_data_user_V_1_payload_B,
      R => '0'
    );
output_data_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_user_V_1_state(0),
      I1 => output_data_TREADY,
      I2 => output_data_user_V_1_sel,
      O => output_data_user_V_1_sel_rd_i_1_n_5
    );
output_data_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_user_V_1_sel_rd_i_1_n_5,
      Q => output_data_user_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_user_V_1_state(1),
      I1 => p_162_in,
      I2 => output_data_user_V_1_sel_wr,
      O => output_data_user_V_1_sel_wr_i_1_n_5
    );
output_data_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_user_V_1_sel_wr_i_1_n_5,
      Q => output_data_user_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_user_V_1_state(0),
      I2 => output_data_user_V_1_state(1),
      I3 => output_data_TREADY,
      I4 => p_162_in,
      O => \output_data_user_V_1_state[0]_i_1_n_5\
    );
\output_data_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => output_data_user_V_1_state(0),
      I2 => output_data_user_V_1_state(1),
      I3 => p_162_in,
      O => \output_data_user_V_1_state[1]_i_1_n_5\
    );
\output_data_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_user_V_1_state[0]_i_1_n_5\,
      Q => output_data_user_V_1_state(0),
      R => '0'
    );
\output_data_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_user_V_1_state[1]_i_1_n_5\,
      Q => output_data_user_V_1_state(1),
      R => ap_rst_n_inv
    );
sig_buffer_dest_V_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V
     port map (
      Q(1) => ap_CS_fsm_pp2_stage0,
      Q(0) => ap_CS_fsm_state2,
      ap_block_pp2_stage0_subdone => ap_block_pp2_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter0_reg => sig_buffer_dest_V_U_n_16,
      ap_enable_reg_pp2_iter0_reg_0 => sig_buffer_dest_V_U_n_17,
      ap_enable_reg_pp2_iter0_reg_1 => sig_buffer_dest_V_U_n_18,
      i_0_reg_394_reg(5 downto 4) => i_0_reg_394_reg(9 downto 8),
      i_0_reg_394_reg(3 downto 0) => i_0_reg_394_reg(3 downto 0),
      icmp_ln197_reg_692_pp2_iter1_reg => icmp_ln197_reg_692_pp2_iter1_reg,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_dest_V_0_payload_A => input_data_dest_V_0_payload_A,
      input_data_dest_V_0_payload_B => input_data_dest_V_0_payload_B,
      input_data_dest_V_0_sel => input_data_dest_V_0_sel,
      output_data_data_V_1_ack_in => output_data_data_V_1_ack_in,
      output_data_dest_V_1_payload_A => output_data_dest_V_1_payload_A,
      output_data_dest_V_1_payload_B => output_data_dest_V_1_payload_B,
      \output_data_dest_V_1_payload_B_reg[0]\ => \^output_data_tvalid\,
      output_data_dest_V_1_sel_wr => output_data_dest_V_1_sel_wr,
      output_data_dest_V_1_state(0) => output_data_dest_V_1_state(1),
      \q0[0]_i_2__0\ => sig_buffer_last_V_U_n_12,
      \q0_reg[0]\ => sig_buffer_dest_V_U_n_14,
      \q0_reg[0]_0\ => sig_buffer_dest_V_U_n_15,
      \q0_reg[0]_1\ => ap_enable_reg_pp2_iter1_reg_n_5,
      \q0_reg[0]_2\ => \icmp_ln197_reg_692_reg_n_5_[0]\,
      \q0_reg[0]_3\ => ap_enable_reg_pp2_iter2_reg_n_5,
      \q0_reg[0]_4\(3 downto 0) => sig_buffer_dest_V_address0(7 downto 4),
      ram_reg => \input_data_data_V_0_state_reg_n_5_[0]\,
      ram_reg_0(5 downto 4) => i_2_reg_416_reg(9 downto 8),
      ram_reg_0(3 downto 0) => i_2_reg_416_reg(3 downto 0),
      sig_buffer_dest_V_address0(5 downto 4) => sig_buffer_dest_V_address0(9 downto 8),
      sig_buffer_dest_V_address0(3 downto 0) => sig_buffer_dest_V_address0(3 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_id_V_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V_0
     port map (
      ap_clk => ap_clk,
      input_data_id_V_0_payload_A => input_data_id_V_0_payload_A,
      input_data_id_V_0_payload_B => input_data_id_V_0_payload_B,
      input_data_id_V_0_sel => input_data_id_V_0_sel,
      output_data_id_V_1_payload_A => output_data_id_V_1_payload_A,
      output_data_id_V_1_payload_B => output_data_id_V_1_payload_B,
      output_data_id_V_1_sel_wr => output_data_id_V_1_sel_wr,
      output_data_id_V_1_state(1 downto 0) => output_data_id_V_1_state(1 downto 0),
      \q0[0]_i_2__1\ => sig_buffer_last_V_U_n_12,
      \q0_reg[0]\ => sig_buffer_id_V_U_n_5,
      \q0_reg[0]_0\ => sig_buffer_id_V_U_n_6,
      \q0_reg[0]_1\ => sig_buffer_dest_V_U_n_18,
      \q0_reg[0]_2\ => sig_buffer_dest_V_U_n_17,
      \q0_reg[0]_3\ => sig_buffer_dest_V_U_n_16,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_keep_V_U: entity work.bd_0_hls_inst_0_network_sig_buffer_keep_V
     port map (
      D(1 downto 0) => sig_buffer_keep_V_q0(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_keep_V_0_payload_A(1 downto 0) => input_data_keep_V_0_payload_A(1 downto 0),
      input_data_keep_V_0_payload_B(1 downto 0) => input_data_keep_V_0_payload_B(1 downto 0),
      input_data_keep_V_0_sel => input_data_keep_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_last_V_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V_1
     port map (
      Q(4) => i_2_reg_416_reg(9),
      Q(3 downto 0) => i_2_reg_416_reg(7 downto 4),
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter0_reg => sig_buffer_last_V_U_n_12,
      i_0_reg_394_reg(4) => i_0_reg_394_reg(9),
      i_0_reg_394_reg(3 downto 0) => i_0_reg_394_reg(7 downto 4),
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_last_V_0_payload_A => input_data_last_V_0_payload_A,
      input_data_last_V_0_payload_B => input_data_last_V_0_payload_B,
      input_data_last_V_0_sel => input_data_last_V_0_sel,
      input_data_last_V_tm_fu_604_p1 => input_data_last_V_tm_fu_604_p1,
      output_data_last_V_1_payload_A => output_data_last_V_1_payload_A,
      output_data_last_V_1_payload_B => output_data_last_V_1_payload_B,
      output_data_last_V_1_sel_wr => output_data_last_V_1_sel_wr,
      output_data_last_V_1_state(1 downto 0) => output_data_last_V_1_state(1 downto 0),
      \q0_reg[0]\ => sig_buffer_last_V_U_n_10,
      \q0_reg[0]_0\ => sig_buffer_last_V_U_n_11,
      \q0_reg[0]_1\(5 downto 4) => sig_buffer_dest_V_address0(9 downto 8),
      \q0_reg[0]_1\(3 downto 0) => sig_buffer_dest_V_address0(3 downto 0),
      \q0_reg[0]_2\ => sig_buffer_dest_V_U_n_18,
      \q0_reg[0]_3\ => sig_buffer_dest_V_U_n_17,
      \q0_reg[0]_4\ => sig_buffer_dest_V_U_n_16,
      ram_reg(0) => ap_CS_fsm_pp2_stage0,
      sig_buffer_dest_V_address0(3 downto 0) => sig_buffer_dest_V_address0(7 downto 4),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_strb_V_U: entity work.bd_0_hls_inst_0_network_sig_buffer_keep_V_2
     port map (
      D(1 downto 0) => sig_buffer_strb_V_q0(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_strb_V_0_payload_A(1 downto 0) => input_data_strb_V_0_payload_A(1 downto 0),
      input_data_strb_V_0_payload_B(1 downto 0) => input_data_strb_V_0_payload_B(1 downto 0),
      input_data_strb_V_0_sel => input_data_strb_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_user_V_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V_3
     port map (
      ap_clk => ap_clk,
      input_data_user_V_0_payload_A => input_data_user_V_0_payload_A,
      input_data_user_V_0_payload_B => input_data_user_V_0_payload_B,
      input_data_user_V_0_sel => input_data_user_V_0_sel,
      output_data_user_V_1_payload_A => output_data_user_V_1_payload_A,
      output_data_user_V_1_payload_B => output_data_user_V_1_payload_B,
      output_data_user_V_1_sel_wr => output_data_user_V_1_sel_wr,
      output_data_user_V_1_state(1 downto 0) => output_data_user_V_1_state(1 downto 0),
      \q0[0]_i_2\ => sig_buffer_last_V_U_n_12,
      \q0_reg[0]\ => sig_buffer_user_V_U_n_5,
      \q0_reg[0]_0\ => sig_buffer_user_V_U_n_6,
      \q0_reg[0]_1\ => sig_buffer_dest_V_U_n_18,
      \q0_reg[0]_2\ => sig_buffer_dest_V_U_n_17,
      \q0_reg[0]_3\ => sig_buffer_dest_V_U_n_16,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
\zext_ln176_reg_682[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln173_fu_625_p2,
      O => \zext_ln176_reg_682[9]_i_1_n_5\
    );
\zext_ln176_reg_682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln176_reg_682[9]_i_1_n_5\,
      D => i_1_reg_405_reg(0),
      Q => zext_ln176_reg_682_reg(0),
      R => '0'
    );
\zext_ln176_reg_682_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln176_reg_682[9]_i_1_n_5\,
      D => i_1_reg_405_reg(1),
      Q => zext_ln176_reg_682_reg(1),
      R => '0'
    );
\zext_ln176_reg_682_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln176_reg_682[9]_i_1_n_5\,
      D => i_1_reg_405_reg(2),
      Q => zext_ln176_reg_682_reg(2),
      R => '0'
    );
\zext_ln176_reg_682_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln176_reg_682[9]_i_1_n_5\,
      D => i_1_reg_405_reg(3),
      Q => zext_ln176_reg_682_reg(3),
      R => '0'
    );
\zext_ln176_reg_682_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln176_reg_682[9]_i_1_n_5\,
      D => i_1_reg_405_reg(4),
      Q => zext_ln176_reg_682_reg(4),
      R => '0'
    );
\zext_ln176_reg_682_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln176_reg_682[9]_i_1_n_5\,
      D => i_1_reg_405_reg(5),
      Q => zext_ln176_reg_682_reg(5),
      R => '0'
    );
\zext_ln176_reg_682_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln176_reg_682[9]_i_1_n_5\,
      D => i_1_reg_405_reg(6),
      Q => zext_ln176_reg_682_reg(6),
      R => '0'
    );
\zext_ln176_reg_682_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln176_reg_682[9]_i_1_n_5\,
      D => i_1_reg_405_reg(7),
      Q => zext_ln176_reg_682_reg(7),
      R => '0'
    );
\zext_ln176_reg_682_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln176_reg_682[9]_i_1_n_5\,
      D => i_1_reg_405_reg(8),
      Q => zext_ln176_reg_682_reg(8),
      R => '0'
    );
\zext_ln176_reg_682_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln176_reg_682[9]_i_1_n_5\,
      D => i_1_reg_405_reg(9),
      Q => zext_ln176_reg_682_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0 is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    input_data_TVALID : in STD_LOGIC;
    input_data_TREADY : out STD_LOGIC;
    input_data_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_data_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TVALID : out STD_LOGIC;
    output_data_TREADY : in STD_LOGIC;
    output_data_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_data_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TKEEP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TSTRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TID : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_0_hls_inst_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_0_hls_inst_0 : entity is "bd_0_hls_inst_0,network,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_0_hls_inst_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of bd_0_hls_inst_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_0_hls_inst_0 : entity is "network,Vivado 2019.1";
  attribute hls_module : string;
  attribute hls_module of bd_0_hls_inst_0 : entity is "yes";
end bd_0_hls_inst_0;

architecture STRUCTURE of bd_0_hls_inst_0 is
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of inst : label is "45'b000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_pp2_stage0 : string;
  attribute ap_ST_fsm_pp2_stage0 of inst : label is "45'b001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "45'b000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "45'b000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "45'b000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "45'b000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "45'b000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "45'b000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "45'b000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "45'b000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "45'b000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "45'b000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "45'b000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "45'b000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "45'b000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "45'b000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "45'b000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "45'b000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "45'b000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "45'b000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "45'b000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "45'b000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "45'b000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "45'b000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "45'b000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "45'b000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "45'b000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "45'b000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "45'b000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of inst : label is "45'b000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of inst : label is "45'b000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of inst : label is "45'b000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of inst : label is "45'b000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of inst : label is "45'b000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of inst : label is "45'b000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "45'b000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of inst : label is "45'b000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of inst : label is "45'b000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of inst : label is "45'b010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of inst : label is "45'b100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "45'b000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "45'b000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "45'b000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "45'b000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "45'b000000000000000000000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_data:output_data, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_data_TREADY : signal is "xilinx.com:interface:axis:1.0 input_data TREADY";
  attribute X_INTERFACE_INFO of input_data_TVALID : signal is "xilinx.com:interface:axis:1.0 input_data TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of output_data_TREADY : signal is "xilinx.com:interface:axis:1.0 output_data TREADY";
  attribute X_INTERFACE_INFO of output_data_TVALID : signal is "xilinx.com:interface:axis:1.0 output_data TVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of input_data_TDATA : signal is "xilinx.com:interface:axis:1.0 input_data TDATA";
  attribute X_INTERFACE_INFO of input_data_TDEST : signal is "xilinx.com:interface:axis:1.0 input_data TDEST";
  attribute X_INTERFACE_INFO of input_data_TID : signal is "xilinx.com:interface:axis:1.0 input_data TID";
  attribute X_INTERFACE_PARAMETER of input_data_TID : signal is "XIL_INTERFACENAME input_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_data_TKEEP : signal is "xilinx.com:interface:axis:1.0 input_data TKEEP";
  attribute X_INTERFACE_INFO of input_data_TLAST : signal is "xilinx.com:interface:axis:1.0 input_data TLAST";
  attribute X_INTERFACE_INFO of input_data_TSTRB : signal is "xilinx.com:interface:axis:1.0 input_data TSTRB";
  attribute X_INTERFACE_INFO of input_data_TUSER : signal is "xilinx.com:interface:axis:1.0 input_data TUSER";
  attribute X_INTERFACE_INFO of output_data_TDATA : signal is "xilinx.com:interface:axis:1.0 output_data TDATA";
  attribute X_INTERFACE_INFO of output_data_TDEST : signal is "xilinx.com:interface:axis:1.0 output_data TDEST";
  attribute X_INTERFACE_INFO of output_data_TID : signal is "xilinx.com:interface:axis:1.0 output_data TID";
  attribute X_INTERFACE_PARAMETER of output_data_TID : signal is "XIL_INTERFACENAME output_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of output_data_TKEEP : signal is "xilinx.com:interface:axis:1.0 output_data TKEEP";
  attribute X_INTERFACE_INFO of output_data_TLAST : signal is "xilinx.com:interface:axis:1.0 output_data TLAST";
  attribute X_INTERFACE_INFO of output_data_TSTRB : signal is "xilinx.com:interface:axis:1.0 output_data TSTRB";
  attribute X_INTERFACE_INFO of output_data_TUSER : signal is "xilinx.com:interface:axis:1.0 output_data TUSER";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
begin
inst: entity work.bd_0_hls_inst_0_network
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      input_data_TDATA(15 downto 0) => input_data_TDATA(15 downto 0),
      input_data_TDEST(0) => input_data_TDEST(0),
      input_data_TID(0) => input_data_TID(0),
      input_data_TKEEP(1 downto 0) => input_data_TKEEP(1 downto 0),
      input_data_TLAST(0) => input_data_TLAST(0),
      input_data_TREADY => input_data_TREADY,
      input_data_TSTRB(1 downto 0) => input_data_TSTRB(1 downto 0),
      input_data_TUSER(0) => input_data_TUSER(0),
      input_data_TVALID => input_data_TVALID,
      interrupt => interrupt,
      output_data_TDATA(15 downto 0) => output_data_TDATA(15 downto 0),
      output_data_TDEST(0) => output_data_TDEST(0),
      output_data_TID(0) => output_data_TID(0),
      output_data_TKEEP(1 downto 0) => output_data_TKEEP(1 downto 0),
      output_data_TLAST(0) => output_data_TLAST(0),
      output_data_TREADY => output_data_TREADY,
      output_data_TSTRB(1 downto 0) => output_data_TSTRB(1 downto 0),
      output_data_TUSER(0) => output_data_TUSER(0),
      output_data_TVALID => output_data_TVALID,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
