
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e9c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08005fac  08005fac  00006fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061ac  080061ac  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080061ac  080061ac  000071ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080061b4  080061b4  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061b4  080061b4  000071b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080061b8  080061b8  000071b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080061bc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bf4  20000060  0800621c  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c54  0800621c  00008c54  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001679c  00000000  00000000  00008089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000317b  00000000  00000000  0001e825  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001398  00000000  00000000  000219a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f40  00000000  00000000  00022d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003275  00000000  00000000  00023c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014f93  00000000  00000000  00026eed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094e80  00000000  00000000  0003be80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d0d00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005770  00000000  00000000  000d0d44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000d64b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08005f94 	.word	0x08005f94

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08005f94 	.word	0x08005f94

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000160:	b580      	push	{r7, lr}
 8000162:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000164:	f000 fb70 	bl	8000848 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000168:	f000 f840 	bl	80001ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016c:	f000 f8ac 	bl	80002c8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000170:	f000 f880 	bl	8000274 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000174:	f001 ff14 	bl	8001fa0 <osKernelInitialize>
  /* Create the semaphores(s) */
  /* creation of myBinarySem01 */
  //myBinarySem01Handle = osSemaphoreNew(1, 1, &myBinarySem01_attributes);

  /* creation of myCountingSem01 */
  myCountingSem01Handle = osSemaphoreNew(5, 1, &myCountingSem01_attributes);
 8000178:	4a11      	ldr	r2, [pc, #68]	@ (80001c0 <main+0x60>)
 800017a:	2101      	movs	r1, #1
 800017c:	2005      	movs	r0, #5
 800017e:	f002 f804 	bl	800218a <osSemaphoreNew>
 8000182:	4603      	mov	r3, r0
 8000184:	4a0f      	ldr	r2, [pc, #60]	@ (80001c4 <main+0x64>)
 8000186:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000188:	4a0f      	ldr	r2, [pc, #60]	@ (80001c8 <main+0x68>)
 800018a:	2100      	movs	r1, #0
 800018c:	480f      	ldr	r0, [pc, #60]	@ (80001cc <main+0x6c>)
 800018e:	f001 ff4f 	bl	8002030 <osThreadNew>
 8000192:	4603      	mov	r3, r0
 8000194:	4a0e      	ldr	r2, [pc, #56]	@ (80001d0 <main+0x70>)
 8000196:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8000198:	4a0e      	ldr	r2, [pc, #56]	@ (80001d4 <main+0x74>)
 800019a:	2100      	movs	r1, #0
 800019c:	480e      	ldr	r0, [pc, #56]	@ (80001d8 <main+0x78>)
 800019e:	f001 ff47 	bl	8002030 <osThreadNew>
 80001a2:	4603      	mov	r3, r0
 80001a4:	4a0d      	ldr	r2, [pc, #52]	@ (80001dc <main+0x7c>)
 80001a6:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(StartTask03, NULL, &myTask03_attributes);
 80001a8:	4a0d      	ldr	r2, [pc, #52]	@ (80001e0 <main+0x80>)
 80001aa:	2100      	movs	r1, #0
 80001ac:	480d      	ldr	r0, [pc, #52]	@ (80001e4 <main+0x84>)
 80001ae:	f001 ff3f 	bl	8002030 <osThreadNew>
 80001b2:	4603      	mov	r3, r0
 80001b4:	4a0c      	ldr	r2, [pc, #48]	@ (80001e8 <main+0x88>)
 80001b6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80001b8:	f001 ff14 	bl	8001fe4 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80001bc:	bf00      	nop
 80001be:	e7fd      	b.n	80001bc <main+0x5c>
 80001c0:	0800613c 	.word	0x0800613c
 80001c4:	200000d0 	.word	0x200000d0
 80001c8:	080060d0 	.word	0x080060d0
 80001cc:	0800037d 	.word	0x0800037d
 80001d0:	200000c4 	.word	0x200000c4
 80001d4:	080060f4 	.word	0x080060f4
 80001d8:	080003f1 	.word	0x080003f1
 80001dc:	200000c8 	.word	0x200000c8
 80001e0:	08006118 	.word	0x08006118
 80001e4:	08000491 	.word	0x08000491
 80001e8:	200000cc 	.word	0x200000cc

080001ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b090      	sub	sp, #64	@ 0x40
 80001f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001f2:	f107 0318 	add.w	r3, r7, #24
 80001f6:	2228      	movs	r2, #40	@ 0x28
 80001f8:	2100      	movs	r1, #0
 80001fa:	4618      	mov	r0, r3
 80001fc:	f005 f9de 	bl	80055bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000200:	1d3b      	adds	r3, r7, #4
 8000202:	2200      	movs	r2, #0
 8000204:	601a      	str	r2, [r3, #0]
 8000206:	605a      	str	r2, [r3, #4]
 8000208:	609a      	str	r2, [r3, #8]
 800020a:	60da      	str	r2, [r3, #12]
 800020c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800020e:	2301      	movs	r3, #1
 8000210:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000212:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000216:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000218:	2300      	movs	r3, #0
 800021a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800021c:	2301      	movs	r3, #1
 800021e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000220:	2302      	movs	r3, #2
 8000222:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000224:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000228:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800022a:	2300      	movs	r3, #0
 800022c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800022e:	f107 0318 	add.w	r3, r7, #24
 8000232:	4618      	mov	r0, r3
 8000234:	f000 fdce 	bl	8000dd4 <HAL_RCC_OscConfig>
 8000238:	4603      	mov	r3, r0
 800023a:	2b00      	cmp	r3, #0
 800023c:	d001      	beq.n	8000242 <SystemClock_Config+0x56>
  {
    Error_Handler();
 800023e:	f000 f981 	bl	8000544 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000242:	230f      	movs	r3, #15
 8000244:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000246:	2302      	movs	r3, #2
 8000248:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800024a:	2300      	movs	r3, #0
 800024c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800024e:	2300      	movs	r3, #0
 8000250:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000252:	2300      	movs	r3, #0
 8000254:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000256:	1d3b      	adds	r3, r7, #4
 8000258:	2100      	movs	r1, #0
 800025a:	4618      	mov	r0, r3
 800025c:	f001 f83c 	bl	80012d8 <HAL_RCC_ClockConfig>
 8000260:	4603      	mov	r3, r0
 8000262:	2b00      	cmp	r3, #0
 8000264:	d001      	beq.n	800026a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000266:	f000 f96d 	bl	8000544 <Error_Handler>
  }
}
 800026a:	bf00      	nop
 800026c:	3740      	adds	r7, #64	@ 0x40
 800026e:	46bd      	mov	sp, r7
 8000270:	bd80      	pop	{r7, pc}
	...

08000274 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000278:	4b11      	ldr	r3, [pc, #68]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 800027a:	4a12      	ldr	r2, [pc, #72]	@ (80002c4 <MX_USART1_UART_Init+0x50>)
 800027c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800027e:	4b10      	ldr	r3, [pc, #64]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 8000280:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000284:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000286:	4b0e      	ldr	r3, [pc, #56]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 8000288:	2200      	movs	r2, #0
 800028a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800028c:	4b0c      	ldr	r3, [pc, #48]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 800028e:	2200      	movs	r2, #0
 8000290:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000292:	4b0b      	ldr	r3, [pc, #44]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 8000294:	2200      	movs	r2, #0
 8000296:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000298:	4b09      	ldr	r3, [pc, #36]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 800029a:	220c      	movs	r2, #12
 800029c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800029e:	4b08      	ldr	r3, [pc, #32]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002a4:	4b06      	ldr	r3, [pc, #24]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002aa:	4805      	ldr	r0, [pc, #20]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 80002ac:	f001 fc10 	bl	8001ad0 <HAL_UART_Init>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d001      	beq.n	80002ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80002b6:	f000 f945 	bl	8000544 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002ba:	bf00      	nop
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	2000007c 	.word	0x2000007c
 80002c4:	40013800 	.word	0x40013800

080002c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b088      	sub	sp, #32
 80002cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ce:	f107 0310 	add.w	r3, r7, #16
 80002d2:	2200      	movs	r2, #0
 80002d4:	601a      	str	r2, [r3, #0]
 80002d6:	605a      	str	r2, [r3, #4]
 80002d8:	609a      	str	r2, [r3, #8]
 80002da:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002dc:	4b24      	ldr	r3, [pc, #144]	@ (8000370 <MX_GPIO_Init+0xa8>)
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	4a23      	ldr	r2, [pc, #140]	@ (8000370 <MX_GPIO_Init+0xa8>)
 80002e2:	f043 0310 	orr.w	r3, r3, #16
 80002e6:	6193      	str	r3, [r2, #24]
 80002e8:	4b21      	ldr	r3, [pc, #132]	@ (8000370 <MX_GPIO_Init+0xa8>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	f003 0310 	and.w	r3, r3, #16
 80002f0:	60fb      	str	r3, [r7, #12]
 80002f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002f4:	4b1e      	ldr	r3, [pc, #120]	@ (8000370 <MX_GPIO_Init+0xa8>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	4a1d      	ldr	r2, [pc, #116]	@ (8000370 <MX_GPIO_Init+0xa8>)
 80002fa:	f043 0320 	orr.w	r3, r3, #32
 80002fe:	6193      	str	r3, [r2, #24]
 8000300:	4b1b      	ldr	r3, [pc, #108]	@ (8000370 <MX_GPIO_Init+0xa8>)
 8000302:	699b      	ldr	r3, [r3, #24]
 8000304:	f003 0320 	and.w	r3, r3, #32
 8000308:	60bb      	str	r3, [r7, #8]
 800030a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800030c:	4b18      	ldr	r3, [pc, #96]	@ (8000370 <MX_GPIO_Init+0xa8>)
 800030e:	699b      	ldr	r3, [r3, #24]
 8000310:	4a17      	ldr	r2, [pc, #92]	@ (8000370 <MX_GPIO_Init+0xa8>)
 8000312:	f043 0304 	orr.w	r3, r3, #4
 8000316:	6193      	str	r3, [r2, #24]
 8000318:	4b15      	ldr	r3, [pc, #84]	@ (8000370 <MX_GPIO_Init+0xa8>)
 800031a:	699b      	ldr	r3, [r3, #24]
 800031c:	f003 0304 	and.w	r3, r3, #4
 8000320:	607b      	str	r3, [r7, #4]
 8000322:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000324:	2200      	movs	r2, #0
 8000326:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800032a:	4812      	ldr	r0, [pc, #72]	@ (8000374 <MX_GPIO_Init+0xac>)
 800032c:	f000 fd39 	bl	8000da2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000330:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000334:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000336:	2301      	movs	r3, #1
 8000338:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033a:	2300      	movs	r3, #0
 800033c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800033e:	2302      	movs	r3, #2
 8000340:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000342:	f107 0310 	add.w	r3, r7, #16
 8000346:	4619      	mov	r1, r3
 8000348:	480a      	ldr	r0, [pc, #40]	@ (8000374 <MX_GPIO_Init+0xac>)
 800034a:	f000 fb8f 	bl	8000a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800034e:	2301      	movs	r3, #1
 8000350:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000352:	2300      	movs	r3, #0
 8000354:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000356:	2301      	movs	r3, #1
 8000358:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800035a:	f107 0310 	add.w	r3, r7, #16
 800035e:	4619      	mov	r1, r3
 8000360:	4805      	ldr	r0, [pc, #20]	@ (8000378 <MX_GPIO_Init+0xb0>)
 8000362:	f000 fb83 	bl	8000a6c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000366:	bf00      	nop
 8000368:	3720      	adds	r7, #32
 800036a:	46bd      	mov	sp, r7
 800036c:	bd80      	pop	{r7, pc}
 800036e:	bf00      	nop
 8000370:	40021000 	.word	0x40021000
 8000374:	40011000 	.word	0x40011000
 8000378:	40010800 	.word	0x40010800

0800037c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b088      	sub	sp, #32
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	const char* task = "Running task 1\r\n";
 8000384:	4b16      	ldr	r3, [pc, #88]	@ (80003e0 <StartDefaultTask+0x64>)
 8000386:	61fb      	str	r3, [r7, #28]
	char temp[10];
	uint32_t count;
  /* Infinite loop */
  for(;;)
  {
	HAL_UART_Transmit(&huart1, task, strlen(task), HAL_MAX_DELAY);
 8000388:	69f8      	ldr	r0, [r7, #28]
 800038a:	f7ff fee1 	bl	8000150 <strlen>
 800038e:	4603      	mov	r3, r0
 8000390:	b29a      	uxth	r2, r3
 8000392:	f04f 33ff 	mov.w	r3, #4294967295
 8000396:	69f9      	ldr	r1, [r7, #28]
 8000398:	4812      	ldr	r0, [pc, #72]	@ (80003e4 <StartDefaultTask+0x68>)
 800039a:	f001 fbe9 	bl	8001b70 <HAL_UART_Transmit>
	count = osSemaphoreGetCount(myCountingSem01Handle);
 800039e:	4b12      	ldr	r3, [pc, #72]	@ (80003e8 <StartDefaultTask+0x6c>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	4618      	mov	r0, r3
 80003a4:	f002 f810 	bl	80023c8 <osSemaphoreGetCount>
 80003a8:	61b8      	str	r0, [r7, #24]
	sprintf(temp,"count=%d",count);
 80003aa:	f107 030c 	add.w	r3, r7, #12
 80003ae:	69ba      	ldr	r2, [r7, #24]
 80003b0:	490e      	ldr	r1, [pc, #56]	@ (80003ec <StartDefaultTask+0x70>)
 80003b2:	4618      	mov	r0, r3
 80003b4:	f005 f8e0 	bl	8005578 <siprintf>
	HAL_UART_Transmit(&huart1, temp, strlen(temp), HAL_MAX_DELAY);
 80003b8:	f107 030c 	add.w	r3, r7, #12
 80003bc:	4618      	mov	r0, r3
 80003be:	f7ff fec7 	bl	8000150 <strlen>
 80003c2:	4603      	mov	r3, r0
 80003c4:	b29a      	uxth	r2, r3
 80003c6:	f107 010c 	add.w	r1, r7, #12
 80003ca:	f04f 33ff 	mov.w	r3, #4294967295
 80003ce:	4805      	ldr	r0, [pc, #20]	@ (80003e4 <StartDefaultTask+0x68>)
 80003d0:	f001 fbce 	bl	8001b70 <HAL_UART_Transmit>
    osDelay(1000);
 80003d4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80003d8:	f001 febc 	bl	8002154 <osDelay>
	HAL_UART_Transmit(&huart1, task, strlen(task), HAL_MAX_DELAY);
 80003dc:	bf00      	nop
 80003de:	e7d3      	b.n	8000388 <StartDefaultTask+0xc>
 80003e0:	08005ff0 	.word	0x08005ff0
 80003e4:	2000007c 	.word	0x2000007c
 80003e8:	200000d0 	.word	0x200000d0
 80003ec:	08006004 	.word	0x08006004

080003f0 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b084      	sub	sp, #16
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  char* task = "Running LOW Priority task \r\n";
 80003f8:	4b1f      	ldr	r3, [pc, #124]	@ (8000478 <StartTask02+0x88>)
 80003fa:	60fb      	str	r3, [r7, #12]
	  HAL_UART_Transmit(&huart1, task, strlen(task), HAL_MAX_DELAY);
 80003fc:	68f8      	ldr	r0, [r7, #12]
 80003fe:	f7ff fea7 	bl	8000150 <strlen>
 8000402:	4603      	mov	r3, r0
 8000404:	b29a      	uxth	r2, r3
 8000406:	f04f 33ff 	mov.w	r3, #4294967295
 800040a:	68f9      	ldr	r1, [r7, #12]
 800040c:	481b      	ldr	r0, [pc, #108]	@ (800047c <StartTask02+0x8c>)
 800040e:	f001 fbaf 	bl	8001b70 <HAL_UART_Transmit>
	  osSemaphoreAcquire(myCountingSem01Handle, osWaitForever);
 8000412:	4b1b      	ldr	r3, [pc, #108]	@ (8000480 <StartTask02+0x90>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	f04f 31ff 	mov.w	r1, #4294967295
 800041a:	4618      	mov	r0, r3
 800041c:	f001 ff3e 	bl	800229c <osSemaphoreAcquire>
	  task = "LOW require Semaphore\r\n";
 8000420:	4b18      	ldr	r3, [pc, #96]	@ (8000484 <StartTask02+0x94>)
 8000422:	60fb      	str	r3, [r7, #12]
	  HAL_UART_Transmit(&huart1, task, strlen(task), HAL_MAX_DELAY);
 8000424:	68f8      	ldr	r0, [r7, #12]
 8000426:	f7ff fe93 	bl	8000150 <strlen>
 800042a:	4603      	mov	r3, r0
 800042c:	b29a      	uxth	r2, r3
 800042e:	f04f 33ff 	mov.w	r3, #4294967295
 8000432:	68f9      	ldr	r1, [r7, #12]
 8000434:	4811      	ldr	r0, [pc, #68]	@ (800047c <StartTask02+0x8c>)
 8000436:	f001 fb9b 	bl	8001b70 <HAL_UART_Transmit>
	  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0));
 800043a:	bf00      	nop
 800043c:	2101      	movs	r1, #1
 800043e:	4812      	ldr	r0, [pc, #72]	@ (8000488 <StartTask02+0x98>)
 8000440:	f000 fc98 	bl	8000d74 <HAL_GPIO_ReadPin>
 8000444:	4603      	mov	r3, r0
 8000446:	2b00      	cmp	r3, #0
 8000448:	d1f8      	bne.n	800043c <StartTask02+0x4c>

	  task = "LOW release Semaphore\r\n";
 800044a:	4b10      	ldr	r3, [pc, #64]	@ (800048c <StartTask02+0x9c>)
 800044c:	60fb      	str	r3, [r7, #12]
	  HAL_UART_Transmit(&huart1, task, strlen(task), HAL_MAX_DELAY);
 800044e:	68f8      	ldr	r0, [r7, #12]
 8000450:	f7ff fe7e 	bl	8000150 <strlen>
 8000454:	4603      	mov	r3, r0
 8000456:	b29a      	uxth	r2, r3
 8000458:	f04f 33ff 	mov.w	r3, #4294967295
 800045c:	68f9      	ldr	r1, [r7, #12]
 800045e:	4807      	ldr	r0, [pc, #28]	@ (800047c <StartTask02+0x8c>)
 8000460:	f001 fb86 	bl	8001b70 <HAL_UART_Transmit>
	  osSemaphoreRelease(myCountingSem01Handle);
 8000464:	4b06      	ldr	r3, [pc, #24]	@ (8000480 <StartTask02+0x90>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	4618      	mov	r0, r3
 800046a:	f001 ff69 	bl	8002340 <osSemaphoreRelease>
	  osDelay(1000);
 800046e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000472:	f001 fe6f 	bl	8002154 <osDelay>
  {
 8000476:	e7bf      	b.n	80003f8 <StartTask02+0x8>
 8000478:	08006010 	.word	0x08006010
 800047c:	2000007c 	.word	0x2000007c
 8000480:	200000d0 	.word	0x200000d0
 8000484:	08006030 	.word	0x08006030
 8000488:	40010800 	.word	0x40010800
 800048c:	08006048 	.word	0x08006048

08000490 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b084      	sub	sp, #16
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
	//const char* task = "Running task 3\r\n";
  /* Infinite loop */
  for(;;)
  {
	  char *task = "Running HIGH Priority task \r\n";
 8000498:	4b1c      	ldr	r3, [pc, #112]	@ (800050c <StartTask03+0x7c>)
 800049a:	60fb      	str	r3, [r7, #12]
	  HAL_UART_Transmit(&huart1, task, strlen(task), HAL_MAX_DELAY);
 800049c:	68f8      	ldr	r0, [r7, #12]
 800049e:	f7ff fe57 	bl	8000150 <strlen>
 80004a2:	4603      	mov	r3, r0
 80004a4:	b29a      	uxth	r2, r3
 80004a6:	f04f 33ff 	mov.w	r3, #4294967295
 80004aa:	68f9      	ldr	r1, [r7, #12]
 80004ac:	4818      	ldr	r0, [pc, #96]	@ (8000510 <StartTask03+0x80>)
 80004ae:	f001 fb5f 	bl	8001b70 <HAL_UART_Transmit>
	  osSemaphoreAcquire(myCountingSem01Handle, osWaitForever);
 80004b2:	4b18      	ldr	r3, [pc, #96]	@ (8000514 <StartTask03+0x84>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	f04f 31ff 	mov.w	r1, #4294967295
 80004ba:	4618      	mov	r0, r3
 80004bc:	f001 feee 	bl	800229c <osSemaphoreAcquire>
	  task = "HIGH require Semaphore\r\n";
 80004c0:	4b15      	ldr	r3, [pc, #84]	@ (8000518 <StartTask03+0x88>)
 80004c2:	60fb      	str	r3, [r7, #12]
	  HAL_UART_Transmit(&huart1, task, strlen(task), HAL_MAX_DELAY);
 80004c4:	68f8      	ldr	r0, [r7, #12]
 80004c6:	f7ff fe43 	bl	8000150 <strlen>
 80004ca:	4603      	mov	r3, r0
 80004cc:	b29a      	uxth	r2, r3
 80004ce:	f04f 33ff 	mov.w	r3, #4294967295
 80004d2:	68f9      	ldr	r1, [r7, #12]
 80004d4:	480e      	ldr	r0, [pc, #56]	@ (8000510 <StartTask03+0x80>)
 80004d6:	f001 fb4b 	bl	8001b70 <HAL_UART_Transmit>
	  osSemaphoreRelease(myCountingSem01Handle);
 80004da:	4b0e      	ldr	r3, [pc, #56]	@ (8000514 <StartTask03+0x84>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	4618      	mov	r0, r3
 80004e0:	f001 ff2e 	bl	8002340 <osSemaphoreRelease>
	  task = "HIGH release Semaphore\r\n";
 80004e4:	4b0d      	ldr	r3, [pc, #52]	@ (800051c <StartTask03+0x8c>)
 80004e6:	60fb      	str	r3, [r7, #12]
	  HAL_UART_Transmit(&huart1, task, strlen(task), HAL_MAX_DELAY);
 80004e8:	68f8      	ldr	r0, [r7, #12]
 80004ea:	f7ff fe31 	bl	8000150 <strlen>
 80004ee:	4603      	mov	r3, r0
 80004f0:	b29a      	uxth	r2, r3
 80004f2:	f04f 33ff 	mov.w	r3, #4294967295
 80004f6:	68f9      	ldr	r1, [r7, #12]
 80004f8:	4805      	ldr	r0, [pc, #20]	@ (8000510 <StartTask03+0x80>)
 80004fa:	f001 fb39 	bl	8001b70 <HAL_UART_Transmit>
	  osDelay(1000);
 80004fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000502:	f001 fe27 	bl	8002154 <osDelay>
  {
 8000506:	bf00      	nop
 8000508:	e7c6      	b.n	8000498 <StartTask03+0x8>
 800050a:	bf00      	nop
 800050c:	08006060 	.word	0x08006060
 8000510:	2000007c 	.word	0x2000007c
 8000514:	200000d0 	.word	0x200000d0
 8000518:	08006080 	.word	0x08006080
 800051c:	0800609c 	.word	0x0800609c

08000520 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4a04      	ldr	r2, [pc, #16]	@ (8000540 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800052e:	4293      	cmp	r3, r2
 8000530:	d101      	bne.n	8000536 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000532:	f000 f99f 	bl	8000874 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000536:	bf00      	nop
 8000538:	3708      	adds	r7, #8
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	40012c00 	.word	0x40012c00

08000544 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000548:	b672      	cpsid	i
}
 800054a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800054c:	bf00      	nop
 800054e:	e7fd      	b.n	800054c <Error_Handler+0x8>

08000550 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000556:	4b18      	ldr	r3, [pc, #96]	@ (80005b8 <HAL_MspInit+0x68>)
 8000558:	699b      	ldr	r3, [r3, #24]
 800055a:	4a17      	ldr	r2, [pc, #92]	@ (80005b8 <HAL_MspInit+0x68>)
 800055c:	f043 0301 	orr.w	r3, r3, #1
 8000560:	6193      	str	r3, [r2, #24]
 8000562:	4b15      	ldr	r3, [pc, #84]	@ (80005b8 <HAL_MspInit+0x68>)
 8000564:	699b      	ldr	r3, [r3, #24]
 8000566:	f003 0301 	and.w	r3, r3, #1
 800056a:	60bb      	str	r3, [r7, #8]
 800056c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800056e:	4b12      	ldr	r3, [pc, #72]	@ (80005b8 <HAL_MspInit+0x68>)
 8000570:	69db      	ldr	r3, [r3, #28]
 8000572:	4a11      	ldr	r2, [pc, #68]	@ (80005b8 <HAL_MspInit+0x68>)
 8000574:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000578:	61d3      	str	r3, [r2, #28]
 800057a:	4b0f      	ldr	r3, [pc, #60]	@ (80005b8 <HAL_MspInit+0x68>)
 800057c:	69db      	ldr	r3, [r3, #28]
 800057e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000586:	2200      	movs	r2, #0
 8000588:	210f      	movs	r1, #15
 800058a:	f06f 0001 	mvn.w	r0, #1
 800058e:	f000 fa42 	bl	8000a16 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000592:	4b0a      	ldr	r3, [pc, #40]	@ (80005bc <HAL_MspInit+0x6c>)
 8000594:	685b      	ldr	r3, [r3, #4]
 8000596:	60fb      	str	r3, [r7, #12]
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800059e:	60fb      	str	r3, [r7, #12]
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80005a6:	60fb      	str	r3, [r7, #12]
 80005a8:	4a04      	ldr	r2, [pc, #16]	@ (80005bc <HAL_MspInit+0x6c>)
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ae:	bf00      	nop
 80005b0:	3710      	adds	r7, #16
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	40021000 	.word	0x40021000
 80005bc:	40010000 	.word	0x40010000

080005c0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b088      	sub	sp, #32
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c8:	f107 0310 	add.w	r3, r7, #16
 80005cc:	2200      	movs	r2, #0
 80005ce:	601a      	str	r2, [r3, #0]
 80005d0:	605a      	str	r2, [r3, #4]
 80005d2:	609a      	str	r2, [r3, #8]
 80005d4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a1c      	ldr	r2, [pc, #112]	@ (800064c <HAL_UART_MspInit+0x8c>)
 80005dc:	4293      	cmp	r3, r2
 80005de:	d131      	bne.n	8000644 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000650 <HAL_UART_MspInit+0x90>)
 80005e2:	699b      	ldr	r3, [r3, #24]
 80005e4:	4a1a      	ldr	r2, [pc, #104]	@ (8000650 <HAL_UART_MspInit+0x90>)
 80005e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005ea:	6193      	str	r3, [r2, #24]
 80005ec:	4b18      	ldr	r3, [pc, #96]	@ (8000650 <HAL_UART_MspInit+0x90>)
 80005ee:	699b      	ldr	r3, [r3, #24]
 80005f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005f4:	60fb      	str	r3, [r7, #12]
 80005f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f8:	4b15      	ldr	r3, [pc, #84]	@ (8000650 <HAL_UART_MspInit+0x90>)
 80005fa:	699b      	ldr	r3, [r3, #24]
 80005fc:	4a14      	ldr	r2, [pc, #80]	@ (8000650 <HAL_UART_MspInit+0x90>)
 80005fe:	f043 0304 	orr.w	r3, r3, #4
 8000602:	6193      	str	r3, [r2, #24]
 8000604:	4b12      	ldr	r3, [pc, #72]	@ (8000650 <HAL_UART_MspInit+0x90>)
 8000606:	699b      	ldr	r3, [r3, #24]
 8000608:	f003 0304 	and.w	r3, r3, #4
 800060c:	60bb      	str	r3, [r7, #8]
 800060e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000610:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000614:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000616:	2302      	movs	r3, #2
 8000618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800061a:	2303      	movs	r3, #3
 800061c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800061e:	f107 0310 	add.w	r3, r7, #16
 8000622:	4619      	mov	r1, r3
 8000624:	480b      	ldr	r0, [pc, #44]	@ (8000654 <HAL_UART_MspInit+0x94>)
 8000626:	f000 fa21 	bl	8000a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800062a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800062e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000630:	2300      	movs	r3, #0
 8000632:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000634:	2300      	movs	r3, #0
 8000636:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000638:	f107 0310 	add.w	r3, r7, #16
 800063c:	4619      	mov	r1, r3
 800063e:	4805      	ldr	r0, [pc, #20]	@ (8000654 <HAL_UART_MspInit+0x94>)
 8000640:	f000 fa14 	bl	8000a6c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000644:	bf00      	nop
 8000646:	3720      	adds	r7, #32
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40013800 	.word	0x40013800
 8000650:	40021000 	.word	0x40021000
 8000654:	40010800 	.word	0x40010800

08000658 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b08c      	sub	sp, #48	@ 0x30
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000660:	2300      	movs	r3, #0
 8000662:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000664:	2300      	movs	r3, #0
 8000666:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000668:	2300      	movs	r3, #0
 800066a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800066e:	4b2e      	ldr	r3, [pc, #184]	@ (8000728 <HAL_InitTick+0xd0>)
 8000670:	699b      	ldr	r3, [r3, #24]
 8000672:	4a2d      	ldr	r2, [pc, #180]	@ (8000728 <HAL_InitTick+0xd0>)
 8000674:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000678:	6193      	str	r3, [r2, #24]
 800067a:	4b2b      	ldr	r3, [pc, #172]	@ (8000728 <HAL_InitTick+0xd0>)
 800067c:	699b      	ldr	r3, [r3, #24]
 800067e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000682:	60bb      	str	r3, [r7, #8]
 8000684:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000686:	f107 020c 	add.w	r2, r7, #12
 800068a:	f107 0310 	add.w	r3, r7, #16
 800068e:	4611      	mov	r1, r2
 8000690:	4618      	mov	r0, r3
 8000692:	f000 ff91 	bl	80015b8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000696:	f000 ff7b 	bl	8001590 <HAL_RCC_GetPCLK2Freq>
 800069a:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800069c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800069e:	4a23      	ldr	r2, [pc, #140]	@ (800072c <HAL_InitTick+0xd4>)
 80006a0:	fba2 2303 	umull	r2, r3, r2, r3
 80006a4:	0c9b      	lsrs	r3, r3, #18
 80006a6:	3b01      	subs	r3, #1
 80006a8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80006aa:	4b21      	ldr	r3, [pc, #132]	@ (8000730 <HAL_InitTick+0xd8>)
 80006ac:	4a21      	ldr	r2, [pc, #132]	@ (8000734 <HAL_InitTick+0xdc>)
 80006ae:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80006b0:	4b1f      	ldr	r3, [pc, #124]	@ (8000730 <HAL_InitTick+0xd8>)
 80006b2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80006b6:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80006b8:	4a1d      	ldr	r2, [pc, #116]	@ (8000730 <HAL_InitTick+0xd8>)
 80006ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006bc:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80006be:	4b1c      	ldr	r3, [pc, #112]	@ (8000730 <HAL_InitTick+0xd8>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006c4:	4b1a      	ldr	r3, [pc, #104]	@ (8000730 <HAL_InitTick+0xd8>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006ca:	4b19      	ldr	r3, [pc, #100]	@ (8000730 <HAL_InitTick+0xd8>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80006d0:	4817      	ldr	r0, [pc, #92]	@ (8000730 <HAL_InitTick+0xd8>)
 80006d2:	f000 ffbf 	bl	8001654 <HAL_TIM_Base_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80006dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d11b      	bne.n	800071c <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80006e4:	4812      	ldr	r0, [pc, #72]	@ (8000730 <HAL_InitTick+0xd8>)
 80006e6:	f001 f80d 	bl	8001704 <HAL_TIM_Base_Start_IT>
 80006ea:	4603      	mov	r3, r0
 80006ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80006f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d111      	bne.n	800071c <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80006f8:	2019      	movs	r0, #25
 80006fa:	f000 f9a8 	bl	8000a4e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	2b0f      	cmp	r3, #15
 8000702:	d808      	bhi.n	8000716 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8000704:	2200      	movs	r2, #0
 8000706:	6879      	ldr	r1, [r7, #4]
 8000708:	2019      	movs	r0, #25
 800070a:	f000 f984 	bl	8000a16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800070e:	4a0a      	ldr	r2, [pc, #40]	@ (8000738 <HAL_InitTick+0xe0>)
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	6013      	str	r3, [r2, #0]
 8000714:	e002      	b.n	800071c <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8000716:	2301      	movs	r3, #1
 8000718:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800071c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000720:	4618      	mov	r0, r3
 8000722:	3730      	adds	r7, #48	@ 0x30
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	40021000 	.word	0x40021000
 800072c:	431bde83 	.word	0x431bde83
 8000730:	200000d4 	.word	0x200000d4
 8000734:	40012c00 	.word	0x40012c00
 8000738:	20000004 	.word	0x20000004

0800073c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000740:	bf00      	nop
 8000742:	e7fd      	b.n	8000740 <NMI_Handler+0x4>

08000744 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000748:	bf00      	nop
 800074a:	e7fd      	b.n	8000748 <HardFault_Handler+0x4>

0800074c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000750:	bf00      	nop
 8000752:	e7fd      	b.n	8000750 <MemManage_Handler+0x4>

08000754 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000758:	bf00      	nop
 800075a:	e7fd      	b.n	8000758 <BusFault_Handler+0x4>

0800075c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000760:	bf00      	nop
 8000762:	e7fd      	b.n	8000760 <UsageFault_Handler+0x4>

08000764 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000768:	bf00      	nop
 800076a:	46bd      	mov	sp, r7
 800076c:	bc80      	pop	{r7}
 800076e:	4770      	bx	lr

08000770 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000774:	4802      	ldr	r0, [pc, #8]	@ (8000780 <TIM1_UP_IRQHandler+0x10>)
 8000776:	f001 f817 	bl	80017a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800077a:	bf00      	nop
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	200000d4 	.word	0x200000d4

08000784 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b086      	sub	sp, #24
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800078c:	4a14      	ldr	r2, [pc, #80]	@ (80007e0 <_sbrk+0x5c>)
 800078e:	4b15      	ldr	r3, [pc, #84]	@ (80007e4 <_sbrk+0x60>)
 8000790:	1ad3      	subs	r3, r2, r3
 8000792:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000798:	4b13      	ldr	r3, [pc, #76]	@ (80007e8 <_sbrk+0x64>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d102      	bne.n	80007a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007a0:	4b11      	ldr	r3, [pc, #68]	@ (80007e8 <_sbrk+0x64>)
 80007a2:	4a12      	ldr	r2, [pc, #72]	@ (80007ec <_sbrk+0x68>)
 80007a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007a6:	4b10      	ldr	r3, [pc, #64]	@ (80007e8 <_sbrk+0x64>)
 80007a8:	681a      	ldr	r2, [r3, #0]
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	4413      	add	r3, r2
 80007ae:	693a      	ldr	r2, [r7, #16]
 80007b0:	429a      	cmp	r2, r3
 80007b2:	d207      	bcs.n	80007c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007b4:	f004 ff68 	bl	8005688 <__errno>
 80007b8:	4603      	mov	r3, r0
 80007ba:	220c      	movs	r2, #12
 80007bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007be:	f04f 33ff 	mov.w	r3, #4294967295
 80007c2:	e009      	b.n	80007d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007c4:	4b08      	ldr	r3, [pc, #32]	@ (80007e8 <_sbrk+0x64>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007ca:	4b07      	ldr	r3, [pc, #28]	@ (80007e8 <_sbrk+0x64>)
 80007cc:	681a      	ldr	r2, [r3, #0]
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	4413      	add	r3, r2
 80007d2:	4a05      	ldr	r2, [pc, #20]	@ (80007e8 <_sbrk+0x64>)
 80007d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007d6:	68fb      	ldr	r3, [r7, #12]
}
 80007d8:	4618      	mov	r0, r3
 80007da:	3718      	adds	r7, #24
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	20005000 	.word	0x20005000
 80007e4:	00000400 	.word	0x00000400
 80007e8:	2000011c 	.word	0x2000011c
 80007ec:	20001c58 	.word	0x20001c58

080007f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007f4:	bf00      	nop
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bc80      	pop	{r7}
 80007fa:	4770      	bx	lr

080007fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007fc:	f7ff fff8 	bl	80007f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000800:	480b      	ldr	r0, [pc, #44]	@ (8000830 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000802:	490c      	ldr	r1, [pc, #48]	@ (8000834 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000804:	4a0c      	ldr	r2, [pc, #48]	@ (8000838 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000808:	e002      	b.n	8000810 <LoopCopyDataInit>

0800080a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800080a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800080c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800080e:	3304      	adds	r3, #4

08000810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000814:	d3f9      	bcc.n	800080a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000816:	4a09      	ldr	r2, [pc, #36]	@ (800083c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000818:	4c09      	ldr	r4, [pc, #36]	@ (8000840 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800081a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800081c:	e001      	b.n	8000822 <LoopFillZerobss>

0800081e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800081e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000820:	3204      	adds	r2, #4

08000822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000824:	d3fb      	bcc.n	800081e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000826:	f004 ff35 	bl	8005694 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800082a:	f7ff fc99 	bl	8000160 <main>
  bx lr
 800082e:	4770      	bx	lr
  ldr r0, =_sdata
 8000830:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000834:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000838:	080061bc 	.word	0x080061bc
  ldr r2, =_sbss
 800083c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000840:	20001c54 	.word	0x20001c54

08000844 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000844:	e7fe      	b.n	8000844 <ADC1_2_IRQHandler>
	...

08000848 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800084c:	4b08      	ldr	r3, [pc, #32]	@ (8000870 <HAL_Init+0x28>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a07      	ldr	r2, [pc, #28]	@ (8000870 <HAL_Init+0x28>)
 8000852:	f043 0310 	orr.w	r3, r3, #16
 8000856:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000858:	2003      	movs	r0, #3
 800085a:	f000 f8d1 	bl	8000a00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800085e:	200f      	movs	r0, #15
 8000860:	f7ff fefa 	bl	8000658 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000864:	f7ff fe74 	bl	8000550 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000868:	2300      	movs	r3, #0
}
 800086a:	4618      	mov	r0, r3
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40022000 	.word	0x40022000

08000874 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000878:	4b05      	ldr	r3, [pc, #20]	@ (8000890 <HAL_IncTick+0x1c>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	461a      	mov	r2, r3
 800087e:	4b05      	ldr	r3, [pc, #20]	@ (8000894 <HAL_IncTick+0x20>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	4413      	add	r3, r2
 8000884:	4a03      	ldr	r2, [pc, #12]	@ (8000894 <HAL_IncTick+0x20>)
 8000886:	6013      	str	r3, [r2, #0]
}
 8000888:	bf00      	nop
 800088a:	46bd      	mov	sp, r7
 800088c:	bc80      	pop	{r7}
 800088e:	4770      	bx	lr
 8000890:	20000008 	.word	0x20000008
 8000894:	20000120 	.word	0x20000120

08000898 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  return uwTick;
 800089c:	4b02      	ldr	r3, [pc, #8]	@ (80008a8 <HAL_GetTick+0x10>)
 800089e:	681b      	ldr	r3, [r3, #0]
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bc80      	pop	{r7}
 80008a6:	4770      	bx	lr
 80008a8:	20000120 	.word	0x20000120

080008ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b085      	sub	sp, #20
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	f003 0307 	and.w	r3, r3, #7
 80008ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008bc:	4b0c      	ldr	r3, [pc, #48]	@ (80008f0 <__NVIC_SetPriorityGrouping+0x44>)
 80008be:	68db      	ldr	r3, [r3, #12]
 80008c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008c2:	68ba      	ldr	r2, [r7, #8]
 80008c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80008c8:	4013      	ands	r3, r2
 80008ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80008d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008de:	4a04      	ldr	r2, [pc, #16]	@ (80008f0 <__NVIC_SetPriorityGrouping+0x44>)
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	60d3      	str	r3, [r2, #12]
}
 80008e4:	bf00      	nop
 80008e6:	3714      	adds	r7, #20
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bc80      	pop	{r7}
 80008ec:	4770      	bx	lr
 80008ee:	bf00      	nop
 80008f0:	e000ed00 	.word	0xe000ed00

080008f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008f8:	4b04      	ldr	r3, [pc, #16]	@ (800090c <__NVIC_GetPriorityGrouping+0x18>)
 80008fa:	68db      	ldr	r3, [r3, #12]
 80008fc:	0a1b      	lsrs	r3, r3, #8
 80008fe:	f003 0307 	and.w	r3, r3, #7
}
 8000902:	4618      	mov	r0, r3
 8000904:	46bd      	mov	sp, r7
 8000906:	bc80      	pop	{r7}
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	e000ed00 	.word	0xe000ed00

08000910 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000910:	b480      	push	{r7}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0
 8000916:	4603      	mov	r3, r0
 8000918:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800091a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800091e:	2b00      	cmp	r3, #0
 8000920:	db0b      	blt.n	800093a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000922:	79fb      	ldrb	r3, [r7, #7]
 8000924:	f003 021f 	and.w	r2, r3, #31
 8000928:	4906      	ldr	r1, [pc, #24]	@ (8000944 <__NVIC_EnableIRQ+0x34>)
 800092a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092e:	095b      	lsrs	r3, r3, #5
 8000930:	2001      	movs	r0, #1
 8000932:	fa00 f202 	lsl.w	r2, r0, r2
 8000936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800093a:	bf00      	nop
 800093c:	370c      	adds	r7, #12
 800093e:	46bd      	mov	sp, r7
 8000940:	bc80      	pop	{r7}
 8000942:	4770      	bx	lr
 8000944:	e000e100 	.word	0xe000e100

08000948 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	4603      	mov	r3, r0
 8000950:	6039      	str	r1, [r7, #0]
 8000952:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000958:	2b00      	cmp	r3, #0
 800095a:	db0a      	blt.n	8000972 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	b2da      	uxtb	r2, r3
 8000960:	490c      	ldr	r1, [pc, #48]	@ (8000994 <__NVIC_SetPriority+0x4c>)
 8000962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000966:	0112      	lsls	r2, r2, #4
 8000968:	b2d2      	uxtb	r2, r2
 800096a:	440b      	add	r3, r1
 800096c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000970:	e00a      	b.n	8000988 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	b2da      	uxtb	r2, r3
 8000976:	4908      	ldr	r1, [pc, #32]	@ (8000998 <__NVIC_SetPriority+0x50>)
 8000978:	79fb      	ldrb	r3, [r7, #7]
 800097a:	f003 030f 	and.w	r3, r3, #15
 800097e:	3b04      	subs	r3, #4
 8000980:	0112      	lsls	r2, r2, #4
 8000982:	b2d2      	uxtb	r2, r2
 8000984:	440b      	add	r3, r1
 8000986:	761a      	strb	r2, [r3, #24]
}
 8000988:	bf00      	nop
 800098a:	370c      	adds	r7, #12
 800098c:	46bd      	mov	sp, r7
 800098e:	bc80      	pop	{r7}
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	e000e100 	.word	0xe000e100
 8000998:	e000ed00 	.word	0xe000ed00

0800099c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800099c:	b480      	push	{r7}
 800099e:	b089      	sub	sp, #36	@ 0x24
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	f003 0307 	and.w	r3, r3, #7
 80009ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009b0:	69fb      	ldr	r3, [r7, #28]
 80009b2:	f1c3 0307 	rsb	r3, r3, #7
 80009b6:	2b04      	cmp	r3, #4
 80009b8:	bf28      	it	cs
 80009ba:	2304      	movcs	r3, #4
 80009bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009be:	69fb      	ldr	r3, [r7, #28]
 80009c0:	3304      	adds	r3, #4
 80009c2:	2b06      	cmp	r3, #6
 80009c4:	d902      	bls.n	80009cc <NVIC_EncodePriority+0x30>
 80009c6:	69fb      	ldr	r3, [r7, #28]
 80009c8:	3b03      	subs	r3, #3
 80009ca:	e000      	b.n	80009ce <NVIC_EncodePriority+0x32>
 80009cc:	2300      	movs	r3, #0
 80009ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009d0:	f04f 32ff 	mov.w	r2, #4294967295
 80009d4:	69bb      	ldr	r3, [r7, #24]
 80009d6:	fa02 f303 	lsl.w	r3, r2, r3
 80009da:	43da      	mvns	r2, r3
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	401a      	ands	r2, r3
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009e4:	f04f 31ff 	mov.w	r1, #4294967295
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	fa01 f303 	lsl.w	r3, r1, r3
 80009ee:	43d9      	mvns	r1, r3
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009f4:	4313      	orrs	r3, r2
         );
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3724      	adds	r7, #36	@ 0x24
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bc80      	pop	{r7}
 80009fe:	4770      	bx	lr

08000a00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff ff4f 	bl	80008ac <__NVIC_SetPriorityGrouping>
}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b086      	sub	sp, #24
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	60b9      	str	r1, [r7, #8]
 8000a20:	607a      	str	r2, [r7, #4]
 8000a22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a24:	2300      	movs	r3, #0
 8000a26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a28:	f7ff ff64 	bl	80008f4 <__NVIC_GetPriorityGrouping>
 8000a2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a2e:	687a      	ldr	r2, [r7, #4]
 8000a30:	68b9      	ldr	r1, [r7, #8]
 8000a32:	6978      	ldr	r0, [r7, #20]
 8000a34:	f7ff ffb2 	bl	800099c <NVIC_EncodePriority>
 8000a38:	4602      	mov	r2, r0
 8000a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a3e:	4611      	mov	r1, r2
 8000a40:	4618      	mov	r0, r3
 8000a42:	f7ff ff81 	bl	8000948 <__NVIC_SetPriority>
}
 8000a46:	bf00      	nop
 8000a48:	3718      	adds	r7, #24
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}

08000a4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	b082      	sub	sp, #8
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	4603      	mov	r3, r0
 8000a56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff ff57 	bl	8000910 <__NVIC_EnableIRQ>
}
 8000a62:	bf00      	nop
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
	...

08000a6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b08b      	sub	sp, #44	@ 0x2c
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a76:	2300      	movs	r3, #0
 8000a78:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a7e:	e169      	b.n	8000d54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a80:	2201      	movs	r2, #1
 8000a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a84:	fa02 f303 	lsl.w	r3, r2, r3
 8000a88:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	69fa      	ldr	r2, [r7, #28]
 8000a90:	4013      	ands	r3, r2
 8000a92:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a94:	69ba      	ldr	r2, [r7, #24]
 8000a96:	69fb      	ldr	r3, [r7, #28]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	f040 8158 	bne.w	8000d4e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	4a9a      	ldr	r2, [pc, #616]	@ (8000d0c <HAL_GPIO_Init+0x2a0>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d05e      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
 8000aa8:	4a98      	ldr	r2, [pc, #608]	@ (8000d0c <HAL_GPIO_Init+0x2a0>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d875      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000aae:	4a98      	ldr	r2, [pc, #608]	@ (8000d10 <HAL_GPIO_Init+0x2a4>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d058      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
 8000ab4:	4a96      	ldr	r2, [pc, #600]	@ (8000d10 <HAL_GPIO_Init+0x2a4>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d86f      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000aba:	4a96      	ldr	r2, [pc, #600]	@ (8000d14 <HAL_GPIO_Init+0x2a8>)
 8000abc:	4293      	cmp	r3, r2
 8000abe:	d052      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
 8000ac0:	4a94      	ldr	r2, [pc, #592]	@ (8000d14 <HAL_GPIO_Init+0x2a8>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d869      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000ac6:	4a94      	ldr	r2, [pc, #592]	@ (8000d18 <HAL_GPIO_Init+0x2ac>)
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	d04c      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
 8000acc:	4a92      	ldr	r2, [pc, #584]	@ (8000d18 <HAL_GPIO_Init+0x2ac>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d863      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000ad2:	4a92      	ldr	r2, [pc, #584]	@ (8000d1c <HAL_GPIO_Init+0x2b0>)
 8000ad4:	4293      	cmp	r3, r2
 8000ad6:	d046      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
 8000ad8:	4a90      	ldr	r2, [pc, #576]	@ (8000d1c <HAL_GPIO_Init+0x2b0>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d85d      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000ade:	2b12      	cmp	r3, #18
 8000ae0:	d82a      	bhi.n	8000b38 <HAL_GPIO_Init+0xcc>
 8000ae2:	2b12      	cmp	r3, #18
 8000ae4:	d859      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000ae6:	a201      	add	r2, pc, #4	@ (adr r2, 8000aec <HAL_GPIO_Init+0x80>)
 8000ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aec:	08000b67 	.word	0x08000b67
 8000af0:	08000b41 	.word	0x08000b41
 8000af4:	08000b53 	.word	0x08000b53
 8000af8:	08000b95 	.word	0x08000b95
 8000afc:	08000b9b 	.word	0x08000b9b
 8000b00:	08000b9b 	.word	0x08000b9b
 8000b04:	08000b9b 	.word	0x08000b9b
 8000b08:	08000b9b 	.word	0x08000b9b
 8000b0c:	08000b9b 	.word	0x08000b9b
 8000b10:	08000b9b 	.word	0x08000b9b
 8000b14:	08000b9b 	.word	0x08000b9b
 8000b18:	08000b9b 	.word	0x08000b9b
 8000b1c:	08000b9b 	.word	0x08000b9b
 8000b20:	08000b9b 	.word	0x08000b9b
 8000b24:	08000b9b 	.word	0x08000b9b
 8000b28:	08000b9b 	.word	0x08000b9b
 8000b2c:	08000b9b 	.word	0x08000b9b
 8000b30:	08000b49 	.word	0x08000b49
 8000b34:	08000b5d 	.word	0x08000b5d
 8000b38:	4a79      	ldr	r2, [pc, #484]	@ (8000d20 <HAL_GPIO_Init+0x2b4>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d013      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b3e:	e02c      	b.n	8000b9a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	623b      	str	r3, [r7, #32]
          break;
 8000b46:	e029      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	3304      	adds	r3, #4
 8000b4e:	623b      	str	r3, [r7, #32]
          break;
 8000b50:	e024      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	68db      	ldr	r3, [r3, #12]
 8000b56:	3308      	adds	r3, #8
 8000b58:	623b      	str	r3, [r7, #32]
          break;
 8000b5a:	e01f      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	68db      	ldr	r3, [r3, #12]
 8000b60:	330c      	adds	r3, #12
 8000b62:	623b      	str	r3, [r7, #32]
          break;
 8000b64:	e01a      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	689b      	ldr	r3, [r3, #8]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d102      	bne.n	8000b74 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b6e:	2304      	movs	r3, #4
 8000b70:	623b      	str	r3, [r7, #32]
          break;
 8000b72:	e013      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	689b      	ldr	r3, [r3, #8]
 8000b78:	2b01      	cmp	r3, #1
 8000b7a:	d105      	bne.n	8000b88 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b7c:	2308      	movs	r3, #8
 8000b7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	69fa      	ldr	r2, [r7, #28]
 8000b84:	611a      	str	r2, [r3, #16]
          break;
 8000b86:	e009      	b.n	8000b9c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b88:	2308      	movs	r3, #8
 8000b8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	69fa      	ldr	r2, [r7, #28]
 8000b90:	615a      	str	r2, [r3, #20]
          break;
 8000b92:	e003      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b94:	2300      	movs	r3, #0
 8000b96:	623b      	str	r3, [r7, #32]
          break;
 8000b98:	e000      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          break;
 8000b9a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b9c:	69bb      	ldr	r3, [r7, #24]
 8000b9e:	2bff      	cmp	r3, #255	@ 0xff
 8000ba0:	d801      	bhi.n	8000ba6 <HAL_GPIO_Init+0x13a>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	e001      	b.n	8000baa <HAL_GPIO_Init+0x13e>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	3304      	adds	r3, #4
 8000baa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000bac:	69bb      	ldr	r3, [r7, #24]
 8000bae:	2bff      	cmp	r3, #255	@ 0xff
 8000bb0:	d802      	bhi.n	8000bb8 <HAL_GPIO_Init+0x14c>
 8000bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bb4:	009b      	lsls	r3, r3, #2
 8000bb6:	e002      	b.n	8000bbe <HAL_GPIO_Init+0x152>
 8000bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bba:	3b08      	subs	r3, #8
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	210f      	movs	r1, #15
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bcc:	43db      	mvns	r3, r3
 8000bce:	401a      	ands	r2, r3
 8000bd0:	6a39      	ldr	r1, [r7, #32]
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd8:	431a      	orrs	r2, r3
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	f000 80b1 	beq.w	8000d4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bec:	4b4d      	ldr	r3, [pc, #308]	@ (8000d24 <HAL_GPIO_Init+0x2b8>)
 8000bee:	699b      	ldr	r3, [r3, #24]
 8000bf0:	4a4c      	ldr	r2, [pc, #304]	@ (8000d24 <HAL_GPIO_Init+0x2b8>)
 8000bf2:	f043 0301 	orr.w	r3, r3, #1
 8000bf6:	6193      	str	r3, [r2, #24]
 8000bf8:	4b4a      	ldr	r3, [pc, #296]	@ (8000d24 <HAL_GPIO_Init+0x2b8>)
 8000bfa:	699b      	ldr	r3, [r3, #24]
 8000bfc:	f003 0301 	and.w	r3, r3, #1
 8000c00:	60bb      	str	r3, [r7, #8]
 8000c02:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c04:	4a48      	ldr	r2, [pc, #288]	@ (8000d28 <HAL_GPIO_Init+0x2bc>)
 8000c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c08:	089b      	lsrs	r3, r3, #2
 8000c0a:	3302      	adds	r3, #2
 8000c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c10:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c14:	f003 0303 	and.w	r3, r3, #3
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	220f      	movs	r2, #15
 8000c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c20:	43db      	mvns	r3, r3
 8000c22:	68fa      	ldr	r2, [r7, #12]
 8000c24:	4013      	ands	r3, r2
 8000c26:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	4a40      	ldr	r2, [pc, #256]	@ (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d013      	beq.n	8000c58 <HAL_GPIO_Init+0x1ec>
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	4a3f      	ldr	r2, [pc, #252]	@ (8000d30 <HAL_GPIO_Init+0x2c4>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d00d      	beq.n	8000c54 <HAL_GPIO_Init+0x1e8>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	4a3e      	ldr	r2, [pc, #248]	@ (8000d34 <HAL_GPIO_Init+0x2c8>)
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d007      	beq.n	8000c50 <HAL_GPIO_Init+0x1e4>
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	4a3d      	ldr	r2, [pc, #244]	@ (8000d38 <HAL_GPIO_Init+0x2cc>)
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d101      	bne.n	8000c4c <HAL_GPIO_Init+0x1e0>
 8000c48:	2303      	movs	r3, #3
 8000c4a:	e006      	b.n	8000c5a <HAL_GPIO_Init+0x1ee>
 8000c4c:	2304      	movs	r3, #4
 8000c4e:	e004      	b.n	8000c5a <HAL_GPIO_Init+0x1ee>
 8000c50:	2302      	movs	r3, #2
 8000c52:	e002      	b.n	8000c5a <HAL_GPIO_Init+0x1ee>
 8000c54:	2301      	movs	r3, #1
 8000c56:	e000      	b.n	8000c5a <HAL_GPIO_Init+0x1ee>
 8000c58:	2300      	movs	r3, #0
 8000c5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c5c:	f002 0203 	and.w	r2, r2, #3
 8000c60:	0092      	lsls	r2, r2, #2
 8000c62:	4093      	lsls	r3, r2
 8000c64:	68fa      	ldr	r2, [r7, #12]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c6a:	492f      	ldr	r1, [pc, #188]	@ (8000d28 <HAL_GPIO_Init+0x2bc>)
 8000c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c6e:	089b      	lsrs	r3, r3, #2
 8000c70:	3302      	adds	r3, #2
 8000c72:	68fa      	ldr	r2, [r7, #12]
 8000c74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d006      	beq.n	8000c92 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c84:	4b2d      	ldr	r3, [pc, #180]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000c86:	689a      	ldr	r2, [r3, #8]
 8000c88:	492c      	ldr	r1, [pc, #176]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000c8a:	69bb      	ldr	r3, [r7, #24]
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	608b      	str	r3, [r1, #8]
 8000c90:	e006      	b.n	8000ca0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c92:	4b2a      	ldr	r3, [pc, #168]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000c94:	689a      	ldr	r2, [r3, #8]
 8000c96:	69bb      	ldr	r3, [r7, #24]
 8000c98:	43db      	mvns	r3, r3
 8000c9a:	4928      	ldr	r1, [pc, #160]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d006      	beq.n	8000cba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000cac:	4b23      	ldr	r3, [pc, #140]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cae:	68da      	ldr	r2, [r3, #12]
 8000cb0:	4922      	ldr	r1, [pc, #136]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cb2:	69bb      	ldr	r3, [r7, #24]
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	60cb      	str	r3, [r1, #12]
 8000cb8:	e006      	b.n	8000cc8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000cba:	4b20      	ldr	r3, [pc, #128]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cbc:	68da      	ldr	r2, [r3, #12]
 8000cbe:	69bb      	ldr	r3, [r7, #24]
 8000cc0:	43db      	mvns	r3, r3
 8000cc2:	491e      	ldr	r1, [pc, #120]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d006      	beq.n	8000ce2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000cd4:	4b19      	ldr	r3, [pc, #100]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cd6:	685a      	ldr	r2, [r3, #4]
 8000cd8:	4918      	ldr	r1, [pc, #96]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cda:	69bb      	ldr	r3, [r7, #24]
 8000cdc:	4313      	orrs	r3, r2
 8000cde:	604b      	str	r3, [r1, #4]
 8000ce0:	e006      	b.n	8000cf0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ce2:	4b16      	ldr	r3, [pc, #88]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000ce4:	685a      	ldr	r2, [r3, #4]
 8000ce6:	69bb      	ldr	r3, [r7, #24]
 8000ce8:	43db      	mvns	r3, r3
 8000cea:	4914      	ldr	r1, [pc, #80]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cec:	4013      	ands	r3, r2
 8000cee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d021      	beq.n	8000d40 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	490e      	ldr	r1, [pc, #56]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000d02:	69bb      	ldr	r3, [r7, #24]
 8000d04:	4313      	orrs	r3, r2
 8000d06:	600b      	str	r3, [r1, #0]
 8000d08:	e021      	b.n	8000d4e <HAL_GPIO_Init+0x2e2>
 8000d0a:	bf00      	nop
 8000d0c:	10320000 	.word	0x10320000
 8000d10:	10310000 	.word	0x10310000
 8000d14:	10220000 	.word	0x10220000
 8000d18:	10210000 	.word	0x10210000
 8000d1c:	10120000 	.word	0x10120000
 8000d20:	10110000 	.word	0x10110000
 8000d24:	40021000 	.word	0x40021000
 8000d28:	40010000 	.word	0x40010000
 8000d2c:	40010800 	.word	0x40010800
 8000d30:	40010c00 	.word	0x40010c00
 8000d34:	40011000 	.word	0x40011000
 8000d38:	40011400 	.word	0x40011400
 8000d3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d40:	4b0b      	ldr	r3, [pc, #44]	@ (8000d70 <HAL_GPIO_Init+0x304>)
 8000d42:	681a      	ldr	r2, [r3, #0]
 8000d44:	69bb      	ldr	r3, [r7, #24]
 8000d46:	43db      	mvns	r3, r3
 8000d48:	4909      	ldr	r1, [pc, #36]	@ (8000d70 <HAL_GPIO_Init+0x304>)
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d50:	3301      	adds	r3, #1
 8000d52:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	f47f ae8e 	bne.w	8000a80 <HAL_GPIO_Init+0x14>
  }
}
 8000d64:	bf00      	nop
 8000d66:	bf00      	nop
 8000d68:	372c      	adds	r7, #44	@ 0x2c
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bc80      	pop	{r7}
 8000d6e:	4770      	bx	lr
 8000d70:	40010400 	.word	0x40010400

08000d74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	689a      	ldr	r2, [r3, #8]
 8000d84:	887b      	ldrh	r3, [r7, #2]
 8000d86:	4013      	ands	r3, r2
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d002      	beq.n	8000d92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	73fb      	strb	r3, [r7, #15]
 8000d90:	e001      	b.n	8000d96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000d92:	2300      	movs	r3, #0
 8000d94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3714      	adds	r7, #20
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bc80      	pop	{r7}
 8000da0:	4770      	bx	lr

08000da2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000da2:	b480      	push	{r7}
 8000da4:	b083      	sub	sp, #12
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
 8000daa:	460b      	mov	r3, r1
 8000dac:	807b      	strh	r3, [r7, #2]
 8000dae:	4613      	mov	r3, r2
 8000db0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000db2:	787b      	ldrb	r3, [r7, #1]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d003      	beq.n	8000dc0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000db8:	887a      	ldrh	r2, [r7, #2]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000dbe:	e003      	b.n	8000dc8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000dc0:	887b      	ldrh	r3, [r7, #2]
 8000dc2:	041a      	lsls	r2, r3, #16
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	611a      	str	r2, [r3, #16]
}
 8000dc8:	bf00      	nop
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bc80      	pop	{r7}
 8000dd0:	4770      	bx	lr
	...

08000dd4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d101      	bne.n	8000de6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	e272      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	f000 8087 	beq.w	8000f02 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000df4:	4b92      	ldr	r3, [pc, #584]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	f003 030c 	and.w	r3, r3, #12
 8000dfc:	2b04      	cmp	r3, #4
 8000dfe:	d00c      	beq.n	8000e1a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e00:	4b8f      	ldr	r3, [pc, #572]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	f003 030c 	and.w	r3, r3, #12
 8000e08:	2b08      	cmp	r3, #8
 8000e0a:	d112      	bne.n	8000e32 <HAL_RCC_OscConfig+0x5e>
 8000e0c:	4b8c      	ldr	r3, [pc, #560]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e18:	d10b      	bne.n	8000e32 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e1a:	4b89      	ldr	r3, [pc, #548]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d06c      	beq.n	8000f00 <HAL_RCC_OscConfig+0x12c>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d168      	bne.n	8000f00 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	e24c      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e3a:	d106      	bne.n	8000e4a <HAL_RCC_OscConfig+0x76>
 8000e3c:	4b80      	ldr	r3, [pc, #512]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a7f      	ldr	r2, [pc, #508]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e46:	6013      	str	r3, [r2, #0]
 8000e48:	e02e      	b.n	8000ea8 <HAL_RCC_OscConfig+0xd4>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d10c      	bne.n	8000e6c <HAL_RCC_OscConfig+0x98>
 8000e52:	4b7b      	ldr	r3, [pc, #492]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4a7a      	ldr	r2, [pc, #488]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e5c:	6013      	str	r3, [r2, #0]
 8000e5e:	4b78      	ldr	r3, [pc, #480]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a77      	ldr	r2, [pc, #476]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e64:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e68:	6013      	str	r3, [r2, #0]
 8000e6a:	e01d      	b.n	8000ea8 <HAL_RCC_OscConfig+0xd4>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e74:	d10c      	bne.n	8000e90 <HAL_RCC_OscConfig+0xbc>
 8000e76:	4b72      	ldr	r3, [pc, #456]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	4a71      	ldr	r2, [pc, #452]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e80:	6013      	str	r3, [r2, #0]
 8000e82:	4b6f      	ldr	r3, [pc, #444]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a6e      	ldr	r2, [pc, #440]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e8c:	6013      	str	r3, [r2, #0]
 8000e8e:	e00b      	b.n	8000ea8 <HAL_RCC_OscConfig+0xd4>
 8000e90:	4b6b      	ldr	r3, [pc, #428]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a6a      	ldr	r2, [pc, #424]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e9a:	6013      	str	r3, [r2, #0]
 8000e9c:	4b68      	ldr	r3, [pc, #416]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a67      	ldr	r2, [pc, #412]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000ea2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ea6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d013      	beq.n	8000ed8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb0:	f7ff fcf2 	bl	8000898 <HAL_GetTick>
 8000eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eb6:	e008      	b.n	8000eca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eb8:	f7ff fcee 	bl	8000898 <HAL_GetTick>
 8000ebc:	4602      	mov	r2, r0
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	2b64      	cmp	r3, #100	@ 0x64
 8000ec4:	d901      	bls.n	8000eca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ec6:	2303      	movs	r3, #3
 8000ec8:	e200      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eca:	4b5d      	ldr	r3, [pc, #372]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d0f0      	beq.n	8000eb8 <HAL_RCC_OscConfig+0xe4>
 8000ed6:	e014      	b.n	8000f02 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed8:	f7ff fcde 	bl	8000898 <HAL_GetTick>
 8000edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ede:	e008      	b.n	8000ef2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ee0:	f7ff fcda 	bl	8000898 <HAL_GetTick>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	1ad3      	subs	r3, r2, r3
 8000eea:	2b64      	cmp	r3, #100	@ 0x64
 8000eec:	d901      	bls.n	8000ef2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	e1ec      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ef2:	4b53      	ldr	r3, [pc, #332]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d1f0      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x10c>
 8000efe:	e000      	b.n	8000f02 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d063      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f0e:	4b4c      	ldr	r3, [pc, #304]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f003 030c 	and.w	r3, r3, #12
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d00b      	beq.n	8000f32 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f1a:	4b49      	ldr	r3, [pc, #292]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f003 030c 	and.w	r3, r3, #12
 8000f22:	2b08      	cmp	r3, #8
 8000f24:	d11c      	bne.n	8000f60 <HAL_RCC_OscConfig+0x18c>
 8000f26:	4b46      	ldr	r3, [pc, #280]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d116      	bne.n	8000f60 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f32:	4b43      	ldr	r3, [pc, #268]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f003 0302 	and.w	r3, r3, #2
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d005      	beq.n	8000f4a <HAL_RCC_OscConfig+0x176>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	691b      	ldr	r3, [r3, #16]
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d001      	beq.n	8000f4a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f46:	2301      	movs	r3, #1
 8000f48:	e1c0      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f4a:	4b3d      	ldr	r3, [pc, #244]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	695b      	ldr	r3, [r3, #20]
 8000f56:	00db      	lsls	r3, r3, #3
 8000f58:	4939      	ldr	r1, [pc, #228]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f5e:	e03a      	b.n	8000fd6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	691b      	ldr	r3, [r3, #16]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d020      	beq.n	8000faa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f68:	4b36      	ldr	r3, [pc, #216]	@ (8001044 <HAL_RCC_OscConfig+0x270>)
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f6e:	f7ff fc93 	bl	8000898 <HAL_GetTick>
 8000f72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f74:	e008      	b.n	8000f88 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f76:	f7ff fc8f 	bl	8000898 <HAL_GetTick>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	1ad3      	subs	r3, r2, r3
 8000f80:	2b02      	cmp	r3, #2
 8000f82:	d901      	bls.n	8000f88 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f84:	2303      	movs	r3, #3
 8000f86:	e1a1      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f88:	4b2d      	ldr	r3, [pc, #180]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f003 0302 	and.w	r3, r3, #2
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d0f0      	beq.n	8000f76 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f94:	4b2a      	ldr	r3, [pc, #168]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	695b      	ldr	r3, [r3, #20]
 8000fa0:	00db      	lsls	r3, r3, #3
 8000fa2:	4927      	ldr	r1, [pc, #156]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	600b      	str	r3, [r1, #0]
 8000fa8:	e015      	b.n	8000fd6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000faa:	4b26      	ldr	r3, [pc, #152]	@ (8001044 <HAL_RCC_OscConfig+0x270>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb0:	f7ff fc72 	bl	8000898 <HAL_GetTick>
 8000fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fb6:	e008      	b.n	8000fca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fb8:	f7ff fc6e 	bl	8000898 <HAL_GetTick>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	2b02      	cmp	r3, #2
 8000fc4:	d901      	bls.n	8000fca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	e180      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fca:	4b1d      	ldr	r3, [pc, #116]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f003 0302 	and.w	r3, r3, #2
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d1f0      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f003 0308 	and.w	r3, r3, #8
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d03a      	beq.n	8001058 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	699b      	ldr	r3, [r3, #24]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d019      	beq.n	800101e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fea:	4b17      	ldr	r3, [pc, #92]	@ (8001048 <HAL_RCC_OscConfig+0x274>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ff0:	f7ff fc52 	bl	8000898 <HAL_GetTick>
 8000ff4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ff6:	e008      	b.n	800100a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ff8:	f7ff fc4e 	bl	8000898 <HAL_GetTick>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	2b02      	cmp	r3, #2
 8001004:	d901      	bls.n	800100a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001006:	2303      	movs	r3, #3
 8001008:	e160      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800100a:	4b0d      	ldr	r3, [pc, #52]	@ (8001040 <HAL_RCC_OscConfig+0x26c>)
 800100c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800100e:	f003 0302 	and.w	r3, r3, #2
 8001012:	2b00      	cmp	r3, #0
 8001014:	d0f0      	beq.n	8000ff8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001016:	2001      	movs	r0, #1
 8001018:	f000 fafe 	bl	8001618 <RCC_Delay>
 800101c:	e01c      	b.n	8001058 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800101e:	4b0a      	ldr	r3, [pc, #40]	@ (8001048 <HAL_RCC_OscConfig+0x274>)
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001024:	f7ff fc38 	bl	8000898 <HAL_GetTick>
 8001028:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800102a:	e00f      	b.n	800104c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800102c:	f7ff fc34 	bl	8000898 <HAL_GetTick>
 8001030:	4602      	mov	r2, r0
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	2b02      	cmp	r3, #2
 8001038:	d908      	bls.n	800104c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800103a:	2303      	movs	r3, #3
 800103c:	e146      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
 800103e:	bf00      	nop
 8001040:	40021000 	.word	0x40021000
 8001044:	42420000 	.word	0x42420000
 8001048:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800104c:	4b92      	ldr	r3, [pc, #584]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800104e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001050:	f003 0302 	and.w	r3, r3, #2
 8001054:	2b00      	cmp	r3, #0
 8001056:	d1e9      	bne.n	800102c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f003 0304 	and.w	r3, r3, #4
 8001060:	2b00      	cmp	r3, #0
 8001062:	f000 80a6 	beq.w	80011b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001066:	2300      	movs	r3, #0
 8001068:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800106a:	4b8b      	ldr	r3, [pc, #556]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800106c:	69db      	ldr	r3, [r3, #28]
 800106e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001072:	2b00      	cmp	r3, #0
 8001074:	d10d      	bne.n	8001092 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001076:	4b88      	ldr	r3, [pc, #544]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001078:	69db      	ldr	r3, [r3, #28]
 800107a:	4a87      	ldr	r2, [pc, #540]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800107c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001080:	61d3      	str	r3, [r2, #28]
 8001082:	4b85      	ldr	r3, [pc, #532]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001084:	69db      	ldr	r3, [r3, #28]
 8001086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800108a:	60bb      	str	r3, [r7, #8]
 800108c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800108e:	2301      	movs	r3, #1
 8001090:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001092:	4b82      	ldr	r3, [pc, #520]	@ (800129c <HAL_RCC_OscConfig+0x4c8>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800109a:	2b00      	cmp	r3, #0
 800109c:	d118      	bne.n	80010d0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800109e:	4b7f      	ldr	r3, [pc, #508]	@ (800129c <HAL_RCC_OscConfig+0x4c8>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a7e      	ldr	r2, [pc, #504]	@ (800129c <HAL_RCC_OscConfig+0x4c8>)
 80010a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010aa:	f7ff fbf5 	bl	8000898 <HAL_GetTick>
 80010ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010b0:	e008      	b.n	80010c4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010b2:	f7ff fbf1 	bl	8000898 <HAL_GetTick>
 80010b6:	4602      	mov	r2, r0
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	2b64      	cmp	r3, #100	@ 0x64
 80010be:	d901      	bls.n	80010c4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80010c0:	2303      	movs	r3, #3
 80010c2:	e103      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010c4:	4b75      	ldr	r3, [pc, #468]	@ (800129c <HAL_RCC_OscConfig+0x4c8>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d0f0      	beq.n	80010b2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d106      	bne.n	80010e6 <HAL_RCC_OscConfig+0x312>
 80010d8:	4b6f      	ldr	r3, [pc, #444]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80010da:	6a1b      	ldr	r3, [r3, #32]
 80010dc:	4a6e      	ldr	r2, [pc, #440]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80010de:	f043 0301 	orr.w	r3, r3, #1
 80010e2:	6213      	str	r3, [r2, #32]
 80010e4:	e02d      	b.n	8001142 <HAL_RCC_OscConfig+0x36e>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d10c      	bne.n	8001108 <HAL_RCC_OscConfig+0x334>
 80010ee:	4b6a      	ldr	r3, [pc, #424]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80010f0:	6a1b      	ldr	r3, [r3, #32]
 80010f2:	4a69      	ldr	r2, [pc, #420]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80010f4:	f023 0301 	bic.w	r3, r3, #1
 80010f8:	6213      	str	r3, [r2, #32]
 80010fa:	4b67      	ldr	r3, [pc, #412]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80010fc:	6a1b      	ldr	r3, [r3, #32]
 80010fe:	4a66      	ldr	r2, [pc, #408]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001100:	f023 0304 	bic.w	r3, r3, #4
 8001104:	6213      	str	r3, [r2, #32]
 8001106:	e01c      	b.n	8001142 <HAL_RCC_OscConfig+0x36e>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	2b05      	cmp	r3, #5
 800110e:	d10c      	bne.n	800112a <HAL_RCC_OscConfig+0x356>
 8001110:	4b61      	ldr	r3, [pc, #388]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001112:	6a1b      	ldr	r3, [r3, #32]
 8001114:	4a60      	ldr	r2, [pc, #384]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001116:	f043 0304 	orr.w	r3, r3, #4
 800111a:	6213      	str	r3, [r2, #32]
 800111c:	4b5e      	ldr	r3, [pc, #376]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800111e:	6a1b      	ldr	r3, [r3, #32]
 8001120:	4a5d      	ldr	r2, [pc, #372]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	6213      	str	r3, [r2, #32]
 8001128:	e00b      	b.n	8001142 <HAL_RCC_OscConfig+0x36e>
 800112a:	4b5b      	ldr	r3, [pc, #364]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800112c:	6a1b      	ldr	r3, [r3, #32]
 800112e:	4a5a      	ldr	r2, [pc, #360]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001130:	f023 0301 	bic.w	r3, r3, #1
 8001134:	6213      	str	r3, [r2, #32]
 8001136:	4b58      	ldr	r3, [pc, #352]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001138:	6a1b      	ldr	r3, [r3, #32]
 800113a:	4a57      	ldr	r2, [pc, #348]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800113c:	f023 0304 	bic.w	r3, r3, #4
 8001140:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	68db      	ldr	r3, [r3, #12]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d015      	beq.n	8001176 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800114a:	f7ff fba5 	bl	8000898 <HAL_GetTick>
 800114e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001150:	e00a      	b.n	8001168 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001152:	f7ff fba1 	bl	8000898 <HAL_GetTick>
 8001156:	4602      	mov	r2, r0
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001160:	4293      	cmp	r3, r2
 8001162:	d901      	bls.n	8001168 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001164:	2303      	movs	r3, #3
 8001166:	e0b1      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001168:	4b4b      	ldr	r3, [pc, #300]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800116a:	6a1b      	ldr	r3, [r3, #32]
 800116c:	f003 0302 	and.w	r3, r3, #2
 8001170:	2b00      	cmp	r3, #0
 8001172:	d0ee      	beq.n	8001152 <HAL_RCC_OscConfig+0x37e>
 8001174:	e014      	b.n	80011a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001176:	f7ff fb8f 	bl	8000898 <HAL_GetTick>
 800117a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800117c:	e00a      	b.n	8001194 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800117e:	f7ff fb8b 	bl	8000898 <HAL_GetTick>
 8001182:	4602      	mov	r2, r0
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	f241 3288 	movw	r2, #5000	@ 0x1388
 800118c:	4293      	cmp	r3, r2
 800118e:	d901      	bls.n	8001194 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001190:	2303      	movs	r3, #3
 8001192:	e09b      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001194:	4b40      	ldr	r3, [pc, #256]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001196:	6a1b      	ldr	r3, [r3, #32]
 8001198:	f003 0302 	and.w	r3, r3, #2
 800119c:	2b00      	cmp	r3, #0
 800119e:	d1ee      	bne.n	800117e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80011a0:	7dfb      	ldrb	r3, [r7, #23]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d105      	bne.n	80011b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011a6:	4b3c      	ldr	r3, [pc, #240]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80011a8:	69db      	ldr	r3, [r3, #28]
 80011aa:	4a3b      	ldr	r2, [pc, #236]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80011ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80011b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	f000 8087 	beq.w	80012ca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011bc:	4b36      	ldr	r3, [pc, #216]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f003 030c 	and.w	r3, r3, #12
 80011c4:	2b08      	cmp	r3, #8
 80011c6:	d061      	beq.n	800128c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	69db      	ldr	r3, [r3, #28]
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d146      	bne.n	800125e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011d0:	4b33      	ldr	r3, [pc, #204]	@ (80012a0 <HAL_RCC_OscConfig+0x4cc>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d6:	f7ff fb5f 	bl	8000898 <HAL_GetTick>
 80011da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011dc:	e008      	b.n	80011f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011de:	f7ff fb5b 	bl	8000898 <HAL_GetTick>
 80011e2:	4602      	mov	r2, r0
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	d901      	bls.n	80011f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80011ec:	2303      	movs	r3, #3
 80011ee:	e06d      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011f0:	4b29      	ldr	r3, [pc, #164]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d1f0      	bne.n	80011de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a1b      	ldr	r3, [r3, #32]
 8001200:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001204:	d108      	bne.n	8001218 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001206:	4b24      	ldr	r3, [pc, #144]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	4921      	ldr	r1, [pc, #132]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001214:	4313      	orrs	r3, r2
 8001216:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001218:	4b1f      	ldr	r3, [pc, #124]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6a19      	ldr	r1, [r3, #32]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001228:	430b      	orrs	r3, r1
 800122a:	491b      	ldr	r1, [pc, #108]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800122c:	4313      	orrs	r3, r2
 800122e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001230:	4b1b      	ldr	r3, [pc, #108]	@ (80012a0 <HAL_RCC_OscConfig+0x4cc>)
 8001232:	2201      	movs	r2, #1
 8001234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001236:	f7ff fb2f 	bl	8000898 <HAL_GetTick>
 800123a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800123c:	e008      	b.n	8001250 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800123e:	f7ff fb2b 	bl	8000898 <HAL_GetTick>
 8001242:	4602      	mov	r2, r0
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	2b02      	cmp	r3, #2
 800124a:	d901      	bls.n	8001250 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800124c:	2303      	movs	r3, #3
 800124e:	e03d      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001250:	4b11      	ldr	r3, [pc, #68]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001258:	2b00      	cmp	r3, #0
 800125a:	d0f0      	beq.n	800123e <HAL_RCC_OscConfig+0x46a>
 800125c:	e035      	b.n	80012ca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800125e:	4b10      	ldr	r3, [pc, #64]	@ (80012a0 <HAL_RCC_OscConfig+0x4cc>)
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001264:	f7ff fb18 	bl	8000898 <HAL_GetTick>
 8001268:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800126a:	e008      	b.n	800127e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800126c:	f7ff fb14 	bl	8000898 <HAL_GetTick>
 8001270:	4602      	mov	r2, r0
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	2b02      	cmp	r3, #2
 8001278:	d901      	bls.n	800127e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800127a:	2303      	movs	r3, #3
 800127c:	e026      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800127e:	4b06      	ldr	r3, [pc, #24]	@ (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001286:	2b00      	cmp	r3, #0
 8001288:	d1f0      	bne.n	800126c <HAL_RCC_OscConfig+0x498>
 800128a:	e01e      	b.n	80012ca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	69db      	ldr	r3, [r3, #28]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d107      	bne.n	80012a4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	e019      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
 8001298:	40021000 	.word	0x40021000
 800129c:	40007000 	.word	0x40007000
 80012a0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80012a4:	4b0b      	ldr	r3, [pc, #44]	@ (80012d4 <HAL_RCC_OscConfig+0x500>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a1b      	ldr	r3, [r3, #32]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d106      	bne.n	80012c6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d001      	beq.n	80012ca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	e000      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80012ca:	2300      	movs	r3, #0
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40021000 	.word	0x40021000

080012d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d101      	bne.n	80012ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e0d0      	b.n	800148e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012ec:	4b6a      	ldr	r3, [pc, #424]	@ (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0307 	and.w	r3, r3, #7
 80012f4:	683a      	ldr	r2, [r7, #0]
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d910      	bls.n	800131c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012fa:	4b67      	ldr	r3, [pc, #412]	@ (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f023 0207 	bic.w	r2, r3, #7
 8001302:	4965      	ldr	r1, [pc, #404]	@ (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	4313      	orrs	r3, r2
 8001308:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800130a:	4b63      	ldr	r3, [pc, #396]	@ (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f003 0307 	and.w	r3, r3, #7
 8001312:	683a      	ldr	r2, [r7, #0]
 8001314:	429a      	cmp	r2, r3
 8001316:	d001      	beq.n	800131c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	e0b8      	b.n	800148e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0302 	and.w	r3, r3, #2
 8001324:	2b00      	cmp	r3, #0
 8001326:	d020      	beq.n	800136a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 0304 	and.w	r3, r3, #4
 8001330:	2b00      	cmp	r3, #0
 8001332:	d005      	beq.n	8001340 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001334:	4b59      	ldr	r3, [pc, #356]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	4a58      	ldr	r2, [pc, #352]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 800133a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800133e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f003 0308 	and.w	r3, r3, #8
 8001348:	2b00      	cmp	r3, #0
 800134a:	d005      	beq.n	8001358 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800134c:	4b53      	ldr	r3, [pc, #332]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	4a52      	ldr	r2, [pc, #328]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001352:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001356:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001358:	4b50      	ldr	r3, [pc, #320]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	494d      	ldr	r1, [pc, #308]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001366:	4313      	orrs	r3, r2
 8001368:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 0301 	and.w	r3, r3, #1
 8001372:	2b00      	cmp	r3, #0
 8001374:	d040      	beq.n	80013f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d107      	bne.n	800138e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800137e:	4b47      	ldr	r3, [pc, #284]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d115      	bne.n	80013b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e07f      	b.n	800148e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	2b02      	cmp	r3, #2
 8001394:	d107      	bne.n	80013a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001396:	4b41      	ldr	r3, [pc, #260]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d109      	bne.n	80013b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e073      	b.n	800148e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013a6:	4b3d      	ldr	r3, [pc, #244]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d101      	bne.n	80013b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e06b      	b.n	800148e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013b6:	4b39      	ldr	r3, [pc, #228]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f023 0203 	bic.w	r2, r3, #3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	4936      	ldr	r1, [pc, #216]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 80013c4:	4313      	orrs	r3, r2
 80013c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013c8:	f7ff fa66 	bl	8000898 <HAL_GetTick>
 80013cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013ce:	e00a      	b.n	80013e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013d0:	f7ff fa62 	bl	8000898 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013de:	4293      	cmp	r3, r2
 80013e0:	d901      	bls.n	80013e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013e2:	2303      	movs	r3, #3
 80013e4:	e053      	b.n	800148e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013e6:	4b2d      	ldr	r3, [pc, #180]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	f003 020c 	and.w	r2, r3, #12
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d1eb      	bne.n	80013d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013f8:	4b27      	ldr	r3, [pc, #156]	@ (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0307 	and.w	r3, r3, #7
 8001400:	683a      	ldr	r2, [r7, #0]
 8001402:	429a      	cmp	r2, r3
 8001404:	d210      	bcs.n	8001428 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001406:	4b24      	ldr	r3, [pc, #144]	@ (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f023 0207 	bic.w	r2, r3, #7
 800140e:	4922      	ldr	r1, [pc, #136]	@ (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	4313      	orrs	r3, r2
 8001414:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001416:	4b20      	ldr	r3, [pc, #128]	@ (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0307 	and.w	r3, r3, #7
 800141e:	683a      	ldr	r2, [r7, #0]
 8001420:	429a      	cmp	r2, r3
 8001422:	d001      	beq.n	8001428 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	e032      	b.n	800148e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 0304 	and.w	r3, r3, #4
 8001430:	2b00      	cmp	r3, #0
 8001432:	d008      	beq.n	8001446 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001434:	4b19      	ldr	r3, [pc, #100]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	4916      	ldr	r1, [pc, #88]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001442:	4313      	orrs	r3, r2
 8001444:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0308 	and.w	r3, r3, #8
 800144e:	2b00      	cmp	r3, #0
 8001450:	d009      	beq.n	8001466 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001452:	4b12      	ldr	r3, [pc, #72]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	691b      	ldr	r3, [r3, #16]
 800145e:	00db      	lsls	r3, r3, #3
 8001460:	490e      	ldr	r1, [pc, #56]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001462:	4313      	orrs	r3, r2
 8001464:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001466:	f000 f821 	bl	80014ac <HAL_RCC_GetSysClockFreq>
 800146a:	4602      	mov	r2, r0
 800146c:	4b0b      	ldr	r3, [pc, #44]	@ (800149c <HAL_RCC_ClockConfig+0x1c4>)
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	091b      	lsrs	r3, r3, #4
 8001472:	f003 030f 	and.w	r3, r3, #15
 8001476:	490a      	ldr	r1, [pc, #40]	@ (80014a0 <HAL_RCC_ClockConfig+0x1c8>)
 8001478:	5ccb      	ldrb	r3, [r1, r3]
 800147a:	fa22 f303 	lsr.w	r3, r2, r3
 800147e:	4a09      	ldr	r2, [pc, #36]	@ (80014a4 <HAL_RCC_ClockConfig+0x1cc>)
 8001480:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001482:	4b09      	ldr	r3, [pc, #36]	@ (80014a8 <HAL_RCC_ClockConfig+0x1d0>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff f8e6 	bl	8000658 <HAL_InitTick>

  return HAL_OK;
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	40022000 	.word	0x40022000
 800149c:	40021000 	.word	0x40021000
 80014a0:	0800614c 	.word	0x0800614c
 80014a4:	20000000 	.word	0x20000000
 80014a8:	20000004 	.word	0x20000004

080014ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b087      	sub	sp, #28
 80014b0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014b2:	2300      	movs	r3, #0
 80014b4:	60fb      	str	r3, [r7, #12]
 80014b6:	2300      	movs	r3, #0
 80014b8:	60bb      	str	r3, [r7, #8]
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
 80014be:	2300      	movs	r3, #0
 80014c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80014c2:	2300      	movs	r3, #0
 80014c4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80014c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001540 <HAL_RCC_GetSysClockFreq+0x94>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f003 030c 	and.w	r3, r3, #12
 80014d2:	2b04      	cmp	r3, #4
 80014d4:	d002      	beq.n	80014dc <HAL_RCC_GetSysClockFreq+0x30>
 80014d6:	2b08      	cmp	r3, #8
 80014d8:	d003      	beq.n	80014e2 <HAL_RCC_GetSysClockFreq+0x36>
 80014da:	e027      	b.n	800152c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014dc:	4b19      	ldr	r3, [pc, #100]	@ (8001544 <HAL_RCC_GetSysClockFreq+0x98>)
 80014de:	613b      	str	r3, [r7, #16]
      break;
 80014e0:	e027      	b.n	8001532 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	0c9b      	lsrs	r3, r3, #18
 80014e6:	f003 030f 	and.w	r3, r3, #15
 80014ea:	4a17      	ldr	r2, [pc, #92]	@ (8001548 <HAL_RCC_GetSysClockFreq+0x9c>)
 80014ec:	5cd3      	ldrb	r3, [r2, r3]
 80014ee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d010      	beq.n	800151c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014fa:	4b11      	ldr	r3, [pc, #68]	@ (8001540 <HAL_RCC_GetSysClockFreq+0x94>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	0c5b      	lsrs	r3, r3, #17
 8001500:	f003 0301 	and.w	r3, r3, #1
 8001504:	4a11      	ldr	r2, [pc, #68]	@ (800154c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001506:	5cd3      	ldrb	r3, [r2, r3]
 8001508:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a0d      	ldr	r2, [pc, #52]	@ (8001544 <HAL_RCC_GetSysClockFreq+0x98>)
 800150e:	fb03 f202 	mul.w	r2, r3, r2
 8001512:	68bb      	ldr	r3, [r7, #8]
 8001514:	fbb2 f3f3 	udiv	r3, r2, r3
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	e004      	b.n	8001526 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	4a0c      	ldr	r2, [pc, #48]	@ (8001550 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001520:	fb02 f303 	mul.w	r3, r2, r3
 8001524:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	613b      	str	r3, [r7, #16]
      break;
 800152a:	e002      	b.n	8001532 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800152c:	4b05      	ldr	r3, [pc, #20]	@ (8001544 <HAL_RCC_GetSysClockFreq+0x98>)
 800152e:	613b      	str	r3, [r7, #16]
      break;
 8001530:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001532:	693b      	ldr	r3, [r7, #16]
}
 8001534:	4618      	mov	r0, r3
 8001536:	371c      	adds	r7, #28
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	40021000 	.word	0x40021000
 8001544:	007a1200 	.word	0x007a1200
 8001548:	08006164 	.word	0x08006164
 800154c:	08006174 	.word	0x08006174
 8001550:	003d0900 	.word	0x003d0900

08001554 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001558:	4b02      	ldr	r3, [pc, #8]	@ (8001564 <HAL_RCC_GetHCLKFreq+0x10>)
 800155a:	681b      	ldr	r3, [r3, #0]
}
 800155c:	4618      	mov	r0, r3
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr
 8001564:	20000000 	.word	0x20000000

08001568 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800156c:	f7ff fff2 	bl	8001554 <HAL_RCC_GetHCLKFreq>
 8001570:	4602      	mov	r2, r0
 8001572:	4b05      	ldr	r3, [pc, #20]	@ (8001588 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	0a1b      	lsrs	r3, r3, #8
 8001578:	f003 0307 	and.w	r3, r3, #7
 800157c:	4903      	ldr	r1, [pc, #12]	@ (800158c <HAL_RCC_GetPCLK1Freq+0x24>)
 800157e:	5ccb      	ldrb	r3, [r1, r3]
 8001580:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001584:	4618      	mov	r0, r3
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40021000 	.word	0x40021000
 800158c:	0800615c 	.word	0x0800615c

08001590 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001594:	f7ff ffde 	bl	8001554 <HAL_RCC_GetHCLKFreq>
 8001598:	4602      	mov	r2, r0
 800159a:	4b05      	ldr	r3, [pc, #20]	@ (80015b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	0adb      	lsrs	r3, r3, #11
 80015a0:	f003 0307 	and.w	r3, r3, #7
 80015a4:	4903      	ldr	r1, [pc, #12]	@ (80015b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80015a6:	5ccb      	ldrb	r3, [r1, r3]
 80015a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40021000 	.word	0x40021000
 80015b4:	0800615c 	.word	0x0800615c

080015b8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	220f      	movs	r2, #15
 80015c6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80015c8:	4b11      	ldr	r3, [pc, #68]	@ (8001610 <HAL_RCC_GetClockConfig+0x58>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f003 0203 	and.w	r2, r3, #3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80015d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001610 <HAL_RCC_GetClockConfig+0x58>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80015e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001610 <HAL_RCC_GetClockConfig+0x58>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80015ec:	4b08      	ldr	r3, [pc, #32]	@ (8001610 <HAL_RCC_GetClockConfig+0x58>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	08db      	lsrs	r3, r3, #3
 80015f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80015fa:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <HAL_RCC_GetClockConfig+0x5c>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 0207 	and.w	r2, r3, #7
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr
 8001610:	40021000 	.word	0x40021000
 8001614:	40022000 	.word	0x40022000

08001618 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001620:	4b0a      	ldr	r3, [pc, #40]	@ (800164c <RCC_Delay+0x34>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a0a      	ldr	r2, [pc, #40]	@ (8001650 <RCC_Delay+0x38>)
 8001626:	fba2 2303 	umull	r2, r3, r2, r3
 800162a:	0a5b      	lsrs	r3, r3, #9
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	fb02 f303 	mul.w	r3, r2, r3
 8001632:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001634:	bf00      	nop
  }
  while (Delay --);
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	1e5a      	subs	r2, r3, #1
 800163a:	60fa      	str	r2, [r7, #12]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d1f9      	bne.n	8001634 <RCC_Delay+0x1c>
}
 8001640:	bf00      	nop
 8001642:	bf00      	nop
 8001644:	3714      	adds	r7, #20
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr
 800164c:	20000000 	.word	0x20000000
 8001650:	10624dd3 	.word	0x10624dd3

08001654 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d101      	bne.n	8001666 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e041      	b.n	80016ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800166c:	b2db      	uxtb	r3, r3
 800166e:	2b00      	cmp	r3, #0
 8001670:	d106      	bne.n	8001680 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f000 f839 	bl	80016f2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2202      	movs	r2, #2
 8001684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	3304      	adds	r3, #4
 8001690:	4619      	mov	r1, r3
 8001692:	4610      	mov	r0, r2
 8001694:	f000 f99c 	bl	80019d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2201      	movs	r2, #1
 800169c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2201      	movs	r2, #1
 80016a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2201      	movs	r2, #1
 80016ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2201      	movs	r2, #1
 80016b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2201      	movs	r2, #1
 80016bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2201      	movs	r2, #1
 80016c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2201      	movs	r2, #1
 80016cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2201      	movs	r2, #1
 80016d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2201      	movs	r2, #1
 80016dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2201      	movs	r2, #1
 80016e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80016f2:	b480      	push	{r7}
 80016f4:	b083      	sub	sp, #12
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80016fa:	bf00      	nop
 80016fc:	370c      	adds	r7, #12
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr

08001704 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001712:	b2db      	uxtb	r3, r3
 8001714:	2b01      	cmp	r3, #1
 8001716:	d001      	beq.n	800171c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001718:	2301      	movs	r3, #1
 800171a:	e03a      	b.n	8001792 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2202      	movs	r2, #2
 8001720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	68da      	ldr	r2, [r3, #12]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f042 0201 	orr.w	r2, r2, #1
 8001732:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a18      	ldr	r2, [pc, #96]	@ (800179c <HAL_TIM_Base_Start_IT+0x98>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d00e      	beq.n	800175c <HAL_TIM_Base_Start_IT+0x58>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001746:	d009      	beq.n	800175c <HAL_TIM_Base_Start_IT+0x58>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a14      	ldr	r2, [pc, #80]	@ (80017a0 <HAL_TIM_Base_Start_IT+0x9c>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d004      	beq.n	800175c <HAL_TIM_Base_Start_IT+0x58>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a13      	ldr	r2, [pc, #76]	@ (80017a4 <HAL_TIM_Base_Start_IT+0xa0>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d111      	bne.n	8001780 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	f003 0307 	and.w	r3, r3, #7
 8001766:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	2b06      	cmp	r3, #6
 800176c:	d010      	beq.n	8001790 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f042 0201 	orr.w	r2, r2, #1
 800177c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800177e:	e007      	b.n	8001790 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f042 0201 	orr.w	r2, r2, #1
 800178e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001790:	2300      	movs	r3, #0
}
 8001792:	4618      	mov	r0, r3
 8001794:	3714      	adds	r7, #20
 8001796:	46bd      	mov	sp, r7
 8001798:	bc80      	pop	{r7}
 800179a:	4770      	bx	lr
 800179c:	40012c00 	.word	0x40012c00
 80017a0:	40000400 	.word	0x40000400
 80017a4:	40000800 	.word	0x40000800

080017a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	68db      	ldr	r3, [r3, #12]
 80017b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	691b      	ldr	r3, [r3, #16]
 80017be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d020      	beq.n	800180c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	f003 0302 	and.w	r3, r3, #2
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d01b      	beq.n	800180c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f06f 0202 	mvn.w	r2, #2
 80017dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2201      	movs	r2, #1
 80017e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	699b      	ldr	r3, [r3, #24]
 80017ea:	f003 0303 	and.w	r3, r3, #3
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d003      	beq.n	80017fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f000 f8d1 	bl	800199a <HAL_TIM_IC_CaptureCallback>
 80017f8:	e005      	b.n	8001806 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f000 f8c4 	bl	8001988 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f000 f8d3 	bl	80019ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2200      	movs	r2, #0
 800180a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	f003 0304 	and.w	r3, r3, #4
 8001812:	2b00      	cmp	r3, #0
 8001814:	d020      	beq.n	8001858 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	f003 0304 	and.w	r3, r3, #4
 800181c:	2b00      	cmp	r3, #0
 800181e:	d01b      	beq.n	8001858 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f06f 0204 	mvn.w	r2, #4
 8001828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2202      	movs	r2, #2
 800182e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	699b      	ldr	r3, [r3, #24]
 8001836:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800183a:	2b00      	cmp	r3, #0
 800183c:	d003      	beq.n	8001846 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f000 f8ab 	bl	800199a <HAL_TIM_IC_CaptureCallback>
 8001844:	e005      	b.n	8001852 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f000 f89e 	bl	8001988 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f000 f8ad 	bl	80019ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	f003 0308 	and.w	r3, r3, #8
 800185e:	2b00      	cmp	r3, #0
 8001860:	d020      	beq.n	80018a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	f003 0308 	and.w	r3, r3, #8
 8001868:	2b00      	cmp	r3, #0
 800186a:	d01b      	beq.n	80018a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f06f 0208 	mvn.w	r2, #8
 8001874:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2204      	movs	r2, #4
 800187a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	69db      	ldr	r3, [r3, #28]
 8001882:	f003 0303 	and.w	r3, r3, #3
 8001886:	2b00      	cmp	r3, #0
 8001888:	d003      	beq.n	8001892 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f000 f885 	bl	800199a <HAL_TIM_IC_CaptureCallback>
 8001890:	e005      	b.n	800189e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f000 f878 	bl	8001988 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f000 f887 	bl	80019ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2200      	movs	r2, #0
 80018a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	f003 0310 	and.w	r3, r3, #16
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d020      	beq.n	80018f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	f003 0310 	and.w	r3, r3, #16
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d01b      	beq.n	80018f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f06f 0210 	mvn.w	r2, #16
 80018c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2208      	movs	r2, #8
 80018c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d003      	beq.n	80018de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f000 f85f 	bl	800199a <HAL_TIM_IC_CaptureCallback>
 80018dc:	e005      	b.n	80018ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f000 f852 	bl	8001988 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f000 f861 	bl	80019ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2200      	movs	r2, #0
 80018ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d00c      	beq.n	8001914 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	f003 0301 	and.w	r3, r3, #1
 8001900:	2b00      	cmp	r3, #0
 8001902:	d007      	beq.n	8001914 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f06f 0201 	mvn.w	r2, #1
 800190c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f7fe fe06 	bl	8000520 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800191a:	2b00      	cmp	r3, #0
 800191c:	d00c      	beq.n	8001938 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001924:	2b00      	cmp	r3, #0
 8001926:	d007      	beq.n	8001938 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001930:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f000 f8c3 	bl	8001abe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800193e:	2b00      	cmp	r3, #0
 8001940:	d00c      	beq.n	800195c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001948:	2b00      	cmp	r3, #0
 800194a:	d007      	beq.n	800195c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001954:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f000 f831 	bl	80019be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	f003 0320 	and.w	r3, r3, #32
 8001962:	2b00      	cmp	r3, #0
 8001964:	d00c      	beq.n	8001980 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	f003 0320 	and.w	r3, r3, #32
 800196c:	2b00      	cmp	r3, #0
 800196e:	d007      	beq.n	8001980 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f06f 0220 	mvn.w	r2, #32
 8001978:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f000 f896 	bl	8001aac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001980:	bf00      	nop
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}

08001988 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001990:	bf00      	nop
 8001992:	370c      	adds	r7, #12
 8001994:	46bd      	mov	sp, r7
 8001996:	bc80      	pop	{r7}
 8001998:	4770      	bx	lr

0800199a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800199a:	b480      	push	{r7}
 800199c:	b083      	sub	sp, #12
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80019a2:	bf00      	nop
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bc80      	pop	{r7}
 80019aa:	4770      	bx	lr

080019ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80019b4:	bf00      	nop
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bc80      	pop	{r7}
 80019bc:	4770      	bx	lr

080019be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80019be:	b480      	push	{r7}
 80019c0:	b083      	sub	sp, #12
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80019c6:	bf00      	nop
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bc80      	pop	{r7}
 80019ce:	4770      	bx	lr

080019d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	4a2f      	ldr	r2, [pc, #188]	@ (8001aa0 <TIM_Base_SetConfig+0xd0>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d00b      	beq.n	8001a00 <TIM_Base_SetConfig+0x30>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019ee:	d007      	beq.n	8001a00 <TIM_Base_SetConfig+0x30>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	4a2c      	ldr	r2, [pc, #176]	@ (8001aa4 <TIM_Base_SetConfig+0xd4>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d003      	beq.n	8001a00 <TIM_Base_SetConfig+0x30>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	4a2b      	ldr	r2, [pc, #172]	@ (8001aa8 <TIM_Base_SetConfig+0xd8>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d108      	bne.n	8001a12 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	68fa      	ldr	r2, [r7, #12]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a22      	ldr	r2, [pc, #136]	@ (8001aa0 <TIM_Base_SetConfig+0xd0>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d00b      	beq.n	8001a32 <TIM_Base_SetConfig+0x62>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a20:	d007      	beq.n	8001a32 <TIM_Base_SetConfig+0x62>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4a1f      	ldr	r2, [pc, #124]	@ (8001aa4 <TIM_Base_SetConfig+0xd4>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d003      	beq.n	8001a32 <TIM_Base_SetConfig+0x62>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a1e      	ldr	r2, [pc, #120]	@ (8001aa8 <TIM_Base_SetConfig+0xd8>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d108      	bne.n	8001a44 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	68fa      	ldr	r2, [r7, #12]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	689a      	ldr	r2, [r3, #8]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4a0d      	ldr	r2, [pc, #52]	@ (8001aa0 <TIM_Base_SetConfig+0xd0>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d103      	bne.n	8001a78 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	691a      	ldr	r2, [r3, #16]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	691b      	ldr	r3, [r3, #16]
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d005      	beq.n	8001a96 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	f023 0201 	bic.w	r2, r3, #1
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	611a      	str	r2, [r3, #16]
  }
}
 8001a96:	bf00      	nop
 8001a98:	3714      	adds	r7, #20
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr
 8001aa0:	40012c00 	.word	0x40012c00
 8001aa4:	40000400 	.word	0x40000400
 8001aa8:	40000800 	.word	0x40000800

08001aac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001ab4:	bf00      	nop
 8001ab6:	370c      	adds	r7, #12
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bc80      	pop	{r7}
 8001abc:	4770      	bx	lr

08001abe <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	b083      	sub	sp, #12
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001ac6:	bf00      	nop
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bc80      	pop	{r7}
 8001ace:	4770      	bx	lr

08001ad0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d101      	bne.n	8001ae2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e042      	b.n	8001b68 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d106      	bne.n	8001afc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2200      	movs	r2, #0
 8001af2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7fe fd62 	bl	80005c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2224      	movs	r2, #36	@ 0x24
 8001b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	68da      	ldr	r2, [r3, #12]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001b12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f000 f971 	bl	8001dfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	691a      	ldr	r2, [r3, #16]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001b28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	695a      	ldr	r2, [r3, #20]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001b38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	68da      	ldr	r2, [r3, #12]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001b48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2220      	movs	r2, #32
 8001b54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2220      	movs	r2, #32
 8001b5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2200      	movs	r2, #0
 8001b64:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001b66:	2300      	movs	r3, #0
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08a      	sub	sp, #40	@ 0x28
 8001b74:	af02      	add	r7, sp, #8
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	603b      	str	r3, [r7, #0]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	2b20      	cmp	r3, #32
 8001b8e:	d175      	bne.n	8001c7c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d002      	beq.n	8001b9c <HAL_UART_Transmit+0x2c>
 8001b96:	88fb      	ldrh	r3, [r7, #6]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d101      	bne.n	8001ba0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e06e      	b.n	8001c7e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	2221      	movs	r2, #33	@ 0x21
 8001baa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001bae:	f7fe fe73 	bl	8000898 <HAL_GetTick>
 8001bb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	88fa      	ldrh	r2, [r7, #6]
 8001bb8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	88fa      	ldrh	r2, [r7, #6]
 8001bbe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bc8:	d108      	bne.n	8001bdc <HAL_UART_Transmit+0x6c>
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	691b      	ldr	r3, [r3, #16]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d104      	bne.n	8001bdc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	61bb      	str	r3, [r7, #24]
 8001bda:	e003      	b.n	8001be4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001be0:	2300      	movs	r3, #0
 8001be2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001be4:	e02e      	b.n	8001c44 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	2200      	movs	r2, #0
 8001bee:	2180      	movs	r1, #128	@ 0x80
 8001bf0:	68f8      	ldr	r0, [r7, #12]
 8001bf2:	f000 f848 	bl	8001c86 <UART_WaitOnFlagUntilTimeout>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d005      	beq.n	8001c08 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2220      	movs	r2, #32
 8001c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e03a      	b.n	8001c7e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d10b      	bne.n	8001c26 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	881b      	ldrh	r3, [r3, #0]
 8001c12:	461a      	mov	r2, r3
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c1c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001c1e:	69bb      	ldr	r3, [r7, #24]
 8001c20:	3302      	adds	r3, #2
 8001c22:	61bb      	str	r3, [r7, #24]
 8001c24:	e007      	b.n	8001c36 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	781a      	ldrb	r2, [r3, #0]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	3301      	adds	r3, #1
 8001c34:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	3b01      	subs	r3, #1
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d1cb      	bne.n	8001be6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	9300      	str	r3, [sp, #0]
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	2200      	movs	r2, #0
 8001c56:	2140      	movs	r1, #64	@ 0x40
 8001c58:	68f8      	ldr	r0, [r7, #12]
 8001c5a:	f000 f814 	bl	8001c86 <UART_WaitOnFlagUntilTimeout>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d005      	beq.n	8001c70 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2220      	movs	r2, #32
 8001c68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e006      	b.n	8001c7e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2220      	movs	r2, #32
 8001c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	e000      	b.n	8001c7e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001c7c:	2302      	movs	r3, #2
  }
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3720      	adds	r7, #32
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b086      	sub	sp, #24
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	60f8      	str	r0, [r7, #12]
 8001c8e:	60b9      	str	r1, [r7, #8]
 8001c90:	603b      	str	r3, [r7, #0]
 8001c92:	4613      	mov	r3, r2
 8001c94:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c96:	e03b      	b.n	8001d10 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c98:	6a3b      	ldr	r3, [r7, #32]
 8001c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c9e:	d037      	beq.n	8001d10 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ca0:	f7fe fdfa 	bl	8000898 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	6a3a      	ldr	r2, [r7, #32]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d302      	bcc.n	8001cb6 <UART_WaitOnFlagUntilTimeout+0x30>
 8001cb0:	6a3b      	ldr	r3, [r7, #32]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e03a      	b.n	8001d30 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	f003 0304 	and.w	r3, r3, #4
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d023      	beq.n	8001d10 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	2b80      	cmp	r3, #128	@ 0x80
 8001ccc:	d020      	beq.n	8001d10 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	2b40      	cmp	r3, #64	@ 0x40
 8001cd2:	d01d      	beq.n	8001d10 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0308 	and.w	r3, r3, #8
 8001cde:	2b08      	cmp	r3, #8
 8001ce0:	d116      	bne.n	8001d10 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	617b      	str	r3, [r7, #20]
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	617b      	str	r3, [r7, #20]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001cf8:	68f8      	ldr	r0, [r7, #12]
 8001cfa:	f000 f81d 	bl	8001d38 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2208      	movs	r2, #8
 8001d02:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2200      	movs	r2, #0
 8001d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e00f      	b.n	8001d30 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	68ba      	ldr	r2, [r7, #8]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	bf0c      	ite	eq
 8001d20:	2301      	moveq	r3, #1
 8001d22:	2300      	movne	r3, #0
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	461a      	mov	r2, r3
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d0b4      	beq.n	8001c98 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001d2e:	2300      	movs	r3, #0
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3718      	adds	r7, #24
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b095      	sub	sp, #84	@ 0x54
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	330c      	adds	r3, #12
 8001d46:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d4a:	e853 3f00 	ldrex	r3, [r3]
 8001d4e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001d56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	330c      	adds	r3, #12
 8001d5e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d60:	643a      	str	r2, [r7, #64]	@ 0x40
 8001d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d64:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001d66:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001d68:	e841 2300 	strex	r3, r2, [r1]
 8001d6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d1e5      	bne.n	8001d40 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	3314      	adds	r3, #20
 8001d7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d7c:	6a3b      	ldr	r3, [r7, #32]
 8001d7e:	e853 3f00 	ldrex	r3, [r3]
 8001d82:	61fb      	str	r3, [r7, #28]
   return(result);
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	f023 0301 	bic.w	r3, r3, #1
 8001d8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	3314      	adds	r3, #20
 8001d92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001d94:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001d96:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d9c:	e841 2300 	strex	r3, r2, [r1]
 8001da0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d1e5      	bne.n	8001d74 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d119      	bne.n	8001de4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	330c      	adds	r3, #12
 8001db6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	e853 3f00 	ldrex	r3, [r3]
 8001dbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	f023 0310 	bic.w	r3, r3, #16
 8001dc6:	647b      	str	r3, [r7, #68]	@ 0x44
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	330c      	adds	r3, #12
 8001dce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001dd0:	61ba      	str	r2, [r7, #24]
 8001dd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dd4:	6979      	ldr	r1, [r7, #20]
 8001dd6:	69ba      	ldr	r2, [r7, #24]
 8001dd8:	e841 2300 	strex	r3, r2, [r1]
 8001ddc:	613b      	str	r3, [r7, #16]
   return(result);
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d1e5      	bne.n	8001db0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2220      	movs	r2, #32
 8001de8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001df2:	bf00      	nop
 8001df4:	3754      	adds	r7, #84	@ 0x54
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bc80      	pop	{r7}
 8001dfa:	4770      	bx	lr

08001dfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	691b      	ldr	r3, [r3, #16]
 8001e0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	68da      	ldr	r2, [r3, #12]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	430a      	orrs	r2, r1
 8001e18:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	689a      	ldr	r2, [r3, #8]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	691b      	ldr	r3, [r3, #16]
 8001e22:	431a      	orrs	r2, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	695b      	ldr	r3, [r3, #20]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001e36:	f023 030c 	bic.w	r3, r3, #12
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	6812      	ldr	r2, [r2, #0]
 8001e3e:	68b9      	ldr	r1, [r7, #8]
 8001e40:	430b      	orrs	r3, r1
 8001e42:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	695b      	ldr	r3, [r3, #20]
 8001e4a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	699a      	ldr	r2, [r3, #24]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	430a      	orrs	r2, r1
 8001e58:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a2c      	ldr	r2, [pc, #176]	@ (8001f10 <UART_SetConfig+0x114>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d103      	bne.n	8001e6c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001e64:	f7ff fb94 	bl	8001590 <HAL_RCC_GetPCLK2Freq>
 8001e68:	60f8      	str	r0, [r7, #12]
 8001e6a:	e002      	b.n	8001e72 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001e6c:	f7ff fb7c 	bl	8001568 <HAL_RCC_GetPCLK1Freq>
 8001e70:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	4613      	mov	r3, r2
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	4413      	add	r3, r2
 8001e7a:	009a      	lsls	r2, r3, #2
 8001e7c:	441a      	add	r2, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e88:	4a22      	ldr	r2, [pc, #136]	@ (8001f14 <UART_SetConfig+0x118>)
 8001e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e8e:	095b      	lsrs	r3, r3, #5
 8001e90:	0119      	lsls	r1, r3, #4
 8001e92:	68fa      	ldr	r2, [r7, #12]
 8001e94:	4613      	mov	r3, r2
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	4413      	add	r3, r2
 8001e9a:	009a      	lsls	r2, r3, #2
 8001e9c:	441a      	add	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ea8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f14 <UART_SetConfig+0x118>)
 8001eaa:	fba3 0302 	umull	r0, r3, r3, r2
 8001eae:	095b      	lsrs	r3, r3, #5
 8001eb0:	2064      	movs	r0, #100	@ 0x64
 8001eb2:	fb00 f303 	mul.w	r3, r0, r3
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	011b      	lsls	r3, r3, #4
 8001eba:	3332      	adds	r3, #50	@ 0x32
 8001ebc:	4a15      	ldr	r2, [pc, #84]	@ (8001f14 <UART_SetConfig+0x118>)
 8001ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec2:	095b      	lsrs	r3, r3, #5
 8001ec4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ec8:	4419      	add	r1, r3
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	4613      	mov	r3, r2
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	4413      	add	r3, r2
 8001ed2:	009a      	lsls	r2, r3, #2
 8001ed4:	441a      	add	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ee0:	4b0c      	ldr	r3, [pc, #48]	@ (8001f14 <UART_SetConfig+0x118>)
 8001ee2:	fba3 0302 	umull	r0, r3, r3, r2
 8001ee6:	095b      	lsrs	r3, r3, #5
 8001ee8:	2064      	movs	r0, #100	@ 0x64
 8001eea:	fb00 f303 	mul.w	r3, r0, r3
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	011b      	lsls	r3, r3, #4
 8001ef2:	3332      	adds	r3, #50	@ 0x32
 8001ef4:	4a07      	ldr	r2, [pc, #28]	@ (8001f14 <UART_SetConfig+0x118>)
 8001ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8001efa:	095b      	lsrs	r3, r3, #5
 8001efc:	f003 020f 	and.w	r2, r3, #15
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	440a      	add	r2, r1
 8001f06:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001f08:	bf00      	nop
 8001f0a:	3710      	adds	r7, #16
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	40013800 	.word	0x40013800
 8001f14:	51eb851f 	.word	0x51eb851f

08001f18 <__NVIC_SetPriority>:
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	6039      	str	r1, [r7, #0]
 8001f22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	db0a      	blt.n	8001f42 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	b2da      	uxtb	r2, r3
 8001f30:	490c      	ldr	r1, [pc, #48]	@ (8001f64 <__NVIC_SetPriority+0x4c>)
 8001f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f36:	0112      	lsls	r2, r2, #4
 8001f38:	b2d2      	uxtb	r2, r2
 8001f3a:	440b      	add	r3, r1
 8001f3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001f40:	e00a      	b.n	8001f58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	b2da      	uxtb	r2, r3
 8001f46:	4908      	ldr	r1, [pc, #32]	@ (8001f68 <__NVIC_SetPriority+0x50>)
 8001f48:	79fb      	ldrb	r3, [r7, #7]
 8001f4a:	f003 030f 	and.w	r3, r3, #15
 8001f4e:	3b04      	subs	r3, #4
 8001f50:	0112      	lsls	r2, r2, #4
 8001f52:	b2d2      	uxtb	r2, r2
 8001f54:	440b      	add	r3, r1
 8001f56:	761a      	strb	r2, [r3, #24]
}
 8001f58:	bf00      	nop
 8001f5a:	370c      	adds	r7, #12
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bc80      	pop	{r7}
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	e000e100 	.word	0xe000e100
 8001f68:	e000ed00 	.word	0xe000ed00

08001f6c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8001f70:	4b05      	ldr	r3, [pc, #20]	@ (8001f88 <SysTick_Handler+0x1c>)
 8001f72:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8001f74:	f002 f9e4 	bl	8004340 <xTaskGetSchedulerState>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d001      	beq.n	8001f82 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8001f7e:	f003 f88b 	bl	8005098 <xPortSysTickHandler>
  }
}
 8001f82:	bf00      	nop
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	e000e010 	.word	0xe000e010

08001f8c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8001f90:	2100      	movs	r1, #0
 8001f92:	f06f 0004 	mvn.w	r0, #4
 8001f96:	f7ff ffbf 	bl	8001f18 <__NVIC_SetPriority>
#endif
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
	...

08001fa0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001fa6:	f3ef 8305 	mrs	r3, IPSR
 8001faa:	603b      	str	r3, [r7, #0]
  return(result);
 8001fac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d003      	beq.n	8001fba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8001fb2:	f06f 0305 	mvn.w	r3, #5
 8001fb6:	607b      	str	r3, [r7, #4]
 8001fb8:	e00c      	b.n	8001fd4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001fba:	4b09      	ldr	r3, [pc, #36]	@ (8001fe0 <osKernelInitialize+0x40>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d105      	bne.n	8001fce <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001fc2:	4b07      	ldr	r3, [pc, #28]	@ (8001fe0 <osKernelInitialize+0x40>)
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	607b      	str	r3, [r7, #4]
 8001fcc:	e002      	b.n	8001fd4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8001fce:	f04f 33ff 	mov.w	r3, #4294967295
 8001fd2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001fd4:	687b      	ldr	r3, [r7, #4]
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bc80      	pop	{r7}
 8001fde:	4770      	bx	lr
 8001fe0:	20000124 	.word	0x20000124

08001fe4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001fea:	f3ef 8305 	mrs	r3, IPSR
 8001fee:	603b      	str	r3, [r7, #0]
  return(result);
 8001ff0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d003      	beq.n	8001ffe <osKernelStart+0x1a>
    stat = osErrorISR;
 8001ff6:	f06f 0305 	mvn.w	r3, #5
 8001ffa:	607b      	str	r3, [r7, #4]
 8001ffc:	e010      	b.n	8002020 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8001ffe:	4b0b      	ldr	r3, [pc, #44]	@ (800202c <osKernelStart+0x48>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d109      	bne.n	800201a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002006:	f7ff ffc1 	bl	8001f8c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800200a:	4b08      	ldr	r3, [pc, #32]	@ (800202c <osKernelStart+0x48>)
 800200c:	2202      	movs	r2, #2
 800200e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002010:	f001 fd36 	bl	8003a80 <vTaskStartScheduler>
      stat = osOK;
 8002014:	2300      	movs	r3, #0
 8002016:	607b      	str	r3, [r7, #4]
 8002018:	e002      	b.n	8002020 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800201a:	f04f 33ff 	mov.w	r3, #4294967295
 800201e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002020:	687b      	ldr	r3, [r7, #4]
}
 8002022:	4618      	mov	r0, r3
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	20000124 	.word	0x20000124

08002030 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002030:	b580      	push	{r7, lr}
 8002032:	b08e      	sub	sp, #56	@ 0x38
 8002034:	af04      	add	r7, sp, #16
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	60b9      	str	r1, [r7, #8]
 800203a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800203c:	2300      	movs	r3, #0
 800203e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002040:	f3ef 8305 	mrs	r3, IPSR
 8002044:	617b      	str	r3, [r7, #20]
  return(result);
 8002046:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002048:	2b00      	cmp	r3, #0
 800204a:	d17e      	bne.n	800214a <osThreadNew+0x11a>
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d07b      	beq.n	800214a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002052:	2380      	movs	r3, #128	@ 0x80
 8002054:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002056:	2318      	movs	r3, #24
 8002058:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800205a:	2300      	movs	r3, #0
 800205c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800205e:	f04f 33ff 	mov.w	r3, #4294967295
 8002062:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d045      	beq.n	80020f6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d002      	beq.n	8002078 <osThreadNew+0x48>
        name = attr->name;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d002      	beq.n	8002086 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	699b      	ldr	r3, [r3, #24]
 8002084:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d008      	beq.n	800209e <osThreadNew+0x6e>
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	2b38      	cmp	r3, #56	@ 0x38
 8002090:	d805      	bhi.n	800209e <osThreadNew+0x6e>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <osThreadNew+0x72>
        return (NULL);
 800209e:	2300      	movs	r3, #0
 80020a0:	e054      	b.n	800214c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	695b      	ldr	r3, [r3, #20]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d003      	beq.n	80020b2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	089b      	lsrs	r3, r3, #2
 80020b0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d00e      	beq.n	80020d8 <osThreadNew+0xa8>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	2ba7      	cmp	r3, #167	@ 0xa7
 80020c0:	d90a      	bls.n	80020d8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d006      	beq.n	80020d8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	695b      	ldr	r3, [r3, #20]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d002      	beq.n	80020d8 <osThreadNew+0xa8>
        mem = 1;
 80020d2:	2301      	movs	r3, #1
 80020d4:	61bb      	str	r3, [r7, #24]
 80020d6:	e010      	b.n	80020fa <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d10c      	bne.n	80020fa <osThreadNew+0xca>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d108      	bne.n	80020fa <osThreadNew+0xca>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	691b      	ldr	r3, [r3, #16]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d104      	bne.n	80020fa <osThreadNew+0xca>
          mem = 0;
 80020f0:	2300      	movs	r3, #0
 80020f2:	61bb      	str	r3, [r7, #24]
 80020f4:	e001      	b.n	80020fa <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80020f6:	2300      	movs	r3, #0
 80020f8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d110      	bne.n	8002122 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002108:	9202      	str	r2, [sp, #8]
 800210a:	9301      	str	r3, [sp, #4]
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	9300      	str	r3, [sp, #0]
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	6a3a      	ldr	r2, [r7, #32]
 8002114:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002116:	68f8      	ldr	r0, [r7, #12]
 8002118:	f001 fabe 	bl	8003698 <xTaskCreateStatic>
 800211c:	4603      	mov	r3, r0
 800211e:	613b      	str	r3, [r7, #16]
 8002120:	e013      	b.n	800214a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d110      	bne.n	800214a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002128:	6a3b      	ldr	r3, [r7, #32]
 800212a:	b29a      	uxth	r2, r3
 800212c:	f107 0310 	add.w	r3, r7, #16
 8002130:	9301      	str	r3, [sp, #4]
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	9300      	str	r3, [sp, #0]
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800213a:	68f8      	ldr	r0, [r7, #12]
 800213c:	f001 fb0c 	bl	8003758 <xTaskCreate>
 8002140:	4603      	mov	r3, r0
 8002142:	2b01      	cmp	r3, #1
 8002144:	d001      	beq.n	800214a <osThreadNew+0x11a>
            hTask = NULL;
 8002146:	2300      	movs	r3, #0
 8002148:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800214a:	693b      	ldr	r3, [r7, #16]
}
 800214c:	4618      	mov	r0, r3
 800214e:	3728      	adds	r7, #40	@ 0x28
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800215c:	f3ef 8305 	mrs	r3, IPSR
 8002160:	60bb      	str	r3, [r7, #8]
  return(result);
 8002162:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002164:	2b00      	cmp	r3, #0
 8002166:	d003      	beq.n	8002170 <osDelay+0x1c>
    stat = osErrorISR;
 8002168:	f06f 0305 	mvn.w	r3, #5
 800216c:	60fb      	str	r3, [r7, #12]
 800216e:	e007      	b.n	8002180 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002170:	2300      	movs	r3, #0
 8002172:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d002      	beq.n	8002180 <osDelay+0x2c>
      vTaskDelay(ticks);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f001 fc4a 	bl	8003a14 <vTaskDelay>
    }
  }

  return (stat);
 8002180:	68fb      	ldr	r3, [r7, #12]
}
 8002182:	4618      	mov	r0, r3
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800218a:	b580      	push	{r7, lr}
 800218c:	b08a      	sub	sp, #40	@ 0x28
 800218e:	af02      	add	r7, sp, #8
 8002190:	60f8      	str	r0, [r7, #12]
 8002192:	60b9      	str	r1, [r7, #8]
 8002194:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8002196:	2300      	movs	r3, #0
 8002198:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800219a:	f3ef 8305 	mrs	r3, IPSR
 800219e:	613b      	str	r3, [r7, #16]
  return(result);
 80021a0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d175      	bne.n	8002292 <osSemaphoreNew+0x108>
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d072      	beq.n	8002292 <osSemaphoreNew+0x108>
 80021ac:	68ba      	ldr	r2, [r7, #8]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d86e      	bhi.n	8002292 <osSemaphoreNew+0x108>
    mem = -1;
 80021b4:	f04f 33ff 	mov.w	r3, #4294967295
 80021b8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d015      	beq.n	80021ec <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d006      	beq.n	80021d6 <osSemaphoreNew+0x4c>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	2b4f      	cmp	r3, #79	@ 0x4f
 80021ce:	d902      	bls.n	80021d6 <osSemaphoreNew+0x4c>
        mem = 1;
 80021d0:	2301      	movs	r3, #1
 80021d2:	61bb      	str	r3, [r7, #24]
 80021d4:	e00c      	b.n	80021f0 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d108      	bne.n	80021f0 <osSemaphoreNew+0x66>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d104      	bne.n	80021f0 <osSemaphoreNew+0x66>
          mem = 0;
 80021e6:	2300      	movs	r3, #0
 80021e8:	61bb      	str	r3, [r7, #24]
 80021ea:	e001      	b.n	80021f0 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80021ec:	2300      	movs	r3, #0
 80021ee:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021f6:	d04c      	beq.n	8002292 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d128      	bne.n	8002250 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80021fe:	69bb      	ldr	r3, [r7, #24]
 8002200:	2b01      	cmp	r3, #1
 8002202:	d10a      	bne.n	800221a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	2203      	movs	r2, #3
 800220a:	9200      	str	r2, [sp, #0]
 800220c:	2200      	movs	r2, #0
 800220e:	2100      	movs	r1, #0
 8002210:	2001      	movs	r0, #1
 8002212:	f000 fa45 	bl	80026a0 <xQueueGenericCreateStatic>
 8002216:	61f8      	str	r0, [r7, #28]
 8002218:	e005      	b.n	8002226 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800221a:	2203      	movs	r2, #3
 800221c:	2100      	movs	r1, #0
 800221e:	2001      	movs	r0, #1
 8002220:	f000 fabb 	bl	800279a <xQueueGenericCreate>
 8002224:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d022      	beq.n	8002272 <osSemaphoreNew+0xe8>
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d01f      	beq.n	8002272 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8002232:	2300      	movs	r3, #0
 8002234:	2200      	movs	r2, #0
 8002236:	2100      	movs	r1, #0
 8002238:	69f8      	ldr	r0, [r7, #28]
 800223a:	f000 fb7b 	bl	8002934 <xQueueGenericSend>
 800223e:	4603      	mov	r3, r0
 8002240:	2b01      	cmp	r3, #1
 8002242:	d016      	beq.n	8002272 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8002244:	69f8      	ldr	r0, [r7, #28]
 8002246:	f001 f856 	bl	80032f6 <vQueueDelete>
            hSemaphore = NULL;
 800224a:	2300      	movs	r3, #0
 800224c:	61fb      	str	r3, [r7, #28]
 800224e:	e010      	b.n	8002272 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	2b01      	cmp	r3, #1
 8002254:	d108      	bne.n	8002268 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	461a      	mov	r2, r3
 800225c:	68b9      	ldr	r1, [r7, #8]
 800225e:	68f8      	ldr	r0, [r7, #12]
 8002260:	f000 faf9 	bl	8002856 <xQueueCreateCountingSemaphoreStatic>
 8002264:	61f8      	str	r0, [r7, #28]
 8002266:	e004      	b.n	8002272 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8002268:	68b9      	ldr	r1, [r7, #8]
 800226a:	68f8      	ldr	r0, [r7, #12]
 800226c:	f000 fb2c 	bl	80028c8 <xQueueCreateCountingSemaphore>
 8002270:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d00c      	beq.n	8002292 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d003      	beq.n	8002286 <osSemaphoreNew+0xfc>
          name = attr->name;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	617b      	str	r3, [r7, #20]
 8002284:	e001      	b.n	800228a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8002286:	2300      	movs	r3, #0
 8002288:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800228a:	6979      	ldr	r1, [r7, #20]
 800228c:	69f8      	ldr	r0, [r7, #28]
 800228e:	f001 f97d 	bl	800358c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8002292:	69fb      	ldr	r3, [r7, #28]
}
 8002294:	4618      	mov	r0, r3
 8002296:	3720      	adds	r7, #32
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80022aa:	2300      	movs	r3, #0
 80022ac:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d103      	bne.n	80022bc <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80022b4:	f06f 0303 	mvn.w	r3, #3
 80022b8:	617b      	str	r3, [r7, #20]
 80022ba:	e039      	b.n	8002330 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80022bc:	f3ef 8305 	mrs	r3, IPSR
 80022c0:	60fb      	str	r3, [r7, #12]
  return(result);
 80022c2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d022      	beq.n	800230e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d003      	beq.n	80022d6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80022ce:	f06f 0303 	mvn.w	r3, #3
 80022d2:	617b      	str	r3, [r7, #20]
 80022d4:	e02c      	b.n	8002330 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80022d6:	2300      	movs	r3, #0
 80022d8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80022da:	f107 0308 	add.w	r3, r7, #8
 80022de:	461a      	mov	r2, r3
 80022e0:	2100      	movs	r1, #0
 80022e2:	6938      	ldr	r0, [r7, #16]
 80022e4:	f000 ff48 	bl	8003178 <xQueueReceiveFromISR>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d003      	beq.n	80022f6 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80022ee:	f06f 0302 	mvn.w	r3, #2
 80022f2:	617b      	str	r3, [r7, #20]
 80022f4:	e01c      	b.n	8002330 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d019      	beq.n	8002330 <osSemaphoreAcquire+0x94>
 80022fc:	4b0f      	ldr	r3, [pc, #60]	@ (800233c <osSemaphoreAcquire+0xa0>)
 80022fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	f3bf 8f4f 	dsb	sy
 8002308:	f3bf 8f6f 	isb	sy
 800230c:	e010      	b.n	8002330 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800230e:	6839      	ldr	r1, [r7, #0]
 8002310:	6938      	ldr	r0, [r7, #16]
 8002312:	f000 fe21 	bl	8002f58 <xQueueSemaphoreTake>
 8002316:	4603      	mov	r3, r0
 8002318:	2b01      	cmp	r3, #1
 800231a:	d009      	beq.n	8002330 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d003      	beq.n	800232a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8002322:	f06f 0301 	mvn.w	r3, #1
 8002326:	617b      	str	r3, [r7, #20]
 8002328:	e002      	b.n	8002330 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800232a:	f06f 0302 	mvn.w	r3, #2
 800232e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8002330:	697b      	ldr	r3, [r7, #20]
}
 8002332:	4618      	mov	r0, r3
 8002334:	3718      	adds	r7, #24
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	e000ed04 	.word	0xe000ed04

08002340 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8002340:	b580      	push	{r7, lr}
 8002342:	b086      	sub	sp, #24
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800234c:	2300      	movs	r3, #0
 800234e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d103      	bne.n	800235e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8002356:	f06f 0303 	mvn.w	r3, #3
 800235a:	617b      	str	r3, [r7, #20]
 800235c:	e02c      	b.n	80023b8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800235e:	f3ef 8305 	mrs	r3, IPSR
 8002362:	60fb      	str	r3, [r7, #12]
  return(result);
 8002364:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8002366:	2b00      	cmp	r3, #0
 8002368:	d01a      	beq.n	80023a0 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800236a:	2300      	movs	r3, #0
 800236c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800236e:	f107 0308 	add.w	r3, r7, #8
 8002372:	4619      	mov	r1, r3
 8002374:	6938      	ldr	r0, [r7, #16]
 8002376:	f000 fc7d 	bl	8002c74 <xQueueGiveFromISR>
 800237a:	4603      	mov	r3, r0
 800237c:	2b01      	cmp	r3, #1
 800237e:	d003      	beq.n	8002388 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8002380:	f06f 0302 	mvn.w	r3, #2
 8002384:	617b      	str	r3, [r7, #20]
 8002386:	e017      	b.n	80023b8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d014      	beq.n	80023b8 <osSemaphoreRelease+0x78>
 800238e:	4b0d      	ldr	r3, [pc, #52]	@ (80023c4 <osSemaphoreRelease+0x84>)
 8002390:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002394:	601a      	str	r2, [r3, #0]
 8002396:	f3bf 8f4f 	dsb	sy
 800239a:	f3bf 8f6f 	isb	sy
 800239e:	e00b      	b.n	80023b8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80023a0:	2300      	movs	r3, #0
 80023a2:	2200      	movs	r2, #0
 80023a4:	2100      	movs	r1, #0
 80023a6:	6938      	ldr	r0, [r7, #16]
 80023a8:	f000 fac4 	bl	8002934 <xQueueGenericSend>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d002      	beq.n	80023b8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80023b2:	f06f 0302 	mvn.w	r3, #2
 80023b6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80023b8:	697b      	ldr	r3, [r7, #20]
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3718      	adds	r7, #24
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	e000ed04 	.word	0xe000ed04

080023c8 <osSemaphoreGetCount>:

uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id) {
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b086      	sub	sp, #24
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	613b      	str	r3, [r7, #16]
  uint32_t count;

  if (hSemaphore == NULL) {
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d102      	bne.n	80023e0 <osSemaphoreGetCount+0x18>
    count = 0U;
 80023da:	2300      	movs	r3, #0
 80023dc:	617b      	str	r3, [r7, #20]
 80023de:	e00e      	b.n	80023fe <osSemaphoreGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80023e0:	f3ef 8305 	mrs	r3, IPSR
 80023e4:	60fb      	str	r3, [r7, #12]
  return(result);
 80023e6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d004      	beq.n	80023f6 <osSemaphoreGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hSemaphore);
 80023ec:	6938      	ldr	r0, [r7, #16]
 80023ee:	f000 ff64 	bl	80032ba <uxQueueMessagesWaitingFromISR>
 80023f2:	6178      	str	r0, [r7, #20]
 80023f4:	e003      	b.n	80023fe <osSemaphoreGetCount+0x36>
  } else {
    count = (uint32_t)uxSemaphoreGetCount (hSemaphore);
 80023f6:	6938      	ldr	r0, [r7, #16]
 80023f8:	f000 ff40 	bl	800327c <uxQueueMessagesWaiting>
 80023fc:	6178      	str	r0, [r7, #20]
  }

  return (count);
 80023fe:	697b      	ldr	r3, [r7, #20]
}
 8002400:	4618      	mov	r0, r3
 8002402:	3718      	adds	r7, #24
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002408:	b480      	push	{r7}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	60f8      	str	r0, [r7, #12]
 8002410:	60b9      	str	r1, [r7, #8]
 8002412:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	4a06      	ldr	r2, [pc, #24]	@ (8002430 <vApplicationGetIdleTaskMemory+0x28>)
 8002418:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	4a05      	ldr	r2, [pc, #20]	@ (8002434 <vApplicationGetIdleTaskMemory+0x2c>)
 800241e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2280      	movs	r2, #128	@ 0x80
 8002424:	601a      	str	r2, [r3, #0]
}
 8002426:	bf00      	nop
 8002428:	3714      	adds	r7, #20
 800242a:	46bd      	mov	sp, r7
 800242c:	bc80      	pop	{r7}
 800242e:	4770      	bx	lr
 8002430:	20000128 	.word	0x20000128
 8002434:	200001d0 	.word	0x200001d0

08002438 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	60b9      	str	r1, [r7, #8]
 8002442:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	4a07      	ldr	r2, [pc, #28]	@ (8002464 <vApplicationGetTimerTaskMemory+0x2c>)
 8002448:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	4a06      	ldr	r2, [pc, #24]	@ (8002468 <vApplicationGetTimerTaskMemory+0x30>)
 800244e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002456:	601a      	str	r2, [r3, #0]
}
 8002458:	bf00      	nop
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	bc80      	pop	{r7}
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	200003d0 	.word	0x200003d0
 8002468:	20000478 	.word	0x20000478

0800246c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f103 0208 	add.w	r2, r3, #8
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f04f 32ff 	mov.w	r2, #4294967295
 8002484:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f103 0208 	add.w	r2, r3, #8
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f103 0208 	add.w	r2, r3, #8
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bc80      	pop	{r7}
 80024a8:	4770      	bx	lr

080024aa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80024aa:	b480      	push	{r7}
 80024ac:	b083      	sub	sp, #12
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	bc80      	pop	{r7}
 80024c0:	4770      	bx	lr

080024c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80024c2:	b480      	push	{r7}
 80024c4:	b085      	sub	sp, #20
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
 80024ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	68fa      	ldr	r2, [r7, #12]
 80024d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	689a      	ldr	r2, [r3, #8]
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	683a      	ldr	r2, [r7, #0]
 80024e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	1c5a      	adds	r2, r3, #1
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	601a      	str	r2, [r3, #0]
}
 80024fe:	bf00      	nop
 8002500:	3714      	adds	r7, #20
 8002502:	46bd      	mov	sp, r7
 8002504:	bc80      	pop	{r7}
 8002506:	4770      	bx	lr

08002508 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800251e:	d103      	bne.n	8002528 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	e00c      	b.n	8002542 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3308      	adds	r3, #8
 800252c:	60fb      	str	r3, [r7, #12]
 800252e:	e002      	b.n	8002536 <vListInsert+0x2e>
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	68ba      	ldr	r2, [r7, #8]
 800253e:	429a      	cmp	r2, r3
 8002540:	d2f6      	bcs.n	8002530 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	685a      	ldr	r2, [r3, #4]
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	683a      	ldr	r2, [r7, #0]
 8002550:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	68fa      	ldr	r2, [r7, #12]
 8002556:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	683a      	ldr	r2, [r7, #0]
 800255c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	1c5a      	adds	r2, r3, #1
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	601a      	str	r2, [r3, #0]
}
 800256e:	bf00      	nop
 8002570:	3714      	adds	r7, #20
 8002572:	46bd      	mov	sp, r7
 8002574:	bc80      	pop	{r7}
 8002576:	4770      	bx	lr

08002578 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002578:	b480      	push	{r7}
 800257a:	b085      	sub	sp, #20
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	691b      	ldr	r3, [r3, #16]
 8002584:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	6892      	ldr	r2, [r2, #8]
 800258e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	6852      	ldr	r2, [r2, #4]
 8002598:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d103      	bne.n	80025ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689a      	ldr	r2, [r3, #8]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	1e5a      	subs	r2, r3, #1
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3714      	adds	r7, #20
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bc80      	pop	{r7}
 80025c8:	4770      	bx	lr
	...

080025cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d10b      	bne.n	80025f8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80025e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025e4:	f383 8811 	msr	BASEPRI, r3
 80025e8:	f3bf 8f6f 	isb	sy
 80025ec:	f3bf 8f4f 	dsb	sy
 80025f0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80025f2:	bf00      	nop
 80025f4:	bf00      	nop
 80025f6:	e7fd      	b.n	80025f4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80025f8:	f002 fcd0 	bl	8004f9c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002604:	68f9      	ldr	r1, [r7, #12]
 8002606:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002608:	fb01 f303 	mul.w	r3, r1, r3
 800260c:	441a      	add	r2, r3
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002628:	3b01      	subs	r3, #1
 800262a:	68f9      	ldr	r1, [r7, #12]
 800262c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800262e:	fb01 f303 	mul.w	r3, r1, r3
 8002632:	441a      	add	r2, r3
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	22ff      	movs	r2, #255	@ 0xff
 800263c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	22ff      	movs	r2, #255	@ 0xff
 8002644:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d114      	bne.n	8002678 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d01a      	beq.n	800268c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	3310      	adds	r3, #16
 800265a:	4618      	mov	r0, r3
 800265c:	f001 fcaa 	bl	8003fb4 <xTaskRemoveFromEventList>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d012      	beq.n	800268c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002666:	4b0d      	ldr	r3, [pc, #52]	@ (800269c <xQueueGenericReset+0xd0>)
 8002668:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800266c:	601a      	str	r2, [r3, #0]
 800266e:	f3bf 8f4f 	dsb	sy
 8002672:	f3bf 8f6f 	isb	sy
 8002676:	e009      	b.n	800268c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	3310      	adds	r3, #16
 800267c:	4618      	mov	r0, r3
 800267e:	f7ff fef5 	bl	800246c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	3324      	adds	r3, #36	@ 0x24
 8002686:	4618      	mov	r0, r3
 8002688:	f7ff fef0 	bl	800246c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800268c:	f002 fcb6 	bl	8004ffc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002690:	2301      	movs	r3, #1
}
 8002692:	4618      	mov	r0, r3
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	e000ed04 	.word	0xe000ed04

080026a0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b08e      	sub	sp, #56	@ 0x38
 80026a4:	af02      	add	r7, sp, #8
 80026a6:	60f8      	str	r0, [r7, #12]
 80026a8:	60b9      	str	r1, [r7, #8]
 80026aa:	607a      	str	r2, [r7, #4]
 80026ac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d10b      	bne.n	80026cc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80026b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026b8:	f383 8811 	msr	BASEPRI, r3
 80026bc:	f3bf 8f6f 	isb	sy
 80026c0:	f3bf 8f4f 	dsb	sy
 80026c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80026c6:	bf00      	nop
 80026c8:	bf00      	nop
 80026ca:	e7fd      	b.n	80026c8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d10b      	bne.n	80026ea <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80026d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026d6:	f383 8811 	msr	BASEPRI, r3
 80026da:	f3bf 8f6f 	isb	sy
 80026de:	f3bf 8f4f 	dsb	sy
 80026e2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80026e4:	bf00      	nop
 80026e6:	bf00      	nop
 80026e8:	e7fd      	b.n	80026e6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d002      	beq.n	80026f6 <xQueueGenericCreateStatic+0x56>
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <xQueueGenericCreateStatic+0x5a>
 80026f6:	2301      	movs	r3, #1
 80026f8:	e000      	b.n	80026fc <xQueueGenericCreateStatic+0x5c>
 80026fa:	2300      	movs	r3, #0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d10b      	bne.n	8002718 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002704:	f383 8811 	msr	BASEPRI, r3
 8002708:	f3bf 8f6f 	isb	sy
 800270c:	f3bf 8f4f 	dsb	sy
 8002710:	623b      	str	r3, [r7, #32]
}
 8002712:	bf00      	nop
 8002714:	bf00      	nop
 8002716:	e7fd      	b.n	8002714 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d102      	bne.n	8002724 <xQueueGenericCreateStatic+0x84>
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d101      	bne.n	8002728 <xQueueGenericCreateStatic+0x88>
 8002724:	2301      	movs	r3, #1
 8002726:	e000      	b.n	800272a <xQueueGenericCreateStatic+0x8a>
 8002728:	2300      	movs	r3, #0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10b      	bne.n	8002746 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800272e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002732:	f383 8811 	msr	BASEPRI, r3
 8002736:	f3bf 8f6f 	isb	sy
 800273a:	f3bf 8f4f 	dsb	sy
 800273e:	61fb      	str	r3, [r7, #28]
}
 8002740:	bf00      	nop
 8002742:	bf00      	nop
 8002744:	e7fd      	b.n	8002742 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002746:	2350      	movs	r3, #80	@ 0x50
 8002748:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	2b50      	cmp	r3, #80	@ 0x50
 800274e:	d00b      	beq.n	8002768 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002754:	f383 8811 	msr	BASEPRI, r3
 8002758:	f3bf 8f6f 	isb	sy
 800275c:	f3bf 8f4f 	dsb	sy
 8002760:	61bb      	str	r3, [r7, #24]
}
 8002762:	bf00      	nop
 8002764:	bf00      	nop
 8002766:	e7fd      	b.n	8002764 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002768:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800276e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002770:	2b00      	cmp	r3, #0
 8002772:	d00d      	beq.n	8002790 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002776:	2201      	movs	r2, #1
 8002778:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800277c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002782:	9300      	str	r3, [sp, #0]
 8002784:	4613      	mov	r3, r2
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	68b9      	ldr	r1, [r7, #8]
 800278a:	68f8      	ldr	r0, [r7, #12]
 800278c:	f000 f840 	bl	8002810 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002792:	4618      	mov	r0, r3
 8002794:	3730      	adds	r7, #48	@ 0x30
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800279a:	b580      	push	{r7, lr}
 800279c:	b08a      	sub	sp, #40	@ 0x28
 800279e:	af02      	add	r7, sp, #8
 80027a0:	60f8      	str	r0, [r7, #12]
 80027a2:	60b9      	str	r1, [r7, #8]
 80027a4:	4613      	mov	r3, r2
 80027a6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d10b      	bne.n	80027c6 <xQueueGenericCreate+0x2c>
	__asm volatile
 80027ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027b2:	f383 8811 	msr	BASEPRI, r3
 80027b6:	f3bf 8f6f 	isb	sy
 80027ba:	f3bf 8f4f 	dsb	sy
 80027be:	613b      	str	r3, [r7, #16]
}
 80027c0:	bf00      	nop
 80027c2:	bf00      	nop
 80027c4:	e7fd      	b.n	80027c2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	68ba      	ldr	r2, [r7, #8]
 80027ca:	fb02 f303 	mul.w	r3, r2, r3
 80027ce:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	3350      	adds	r3, #80	@ 0x50
 80027d4:	4618      	mov	r0, r3
 80027d6:	f002 fce3 	bl	80051a0 <pvPortMalloc>
 80027da:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d011      	beq.n	8002806 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	3350      	adds	r3, #80	@ 0x50
 80027ea:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	2200      	movs	r2, #0
 80027f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80027f4:	79fa      	ldrb	r2, [r7, #7]
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	9300      	str	r3, [sp, #0]
 80027fa:	4613      	mov	r3, r2
 80027fc:	697a      	ldr	r2, [r7, #20]
 80027fe:	68b9      	ldr	r1, [r7, #8]
 8002800:	68f8      	ldr	r0, [r7, #12]
 8002802:	f000 f805 	bl	8002810 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002806:	69bb      	ldr	r3, [r7, #24]
	}
 8002808:	4618      	mov	r0, r3
 800280a:	3720      	adds	r7, #32
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
 800281c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d103      	bne.n	800282c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	69ba      	ldr	r2, [r7, #24]
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	e002      	b.n	8002832 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	68fa      	ldr	r2, [r7, #12]
 8002836:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	68ba      	ldr	r2, [r7, #8]
 800283c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800283e:	2101      	movs	r1, #1
 8002840:	69b8      	ldr	r0, [r7, #24]
 8002842:	f7ff fec3 	bl	80025cc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	78fa      	ldrb	r2, [r7, #3]
 800284a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800284e:	bf00      	nop
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8002856:	b580      	push	{r7, lr}
 8002858:	b08a      	sub	sp, #40	@ 0x28
 800285a:	af02      	add	r7, sp, #8
 800285c:	60f8      	str	r0, [r7, #12]
 800285e:	60b9      	str	r1, [r7, #8]
 8002860:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d10b      	bne.n	8002880 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8002868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800286c:	f383 8811 	msr	BASEPRI, r3
 8002870:	f3bf 8f6f 	isb	sy
 8002874:	f3bf 8f4f 	dsb	sy
 8002878:	61bb      	str	r3, [r7, #24]
}
 800287a:	bf00      	nop
 800287c:	bf00      	nop
 800287e:	e7fd      	b.n	800287c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8002880:	68ba      	ldr	r2, [r7, #8]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	429a      	cmp	r2, r3
 8002886:	d90b      	bls.n	80028a0 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8002888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800288c:	f383 8811 	msr	BASEPRI, r3
 8002890:	f3bf 8f6f 	isb	sy
 8002894:	f3bf 8f4f 	dsb	sy
 8002898:	617b      	str	r3, [r7, #20]
}
 800289a:	bf00      	nop
 800289c:	bf00      	nop
 800289e:	e7fd      	b.n	800289c <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80028a0:	2302      	movs	r3, #2
 80028a2:	9300      	str	r3, [sp, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	2100      	movs	r1, #0
 80028aa:	68f8      	ldr	r0, [r7, #12]
 80028ac:	f7ff fef8 	bl	80026a0 <xQueueGenericCreateStatic>
 80028b0:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d002      	beq.n	80028be <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	68ba      	ldr	r2, [r7, #8]
 80028bc:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80028be:	69fb      	ldr	r3, [r7, #28]
	}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3720      	adds	r7, #32
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b086      	sub	sp, #24
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d10b      	bne.n	80028f0 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80028d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028dc:	f383 8811 	msr	BASEPRI, r3
 80028e0:	f3bf 8f6f 	isb	sy
 80028e4:	f3bf 8f4f 	dsb	sy
 80028e8:	613b      	str	r3, [r7, #16]
}
 80028ea:	bf00      	nop
 80028ec:	bf00      	nop
 80028ee:	e7fd      	b.n	80028ec <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80028f0:	683a      	ldr	r2, [r7, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d90b      	bls.n	8002910 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80028f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028fc:	f383 8811 	msr	BASEPRI, r3
 8002900:	f3bf 8f6f 	isb	sy
 8002904:	f3bf 8f4f 	dsb	sy
 8002908:	60fb      	str	r3, [r7, #12]
}
 800290a:	bf00      	nop
 800290c:	bf00      	nop
 800290e:	e7fd      	b.n	800290c <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8002910:	2202      	movs	r2, #2
 8002912:	2100      	movs	r1, #0
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f7ff ff40 	bl	800279a <xQueueGenericCreate>
 800291a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d002      	beq.n	8002928 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	683a      	ldr	r2, [r7, #0]
 8002926:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8002928:	697b      	ldr	r3, [r7, #20]
	}
 800292a:	4618      	mov	r0, r3
 800292c:	3718      	adds	r7, #24
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
	...

08002934 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b08e      	sub	sp, #56	@ 0x38
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	607a      	str	r2, [r7, #4]
 8002940:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002942:	2300      	movs	r3, #0
 8002944:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800294a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10b      	bne.n	8002968 <xQueueGenericSend+0x34>
	__asm volatile
 8002950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002954:	f383 8811 	msr	BASEPRI, r3
 8002958:	f3bf 8f6f 	isb	sy
 800295c:	f3bf 8f4f 	dsb	sy
 8002960:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002962:	bf00      	nop
 8002964:	bf00      	nop
 8002966:	e7fd      	b.n	8002964 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d103      	bne.n	8002976 <xQueueGenericSend+0x42>
 800296e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <xQueueGenericSend+0x46>
 8002976:	2301      	movs	r3, #1
 8002978:	e000      	b.n	800297c <xQueueGenericSend+0x48>
 800297a:	2300      	movs	r3, #0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d10b      	bne.n	8002998 <xQueueGenericSend+0x64>
	__asm volatile
 8002980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002984:	f383 8811 	msr	BASEPRI, r3
 8002988:	f3bf 8f6f 	isb	sy
 800298c:	f3bf 8f4f 	dsb	sy
 8002990:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002992:	bf00      	nop
 8002994:	bf00      	nop
 8002996:	e7fd      	b.n	8002994 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	2b02      	cmp	r3, #2
 800299c:	d103      	bne.n	80029a6 <xQueueGenericSend+0x72>
 800299e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d101      	bne.n	80029aa <xQueueGenericSend+0x76>
 80029a6:	2301      	movs	r3, #1
 80029a8:	e000      	b.n	80029ac <xQueueGenericSend+0x78>
 80029aa:	2300      	movs	r3, #0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d10b      	bne.n	80029c8 <xQueueGenericSend+0x94>
	__asm volatile
 80029b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029b4:	f383 8811 	msr	BASEPRI, r3
 80029b8:	f3bf 8f6f 	isb	sy
 80029bc:	f3bf 8f4f 	dsb	sy
 80029c0:	623b      	str	r3, [r7, #32]
}
 80029c2:	bf00      	nop
 80029c4:	bf00      	nop
 80029c6:	e7fd      	b.n	80029c4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80029c8:	f001 fcba 	bl	8004340 <xTaskGetSchedulerState>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d102      	bne.n	80029d8 <xQueueGenericSend+0xa4>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d101      	bne.n	80029dc <xQueueGenericSend+0xa8>
 80029d8:	2301      	movs	r3, #1
 80029da:	e000      	b.n	80029de <xQueueGenericSend+0xaa>
 80029dc:	2300      	movs	r3, #0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d10b      	bne.n	80029fa <xQueueGenericSend+0xc6>
	__asm volatile
 80029e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029e6:	f383 8811 	msr	BASEPRI, r3
 80029ea:	f3bf 8f6f 	isb	sy
 80029ee:	f3bf 8f4f 	dsb	sy
 80029f2:	61fb      	str	r3, [r7, #28]
}
 80029f4:	bf00      	nop
 80029f6:	bf00      	nop
 80029f8:	e7fd      	b.n	80029f6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80029fa:	f002 facf 	bl	8004f9c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80029fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d302      	bcc.n	8002a10 <xQueueGenericSend+0xdc>
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d129      	bne.n	8002a64 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002a10:	683a      	ldr	r2, [r7, #0]
 8002a12:	68b9      	ldr	r1, [r7, #8]
 8002a14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002a16:	f000 fca9 	bl	800336c <prvCopyDataToQueue>
 8002a1a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d010      	beq.n	8002a46 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a26:	3324      	adds	r3, #36	@ 0x24
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f001 fac3 	bl	8003fb4 <xTaskRemoveFromEventList>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d013      	beq.n	8002a5c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002a34:	4b3f      	ldr	r3, [pc, #252]	@ (8002b34 <xQueueGenericSend+0x200>)
 8002a36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	f3bf 8f4f 	dsb	sy
 8002a40:	f3bf 8f6f 	isb	sy
 8002a44:	e00a      	b.n	8002a5c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d007      	beq.n	8002a5c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002a4c:	4b39      	ldr	r3, [pc, #228]	@ (8002b34 <xQueueGenericSend+0x200>)
 8002a4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	f3bf 8f4f 	dsb	sy
 8002a58:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002a5c:	f002 face 	bl	8004ffc <vPortExitCritical>
				return pdPASS;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e063      	b.n	8002b2c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d103      	bne.n	8002a72 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002a6a:	f002 fac7 	bl	8004ffc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	e05c      	b.n	8002b2c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002a72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d106      	bne.n	8002a86 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002a78:	f107 0314 	add.w	r3, r7, #20
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f001 fafd 	bl	800407c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002a82:	2301      	movs	r3, #1
 8002a84:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002a86:	f002 fab9 	bl	8004ffc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002a8a:	f001 f869 	bl	8003b60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002a8e:	f002 fa85 	bl	8004f9c <vPortEnterCritical>
 8002a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002a98:	b25b      	sxtb	r3, r3
 8002a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a9e:	d103      	bne.n	8002aa8 <xQueueGenericSend+0x174>
 8002aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002aaa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002aae:	b25b      	sxtb	r3, r3
 8002ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ab4:	d103      	bne.n	8002abe <xQueueGenericSend+0x18a>
 8002ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002abe:	f002 fa9d 	bl	8004ffc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002ac2:	1d3a      	adds	r2, r7, #4
 8002ac4:	f107 0314 	add.w	r3, r7, #20
 8002ac8:	4611      	mov	r1, r2
 8002aca:	4618      	mov	r0, r3
 8002acc:	f001 faec 	bl	80040a8 <xTaskCheckForTimeOut>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d124      	bne.n	8002b20 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002ad6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002ad8:	f000 fd40 	bl	800355c <prvIsQueueFull>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d018      	beq.n	8002b14 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ae4:	3310      	adds	r3, #16
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	4611      	mov	r1, r2
 8002aea:	4618      	mov	r0, r3
 8002aec:	f001 fa10 	bl	8003f10 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002af0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002af2:	f000 fccb 	bl	800348c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002af6:	f001 f841 	bl	8003b7c <xTaskResumeAll>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f47f af7c 	bne.w	80029fa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002b02:	4b0c      	ldr	r3, [pc, #48]	@ (8002b34 <xQueueGenericSend+0x200>)
 8002b04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b08:	601a      	str	r2, [r3, #0]
 8002b0a:	f3bf 8f4f 	dsb	sy
 8002b0e:	f3bf 8f6f 	isb	sy
 8002b12:	e772      	b.n	80029fa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002b14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002b16:	f000 fcb9 	bl	800348c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002b1a:	f001 f82f 	bl	8003b7c <xTaskResumeAll>
 8002b1e:	e76c      	b.n	80029fa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002b20:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002b22:	f000 fcb3 	bl	800348c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002b26:	f001 f829 	bl	8003b7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002b2a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3738      	adds	r7, #56	@ 0x38
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	e000ed04 	.word	0xe000ed04

08002b38 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b090      	sub	sp, #64	@ 0x40
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	60b9      	str	r1, [r7, #8]
 8002b42:	607a      	str	r2, [r7, #4]
 8002b44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d10b      	bne.n	8002b68 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b54:	f383 8811 	msr	BASEPRI, r3
 8002b58:	f3bf 8f6f 	isb	sy
 8002b5c:	f3bf 8f4f 	dsb	sy
 8002b60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002b62:	bf00      	nop
 8002b64:	bf00      	nop
 8002b66:	e7fd      	b.n	8002b64 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d103      	bne.n	8002b76 <xQueueGenericSendFromISR+0x3e>
 8002b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d101      	bne.n	8002b7a <xQueueGenericSendFromISR+0x42>
 8002b76:	2301      	movs	r3, #1
 8002b78:	e000      	b.n	8002b7c <xQueueGenericSendFromISR+0x44>
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d10b      	bne.n	8002b98 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b84:	f383 8811 	msr	BASEPRI, r3
 8002b88:	f3bf 8f6f 	isb	sy
 8002b8c:	f3bf 8f4f 	dsb	sy
 8002b90:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002b92:	bf00      	nop
 8002b94:	bf00      	nop
 8002b96:	e7fd      	b.n	8002b94 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d103      	bne.n	8002ba6 <xQueueGenericSendFromISR+0x6e>
 8002b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d101      	bne.n	8002baa <xQueueGenericSendFromISR+0x72>
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e000      	b.n	8002bac <xQueueGenericSendFromISR+0x74>
 8002baa:	2300      	movs	r3, #0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d10b      	bne.n	8002bc8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bb4:	f383 8811 	msr	BASEPRI, r3
 8002bb8:	f3bf 8f6f 	isb	sy
 8002bbc:	f3bf 8f4f 	dsb	sy
 8002bc0:	623b      	str	r3, [r7, #32]
}
 8002bc2:	bf00      	nop
 8002bc4:	bf00      	nop
 8002bc6:	e7fd      	b.n	8002bc4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002bc8:	f002 faaa 	bl	8005120 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002bcc:	f3ef 8211 	mrs	r2, BASEPRI
 8002bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bd4:	f383 8811 	msr	BASEPRI, r3
 8002bd8:	f3bf 8f6f 	isb	sy
 8002bdc:	f3bf 8f4f 	dsb	sy
 8002be0:	61fa      	str	r2, [r7, #28]
 8002be2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002be4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002be6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002be8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d302      	bcc.n	8002bfa <xQueueGenericSendFromISR+0xc2>
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d12f      	bne.n	8002c5a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bfc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002c00:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002c04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002c0a:	683a      	ldr	r2, [r7, #0]
 8002c0c:	68b9      	ldr	r1, [r7, #8]
 8002c0e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002c10:	f000 fbac 	bl	800336c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002c14:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c1c:	d112      	bne.n	8002c44 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d016      	beq.n	8002c54 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c28:	3324      	adds	r3, #36	@ 0x24
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f001 f9c2 	bl	8003fb4 <xTaskRemoveFromEventList>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d00e      	beq.n	8002c54 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d00b      	beq.n	8002c54 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2201      	movs	r2, #1
 8002c40:	601a      	str	r2, [r3, #0]
 8002c42:	e007      	b.n	8002c54 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002c44:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002c48:	3301      	adds	r3, #1
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	b25a      	sxtb	r2, r3
 8002c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002c54:	2301      	movs	r3, #1
 8002c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002c58:	e001      	b.n	8002c5e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c60:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002c68:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002c6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3740      	adds	r7, #64	@ 0x40
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b08e      	sub	sp, #56	@ 0x38
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8002c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d10b      	bne.n	8002ca0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8002c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c8c:	f383 8811 	msr	BASEPRI, r3
 8002c90:	f3bf 8f6f 	isb	sy
 8002c94:	f3bf 8f4f 	dsb	sy
 8002c98:	623b      	str	r3, [r7, #32]
}
 8002c9a:	bf00      	nop
 8002c9c:	bf00      	nop
 8002c9e:	e7fd      	b.n	8002c9c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d00b      	beq.n	8002cc0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8002ca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cac:	f383 8811 	msr	BASEPRI, r3
 8002cb0:	f3bf 8f6f 	isb	sy
 8002cb4:	f3bf 8f4f 	dsb	sy
 8002cb8:	61fb      	str	r3, [r7, #28]
}
 8002cba:	bf00      	nop
 8002cbc:	bf00      	nop
 8002cbe:	e7fd      	b.n	8002cbc <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8002cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d103      	bne.n	8002cd0 <xQueueGiveFromISR+0x5c>
 8002cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d101      	bne.n	8002cd4 <xQueueGiveFromISR+0x60>
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e000      	b.n	8002cd6 <xQueueGiveFromISR+0x62>
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d10b      	bne.n	8002cf2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8002cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cde:	f383 8811 	msr	BASEPRI, r3
 8002ce2:	f3bf 8f6f 	isb	sy
 8002ce6:	f3bf 8f4f 	dsb	sy
 8002cea:	61bb      	str	r3, [r7, #24]
}
 8002cec:	bf00      	nop
 8002cee:	bf00      	nop
 8002cf0:	e7fd      	b.n	8002cee <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002cf2:	f002 fa15 	bl	8005120 <vPortValidateInterruptPriority>
	__asm volatile
 8002cf6:	f3ef 8211 	mrs	r2, BASEPRI
 8002cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cfe:	f383 8811 	msr	BASEPRI, r3
 8002d02:	f3bf 8f6f 	isb	sy
 8002d06:	f3bf 8f4f 	dsb	sy
 8002d0a:	617a      	str	r2, [r7, #20]
 8002d0c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8002d0e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d16:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8002d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d22b      	bcs.n	8002d7a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002d28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d2e:	1c5a      	adds	r2, r3, #1
 8002d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d32:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002d34:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d3c:	d112      	bne.n	8002d64 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d016      	beq.n	8002d74 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d48:	3324      	adds	r3, #36	@ 0x24
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f001 f932 	bl	8003fb4 <xTaskRemoveFromEventList>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00e      	beq.n	8002d74 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d00b      	beq.n	8002d74 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	601a      	str	r2, [r3, #0]
 8002d62:	e007      	b.n	8002d74 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002d64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d68:	3301      	adds	r3, #1
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	b25a      	sxtb	r2, r3
 8002d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002d74:	2301      	movs	r3, #1
 8002d76:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d78:	e001      	b.n	8002d7e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d80:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f383 8811 	msr	BASEPRI, r3
}
 8002d88:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3738      	adds	r7, #56	@ 0x38
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b08c      	sub	sp, #48	@ 0x30
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002da0:	2300      	movs	r3, #0
 8002da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d10b      	bne.n	8002dc6 <xQueueReceive+0x32>
	__asm volatile
 8002dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002db2:	f383 8811 	msr	BASEPRI, r3
 8002db6:	f3bf 8f6f 	isb	sy
 8002dba:	f3bf 8f4f 	dsb	sy
 8002dbe:	623b      	str	r3, [r7, #32]
}
 8002dc0:	bf00      	nop
 8002dc2:	bf00      	nop
 8002dc4:	e7fd      	b.n	8002dc2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d103      	bne.n	8002dd4 <xQueueReceive+0x40>
 8002dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d101      	bne.n	8002dd8 <xQueueReceive+0x44>
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e000      	b.n	8002dda <xQueueReceive+0x46>
 8002dd8:	2300      	movs	r3, #0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d10b      	bne.n	8002df6 <xQueueReceive+0x62>
	__asm volatile
 8002dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002de2:	f383 8811 	msr	BASEPRI, r3
 8002de6:	f3bf 8f6f 	isb	sy
 8002dea:	f3bf 8f4f 	dsb	sy
 8002dee:	61fb      	str	r3, [r7, #28]
}
 8002df0:	bf00      	nop
 8002df2:	bf00      	nop
 8002df4:	e7fd      	b.n	8002df2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002df6:	f001 faa3 	bl	8004340 <xTaskGetSchedulerState>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d102      	bne.n	8002e06 <xQueueReceive+0x72>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <xQueueReceive+0x76>
 8002e06:	2301      	movs	r3, #1
 8002e08:	e000      	b.n	8002e0c <xQueueReceive+0x78>
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d10b      	bne.n	8002e28 <xQueueReceive+0x94>
	__asm volatile
 8002e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e14:	f383 8811 	msr	BASEPRI, r3
 8002e18:	f3bf 8f6f 	isb	sy
 8002e1c:	f3bf 8f4f 	dsb	sy
 8002e20:	61bb      	str	r3, [r7, #24]
}
 8002e22:	bf00      	nop
 8002e24:	bf00      	nop
 8002e26:	e7fd      	b.n	8002e24 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e28:	f002 f8b8 	bl	8004f9c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e30:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d01f      	beq.n	8002e78 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002e38:	68b9      	ldr	r1, [r7, #8]
 8002e3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e3c:	f000 fb00 	bl	8003440 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e42:	1e5a      	subs	r2, r3, #1
 8002e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e46:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d00f      	beq.n	8002e70 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e52:	3310      	adds	r3, #16
 8002e54:	4618      	mov	r0, r3
 8002e56:	f001 f8ad 	bl	8003fb4 <xTaskRemoveFromEventList>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d007      	beq.n	8002e70 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002e60:	4b3c      	ldr	r3, [pc, #240]	@ (8002f54 <xQueueReceive+0x1c0>)
 8002e62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	f3bf 8f4f 	dsb	sy
 8002e6c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002e70:	f002 f8c4 	bl	8004ffc <vPortExitCritical>
				return pdPASS;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e069      	b.n	8002f4c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d103      	bne.n	8002e86 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002e7e:	f002 f8bd 	bl	8004ffc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002e82:	2300      	movs	r3, #0
 8002e84:	e062      	b.n	8002f4c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002e86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d106      	bne.n	8002e9a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002e8c:	f107 0310 	add.w	r3, r7, #16
 8002e90:	4618      	mov	r0, r3
 8002e92:	f001 f8f3 	bl	800407c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002e96:	2301      	movs	r3, #1
 8002e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002e9a:	f002 f8af 	bl	8004ffc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002e9e:	f000 fe5f 	bl	8003b60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002ea2:	f002 f87b 	bl	8004f9c <vPortEnterCritical>
 8002ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ea8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002eac:	b25b      	sxtb	r3, r3
 8002eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb2:	d103      	bne.n	8002ebc <xQueueReceive+0x128>
 8002eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ebe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002ec2:	b25b      	sxtb	r3, r3
 8002ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ec8:	d103      	bne.n	8002ed2 <xQueueReceive+0x13e>
 8002eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002ed2:	f002 f893 	bl	8004ffc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002ed6:	1d3a      	adds	r2, r7, #4
 8002ed8:	f107 0310 	add.w	r3, r7, #16
 8002edc:	4611      	mov	r1, r2
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f001 f8e2 	bl	80040a8 <xTaskCheckForTimeOut>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d123      	bne.n	8002f32 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002eea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002eec:	f000 fb20 	bl	8003530 <prvIsQueueEmpty>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d017      	beq.n	8002f26 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ef8:	3324      	adds	r3, #36	@ 0x24
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	4611      	mov	r1, r2
 8002efe:	4618      	mov	r0, r3
 8002f00:	f001 f806 	bl	8003f10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002f04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f06:	f000 fac1 	bl	800348c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002f0a:	f000 fe37 	bl	8003b7c <xTaskResumeAll>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d189      	bne.n	8002e28 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8002f14:	4b0f      	ldr	r3, [pc, #60]	@ (8002f54 <xQueueReceive+0x1c0>)
 8002f16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f1a:	601a      	str	r2, [r3, #0]
 8002f1c:	f3bf 8f4f 	dsb	sy
 8002f20:	f3bf 8f6f 	isb	sy
 8002f24:	e780      	b.n	8002e28 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002f26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f28:	f000 fab0 	bl	800348c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002f2c:	f000 fe26 	bl	8003b7c <xTaskResumeAll>
 8002f30:	e77a      	b.n	8002e28 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002f32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f34:	f000 faaa 	bl	800348c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002f38:	f000 fe20 	bl	8003b7c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f3e:	f000 faf7 	bl	8003530 <prvIsQueueEmpty>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f43f af6f 	beq.w	8002e28 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002f4a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3730      	adds	r7, #48	@ 0x30
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	e000ed04 	.word	0xe000ed04

08002f58 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b08e      	sub	sp, #56	@ 0x38
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8002f62:	2300      	movs	r3, #0
 8002f64:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d10b      	bne.n	8002f8c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8002f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f78:	f383 8811 	msr	BASEPRI, r3
 8002f7c:	f3bf 8f6f 	isb	sy
 8002f80:	f3bf 8f4f 	dsb	sy
 8002f84:	623b      	str	r3, [r7, #32]
}
 8002f86:	bf00      	nop
 8002f88:	bf00      	nop
 8002f8a:	e7fd      	b.n	8002f88 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d00b      	beq.n	8002fac <xQueueSemaphoreTake+0x54>
	__asm volatile
 8002f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f98:	f383 8811 	msr	BASEPRI, r3
 8002f9c:	f3bf 8f6f 	isb	sy
 8002fa0:	f3bf 8f4f 	dsb	sy
 8002fa4:	61fb      	str	r3, [r7, #28]
}
 8002fa6:	bf00      	nop
 8002fa8:	bf00      	nop
 8002faa:	e7fd      	b.n	8002fa8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002fac:	f001 f9c8 	bl	8004340 <xTaskGetSchedulerState>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d102      	bne.n	8002fbc <xQueueSemaphoreTake+0x64>
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d101      	bne.n	8002fc0 <xQueueSemaphoreTake+0x68>
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e000      	b.n	8002fc2 <xQueueSemaphoreTake+0x6a>
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d10b      	bne.n	8002fde <xQueueSemaphoreTake+0x86>
	__asm volatile
 8002fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fca:	f383 8811 	msr	BASEPRI, r3
 8002fce:	f3bf 8f6f 	isb	sy
 8002fd2:	f3bf 8f4f 	dsb	sy
 8002fd6:	61bb      	str	r3, [r7, #24]
}
 8002fd8:	bf00      	nop
 8002fda:	bf00      	nop
 8002fdc:	e7fd      	b.n	8002fda <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002fde:	f001 ffdd 	bl	8004f9c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8002fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8002fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d024      	beq.n	8003038 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8002fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ff0:	1e5a      	subs	r2, r3, #1
 8002ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ff4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d104      	bne.n	8003008 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8002ffe:	f001 fb19 	bl	8004634 <pvTaskIncrementMutexHeldCount>
 8003002:	4602      	mov	r2, r0
 8003004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003006:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800300a:	691b      	ldr	r3, [r3, #16]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d00f      	beq.n	8003030 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003012:	3310      	adds	r3, #16
 8003014:	4618      	mov	r0, r3
 8003016:	f000 ffcd 	bl	8003fb4 <xTaskRemoveFromEventList>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d007      	beq.n	8003030 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003020:	4b54      	ldr	r3, [pc, #336]	@ (8003174 <xQueueSemaphoreTake+0x21c>)
 8003022:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003026:	601a      	str	r2, [r3, #0]
 8003028:	f3bf 8f4f 	dsb	sy
 800302c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003030:	f001 ffe4 	bl	8004ffc <vPortExitCritical>
				return pdPASS;
 8003034:	2301      	movs	r3, #1
 8003036:	e098      	b.n	800316a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d112      	bne.n	8003064 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800303e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003040:	2b00      	cmp	r3, #0
 8003042:	d00b      	beq.n	800305c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8003044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003048:	f383 8811 	msr	BASEPRI, r3
 800304c:	f3bf 8f6f 	isb	sy
 8003050:	f3bf 8f4f 	dsb	sy
 8003054:	617b      	str	r3, [r7, #20]
}
 8003056:	bf00      	nop
 8003058:	bf00      	nop
 800305a:	e7fd      	b.n	8003058 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800305c:	f001 ffce 	bl	8004ffc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003060:	2300      	movs	r3, #0
 8003062:	e082      	b.n	800316a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003066:	2b00      	cmp	r3, #0
 8003068:	d106      	bne.n	8003078 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800306a:	f107 030c 	add.w	r3, r7, #12
 800306e:	4618      	mov	r0, r3
 8003070:	f001 f804 	bl	800407c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003074:	2301      	movs	r3, #1
 8003076:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003078:	f001 ffc0 	bl	8004ffc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800307c:	f000 fd70 	bl	8003b60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003080:	f001 ff8c 	bl	8004f9c <vPortEnterCritical>
 8003084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003086:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800308a:	b25b      	sxtb	r3, r3
 800308c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003090:	d103      	bne.n	800309a <xQueueSemaphoreTake+0x142>
 8003092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003094:	2200      	movs	r2, #0
 8003096:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800309a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800309c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80030a0:	b25b      	sxtb	r3, r3
 80030a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a6:	d103      	bne.n	80030b0 <xQueueSemaphoreTake+0x158>
 80030a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030aa:	2200      	movs	r2, #0
 80030ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80030b0:	f001 ffa4 	bl	8004ffc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80030b4:	463a      	mov	r2, r7
 80030b6:	f107 030c 	add.w	r3, r7, #12
 80030ba:	4611      	mov	r1, r2
 80030bc:	4618      	mov	r0, r3
 80030be:	f000 fff3 	bl	80040a8 <xTaskCheckForTimeOut>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d132      	bne.n	800312e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80030ca:	f000 fa31 	bl	8003530 <prvIsQueueEmpty>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d026      	beq.n	8003122 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80030d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d109      	bne.n	80030f0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80030dc:	f001 ff5e 	bl	8004f9c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80030e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f001 f949 	bl	800437c <xTaskPriorityInherit>
 80030ea:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80030ec:	f001 ff86 	bl	8004ffc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80030f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030f2:	3324      	adds	r3, #36	@ 0x24
 80030f4:	683a      	ldr	r2, [r7, #0]
 80030f6:	4611      	mov	r1, r2
 80030f8:	4618      	mov	r0, r3
 80030fa:	f000 ff09 	bl	8003f10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80030fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003100:	f000 f9c4 	bl	800348c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003104:	f000 fd3a 	bl	8003b7c <xTaskResumeAll>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	f47f af67 	bne.w	8002fde <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8003110:	4b18      	ldr	r3, [pc, #96]	@ (8003174 <xQueueSemaphoreTake+0x21c>)
 8003112:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003116:	601a      	str	r2, [r3, #0]
 8003118:	f3bf 8f4f 	dsb	sy
 800311c:	f3bf 8f6f 	isb	sy
 8003120:	e75d      	b.n	8002fde <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003122:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003124:	f000 f9b2 	bl	800348c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003128:	f000 fd28 	bl	8003b7c <xTaskResumeAll>
 800312c:	e757      	b.n	8002fde <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800312e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003130:	f000 f9ac 	bl	800348c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003134:	f000 fd22 	bl	8003b7c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003138:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800313a:	f000 f9f9 	bl	8003530 <prvIsQueueEmpty>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	f43f af4c 	beq.w	8002fde <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00d      	beq.n	8003168 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800314c:	f001 ff26 	bl	8004f9c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003150:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003152:	f000 f8f4 	bl	800333e <prvGetDisinheritPriorityAfterTimeout>
 8003156:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800315e:	4618      	mov	r0, r3
 8003160:	f001 f9e4 	bl	800452c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003164:	f001 ff4a 	bl	8004ffc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003168:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800316a:	4618      	mov	r0, r3
 800316c:	3738      	adds	r7, #56	@ 0x38
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	e000ed04 	.word	0xe000ed04

08003178 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b08e      	sub	sp, #56	@ 0x38
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800318a:	2b00      	cmp	r3, #0
 800318c:	d10b      	bne.n	80031a6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800318e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003192:	f383 8811 	msr	BASEPRI, r3
 8003196:	f3bf 8f6f 	isb	sy
 800319a:	f3bf 8f4f 	dsb	sy
 800319e:	623b      	str	r3, [r7, #32]
}
 80031a0:	bf00      	nop
 80031a2:	bf00      	nop
 80031a4:	e7fd      	b.n	80031a2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d103      	bne.n	80031b4 <xQueueReceiveFromISR+0x3c>
 80031ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d101      	bne.n	80031b8 <xQueueReceiveFromISR+0x40>
 80031b4:	2301      	movs	r3, #1
 80031b6:	e000      	b.n	80031ba <xQueueReceiveFromISR+0x42>
 80031b8:	2300      	movs	r3, #0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10b      	bne.n	80031d6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80031be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031c2:	f383 8811 	msr	BASEPRI, r3
 80031c6:	f3bf 8f6f 	isb	sy
 80031ca:	f3bf 8f4f 	dsb	sy
 80031ce:	61fb      	str	r3, [r7, #28]
}
 80031d0:	bf00      	nop
 80031d2:	bf00      	nop
 80031d4:	e7fd      	b.n	80031d2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80031d6:	f001 ffa3 	bl	8005120 <vPortValidateInterruptPriority>
	__asm volatile
 80031da:	f3ef 8211 	mrs	r2, BASEPRI
 80031de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031e2:	f383 8811 	msr	BASEPRI, r3
 80031e6:	f3bf 8f6f 	isb	sy
 80031ea:	f3bf 8f4f 	dsb	sy
 80031ee:	61ba      	str	r2, [r7, #24]
 80031f0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80031f2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80031f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031fa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80031fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d02f      	beq.n	8003262 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8003202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003204:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003208:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800320c:	68b9      	ldr	r1, [r7, #8]
 800320e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003210:	f000 f916 	bl	8003440 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003216:	1e5a      	subs	r2, r3, #1
 8003218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800321a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800321c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003224:	d112      	bne.n	800324c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003228:	691b      	ldr	r3, [r3, #16]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d016      	beq.n	800325c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800322e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003230:	3310      	adds	r3, #16
 8003232:	4618      	mov	r0, r3
 8003234:	f000 febe 	bl	8003fb4 <xTaskRemoveFromEventList>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d00e      	beq.n	800325c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d00b      	beq.n	800325c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	601a      	str	r2, [r3, #0]
 800324a:	e007      	b.n	800325c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800324c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003250:	3301      	adds	r3, #1
 8003252:	b2db      	uxtb	r3, r3
 8003254:	b25a      	sxtb	r2, r3
 8003256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003258:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800325c:	2301      	movs	r3, #1
 800325e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003260:	e001      	b.n	8003266 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8003262:	2300      	movs	r3, #0
 8003264:	637b      	str	r3, [r7, #52]	@ 0x34
 8003266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003268:	613b      	str	r3, [r7, #16]
	__asm volatile
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	f383 8811 	msr	BASEPRI, r3
}
 8003270:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003274:	4618      	mov	r0, r3
 8003276:	3738      	adds	r7, #56	@ 0x38
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}

0800327c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d10b      	bne.n	80032a2 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800328a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800328e:	f383 8811 	msr	BASEPRI, r3
 8003292:	f3bf 8f6f 	isb	sy
 8003296:	f3bf 8f4f 	dsb	sy
 800329a:	60bb      	str	r3, [r7, #8]
}
 800329c:	bf00      	nop
 800329e:	bf00      	nop
 80032a0:	e7fd      	b.n	800329e <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 80032a2:	f001 fe7b 	bl	8004f9c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032aa:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80032ac:	f001 fea6 	bl	8004ffc <vPortExitCritical>

	return uxReturn;
 80032b0:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80032b2:	4618      	mov	r0, r3
 80032b4:	3710      	adds	r7, #16
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}

080032ba <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80032ba:	b480      	push	{r7}
 80032bc:	b087      	sub	sp, #28
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d10b      	bne.n	80032e4 <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 80032cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032d0:	f383 8811 	msr	BASEPRI, r3
 80032d4:	f3bf 8f6f 	isb	sy
 80032d8:	f3bf 8f4f 	dsb	sy
 80032dc:	60fb      	str	r3, [r7, #12]
}
 80032de:	bf00      	nop
 80032e0:	bf00      	nop
 80032e2:	e7fd      	b.n	80032e0 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032e8:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80032ea:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80032ec:	4618      	mov	r0, r3
 80032ee:	371c      	adds	r7, #28
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bc80      	pop	{r7}
 80032f4:	4770      	bx	lr

080032f6 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80032f6:	b580      	push	{r7, lr}
 80032f8:	b084      	sub	sp, #16
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d10b      	bne.n	8003320 <vQueueDelete+0x2a>
	__asm volatile
 8003308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800330c:	f383 8811 	msr	BASEPRI, r3
 8003310:	f3bf 8f6f 	isb	sy
 8003314:	f3bf 8f4f 	dsb	sy
 8003318:	60bb      	str	r3, [r7, #8]
}
 800331a:	bf00      	nop
 800331c:	bf00      	nop
 800331e:	e7fd      	b.n	800331c <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f000 f95b 	bl	80035dc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800332c:	2b00      	cmp	r3, #0
 800332e:	d102      	bne.n	8003336 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8003330:	68f8      	ldr	r0, [r7, #12]
 8003332:	f002 f803 	bl	800533c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8003336:	bf00      	nop
 8003338:	3710      	adds	r7, #16
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800333e:	b480      	push	{r7}
 8003340:	b085      	sub	sp, #20
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334a:	2b00      	cmp	r3, #0
 800334c:	d006      	beq.n	800335c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8003358:	60fb      	str	r3, [r7, #12]
 800335a:	e001      	b.n	8003360 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800335c:	2300      	movs	r3, #0
 800335e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003360:	68fb      	ldr	r3, [r7, #12]
	}
 8003362:	4618      	mov	r0, r3
 8003364:	3714      	adds	r7, #20
 8003366:	46bd      	mov	sp, r7
 8003368:	bc80      	pop	{r7}
 800336a:	4770      	bx	lr

0800336c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b086      	sub	sp, #24
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003378:	2300      	movs	r3, #0
 800337a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003380:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003386:	2b00      	cmp	r3, #0
 8003388:	d10d      	bne.n	80033a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d14d      	bne.n	800342e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	4618      	mov	r0, r3
 8003398:	f001 f858 	bl	800444c <xTaskPriorityDisinherit>
 800339c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2200      	movs	r2, #0
 80033a2:	609a      	str	r2, [r3, #8]
 80033a4:	e043      	b.n	800342e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d119      	bne.n	80033e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6858      	ldr	r0, [r3, #4]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b4:	461a      	mov	r2, r3
 80033b6:	68b9      	ldr	r1, [r7, #8]
 80033b8:	f002 f992 	bl	80056e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	685a      	ldr	r2, [r3, #4]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c4:	441a      	add	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d32b      	bcc.n	800342e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	605a      	str	r2, [r3, #4]
 80033de:	e026      	b.n	800342e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	68d8      	ldr	r0, [r3, #12]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e8:	461a      	mov	r2, r3
 80033ea:	68b9      	ldr	r1, [r7, #8]
 80033ec:	f002 f978 	bl	80056e0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	68da      	ldr	r2, [r3, #12]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f8:	425b      	negs	r3, r3
 80033fa:	441a      	add	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	68da      	ldr	r2, [r3, #12]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	429a      	cmp	r2, r3
 800340a:	d207      	bcs.n	800341c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	689a      	ldr	r2, [r3, #8]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003414:	425b      	negs	r3, r3
 8003416:	441a      	add	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2b02      	cmp	r3, #2
 8003420:	d105      	bne.n	800342e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d002      	beq.n	800342e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	3b01      	subs	r3, #1
 800342c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	1c5a      	adds	r2, r3, #1
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003436:	697b      	ldr	r3, [r7, #20]
}
 8003438:	4618      	mov	r0, r3
 800343a:	3718      	adds	r7, #24
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344e:	2b00      	cmp	r3, #0
 8003450:	d018      	beq.n	8003484 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	68da      	ldr	r2, [r3, #12]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345a:	441a      	add	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	68da      	ldr	r2, [r3, #12]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	429a      	cmp	r2, r3
 800346a:	d303      	bcc.n	8003474 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68d9      	ldr	r1, [r3, #12]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347c:	461a      	mov	r2, r3
 800347e:	6838      	ldr	r0, [r7, #0]
 8003480:	f002 f92e 	bl	80056e0 <memcpy>
	}
}
 8003484:	bf00      	nop
 8003486:	3708      	adds	r7, #8
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}

0800348c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003494:	f001 fd82 	bl	8004f9c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800349e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80034a0:	e011      	b.n	80034c6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d012      	beq.n	80034d0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	3324      	adds	r3, #36	@ 0x24
 80034ae:	4618      	mov	r0, r3
 80034b0:	f000 fd80 	bl	8003fb4 <xTaskRemoveFromEventList>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80034ba:	f000 fe59 	bl	8004170 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80034be:	7bfb      	ldrb	r3, [r7, #15]
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80034c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	dce9      	bgt.n	80034a2 <prvUnlockQueue+0x16>
 80034ce:	e000      	b.n	80034d2 <prvUnlockQueue+0x46>
					break;
 80034d0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	22ff      	movs	r2, #255	@ 0xff
 80034d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80034da:	f001 fd8f 	bl	8004ffc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80034de:	f001 fd5d 	bl	8004f9c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80034e8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034ea:	e011      	b.n	8003510 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	691b      	ldr	r3, [r3, #16]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d012      	beq.n	800351a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	3310      	adds	r3, #16
 80034f8:	4618      	mov	r0, r3
 80034fa:	f000 fd5b 	bl	8003fb4 <xTaskRemoveFromEventList>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003504:	f000 fe34 	bl	8004170 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003508:	7bbb      	ldrb	r3, [r7, #14]
 800350a:	3b01      	subs	r3, #1
 800350c:	b2db      	uxtb	r3, r3
 800350e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003510:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003514:	2b00      	cmp	r3, #0
 8003516:	dce9      	bgt.n	80034ec <prvUnlockQueue+0x60>
 8003518:	e000      	b.n	800351c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800351a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	22ff      	movs	r2, #255	@ 0xff
 8003520:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003524:	f001 fd6a 	bl	8004ffc <vPortExitCritical>
}
 8003528:	bf00      	nop
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003538:	f001 fd30 	bl	8004f9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003540:	2b00      	cmp	r3, #0
 8003542:	d102      	bne.n	800354a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003544:	2301      	movs	r3, #1
 8003546:	60fb      	str	r3, [r7, #12]
 8003548:	e001      	b.n	800354e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800354a:	2300      	movs	r3, #0
 800354c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800354e:	f001 fd55 	bl	8004ffc <vPortExitCritical>

	return xReturn;
 8003552:	68fb      	ldr	r3, [r7, #12]
}
 8003554:	4618      	mov	r0, r3
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003564:	f001 fd1a 	bl	8004f9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003570:	429a      	cmp	r2, r3
 8003572:	d102      	bne.n	800357a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003574:	2301      	movs	r3, #1
 8003576:	60fb      	str	r3, [r7, #12]
 8003578:	e001      	b.n	800357e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800357a:	2300      	movs	r3, #0
 800357c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800357e:	f001 fd3d 	bl	8004ffc <vPortExitCritical>

	return xReturn;
 8003582:	68fb      	ldr	r3, [r7, #12]
}
 8003584:	4618      	mov	r0, r3
 8003586:	3710      	adds	r7, #16
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}

0800358c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003596:	2300      	movs	r3, #0
 8003598:	60fb      	str	r3, [r7, #12]
 800359a:	e014      	b.n	80035c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800359c:	4a0e      	ldr	r2, [pc, #56]	@ (80035d8 <vQueueAddToRegistry+0x4c>)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d10b      	bne.n	80035c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80035a8:	490b      	ldr	r1, [pc, #44]	@ (80035d8 <vQueueAddToRegistry+0x4c>)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80035b2:	4a09      	ldr	r2, [pc, #36]	@ (80035d8 <vQueueAddToRegistry+0x4c>)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	00db      	lsls	r3, r3, #3
 80035b8:	4413      	add	r3, r2
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80035be:	e006      	b.n	80035ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	3301      	adds	r3, #1
 80035c4:	60fb      	str	r3, [r7, #12]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2b07      	cmp	r3, #7
 80035ca:	d9e7      	bls.n	800359c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80035cc:	bf00      	nop
 80035ce:	bf00      	nop
 80035d0:	3714      	adds	r7, #20
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bc80      	pop	{r7}
 80035d6:	4770      	bx	lr
 80035d8:	20000878 	.word	0x20000878

080035dc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80035dc:	b480      	push	{r7}
 80035de:	b085      	sub	sp, #20
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80035e4:	2300      	movs	r3, #0
 80035e6:	60fb      	str	r3, [r7, #12]
 80035e8:	e016      	b.n	8003618 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80035ea:	4a10      	ldr	r2, [pc, #64]	@ (800362c <vQueueUnregisterQueue+0x50>)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	00db      	lsls	r3, r3, #3
 80035f0:	4413      	add	r3, r2
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d10b      	bne.n	8003612 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80035fa:	4a0c      	ldr	r2, [pc, #48]	@ (800362c <vQueueUnregisterQueue+0x50>)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2100      	movs	r1, #0
 8003600:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8003604:	4a09      	ldr	r2, [pc, #36]	@ (800362c <vQueueUnregisterQueue+0x50>)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	00db      	lsls	r3, r3, #3
 800360a:	4413      	add	r3, r2
 800360c:	2200      	movs	r2, #0
 800360e:	605a      	str	r2, [r3, #4]
				break;
 8003610:	e006      	b.n	8003620 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	3301      	adds	r3, #1
 8003616:	60fb      	str	r3, [r7, #12]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2b07      	cmp	r3, #7
 800361c:	d9e5      	bls.n	80035ea <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800361e:	bf00      	nop
 8003620:	bf00      	nop
 8003622:	3714      	adds	r7, #20
 8003624:	46bd      	mov	sp, r7
 8003626:	bc80      	pop	{r7}
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	20000878 	.word	0x20000878

08003630 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0
 8003636:	60f8      	str	r0, [r7, #12]
 8003638:	60b9      	str	r1, [r7, #8]
 800363a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003640:	f001 fcac 	bl	8004f9c <vPortEnterCritical>
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800364a:	b25b      	sxtb	r3, r3
 800364c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003650:	d103      	bne.n	800365a <vQueueWaitForMessageRestricted+0x2a>
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003660:	b25b      	sxtb	r3, r3
 8003662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003666:	d103      	bne.n	8003670 <vQueueWaitForMessageRestricted+0x40>
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003670:	f001 fcc4 	bl	8004ffc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003678:	2b00      	cmp	r3, #0
 800367a:	d106      	bne.n	800368a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	3324      	adds	r3, #36	@ 0x24
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	68b9      	ldr	r1, [r7, #8]
 8003684:	4618      	mov	r0, r3
 8003686:	f000 fc69 	bl	8003f5c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800368a:	6978      	ldr	r0, [r7, #20]
 800368c:	f7ff fefe 	bl	800348c <prvUnlockQueue>
	}
 8003690:	bf00      	nop
 8003692:	3718      	adds	r7, #24
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003698:	b580      	push	{r7, lr}
 800369a:	b08e      	sub	sp, #56	@ 0x38
 800369c:	af04      	add	r7, sp, #16
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
 80036a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80036a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d10b      	bne.n	80036c4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80036ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036b0:	f383 8811 	msr	BASEPRI, r3
 80036b4:	f3bf 8f6f 	isb	sy
 80036b8:	f3bf 8f4f 	dsb	sy
 80036bc:	623b      	str	r3, [r7, #32]
}
 80036be:	bf00      	nop
 80036c0:	bf00      	nop
 80036c2:	e7fd      	b.n	80036c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80036c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d10b      	bne.n	80036e2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80036ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036ce:	f383 8811 	msr	BASEPRI, r3
 80036d2:	f3bf 8f6f 	isb	sy
 80036d6:	f3bf 8f4f 	dsb	sy
 80036da:	61fb      	str	r3, [r7, #28]
}
 80036dc:	bf00      	nop
 80036de:	bf00      	nop
 80036e0:	e7fd      	b.n	80036de <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80036e2:	23a8      	movs	r3, #168	@ 0xa8
 80036e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	2ba8      	cmp	r3, #168	@ 0xa8
 80036ea:	d00b      	beq.n	8003704 <xTaskCreateStatic+0x6c>
	__asm volatile
 80036ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036f0:	f383 8811 	msr	BASEPRI, r3
 80036f4:	f3bf 8f6f 	isb	sy
 80036f8:	f3bf 8f4f 	dsb	sy
 80036fc:	61bb      	str	r3, [r7, #24]
}
 80036fe:	bf00      	nop
 8003700:	bf00      	nop
 8003702:	e7fd      	b.n	8003700 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003704:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003708:	2b00      	cmp	r3, #0
 800370a:	d01e      	beq.n	800374a <xTaskCreateStatic+0xb2>
 800370c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800370e:	2b00      	cmp	r3, #0
 8003710:	d01b      	beq.n	800374a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003714:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003718:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800371a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800371c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800371e:	2202      	movs	r2, #2
 8003720:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003724:	2300      	movs	r3, #0
 8003726:	9303      	str	r3, [sp, #12]
 8003728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800372a:	9302      	str	r3, [sp, #8]
 800372c:	f107 0314 	add.w	r3, r7, #20
 8003730:	9301      	str	r3, [sp, #4]
 8003732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003734:	9300      	str	r3, [sp, #0]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	68b9      	ldr	r1, [r7, #8]
 800373c:	68f8      	ldr	r0, [r7, #12]
 800373e:	f000 f851 	bl	80037e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003742:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003744:	f000 f8f6 	bl	8003934 <prvAddNewTaskToReadyList>
 8003748:	e001      	b.n	800374e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800374a:	2300      	movs	r3, #0
 800374c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800374e:	697b      	ldr	r3, [r7, #20]
	}
 8003750:	4618      	mov	r0, r3
 8003752:	3728      	adds	r7, #40	@ 0x28
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}

08003758 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003758:	b580      	push	{r7, lr}
 800375a:	b08c      	sub	sp, #48	@ 0x30
 800375c:	af04      	add	r7, sp, #16
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	603b      	str	r3, [r7, #0]
 8003764:	4613      	mov	r3, r2
 8003766:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003768:	88fb      	ldrh	r3, [r7, #6]
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	4618      	mov	r0, r3
 800376e:	f001 fd17 	bl	80051a0 <pvPortMalloc>
 8003772:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00e      	beq.n	8003798 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800377a:	20a8      	movs	r0, #168	@ 0xa8
 800377c:	f001 fd10 	bl	80051a0 <pvPortMalloc>
 8003780:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d003      	beq.n	8003790 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	697a      	ldr	r2, [r7, #20]
 800378c:	631a      	str	r2, [r3, #48]	@ 0x30
 800378e:	e005      	b.n	800379c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003790:	6978      	ldr	r0, [r7, #20]
 8003792:	f001 fdd3 	bl	800533c <vPortFree>
 8003796:	e001      	b.n	800379c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003798:	2300      	movs	r3, #0
 800379a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d017      	beq.n	80037d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80037aa:	88fa      	ldrh	r2, [r7, #6]
 80037ac:	2300      	movs	r3, #0
 80037ae:	9303      	str	r3, [sp, #12]
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	9302      	str	r3, [sp, #8]
 80037b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037b6:	9301      	str	r3, [sp, #4]
 80037b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037ba:	9300      	str	r3, [sp, #0]
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	68b9      	ldr	r1, [r7, #8]
 80037c0:	68f8      	ldr	r0, [r7, #12]
 80037c2:	f000 f80f 	bl	80037e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80037c6:	69f8      	ldr	r0, [r7, #28]
 80037c8:	f000 f8b4 	bl	8003934 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80037cc:	2301      	movs	r3, #1
 80037ce:	61bb      	str	r3, [r7, #24]
 80037d0:	e002      	b.n	80037d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80037d2:	f04f 33ff 	mov.w	r3, #4294967295
 80037d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80037d8:	69bb      	ldr	r3, [r7, #24]
	}
 80037da:	4618      	mov	r0, r3
 80037dc:	3720      	adds	r7, #32
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
	...

080037e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b088      	sub	sp, #32
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]
 80037f0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80037f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	461a      	mov	r2, r3
 80037fc:	21a5      	movs	r1, #165	@ 0xa5
 80037fe:	f001 fedd 	bl	80055bc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003804:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800380c:	3b01      	subs	r3, #1
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	4413      	add	r3, r2
 8003812:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	f023 0307 	bic.w	r3, r3, #7
 800381a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	f003 0307 	and.w	r3, r3, #7
 8003822:	2b00      	cmp	r3, #0
 8003824:	d00b      	beq.n	800383e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800382a:	f383 8811 	msr	BASEPRI, r3
 800382e:	f3bf 8f6f 	isb	sy
 8003832:	f3bf 8f4f 	dsb	sy
 8003836:	617b      	str	r3, [r7, #20]
}
 8003838:	bf00      	nop
 800383a:	bf00      	nop
 800383c:	e7fd      	b.n	800383a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d01f      	beq.n	8003884 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003844:	2300      	movs	r3, #0
 8003846:	61fb      	str	r3, [r7, #28]
 8003848:	e012      	b.n	8003870 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800384a:	68ba      	ldr	r2, [r7, #8]
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	4413      	add	r3, r2
 8003850:	7819      	ldrb	r1, [r3, #0]
 8003852:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	4413      	add	r3, r2
 8003858:	3334      	adds	r3, #52	@ 0x34
 800385a:	460a      	mov	r2, r1
 800385c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800385e:	68ba      	ldr	r2, [r7, #8]
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	4413      	add	r3, r2
 8003864:	781b      	ldrb	r3, [r3, #0]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d006      	beq.n	8003878 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	3301      	adds	r3, #1
 800386e:	61fb      	str	r3, [r7, #28]
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	2b0f      	cmp	r3, #15
 8003874:	d9e9      	bls.n	800384a <prvInitialiseNewTask+0x66>
 8003876:	e000      	b.n	800387a <prvInitialiseNewTask+0x96>
			{
				break;
 8003878:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800387a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800387c:	2200      	movs	r2, #0
 800387e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003882:	e003      	b.n	800388c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003886:	2200      	movs	r2, #0
 8003888:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800388c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800388e:	2b37      	cmp	r3, #55	@ 0x37
 8003890:	d901      	bls.n	8003896 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003892:	2337      	movs	r3, #55	@ 0x37
 8003894:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003898:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800389a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800389c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800389e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038a0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80038a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038a4:	2200      	movs	r2, #0
 80038a6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80038a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038aa:	3304      	adds	r3, #4
 80038ac:	4618      	mov	r0, r3
 80038ae:	f7fe fdfc 	bl	80024aa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80038b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038b4:	3318      	adds	r3, #24
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7fe fdf7 	bl	80024aa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80038bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80038c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80038cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038d0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80038d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d4:	2200      	movs	r2, #0
 80038d6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80038da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80038e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038e4:	3354      	adds	r3, #84	@ 0x54
 80038e6:	224c      	movs	r2, #76	@ 0x4c
 80038e8:	2100      	movs	r1, #0
 80038ea:	4618      	mov	r0, r3
 80038ec:	f001 fe66 	bl	80055bc <memset>
 80038f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f2:	4a0d      	ldr	r2, [pc, #52]	@ (8003928 <prvInitialiseNewTask+0x144>)
 80038f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80038f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f8:	4a0c      	ldr	r2, [pc, #48]	@ (800392c <prvInitialiseNewTask+0x148>)
 80038fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80038fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038fe:	4a0c      	ldr	r2, [pc, #48]	@ (8003930 <prvInitialiseNewTask+0x14c>)
 8003900:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003902:	683a      	ldr	r2, [r7, #0]
 8003904:	68f9      	ldr	r1, [r7, #12]
 8003906:	69b8      	ldr	r0, [r7, #24]
 8003908:	f001 fa54 	bl	8004db4 <pxPortInitialiseStack>
 800390c:	4602      	mov	r2, r0
 800390e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003910:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003914:	2b00      	cmp	r3, #0
 8003916:	d002      	beq.n	800391e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800391a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800391c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800391e:	bf00      	nop
 8003920:	3720      	adds	r7, #32
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	20001b0c 	.word	0x20001b0c
 800392c:	20001b74 	.word	0x20001b74
 8003930:	20001bdc 	.word	0x20001bdc

08003934 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b082      	sub	sp, #8
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800393c:	f001 fb2e 	bl	8004f9c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003940:	4b2d      	ldr	r3, [pc, #180]	@ (80039f8 <prvAddNewTaskToReadyList+0xc4>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	3301      	adds	r3, #1
 8003946:	4a2c      	ldr	r2, [pc, #176]	@ (80039f8 <prvAddNewTaskToReadyList+0xc4>)
 8003948:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800394a:	4b2c      	ldr	r3, [pc, #176]	@ (80039fc <prvAddNewTaskToReadyList+0xc8>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d109      	bne.n	8003966 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003952:	4a2a      	ldr	r2, [pc, #168]	@ (80039fc <prvAddNewTaskToReadyList+0xc8>)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003958:	4b27      	ldr	r3, [pc, #156]	@ (80039f8 <prvAddNewTaskToReadyList+0xc4>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2b01      	cmp	r3, #1
 800395e:	d110      	bne.n	8003982 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003960:	f000 fc2a 	bl	80041b8 <prvInitialiseTaskLists>
 8003964:	e00d      	b.n	8003982 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003966:	4b26      	ldr	r3, [pc, #152]	@ (8003a00 <prvAddNewTaskToReadyList+0xcc>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d109      	bne.n	8003982 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800396e:	4b23      	ldr	r3, [pc, #140]	@ (80039fc <prvAddNewTaskToReadyList+0xc8>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003978:	429a      	cmp	r2, r3
 800397a:	d802      	bhi.n	8003982 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800397c:	4a1f      	ldr	r2, [pc, #124]	@ (80039fc <prvAddNewTaskToReadyList+0xc8>)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003982:	4b20      	ldr	r3, [pc, #128]	@ (8003a04 <prvAddNewTaskToReadyList+0xd0>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	3301      	adds	r3, #1
 8003988:	4a1e      	ldr	r2, [pc, #120]	@ (8003a04 <prvAddNewTaskToReadyList+0xd0>)
 800398a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800398c:	4b1d      	ldr	r3, [pc, #116]	@ (8003a04 <prvAddNewTaskToReadyList+0xd0>)
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003998:	4b1b      	ldr	r3, [pc, #108]	@ (8003a08 <prvAddNewTaskToReadyList+0xd4>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	429a      	cmp	r2, r3
 800399e:	d903      	bls.n	80039a8 <prvAddNewTaskToReadyList+0x74>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a4:	4a18      	ldr	r2, [pc, #96]	@ (8003a08 <prvAddNewTaskToReadyList+0xd4>)
 80039a6:	6013      	str	r3, [r2, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039ac:	4613      	mov	r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	4413      	add	r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	4a15      	ldr	r2, [pc, #84]	@ (8003a0c <prvAddNewTaskToReadyList+0xd8>)
 80039b6:	441a      	add	r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	3304      	adds	r3, #4
 80039bc:	4619      	mov	r1, r3
 80039be:	4610      	mov	r0, r2
 80039c0:	f7fe fd7f 	bl	80024c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80039c4:	f001 fb1a 	bl	8004ffc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80039c8:	4b0d      	ldr	r3, [pc, #52]	@ (8003a00 <prvAddNewTaskToReadyList+0xcc>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d00e      	beq.n	80039ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80039d0:	4b0a      	ldr	r3, [pc, #40]	@ (80039fc <prvAddNewTaskToReadyList+0xc8>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039da:	429a      	cmp	r2, r3
 80039dc:	d207      	bcs.n	80039ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80039de:	4b0c      	ldr	r3, [pc, #48]	@ (8003a10 <prvAddNewTaskToReadyList+0xdc>)
 80039e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039e4:	601a      	str	r2, [r3, #0]
 80039e6:	f3bf 8f4f 	dsb	sy
 80039ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80039ee:	bf00      	nop
 80039f0:	3708      	adds	r7, #8
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	20000d8c 	.word	0x20000d8c
 80039fc:	200008b8 	.word	0x200008b8
 8003a00:	20000d98 	.word	0x20000d98
 8003a04:	20000da8 	.word	0x20000da8
 8003a08:	20000d94 	.word	0x20000d94
 8003a0c:	200008bc 	.word	0x200008bc
 8003a10:	e000ed04 	.word	0xe000ed04

08003a14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d018      	beq.n	8003a58 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003a26:	4b14      	ldr	r3, [pc, #80]	@ (8003a78 <vTaskDelay+0x64>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00b      	beq.n	8003a46 <vTaskDelay+0x32>
	__asm volatile
 8003a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a32:	f383 8811 	msr	BASEPRI, r3
 8003a36:	f3bf 8f6f 	isb	sy
 8003a3a:	f3bf 8f4f 	dsb	sy
 8003a3e:	60bb      	str	r3, [r7, #8]
}
 8003a40:	bf00      	nop
 8003a42:	bf00      	nop
 8003a44:	e7fd      	b.n	8003a42 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003a46:	f000 f88b 	bl	8003b60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f000 fe05 	bl	800465c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003a52:	f000 f893 	bl	8003b7c <xTaskResumeAll>
 8003a56:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d107      	bne.n	8003a6e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003a5e:	4b07      	ldr	r3, [pc, #28]	@ (8003a7c <vTaskDelay+0x68>)
 8003a60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	f3bf 8f4f 	dsb	sy
 8003a6a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003a6e:	bf00      	nop
 8003a70:	3710      	adds	r7, #16
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	20000db4 	.word	0x20000db4
 8003a7c:	e000ed04 	.word	0xe000ed04

08003a80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b08a      	sub	sp, #40	@ 0x28
 8003a84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003a86:	2300      	movs	r3, #0
 8003a88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003a8e:	463a      	mov	r2, r7
 8003a90:	1d39      	adds	r1, r7, #4
 8003a92:	f107 0308 	add.w	r3, r7, #8
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7fe fcb6 	bl	8002408 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003a9c:	6839      	ldr	r1, [r7, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	68ba      	ldr	r2, [r7, #8]
 8003aa2:	9202      	str	r2, [sp, #8]
 8003aa4:	9301      	str	r3, [sp, #4]
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	2300      	movs	r3, #0
 8003aac:	460a      	mov	r2, r1
 8003aae:	4924      	ldr	r1, [pc, #144]	@ (8003b40 <vTaskStartScheduler+0xc0>)
 8003ab0:	4824      	ldr	r0, [pc, #144]	@ (8003b44 <vTaskStartScheduler+0xc4>)
 8003ab2:	f7ff fdf1 	bl	8003698 <xTaskCreateStatic>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	4a23      	ldr	r2, [pc, #140]	@ (8003b48 <vTaskStartScheduler+0xc8>)
 8003aba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003abc:	4b22      	ldr	r3, [pc, #136]	@ (8003b48 <vTaskStartScheduler+0xc8>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d002      	beq.n	8003aca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	617b      	str	r3, [r7, #20]
 8003ac8:	e001      	b.n	8003ace <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003aca:	2300      	movs	r3, #0
 8003acc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d102      	bne.n	8003ada <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003ad4:	f000 fe16 	bl	8004704 <xTimerCreateTimerTask>
 8003ad8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d11b      	bne.n	8003b18 <vTaskStartScheduler+0x98>
	__asm volatile
 8003ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ae4:	f383 8811 	msr	BASEPRI, r3
 8003ae8:	f3bf 8f6f 	isb	sy
 8003aec:	f3bf 8f4f 	dsb	sy
 8003af0:	613b      	str	r3, [r7, #16]
}
 8003af2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003af4:	4b15      	ldr	r3, [pc, #84]	@ (8003b4c <vTaskStartScheduler+0xcc>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	3354      	adds	r3, #84	@ 0x54
 8003afa:	4a15      	ldr	r2, [pc, #84]	@ (8003b50 <vTaskStartScheduler+0xd0>)
 8003afc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003afe:	4b15      	ldr	r3, [pc, #84]	@ (8003b54 <vTaskStartScheduler+0xd4>)
 8003b00:	f04f 32ff 	mov.w	r2, #4294967295
 8003b04:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003b06:	4b14      	ldr	r3, [pc, #80]	@ (8003b58 <vTaskStartScheduler+0xd8>)
 8003b08:	2201      	movs	r2, #1
 8003b0a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003b0c:	4b13      	ldr	r3, [pc, #76]	@ (8003b5c <vTaskStartScheduler+0xdc>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003b12:	f001 f9d1 	bl	8004eb8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003b16:	e00f      	b.n	8003b38 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b1e:	d10b      	bne.n	8003b38 <vTaskStartScheduler+0xb8>
	__asm volatile
 8003b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b24:	f383 8811 	msr	BASEPRI, r3
 8003b28:	f3bf 8f6f 	isb	sy
 8003b2c:	f3bf 8f4f 	dsb	sy
 8003b30:	60fb      	str	r3, [r7, #12]
}
 8003b32:	bf00      	nop
 8003b34:	bf00      	nop
 8003b36:	e7fd      	b.n	8003b34 <vTaskStartScheduler+0xb4>
}
 8003b38:	bf00      	nop
 8003b3a:	3718      	adds	r7, #24
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	080060b8 	.word	0x080060b8
 8003b44:	08004189 	.word	0x08004189
 8003b48:	20000db0 	.word	0x20000db0
 8003b4c:	200008b8 	.word	0x200008b8
 8003b50:	20000010 	.word	0x20000010
 8003b54:	20000dac 	.word	0x20000dac
 8003b58:	20000d98 	.word	0x20000d98
 8003b5c:	20000d90 	.word	0x20000d90

08003b60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003b60:	b480      	push	{r7}
 8003b62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003b64:	4b04      	ldr	r3, [pc, #16]	@ (8003b78 <vTaskSuspendAll+0x18>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	3301      	adds	r3, #1
 8003b6a:	4a03      	ldr	r2, [pc, #12]	@ (8003b78 <vTaskSuspendAll+0x18>)
 8003b6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003b6e:	bf00      	nop
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bc80      	pop	{r7}
 8003b74:	4770      	bx	lr
 8003b76:	bf00      	nop
 8003b78:	20000db4 	.word	0x20000db4

08003b7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003b82:	2300      	movs	r3, #0
 8003b84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003b86:	2300      	movs	r3, #0
 8003b88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003b8a:	4b42      	ldr	r3, [pc, #264]	@ (8003c94 <xTaskResumeAll+0x118>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d10b      	bne.n	8003baa <xTaskResumeAll+0x2e>
	__asm volatile
 8003b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b96:	f383 8811 	msr	BASEPRI, r3
 8003b9a:	f3bf 8f6f 	isb	sy
 8003b9e:	f3bf 8f4f 	dsb	sy
 8003ba2:	603b      	str	r3, [r7, #0]
}
 8003ba4:	bf00      	nop
 8003ba6:	bf00      	nop
 8003ba8:	e7fd      	b.n	8003ba6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003baa:	f001 f9f7 	bl	8004f9c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003bae:	4b39      	ldr	r3, [pc, #228]	@ (8003c94 <xTaskResumeAll+0x118>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	3b01      	subs	r3, #1
 8003bb4:	4a37      	ldr	r2, [pc, #220]	@ (8003c94 <xTaskResumeAll+0x118>)
 8003bb6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bb8:	4b36      	ldr	r3, [pc, #216]	@ (8003c94 <xTaskResumeAll+0x118>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d162      	bne.n	8003c86 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003bc0:	4b35      	ldr	r3, [pc, #212]	@ (8003c98 <xTaskResumeAll+0x11c>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d05e      	beq.n	8003c86 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003bc8:	e02f      	b.n	8003c2a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bca:	4b34      	ldr	r3, [pc, #208]	@ (8003c9c <xTaskResumeAll+0x120>)
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	3318      	adds	r3, #24
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7fe fcce 	bl	8002578 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	3304      	adds	r3, #4
 8003be0:	4618      	mov	r0, r3
 8003be2:	f7fe fcc9 	bl	8002578 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bea:	4b2d      	ldr	r3, [pc, #180]	@ (8003ca0 <xTaskResumeAll+0x124>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d903      	bls.n	8003bfa <xTaskResumeAll+0x7e>
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bf6:	4a2a      	ldr	r2, [pc, #168]	@ (8003ca0 <xTaskResumeAll+0x124>)
 8003bf8:	6013      	str	r3, [r2, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bfe:	4613      	mov	r3, r2
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	4413      	add	r3, r2
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	4a27      	ldr	r2, [pc, #156]	@ (8003ca4 <xTaskResumeAll+0x128>)
 8003c08:	441a      	add	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	3304      	adds	r3, #4
 8003c0e:	4619      	mov	r1, r3
 8003c10:	4610      	mov	r0, r2
 8003c12:	f7fe fc56 	bl	80024c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c1a:	4b23      	ldr	r3, [pc, #140]	@ (8003ca8 <xTaskResumeAll+0x12c>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d302      	bcc.n	8003c2a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003c24:	4b21      	ldr	r3, [pc, #132]	@ (8003cac <xTaskResumeAll+0x130>)
 8003c26:	2201      	movs	r2, #1
 8003c28:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003c2a:	4b1c      	ldr	r3, [pc, #112]	@ (8003c9c <xTaskResumeAll+0x120>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1cb      	bne.n	8003bca <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003c38:	f000 fb62 	bl	8004300 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003c3c:	4b1c      	ldr	r3, [pc, #112]	@ (8003cb0 <xTaskResumeAll+0x134>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d010      	beq.n	8003c6a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003c48:	f000 f844 	bl	8003cd4 <xTaskIncrementTick>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d002      	beq.n	8003c58 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003c52:	4b16      	ldr	r3, [pc, #88]	@ (8003cac <xTaskResumeAll+0x130>)
 8003c54:	2201      	movs	r2, #1
 8003c56:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d1f1      	bne.n	8003c48 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003c64:	4b12      	ldr	r3, [pc, #72]	@ (8003cb0 <xTaskResumeAll+0x134>)
 8003c66:	2200      	movs	r2, #0
 8003c68:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003c6a:	4b10      	ldr	r3, [pc, #64]	@ (8003cac <xTaskResumeAll+0x130>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d009      	beq.n	8003c86 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003c72:	2301      	movs	r3, #1
 8003c74:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003c76:	4b0f      	ldr	r3, [pc, #60]	@ (8003cb4 <xTaskResumeAll+0x138>)
 8003c78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c7c:	601a      	str	r2, [r3, #0]
 8003c7e:	f3bf 8f4f 	dsb	sy
 8003c82:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003c86:	f001 f9b9 	bl	8004ffc <vPortExitCritical>

	return xAlreadyYielded;
 8003c8a:	68bb      	ldr	r3, [r7, #8]
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3710      	adds	r7, #16
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	20000db4 	.word	0x20000db4
 8003c98:	20000d8c 	.word	0x20000d8c
 8003c9c:	20000d4c 	.word	0x20000d4c
 8003ca0:	20000d94 	.word	0x20000d94
 8003ca4:	200008bc 	.word	0x200008bc
 8003ca8:	200008b8 	.word	0x200008b8
 8003cac:	20000da0 	.word	0x20000da0
 8003cb0:	20000d9c 	.word	0x20000d9c
 8003cb4:	e000ed04 	.word	0xe000ed04

08003cb8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003cbe:	4b04      	ldr	r3, [pc, #16]	@ (8003cd0 <xTaskGetTickCount+0x18>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003cc4:	687b      	ldr	r3, [r7, #4]
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bc80      	pop	{r7}
 8003cce:	4770      	bx	lr
 8003cd0:	20000d90 	.word	0x20000d90

08003cd4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b086      	sub	sp, #24
 8003cd8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003cde:	4b4f      	ldr	r3, [pc, #316]	@ (8003e1c <xTaskIncrementTick+0x148>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	f040 8090 	bne.w	8003e08 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003ce8:	4b4d      	ldr	r3, [pc, #308]	@ (8003e20 <xTaskIncrementTick+0x14c>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	3301      	adds	r3, #1
 8003cee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003cf0:	4a4b      	ldr	r2, [pc, #300]	@ (8003e20 <xTaskIncrementTick+0x14c>)
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d121      	bne.n	8003d40 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003cfc:	4b49      	ldr	r3, [pc, #292]	@ (8003e24 <xTaskIncrementTick+0x150>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d00b      	beq.n	8003d1e <xTaskIncrementTick+0x4a>
	__asm volatile
 8003d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d0a:	f383 8811 	msr	BASEPRI, r3
 8003d0e:	f3bf 8f6f 	isb	sy
 8003d12:	f3bf 8f4f 	dsb	sy
 8003d16:	603b      	str	r3, [r7, #0]
}
 8003d18:	bf00      	nop
 8003d1a:	bf00      	nop
 8003d1c:	e7fd      	b.n	8003d1a <xTaskIncrementTick+0x46>
 8003d1e:	4b41      	ldr	r3, [pc, #260]	@ (8003e24 <xTaskIncrementTick+0x150>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	60fb      	str	r3, [r7, #12]
 8003d24:	4b40      	ldr	r3, [pc, #256]	@ (8003e28 <xTaskIncrementTick+0x154>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a3e      	ldr	r2, [pc, #248]	@ (8003e24 <xTaskIncrementTick+0x150>)
 8003d2a:	6013      	str	r3, [r2, #0]
 8003d2c:	4a3e      	ldr	r2, [pc, #248]	@ (8003e28 <xTaskIncrementTick+0x154>)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6013      	str	r3, [r2, #0]
 8003d32:	4b3e      	ldr	r3, [pc, #248]	@ (8003e2c <xTaskIncrementTick+0x158>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	3301      	adds	r3, #1
 8003d38:	4a3c      	ldr	r2, [pc, #240]	@ (8003e2c <xTaskIncrementTick+0x158>)
 8003d3a:	6013      	str	r3, [r2, #0]
 8003d3c:	f000 fae0 	bl	8004300 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003d40:	4b3b      	ldr	r3, [pc, #236]	@ (8003e30 <xTaskIncrementTick+0x15c>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	693a      	ldr	r2, [r7, #16]
 8003d46:	429a      	cmp	r2, r3
 8003d48:	d349      	bcc.n	8003dde <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d4a:	4b36      	ldr	r3, [pc, #216]	@ (8003e24 <xTaskIncrementTick+0x150>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d104      	bne.n	8003d5e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d54:	4b36      	ldr	r3, [pc, #216]	@ (8003e30 <xTaskIncrementTick+0x15c>)
 8003d56:	f04f 32ff 	mov.w	r2, #4294967295
 8003d5a:	601a      	str	r2, [r3, #0]
					break;
 8003d5c:	e03f      	b.n	8003dde <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d5e:	4b31      	ldr	r3, [pc, #196]	@ (8003e24 <xTaskIncrementTick+0x150>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003d6e:	693a      	ldr	r2, [r7, #16]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d203      	bcs.n	8003d7e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003d76:	4a2e      	ldr	r2, [pc, #184]	@ (8003e30 <xTaskIncrementTick+0x15c>)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003d7c:	e02f      	b.n	8003dde <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	3304      	adds	r3, #4
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7fe fbf8 	bl	8002578 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d004      	beq.n	8003d9a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	3318      	adds	r3, #24
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7fe fbef 	bl	8002578 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d9e:	4b25      	ldr	r3, [pc, #148]	@ (8003e34 <xTaskIncrementTick+0x160>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d903      	bls.n	8003dae <xTaskIncrementTick+0xda>
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003daa:	4a22      	ldr	r2, [pc, #136]	@ (8003e34 <xTaskIncrementTick+0x160>)
 8003dac:	6013      	str	r3, [r2, #0]
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003db2:	4613      	mov	r3, r2
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	4413      	add	r3, r2
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	4a1f      	ldr	r2, [pc, #124]	@ (8003e38 <xTaskIncrementTick+0x164>)
 8003dbc:	441a      	add	r2, r3
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	3304      	adds	r3, #4
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	4610      	mov	r0, r2
 8003dc6:	f7fe fb7c 	bl	80024c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dce:	4b1b      	ldr	r3, [pc, #108]	@ (8003e3c <xTaskIncrementTick+0x168>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d3b8      	bcc.n	8003d4a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ddc:	e7b5      	b.n	8003d4a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003dde:	4b17      	ldr	r3, [pc, #92]	@ (8003e3c <xTaskIncrementTick+0x168>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003de4:	4914      	ldr	r1, [pc, #80]	@ (8003e38 <xTaskIncrementTick+0x164>)
 8003de6:	4613      	mov	r3, r2
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	4413      	add	r3, r2
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	440b      	add	r3, r1
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d901      	bls.n	8003dfa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003df6:	2301      	movs	r3, #1
 8003df8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003dfa:	4b11      	ldr	r3, [pc, #68]	@ (8003e40 <xTaskIncrementTick+0x16c>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d007      	beq.n	8003e12 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003e02:	2301      	movs	r3, #1
 8003e04:	617b      	str	r3, [r7, #20]
 8003e06:	e004      	b.n	8003e12 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003e08:	4b0e      	ldr	r3, [pc, #56]	@ (8003e44 <xTaskIncrementTick+0x170>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	4a0d      	ldr	r2, [pc, #52]	@ (8003e44 <xTaskIncrementTick+0x170>)
 8003e10:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003e12:	697b      	ldr	r3, [r7, #20]
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3718      	adds	r7, #24
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	20000db4 	.word	0x20000db4
 8003e20:	20000d90 	.word	0x20000d90
 8003e24:	20000d44 	.word	0x20000d44
 8003e28:	20000d48 	.word	0x20000d48
 8003e2c:	20000da4 	.word	0x20000da4
 8003e30:	20000dac 	.word	0x20000dac
 8003e34:	20000d94 	.word	0x20000d94
 8003e38:	200008bc 	.word	0x200008bc
 8003e3c:	200008b8 	.word	0x200008b8
 8003e40:	20000da0 	.word	0x20000da0
 8003e44:	20000d9c 	.word	0x20000d9c

08003e48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b085      	sub	sp, #20
 8003e4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003e4e:	4b2a      	ldr	r3, [pc, #168]	@ (8003ef8 <vTaskSwitchContext+0xb0>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d003      	beq.n	8003e5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003e56:	4b29      	ldr	r3, [pc, #164]	@ (8003efc <vTaskSwitchContext+0xb4>)
 8003e58:	2201      	movs	r2, #1
 8003e5a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003e5c:	e047      	b.n	8003eee <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8003e5e:	4b27      	ldr	r3, [pc, #156]	@ (8003efc <vTaskSwitchContext+0xb4>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e64:	4b26      	ldr	r3, [pc, #152]	@ (8003f00 <vTaskSwitchContext+0xb8>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	60fb      	str	r3, [r7, #12]
 8003e6a:	e011      	b.n	8003e90 <vTaskSwitchContext+0x48>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10b      	bne.n	8003e8a <vTaskSwitchContext+0x42>
	__asm volatile
 8003e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e76:	f383 8811 	msr	BASEPRI, r3
 8003e7a:	f3bf 8f6f 	isb	sy
 8003e7e:	f3bf 8f4f 	dsb	sy
 8003e82:	607b      	str	r3, [r7, #4]
}
 8003e84:	bf00      	nop
 8003e86:	bf00      	nop
 8003e88:	e7fd      	b.n	8003e86 <vTaskSwitchContext+0x3e>
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	60fb      	str	r3, [r7, #12]
 8003e90:	491c      	ldr	r1, [pc, #112]	@ (8003f04 <vTaskSwitchContext+0xbc>)
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	4613      	mov	r3, r2
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	4413      	add	r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	440b      	add	r3, r1
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d0e3      	beq.n	8003e6c <vTaskSwitchContext+0x24>
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	4413      	add	r3, r2
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	4a15      	ldr	r2, [pc, #84]	@ (8003f04 <vTaskSwitchContext+0xbc>)
 8003eb0:	4413      	add	r3, r2
 8003eb2:	60bb      	str	r3, [r7, #8]
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	605a      	str	r2, [r3, #4]
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	685a      	ldr	r2, [r3, #4]
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	3308      	adds	r3, #8
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d104      	bne.n	8003ed4 <vTaskSwitchContext+0x8c>
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	685a      	ldr	r2, [r3, #4]
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	605a      	str	r2, [r3, #4]
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	4a0b      	ldr	r2, [pc, #44]	@ (8003f08 <vTaskSwitchContext+0xc0>)
 8003edc:	6013      	str	r3, [r2, #0]
 8003ede:	4a08      	ldr	r2, [pc, #32]	@ (8003f00 <vTaskSwitchContext+0xb8>)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003ee4:	4b08      	ldr	r3, [pc, #32]	@ (8003f08 <vTaskSwitchContext+0xc0>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	3354      	adds	r3, #84	@ 0x54
 8003eea:	4a08      	ldr	r2, [pc, #32]	@ (8003f0c <vTaskSwitchContext+0xc4>)
 8003eec:	6013      	str	r3, [r2, #0]
}
 8003eee:	bf00      	nop
 8003ef0:	3714      	adds	r7, #20
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bc80      	pop	{r7}
 8003ef6:	4770      	bx	lr
 8003ef8:	20000db4 	.word	0x20000db4
 8003efc:	20000da0 	.word	0x20000da0
 8003f00:	20000d94 	.word	0x20000d94
 8003f04:	200008bc 	.word	0x200008bc
 8003f08:	200008b8 	.word	0x200008b8
 8003f0c:	20000010 	.word	0x20000010

08003f10 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d10b      	bne.n	8003f38 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f24:	f383 8811 	msr	BASEPRI, r3
 8003f28:	f3bf 8f6f 	isb	sy
 8003f2c:	f3bf 8f4f 	dsb	sy
 8003f30:	60fb      	str	r3, [r7, #12]
}
 8003f32:	bf00      	nop
 8003f34:	bf00      	nop
 8003f36:	e7fd      	b.n	8003f34 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f38:	4b07      	ldr	r3, [pc, #28]	@ (8003f58 <vTaskPlaceOnEventList+0x48>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	3318      	adds	r3, #24
 8003f3e:	4619      	mov	r1, r3
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f7fe fae1 	bl	8002508 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003f46:	2101      	movs	r1, #1
 8003f48:	6838      	ldr	r0, [r7, #0]
 8003f4a:	f000 fb87 	bl	800465c <prvAddCurrentTaskToDelayedList>
}
 8003f4e:	bf00      	nop
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	200008b8 	.word	0x200008b8

08003f5c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b086      	sub	sp, #24
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d10b      	bne.n	8003f86 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f72:	f383 8811 	msr	BASEPRI, r3
 8003f76:	f3bf 8f6f 	isb	sy
 8003f7a:	f3bf 8f4f 	dsb	sy
 8003f7e:	617b      	str	r3, [r7, #20]
}
 8003f80:	bf00      	nop
 8003f82:	bf00      	nop
 8003f84:	e7fd      	b.n	8003f82 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f86:	4b0a      	ldr	r3, [pc, #40]	@ (8003fb0 <vTaskPlaceOnEventListRestricted+0x54>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	3318      	adds	r3, #24
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f7fe fa97 	bl	80024c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d002      	beq.n	8003fa0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f9e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003fa0:	6879      	ldr	r1, [r7, #4]
 8003fa2:	68b8      	ldr	r0, [r7, #8]
 8003fa4:	f000 fb5a 	bl	800465c <prvAddCurrentTaskToDelayedList>
	}
 8003fa8:	bf00      	nop
 8003faa:	3718      	adds	r7, #24
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	200008b8 	.word	0x200008b8

08003fb4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b086      	sub	sp, #24
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d10b      	bne.n	8003fe2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fce:	f383 8811 	msr	BASEPRI, r3
 8003fd2:	f3bf 8f6f 	isb	sy
 8003fd6:	f3bf 8f4f 	dsb	sy
 8003fda:	60fb      	str	r3, [r7, #12]
}
 8003fdc:	bf00      	nop
 8003fde:	bf00      	nop
 8003fe0:	e7fd      	b.n	8003fde <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	3318      	adds	r3, #24
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7fe fac6 	bl	8002578 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003fec:	4b1d      	ldr	r3, [pc, #116]	@ (8004064 <xTaskRemoveFromEventList+0xb0>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d11d      	bne.n	8004030 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	3304      	adds	r3, #4
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7fe fabd 	bl	8002578 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004002:	4b19      	ldr	r3, [pc, #100]	@ (8004068 <xTaskRemoveFromEventList+0xb4>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	429a      	cmp	r2, r3
 8004008:	d903      	bls.n	8004012 <xTaskRemoveFromEventList+0x5e>
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800400e:	4a16      	ldr	r2, [pc, #88]	@ (8004068 <xTaskRemoveFromEventList+0xb4>)
 8004010:	6013      	str	r3, [r2, #0]
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004016:	4613      	mov	r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	4413      	add	r3, r2
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	4a13      	ldr	r2, [pc, #76]	@ (800406c <xTaskRemoveFromEventList+0xb8>)
 8004020:	441a      	add	r2, r3
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	3304      	adds	r3, #4
 8004026:	4619      	mov	r1, r3
 8004028:	4610      	mov	r0, r2
 800402a:	f7fe fa4a 	bl	80024c2 <vListInsertEnd>
 800402e:	e005      	b.n	800403c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	3318      	adds	r3, #24
 8004034:	4619      	mov	r1, r3
 8004036:	480e      	ldr	r0, [pc, #56]	@ (8004070 <xTaskRemoveFromEventList+0xbc>)
 8004038:	f7fe fa43 	bl	80024c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004040:	4b0c      	ldr	r3, [pc, #48]	@ (8004074 <xTaskRemoveFromEventList+0xc0>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004046:	429a      	cmp	r2, r3
 8004048:	d905      	bls.n	8004056 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800404a:	2301      	movs	r3, #1
 800404c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800404e:	4b0a      	ldr	r3, [pc, #40]	@ (8004078 <xTaskRemoveFromEventList+0xc4>)
 8004050:	2201      	movs	r2, #1
 8004052:	601a      	str	r2, [r3, #0]
 8004054:	e001      	b.n	800405a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004056:	2300      	movs	r3, #0
 8004058:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800405a:	697b      	ldr	r3, [r7, #20]
}
 800405c:	4618      	mov	r0, r3
 800405e:	3718      	adds	r7, #24
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}
 8004064:	20000db4 	.word	0x20000db4
 8004068:	20000d94 	.word	0x20000d94
 800406c:	200008bc 	.word	0x200008bc
 8004070:	20000d4c 	.word	0x20000d4c
 8004074:	200008b8 	.word	0x200008b8
 8004078:	20000da0 	.word	0x20000da0

0800407c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004084:	4b06      	ldr	r3, [pc, #24]	@ (80040a0 <vTaskInternalSetTimeOutState+0x24>)
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800408c:	4b05      	ldr	r3, [pc, #20]	@ (80040a4 <vTaskInternalSetTimeOutState+0x28>)
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	605a      	str	r2, [r3, #4]
}
 8004094:	bf00      	nop
 8004096:	370c      	adds	r7, #12
 8004098:	46bd      	mov	sp, r7
 800409a:	bc80      	pop	{r7}
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	20000da4 	.word	0x20000da4
 80040a4:	20000d90 	.word	0x20000d90

080040a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b088      	sub	sp, #32
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10b      	bne.n	80040d0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80040b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040bc:	f383 8811 	msr	BASEPRI, r3
 80040c0:	f3bf 8f6f 	isb	sy
 80040c4:	f3bf 8f4f 	dsb	sy
 80040c8:	613b      	str	r3, [r7, #16]
}
 80040ca:	bf00      	nop
 80040cc:	bf00      	nop
 80040ce:	e7fd      	b.n	80040cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d10b      	bne.n	80040ee <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80040d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040da:	f383 8811 	msr	BASEPRI, r3
 80040de:	f3bf 8f6f 	isb	sy
 80040e2:	f3bf 8f4f 	dsb	sy
 80040e6:	60fb      	str	r3, [r7, #12]
}
 80040e8:	bf00      	nop
 80040ea:	bf00      	nop
 80040ec:	e7fd      	b.n	80040ea <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80040ee:	f000 ff55 	bl	8004f9c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80040f2:	4b1d      	ldr	r3, [pc, #116]	@ (8004168 <xTaskCheckForTimeOut+0xc0>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	69ba      	ldr	r2, [r7, #24]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800410a:	d102      	bne.n	8004112 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800410c:	2300      	movs	r3, #0
 800410e:	61fb      	str	r3, [r7, #28]
 8004110:	e023      	b.n	800415a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	4b15      	ldr	r3, [pc, #84]	@ (800416c <xTaskCheckForTimeOut+0xc4>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	429a      	cmp	r2, r3
 800411c:	d007      	beq.n	800412e <xTaskCheckForTimeOut+0x86>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	69ba      	ldr	r2, [r7, #24]
 8004124:	429a      	cmp	r2, r3
 8004126:	d302      	bcc.n	800412e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004128:	2301      	movs	r3, #1
 800412a:	61fb      	str	r3, [r7, #28]
 800412c:	e015      	b.n	800415a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	697a      	ldr	r2, [r7, #20]
 8004134:	429a      	cmp	r2, r3
 8004136:	d20b      	bcs.n	8004150 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	1ad2      	subs	r2, r2, r3
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004144:	6878      	ldr	r0, [r7, #4]
 8004146:	f7ff ff99 	bl	800407c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800414a:	2300      	movs	r3, #0
 800414c:	61fb      	str	r3, [r7, #28]
 800414e:	e004      	b.n	800415a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	2200      	movs	r2, #0
 8004154:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004156:	2301      	movs	r3, #1
 8004158:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800415a:	f000 ff4f 	bl	8004ffc <vPortExitCritical>

	return xReturn;
 800415e:	69fb      	ldr	r3, [r7, #28]
}
 8004160:	4618      	mov	r0, r3
 8004162:	3720      	adds	r7, #32
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	20000d90 	.word	0x20000d90
 800416c:	20000da4 	.word	0x20000da4

08004170 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004170:	b480      	push	{r7}
 8004172:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004174:	4b03      	ldr	r3, [pc, #12]	@ (8004184 <vTaskMissedYield+0x14>)
 8004176:	2201      	movs	r2, #1
 8004178:	601a      	str	r2, [r3, #0]
}
 800417a:	bf00      	nop
 800417c:	46bd      	mov	sp, r7
 800417e:	bc80      	pop	{r7}
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	20000da0 	.word	0x20000da0

08004188 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004190:	f000 f852 	bl	8004238 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004194:	4b06      	ldr	r3, [pc, #24]	@ (80041b0 <prvIdleTask+0x28>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d9f9      	bls.n	8004190 <prvIdleTask+0x8>
			{
				taskYIELD();
 800419c:	4b05      	ldr	r3, [pc, #20]	@ (80041b4 <prvIdleTask+0x2c>)
 800419e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041a2:	601a      	str	r2, [r3, #0]
 80041a4:	f3bf 8f4f 	dsb	sy
 80041a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80041ac:	e7f0      	b.n	8004190 <prvIdleTask+0x8>
 80041ae:	bf00      	nop
 80041b0:	200008bc 	.word	0x200008bc
 80041b4:	e000ed04 	.word	0xe000ed04

080041b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b082      	sub	sp, #8
 80041bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80041be:	2300      	movs	r3, #0
 80041c0:	607b      	str	r3, [r7, #4]
 80041c2:	e00c      	b.n	80041de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80041c4:	687a      	ldr	r2, [r7, #4]
 80041c6:	4613      	mov	r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	4413      	add	r3, r2
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	4a12      	ldr	r2, [pc, #72]	@ (8004218 <prvInitialiseTaskLists+0x60>)
 80041d0:	4413      	add	r3, r2
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7fe f94a 	bl	800246c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	3301      	adds	r3, #1
 80041dc:	607b      	str	r3, [r7, #4]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2b37      	cmp	r3, #55	@ 0x37
 80041e2:	d9ef      	bls.n	80041c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80041e4:	480d      	ldr	r0, [pc, #52]	@ (800421c <prvInitialiseTaskLists+0x64>)
 80041e6:	f7fe f941 	bl	800246c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80041ea:	480d      	ldr	r0, [pc, #52]	@ (8004220 <prvInitialiseTaskLists+0x68>)
 80041ec:	f7fe f93e 	bl	800246c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80041f0:	480c      	ldr	r0, [pc, #48]	@ (8004224 <prvInitialiseTaskLists+0x6c>)
 80041f2:	f7fe f93b 	bl	800246c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80041f6:	480c      	ldr	r0, [pc, #48]	@ (8004228 <prvInitialiseTaskLists+0x70>)
 80041f8:	f7fe f938 	bl	800246c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80041fc:	480b      	ldr	r0, [pc, #44]	@ (800422c <prvInitialiseTaskLists+0x74>)
 80041fe:	f7fe f935 	bl	800246c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004202:	4b0b      	ldr	r3, [pc, #44]	@ (8004230 <prvInitialiseTaskLists+0x78>)
 8004204:	4a05      	ldr	r2, [pc, #20]	@ (800421c <prvInitialiseTaskLists+0x64>)
 8004206:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004208:	4b0a      	ldr	r3, [pc, #40]	@ (8004234 <prvInitialiseTaskLists+0x7c>)
 800420a:	4a05      	ldr	r2, [pc, #20]	@ (8004220 <prvInitialiseTaskLists+0x68>)
 800420c:	601a      	str	r2, [r3, #0]
}
 800420e:	bf00      	nop
 8004210:	3708      	adds	r7, #8
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	200008bc 	.word	0x200008bc
 800421c:	20000d1c 	.word	0x20000d1c
 8004220:	20000d30 	.word	0x20000d30
 8004224:	20000d4c 	.word	0x20000d4c
 8004228:	20000d60 	.word	0x20000d60
 800422c:	20000d78 	.word	0x20000d78
 8004230:	20000d44 	.word	0x20000d44
 8004234:	20000d48 	.word	0x20000d48

08004238 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800423e:	e019      	b.n	8004274 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004240:	f000 feac 	bl	8004f9c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004244:	4b10      	ldr	r3, [pc, #64]	@ (8004288 <prvCheckTasksWaitingTermination+0x50>)
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	3304      	adds	r3, #4
 8004250:	4618      	mov	r0, r3
 8004252:	f7fe f991 	bl	8002578 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004256:	4b0d      	ldr	r3, [pc, #52]	@ (800428c <prvCheckTasksWaitingTermination+0x54>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	3b01      	subs	r3, #1
 800425c:	4a0b      	ldr	r2, [pc, #44]	@ (800428c <prvCheckTasksWaitingTermination+0x54>)
 800425e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004260:	4b0b      	ldr	r3, [pc, #44]	@ (8004290 <prvCheckTasksWaitingTermination+0x58>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	3b01      	subs	r3, #1
 8004266:	4a0a      	ldr	r2, [pc, #40]	@ (8004290 <prvCheckTasksWaitingTermination+0x58>)
 8004268:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800426a:	f000 fec7 	bl	8004ffc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 f810 	bl	8004294 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004274:	4b06      	ldr	r3, [pc, #24]	@ (8004290 <prvCheckTasksWaitingTermination+0x58>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d1e1      	bne.n	8004240 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800427c:	bf00      	nop
 800427e:	bf00      	nop
 8004280:	3708      	adds	r7, #8
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	20000d60 	.word	0x20000d60
 800428c:	20000d8c 	.word	0x20000d8c
 8004290:	20000d74 	.word	0x20000d74

08004294 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	3354      	adds	r3, #84	@ 0x54
 80042a0:	4618      	mov	r0, r3
 80042a2:	f001 f993 	bl	80055cc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d108      	bne.n	80042c2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b4:	4618      	mov	r0, r3
 80042b6:	f001 f841 	bl	800533c <vPortFree>
				vPortFree( pxTCB );
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f001 f83e 	bl	800533c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80042c0:	e019      	b.n	80042f6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d103      	bne.n	80042d4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f001 f835 	bl	800533c <vPortFree>
	}
 80042d2:	e010      	b.n	80042f6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d00b      	beq.n	80042f6 <prvDeleteTCB+0x62>
	__asm volatile
 80042de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042e2:	f383 8811 	msr	BASEPRI, r3
 80042e6:	f3bf 8f6f 	isb	sy
 80042ea:	f3bf 8f4f 	dsb	sy
 80042ee:	60fb      	str	r3, [r7, #12]
}
 80042f0:	bf00      	nop
 80042f2:	bf00      	nop
 80042f4:	e7fd      	b.n	80042f2 <prvDeleteTCB+0x5e>
	}
 80042f6:	bf00      	nop
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
	...

08004300 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004306:	4b0c      	ldr	r3, [pc, #48]	@ (8004338 <prvResetNextTaskUnblockTime+0x38>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d104      	bne.n	800431a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004310:	4b0a      	ldr	r3, [pc, #40]	@ (800433c <prvResetNextTaskUnblockTime+0x3c>)
 8004312:	f04f 32ff 	mov.w	r2, #4294967295
 8004316:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004318:	e008      	b.n	800432c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800431a:	4b07      	ldr	r3, [pc, #28]	@ (8004338 <prvResetNextTaskUnblockTime+0x38>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	4a04      	ldr	r2, [pc, #16]	@ (800433c <prvResetNextTaskUnblockTime+0x3c>)
 800432a:	6013      	str	r3, [r2, #0]
}
 800432c:	bf00      	nop
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	bc80      	pop	{r7}
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	20000d44 	.word	0x20000d44
 800433c:	20000dac 	.word	0x20000dac

08004340 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004346:	4b0b      	ldr	r3, [pc, #44]	@ (8004374 <xTaskGetSchedulerState+0x34>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d102      	bne.n	8004354 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800434e:	2301      	movs	r3, #1
 8004350:	607b      	str	r3, [r7, #4]
 8004352:	e008      	b.n	8004366 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004354:	4b08      	ldr	r3, [pc, #32]	@ (8004378 <xTaskGetSchedulerState+0x38>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d102      	bne.n	8004362 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800435c:	2302      	movs	r3, #2
 800435e:	607b      	str	r3, [r7, #4]
 8004360:	e001      	b.n	8004366 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004362:	2300      	movs	r3, #0
 8004364:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004366:	687b      	ldr	r3, [r7, #4]
	}
 8004368:	4618      	mov	r0, r3
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	bc80      	pop	{r7}
 8004370:	4770      	bx	lr
 8004372:	bf00      	nop
 8004374:	20000d98 	.word	0x20000d98
 8004378:	20000db4 	.word	0x20000db4

0800437c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004388:	2300      	movs	r3, #0
 800438a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d051      	beq.n	8004436 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004396:	4b2a      	ldr	r3, [pc, #168]	@ (8004440 <xTaskPriorityInherit+0xc4>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800439c:	429a      	cmp	r2, r3
 800439e:	d241      	bcs.n	8004424 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	699b      	ldr	r3, [r3, #24]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	db06      	blt.n	80043b6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043a8:	4b25      	ldr	r3, [pc, #148]	@ (8004440 <xTaskPriorityInherit+0xc4>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ae:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	6959      	ldr	r1, [r3, #20]
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043be:	4613      	mov	r3, r2
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	4413      	add	r3, r2
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	4a1f      	ldr	r2, [pc, #124]	@ (8004444 <xTaskPriorityInherit+0xc8>)
 80043c8:	4413      	add	r3, r2
 80043ca:	4299      	cmp	r1, r3
 80043cc:	d122      	bne.n	8004414 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	3304      	adds	r3, #4
 80043d2:	4618      	mov	r0, r3
 80043d4:	f7fe f8d0 	bl	8002578 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80043d8:	4b19      	ldr	r3, [pc, #100]	@ (8004440 <xTaskPriorityInherit+0xc4>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043e6:	4b18      	ldr	r3, [pc, #96]	@ (8004448 <xTaskPriorityInherit+0xcc>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d903      	bls.n	80043f6 <xTaskPriorityInherit+0x7a>
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f2:	4a15      	ldr	r2, [pc, #84]	@ (8004448 <xTaskPriorityInherit+0xcc>)
 80043f4:	6013      	str	r3, [r2, #0]
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043fa:	4613      	mov	r3, r2
 80043fc:	009b      	lsls	r3, r3, #2
 80043fe:	4413      	add	r3, r2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	4a10      	ldr	r2, [pc, #64]	@ (8004444 <xTaskPriorityInherit+0xc8>)
 8004404:	441a      	add	r2, r3
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	3304      	adds	r3, #4
 800440a:	4619      	mov	r1, r3
 800440c:	4610      	mov	r0, r2
 800440e:	f7fe f858 	bl	80024c2 <vListInsertEnd>
 8004412:	e004      	b.n	800441e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004414:	4b0a      	ldr	r3, [pc, #40]	@ (8004440 <xTaskPriorityInherit+0xc4>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800441e:	2301      	movs	r3, #1
 8004420:	60fb      	str	r3, [r7, #12]
 8004422:	e008      	b.n	8004436 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004428:	4b05      	ldr	r3, [pc, #20]	@ (8004440 <xTaskPriorityInherit+0xc4>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800442e:	429a      	cmp	r2, r3
 8004430:	d201      	bcs.n	8004436 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004432:	2301      	movs	r3, #1
 8004434:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004436:	68fb      	ldr	r3, [r7, #12]
	}
 8004438:	4618      	mov	r0, r3
 800443a:	3710      	adds	r7, #16
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	200008b8 	.word	0x200008b8
 8004444:	200008bc 	.word	0x200008bc
 8004448:	20000d94 	.word	0x20000d94

0800444c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800444c:	b580      	push	{r7, lr}
 800444e:	b086      	sub	sp, #24
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004458:	2300      	movs	r3, #0
 800445a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d058      	beq.n	8004514 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004462:	4b2f      	ldr	r3, [pc, #188]	@ (8004520 <xTaskPriorityDisinherit+0xd4>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	429a      	cmp	r2, r3
 800446a:	d00b      	beq.n	8004484 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800446c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004470:	f383 8811 	msr	BASEPRI, r3
 8004474:	f3bf 8f6f 	isb	sy
 8004478:	f3bf 8f4f 	dsb	sy
 800447c:	60fb      	str	r3, [r7, #12]
}
 800447e:	bf00      	nop
 8004480:	bf00      	nop
 8004482:	e7fd      	b.n	8004480 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004488:	2b00      	cmp	r3, #0
 800448a:	d10b      	bne.n	80044a4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800448c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004490:	f383 8811 	msr	BASEPRI, r3
 8004494:	f3bf 8f6f 	isb	sy
 8004498:	f3bf 8f4f 	dsb	sy
 800449c:	60bb      	str	r3, [r7, #8]
}
 800449e:	bf00      	nop
 80044a0:	bf00      	nop
 80044a2:	e7fd      	b.n	80044a0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044a8:	1e5a      	subs	r2, r3, #1
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d02c      	beq.n	8004514 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d128      	bne.n	8004514 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	3304      	adds	r3, #4
 80044c6:	4618      	mov	r0, r3
 80044c8:	f7fe f856 	bl	8002578 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044e4:	4b0f      	ldr	r3, [pc, #60]	@ (8004524 <xTaskPriorityDisinherit+0xd8>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d903      	bls.n	80044f4 <xTaskPriorityDisinherit+0xa8>
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f0:	4a0c      	ldr	r2, [pc, #48]	@ (8004524 <xTaskPriorityDisinherit+0xd8>)
 80044f2:	6013      	str	r3, [r2, #0]
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044f8:	4613      	mov	r3, r2
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	4413      	add	r3, r2
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	4a09      	ldr	r2, [pc, #36]	@ (8004528 <xTaskPriorityDisinherit+0xdc>)
 8004502:	441a      	add	r2, r3
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	3304      	adds	r3, #4
 8004508:	4619      	mov	r1, r3
 800450a:	4610      	mov	r0, r2
 800450c:	f7fd ffd9 	bl	80024c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004510:	2301      	movs	r3, #1
 8004512:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004514:	697b      	ldr	r3, [r7, #20]
	}
 8004516:	4618      	mov	r0, r3
 8004518:	3718      	adds	r7, #24
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	200008b8 	.word	0x200008b8
 8004524:	20000d94 	.word	0x20000d94
 8004528:	200008bc 	.word	0x200008bc

0800452c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800452c:	b580      	push	{r7, lr}
 800452e:	b088      	sub	sp, #32
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800453a:	2301      	movs	r3, #1
 800453c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d06c      	beq.n	800461e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004548:	2b00      	cmp	r3, #0
 800454a:	d10b      	bne.n	8004564 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800454c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004550:	f383 8811 	msr	BASEPRI, r3
 8004554:	f3bf 8f6f 	isb	sy
 8004558:	f3bf 8f4f 	dsb	sy
 800455c:	60fb      	str	r3, [r7, #12]
}
 800455e:	bf00      	nop
 8004560:	bf00      	nop
 8004562:	e7fd      	b.n	8004560 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004568:	683a      	ldr	r2, [r7, #0]
 800456a:	429a      	cmp	r2, r3
 800456c:	d902      	bls.n	8004574 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	61fb      	str	r3, [r7, #28]
 8004572:	e002      	b.n	800457a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004574:	69bb      	ldr	r3, [r7, #24]
 8004576:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004578:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800457e:	69fa      	ldr	r2, [r7, #28]
 8004580:	429a      	cmp	r2, r3
 8004582:	d04c      	beq.n	800461e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004588:	697a      	ldr	r2, [r7, #20]
 800458a:	429a      	cmp	r2, r3
 800458c:	d147      	bne.n	800461e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800458e:	4b26      	ldr	r3, [pc, #152]	@ (8004628 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	69ba      	ldr	r2, [r7, #24]
 8004594:	429a      	cmp	r2, r3
 8004596:	d10b      	bne.n	80045b0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8004598:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800459c:	f383 8811 	msr	BASEPRI, r3
 80045a0:	f3bf 8f6f 	isb	sy
 80045a4:	f3bf 8f4f 	dsb	sy
 80045a8:	60bb      	str	r3, [r7, #8]
}
 80045aa:	bf00      	nop
 80045ac:	bf00      	nop
 80045ae:	e7fd      	b.n	80045ac <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	69fa      	ldr	r2, [r7, #28]
 80045ba:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	db04      	blt.n	80045ce <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80045ca:	69bb      	ldr	r3, [r7, #24]
 80045cc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	6959      	ldr	r1, [r3, #20]
 80045d2:	693a      	ldr	r2, [r7, #16]
 80045d4:	4613      	mov	r3, r2
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	4413      	add	r3, r2
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	4a13      	ldr	r2, [pc, #76]	@ (800462c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80045de:	4413      	add	r3, r2
 80045e0:	4299      	cmp	r1, r3
 80045e2:	d11c      	bne.n	800461e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80045e4:	69bb      	ldr	r3, [r7, #24]
 80045e6:	3304      	adds	r3, #4
 80045e8:	4618      	mov	r0, r3
 80045ea:	f7fd ffc5 	bl	8002578 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80045ee:	69bb      	ldr	r3, [r7, #24]
 80045f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045f2:	4b0f      	ldr	r3, [pc, #60]	@ (8004630 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d903      	bls.n	8004602 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045fe:	4a0c      	ldr	r2, [pc, #48]	@ (8004630 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8004600:	6013      	str	r3, [r2, #0]
 8004602:	69bb      	ldr	r3, [r7, #24]
 8004604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004606:	4613      	mov	r3, r2
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	4413      	add	r3, r2
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	4a07      	ldr	r2, [pc, #28]	@ (800462c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8004610:	441a      	add	r2, r3
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	3304      	adds	r3, #4
 8004616:	4619      	mov	r1, r3
 8004618:	4610      	mov	r0, r2
 800461a:	f7fd ff52 	bl	80024c2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800461e:	bf00      	nop
 8004620:	3720      	adds	r7, #32
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	200008b8 	.word	0x200008b8
 800462c:	200008bc 	.word	0x200008bc
 8004630:	20000d94 	.word	0x20000d94

08004634 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004634:	b480      	push	{r7}
 8004636:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004638:	4b07      	ldr	r3, [pc, #28]	@ (8004658 <pvTaskIncrementMutexHeldCount+0x24>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d004      	beq.n	800464a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004640:	4b05      	ldr	r3, [pc, #20]	@ (8004658 <pvTaskIncrementMutexHeldCount+0x24>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004646:	3201      	adds	r2, #1
 8004648:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800464a:	4b03      	ldr	r3, [pc, #12]	@ (8004658 <pvTaskIncrementMutexHeldCount+0x24>)
 800464c:	681b      	ldr	r3, [r3, #0]
	}
 800464e:	4618      	mov	r0, r3
 8004650:	46bd      	mov	sp, r7
 8004652:	bc80      	pop	{r7}
 8004654:	4770      	bx	lr
 8004656:	bf00      	nop
 8004658:	200008b8 	.word	0x200008b8

0800465c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004666:	4b21      	ldr	r3, [pc, #132]	@ (80046ec <prvAddCurrentTaskToDelayedList+0x90>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800466c:	4b20      	ldr	r3, [pc, #128]	@ (80046f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	3304      	adds	r3, #4
 8004672:	4618      	mov	r0, r3
 8004674:	f7fd ff80 	bl	8002578 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800467e:	d10a      	bne.n	8004696 <prvAddCurrentTaskToDelayedList+0x3a>
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d007      	beq.n	8004696 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004686:	4b1a      	ldr	r3, [pc, #104]	@ (80046f0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	3304      	adds	r3, #4
 800468c:	4619      	mov	r1, r3
 800468e:	4819      	ldr	r0, [pc, #100]	@ (80046f4 <prvAddCurrentTaskToDelayedList+0x98>)
 8004690:	f7fd ff17 	bl	80024c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004694:	e026      	b.n	80046e4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004696:	68fa      	ldr	r2, [r7, #12]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4413      	add	r3, r2
 800469c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800469e:	4b14      	ldr	r3, [pc, #80]	@ (80046f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	68ba      	ldr	r2, [r7, #8]
 80046a4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80046a6:	68ba      	ldr	r2, [r7, #8]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d209      	bcs.n	80046c2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046ae:	4b12      	ldr	r3, [pc, #72]	@ (80046f8 <prvAddCurrentTaskToDelayedList+0x9c>)
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	4b0f      	ldr	r3, [pc, #60]	@ (80046f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	3304      	adds	r3, #4
 80046b8:	4619      	mov	r1, r3
 80046ba:	4610      	mov	r0, r2
 80046bc:	f7fd ff24 	bl	8002508 <vListInsert>
}
 80046c0:	e010      	b.n	80046e4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046c2:	4b0e      	ldr	r3, [pc, #56]	@ (80046fc <prvAddCurrentTaskToDelayedList+0xa0>)
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	4b0a      	ldr	r3, [pc, #40]	@ (80046f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	3304      	adds	r3, #4
 80046cc:	4619      	mov	r1, r3
 80046ce:	4610      	mov	r0, r2
 80046d0:	f7fd ff1a 	bl	8002508 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80046d4:	4b0a      	ldr	r3, [pc, #40]	@ (8004700 <prvAddCurrentTaskToDelayedList+0xa4>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	68ba      	ldr	r2, [r7, #8]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d202      	bcs.n	80046e4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80046de:	4a08      	ldr	r2, [pc, #32]	@ (8004700 <prvAddCurrentTaskToDelayedList+0xa4>)
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	6013      	str	r3, [r2, #0]
}
 80046e4:	bf00      	nop
 80046e6:	3710      	adds	r7, #16
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	20000d90 	.word	0x20000d90
 80046f0:	200008b8 	.word	0x200008b8
 80046f4:	20000d78 	.word	0x20000d78
 80046f8:	20000d48 	.word	0x20000d48
 80046fc:	20000d44 	.word	0x20000d44
 8004700:	20000dac 	.word	0x20000dac

08004704 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b08a      	sub	sp, #40	@ 0x28
 8004708:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800470a:	2300      	movs	r3, #0
 800470c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800470e:	f000 fb11 	bl	8004d34 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004712:	4b1d      	ldr	r3, [pc, #116]	@ (8004788 <xTimerCreateTimerTask+0x84>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d021      	beq.n	800475e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800471a:	2300      	movs	r3, #0
 800471c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800471e:	2300      	movs	r3, #0
 8004720:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004722:	1d3a      	adds	r2, r7, #4
 8004724:	f107 0108 	add.w	r1, r7, #8
 8004728:	f107 030c 	add.w	r3, r7, #12
 800472c:	4618      	mov	r0, r3
 800472e:	f7fd fe83 	bl	8002438 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004732:	6879      	ldr	r1, [r7, #4]
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	68fa      	ldr	r2, [r7, #12]
 8004738:	9202      	str	r2, [sp, #8]
 800473a:	9301      	str	r3, [sp, #4]
 800473c:	2302      	movs	r3, #2
 800473e:	9300      	str	r3, [sp, #0]
 8004740:	2300      	movs	r3, #0
 8004742:	460a      	mov	r2, r1
 8004744:	4911      	ldr	r1, [pc, #68]	@ (800478c <xTimerCreateTimerTask+0x88>)
 8004746:	4812      	ldr	r0, [pc, #72]	@ (8004790 <xTimerCreateTimerTask+0x8c>)
 8004748:	f7fe ffa6 	bl	8003698 <xTaskCreateStatic>
 800474c:	4603      	mov	r3, r0
 800474e:	4a11      	ldr	r2, [pc, #68]	@ (8004794 <xTimerCreateTimerTask+0x90>)
 8004750:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004752:	4b10      	ldr	r3, [pc, #64]	@ (8004794 <xTimerCreateTimerTask+0x90>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800475a:	2301      	movs	r3, #1
 800475c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d10b      	bne.n	800477c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004768:	f383 8811 	msr	BASEPRI, r3
 800476c:	f3bf 8f6f 	isb	sy
 8004770:	f3bf 8f4f 	dsb	sy
 8004774:	613b      	str	r3, [r7, #16]
}
 8004776:	bf00      	nop
 8004778:	bf00      	nop
 800477a:	e7fd      	b.n	8004778 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800477c:	697b      	ldr	r3, [r7, #20]
}
 800477e:	4618      	mov	r0, r3
 8004780:	3718      	adds	r7, #24
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	20000de8 	.word	0x20000de8
 800478c:	080060c0 	.word	0x080060c0
 8004790:	080048d1 	.word	0x080048d1
 8004794:	20000dec 	.word	0x20000dec

08004798 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b08a      	sub	sp, #40	@ 0x28
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	607a      	str	r2, [r7, #4]
 80047a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80047a6:	2300      	movs	r3, #0
 80047a8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d10b      	bne.n	80047c8 <xTimerGenericCommand+0x30>
	__asm volatile
 80047b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047b4:	f383 8811 	msr	BASEPRI, r3
 80047b8:	f3bf 8f6f 	isb	sy
 80047bc:	f3bf 8f4f 	dsb	sy
 80047c0:	623b      	str	r3, [r7, #32]
}
 80047c2:	bf00      	nop
 80047c4:	bf00      	nop
 80047c6:	e7fd      	b.n	80047c4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80047c8:	4b19      	ldr	r3, [pc, #100]	@ (8004830 <xTimerGenericCommand+0x98>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d02a      	beq.n	8004826 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	2b05      	cmp	r3, #5
 80047e0:	dc18      	bgt.n	8004814 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80047e2:	f7ff fdad 	bl	8004340 <xTaskGetSchedulerState>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d109      	bne.n	8004800 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80047ec:	4b10      	ldr	r3, [pc, #64]	@ (8004830 <xTimerGenericCommand+0x98>)
 80047ee:	6818      	ldr	r0, [r3, #0]
 80047f0:	f107 0110 	add.w	r1, r7, #16
 80047f4:	2300      	movs	r3, #0
 80047f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047f8:	f7fe f89c 	bl	8002934 <xQueueGenericSend>
 80047fc:	6278      	str	r0, [r7, #36]	@ 0x24
 80047fe:	e012      	b.n	8004826 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004800:	4b0b      	ldr	r3, [pc, #44]	@ (8004830 <xTimerGenericCommand+0x98>)
 8004802:	6818      	ldr	r0, [r3, #0]
 8004804:	f107 0110 	add.w	r1, r7, #16
 8004808:	2300      	movs	r3, #0
 800480a:	2200      	movs	r2, #0
 800480c:	f7fe f892 	bl	8002934 <xQueueGenericSend>
 8004810:	6278      	str	r0, [r7, #36]	@ 0x24
 8004812:	e008      	b.n	8004826 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004814:	4b06      	ldr	r3, [pc, #24]	@ (8004830 <xTimerGenericCommand+0x98>)
 8004816:	6818      	ldr	r0, [r3, #0]
 8004818:	f107 0110 	add.w	r1, r7, #16
 800481c:	2300      	movs	r3, #0
 800481e:	683a      	ldr	r2, [r7, #0]
 8004820:	f7fe f98a 	bl	8002b38 <xQueueGenericSendFromISR>
 8004824:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004828:	4618      	mov	r0, r3
 800482a:	3728      	adds	r7, #40	@ 0x28
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}
 8004830:	20000de8 	.word	0x20000de8

08004834 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b088      	sub	sp, #32
 8004838:	af02      	add	r7, sp, #8
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800483e:	4b23      	ldr	r3, [pc, #140]	@ (80048cc <prvProcessExpiredTimer+0x98>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	3304      	adds	r3, #4
 800484c:	4618      	mov	r0, r3
 800484e:	f7fd fe93 	bl	8002578 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004858:	f003 0304 	and.w	r3, r3, #4
 800485c:	2b00      	cmp	r3, #0
 800485e:	d023      	beq.n	80048a8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	699a      	ldr	r2, [r3, #24]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	18d1      	adds	r1, r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	683a      	ldr	r2, [r7, #0]
 800486c:	6978      	ldr	r0, [r7, #20]
 800486e:	f000 f8d3 	bl	8004a18 <prvInsertTimerInActiveList>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d020      	beq.n	80048ba <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004878:	2300      	movs	r3, #0
 800487a:	9300      	str	r3, [sp, #0]
 800487c:	2300      	movs	r3, #0
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	2100      	movs	r1, #0
 8004882:	6978      	ldr	r0, [r7, #20]
 8004884:	f7ff ff88 	bl	8004798 <xTimerGenericCommand>
 8004888:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d114      	bne.n	80048ba <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004894:	f383 8811 	msr	BASEPRI, r3
 8004898:	f3bf 8f6f 	isb	sy
 800489c:	f3bf 8f4f 	dsb	sy
 80048a0:	60fb      	str	r3, [r7, #12]
}
 80048a2:	bf00      	nop
 80048a4:	bf00      	nop
 80048a6:	e7fd      	b.n	80048a4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048ae:	f023 0301 	bic.w	r3, r3, #1
 80048b2:	b2da      	uxtb	r2, r3
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	6978      	ldr	r0, [r7, #20]
 80048c0:	4798      	blx	r3
}
 80048c2:	bf00      	nop
 80048c4:	3718      	adds	r7, #24
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	20000de0 	.word	0x20000de0

080048d0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80048d8:	f107 0308 	add.w	r3, r7, #8
 80048dc:	4618      	mov	r0, r3
 80048de:	f000 f859 	bl	8004994 <prvGetNextExpireTime>
 80048e2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	4619      	mov	r1, r3
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f000 f805 	bl	80048f8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80048ee:	f000 f8d5 	bl	8004a9c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80048f2:	bf00      	nop
 80048f4:	e7f0      	b.n	80048d8 <prvTimerTask+0x8>
	...

080048f8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004902:	f7ff f92d 	bl	8003b60 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004906:	f107 0308 	add.w	r3, r7, #8
 800490a:	4618      	mov	r0, r3
 800490c:	f000 f864 	bl	80049d8 <prvSampleTimeNow>
 8004910:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d130      	bne.n	800497a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d10a      	bne.n	8004934 <prvProcessTimerOrBlockTask+0x3c>
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	429a      	cmp	r2, r3
 8004924:	d806      	bhi.n	8004934 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004926:	f7ff f929 	bl	8003b7c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800492a:	68f9      	ldr	r1, [r7, #12]
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	f7ff ff81 	bl	8004834 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004932:	e024      	b.n	800497e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d008      	beq.n	800494c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800493a:	4b13      	ldr	r3, [pc, #76]	@ (8004988 <prvProcessTimerOrBlockTask+0x90>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <prvProcessTimerOrBlockTask+0x50>
 8004944:	2301      	movs	r3, #1
 8004946:	e000      	b.n	800494a <prvProcessTimerOrBlockTask+0x52>
 8004948:	2300      	movs	r3, #0
 800494a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800494c:	4b0f      	ldr	r3, [pc, #60]	@ (800498c <prvProcessTimerOrBlockTask+0x94>)
 800494e:	6818      	ldr	r0, [r3, #0]
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	683a      	ldr	r2, [r7, #0]
 8004958:	4619      	mov	r1, r3
 800495a:	f7fe fe69 	bl	8003630 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800495e:	f7ff f90d 	bl	8003b7c <xTaskResumeAll>
 8004962:	4603      	mov	r3, r0
 8004964:	2b00      	cmp	r3, #0
 8004966:	d10a      	bne.n	800497e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004968:	4b09      	ldr	r3, [pc, #36]	@ (8004990 <prvProcessTimerOrBlockTask+0x98>)
 800496a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800496e:	601a      	str	r2, [r3, #0]
 8004970:	f3bf 8f4f 	dsb	sy
 8004974:	f3bf 8f6f 	isb	sy
}
 8004978:	e001      	b.n	800497e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800497a:	f7ff f8ff 	bl	8003b7c <xTaskResumeAll>
}
 800497e:	bf00      	nop
 8004980:	3710      	adds	r7, #16
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	20000de4 	.word	0x20000de4
 800498c:	20000de8 	.word	0x20000de8
 8004990:	e000ed04 	.word	0xe000ed04

08004994 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004994:	b480      	push	{r7}
 8004996:	b085      	sub	sp, #20
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800499c:	4b0d      	ldr	r3, [pc, #52]	@ (80049d4 <prvGetNextExpireTime+0x40>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <prvGetNextExpireTime+0x16>
 80049a6:	2201      	movs	r2, #1
 80049a8:	e000      	b.n	80049ac <prvGetNextExpireTime+0x18>
 80049aa:	2200      	movs	r2, #0
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d105      	bne.n	80049c4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80049b8:	4b06      	ldr	r3, [pc, #24]	@ (80049d4 <prvGetNextExpireTime+0x40>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	60fb      	str	r3, [r7, #12]
 80049c2:	e001      	b.n	80049c8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80049c4:	2300      	movs	r3, #0
 80049c6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80049c8:	68fb      	ldr	r3, [r7, #12]
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3714      	adds	r7, #20
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bc80      	pop	{r7}
 80049d2:	4770      	bx	lr
 80049d4:	20000de0 	.word	0x20000de0

080049d8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b084      	sub	sp, #16
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80049e0:	f7ff f96a 	bl	8003cb8 <xTaskGetTickCount>
 80049e4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80049e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004a14 <prvSampleTimeNow+0x3c>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d205      	bcs.n	80049fc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80049f0:	f000 f93a 	bl	8004c68 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	601a      	str	r2, [r3, #0]
 80049fa:	e002      	b.n	8004a02 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004a02:	4a04      	ldr	r2, [pc, #16]	@ (8004a14 <prvSampleTimeNow+0x3c>)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004a08:	68fb      	ldr	r3, [r7, #12]
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3710      	adds	r7, #16
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	20000df0 	.word	0x20000df0

08004a18 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	607a      	str	r2, [r7, #4]
 8004a24:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004a26:	2300      	movs	r3, #0
 8004a28:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	68ba      	ldr	r2, [r7, #8]
 8004a2e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	68fa      	ldr	r2, [r7, #12]
 8004a34:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004a36:	68ba      	ldr	r2, [r7, #8]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d812      	bhi.n	8004a64 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	1ad2      	subs	r2, r2, r3
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	699b      	ldr	r3, [r3, #24]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d302      	bcc.n	8004a52 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	617b      	str	r3, [r7, #20]
 8004a50:	e01b      	b.n	8004a8a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004a52:	4b10      	ldr	r3, [pc, #64]	@ (8004a94 <prvInsertTimerInActiveList+0x7c>)
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	3304      	adds	r3, #4
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	4610      	mov	r0, r2
 8004a5e:	f7fd fd53 	bl	8002508 <vListInsert>
 8004a62:	e012      	b.n	8004a8a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004a64:	687a      	ldr	r2, [r7, #4]
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d206      	bcs.n	8004a7a <prvInsertTimerInActiveList+0x62>
 8004a6c:	68ba      	ldr	r2, [r7, #8]
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d302      	bcc.n	8004a7a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004a74:	2301      	movs	r3, #1
 8004a76:	617b      	str	r3, [r7, #20]
 8004a78:	e007      	b.n	8004a8a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004a7a:	4b07      	ldr	r3, [pc, #28]	@ (8004a98 <prvInsertTimerInActiveList+0x80>)
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	3304      	adds	r3, #4
 8004a82:	4619      	mov	r1, r3
 8004a84:	4610      	mov	r0, r2
 8004a86:	f7fd fd3f 	bl	8002508 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004a8a:	697b      	ldr	r3, [r7, #20]
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3718      	adds	r7, #24
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	20000de4 	.word	0x20000de4
 8004a98:	20000de0 	.word	0x20000de0

08004a9c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b08e      	sub	sp, #56	@ 0x38
 8004aa0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004aa2:	e0ce      	b.n	8004c42 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	da19      	bge.n	8004ade <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004aaa:	1d3b      	adds	r3, r7, #4
 8004aac:	3304      	adds	r3, #4
 8004aae:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d10b      	bne.n	8004ace <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aba:	f383 8811 	msr	BASEPRI, r3
 8004abe:	f3bf 8f6f 	isb	sy
 8004ac2:	f3bf 8f4f 	dsb	sy
 8004ac6:	61fb      	str	r3, [r7, #28]
}
 8004ac8:	bf00      	nop
 8004aca:	bf00      	nop
 8004acc:	e7fd      	b.n	8004aca <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ad4:	6850      	ldr	r0, [r2, #4]
 8004ad6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ad8:	6892      	ldr	r2, [r2, #8]
 8004ada:	4611      	mov	r1, r2
 8004adc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	f2c0 80ae 	blt.w	8004c42 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aec:	695b      	ldr	r3, [r3, #20]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d004      	beq.n	8004afc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af4:	3304      	adds	r3, #4
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7fd fd3e 	bl	8002578 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004afc:	463b      	mov	r3, r7
 8004afe:	4618      	mov	r0, r3
 8004b00:	f7ff ff6a 	bl	80049d8 <prvSampleTimeNow>
 8004b04:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b09      	cmp	r3, #9
 8004b0a:	f200 8097 	bhi.w	8004c3c <prvProcessReceivedCommands+0x1a0>
 8004b0e:	a201      	add	r2, pc, #4	@ (adr r2, 8004b14 <prvProcessReceivedCommands+0x78>)
 8004b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b14:	08004b3d 	.word	0x08004b3d
 8004b18:	08004b3d 	.word	0x08004b3d
 8004b1c:	08004b3d 	.word	0x08004b3d
 8004b20:	08004bb3 	.word	0x08004bb3
 8004b24:	08004bc7 	.word	0x08004bc7
 8004b28:	08004c13 	.word	0x08004c13
 8004b2c:	08004b3d 	.word	0x08004b3d
 8004b30:	08004b3d 	.word	0x08004b3d
 8004b34:	08004bb3 	.word	0x08004bb3
 8004b38:	08004bc7 	.word	0x08004bc7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b3e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b42:	f043 0301 	orr.w	r3, r3, #1
 8004b46:	b2da      	uxtb	r2, r3
 8004b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b4a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004b4e:	68ba      	ldr	r2, [r7, #8]
 8004b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b52:	699b      	ldr	r3, [r3, #24]
 8004b54:	18d1      	adds	r1, r2, r3
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b5c:	f7ff ff5c 	bl	8004a18 <prvInsertTimerInActiveList>
 8004b60:	4603      	mov	r3, r0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d06c      	beq.n	8004c40 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b6c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b74:	f003 0304 	and.w	r3, r3, #4
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d061      	beq.n	8004c40 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004b7c:	68ba      	ldr	r2, [r7, #8]
 8004b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	441a      	add	r2, r3
 8004b84:	2300      	movs	r3, #0
 8004b86:	9300      	str	r3, [sp, #0]
 8004b88:	2300      	movs	r3, #0
 8004b8a:	2100      	movs	r1, #0
 8004b8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b8e:	f7ff fe03 	bl	8004798 <xTimerGenericCommand>
 8004b92:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004b94:	6a3b      	ldr	r3, [r7, #32]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d152      	bne.n	8004c40 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b9e:	f383 8811 	msr	BASEPRI, r3
 8004ba2:	f3bf 8f6f 	isb	sy
 8004ba6:	f3bf 8f4f 	dsb	sy
 8004baa:	61bb      	str	r3, [r7, #24]
}
 8004bac:	bf00      	nop
 8004bae:	bf00      	nop
 8004bb0:	e7fd      	b.n	8004bae <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004bb8:	f023 0301 	bic.w	r3, r3, #1
 8004bbc:	b2da      	uxtb	r2, r3
 8004bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004bc4:	e03d      	b.n	8004c42 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004bcc:	f043 0301 	orr.w	r3, r3, #1
 8004bd0:	b2da      	uxtb	r2, r3
 8004bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bd4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004bd8:	68ba      	ldr	r2, [r7, #8]
 8004bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bdc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004be0:	699b      	ldr	r3, [r3, #24]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10b      	bne.n	8004bfe <prvProcessReceivedCommands+0x162>
	__asm volatile
 8004be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bea:	f383 8811 	msr	BASEPRI, r3
 8004bee:	f3bf 8f6f 	isb	sy
 8004bf2:	f3bf 8f4f 	dsb	sy
 8004bf6:	617b      	str	r3, [r7, #20]
}
 8004bf8:	bf00      	nop
 8004bfa:	bf00      	nop
 8004bfc:	e7fd      	b.n	8004bfa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c00:	699a      	ldr	r2, [r3, #24]
 8004c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c04:	18d1      	adds	r1, r2, r3
 8004c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c0c:	f7ff ff04 	bl	8004a18 <prvInsertTimerInActiveList>
					break;
 8004c10:	e017      	b.n	8004c42 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c18:	f003 0302 	and.w	r3, r3, #2
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d103      	bne.n	8004c28 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004c20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c22:	f000 fb8b 	bl	800533c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004c26:	e00c      	b.n	8004c42 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c2a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c2e:	f023 0301 	bic.w	r3, r3, #1
 8004c32:	b2da      	uxtb	r2, r3
 8004c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c36:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004c3a:	e002      	b.n	8004c42 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004c3c:	bf00      	nop
 8004c3e:	e000      	b.n	8004c42 <prvProcessReceivedCommands+0x1a6>
					break;
 8004c40:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004c42:	4b08      	ldr	r3, [pc, #32]	@ (8004c64 <prvProcessReceivedCommands+0x1c8>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	1d39      	adds	r1, r7, #4
 8004c48:	2200      	movs	r2, #0
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7fe f8a2 	bl	8002d94 <xQueueReceive>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	f47f af26 	bne.w	8004aa4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004c58:	bf00      	nop
 8004c5a:	bf00      	nop
 8004c5c:	3730      	adds	r7, #48	@ 0x30
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	20000de8 	.word	0x20000de8

08004c68 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b088      	sub	sp, #32
 8004c6c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004c6e:	e049      	b.n	8004d04 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004c70:	4b2e      	ldr	r3, [pc, #184]	@ (8004d2c <prvSwitchTimerLists+0xc4>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c7a:	4b2c      	ldr	r3, [pc, #176]	@ (8004d2c <prvSwitchTimerLists+0xc4>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	3304      	adds	r3, #4
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f7fd fc75 	bl	8002578 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6a1b      	ldr	r3, [r3, #32]
 8004c92:	68f8      	ldr	r0, [r7, #12]
 8004c94:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c9c:	f003 0304 	and.w	r3, r3, #4
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d02f      	beq.n	8004d04 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	699b      	ldr	r3, [r3, #24]
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	4413      	add	r3, r2
 8004cac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d90e      	bls.n	8004cd4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	68ba      	ldr	r2, [r7, #8]
 8004cba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8004d2c <prvSwitchTimerLists+0xc4>)
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	3304      	adds	r3, #4
 8004cca:	4619      	mov	r1, r3
 8004ccc:	4610      	mov	r0, r2
 8004cce:	f7fd fc1b 	bl	8002508 <vListInsert>
 8004cd2:	e017      	b.n	8004d04 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	9300      	str	r3, [sp, #0]
 8004cd8:	2300      	movs	r3, #0
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	2100      	movs	r1, #0
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f7ff fd5a 	bl	8004798 <xTimerGenericCommand>
 8004ce4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d10b      	bne.n	8004d04 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf0:	f383 8811 	msr	BASEPRI, r3
 8004cf4:	f3bf 8f6f 	isb	sy
 8004cf8:	f3bf 8f4f 	dsb	sy
 8004cfc:	603b      	str	r3, [r7, #0]
}
 8004cfe:	bf00      	nop
 8004d00:	bf00      	nop
 8004d02:	e7fd      	b.n	8004d00 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004d04:	4b09      	ldr	r3, [pc, #36]	@ (8004d2c <prvSwitchTimerLists+0xc4>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1b0      	bne.n	8004c70 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004d0e:	4b07      	ldr	r3, [pc, #28]	@ (8004d2c <prvSwitchTimerLists+0xc4>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004d14:	4b06      	ldr	r3, [pc, #24]	@ (8004d30 <prvSwitchTimerLists+0xc8>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a04      	ldr	r2, [pc, #16]	@ (8004d2c <prvSwitchTimerLists+0xc4>)
 8004d1a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004d1c:	4a04      	ldr	r2, [pc, #16]	@ (8004d30 <prvSwitchTimerLists+0xc8>)
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	6013      	str	r3, [r2, #0]
}
 8004d22:	bf00      	nop
 8004d24:	3718      	adds	r7, #24
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	20000de0 	.word	0x20000de0
 8004d30:	20000de4 	.word	0x20000de4

08004d34 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004d3a:	f000 f92f 	bl	8004f9c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004d3e:	4b15      	ldr	r3, [pc, #84]	@ (8004d94 <prvCheckForValidListAndQueue+0x60>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d120      	bne.n	8004d88 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004d46:	4814      	ldr	r0, [pc, #80]	@ (8004d98 <prvCheckForValidListAndQueue+0x64>)
 8004d48:	f7fd fb90 	bl	800246c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004d4c:	4813      	ldr	r0, [pc, #76]	@ (8004d9c <prvCheckForValidListAndQueue+0x68>)
 8004d4e:	f7fd fb8d 	bl	800246c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004d52:	4b13      	ldr	r3, [pc, #76]	@ (8004da0 <prvCheckForValidListAndQueue+0x6c>)
 8004d54:	4a10      	ldr	r2, [pc, #64]	@ (8004d98 <prvCheckForValidListAndQueue+0x64>)
 8004d56:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004d58:	4b12      	ldr	r3, [pc, #72]	@ (8004da4 <prvCheckForValidListAndQueue+0x70>)
 8004d5a:	4a10      	ldr	r2, [pc, #64]	@ (8004d9c <prvCheckForValidListAndQueue+0x68>)
 8004d5c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004d5e:	2300      	movs	r3, #0
 8004d60:	9300      	str	r3, [sp, #0]
 8004d62:	4b11      	ldr	r3, [pc, #68]	@ (8004da8 <prvCheckForValidListAndQueue+0x74>)
 8004d64:	4a11      	ldr	r2, [pc, #68]	@ (8004dac <prvCheckForValidListAndQueue+0x78>)
 8004d66:	2110      	movs	r1, #16
 8004d68:	200a      	movs	r0, #10
 8004d6a:	f7fd fc99 	bl	80026a0 <xQueueGenericCreateStatic>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	4a08      	ldr	r2, [pc, #32]	@ (8004d94 <prvCheckForValidListAndQueue+0x60>)
 8004d72:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004d74:	4b07      	ldr	r3, [pc, #28]	@ (8004d94 <prvCheckForValidListAndQueue+0x60>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d005      	beq.n	8004d88 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004d7c:	4b05      	ldr	r3, [pc, #20]	@ (8004d94 <prvCheckForValidListAndQueue+0x60>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	490b      	ldr	r1, [pc, #44]	@ (8004db0 <prvCheckForValidListAndQueue+0x7c>)
 8004d82:	4618      	mov	r0, r3
 8004d84:	f7fe fc02 	bl	800358c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d88:	f000 f938 	bl	8004ffc <vPortExitCritical>
}
 8004d8c:	bf00      	nop
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	20000de8 	.word	0x20000de8
 8004d98:	20000db8 	.word	0x20000db8
 8004d9c:	20000dcc 	.word	0x20000dcc
 8004da0:	20000de0 	.word	0x20000de0
 8004da4:	20000de4 	.word	0x20000de4
 8004da8:	20000e94 	.word	0x20000e94
 8004dac:	20000df4 	.word	0x20000df4
 8004db0:	080060c8 	.word	0x080060c8

08004db4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004db4:	b480      	push	{r7}
 8004db6:	b085      	sub	sp, #20
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	3b04      	subs	r3, #4
 8004dc4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004dcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	3b04      	subs	r3, #4
 8004dd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	f023 0201 	bic.w	r2, r3, #1
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	3b04      	subs	r3, #4
 8004de2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004de4:	4a08      	ldr	r2, [pc, #32]	@ (8004e08 <pxPortInitialiseStack+0x54>)
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	3b14      	subs	r3, #20
 8004dee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	3b20      	subs	r3, #32
 8004dfa:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3714      	adds	r7, #20
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bc80      	pop	{r7}
 8004e06:	4770      	bx	lr
 8004e08:	08004e0d 	.word	0x08004e0d

08004e0c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b085      	sub	sp, #20
 8004e10:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004e12:	2300      	movs	r3, #0
 8004e14:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004e16:	4b12      	ldr	r3, [pc, #72]	@ (8004e60 <prvTaskExitError+0x54>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e1e:	d00b      	beq.n	8004e38 <prvTaskExitError+0x2c>
	__asm volatile
 8004e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e24:	f383 8811 	msr	BASEPRI, r3
 8004e28:	f3bf 8f6f 	isb	sy
 8004e2c:	f3bf 8f4f 	dsb	sy
 8004e30:	60fb      	str	r3, [r7, #12]
}
 8004e32:	bf00      	nop
 8004e34:	bf00      	nop
 8004e36:	e7fd      	b.n	8004e34 <prvTaskExitError+0x28>
	__asm volatile
 8004e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e3c:	f383 8811 	msr	BASEPRI, r3
 8004e40:	f3bf 8f6f 	isb	sy
 8004e44:	f3bf 8f4f 	dsb	sy
 8004e48:	60bb      	str	r3, [r7, #8]
}
 8004e4a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004e4c:	bf00      	nop
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d0fc      	beq.n	8004e4e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004e54:	bf00      	nop
 8004e56:	bf00      	nop
 8004e58:	3714      	adds	r7, #20
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bc80      	pop	{r7}
 8004e5e:	4770      	bx	lr
 8004e60:	2000000c 	.word	0x2000000c
	...

08004e70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004e70:	4b07      	ldr	r3, [pc, #28]	@ (8004e90 <pxCurrentTCBConst2>)
 8004e72:	6819      	ldr	r1, [r3, #0]
 8004e74:	6808      	ldr	r0, [r1, #0]
 8004e76:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004e7a:	f380 8809 	msr	PSP, r0
 8004e7e:	f3bf 8f6f 	isb	sy
 8004e82:	f04f 0000 	mov.w	r0, #0
 8004e86:	f380 8811 	msr	BASEPRI, r0
 8004e8a:	f04e 0e0d 	orr.w	lr, lr, #13
 8004e8e:	4770      	bx	lr

08004e90 <pxCurrentTCBConst2>:
 8004e90:	200008b8 	.word	0x200008b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004e94:	bf00      	nop
 8004e96:	bf00      	nop

08004e98 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004e98:	4806      	ldr	r0, [pc, #24]	@ (8004eb4 <prvPortStartFirstTask+0x1c>)
 8004e9a:	6800      	ldr	r0, [r0, #0]
 8004e9c:	6800      	ldr	r0, [r0, #0]
 8004e9e:	f380 8808 	msr	MSP, r0
 8004ea2:	b662      	cpsie	i
 8004ea4:	b661      	cpsie	f
 8004ea6:	f3bf 8f4f 	dsb	sy
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	df00      	svc	0
 8004eb0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004eb2:	bf00      	nop
 8004eb4:	e000ed08 	.word	0xe000ed08

08004eb8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004ebe:	4b32      	ldr	r3, [pc, #200]	@ (8004f88 <xPortStartScheduler+0xd0>)
 8004ec0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	781b      	ldrb	r3, [r3, #0]
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	22ff      	movs	r2, #255	@ 0xff
 8004ece:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004ed8:	78fb      	ldrb	r3, [r7, #3]
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004ee0:	b2da      	uxtb	r2, r3
 8004ee2:	4b2a      	ldr	r3, [pc, #168]	@ (8004f8c <xPortStartScheduler+0xd4>)
 8004ee4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004ee6:	4b2a      	ldr	r3, [pc, #168]	@ (8004f90 <xPortStartScheduler+0xd8>)
 8004ee8:	2207      	movs	r2, #7
 8004eea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004eec:	e009      	b.n	8004f02 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8004eee:	4b28      	ldr	r3, [pc, #160]	@ (8004f90 <xPortStartScheduler+0xd8>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	4a26      	ldr	r2, [pc, #152]	@ (8004f90 <xPortStartScheduler+0xd8>)
 8004ef6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004ef8:	78fb      	ldrb	r3, [r7, #3]
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	005b      	lsls	r3, r3, #1
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004f02:	78fb      	ldrb	r3, [r7, #3]
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f0a:	2b80      	cmp	r3, #128	@ 0x80
 8004f0c:	d0ef      	beq.n	8004eee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004f0e:	4b20      	ldr	r3, [pc, #128]	@ (8004f90 <xPortStartScheduler+0xd8>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f1c3 0307 	rsb	r3, r3, #7
 8004f16:	2b04      	cmp	r3, #4
 8004f18:	d00b      	beq.n	8004f32 <xPortStartScheduler+0x7a>
	__asm volatile
 8004f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f1e:	f383 8811 	msr	BASEPRI, r3
 8004f22:	f3bf 8f6f 	isb	sy
 8004f26:	f3bf 8f4f 	dsb	sy
 8004f2a:	60bb      	str	r3, [r7, #8]
}
 8004f2c:	bf00      	nop
 8004f2e:	bf00      	nop
 8004f30:	e7fd      	b.n	8004f2e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004f32:	4b17      	ldr	r3, [pc, #92]	@ (8004f90 <xPortStartScheduler+0xd8>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	021b      	lsls	r3, r3, #8
 8004f38:	4a15      	ldr	r2, [pc, #84]	@ (8004f90 <xPortStartScheduler+0xd8>)
 8004f3a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004f3c:	4b14      	ldr	r3, [pc, #80]	@ (8004f90 <xPortStartScheduler+0xd8>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004f44:	4a12      	ldr	r2, [pc, #72]	@ (8004f90 <xPortStartScheduler+0xd8>)
 8004f46:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	b2da      	uxtb	r2, r3
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004f50:	4b10      	ldr	r3, [pc, #64]	@ (8004f94 <xPortStartScheduler+0xdc>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a0f      	ldr	r2, [pc, #60]	@ (8004f94 <xPortStartScheduler+0xdc>)
 8004f56:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004f5a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004f5c:	4b0d      	ldr	r3, [pc, #52]	@ (8004f94 <xPortStartScheduler+0xdc>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a0c      	ldr	r2, [pc, #48]	@ (8004f94 <xPortStartScheduler+0xdc>)
 8004f62:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004f66:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004f68:	f000 f8b8 	bl	80050dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8004f98 <xPortStartScheduler+0xe0>)
 8004f6e:	2200      	movs	r2, #0
 8004f70:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004f72:	f7ff ff91 	bl	8004e98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004f76:	f7fe ff67 	bl	8003e48 <vTaskSwitchContext>
	prvTaskExitError();
 8004f7a:	f7ff ff47 	bl	8004e0c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004f7e:	2300      	movs	r3, #0
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	3710      	adds	r7, #16
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}
 8004f88:	e000e400 	.word	0xe000e400
 8004f8c:	20000ee4 	.word	0x20000ee4
 8004f90:	20000ee8 	.word	0x20000ee8
 8004f94:	e000ed20 	.word	0xe000ed20
 8004f98:	2000000c 	.word	0x2000000c

08004f9c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
	__asm volatile
 8004fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fa6:	f383 8811 	msr	BASEPRI, r3
 8004faa:	f3bf 8f6f 	isb	sy
 8004fae:	f3bf 8f4f 	dsb	sy
 8004fb2:	607b      	str	r3, [r7, #4]
}
 8004fb4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8004ff4 <vPortEnterCritical+0x58>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	3301      	adds	r3, #1
 8004fbc:	4a0d      	ldr	r2, [pc, #52]	@ (8004ff4 <vPortEnterCritical+0x58>)
 8004fbe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8004ff4 <vPortEnterCritical+0x58>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d110      	bne.n	8004fea <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ff8 <vPortEnterCritical+0x5c>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00b      	beq.n	8004fea <vPortEnterCritical+0x4e>
	__asm volatile
 8004fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fd6:	f383 8811 	msr	BASEPRI, r3
 8004fda:	f3bf 8f6f 	isb	sy
 8004fde:	f3bf 8f4f 	dsb	sy
 8004fe2:	603b      	str	r3, [r7, #0]
}
 8004fe4:	bf00      	nop
 8004fe6:	bf00      	nop
 8004fe8:	e7fd      	b.n	8004fe6 <vPortEnterCritical+0x4a>
	}
}
 8004fea:	bf00      	nop
 8004fec:	370c      	adds	r7, #12
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bc80      	pop	{r7}
 8004ff2:	4770      	bx	lr
 8004ff4:	2000000c 	.word	0x2000000c
 8004ff8:	e000ed04 	.word	0xe000ed04

08004ffc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005002:	4b12      	ldr	r3, [pc, #72]	@ (800504c <vPortExitCritical+0x50>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d10b      	bne.n	8005022 <vPortExitCritical+0x26>
	__asm volatile
 800500a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800500e:	f383 8811 	msr	BASEPRI, r3
 8005012:	f3bf 8f6f 	isb	sy
 8005016:	f3bf 8f4f 	dsb	sy
 800501a:	607b      	str	r3, [r7, #4]
}
 800501c:	bf00      	nop
 800501e:	bf00      	nop
 8005020:	e7fd      	b.n	800501e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005022:	4b0a      	ldr	r3, [pc, #40]	@ (800504c <vPortExitCritical+0x50>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	3b01      	subs	r3, #1
 8005028:	4a08      	ldr	r2, [pc, #32]	@ (800504c <vPortExitCritical+0x50>)
 800502a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800502c:	4b07      	ldr	r3, [pc, #28]	@ (800504c <vPortExitCritical+0x50>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d105      	bne.n	8005040 <vPortExitCritical+0x44>
 8005034:	2300      	movs	r3, #0
 8005036:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	f383 8811 	msr	BASEPRI, r3
}
 800503e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005040:	bf00      	nop
 8005042:	370c      	adds	r7, #12
 8005044:	46bd      	mov	sp, r7
 8005046:	bc80      	pop	{r7}
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	2000000c 	.word	0x2000000c

08005050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005050:	f3ef 8009 	mrs	r0, PSP
 8005054:	f3bf 8f6f 	isb	sy
 8005058:	4b0d      	ldr	r3, [pc, #52]	@ (8005090 <pxCurrentTCBConst>)
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005060:	6010      	str	r0, [r2, #0]
 8005062:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005066:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800506a:	f380 8811 	msr	BASEPRI, r0
 800506e:	f7fe feeb 	bl	8003e48 <vTaskSwitchContext>
 8005072:	f04f 0000 	mov.w	r0, #0
 8005076:	f380 8811 	msr	BASEPRI, r0
 800507a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800507e:	6819      	ldr	r1, [r3, #0]
 8005080:	6808      	ldr	r0, [r1, #0]
 8005082:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005086:	f380 8809 	msr	PSP, r0
 800508a:	f3bf 8f6f 	isb	sy
 800508e:	4770      	bx	lr

08005090 <pxCurrentTCBConst>:
 8005090:	200008b8 	.word	0x200008b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005094:	bf00      	nop
 8005096:	bf00      	nop

08005098 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0
	__asm volatile
 800509e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050a2:	f383 8811 	msr	BASEPRI, r3
 80050a6:	f3bf 8f6f 	isb	sy
 80050aa:	f3bf 8f4f 	dsb	sy
 80050ae:	607b      	str	r3, [r7, #4]
}
 80050b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80050b2:	f7fe fe0f 	bl	8003cd4 <xTaskIncrementTick>
 80050b6:	4603      	mov	r3, r0
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d003      	beq.n	80050c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80050bc:	4b06      	ldr	r3, [pc, #24]	@ (80050d8 <xPortSysTickHandler+0x40>)
 80050be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050c2:	601a      	str	r2, [r3, #0]
 80050c4:	2300      	movs	r3, #0
 80050c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	f383 8811 	msr	BASEPRI, r3
}
 80050ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80050d0:	bf00      	nop
 80050d2:	3708      	adds	r7, #8
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	e000ed04 	.word	0xe000ed04

080050dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80050dc:	b480      	push	{r7}
 80050de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80050e0:	4b0a      	ldr	r3, [pc, #40]	@ (800510c <vPortSetupTimerInterrupt+0x30>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80050e6:	4b0a      	ldr	r3, [pc, #40]	@ (8005110 <vPortSetupTimerInterrupt+0x34>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80050ec:	4b09      	ldr	r3, [pc, #36]	@ (8005114 <vPortSetupTimerInterrupt+0x38>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a09      	ldr	r2, [pc, #36]	@ (8005118 <vPortSetupTimerInterrupt+0x3c>)
 80050f2:	fba2 2303 	umull	r2, r3, r2, r3
 80050f6:	099b      	lsrs	r3, r3, #6
 80050f8:	4a08      	ldr	r2, [pc, #32]	@ (800511c <vPortSetupTimerInterrupt+0x40>)
 80050fa:	3b01      	subs	r3, #1
 80050fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80050fe:	4b03      	ldr	r3, [pc, #12]	@ (800510c <vPortSetupTimerInterrupt+0x30>)
 8005100:	2207      	movs	r2, #7
 8005102:	601a      	str	r2, [r3, #0]
}
 8005104:	bf00      	nop
 8005106:	46bd      	mov	sp, r7
 8005108:	bc80      	pop	{r7}
 800510a:	4770      	bx	lr
 800510c:	e000e010 	.word	0xe000e010
 8005110:	e000e018 	.word	0xe000e018
 8005114:	20000000 	.word	0x20000000
 8005118:	10624dd3 	.word	0x10624dd3
 800511c:	e000e014 	.word	0xe000e014

08005120 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005120:	b480      	push	{r7}
 8005122:	b085      	sub	sp, #20
 8005124:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005126:	f3ef 8305 	mrs	r3, IPSR
 800512a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2b0f      	cmp	r3, #15
 8005130:	d915      	bls.n	800515e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005132:	4a17      	ldr	r2, [pc, #92]	@ (8005190 <vPortValidateInterruptPriority+0x70>)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	4413      	add	r3, r2
 8005138:	781b      	ldrb	r3, [r3, #0]
 800513a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800513c:	4b15      	ldr	r3, [pc, #84]	@ (8005194 <vPortValidateInterruptPriority+0x74>)
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	7afa      	ldrb	r2, [r7, #11]
 8005142:	429a      	cmp	r2, r3
 8005144:	d20b      	bcs.n	800515e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800514a:	f383 8811 	msr	BASEPRI, r3
 800514e:	f3bf 8f6f 	isb	sy
 8005152:	f3bf 8f4f 	dsb	sy
 8005156:	607b      	str	r3, [r7, #4]
}
 8005158:	bf00      	nop
 800515a:	bf00      	nop
 800515c:	e7fd      	b.n	800515a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800515e:	4b0e      	ldr	r3, [pc, #56]	@ (8005198 <vPortValidateInterruptPriority+0x78>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005166:	4b0d      	ldr	r3, [pc, #52]	@ (800519c <vPortValidateInterruptPriority+0x7c>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	429a      	cmp	r2, r3
 800516c:	d90b      	bls.n	8005186 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800516e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005172:	f383 8811 	msr	BASEPRI, r3
 8005176:	f3bf 8f6f 	isb	sy
 800517a:	f3bf 8f4f 	dsb	sy
 800517e:	603b      	str	r3, [r7, #0]
}
 8005180:	bf00      	nop
 8005182:	bf00      	nop
 8005184:	e7fd      	b.n	8005182 <vPortValidateInterruptPriority+0x62>
	}
 8005186:	bf00      	nop
 8005188:	3714      	adds	r7, #20
 800518a:	46bd      	mov	sp, r7
 800518c:	bc80      	pop	{r7}
 800518e:	4770      	bx	lr
 8005190:	e000e3f0 	.word	0xe000e3f0
 8005194:	20000ee4 	.word	0x20000ee4
 8005198:	e000ed0c 	.word	0xe000ed0c
 800519c:	20000ee8 	.word	0x20000ee8

080051a0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b08a      	sub	sp, #40	@ 0x28
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80051a8:	2300      	movs	r3, #0
 80051aa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80051ac:	f7fe fcd8 	bl	8003b60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80051b0:	4b5c      	ldr	r3, [pc, #368]	@ (8005324 <pvPortMalloc+0x184>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d101      	bne.n	80051bc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80051b8:	f000 f924 	bl	8005404 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80051bc:	4b5a      	ldr	r3, [pc, #360]	@ (8005328 <pvPortMalloc+0x188>)
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	4013      	ands	r3, r2
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	f040 8095 	bne.w	80052f4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d01e      	beq.n	800520e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80051d0:	2208      	movs	r2, #8
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	4413      	add	r3, r2
 80051d6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f003 0307 	and.w	r3, r3, #7
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d015      	beq.n	800520e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f023 0307 	bic.w	r3, r3, #7
 80051e8:	3308      	adds	r3, #8
 80051ea:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f003 0307 	and.w	r3, r3, #7
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d00b      	beq.n	800520e <pvPortMalloc+0x6e>
	__asm volatile
 80051f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051fa:	f383 8811 	msr	BASEPRI, r3
 80051fe:	f3bf 8f6f 	isb	sy
 8005202:	f3bf 8f4f 	dsb	sy
 8005206:	617b      	str	r3, [r7, #20]
}
 8005208:	bf00      	nop
 800520a:	bf00      	nop
 800520c:	e7fd      	b.n	800520a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d06f      	beq.n	80052f4 <pvPortMalloc+0x154>
 8005214:	4b45      	ldr	r3, [pc, #276]	@ (800532c <pvPortMalloc+0x18c>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	429a      	cmp	r2, r3
 800521c:	d86a      	bhi.n	80052f4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800521e:	4b44      	ldr	r3, [pc, #272]	@ (8005330 <pvPortMalloc+0x190>)
 8005220:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005222:	4b43      	ldr	r3, [pc, #268]	@ (8005330 <pvPortMalloc+0x190>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005228:	e004      	b.n	8005234 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800522a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800522e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	429a      	cmp	r2, r3
 800523c:	d903      	bls.n	8005246 <pvPortMalloc+0xa6>
 800523e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1f1      	bne.n	800522a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005246:	4b37      	ldr	r3, [pc, #220]	@ (8005324 <pvPortMalloc+0x184>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800524c:	429a      	cmp	r2, r3
 800524e:	d051      	beq.n	80052f4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005250:	6a3b      	ldr	r3, [r7, #32]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2208      	movs	r2, #8
 8005256:	4413      	add	r3, r2
 8005258:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800525a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	6a3b      	ldr	r3, [r7, #32]
 8005260:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005264:	685a      	ldr	r2, [r3, #4]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	1ad2      	subs	r2, r2, r3
 800526a:	2308      	movs	r3, #8
 800526c:	005b      	lsls	r3, r3, #1
 800526e:	429a      	cmp	r2, r3
 8005270:	d920      	bls.n	80052b4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005272:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4413      	add	r3, r2
 8005278:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800527a:	69bb      	ldr	r3, [r7, #24]
 800527c:	f003 0307 	and.w	r3, r3, #7
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00b      	beq.n	800529c <pvPortMalloc+0xfc>
	__asm volatile
 8005284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005288:	f383 8811 	msr	BASEPRI, r3
 800528c:	f3bf 8f6f 	isb	sy
 8005290:	f3bf 8f4f 	dsb	sy
 8005294:	613b      	str	r3, [r7, #16]
}
 8005296:	bf00      	nop
 8005298:	bf00      	nop
 800529a:	e7fd      	b.n	8005298 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800529c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529e:	685a      	ldr	r2, [r3, #4]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	1ad2      	subs	r2, r2, r3
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80052a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052aa:	687a      	ldr	r2, [r7, #4]
 80052ac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80052ae:	69b8      	ldr	r0, [r7, #24]
 80052b0:	f000 f90a 	bl	80054c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80052b4:	4b1d      	ldr	r3, [pc, #116]	@ (800532c <pvPortMalloc+0x18c>)
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	1ad3      	subs	r3, r2, r3
 80052be:	4a1b      	ldr	r2, [pc, #108]	@ (800532c <pvPortMalloc+0x18c>)
 80052c0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80052c2:	4b1a      	ldr	r3, [pc, #104]	@ (800532c <pvPortMalloc+0x18c>)
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005334 <pvPortMalloc+0x194>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d203      	bcs.n	80052d6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80052ce:	4b17      	ldr	r3, [pc, #92]	@ (800532c <pvPortMalloc+0x18c>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a18      	ldr	r2, [pc, #96]	@ (8005334 <pvPortMalloc+0x194>)
 80052d4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80052d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d8:	685a      	ldr	r2, [r3, #4]
 80052da:	4b13      	ldr	r3, [pc, #76]	@ (8005328 <pvPortMalloc+0x188>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	431a      	orrs	r2, r3
 80052e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80052e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e6:	2200      	movs	r2, #0
 80052e8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80052ea:	4b13      	ldr	r3, [pc, #76]	@ (8005338 <pvPortMalloc+0x198>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	3301      	adds	r3, #1
 80052f0:	4a11      	ldr	r2, [pc, #68]	@ (8005338 <pvPortMalloc+0x198>)
 80052f2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80052f4:	f7fe fc42 	bl	8003b7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80052f8:	69fb      	ldr	r3, [r7, #28]
 80052fa:	f003 0307 	and.w	r3, r3, #7
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d00b      	beq.n	800531a <pvPortMalloc+0x17a>
	__asm volatile
 8005302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005306:	f383 8811 	msr	BASEPRI, r3
 800530a:	f3bf 8f6f 	isb	sy
 800530e:	f3bf 8f4f 	dsb	sy
 8005312:	60fb      	str	r3, [r7, #12]
}
 8005314:	bf00      	nop
 8005316:	bf00      	nop
 8005318:	e7fd      	b.n	8005316 <pvPortMalloc+0x176>
	return pvReturn;
 800531a:	69fb      	ldr	r3, [r7, #28]
}
 800531c:	4618      	mov	r0, r3
 800531e:	3728      	adds	r7, #40	@ 0x28
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}
 8005324:	20001af4 	.word	0x20001af4
 8005328:	20001b08 	.word	0x20001b08
 800532c:	20001af8 	.word	0x20001af8
 8005330:	20001aec 	.word	0x20001aec
 8005334:	20001afc 	.word	0x20001afc
 8005338:	20001b00 	.word	0x20001b00

0800533c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b086      	sub	sp, #24
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d04f      	beq.n	80053ee <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800534e:	2308      	movs	r3, #8
 8005350:	425b      	negs	r3, r3
 8005352:	697a      	ldr	r2, [r7, #20]
 8005354:	4413      	add	r3, r2
 8005356:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	685a      	ldr	r2, [r3, #4]
 8005360:	4b25      	ldr	r3, [pc, #148]	@ (80053f8 <vPortFree+0xbc>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4013      	ands	r3, r2
 8005366:	2b00      	cmp	r3, #0
 8005368:	d10b      	bne.n	8005382 <vPortFree+0x46>
	__asm volatile
 800536a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800536e:	f383 8811 	msr	BASEPRI, r3
 8005372:	f3bf 8f6f 	isb	sy
 8005376:	f3bf 8f4f 	dsb	sy
 800537a:	60fb      	str	r3, [r7, #12]
}
 800537c:	bf00      	nop
 800537e:	bf00      	nop
 8005380:	e7fd      	b.n	800537e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00b      	beq.n	80053a2 <vPortFree+0x66>
	__asm volatile
 800538a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800538e:	f383 8811 	msr	BASEPRI, r3
 8005392:	f3bf 8f6f 	isb	sy
 8005396:	f3bf 8f4f 	dsb	sy
 800539a:	60bb      	str	r3, [r7, #8]
}
 800539c:	bf00      	nop
 800539e:	bf00      	nop
 80053a0:	e7fd      	b.n	800539e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	685a      	ldr	r2, [r3, #4]
 80053a6:	4b14      	ldr	r3, [pc, #80]	@ (80053f8 <vPortFree+0xbc>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4013      	ands	r3, r2
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d01e      	beq.n	80053ee <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d11a      	bne.n	80053ee <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	685a      	ldr	r2, [r3, #4]
 80053bc:	4b0e      	ldr	r3, [pc, #56]	@ (80053f8 <vPortFree+0xbc>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	43db      	mvns	r3, r3
 80053c2:	401a      	ands	r2, r3
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80053c8:	f7fe fbca 	bl	8003b60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	685a      	ldr	r2, [r3, #4]
 80053d0:	4b0a      	ldr	r3, [pc, #40]	@ (80053fc <vPortFree+0xc0>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4413      	add	r3, r2
 80053d6:	4a09      	ldr	r2, [pc, #36]	@ (80053fc <vPortFree+0xc0>)
 80053d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80053da:	6938      	ldr	r0, [r7, #16]
 80053dc:	f000 f874 	bl	80054c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80053e0:	4b07      	ldr	r3, [pc, #28]	@ (8005400 <vPortFree+0xc4>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	3301      	adds	r3, #1
 80053e6:	4a06      	ldr	r2, [pc, #24]	@ (8005400 <vPortFree+0xc4>)
 80053e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80053ea:	f7fe fbc7 	bl	8003b7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80053ee:	bf00      	nop
 80053f0:	3718      	adds	r7, #24
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	20001b08 	.word	0x20001b08
 80053fc:	20001af8 	.word	0x20001af8
 8005400:	20001b04 	.word	0x20001b04

08005404 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005404:	b480      	push	{r7}
 8005406:	b085      	sub	sp, #20
 8005408:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800540a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800540e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005410:	4b27      	ldr	r3, [pc, #156]	@ (80054b0 <prvHeapInit+0xac>)
 8005412:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f003 0307 	and.w	r3, r3, #7
 800541a:	2b00      	cmp	r3, #0
 800541c:	d00c      	beq.n	8005438 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	3307      	adds	r3, #7
 8005422:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f023 0307 	bic.w	r3, r3, #7
 800542a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800542c:	68ba      	ldr	r2, [r7, #8]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	4a1f      	ldr	r2, [pc, #124]	@ (80054b0 <prvHeapInit+0xac>)
 8005434:	4413      	add	r3, r2
 8005436:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800543c:	4a1d      	ldr	r2, [pc, #116]	@ (80054b4 <prvHeapInit+0xb0>)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005442:	4b1c      	ldr	r3, [pc, #112]	@ (80054b4 <prvHeapInit+0xb0>)
 8005444:	2200      	movs	r2, #0
 8005446:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	68ba      	ldr	r2, [r7, #8]
 800544c:	4413      	add	r3, r2
 800544e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005450:	2208      	movs	r2, #8
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	1a9b      	subs	r3, r3, r2
 8005456:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f023 0307 	bic.w	r3, r3, #7
 800545e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	4a15      	ldr	r2, [pc, #84]	@ (80054b8 <prvHeapInit+0xb4>)
 8005464:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005466:	4b14      	ldr	r3, [pc, #80]	@ (80054b8 <prvHeapInit+0xb4>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2200      	movs	r2, #0
 800546c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800546e:	4b12      	ldr	r3, [pc, #72]	@ (80054b8 <prvHeapInit+0xb4>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	2200      	movs	r2, #0
 8005474:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	68fa      	ldr	r2, [r7, #12]
 800547e:	1ad2      	subs	r2, r2, r3
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005484:	4b0c      	ldr	r3, [pc, #48]	@ (80054b8 <prvHeapInit+0xb4>)
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	4a0a      	ldr	r2, [pc, #40]	@ (80054bc <prvHeapInit+0xb8>)
 8005492:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	4a09      	ldr	r2, [pc, #36]	@ (80054c0 <prvHeapInit+0xbc>)
 800549a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800549c:	4b09      	ldr	r3, [pc, #36]	@ (80054c4 <prvHeapInit+0xc0>)
 800549e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80054a2:	601a      	str	r2, [r3, #0]
}
 80054a4:	bf00      	nop
 80054a6:	3714      	adds	r7, #20
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bc80      	pop	{r7}
 80054ac:	4770      	bx	lr
 80054ae:	bf00      	nop
 80054b0:	20000eec 	.word	0x20000eec
 80054b4:	20001aec 	.word	0x20001aec
 80054b8:	20001af4 	.word	0x20001af4
 80054bc:	20001afc 	.word	0x20001afc
 80054c0:	20001af8 	.word	0x20001af8
 80054c4:	20001b08 	.word	0x20001b08

080054c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80054c8:	b480      	push	{r7}
 80054ca:	b085      	sub	sp, #20
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80054d0:	4b27      	ldr	r3, [pc, #156]	@ (8005570 <prvInsertBlockIntoFreeList+0xa8>)
 80054d2:	60fb      	str	r3, [r7, #12]
 80054d4:	e002      	b.n	80054dc <prvInsertBlockIntoFreeList+0x14>
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	60fb      	str	r3, [r7, #12]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	687a      	ldr	r2, [r7, #4]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d8f7      	bhi.n	80054d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	68ba      	ldr	r2, [r7, #8]
 80054f0:	4413      	add	r3, r2
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d108      	bne.n	800550a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	685a      	ldr	r2, [r3, #4]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	441a      	add	r2, r3
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	68ba      	ldr	r2, [r7, #8]
 8005514:	441a      	add	r2, r3
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	429a      	cmp	r2, r3
 800551c:	d118      	bne.n	8005550 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	4b14      	ldr	r3, [pc, #80]	@ (8005574 <prvInsertBlockIntoFreeList+0xac>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	429a      	cmp	r2, r3
 8005528:	d00d      	beq.n	8005546 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	685a      	ldr	r2, [r3, #4]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	441a      	add	r2, r3
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	601a      	str	r2, [r3, #0]
 8005544:	e008      	b.n	8005558 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005546:	4b0b      	ldr	r3, [pc, #44]	@ (8005574 <prvInsertBlockIntoFreeList+0xac>)
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	601a      	str	r2, [r3, #0]
 800554e:	e003      	b.n	8005558 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005558:	68fa      	ldr	r2, [r7, #12]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	429a      	cmp	r2, r3
 800555e:	d002      	beq.n	8005566 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	687a      	ldr	r2, [r7, #4]
 8005564:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005566:	bf00      	nop
 8005568:	3714      	adds	r7, #20
 800556a:	46bd      	mov	sp, r7
 800556c:	bc80      	pop	{r7}
 800556e:	4770      	bx	lr
 8005570:	20001aec 	.word	0x20001aec
 8005574:	20001af4 	.word	0x20001af4

08005578 <siprintf>:
 8005578:	b40e      	push	{r1, r2, r3}
 800557a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800557e:	b510      	push	{r4, lr}
 8005580:	2400      	movs	r4, #0
 8005582:	b09d      	sub	sp, #116	@ 0x74
 8005584:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005586:	9002      	str	r0, [sp, #8]
 8005588:	9006      	str	r0, [sp, #24]
 800558a:	9107      	str	r1, [sp, #28]
 800558c:	9104      	str	r1, [sp, #16]
 800558e:	4809      	ldr	r0, [pc, #36]	@ (80055b4 <siprintf+0x3c>)
 8005590:	4909      	ldr	r1, [pc, #36]	@ (80055b8 <siprintf+0x40>)
 8005592:	f853 2b04 	ldr.w	r2, [r3], #4
 8005596:	9105      	str	r1, [sp, #20]
 8005598:	6800      	ldr	r0, [r0, #0]
 800559a:	a902      	add	r1, sp, #8
 800559c:	9301      	str	r3, [sp, #4]
 800559e:	941b      	str	r4, [sp, #108]	@ 0x6c
 80055a0:	f000 f9fe 	bl	80059a0 <_svfiprintf_r>
 80055a4:	9b02      	ldr	r3, [sp, #8]
 80055a6:	701c      	strb	r4, [r3, #0]
 80055a8:	b01d      	add	sp, #116	@ 0x74
 80055aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055ae:	b003      	add	sp, #12
 80055b0:	4770      	bx	lr
 80055b2:	bf00      	nop
 80055b4:	20000010 	.word	0x20000010
 80055b8:	ffff0208 	.word	0xffff0208

080055bc <memset>:
 80055bc:	4603      	mov	r3, r0
 80055be:	4402      	add	r2, r0
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d100      	bne.n	80055c6 <memset+0xa>
 80055c4:	4770      	bx	lr
 80055c6:	f803 1b01 	strb.w	r1, [r3], #1
 80055ca:	e7f9      	b.n	80055c0 <memset+0x4>

080055cc <_reclaim_reent>:
 80055cc:	4b2d      	ldr	r3, [pc, #180]	@ (8005684 <_reclaim_reent+0xb8>)
 80055ce:	b570      	push	{r4, r5, r6, lr}
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4604      	mov	r4, r0
 80055d4:	4283      	cmp	r3, r0
 80055d6:	d053      	beq.n	8005680 <_reclaim_reent+0xb4>
 80055d8:	69c3      	ldr	r3, [r0, #28]
 80055da:	b31b      	cbz	r3, 8005624 <_reclaim_reent+0x58>
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	b163      	cbz	r3, 80055fa <_reclaim_reent+0x2e>
 80055e0:	2500      	movs	r5, #0
 80055e2:	69e3      	ldr	r3, [r4, #28]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	5959      	ldr	r1, [r3, r5]
 80055e8:	b9b1      	cbnz	r1, 8005618 <_reclaim_reent+0x4c>
 80055ea:	3504      	adds	r5, #4
 80055ec:	2d80      	cmp	r5, #128	@ 0x80
 80055ee:	d1f8      	bne.n	80055e2 <_reclaim_reent+0x16>
 80055f0:	69e3      	ldr	r3, [r4, #28]
 80055f2:	4620      	mov	r0, r4
 80055f4:	68d9      	ldr	r1, [r3, #12]
 80055f6:	f000 f881 	bl	80056fc <_free_r>
 80055fa:	69e3      	ldr	r3, [r4, #28]
 80055fc:	6819      	ldr	r1, [r3, #0]
 80055fe:	b111      	cbz	r1, 8005606 <_reclaim_reent+0x3a>
 8005600:	4620      	mov	r0, r4
 8005602:	f000 f87b 	bl	80056fc <_free_r>
 8005606:	69e3      	ldr	r3, [r4, #28]
 8005608:	689d      	ldr	r5, [r3, #8]
 800560a:	b15d      	cbz	r5, 8005624 <_reclaim_reent+0x58>
 800560c:	4629      	mov	r1, r5
 800560e:	4620      	mov	r0, r4
 8005610:	682d      	ldr	r5, [r5, #0]
 8005612:	f000 f873 	bl	80056fc <_free_r>
 8005616:	e7f8      	b.n	800560a <_reclaim_reent+0x3e>
 8005618:	680e      	ldr	r6, [r1, #0]
 800561a:	4620      	mov	r0, r4
 800561c:	f000 f86e 	bl	80056fc <_free_r>
 8005620:	4631      	mov	r1, r6
 8005622:	e7e1      	b.n	80055e8 <_reclaim_reent+0x1c>
 8005624:	6961      	ldr	r1, [r4, #20]
 8005626:	b111      	cbz	r1, 800562e <_reclaim_reent+0x62>
 8005628:	4620      	mov	r0, r4
 800562a:	f000 f867 	bl	80056fc <_free_r>
 800562e:	69e1      	ldr	r1, [r4, #28]
 8005630:	b111      	cbz	r1, 8005638 <_reclaim_reent+0x6c>
 8005632:	4620      	mov	r0, r4
 8005634:	f000 f862 	bl	80056fc <_free_r>
 8005638:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800563a:	b111      	cbz	r1, 8005642 <_reclaim_reent+0x76>
 800563c:	4620      	mov	r0, r4
 800563e:	f000 f85d 	bl	80056fc <_free_r>
 8005642:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005644:	b111      	cbz	r1, 800564c <_reclaim_reent+0x80>
 8005646:	4620      	mov	r0, r4
 8005648:	f000 f858 	bl	80056fc <_free_r>
 800564c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800564e:	b111      	cbz	r1, 8005656 <_reclaim_reent+0x8a>
 8005650:	4620      	mov	r0, r4
 8005652:	f000 f853 	bl	80056fc <_free_r>
 8005656:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005658:	b111      	cbz	r1, 8005660 <_reclaim_reent+0x94>
 800565a:	4620      	mov	r0, r4
 800565c:	f000 f84e 	bl	80056fc <_free_r>
 8005660:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005662:	b111      	cbz	r1, 800566a <_reclaim_reent+0x9e>
 8005664:	4620      	mov	r0, r4
 8005666:	f000 f849 	bl	80056fc <_free_r>
 800566a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800566c:	b111      	cbz	r1, 8005674 <_reclaim_reent+0xa8>
 800566e:	4620      	mov	r0, r4
 8005670:	f000 f844 	bl	80056fc <_free_r>
 8005674:	6a23      	ldr	r3, [r4, #32]
 8005676:	b11b      	cbz	r3, 8005680 <_reclaim_reent+0xb4>
 8005678:	4620      	mov	r0, r4
 800567a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800567e:	4718      	bx	r3
 8005680:	bd70      	pop	{r4, r5, r6, pc}
 8005682:	bf00      	nop
 8005684:	20000010 	.word	0x20000010

08005688 <__errno>:
 8005688:	4b01      	ldr	r3, [pc, #4]	@ (8005690 <__errno+0x8>)
 800568a:	6818      	ldr	r0, [r3, #0]
 800568c:	4770      	bx	lr
 800568e:	bf00      	nop
 8005690:	20000010 	.word	0x20000010

08005694 <__libc_init_array>:
 8005694:	b570      	push	{r4, r5, r6, lr}
 8005696:	2600      	movs	r6, #0
 8005698:	4d0c      	ldr	r5, [pc, #48]	@ (80056cc <__libc_init_array+0x38>)
 800569a:	4c0d      	ldr	r4, [pc, #52]	@ (80056d0 <__libc_init_array+0x3c>)
 800569c:	1b64      	subs	r4, r4, r5
 800569e:	10a4      	asrs	r4, r4, #2
 80056a0:	42a6      	cmp	r6, r4
 80056a2:	d109      	bne.n	80056b8 <__libc_init_array+0x24>
 80056a4:	f000 fc76 	bl	8005f94 <_init>
 80056a8:	2600      	movs	r6, #0
 80056aa:	4d0a      	ldr	r5, [pc, #40]	@ (80056d4 <__libc_init_array+0x40>)
 80056ac:	4c0a      	ldr	r4, [pc, #40]	@ (80056d8 <__libc_init_array+0x44>)
 80056ae:	1b64      	subs	r4, r4, r5
 80056b0:	10a4      	asrs	r4, r4, #2
 80056b2:	42a6      	cmp	r6, r4
 80056b4:	d105      	bne.n	80056c2 <__libc_init_array+0x2e>
 80056b6:	bd70      	pop	{r4, r5, r6, pc}
 80056b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80056bc:	4798      	blx	r3
 80056be:	3601      	adds	r6, #1
 80056c0:	e7ee      	b.n	80056a0 <__libc_init_array+0xc>
 80056c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80056c6:	4798      	blx	r3
 80056c8:	3601      	adds	r6, #1
 80056ca:	e7f2      	b.n	80056b2 <__libc_init_array+0x1e>
 80056cc:	080061b4 	.word	0x080061b4
 80056d0:	080061b4 	.word	0x080061b4
 80056d4:	080061b4 	.word	0x080061b4
 80056d8:	080061b8 	.word	0x080061b8

080056dc <__retarget_lock_acquire_recursive>:
 80056dc:	4770      	bx	lr

080056de <__retarget_lock_release_recursive>:
 80056de:	4770      	bx	lr

080056e0 <memcpy>:
 80056e0:	440a      	add	r2, r1
 80056e2:	4291      	cmp	r1, r2
 80056e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80056e8:	d100      	bne.n	80056ec <memcpy+0xc>
 80056ea:	4770      	bx	lr
 80056ec:	b510      	push	{r4, lr}
 80056ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056f2:	4291      	cmp	r1, r2
 80056f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056f8:	d1f9      	bne.n	80056ee <memcpy+0xe>
 80056fa:	bd10      	pop	{r4, pc}

080056fc <_free_r>:
 80056fc:	b538      	push	{r3, r4, r5, lr}
 80056fe:	4605      	mov	r5, r0
 8005700:	2900      	cmp	r1, #0
 8005702:	d040      	beq.n	8005786 <_free_r+0x8a>
 8005704:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005708:	1f0c      	subs	r4, r1, #4
 800570a:	2b00      	cmp	r3, #0
 800570c:	bfb8      	it	lt
 800570e:	18e4      	addlt	r4, r4, r3
 8005710:	f000 f8de 	bl	80058d0 <__malloc_lock>
 8005714:	4a1c      	ldr	r2, [pc, #112]	@ (8005788 <_free_r+0x8c>)
 8005716:	6813      	ldr	r3, [r2, #0]
 8005718:	b933      	cbnz	r3, 8005728 <_free_r+0x2c>
 800571a:	6063      	str	r3, [r4, #4]
 800571c:	6014      	str	r4, [r2, #0]
 800571e:	4628      	mov	r0, r5
 8005720:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005724:	f000 b8da 	b.w	80058dc <__malloc_unlock>
 8005728:	42a3      	cmp	r3, r4
 800572a:	d908      	bls.n	800573e <_free_r+0x42>
 800572c:	6820      	ldr	r0, [r4, #0]
 800572e:	1821      	adds	r1, r4, r0
 8005730:	428b      	cmp	r3, r1
 8005732:	bf01      	itttt	eq
 8005734:	6819      	ldreq	r1, [r3, #0]
 8005736:	685b      	ldreq	r3, [r3, #4]
 8005738:	1809      	addeq	r1, r1, r0
 800573a:	6021      	streq	r1, [r4, #0]
 800573c:	e7ed      	b.n	800571a <_free_r+0x1e>
 800573e:	461a      	mov	r2, r3
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	b10b      	cbz	r3, 8005748 <_free_r+0x4c>
 8005744:	42a3      	cmp	r3, r4
 8005746:	d9fa      	bls.n	800573e <_free_r+0x42>
 8005748:	6811      	ldr	r1, [r2, #0]
 800574a:	1850      	adds	r0, r2, r1
 800574c:	42a0      	cmp	r0, r4
 800574e:	d10b      	bne.n	8005768 <_free_r+0x6c>
 8005750:	6820      	ldr	r0, [r4, #0]
 8005752:	4401      	add	r1, r0
 8005754:	1850      	adds	r0, r2, r1
 8005756:	4283      	cmp	r3, r0
 8005758:	6011      	str	r1, [r2, #0]
 800575a:	d1e0      	bne.n	800571e <_free_r+0x22>
 800575c:	6818      	ldr	r0, [r3, #0]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	4408      	add	r0, r1
 8005762:	6010      	str	r0, [r2, #0]
 8005764:	6053      	str	r3, [r2, #4]
 8005766:	e7da      	b.n	800571e <_free_r+0x22>
 8005768:	d902      	bls.n	8005770 <_free_r+0x74>
 800576a:	230c      	movs	r3, #12
 800576c:	602b      	str	r3, [r5, #0]
 800576e:	e7d6      	b.n	800571e <_free_r+0x22>
 8005770:	6820      	ldr	r0, [r4, #0]
 8005772:	1821      	adds	r1, r4, r0
 8005774:	428b      	cmp	r3, r1
 8005776:	bf01      	itttt	eq
 8005778:	6819      	ldreq	r1, [r3, #0]
 800577a:	685b      	ldreq	r3, [r3, #4]
 800577c:	1809      	addeq	r1, r1, r0
 800577e:	6021      	streq	r1, [r4, #0]
 8005780:	6063      	str	r3, [r4, #4]
 8005782:	6054      	str	r4, [r2, #4]
 8005784:	e7cb      	b.n	800571e <_free_r+0x22>
 8005786:	bd38      	pop	{r3, r4, r5, pc}
 8005788:	20001c50 	.word	0x20001c50

0800578c <sbrk_aligned>:
 800578c:	b570      	push	{r4, r5, r6, lr}
 800578e:	4e0f      	ldr	r6, [pc, #60]	@ (80057cc <sbrk_aligned+0x40>)
 8005790:	460c      	mov	r4, r1
 8005792:	6831      	ldr	r1, [r6, #0]
 8005794:	4605      	mov	r5, r0
 8005796:	b911      	cbnz	r1, 800579e <sbrk_aligned+0x12>
 8005798:	f000 fba8 	bl	8005eec <_sbrk_r>
 800579c:	6030      	str	r0, [r6, #0]
 800579e:	4621      	mov	r1, r4
 80057a0:	4628      	mov	r0, r5
 80057a2:	f000 fba3 	bl	8005eec <_sbrk_r>
 80057a6:	1c43      	adds	r3, r0, #1
 80057a8:	d103      	bne.n	80057b2 <sbrk_aligned+0x26>
 80057aa:	f04f 34ff 	mov.w	r4, #4294967295
 80057ae:	4620      	mov	r0, r4
 80057b0:	bd70      	pop	{r4, r5, r6, pc}
 80057b2:	1cc4      	adds	r4, r0, #3
 80057b4:	f024 0403 	bic.w	r4, r4, #3
 80057b8:	42a0      	cmp	r0, r4
 80057ba:	d0f8      	beq.n	80057ae <sbrk_aligned+0x22>
 80057bc:	1a21      	subs	r1, r4, r0
 80057be:	4628      	mov	r0, r5
 80057c0:	f000 fb94 	bl	8005eec <_sbrk_r>
 80057c4:	3001      	adds	r0, #1
 80057c6:	d1f2      	bne.n	80057ae <sbrk_aligned+0x22>
 80057c8:	e7ef      	b.n	80057aa <sbrk_aligned+0x1e>
 80057ca:	bf00      	nop
 80057cc:	20001c4c 	.word	0x20001c4c

080057d0 <_malloc_r>:
 80057d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057d4:	1ccd      	adds	r5, r1, #3
 80057d6:	f025 0503 	bic.w	r5, r5, #3
 80057da:	3508      	adds	r5, #8
 80057dc:	2d0c      	cmp	r5, #12
 80057de:	bf38      	it	cc
 80057e0:	250c      	movcc	r5, #12
 80057e2:	2d00      	cmp	r5, #0
 80057e4:	4606      	mov	r6, r0
 80057e6:	db01      	blt.n	80057ec <_malloc_r+0x1c>
 80057e8:	42a9      	cmp	r1, r5
 80057ea:	d904      	bls.n	80057f6 <_malloc_r+0x26>
 80057ec:	230c      	movs	r3, #12
 80057ee:	6033      	str	r3, [r6, #0]
 80057f0:	2000      	movs	r0, #0
 80057f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80058cc <_malloc_r+0xfc>
 80057fa:	f000 f869 	bl	80058d0 <__malloc_lock>
 80057fe:	f8d8 3000 	ldr.w	r3, [r8]
 8005802:	461c      	mov	r4, r3
 8005804:	bb44      	cbnz	r4, 8005858 <_malloc_r+0x88>
 8005806:	4629      	mov	r1, r5
 8005808:	4630      	mov	r0, r6
 800580a:	f7ff ffbf 	bl	800578c <sbrk_aligned>
 800580e:	1c43      	adds	r3, r0, #1
 8005810:	4604      	mov	r4, r0
 8005812:	d158      	bne.n	80058c6 <_malloc_r+0xf6>
 8005814:	f8d8 4000 	ldr.w	r4, [r8]
 8005818:	4627      	mov	r7, r4
 800581a:	2f00      	cmp	r7, #0
 800581c:	d143      	bne.n	80058a6 <_malloc_r+0xd6>
 800581e:	2c00      	cmp	r4, #0
 8005820:	d04b      	beq.n	80058ba <_malloc_r+0xea>
 8005822:	6823      	ldr	r3, [r4, #0]
 8005824:	4639      	mov	r1, r7
 8005826:	4630      	mov	r0, r6
 8005828:	eb04 0903 	add.w	r9, r4, r3
 800582c:	f000 fb5e 	bl	8005eec <_sbrk_r>
 8005830:	4581      	cmp	r9, r0
 8005832:	d142      	bne.n	80058ba <_malloc_r+0xea>
 8005834:	6821      	ldr	r1, [r4, #0]
 8005836:	4630      	mov	r0, r6
 8005838:	1a6d      	subs	r5, r5, r1
 800583a:	4629      	mov	r1, r5
 800583c:	f7ff ffa6 	bl	800578c <sbrk_aligned>
 8005840:	3001      	adds	r0, #1
 8005842:	d03a      	beq.n	80058ba <_malloc_r+0xea>
 8005844:	6823      	ldr	r3, [r4, #0]
 8005846:	442b      	add	r3, r5
 8005848:	6023      	str	r3, [r4, #0]
 800584a:	f8d8 3000 	ldr.w	r3, [r8]
 800584e:	685a      	ldr	r2, [r3, #4]
 8005850:	bb62      	cbnz	r2, 80058ac <_malloc_r+0xdc>
 8005852:	f8c8 7000 	str.w	r7, [r8]
 8005856:	e00f      	b.n	8005878 <_malloc_r+0xa8>
 8005858:	6822      	ldr	r2, [r4, #0]
 800585a:	1b52      	subs	r2, r2, r5
 800585c:	d420      	bmi.n	80058a0 <_malloc_r+0xd0>
 800585e:	2a0b      	cmp	r2, #11
 8005860:	d917      	bls.n	8005892 <_malloc_r+0xc2>
 8005862:	1961      	adds	r1, r4, r5
 8005864:	42a3      	cmp	r3, r4
 8005866:	6025      	str	r5, [r4, #0]
 8005868:	bf18      	it	ne
 800586a:	6059      	strne	r1, [r3, #4]
 800586c:	6863      	ldr	r3, [r4, #4]
 800586e:	bf08      	it	eq
 8005870:	f8c8 1000 	streq.w	r1, [r8]
 8005874:	5162      	str	r2, [r4, r5]
 8005876:	604b      	str	r3, [r1, #4]
 8005878:	4630      	mov	r0, r6
 800587a:	f000 f82f 	bl	80058dc <__malloc_unlock>
 800587e:	f104 000b 	add.w	r0, r4, #11
 8005882:	1d23      	adds	r3, r4, #4
 8005884:	f020 0007 	bic.w	r0, r0, #7
 8005888:	1ac2      	subs	r2, r0, r3
 800588a:	bf1c      	itt	ne
 800588c:	1a1b      	subne	r3, r3, r0
 800588e:	50a3      	strne	r3, [r4, r2]
 8005890:	e7af      	b.n	80057f2 <_malloc_r+0x22>
 8005892:	6862      	ldr	r2, [r4, #4]
 8005894:	42a3      	cmp	r3, r4
 8005896:	bf0c      	ite	eq
 8005898:	f8c8 2000 	streq.w	r2, [r8]
 800589c:	605a      	strne	r2, [r3, #4]
 800589e:	e7eb      	b.n	8005878 <_malloc_r+0xa8>
 80058a0:	4623      	mov	r3, r4
 80058a2:	6864      	ldr	r4, [r4, #4]
 80058a4:	e7ae      	b.n	8005804 <_malloc_r+0x34>
 80058a6:	463c      	mov	r4, r7
 80058a8:	687f      	ldr	r7, [r7, #4]
 80058aa:	e7b6      	b.n	800581a <_malloc_r+0x4a>
 80058ac:	461a      	mov	r2, r3
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	42a3      	cmp	r3, r4
 80058b2:	d1fb      	bne.n	80058ac <_malloc_r+0xdc>
 80058b4:	2300      	movs	r3, #0
 80058b6:	6053      	str	r3, [r2, #4]
 80058b8:	e7de      	b.n	8005878 <_malloc_r+0xa8>
 80058ba:	230c      	movs	r3, #12
 80058bc:	4630      	mov	r0, r6
 80058be:	6033      	str	r3, [r6, #0]
 80058c0:	f000 f80c 	bl	80058dc <__malloc_unlock>
 80058c4:	e794      	b.n	80057f0 <_malloc_r+0x20>
 80058c6:	6005      	str	r5, [r0, #0]
 80058c8:	e7d6      	b.n	8005878 <_malloc_r+0xa8>
 80058ca:	bf00      	nop
 80058cc:	20001c50 	.word	0x20001c50

080058d0 <__malloc_lock>:
 80058d0:	4801      	ldr	r0, [pc, #4]	@ (80058d8 <__malloc_lock+0x8>)
 80058d2:	f7ff bf03 	b.w	80056dc <__retarget_lock_acquire_recursive>
 80058d6:	bf00      	nop
 80058d8:	20001c48 	.word	0x20001c48

080058dc <__malloc_unlock>:
 80058dc:	4801      	ldr	r0, [pc, #4]	@ (80058e4 <__malloc_unlock+0x8>)
 80058de:	f7ff befe 	b.w	80056de <__retarget_lock_release_recursive>
 80058e2:	bf00      	nop
 80058e4:	20001c48 	.word	0x20001c48

080058e8 <__ssputs_r>:
 80058e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058ec:	461f      	mov	r7, r3
 80058ee:	688e      	ldr	r6, [r1, #8]
 80058f0:	4682      	mov	sl, r0
 80058f2:	42be      	cmp	r6, r7
 80058f4:	460c      	mov	r4, r1
 80058f6:	4690      	mov	r8, r2
 80058f8:	680b      	ldr	r3, [r1, #0]
 80058fa:	d82d      	bhi.n	8005958 <__ssputs_r+0x70>
 80058fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005900:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005904:	d026      	beq.n	8005954 <__ssputs_r+0x6c>
 8005906:	6965      	ldr	r5, [r4, #20]
 8005908:	6909      	ldr	r1, [r1, #16]
 800590a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800590e:	eba3 0901 	sub.w	r9, r3, r1
 8005912:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005916:	1c7b      	adds	r3, r7, #1
 8005918:	444b      	add	r3, r9
 800591a:	106d      	asrs	r5, r5, #1
 800591c:	429d      	cmp	r5, r3
 800591e:	bf38      	it	cc
 8005920:	461d      	movcc	r5, r3
 8005922:	0553      	lsls	r3, r2, #21
 8005924:	d527      	bpl.n	8005976 <__ssputs_r+0x8e>
 8005926:	4629      	mov	r1, r5
 8005928:	f7ff ff52 	bl	80057d0 <_malloc_r>
 800592c:	4606      	mov	r6, r0
 800592e:	b360      	cbz	r0, 800598a <__ssputs_r+0xa2>
 8005930:	464a      	mov	r2, r9
 8005932:	6921      	ldr	r1, [r4, #16]
 8005934:	f7ff fed4 	bl	80056e0 <memcpy>
 8005938:	89a3      	ldrh	r3, [r4, #12]
 800593a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800593e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005942:	81a3      	strh	r3, [r4, #12]
 8005944:	6126      	str	r6, [r4, #16]
 8005946:	444e      	add	r6, r9
 8005948:	6026      	str	r6, [r4, #0]
 800594a:	463e      	mov	r6, r7
 800594c:	6165      	str	r5, [r4, #20]
 800594e:	eba5 0509 	sub.w	r5, r5, r9
 8005952:	60a5      	str	r5, [r4, #8]
 8005954:	42be      	cmp	r6, r7
 8005956:	d900      	bls.n	800595a <__ssputs_r+0x72>
 8005958:	463e      	mov	r6, r7
 800595a:	4632      	mov	r2, r6
 800595c:	4641      	mov	r1, r8
 800595e:	6820      	ldr	r0, [r4, #0]
 8005960:	f000 faaa 	bl	8005eb8 <memmove>
 8005964:	2000      	movs	r0, #0
 8005966:	68a3      	ldr	r3, [r4, #8]
 8005968:	1b9b      	subs	r3, r3, r6
 800596a:	60a3      	str	r3, [r4, #8]
 800596c:	6823      	ldr	r3, [r4, #0]
 800596e:	4433      	add	r3, r6
 8005970:	6023      	str	r3, [r4, #0]
 8005972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005976:	462a      	mov	r2, r5
 8005978:	f000 fad6 	bl	8005f28 <_realloc_r>
 800597c:	4606      	mov	r6, r0
 800597e:	2800      	cmp	r0, #0
 8005980:	d1e0      	bne.n	8005944 <__ssputs_r+0x5c>
 8005982:	4650      	mov	r0, sl
 8005984:	6921      	ldr	r1, [r4, #16]
 8005986:	f7ff feb9 	bl	80056fc <_free_r>
 800598a:	230c      	movs	r3, #12
 800598c:	f8ca 3000 	str.w	r3, [sl]
 8005990:	89a3      	ldrh	r3, [r4, #12]
 8005992:	f04f 30ff 	mov.w	r0, #4294967295
 8005996:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800599a:	81a3      	strh	r3, [r4, #12]
 800599c:	e7e9      	b.n	8005972 <__ssputs_r+0x8a>
	...

080059a0 <_svfiprintf_r>:
 80059a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059a4:	4698      	mov	r8, r3
 80059a6:	898b      	ldrh	r3, [r1, #12]
 80059a8:	4607      	mov	r7, r0
 80059aa:	061b      	lsls	r3, r3, #24
 80059ac:	460d      	mov	r5, r1
 80059ae:	4614      	mov	r4, r2
 80059b0:	b09d      	sub	sp, #116	@ 0x74
 80059b2:	d510      	bpl.n	80059d6 <_svfiprintf_r+0x36>
 80059b4:	690b      	ldr	r3, [r1, #16]
 80059b6:	b973      	cbnz	r3, 80059d6 <_svfiprintf_r+0x36>
 80059b8:	2140      	movs	r1, #64	@ 0x40
 80059ba:	f7ff ff09 	bl	80057d0 <_malloc_r>
 80059be:	6028      	str	r0, [r5, #0]
 80059c0:	6128      	str	r0, [r5, #16]
 80059c2:	b930      	cbnz	r0, 80059d2 <_svfiprintf_r+0x32>
 80059c4:	230c      	movs	r3, #12
 80059c6:	603b      	str	r3, [r7, #0]
 80059c8:	f04f 30ff 	mov.w	r0, #4294967295
 80059cc:	b01d      	add	sp, #116	@ 0x74
 80059ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059d2:	2340      	movs	r3, #64	@ 0x40
 80059d4:	616b      	str	r3, [r5, #20]
 80059d6:	2300      	movs	r3, #0
 80059d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80059da:	2320      	movs	r3, #32
 80059dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80059e0:	2330      	movs	r3, #48	@ 0x30
 80059e2:	f04f 0901 	mov.w	r9, #1
 80059e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80059ea:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005b84 <_svfiprintf_r+0x1e4>
 80059ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80059f2:	4623      	mov	r3, r4
 80059f4:	469a      	mov	sl, r3
 80059f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059fa:	b10a      	cbz	r2, 8005a00 <_svfiprintf_r+0x60>
 80059fc:	2a25      	cmp	r2, #37	@ 0x25
 80059fe:	d1f9      	bne.n	80059f4 <_svfiprintf_r+0x54>
 8005a00:	ebba 0b04 	subs.w	fp, sl, r4
 8005a04:	d00b      	beq.n	8005a1e <_svfiprintf_r+0x7e>
 8005a06:	465b      	mov	r3, fp
 8005a08:	4622      	mov	r2, r4
 8005a0a:	4629      	mov	r1, r5
 8005a0c:	4638      	mov	r0, r7
 8005a0e:	f7ff ff6b 	bl	80058e8 <__ssputs_r>
 8005a12:	3001      	adds	r0, #1
 8005a14:	f000 80a7 	beq.w	8005b66 <_svfiprintf_r+0x1c6>
 8005a18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a1a:	445a      	add	r2, fp
 8005a1c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005a1e:	f89a 3000 	ldrb.w	r3, [sl]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	f000 809f 	beq.w	8005b66 <_svfiprintf_r+0x1c6>
 8005a28:	2300      	movs	r3, #0
 8005a2a:	f04f 32ff 	mov.w	r2, #4294967295
 8005a2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a32:	f10a 0a01 	add.w	sl, sl, #1
 8005a36:	9304      	str	r3, [sp, #16]
 8005a38:	9307      	str	r3, [sp, #28]
 8005a3a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005a3e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005a40:	4654      	mov	r4, sl
 8005a42:	2205      	movs	r2, #5
 8005a44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a48:	484e      	ldr	r0, [pc, #312]	@ (8005b84 <_svfiprintf_r+0x1e4>)
 8005a4a:	f000 fa5f 	bl	8005f0c <memchr>
 8005a4e:	9a04      	ldr	r2, [sp, #16]
 8005a50:	b9d8      	cbnz	r0, 8005a8a <_svfiprintf_r+0xea>
 8005a52:	06d0      	lsls	r0, r2, #27
 8005a54:	bf44      	itt	mi
 8005a56:	2320      	movmi	r3, #32
 8005a58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005a5c:	0711      	lsls	r1, r2, #28
 8005a5e:	bf44      	itt	mi
 8005a60:	232b      	movmi	r3, #43	@ 0x2b
 8005a62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005a66:	f89a 3000 	ldrb.w	r3, [sl]
 8005a6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a6c:	d015      	beq.n	8005a9a <_svfiprintf_r+0xfa>
 8005a6e:	4654      	mov	r4, sl
 8005a70:	2000      	movs	r0, #0
 8005a72:	f04f 0c0a 	mov.w	ip, #10
 8005a76:	9a07      	ldr	r2, [sp, #28]
 8005a78:	4621      	mov	r1, r4
 8005a7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a7e:	3b30      	subs	r3, #48	@ 0x30
 8005a80:	2b09      	cmp	r3, #9
 8005a82:	d94b      	bls.n	8005b1c <_svfiprintf_r+0x17c>
 8005a84:	b1b0      	cbz	r0, 8005ab4 <_svfiprintf_r+0x114>
 8005a86:	9207      	str	r2, [sp, #28]
 8005a88:	e014      	b.n	8005ab4 <_svfiprintf_r+0x114>
 8005a8a:	eba0 0308 	sub.w	r3, r0, r8
 8005a8e:	fa09 f303 	lsl.w	r3, r9, r3
 8005a92:	4313      	orrs	r3, r2
 8005a94:	46a2      	mov	sl, r4
 8005a96:	9304      	str	r3, [sp, #16]
 8005a98:	e7d2      	b.n	8005a40 <_svfiprintf_r+0xa0>
 8005a9a:	9b03      	ldr	r3, [sp, #12]
 8005a9c:	1d19      	adds	r1, r3, #4
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	9103      	str	r1, [sp, #12]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	bfbb      	ittet	lt
 8005aa6:	425b      	neglt	r3, r3
 8005aa8:	f042 0202 	orrlt.w	r2, r2, #2
 8005aac:	9307      	strge	r3, [sp, #28]
 8005aae:	9307      	strlt	r3, [sp, #28]
 8005ab0:	bfb8      	it	lt
 8005ab2:	9204      	strlt	r2, [sp, #16]
 8005ab4:	7823      	ldrb	r3, [r4, #0]
 8005ab6:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ab8:	d10a      	bne.n	8005ad0 <_svfiprintf_r+0x130>
 8005aba:	7863      	ldrb	r3, [r4, #1]
 8005abc:	2b2a      	cmp	r3, #42	@ 0x2a
 8005abe:	d132      	bne.n	8005b26 <_svfiprintf_r+0x186>
 8005ac0:	9b03      	ldr	r3, [sp, #12]
 8005ac2:	3402      	adds	r4, #2
 8005ac4:	1d1a      	adds	r2, r3, #4
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	9203      	str	r2, [sp, #12]
 8005aca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005ace:	9305      	str	r3, [sp, #20]
 8005ad0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005b88 <_svfiprintf_r+0x1e8>
 8005ad4:	2203      	movs	r2, #3
 8005ad6:	4650      	mov	r0, sl
 8005ad8:	7821      	ldrb	r1, [r4, #0]
 8005ada:	f000 fa17 	bl	8005f0c <memchr>
 8005ade:	b138      	cbz	r0, 8005af0 <_svfiprintf_r+0x150>
 8005ae0:	2240      	movs	r2, #64	@ 0x40
 8005ae2:	9b04      	ldr	r3, [sp, #16]
 8005ae4:	eba0 000a 	sub.w	r0, r0, sl
 8005ae8:	4082      	lsls	r2, r0
 8005aea:	4313      	orrs	r3, r2
 8005aec:	3401      	adds	r4, #1
 8005aee:	9304      	str	r3, [sp, #16]
 8005af0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005af4:	2206      	movs	r2, #6
 8005af6:	4825      	ldr	r0, [pc, #148]	@ (8005b8c <_svfiprintf_r+0x1ec>)
 8005af8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005afc:	f000 fa06 	bl	8005f0c <memchr>
 8005b00:	2800      	cmp	r0, #0
 8005b02:	d036      	beq.n	8005b72 <_svfiprintf_r+0x1d2>
 8005b04:	4b22      	ldr	r3, [pc, #136]	@ (8005b90 <_svfiprintf_r+0x1f0>)
 8005b06:	bb1b      	cbnz	r3, 8005b50 <_svfiprintf_r+0x1b0>
 8005b08:	9b03      	ldr	r3, [sp, #12]
 8005b0a:	3307      	adds	r3, #7
 8005b0c:	f023 0307 	bic.w	r3, r3, #7
 8005b10:	3308      	adds	r3, #8
 8005b12:	9303      	str	r3, [sp, #12]
 8005b14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b16:	4433      	add	r3, r6
 8005b18:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b1a:	e76a      	b.n	80059f2 <_svfiprintf_r+0x52>
 8005b1c:	460c      	mov	r4, r1
 8005b1e:	2001      	movs	r0, #1
 8005b20:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b24:	e7a8      	b.n	8005a78 <_svfiprintf_r+0xd8>
 8005b26:	2300      	movs	r3, #0
 8005b28:	f04f 0c0a 	mov.w	ip, #10
 8005b2c:	4619      	mov	r1, r3
 8005b2e:	3401      	adds	r4, #1
 8005b30:	9305      	str	r3, [sp, #20]
 8005b32:	4620      	mov	r0, r4
 8005b34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b38:	3a30      	subs	r2, #48	@ 0x30
 8005b3a:	2a09      	cmp	r2, #9
 8005b3c:	d903      	bls.n	8005b46 <_svfiprintf_r+0x1a6>
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d0c6      	beq.n	8005ad0 <_svfiprintf_r+0x130>
 8005b42:	9105      	str	r1, [sp, #20]
 8005b44:	e7c4      	b.n	8005ad0 <_svfiprintf_r+0x130>
 8005b46:	4604      	mov	r4, r0
 8005b48:	2301      	movs	r3, #1
 8005b4a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b4e:	e7f0      	b.n	8005b32 <_svfiprintf_r+0x192>
 8005b50:	ab03      	add	r3, sp, #12
 8005b52:	9300      	str	r3, [sp, #0]
 8005b54:	462a      	mov	r2, r5
 8005b56:	4638      	mov	r0, r7
 8005b58:	4b0e      	ldr	r3, [pc, #56]	@ (8005b94 <_svfiprintf_r+0x1f4>)
 8005b5a:	a904      	add	r1, sp, #16
 8005b5c:	f3af 8000 	nop.w
 8005b60:	1c42      	adds	r2, r0, #1
 8005b62:	4606      	mov	r6, r0
 8005b64:	d1d6      	bne.n	8005b14 <_svfiprintf_r+0x174>
 8005b66:	89ab      	ldrh	r3, [r5, #12]
 8005b68:	065b      	lsls	r3, r3, #25
 8005b6a:	f53f af2d 	bmi.w	80059c8 <_svfiprintf_r+0x28>
 8005b6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b70:	e72c      	b.n	80059cc <_svfiprintf_r+0x2c>
 8005b72:	ab03      	add	r3, sp, #12
 8005b74:	9300      	str	r3, [sp, #0]
 8005b76:	462a      	mov	r2, r5
 8005b78:	4638      	mov	r0, r7
 8005b7a:	4b06      	ldr	r3, [pc, #24]	@ (8005b94 <_svfiprintf_r+0x1f4>)
 8005b7c:	a904      	add	r1, sp, #16
 8005b7e:	f000 f87d 	bl	8005c7c <_printf_i>
 8005b82:	e7ed      	b.n	8005b60 <_svfiprintf_r+0x1c0>
 8005b84:	08006176 	.word	0x08006176
 8005b88:	0800617c 	.word	0x0800617c
 8005b8c:	08006180 	.word	0x08006180
 8005b90:	00000000 	.word	0x00000000
 8005b94:	080058e9 	.word	0x080058e9

08005b98 <_printf_common>:
 8005b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b9c:	4616      	mov	r6, r2
 8005b9e:	4698      	mov	r8, r3
 8005ba0:	688a      	ldr	r2, [r1, #8]
 8005ba2:	690b      	ldr	r3, [r1, #16]
 8005ba4:	4607      	mov	r7, r0
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	bfb8      	it	lt
 8005baa:	4613      	movlt	r3, r2
 8005bac:	6033      	str	r3, [r6, #0]
 8005bae:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005bb2:	460c      	mov	r4, r1
 8005bb4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005bb8:	b10a      	cbz	r2, 8005bbe <_printf_common+0x26>
 8005bba:	3301      	adds	r3, #1
 8005bbc:	6033      	str	r3, [r6, #0]
 8005bbe:	6823      	ldr	r3, [r4, #0]
 8005bc0:	0699      	lsls	r1, r3, #26
 8005bc2:	bf42      	ittt	mi
 8005bc4:	6833      	ldrmi	r3, [r6, #0]
 8005bc6:	3302      	addmi	r3, #2
 8005bc8:	6033      	strmi	r3, [r6, #0]
 8005bca:	6825      	ldr	r5, [r4, #0]
 8005bcc:	f015 0506 	ands.w	r5, r5, #6
 8005bd0:	d106      	bne.n	8005be0 <_printf_common+0x48>
 8005bd2:	f104 0a19 	add.w	sl, r4, #25
 8005bd6:	68e3      	ldr	r3, [r4, #12]
 8005bd8:	6832      	ldr	r2, [r6, #0]
 8005bda:	1a9b      	subs	r3, r3, r2
 8005bdc:	42ab      	cmp	r3, r5
 8005bde:	dc2b      	bgt.n	8005c38 <_printf_common+0xa0>
 8005be0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005be4:	6822      	ldr	r2, [r4, #0]
 8005be6:	3b00      	subs	r3, #0
 8005be8:	bf18      	it	ne
 8005bea:	2301      	movne	r3, #1
 8005bec:	0692      	lsls	r2, r2, #26
 8005bee:	d430      	bmi.n	8005c52 <_printf_common+0xba>
 8005bf0:	4641      	mov	r1, r8
 8005bf2:	4638      	mov	r0, r7
 8005bf4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005bf8:	47c8      	blx	r9
 8005bfa:	3001      	adds	r0, #1
 8005bfc:	d023      	beq.n	8005c46 <_printf_common+0xae>
 8005bfe:	6823      	ldr	r3, [r4, #0]
 8005c00:	6922      	ldr	r2, [r4, #16]
 8005c02:	f003 0306 	and.w	r3, r3, #6
 8005c06:	2b04      	cmp	r3, #4
 8005c08:	bf14      	ite	ne
 8005c0a:	2500      	movne	r5, #0
 8005c0c:	6833      	ldreq	r3, [r6, #0]
 8005c0e:	f04f 0600 	mov.w	r6, #0
 8005c12:	bf08      	it	eq
 8005c14:	68e5      	ldreq	r5, [r4, #12]
 8005c16:	f104 041a 	add.w	r4, r4, #26
 8005c1a:	bf08      	it	eq
 8005c1c:	1aed      	subeq	r5, r5, r3
 8005c1e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005c22:	bf08      	it	eq
 8005c24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	bfc4      	itt	gt
 8005c2c:	1a9b      	subgt	r3, r3, r2
 8005c2e:	18ed      	addgt	r5, r5, r3
 8005c30:	42b5      	cmp	r5, r6
 8005c32:	d11a      	bne.n	8005c6a <_printf_common+0xd2>
 8005c34:	2000      	movs	r0, #0
 8005c36:	e008      	b.n	8005c4a <_printf_common+0xb2>
 8005c38:	2301      	movs	r3, #1
 8005c3a:	4652      	mov	r2, sl
 8005c3c:	4641      	mov	r1, r8
 8005c3e:	4638      	mov	r0, r7
 8005c40:	47c8      	blx	r9
 8005c42:	3001      	adds	r0, #1
 8005c44:	d103      	bne.n	8005c4e <_printf_common+0xb6>
 8005c46:	f04f 30ff 	mov.w	r0, #4294967295
 8005c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c4e:	3501      	adds	r5, #1
 8005c50:	e7c1      	b.n	8005bd6 <_printf_common+0x3e>
 8005c52:	2030      	movs	r0, #48	@ 0x30
 8005c54:	18e1      	adds	r1, r4, r3
 8005c56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005c5a:	1c5a      	adds	r2, r3, #1
 8005c5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005c60:	4422      	add	r2, r4
 8005c62:	3302      	adds	r3, #2
 8005c64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005c68:	e7c2      	b.n	8005bf0 <_printf_common+0x58>
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	4622      	mov	r2, r4
 8005c6e:	4641      	mov	r1, r8
 8005c70:	4638      	mov	r0, r7
 8005c72:	47c8      	blx	r9
 8005c74:	3001      	adds	r0, #1
 8005c76:	d0e6      	beq.n	8005c46 <_printf_common+0xae>
 8005c78:	3601      	adds	r6, #1
 8005c7a:	e7d9      	b.n	8005c30 <_printf_common+0x98>

08005c7c <_printf_i>:
 8005c7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c80:	7e0f      	ldrb	r7, [r1, #24]
 8005c82:	4691      	mov	r9, r2
 8005c84:	2f78      	cmp	r7, #120	@ 0x78
 8005c86:	4680      	mov	r8, r0
 8005c88:	460c      	mov	r4, r1
 8005c8a:	469a      	mov	sl, r3
 8005c8c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005c92:	d807      	bhi.n	8005ca4 <_printf_i+0x28>
 8005c94:	2f62      	cmp	r7, #98	@ 0x62
 8005c96:	d80a      	bhi.n	8005cae <_printf_i+0x32>
 8005c98:	2f00      	cmp	r7, #0
 8005c9a:	f000 80d1 	beq.w	8005e40 <_printf_i+0x1c4>
 8005c9e:	2f58      	cmp	r7, #88	@ 0x58
 8005ca0:	f000 80b8 	beq.w	8005e14 <_printf_i+0x198>
 8005ca4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ca8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005cac:	e03a      	b.n	8005d24 <_printf_i+0xa8>
 8005cae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005cb2:	2b15      	cmp	r3, #21
 8005cb4:	d8f6      	bhi.n	8005ca4 <_printf_i+0x28>
 8005cb6:	a101      	add	r1, pc, #4	@ (adr r1, 8005cbc <_printf_i+0x40>)
 8005cb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005cbc:	08005d15 	.word	0x08005d15
 8005cc0:	08005d29 	.word	0x08005d29
 8005cc4:	08005ca5 	.word	0x08005ca5
 8005cc8:	08005ca5 	.word	0x08005ca5
 8005ccc:	08005ca5 	.word	0x08005ca5
 8005cd0:	08005ca5 	.word	0x08005ca5
 8005cd4:	08005d29 	.word	0x08005d29
 8005cd8:	08005ca5 	.word	0x08005ca5
 8005cdc:	08005ca5 	.word	0x08005ca5
 8005ce0:	08005ca5 	.word	0x08005ca5
 8005ce4:	08005ca5 	.word	0x08005ca5
 8005ce8:	08005e27 	.word	0x08005e27
 8005cec:	08005d53 	.word	0x08005d53
 8005cf0:	08005de1 	.word	0x08005de1
 8005cf4:	08005ca5 	.word	0x08005ca5
 8005cf8:	08005ca5 	.word	0x08005ca5
 8005cfc:	08005e49 	.word	0x08005e49
 8005d00:	08005ca5 	.word	0x08005ca5
 8005d04:	08005d53 	.word	0x08005d53
 8005d08:	08005ca5 	.word	0x08005ca5
 8005d0c:	08005ca5 	.word	0x08005ca5
 8005d10:	08005de9 	.word	0x08005de9
 8005d14:	6833      	ldr	r3, [r6, #0]
 8005d16:	1d1a      	adds	r2, r3, #4
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	6032      	str	r2, [r6, #0]
 8005d1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005d24:	2301      	movs	r3, #1
 8005d26:	e09c      	b.n	8005e62 <_printf_i+0x1e6>
 8005d28:	6833      	ldr	r3, [r6, #0]
 8005d2a:	6820      	ldr	r0, [r4, #0]
 8005d2c:	1d19      	adds	r1, r3, #4
 8005d2e:	6031      	str	r1, [r6, #0]
 8005d30:	0606      	lsls	r6, r0, #24
 8005d32:	d501      	bpl.n	8005d38 <_printf_i+0xbc>
 8005d34:	681d      	ldr	r5, [r3, #0]
 8005d36:	e003      	b.n	8005d40 <_printf_i+0xc4>
 8005d38:	0645      	lsls	r5, r0, #25
 8005d3a:	d5fb      	bpl.n	8005d34 <_printf_i+0xb8>
 8005d3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005d40:	2d00      	cmp	r5, #0
 8005d42:	da03      	bge.n	8005d4c <_printf_i+0xd0>
 8005d44:	232d      	movs	r3, #45	@ 0x2d
 8005d46:	426d      	negs	r5, r5
 8005d48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d4c:	230a      	movs	r3, #10
 8005d4e:	4858      	ldr	r0, [pc, #352]	@ (8005eb0 <_printf_i+0x234>)
 8005d50:	e011      	b.n	8005d76 <_printf_i+0xfa>
 8005d52:	6821      	ldr	r1, [r4, #0]
 8005d54:	6833      	ldr	r3, [r6, #0]
 8005d56:	0608      	lsls	r0, r1, #24
 8005d58:	f853 5b04 	ldr.w	r5, [r3], #4
 8005d5c:	d402      	bmi.n	8005d64 <_printf_i+0xe8>
 8005d5e:	0649      	lsls	r1, r1, #25
 8005d60:	bf48      	it	mi
 8005d62:	b2ad      	uxthmi	r5, r5
 8005d64:	2f6f      	cmp	r7, #111	@ 0x6f
 8005d66:	6033      	str	r3, [r6, #0]
 8005d68:	bf14      	ite	ne
 8005d6a:	230a      	movne	r3, #10
 8005d6c:	2308      	moveq	r3, #8
 8005d6e:	4850      	ldr	r0, [pc, #320]	@ (8005eb0 <_printf_i+0x234>)
 8005d70:	2100      	movs	r1, #0
 8005d72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005d76:	6866      	ldr	r6, [r4, #4]
 8005d78:	2e00      	cmp	r6, #0
 8005d7a:	60a6      	str	r6, [r4, #8]
 8005d7c:	db05      	blt.n	8005d8a <_printf_i+0x10e>
 8005d7e:	6821      	ldr	r1, [r4, #0]
 8005d80:	432e      	orrs	r6, r5
 8005d82:	f021 0104 	bic.w	r1, r1, #4
 8005d86:	6021      	str	r1, [r4, #0]
 8005d88:	d04b      	beq.n	8005e22 <_printf_i+0x1a6>
 8005d8a:	4616      	mov	r6, r2
 8005d8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d90:	fb03 5711 	mls	r7, r3, r1, r5
 8005d94:	5dc7      	ldrb	r7, [r0, r7]
 8005d96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d9a:	462f      	mov	r7, r5
 8005d9c:	42bb      	cmp	r3, r7
 8005d9e:	460d      	mov	r5, r1
 8005da0:	d9f4      	bls.n	8005d8c <_printf_i+0x110>
 8005da2:	2b08      	cmp	r3, #8
 8005da4:	d10b      	bne.n	8005dbe <_printf_i+0x142>
 8005da6:	6823      	ldr	r3, [r4, #0]
 8005da8:	07df      	lsls	r7, r3, #31
 8005daa:	d508      	bpl.n	8005dbe <_printf_i+0x142>
 8005dac:	6923      	ldr	r3, [r4, #16]
 8005dae:	6861      	ldr	r1, [r4, #4]
 8005db0:	4299      	cmp	r1, r3
 8005db2:	bfde      	ittt	le
 8005db4:	2330      	movle	r3, #48	@ 0x30
 8005db6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005dba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005dbe:	1b92      	subs	r2, r2, r6
 8005dc0:	6122      	str	r2, [r4, #16]
 8005dc2:	464b      	mov	r3, r9
 8005dc4:	4621      	mov	r1, r4
 8005dc6:	4640      	mov	r0, r8
 8005dc8:	f8cd a000 	str.w	sl, [sp]
 8005dcc:	aa03      	add	r2, sp, #12
 8005dce:	f7ff fee3 	bl	8005b98 <_printf_common>
 8005dd2:	3001      	adds	r0, #1
 8005dd4:	d14a      	bne.n	8005e6c <_printf_i+0x1f0>
 8005dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8005dda:	b004      	add	sp, #16
 8005ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005de0:	6823      	ldr	r3, [r4, #0]
 8005de2:	f043 0320 	orr.w	r3, r3, #32
 8005de6:	6023      	str	r3, [r4, #0]
 8005de8:	2778      	movs	r7, #120	@ 0x78
 8005dea:	4832      	ldr	r0, [pc, #200]	@ (8005eb4 <_printf_i+0x238>)
 8005dec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005df0:	6823      	ldr	r3, [r4, #0]
 8005df2:	6831      	ldr	r1, [r6, #0]
 8005df4:	061f      	lsls	r7, r3, #24
 8005df6:	f851 5b04 	ldr.w	r5, [r1], #4
 8005dfa:	d402      	bmi.n	8005e02 <_printf_i+0x186>
 8005dfc:	065f      	lsls	r7, r3, #25
 8005dfe:	bf48      	it	mi
 8005e00:	b2ad      	uxthmi	r5, r5
 8005e02:	6031      	str	r1, [r6, #0]
 8005e04:	07d9      	lsls	r1, r3, #31
 8005e06:	bf44      	itt	mi
 8005e08:	f043 0320 	orrmi.w	r3, r3, #32
 8005e0c:	6023      	strmi	r3, [r4, #0]
 8005e0e:	b11d      	cbz	r5, 8005e18 <_printf_i+0x19c>
 8005e10:	2310      	movs	r3, #16
 8005e12:	e7ad      	b.n	8005d70 <_printf_i+0xf4>
 8005e14:	4826      	ldr	r0, [pc, #152]	@ (8005eb0 <_printf_i+0x234>)
 8005e16:	e7e9      	b.n	8005dec <_printf_i+0x170>
 8005e18:	6823      	ldr	r3, [r4, #0]
 8005e1a:	f023 0320 	bic.w	r3, r3, #32
 8005e1e:	6023      	str	r3, [r4, #0]
 8005e20:	e7f6      	b.n	8005e10 <_printf_i+0x194>
 8005e22:	4616      	mov	r6, r2
 8005e24:	e7bd      	b.n	8005da2 <_printf_i+0x126>
 8005e26:	6833      	ldr	r3, [r6, #0]
 8005e28:	6825      	ldr	r5, [r4, #0]
 8005e2a:	1d18      	adds	r0, r3, #4
 8005e2c:	6961      	ldr	r1, [r4, #20]
 8005e2e:	6030      	str	r0, [r6, #0]
 8005e30:	062e      	lsls	r6, r5, #24
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	d501      	bpl.n	8005e3a <_printf_i+0x1be>
 8005e36:	6019      	str	r1, [r3, #0]
 8005e38:	e002      	b.n	8005e40 <_printf_i+0x1c4>
 8005e3a:	0668      	lsls	r0, r5, #25
 8005e3c:	d5fb      	bpl.n	8005e36 <_printf_i+0x1ba>
 8005e3e:	8019      	strh	r1, [r3, #0]
 8005e40:	2300      	movs	r3, #0
 8005e42:	4616      	mov	r6, r2
 8005e44:	6123      	str	r3, [r4, #16]
 8005e46:	e7bc      	b.n	8005dc2 <_printf_i+0x146>
 8005e48:	6833      	ldr	r3, [r6, #0]
 8005e4a:	2100      	movs	r1, #0
 8005e4c:	1d1a      	adds	r2, r3, #4
 8005e4e:	6032      	str	r2, [r6, #0]
 8005e50:	681e      	ldr	r6, [r3, #0]
 8005e52:	6862      	ldr	r2, [r4, #4]
 8005e54:	4630      	mov	r0, r6
 8005e56:	f000 f859 	bl	8005f0c <memchr>
 8005e5a:	b108      	cbz	r0, 8005e60 <_printf_i+0x1e4>
 8005e5c:	1b80      	subs	r0, r0, r6
 8005e5e:	6060      	str	r0, [r4, #4]
 8005e60:	6863      	ldr	r3, [r4, #4]
 8005e62:	6123      	str	r3, [r4, #16]
 8005e64:	2300      	movs	r3, #0
 8005e66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e6a:	e7aa      	b.n	8005dc2 <_printf_i+0x146>
 8005e6c:	4632      	mov	r2, r6
 8005e6e:	4649      	mov	r1, r9
 8005e70:	4640      	mov	r0, r8
 8005e72:	6923      	ldr	r3, [r4, #16]
 8005e74:	47d0      	blx	sl
 8005e76:	3001      	adds	r0, #1
 8005e78:	d0ad      	beq.n	8005dd6 <_printf_i+0x15a>
 8005e7a:	6823      	ldr	r3, [r4, #0]
 8005e7c:	079b      	lsls	r3, r3, #30
 8005e7e:	d413      	bmi.n	8005ea8 <_printf_i+0x22c>
 8005e80:	68e0      	ldr	r0, [r4, #12]
 8005e82:	9b03      	ldr	r3, [sp, #12]
 8005e84:	4298      	cmp	r0, r3
 8005e86:	bfb8      	it	lt
 8005e88:	4618      	movlt	r0, r3
 8005e8a:	e7a6      	b.n	8005dda <_printf_i+0x15e>
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	4632      	mov	r2, r6
 8005e90:	4649      	mov	r1, r9
 8005e92:	4640      	mov	r0, r8
 8005e94:	47d0      	blx	sl
 8005e96:	3001      	adds	r0, #1
 8005e98:	d09d      	beq.n	8005dd6 <_printf_i+0x15a>
 8005e9a:	3501      	adds	r5, #1
 8005e9c:	68e3      	ldr	r3, [r4, #12]
 8005e9e:	9903      	ldr	r1, [sp, #12]
 8005ea0:	1a5b      	subs	r3, r3, r1
 8005ea2:	42ab      	cmp	r3, r5
 8005ea4:	dcf2      	bgt.n	8005e8c <_printf_i+0x210>
 8005ea6:	e7eb      	b.n	8005e80 <_printf_i+0x204>
 8005ea8:	2500      	movs	r5, #0
 8005eaa:	f104 0619 	add.w	r6, r4, #25
 8005eae:	e7f5      	b.n	8005e9c <_printf_i+0x220>
 8005eb0:	08006187 	.word	0x08006187
 8005eb4:	08006198 	.word	0x08006198

08005eb8 <memmove>:
 8005eb8:	4288      	cmp	r0, r1
 8005eba:	b510      	push	{r4, lr}
 8005ebc:	eb01 0402 	add.w	r4, r1, r2
 8005ec0:	d902      	bls.n	8005ec8 <memmove+0x10>
 8005ec2:	4284      	cmp	r4, r0
 8005ec4:	4623      	mov	r3, r4
 8005ec6:	d807      	bhi.n	8005ed8 <memmove+0x20>
 8005ec8:	1e43      	subs	r3, r0, #1
 8005eca:	42a1      	cmp	r1, r4
 8005ecc:	d008      	beq.n	8005ee0 <memmove+0x28>
 8005ece:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ed2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005ed6:	e7f8      	b.n	8005eca <memmove+0x12>
 8005ed8:	4601      	mov	r1, r0
 8005eda:	4402      	add	r2, r0
 8005edc:	428a      	cmp	r2, r1
 8005ede:	d100      	bne.n	8005ee2 <memmove+0x2a>
 8005ee0:	bd10      	pop	{r4, pc}
 8005ee2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ee6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005eea:	e7f7      	b.n	8005edc <memmove+0x24>

08005eec <_sbrk_r>:
 8005eec:	b538      	push	{r3, r4, r5, lr}
 8005eee:	2300      	movs	r3, #0
 8005ef0:	4d05      	ldr	r5, [pc, #20]	@ (8005f08 <_sbrk_r+0x1c>)
 8005ef2:	4604      	mov	r4, r0
 8005ef4:	4608      	mov	r0, r1
 8005ef6:	602b      	str	r3, [r5, #0]
 8005ef8:	f7fa fc44 	bl	8000784 <_sbrk>
 8005efc:	1c43      	adds	r3, r0, #1
 8005efe:	d102      	bne.n	8005f06 <_sbrk_r+0x1a>
 8005f00:	682b      	ldr	r3, [r5, #0]
 8005f02:	b103      	cbz	r3, 8005f06 <_sbrk_r+0x1a>
 8005f04:	6023      	str	r3, [r4, #0]
 8005f06:	bd38      	pop	{r3, r4, r5, pc}
 8005f08:	20001c44 	.word	0x20001c44

08005f0c <memchr>:
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	b510      	push	{r4, lr}
 8005f10:	b2c9      	uxtb	r1, r1
 8005f12:	4402      	add	r2, r0
 8005f14:	4293      	cmp	r3, r2
 8005f16:	4618      	mov	r0, r3
 8005f18:	d101      	bne.n	8005f1e <memchr+0x12>
 8005f1a:	2000      	movs	r0, #0
 8005f1c:	e003      	b.n	8005f26 <memchr+0x1a>
 8005f1e:	7804      	ldrb	r4, [r0, #0]
 8005f20:	3301      	adds	r3, #1
 8005f22:	428c      	cmp	r4, r1
 8005f24:	d1f6      	bne.n	8005f14 <memchr+0x8>
 8005f26:	bd10      	pop	{r4, pc}

08005f28 <_realloc_r>:
 8005f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f2c:	4607      	mov	r7, r0
 8005f2e:	4614      	mov	r4, r2
 8005f30:	460d      	mov	r5, r1
 8005f32:	b921      	cbnz	r1, 8005f3e <_realloc_r+0x16>
 8005f34:	4611      	mov	r1, r2
 8005f36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f3a:	f7ff bc49 	b.w	80057d0 <_malloc_r>
 8005f3e:	b92a      	cbnz	r2, 8005f4c <_realloc_r+0x24>
 8005f40:	f7ff fbdc 	bl	80056fc <_free_r>
 8005f44:	4625      	mov	r5, r4
 8005f46:	4628      	mov	r0, r5
 8005f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f4c:	f000 f81a 	bl	8005f84 <_malloc_usable_size_r>
 8005f50:	4284      	cmp	r4, r0
 8005f52:	4606      	mov	r6, r0
 8005f54:	d802      	bhi.n	8005f5c <_realloc_r+0x34>
 8005f56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005f5a:	d8f4      	bhi.n	8005f46 <_realloc_r+0x1e>
 8005f5c:	4621      	mov	r1, r4
 8005f5e:	4638      	mov	r0, r7
 8005f60:	f7ff fc36 	bl	80057d0 <_malloc_r>
 8005f64:	4680      	mov	r8, r0
 8005f66:	b908      	cbnz	r0, 8005f6c <_realloc_r+0x44>
 8005f68:	4645      	mov	r5, r8
 8005f6a:	e7ec      	b.n	8005f46 <_realloc_r+0x1e>
 8005f6c:	42b4      	cmp	r4, r6
 8005f6e:	4622      	mov	r2, r4
 8005f70:	4629      	mov	r1, r5
 8005f72:	bf28      	it	cs
 8005f74:	4632      	movcs	r2, r6
 8005f76:	f7ff fbb3 	bl	80056e0 <memcpy>
 8005f7a:	4629      	mov	r1, r5
 8005f7c:	4638      	mov	r0, r7
 8005f7e:	f7ff fbbd 	bl	80056fc <_free_r>
 8005f82:	e7f1      	b.n	8005f68 <_realloc_r+0x40>

08005f84 <_malloc_usable_size_r>:
 8005f84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f88:	1f18      	subs	r0, r3, #4
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	bfbc      	itt	lt
 8005f8e:	580b      	ldrlt	r3, [r1, r0]
 8005f90:	18c0      	addlt	r0, r0, r3
 8005f92:	4770      	bx	lr

08005f94 <_init>:
 8005f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f96:	bf00      	nop
 8005f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f9a:	bc08      	pop	{r3}
 8005f9c:	469e      	mov	lr, r3
 8005f9e:	4770      	bx	lr

08005fa0 <_fini>:
 8005fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fa2:	bf00      	nop
 8005fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fa6:	bc08      	pop	{r3}
 8005fa8:	469e      	mov	lr, r3
 8005faa:	4770      	bx	lr
