Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr 27 20:43:38 2022
| Host         : Brayan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: design_1_i/div_freq_0/U0/s_f_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 130 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.914        0.000                      0                   27        0.351        0.000                      0                   27        9.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_in1_0                        {0.000 15.000}     30.000          33.333          
  clk_out1_design_1_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 15.000}     30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                         10.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       15.914        0.000                      0                   27        0.351        0.000                      0                   27        9.500        0.000                       0                    29  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   27.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       30.000      70.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.914ns  (required time - arrival time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.828ns (20.883%)  route 3.137ns (79.117%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.755    -0.604    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  design_1_i/div_freq_0/U0/s_counter_reg[24]/Q
                         net (fo=2, routed)           0.872     0.724    design_1_i/div_freq_0/U0/s_counter[24]
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.848 r  design_1_i/div_freq_0/U0/s_f_i_9/O
                         net (fo=1, routed)           1.023     1.871    design_1_i/div_freq_0/U0/s_f_i_9_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.995 r  design_1_i/div_freq_0/U0/s_f_i_3/O
                         net (fo=26, routed)          1.242     3.237    design_1_i/div_freq_0/U0/s_f_i_3_n_0
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     3.361 r  design_1_i/div_freq_0/U0/s_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.361    design_1_i/div_freq_0/U0/s_counter_0[2]
    SLICE_X36Y41         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.577    18.745    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y41         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[2]/C
                         clock pessimism              0.625    19.370    
                         clock uncertainty           -0.126    19.245    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.031    19.276    design_1_i/div_freq_0/U0/s_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         19.276    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                 15.914    

Slack (MET) :             15.915ns  (required time - arrival time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.828ns (20.897%)  route 3.134ns (79.103%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.755    -0.604    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  design_1_i/div_freq_0/U0/s_counter_reg[24]/Q
                         net (fo=2, routed)           0.872     0.724    design_1_i/div_freq_0/U0/s_counter[24]
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.848 r  design_1_i/div_freq_0/U0/s_f_i_9/O
                         net (fo=1, routed)           1.023     1.871    design_1_i/div_freq_0/U0/s_f_i_9_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.995 r  design_1_i/div_freq_0/U0/s_f_i_3/O
                         net (fo=26, routed)          1.240     3.235    design_1_i/div_freq_0/U0/s_f_i_3_n_0
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     3.359 r  design_1_i/div_freq_0/U0/s_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.359    design_1_i/div_freq_0/U0/s_counter_0[1]
    SLICE_X36Y41         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.577    18.745    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y41         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[1]/C
                         clock pessimism              0.625    19.370    
                         clock uncertainty           -0.126    19.245    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.029    19.274    design_1_i/div_freq_0/U0/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.274    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                 15.915    

Slack (MET) :             15.930ns  (required time - arrival time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.856ns (21.437%)  route 3.137ns (78.563%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.755    -0.604    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  design_1_i/div_freq_0/U0/s_counter_reg[24]/Q
                         net (fo=2, routed)           0.872     0.724    design_1_i/div_freq_0/U0/s_counter[24]
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.848 r  design_1_i/div_freq_0/U0/s_f_i_9/O
                         net (fo=1, routed)           1.023     1.871    design_1_i/div_freq_0/U0/s_f_i_9_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.995 r  design_1_i/div_freq_0/U0/s_f_i_3/O
                         net (fo=26, routed)          1.242     3.237    design_1_i/div_freq_0/U0/s_f_i_3_n_0
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.152     3.389 r  design_1_i/div_freq_0/U0/s_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     3.389    design_1_i/div_freq_0/U0/s_counter_0[9]
    SLICE_X36Y41         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.577    18.745    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y41         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[9]/C
                         clock pessimism              0.625    19.370    
                         clock uncertainty           -0.126    19.245    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.075    19.320    design_1_i/div_freq_0/U0/s_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         19.320    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                 15.930    

Slack (MET) :             15.933ns  (required time - arrival time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.856ns (21.452%)  route 3.134ns (78.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.755    -0.604    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  design_1_i/div_freq_0/U0/s_counter_reg[24]/Q
                         net (fo=2, routed)           0.872     0.724    design_1_i/div_freq_0/U0/s_counter[24]
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.848 r  design_1_i/div_freq_0/U0/s_f_i_9/O
                         net (fo=1, routed)           1.023     1.871    design_1_i/div_freq_0/U0/s_f_i_9_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.995 r  design_1_i/div_freq_0/U0/s_f_i_3/O
                         net (fo=26, routed)          1.240     3.235    design_1_i/div_freq_0/U0/s_f_i_3_n_0
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.152     3.387 r  design_1_i/div_freq_0/U0/s_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     3.387    design_1_i/div_freq_0/U0/s_counter_0[8]
    SLICE_X36Y41         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.577    18.745    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y41         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[8]/C
                         clock pessimism              0.625    19.370    
                         clock uncertainty           -0.126    19.245    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.075    19.320    design_1_i/div_freq_0/U0/s_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         19.320    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 15.933    

Slack (MET) :             15.943ns  (required time - arrival time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 2.209ns (56.133%)  route 1.726ns (43.867%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.755    -0.604    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y43         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  design_1_i/div_freq_0/U0/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.924     0.740    design_1_i/div_freq_0/U0/s_counter[3]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     1.437 r  design_1_i/div_freq_0/U0/s_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.437    design_1_i/div_freq_0/U0/s_counter0_carry_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.551 r  design_1_i/div_freq_0/U0/s_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.551    design_1_i/div_freq_0/U0/s_counter0_carry__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.665 r  design_1_i/div_freq_0/U0/s_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.665    design_1_i/div_freq_0/U0/s_counter0_carry__1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.779 r  design_1_i/div_freq_0/U0/s_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.779    design_1_i/div_freq_0/U0/s_counter0_carry__2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.893 r  design_1_i/div_freq_0/U0/s_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.893    design_1_i/div_freq_0/U0/s_counter0_carry__3_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.227 r  design_1_i/div_freq_0/U0/s_counter0_carry__4/O[1]
                         net (fo=1, routed)           0.802     3.029    design_1_i/div_freq_0/U0/data0[22]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.303     3.332 r  design_1_i/div_freq_0/U0/s_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     3.332    design_1_i/div_freq_0/U0/s_counter_0[22]
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.578    18.746    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[22]/C
                         clock pessimism              0.625    19.371    
                         clock uncertainty           -0.126    19.246    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    19.275    design_1_i/div_freq_0/U0/s_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         19.275    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                 15.943    

Slack (MET) :             15.944ns  (required time - arrival time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 2.235ns (56.153%)  route 1.745ns (43.847%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.755    -0.604    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y43         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  design_1_i/div_freq_0/U0/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.924     0.740    design_1_i/div_freq_0/U0/s_counter[3]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     1.437 r  design_1_i/div_freq_0/U0/s_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.437    design_1_i/div_freq_0/U0/s_counter0_carry_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.551 r  design_1_i/div_freq_0/U0/s_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.551    design_1_i/div_freq_0/U0/s_counter0_carry__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.665 r  design_1_i/div_freq_0/U0/s_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.665    design_1_i/div_freq_0/U0/s_counter0_carry__1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.779 r  design_1_i/div_freq_0/U0/s_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.779    design_1_i/div_freq_0/U0/s_counter0_carry__2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.893 r  design_1_i/div_freq_0/U0/s_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.893    design_1_i/div_freq_0/U0/s_counter0_carry__3_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.007 r  design_1_i/div_freq_0/U0/s_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.007    design_1_i/div_freq_0/U0/s_counter0_carry__4_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.229 r  design_1_i/div_freq_0/U0/s_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.821     3.049    design_1_i/div_freq_0/U0/data0[25]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.327     3.376 r  design_1_i/div_freq_0/U0/s_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     3.376    design_1_i/div_freq_0/U0/s_counter_0[25]
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.578    18.746    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[25]/C
                         clock pessimism              0.625    19.371    
                         clock uncertainty           -0.126    19.246    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    19.321    design_1_i/div_freq_0/U0/s_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         19.321    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                 15.944    

Slack (MET) :             16.051ns  (required time - arrival time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.828ns (21.617%)  route 3.002ns (78.383%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.754    -0.605    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y41         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  design_1_i/div_freq_0/U0/s_counter_reg[0]/Q
                         net (fo=3, routed)           0.879     0.730    design_1_i/div_freq_0/U0/s_counter[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     0.854 r  design_1_i/div_freq_0/U0/s_f_i_9/O
                         net (fo=1, routed)           1.023     1.877    design_1_i/div_freq_0/U0/s_f_i_9_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.001 r  design_1_i/div_freq_0/U0/s_f_i_3/O
                         net (fo=26, routed)          1.101     3.102    design_1_i/div_freq_0/U0/s_f_i_3_n_0
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124     3.226 r  design_1_i/div_freq_0/U0/s_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     3.226    design_1_i/div_freq_0/U0/s_counter_0[13]
    SLICE_X36Y43         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.578    18.746    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y43         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[13]/C
                         clock pessimism              0.625    19.371    
                         clock uncertainty           -0.126    19.246    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.031    19.277    design_1_i/div_freq_0/U0/s_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         19.277    
                         arrival time                          -3.226    
  -------------------------------------------------------------------
                         slack                                 16.051    

Slack (MET) :             16.058ns  (required time - arrival time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 2.121ns (54.860%)  route 1.745ns (45.140%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.755    -0.604    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y43         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  design_1_i/div_freq_0/U0/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.924     0.740    design_1_i/div_freq_0/U0/s_counter[3]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     1.437 r  design_1_i/div_freq_0/U0/s_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.437    design_1_i/div_freq_0/U0/s_counter0_carry_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.551 r  design_1_i/div_freq_0/U0/s_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.551    design_1_i/div_freq_0/U0/s_counter0_carry__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.665 r  design_1_i/div_freq_0/U0/s_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.665    design_1_i/div_freq_0/U0/s_counter0_carry__1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.779 r  design_1_i/div_freq_0/U0/s_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.779    design_1_i/div_freq_0/U0/s_counter0_carry__2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.893 r  design_1_i/div_freq_0/U0/s_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.893    design_1_i/div_freq_0/U0/s_counter0_carry__3_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.115 r  design_1_i/div_freq_0/U0/s_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.821     2.935    design_1_i/div_freq_0/U0/data0[21]
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  design_1_i/div_freq_0/U0/s_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     3.262    design_1_i/div_freq_0/U0/s_counter_0[21]
    SLICE_X36Y45         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.578    18.746    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[21]/C
                         clock pessimism              0.625    19.371    
                         clock uncertainty           -0.126    19.246    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.075    19.321    design_1_i/div_freq_0/U0/s_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         19.321    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                 16.058    

Slack (MET) :             16.065ns  (required time - arrival time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.858ns (22.226%)  route 3.002ns (77.774%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.754    -0.605    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y41         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  design_1_i/div_freq_0/U0/s_counter_reg[0]/Q
                         net (fo=3, routed)           0.879     0.730    design_1_i/div_freq_0/U0/s_counter[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     0.854 r  design_1_i/div_freq_0/U0/s_f_i_9/O
                         net (fo=1, routed)           1.023     1.877    design_1_i/div_freq_0/U0/s_f_i_9_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.001 r  design_1_i/div_freq_0/U0/s_f_i_3/O
                         net (fo=26, routed)          1.101     3.102    design_1_i/div_freq_0/U0/s_f_i_3_n_0
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.154     3.256 r  design_1_i/div_freq_0/U0/s_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.256    design_1_i/div_freq_0/U0/s_counter_0[6]
    SLICE_X36Y43         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.578    18.746    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y43         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[6]/C
                         clock pessimism              0.625    19.371    
                         clock uncertainty           -0.126    19.246    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.075    19.321    design_1_i/div_freq_0/U0/s_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         19.321    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                 16.065    

Slack (MET) :             16.065ns  (required time - arrival time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 2.123ns (55.010%)  route 1.736ns (44.990%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.755    -0.604    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y43         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  design_1_i/div_freq_0/U0/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.924     0.740    design_1_i/div_freq_0/U0/s_counter[3]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     1.437 r  design_1_i/div_freq_0/U0/s_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.437    design_1_i/div_freq_0/U0/s_counter0_carry_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.551 r  design_1_i/div_freq_0/U0/s_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.551    design_1_i/div_freq_0/U0/s_counter0_carry__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.665 r  design_1_i/div_freq_0/U0/s_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.665    design_1_i/div_freq_0/U0/s_counter0_carry__1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.779 r  design_1_i/div_freq_0/U0/s_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.779    design_1_i/div_freq_0/U0/s_counter0_carry__2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.113 r  design_1_i/div_freq_0/U0/s_counter0_carry__3/O[1]
                         net (fo=1, routed)           0.812     2.925    design_1_i/div_freq_0/U0/data0[18]
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.331     3.256 r  design_1_i/div_freq_0/U0/s_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     3.256    design_1_i/div_freq_0/U0/s_counter_0[18]
    SLICE_X36Y44         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.578    18.746    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y44         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[18]/C
                         clock pessimism              0.625    19.371    
                         clock uncertainty           -0.126    19.246    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.075    19.321    design_1_i/div_freq_0/U0/s_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         19.321    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                 16.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.002%)  route 0.257ns (57.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.470    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y41         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.329 f  design_1_i/div_freq_0/U0/s_counter_reg[0]/Q
                         net (fo=3, routed)           0.257    -0.072    design_1_i/div_freq_0/U0/s_counter[0]
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.045    -0.027 r  design_1_i/div_freq_0/U0/s_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.027    design_1_i/div_freq_0/U0/s_counter_0[0]
    SLICE_X36Y41         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.860    -0.703    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y41         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[0]/C
                         clock pessimism              0.233    -0.470    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.092    -0.378    design_1_i/div_freq_0/U0/s_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_0/U0/s_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_f_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.224ns (39.113%)  route 0.349ns (60.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.470    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y42         FDRE                                         r  design_1_i/div_freq_0/U0/s_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.342 r  design_1_i/div_freq_0/U0/s_f_reg/Q
                         net (fo=50, routed)          0.349     0.007    design_1_i/div_freq_0/U0/f
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.096     0.103 r  design_1_i/div_freq_0/U0/s_f_i_2/O
                         net (fo=1, routed)           0.000     0.103    design_1_i/div_freq_0/U0/s_f_i_2_n_0
    SLICE_X36Y42         FDRE                                         r  design_1_i/div_freq_0/U0/s_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.860    -0.703    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y42         FDRE                                         r  design_1_i/div_freq_0/U0/s_f_reg/C
                         clock pessimism              0.233    -0.470    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.107    -0.363    design_1_i/div_freq_0/U0/s_f_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.470    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y42         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  design_1_i/div_freq_0/U0/s_counter_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.267    design_1_i/div_freq_0/U0/s_counter[7]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.156 r  design_1_i/div_freq_0/U0/s_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.161     0.005    design_1_i/div_freq_0/U0/data0[7]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.108     0.113 r  design_1_i/div_freq_0/U0/s_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.113    design_1_i/div_freq_0/U0/s_counter_0[7]
    SLICE_X36Y42         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.860    -0.703    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y42         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[7]/C
                         clock pessimism              0.233    -0.470    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.092    -0.378    design_1_i/div_freq_0/U0/s_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.592    -0.469    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y43         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/div_freq_0/U0/s_counter_reg[12]/Q
                         net (fo=2, routed)           0.065    -0.263    design_1_i/div_freq_0/U0/s_counter[12]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.155 r  design_1_i/div_freq_0/U0/s_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.226     0.071    design_1_i/div_freq_0/U0/data0[12]
    SLICE_X36Y43         LUT2 (Prop_lut2_I1_O)        0.110     0.181 r  design_1_i/div_freq_0/U0/s_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.181    design_1_i/div_freq_0/U0/s_counter_0[12]
    SLICE_X36Y43         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.702    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y43         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[12]/C
                         clock pessimism              0.233    -0.469    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.092    -0.377    design_1_i/div_freq_0/U0/s_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.592    -0.469    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y44         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/div_freq_0/U0/s_counter_reg[16]/Q
                         net (fo=2, routed)           0.065    -0.263    design_1_i/div_freq_0/U0/s_counter[16]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.155 r  design_1_i/div_freq_0/U0/s_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.226     0.071    design_1_i/div_freq_0/U0/data0[16]
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.110     0.181 r  design_1_i/div_freq_0/U0/s_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     0.181    design_1_i/div_freq_0/U0/s_counter_0[16]
    SLICE_X36Y44         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.702    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y44         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[16]/C
                         clock pessimism              0.233    -0.469    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.092    -0.377    design_1_i/div_freq_0/U0/s_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.592    -0.469    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/div_freq_0/U0/s_counter_reg[20]/Q
                         net (fo=2, routed)           0.065    -0.263    design_1_i/div_freq_0/U0/s_counter[20]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.155 r  design_1_i/div_freq_0/U0/s_counter0_carry__3/O[3]
                         net (fo=1, routed)           0.226     0.071    design_1_i/div_freq_0/U0/data0[20]
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.110     0.181 r  design_1_i/div_freq_0/U0/s_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     0.181    design_1_i/div_freq_0/U0/s_counter_0[20]
    SLICE_X36Y45         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.702    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[20]/C
                         clock pessimism              0.233    -0.469    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092    -0.377    design_1_i/div_freq_0/U0/s_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.592    -0.469    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/div_freq_0/U0/s_counter_reg[24]/Q
                         net (fo=2, routed)           0.065    -0.263    design_1_i/div_freq_0/U0/s_counter[24]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.155 r  design_1_i/div_freq_0/U0/s_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.226     0.071    design_1_i/div_freq_0/U0/data0[24]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.110     0.181 r  design_1_i/div_freq_0/U0/s_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     0.181    design_1_i/div_freq_0/U0/s_counter_0[24]
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.702    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[24]/C
                         clock pessimism              0.233    -0.469    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092    -0.377    design_1_i/div_freq_0/U0/s_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.443ns (63.154%)  route 0.258ns (36.846%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.470    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y41         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  design_1_i/div_freq_0/U0/s_counter_reg[1]/Q
                         net (fo=2, routed)           0.098    -0.231    design_1_i/div_freq_0/U0/s_counter[1]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191    -0.040 r  design_1_i/div_freq_0/U0/s_counter0_carry/O[2]
                         net (fo=1, routed)           0.161     0.121    design_1_i/div_freq_0/U0/data0[3]
    SLICE_X36Y43         LUT2 (Prop_lut2_I1_O)        0.111     0.232 r  design_1_i/div_freq_0/U0/s_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.232    design_1_i/div_freq_0/U0/s_counter_0[3]
    SLICE_X36Y43         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.702    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y43         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[3]/C
                         clock pessimism              0.249    -0.453    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.107    -0.346    design_1_i/div_freq_0/U0/s_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.471ns (66.530%)  route 0.237ns (33.470%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.592    -0.469    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y43         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/div_freq_0/U0/s_counter_reg[12]/Q
                         net (fo=2, routed)           0.065    -0.263    design_1_i/div_freq_0/U0/s_counter[12]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.103 r  design_1_i/div_freq_0/U0/s_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.103    design_1_i/div_freq_0/U0/s_counter0_carry__1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.038 r  design_1_i/div_freq_0/U0/s_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.172     0.134    design_1_i/div_freq_0/U0/data0[15]
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.105     0.239 r  design_1_i/div_freq_0/U0/s_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     0.239    design_1_i/div_freq_0/U0/s_counter_0[15]
    SLICE_X36Y44         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.702    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y44         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[15]/C
                         clock pessimism              0.249    -0.453    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.107    -0.346    design_1_i/div_freq_0/U0/s_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.471ns (66.530%)  route 0.237ns (33.470%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.592    -0.469    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y44         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/div_freq_0/U0/s_counter_reg[16]/Q
                         net (fo=2, routed)           0.065    -0.263    design_1_i/div_freq_0/U0/s_counter[16]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.103 r  design_1_i/div_freq_0/U0/s_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.103    design_1_i/div_freq_0/U0/s_counter0_carry__2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.038 r  design_1_i/div_freq_0/U0/s_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.172     0.134    design_1_i/div_freq_0/U0/data0[19]
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.105     0.239 r  design_1_i/div_freq_0/U0/s_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     0.239    design_1_i/div_freq_0/U0/s_counter_0[19]
    SLICE_X36Y45         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.702    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[19]/C
                         clock pessimism              0.249    -0.453    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.107    -0.346    design_1_i/div_freq_0/U0/s_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.585    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y43     design_1_i/div_freq_0/U0/s_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y42     design_1_i/div_freq_0/U0/s_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y43     design_1_i/div_freq_0/U0/s_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y43     design_1_i/div_freq_0/U0/s_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y44     design_1_i/div_freq_0/U0/s_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y44     design_1_i/div_freq_0/U0/s_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y44     design_1_i/div_freq_0/U0/s_counter_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y45     design_1_i/div_freq_0/U0/s_counter_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y43     design_1_i/div_freq_0/U0/s_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y43     design_1_i/div_freq_0/U0/s_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y42     design_1_i/div_freq_0/U0/s_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y42     design_1_i/div_freq_0/U0/s_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y43     design_1_i/div_freq_0/U0/s_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y43     design_1_i/div_freq_0/U0/s_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y43     design_1_i/div_freq_0/U0/s_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y43     design_1_i/div_freq_0/U0/s_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y44     design_1_i/div_freq_0/U0/s_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y44     design_1_i/div_freq_0/U0/s_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y43     design_1_i/div_freq_0/U0/s_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y42     design_1_i/div_freq_0/U0/s_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y43     design_1_i/div_freq_0/U0/s_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y43     design_1_i/div_freq_0/U0/s_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y44     design_1_i/div_freq_0/U0/s_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y44     design_1_i/div_freq_0/U0/s_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y44     design_1_i/div_freq_0/U0/s_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y45     design_1_i/div_freq_0/U0/s_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y44     design_1_i/div_freq_0/U0/s_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y45     design_1_i/div_freq_0/U0/s_counter_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



