  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir D:/FPGA/fitness_function/fitness_hls/fitness_hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
WARNING: [HLS 200-2001] file not found 'fitness_function_top.cppfitness_function_top.cpp' see [hls] from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=fitness_function_top.cppfitness_function_top.cpp' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(10)
WARNING: [HLS 200-40] Cannot find design file 'fitness_function_top.cppfitness_function_top.cpp'
INFO: [HLS 200-1465] Applying ini 'syn.file=fitness_kernel_top.cpp' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/FPGA/fitness_function/fitness_hls/fitness_kernel_top.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/tb_fitness.cpp' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(7)
INFO: [HLS 200-10] Adding test bench file 'D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/tb_fitness.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=fitness_kernel' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu7ev-ffvc1156-2-e' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(5)
WARNING: [HLS 200-40] Cannot find source file fitness_function_top.cppfitness_function_top.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 9.492 seconds; current allocated memory: 162.578 MB.
INFO: [HLS 200-10] Analyzing design file 'fitness_kernel_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 124.501 seconds; current allocated memory: 172.426 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,104 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,575 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,357 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,381 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 800 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,695 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,617 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,617 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,617 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,661 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,660 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,620 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,619 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,619 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,630 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,585 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'dim_loop' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:74:9)
INFO: [HLS 214-186] Unrolling loop 'final_loop' (D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:91:5) in function 'fitness_kernel' completely with a factor of 20 (D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'dim_loop' (D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:74:9) in function 'fitness_kernel' completely with a factor of 20 (D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'init_loop' (D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:48:5) in function 'fitness_kernel' completely with a factor of 20 (D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14fitness_kernelE13local_vectors': Cyclic partitioning with factor 20 on dimension 1. (D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:36:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'copy_loop'(D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:59:5) has been inferred on bundle 'gmem_vec'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:59:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 21.111 seconds; current allocated memory: 173.738 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 173.738 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.916 seconds; current allocated memory: 181.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::fabs' into 'fitness_kernel' (D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:94) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 184.723 MB.
INFO: [XFORM 203-602] Inlining function 'hls::fabs' into 'fitness_kernel' (D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:94) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:68:9) to (D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:67:5) in function 'fitness_kernel'... converting 81 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:93:6) to (D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:101:1) in function 'fitness_kernel'... converting 41 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.297 seconds; current allocated memory: 210.406 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.678 seconds; current allocated memory: 225.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fitness_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fitness_kernel_Pipeline_copy_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'copy_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.981 seconds; current allocated memory: 230.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 231.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fitness_kernel_Pipeline_vec_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'vec_loop'.
WARNING: [HLS 200-880] The II Violation in module 'fitness_kernel_Pipeline_vec_loop' (loop 'vec_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln70', D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:70) of variable 'empty_75', D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:70 on local variable 'empty' and 'load' operation 32 bit ('p_load126', D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:81) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fitness_kernel_Pipeline_vec_loop' (loop 'vec_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln70', D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:70) of variable 'empty_75', D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:70 on local variable 'empty' and 'load' operation 32 bit ('p_load126', D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:81) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 77, loop 'vec_loop'
WARNING: [HLS 200-871] Estimated clock period (7.313 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'fitness_kernel_Pipeline_vec_loop' consists of the following:
	'fadd' operation 32 bit ('add32_6', D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:79) [644]  (6.437 ns)
	'select' operation 32 bit ('empty_98', D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:70) [647]  (0.449 ns)
	'store' operation 0 bit ('empty_39_write_ln70', D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:70) of variable 'empty_98', D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp:70 on local variable 'empty_39' [1380]  (0.427 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 11.288 seconds; current allocated memory: 249.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.756 seconds; current allocated memory: 249.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fitness_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.596 seconds; current allocated memory: 252.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 252.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fitness_kernel_Pipeline_copy_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fitness_kernel_Pipeline_copy_loop' pipeline 'copy_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'fitness_kernel_Pipeline_copy_loop/m_axi_gmem_vec_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fitness_kernel_Pipeline_copy_loop/m_axi_gmem_vec_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fitness_kernel_Pipeline_copy_loop/m_axi_gmem_vec_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fitness_kernel_Pipeline_copy_loop/m_axi_gmem_vec_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fitness_kernel_Pipeline_copy_loop/m_axi_gmem_vec_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fitness_kernel_Pipeline_copy_loop/m_axi_gmem_vec_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fitness_kernel_Pipeline_copy_loop/m_axi_gmem_vec_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fitness_kernel_Pipeline_copy_loop/m_axi_gmem_vec_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fitness_kernel_Pipeline_copy_loop/m_axi_gmem_vec_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fitness_kernel_Pipeline_copy_loop/m_axi_gmem_vec_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fitness_kernel_Pipeline_copy_loop/m_axi_gmem_vec_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fitness_kernel_Pipeline_copy_loop/m_axi_gmem_vec_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fitness_kernel_Pipeline_copy_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.666 seconds; current allocated memory: 254.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fitness_kernel_Pipeline_vec_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fitness_kernel_Pipeline_vec_loop' pipeline 'vec_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_41_5_32_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_6ns_5_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fitness_kernel_Pipeline_vec_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 11.551 seconds; current allocated memory: 272.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fitness_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fitness_kernel/gmem_vec' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fitness_kernel/chromosome_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fitness_kernel/result_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fitness_kernel/vectors' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fitness_kernel/chromo_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fitness_kernel/dim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fitness_kernel' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'vectors', 'chromo_len' and 'dim' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fitness_kernel'.
INFO: [RTMG 210-278] Implementing memory 'fitness_kernel_local_vectors_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 6.88 seconds; current allocated memory: 297.777 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.203 seconds; current allocated memory: 310.508 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.482 seconds; current allocated memory: 323.883 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fitness_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for fitness_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.74 MHz
INFO: [HLS 200-112] Total CPU user time: 39 seconds. Total CPU system time: 8 seconds. Total elapsed time: 209.712 seconds; peak allocated memory: 323.918 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 3m 42s
