module clock_divider_by4(
    input clk,
    input rst,
    output reg clk_out
);

    reg clk_div2;

    always @(posedge clk or posedge rst) begin
        if (rst)
            clk_div2 <= 1'b0;
        else
            clk_div2 <= ~clk_div2;
    end

    always @(posedge clk_div2 or posedge rst) begin
        if (rst)
            clk_out <= 1'b0;
        else
            clk_out <= ~clk_out;
    end

endmodule
